{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668823180149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668823180149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 09:59:40 2022 " "Processing started: Sat Nov 19 09:59:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668823180149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668823180149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test4 -c test4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test4 -c test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668823180149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668823180289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668823180320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668823180617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test4 " "Elaborating entity \"test4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668823180663 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "jiepai inst2 " "Block or symbol \"jiepai\" of instance \"inst2\" overlaps another block or symbol" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 328 1440 1600 424 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1668823180726 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "w " "Converted elements in bus name \"w\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "w\[3..0\] w3..0 " "Converted element name(s) from \"w\[3..0\]\" to \"w3..0\"" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -424 2688 2733 -408 "w\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180726 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -424 2688 2733 -408 "w\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1668823180726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 74374:IR " "Elaborating entity \"74374\" for hierarchy \"74374:IR\"" {  } { { "test4.bdf" "IR" { Schematic "D:/T4/T4/test4.bdf" { { -672 1968 2088 -480 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374:IR " "Elaborated megafunction instantiation \"74374:IR\"" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -672 1968 2088 -480 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180741 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/T4/T4/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:insANDt " "Elaborating entity \"ALU\" for hierarchy \"ALU:insANDt\"" {  } { { "test4.bdf" "insANDt" { Schematic "D:/T4/T4/test4.bdf" { { -824 1088 1184 -344 "insANDt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:insANDt\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"ALU:insANDt\|74181:inst1\"" {  } { { "alu.bdf" "inst1" { Schematic "D:/T4/T4/alu.bdf" { { 368 192 312 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|74181:inst1 " "Elaborated megafunction instantiation \"ALU:insANDt\|74181:inst1\"" {  } { { "alu.bdf" "" { Schematic "D:/T4/T4/alu.bdf" { { 368 192 312 624 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180741 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit_mul.bdf 1 1 " "Using design file 8bit_mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_mul " "Found entity 1: 8bit_mul" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_mul ALU:insANDt\|8bit_mul:inst3 " "Elaborating entity \"8bit_mul\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\"" {  } { { "alu.bdf" "inst3" { Schematic "D:/T4/T4/alu.bdf" { { -256 192 288 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU:insANDt\|8bit_mul:inst3\|74285:inst4 " "Elaborating entity \"74285\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74285:inst4\"" {  } { { "8bit_mul.bdf" "inst4" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 376 656 760 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74285:inst4 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74285:inst4\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 376 656 760 568 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 ALU:insANDt\|8bit_mul:inst3\|74283:inst10 " "Elaborating entity \"74283\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\"" {  } { { "8bit_mul.bdf" "inst10" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74283:inst10 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub ALU:insANDt\|8bit_mul:inst3\|74283:inst10 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\|f74283:sub\", which is child of megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst10\"" {  } { { "74283.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 808 952 1056 984 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 ALU:insANDt\|8bit_mul:inst3\|74283:inst283 " "Elaborating entity \"74283\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74283:inst283\"" {  } { { "8bit_mul.bdf" "inst283" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 616 800 904 792 "inst283" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74283:inst283 " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74283:inst283\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 616 800 904 792 "inst283" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU:insANDt\|8bit_mul:inst3\|74284:inst " "Elaborating entity \"74284\" for hierarchy \"ALU:insANDt\|8bit_mul:inst3\|74284:inst\"" {  } { { "8bit_mul.bdf" "inst" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 568 656 760 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|8bit_mul:inst3\|74284:inst " "Elaborated megafunction instantiation \"ALU:insANDt\|8bit_mul:inst3\|74284:inst\"" {  } { { "8bit_mul.bdf" "" { Schematic "D:/T4/T4/8bit_mul.bdf" { { 568 656 760 760 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter.bdf 1 1 " "Using design file shifter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/T4/T4/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:insANDt\|shifter:inst4 " "Elaborating entity \"shifter\" for hierarchy \"ALU:insANDt\|shifter:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "D:/T4/T4/alu.bdf" { { -624 192 312 -272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:insANDt\|74182:inst2 " "Elaborating entity \"74182\" for hierarchy \"ALU:insANDt\|74182:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "D:/T4/T4/alu.bdf" { { 272 344 448 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:insANDt\|74182:inst2 " "Elaborated megafunction instantiation \"ALU:insANDt\|74182:inst2\"" {  } { { "alu.bdf" "" { Schematic "D:/T4/T4/alu.bdf" { { 272 344 448 448 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180788 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.bdf " "Entity \"MUX\" obtained from \"mux.bdf\" instead of from Quartus II megafunction library" {  } { { "mux.bdf" "" { Schematic "D:/T4/T4/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1668823180788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.bdf" "" { Schematic "D:/T4/T4/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX_A " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX_A\"" {  } { { "test4.bdf" "MUX_A" { Schematic "D:/T4/T4/test4.bdf" { { -824 840 936 -472 "MUX_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ma.bdf 1 1 " "Using design file ma.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MA " "Found entity 1: MA" {  } { { "ma.bdf" "" { Schematic "D:/T4/T4/ma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA MA:inst4 " "Elaborating entity \"MA\" for hierarchy \"MA:inst4\"" {  } { { "test4.bdf" "inst4" { Schematic "D:/T4/T4/test4.bdf" { { -32 2360 2520 64 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "jiepai.bdf 1 1 " "Using design file jiepai.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jiepai " "Found entity 1: jiepai" {  } { { "jiepai.bdf" "" { Schematic "D:/T4/T4/jiepai.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jiepai jiepai:inst2 " "Elaborating entity \"jiepai\" for hierarchy \"jiepai:inst2\"" {  } { { "test4.bdf" "inst2" { Schematic "D:/T4/T4/test4.bdf" { { 328 1440 1600 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2_4decoder.bdf 1 1 " "Using design file 2_4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_4decoder " "Found entity 1: 2_4decoder" {  } { { "2_4decoder.bdf" "" { Schematic "D:/T4/T4/2_4decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_4decoder jiepai:inst2\|2_4decoder:inst " "Elaborating entity \"2_4decoder\" for hierarchy \"jiepai:inst2\|2_4decoder:inst\"" {  } { { "jiepai.bdf" "inst" { Schematic "D:/T4/T4/jiepai.bdf" { { 336 848 944 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod4conter.bdf 1 1 " "Using design file mod4conter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod4conter " "Found entity 1: mod4conter" {  } { { "mod4conter.bdf" "" { Schematic "D:/T4/T4/mod4conter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod4conter jiepai:inst2\|mod4conter:inst1 " "Elaborating entity \"mod4conter\" for hierarchy \"jiepai:inst2\|mod4conter:inst1\"" {  } { { "jiepai.bdf" "inst1" { Schematic "D:/T4/T4/jiepai.bdf" { { 320 624 720 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start_end.bdf 1 1 " "Using design file start_end.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_end " "Found entity 1: start_end" {  } { { "start_end.bdf" "" { Schematic "D:/T4/T4/start_end.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_end start_end:inst3 " "Elaborating entity \"start_end\" for hierarchy \"start_end:inst3\"" {  } { { "test4.bdf" "inst3" { Schematic "D:/T4/T4/test4.bdf" { { 280 1304 1400 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g.bdf 1 1 " "Using design file g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "g.bdf" "" { Schematic "D:/T4/T4/g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G G:inst18 " "Elaborating entity \"G\" for hierarchy \"G:inst18\"" {  } { { "test4.bdf" "inst18" { Schematic "D:/T4/T4/test4.bdf" { { -32 4312 4408 64 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_16decoder.bdf 1 1 " "Using design file 4_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_16decoder " "Found entity 1: 4_16decoder" {  } { { "4_16decoder.bdf" "" { Schematic "D:/T4/T4/4_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823180819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_16decoder 4_16decoder:inst36 " "Elaborating entity \"4_16decoder\" for hierarchy \"4_16decoder:inst36\"" {  } { { "test4.bdf" "inst36" { Schematic "D:/T4/T4/test4.bdf" { { 288 1592 1912 424 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst34 " "Elaborating entity \"ram\" for hierarchy \"ram:inst34\"" {  } { { "test4.bdf" "inst34" { Schematic "D:/T4/T4/test4.bdf" { { -720 2504 2720 -592 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst34\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "D:/T4/T4/ram.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst34\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:inst34\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst34\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:inst34\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file date.mif " "Parameter \"init_file\" = \"date.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180835 ""}  } { { "ram.vhd" "" { Text "D:/T4/T4/ram.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668823180835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtj1 " "Found entity 1: altsyncram_dtj1" {  } { { "db/altsyncram_dtj1.tdf" "" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668823180882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtj1 ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated " "Elaborating entity \"altsyncram_dtj1\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b6a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b6a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b6a2 " "Found entity 1: altsyncram_b6a2" {  } { { "db/altsyncram_b6a2.tdf" "" { Text "D:/T4/T4/db/altsyncram_b6a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823180929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668823180929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b6a2 ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|altsyncram_b6a2:altsyncram1 " "Elaborating entity \"altsyncram_b6a2\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|altsyncram_b6a2:altsyncram1\"" {  } { { "db/altsyncram_dtj1.tdf" "altsyncram1" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dtj1.tdf" "mgl_prim2" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dtj1.tdf" "" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180975 ""}  } { { "db/altsyncram_dtj1.tdf" "" { Text "D:/T4/T4/db/altsyncram_dtj1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668823180975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:inst34\|altsyncram:altsyncram_component\|altsyncram_dtj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823180991 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wr.bdf 1 1 " "Using design file wr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WR " "Found entity 1: WR" {  } { { "wr.bdf" "" { Schematic "D:/T4/T4/wr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR WR:inst17 " "Elaborating entity \"WR\" for hierarchy \"WR:inst17\"" {  } { { "test4.bdf" "inst17" { Schematic "D:/T4/T4/test4.bdf" { { -32 4216 4312 80 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rd.bdf 1 1 " "Using design file rd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RD " "Found entity 1: RD" {  } { { "rd.bdf" "" { Schematic "D:/T4/T4/rd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD RD:inst16 " "Elaborating entity \"RD\" for hierarchy \"RD:inst16\"" {  } { { "test4.bdf" "inst16" { Schematic "D:/T4/T4/test4.bdf" { { -32 4056 4216 64 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:MAR " "Elaborating entity \"74273\" for hierarchy \"74273:MAR\"" {  } { { "test4.bdf" "MAR" { Schematic "D:/T4/T4/test4.bdf" { { -672 2216 2336 -480 "MAR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:MAR " "Elaborated megafunction instantiation \"74273:MAR\"" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -672 2216 2336 -480 "MAR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823181007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpmar.bdf 1 1 " "Using design file cpmar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPMAR " "Found entity 1: CPMAR" {  } { { "cpmar.bdf" "" { Schematic "D:/T4/T4/cpmar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPMAR CPMAR:inst15 " "Elaborating entity \"CPMAR\" for hierarchy \"CPMAR:inst15\"" {  } { { "test4.bdf" "inst15" { Schematic "D:/T4/T4/test4.bdf" { { -32 3896 4056 96 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpr0.bdf 1 1 " "Using design file cpr0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR0 " "Found entity 1: CPR0" {  } { { "cpr0.bdf" "" { Schematic "D:/T4/T4/cpr0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR0 CPR0:inst11 " "Elaborating entity \"CPR0\" for hierarchy \"CPR0:inst11\"" {  } { { "test4.bdf" "inst11" { Schematic "D:/T4/T4/test4.bdf" { { -32 3224 3544 112 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ra.bdf 1 1 " "Using design file ra.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RA " "Found entity 1: RA" {  } { { "ra.bdf" "" { Schematic "D:/T4/T4/ra.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA RA:inst6 " "Elaborating entity \"RA\" for hierarchy \"RA:inst6\"" {  } { { "test4.bdf" "inst6" { Schematic "D:/T4/T4/test4.bdf" { { -32 2520 2840 104 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pb.bdf 1 1 " "Using design file pb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PB " "Found entity 1: PB" {  } { { "pb.bdf" "" { Schematic "D:/T4/T4/pb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB PB:inst9 " "Elaborating entity \"PB\" for hierarchy \"PB:inst9\"" {  } { { "test4.bdf" "inst9" { Schematic "D:/T4/T4/test4.bdf" { { -32 2840 3032 64 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "D:/T4/T4/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:insmct " "Elaborating entity \"PC\" for hierarchy \"PC:insmct\"" {  } { { "test4.bdf" "insmct" { Schematic "D:/T4/T4/test4.bdf" { { -680 1736 1832 -456 "insmct" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cppc.bdf 1 1 " "Using design file cppc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPPC " "Found entity 1: CPPC" {  } { { "cppc.bdf" "" { Schematic "D:/T4/T4/cppc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPPC CPPC:inst13 " "Elaborating entity \"CPPC\" for hierarchy \"CPPC:inst13\"" {  } { { "test4.bdf" "inst13" { Schematic "D:/T4/T4/test4.bdf" { { -32 3640 3800 88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpr1.bdf 1 1 " "Using design file cpr1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR1 " "Found entity 1: CPR1" {  } { { "cpr1.bdf" "" { Schematic "D:/T4/T4/cpr1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR1 CPR1:inst12 " "Elaborating entity \"CPR1\" for hierarchy \"CPR1:inst12\"" {  } { { "test4.bdf" "inst12" { Schematic "D:/T4/T4/test4.bdf" { { -32 3544 3640 88 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rb.bdf 1 1 " "Using design file rb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "rb.bdf" "" { Schematic "D:/T4/T4/rb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:inst10 " "Elaborating entity \"RB\" for hierarchy \"RB:inst10\"" {  } { { "test4.bdf" "inst10" { Schematic "D:/T4/T4/test4.bdf" { { -32 3032 3224 64 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cn.bdf 1 1 " "Using design file cn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CN " "Found entity 1: CN" {  } { { "cn.bdf" "" { Schematic "D:/T4/T4/cn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CN CN:inst24 " "Elaborating entity \"CN\" for hierarchy \"CN:inst24\"" {  } { { "test4.bdf" "inst24" { Schematic "D:/T4/T4/test4.bdf" { { 608 3896 4152 744 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "m.bdf 1 1 " "Using design file m.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "m.bdf" "" { Schematic "D:/T4/T4/m.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M M:inst19 " "Elaborating entity \"M\" for hierarchy \"M:inst19\"" {  } { { "test4.bdf" "inst19" { Schematic "D:/T4/T4/test4.bdf" { { 608 2360 2680 736 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "m.bdf" "" { Schematic "D:/T4/T4/m.bdf" { { 104 632 680 136 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s0.bdf 1 1 " "Using design file s0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S0 " "Found entity 1: S0" {  } { { "s0.bdf" "" { Schematic "D:/T4/T4/s0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S0 S0:inst23 " "Elaborating entity \"S0\" for hierarchy \"S0:inst23\"" {  } { { "test4.bdf" "inst23" { Schematic "D:/T4/T4/test4.bdf" { { 608 3608 3896 736 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s1.bdf 1 1 " "Using design file s1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Found entity 1: S1" {  } { { "s1.bdf" "" { Schematic "D:/T4/T4/s1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 S1:inst22 " "Elaborating entity \"S1\" for hierarchy \"S1:inst22\"" {  } { { "test4.bdf" "inst22" { Schematic "D:/T4/T4/test4.bdf" { { 608 3288 3608 736 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2.bdf 1 1 " "Using design file s2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Found entity 1: S2" {  } { { "s2.bdf" "" { Schematic "D:/T4/T4/s2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 S2:inst21 " "Elaborating entity \"S2\" for hierarchy \"S2:inst21\"" {  } { { "test4.bdf" "inst21" { Schematic "D:/T4/T4/test4.bdf" { { 608 2968 3288 736 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s3.bdf 1 1 " "Using design file s3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Found entity 1: S3" {  } { { "s3.bdf" "" { Schematic "D:/T4/T4/s3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 S3:inst20 " "Elaborating entity \"S3\" for hierarchy \"S3:inst20\"" {  } { { "test4.bdf" "inst20" { Schematic "D:/T4/T4/test4.bdf" { { 608 2680 2968 736 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s4.bdf 1 1 " "Using design file s4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S4 " "Found entity 1: S4" {  } { { "s4.bdf" "" { Schematic "D:/T4/T4/s4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4 S4:inst28 " "Elaborating entity \"S4\" for hierarchy \"S4:inst28\"" {  } { { "test4.bdf" "inst28" { Schematic "D:/T4/T4/test4.bdf" { { 608 4536 4632 704 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s5.bdf 1 1 " "Using design file s5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S5 " "Found entity 1: S5" {  } { { "s5.bdf" "" { Schematic "D:/T4/T4/s5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S5 S5:inst27 " "Elaborating entity \"S5\" for hierarchy \"S5:inst27\"" {  } { { "test4.bdf" "inst27" { Schematic "D:/T4/T4/test4.bdf" { { 608 4408 4536 704 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s6.bdf 1 1 " "Using design file s6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S6 " "Found entity 1: S6" {  } { { "s6.bdf" "" { Schematic "D:/T4/T4/s6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S6 S6:inst29 " "Elaborating entity \"S6\" for hierarchy \"S6:inst29\"" {  } { { "test4.bdf" "inst29" { Schematic "D:/T4/T4/test4.bdf" { { 608 4280 4408 704 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s7.bdf 1 1 " "Using design file s7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S7 " "Found entity 1: S7" {  } { { "s7.bdf" "" { Schematic "D:/T4/T4/s7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S7 S7:inst25 " "Elaborating entity \"S7\" for hierarchy \"S7:inst25\"" {  } { { "test4.bdf" "inst25" { Schematic "D:/T4/T4/test4.bdf" { { 608 4152 4280 704 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpir.bdf 1 1 " "Using design file cpir.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPIR " "Found entity 1: CPIR" {  } { { "cpir.bdf" "" { Schematic "D:/T4/T4/cpir.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668823181100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668823181100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPIR CPIR:inst14 " "Elaborating entity \"CPIR\" for hierarchy \"CPIR:inst14\"" {  } { { "test4.bdf" "inst14" { Schematic "D:/T4/T4/test4.bdf" { { -32 3800 3896 64 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668823181100 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "72 " "Ignored 72 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "64 " "Ignored 64 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1668823181584 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1668823181584 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|47 " "Converted tri-state buffer \"74374:R1\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|46 " "Converted tri-state buffer \"74374:R1\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|45 " "Converted tri-state buffer \"74374:R1\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|44 " "Converted tri-state buffer \"74374:R1\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|43 " "Converted tri-state buffer \"74374:R1\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|42 " "Converted tri-state buffer \"74374:R1\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|41 " "Converted tri-state buffer \"74374:R1\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R1\|40 " "Converted tri-state buffer \"74374:R1\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|47 " "Converted tri-state buffer \"74374:R0\|47\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|46 " "Converted tri-state buffer \"74374:R0\|46\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|45 " "Converted tri-state buffer \"74374:R0\|45\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|44 " "Converted tri-state buffer \"74374:R0\|44\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|43 " "Converted tri-state buffer \"74374:R0\|43\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|42 " "Converted tri-state buffer \"74374:R0\|42\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|41 " "Converted tri-state buffer \"74374:R0\|41\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374:R0\|40 " "Converted tri-state buffer \"74374:R0\|40\" feeding internal logic into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1668823181584 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1668823181584 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPMAR:inst15\|inst~synth " "Found clock multiplexer CPMAR:inst15\|inst~synth" {  } { { "cpmar.bdf" "" { Schematic "D:/T4/T4/cpmar.bdf" { { 200 1032 1096 248 "inst" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668823181631 "|test4|CPMAR:inst15|inst"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1668823181631 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RD:inst16\|inst2~synth " "Found clock multiplexer RD:inst16\|inst2~synth" {  } { { "rd.bdf" "" { Schematic "D:/T4/T4/rd.bdf" { { 400 432 496 448 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668823181958 "|test4|RD:inst16|inst2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RA:inst6\|inst4~synth " "Found clock multiplexer RA:inst6\|inst4~synth" {  } { { "ra.bdf" "" { Schematic "D:/T4/T4/ra.bdf" { { 112 624 688 320 "inst4" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1668823181958 "|test4|RA:inst6|inst4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1668823181958 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|44 w0 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|44\" to the node \"w0\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|44 op\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|44\" to the node \"op\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|45 w1 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|45\" to the node \"w1\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|45 op\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|45\" to the node \"op\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|46 w2 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|46\" to the node \"w2\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|46 op\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|46\" to the node \"op\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|47 w3 " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|47\" to the node \"w3\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74374:IR\|47 op\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"74374:IR\|47\" to the node \"op\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668823182426 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1668823182426 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|44 4_16decoder:inst36\|inst " "Converted the fan-out from the tri-state buffer \"74374:IR\|44\" to the node \"4_16decoder:inst36\|inst\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|45 4_16decoder:inst36\|inst " "Converted the fan-out from the tri-state buffer \"74374:IR\|45\" to the node \"4_16decoder:inst36\|inst\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|46 4_16decoder:inst36\|inst " "Converted the fan-out from the tri-state buffer \"74374:IR\|46\" to the node \"4_16decoder:inst36\|inst\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668823182426 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74374:IR\|47 RA:inst6\|inst4 " "Converted the fan-out from the tri-state buffer \"74374:IR\|47\" to the node \"RA:inst6\|inst4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668823182426 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1668823182426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823182832 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1668823183331 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1668823183331 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1668823183362 "|test4|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1668823183362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823183471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668823183830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668823183830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "521 " "Implemented 521 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668823183877 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668823183877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668823183877 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1668823183877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668823183877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668823183893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 09:59:43 2022 " "Processing ended: Sat Nov 19 09:59:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668823183893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668823183893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668823183893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668823183893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668823184751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668823184751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 09:59:44 2022 " "Processing started: Sat Nov 19 09:59:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668823184751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668823184751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test4 -c test4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test4 -c test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668823184766 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668823184797 ""}
{ "Info" "0" "" "Project  = test4" {  } {  } 0 0 "Project  = test4" 0 0 "Fitter" 0 0 1668823184797 ""}
{ "Info" "0" "" "Revision = test4" {  } {  } 0 0 "Revision = test4" 0 0 "Fitter" 0 0 1668823184797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1668823184829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test4 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"test4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668823184844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668823184891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668823184891 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668823184953 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668823185094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668823185094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668823185094 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668823185094 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1191 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668823185094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668823185094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668823185094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1197 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668823185094 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1199 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668823185094 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668823185094 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668823185094 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1668823185094 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 57 " "No exact pin location assignment(s) for 53 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w0 " "Pin w0 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w0 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -384 2416 2592 -368 "w0" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w1 " "Pin w1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w1 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -368 2416 2592 -352 "w1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w2 " "Pin w2 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w2 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -352 2416 2592 -336 "w2" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w3 " "Pin w3 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w3 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -336 2416 2592 -320 "w3" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Pin T1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T1 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 480 1256 1432 496 "T1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Pin T2 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T2 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 504 1256 1432 520 "T2" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Pin T3 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T3 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 520 1256 1432 536 "T3" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Pin T4 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { T4 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 544 1264 1440 560 "T4" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZQ1 " "Pin ZQ1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZQ1 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 584 1272 1448 600 "ZQ1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZQ1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZQ2 " "Pin ZQ2 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZQ2 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { 632 1312 1488 648 "ZQ2" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZQ2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r/w " "Pin r/w not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r/w } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -496 2456 2632 -480 "r/w" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r/w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r/w_clock " "Pin r/w_clock not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r/w_clock } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -440 2392 2568 -424 "r/w_clock" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r/w_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MA " "Pin MA not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MA } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -16 1864 2040 0 "MA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPIR " "Pin CPIR not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CPIR } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -400 1744 1920 -384 "CPIR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPIR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -232 1144 1320 -216 "M" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3 " "Pin S3 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S3 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -216 1144 1320 -200 "S3" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Pin S2 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S2 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -200 1144 1320 -184 "S2" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Pin S1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -184 1144 1320 -168 "S1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Pin S0 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -168 1144 1320 -152 "S0" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4 " "Pin S4 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S4 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -144 1144 1320 -128 "S4" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S7 " "Pin S7 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S7 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -80 1136 1312 -64 "S7" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPPC " "Pin CPPC not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CPPC } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -384 1552 1728 -368 "CPPC" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPR1 " "Pin CPR1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CPR1 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -392 1296 1472 -376 "CPR1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPR0 " "Pin CPR0 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CPR0 } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -344 1216 1392 -328 "CPR0" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPMAR " "Pin CPMAR not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CPMAR } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -416 2008 2184 -400 "CPMAR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPMAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Pin op\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[3] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -416 2728 2904 -400 "op" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Pin op\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[2] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -416 2728 2904 -400 "op" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Pin op\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[1] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -416 2728 2904 -400 "op" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Pin op\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op[0] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -416 2728 2904 -400 "op" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[7\] " "Pin RAM_ADR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[7] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[6\] " "Pin RAM_ADR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[6] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[5\] " "Pin RAM_ADR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[5] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[4\] " "Pin RAM_ADR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[4] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[3\] " "Pin RAM_ADR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[3] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[2\] " "Pin RAM_ADR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[2] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[1\] " "Pin RAM_ADR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[1] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_ADR\[0\] " "Pin RAM_ADR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_ADR[0] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -872 2392 2568 -856 "RAM_ADR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[7\] " "Pin RAM_DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[7] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[6\] " "Pin RAM_DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[6] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[5\] " "Pin RAM_DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[5] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[4\] " "Pin RAM_DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[4] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[3\] " "Pin RAM_DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[3] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[2\] " "Pin RAM_DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[2] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[1\] " "Pin RAM_DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[1] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA\[0\] " "Pin RAM_DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_DATA[0] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -856 2392 2571 -840 "RAM_DATA" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[7\] " "Pin RAM_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[7] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[6\] " "Pin RAM_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[6] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[5\] " "Pin RAM_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[5] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[4\] " "Pin RAM_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[4] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[3\] " "Pin RAM_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[3] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[2\] " "Pin RAM_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[2] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[1\] " "Pin RAM_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[1] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_OUT\[0\] " "Pin RAM_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAM_OUT[0] } } } { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -696 2976 3152 -680 "RAM_OUT" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668823185390 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1668823185390 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668823185624 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668823185624 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1668823185624 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1668823185624 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test4.sdc " "Synopsys Design Constraints File file not found: 'test4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668823185624 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C_clk " "Node: C_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1668823185624 "|test4|C_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jiepai:inst2\|mod4conter:inst1\|inst " "Node: jiepai:inst2\|mod4conter:inst1\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1668823185624 "|test4|jiepai:inst2|mod4conter:inst1|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1668823185624 "|test4|S_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823185624 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823185624 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1668823185624 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1668823185624 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1668823185624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1668823185624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1668823185624 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1668823185624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668823185655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst  " "Automatically promoted node inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPR0~output " "Destination node CPR0~output" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -344 1216 1392 -328 "CPR0" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPR0~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -304 1304 1352 -240 "inst" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668823185655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPR1~output " "Destination node CPR1~output" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -392 1296 1472 -376 "CPR1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPR1~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -312 1448 1496 -248 "inst5" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668823185655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPMAR~output " "Destination node CPMAR~output" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -416 2008 2184 -400 "CPMAR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPMAR~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -312 2160 2208 -248 "inst7" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668823185655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inswt  " "Automatically promoted node inswt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r/w_clock~output " "Destination node r/w_clock~output" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -440 2392 2568 -424 "r/w_clock" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r/w_clock~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -160 4448 4496 -96 "inswt" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inswt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668823185655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inswwt  " "Automatically promoted node inswwt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPPC~output " "Destination node CPPC~output" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -384 1552 1728 -368 "CPPC" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPPC~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -216 1704 1752 -152 "inswwt" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inswwt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668823185655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst1  " "Automatically promoted node inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPIR~output " "Destination node CPIR~output" {  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -400 1744 1920 -384 "CPIR" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPIR~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 1136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668823185655 ""}  } { { "test4.bdf" "" { Schematic "D:/T4/T4/test4.bdf" { { -312 1936 1984 -248 "inst1" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/T4/T4/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668823185655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668823185921 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668823185921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668823185921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668823185921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668823185936 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668823185936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668823185936 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668823185936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668823185952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1668823185952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668823185952 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 0 53 0 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 0 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1668823185952 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1668823185952 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668823185952 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 10 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668823185952 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1668823185952 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668823185952 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668823185983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668823186467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668823186591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668823186607 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668823187013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668823187013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668823187340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/T4/T4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668823187821 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668823187821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668823187915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668823187915 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1668823187915 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668823187915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668823187930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668823187977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668823188149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668823188195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668823188414 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668823188773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/T4/T4/output_files/test4.fit.smsg " "Generated suppressed messages file D:/T4/T4/output_files/test4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668823189116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668823189412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 09:59:49 2022 " "Processing ended: Sat Nov 19 09:59:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668823189412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668823189412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668823189412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668823189412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668823190223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668823190223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 09:59:50 2022 " "Processing started: Sat Nov 19 09:59:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668823190223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668823190223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test4 -c test4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test4 -c test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668823190223 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668823190676 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668823190691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668823190863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 09:59:50 2022 " "Processing ended: Sat Nov 19 09:59:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668823190863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668823190863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668823190863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668823190863 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668823191440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668823191690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668823191705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 09:59:51 2022 " "Processing started: Sat Nov 19 09:59:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668823191705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668823191705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test4 -c test4 " "Command: quartus_sta test4 -c test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668823191705 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1668823191737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668823191799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668823191846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668823191846 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192064 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192064 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1668823192064 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1668823192064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test4.sdc " "Synopsys Design Constraints File file not found: 'test4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1668823192064 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C_clk " "Node: C_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192064 "|test4|C_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192064 "|test4|S_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jiepai:inst2\|mod4conter:inst1\|inst " "Node: jiepai:inst2\|mod4conter:inst1\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192064 "|test4|jiepai:inst2|mod4conter:inst1|inst"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823192142 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823192142 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1668823192142 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1668823192142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1668823192142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.977 " "Worst-case setup slack is 44.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.977         0.000 altera_reserved_tck  " "   44.977         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.460 " "Worst-case recovery slack is 48.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.460         0.000 altera_reserved_tck  " "   48.460         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.605 " "Worst-case removal slack is 1.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.605         0.000 altera_reserved_tck  " "    1.605         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.455 " "Worst-case minimum pulse width slack is 49.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455         0.000 altera_reserved_tck  " "   49.455         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192158 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1668823192189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1668823192220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1668823192532 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C_clk " "Node: C_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192595 "|test4|C_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192595 "|test4|S_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jiepai:inst2\|mod4conter:inst1\|inst " "Node: jiepai:inst2\|mod4conter:inst1\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192595 "|test4|jiepai:inst2|mod4conter:inst1|inst"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823192595 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823192595 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1668823192595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.383 " "Worst-case setup slack is 45.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.383         0.000 altera_reserved_tck  " "   45.383         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.773 " "Worst-case recovery slack is 48.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.773         0.000 altera_reserved_tck  " "   48.773         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.442 " "Worst-case removal slack is 1.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442         0.000 altera_reserved_tck  " "    1.442         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.304 " "Worst-case minimum pulse width slack is 49.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.304         0.000 altera_reserved_tck  " "   49.304         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192610 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1668823192657 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "C_clk " "Node: C_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192875 "|test4|C_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S_clk " "Node: S_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192875 "|test4|S_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jiepai:inst2\|mod4conter:inst1\|inst " "Node: jiepai:inst2\|mod4conter:inst1\|inst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1668823192875 "|test4|jiepai:inst2|mod4conter:inst1|inst"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823192875 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668823192875 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1668823192875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.976 " "Worst-case setup slack is 47.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.976         0.000 altera_reserved_tck  " "   47.976         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.516 " "Worst-case recovery slack is 49.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.516         0.000 altera_reserved_tck  " "   49.516         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.663 " "Worst-case removal slack is 0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663         0.000 altera_reserved_tck  " "    0.663         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.451 " "Worst-case minimum pulse width slack is 49.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451         0.000 altera_reserved_tck  " "   49.451         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668823192891 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668823193250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668823193250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668823193312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 09:59:53 2022 " "Processing ended: Sat Nov 19 09:59:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668823193312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668823193312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668823193312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668823193312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668823194139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668823194139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 09:59:54 2022 " "Processing started: Sat Nov 19 09:59:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668823194139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668823194139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test4 -c test4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test4 -c test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668823194139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test4.vo D:/T4/T4/simulation/modelsim/ simulation " "Generated file test4.vo in folder \"D:/T4/T4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668823194420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668823194467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 09:59:54 2022 " "Processing ended: Sat Nov 19 09:59:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668823194467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668823194467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668823194467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668823194467 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus II Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668823195075 ""}
