read -sv run_verilog_mid/adder_32b_17_53_24aaacda77b63740f337ef18593b8a97.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_53_24aaacda77b63740f337ef18593b8a97_yosys.v
