<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="4_2cortex__r_2arm__mpu_8h" kind="file" language="C++">
    <compoundname>arm_mpu.h</compoundname>
    <innerclass refid="structarm__mpu__region__attr" prot="public">arm_mpu_region_attr</innerclass>
    <innerclass refid="structarm__mpu__region" prot="public">arm_mpu_region</innerclass>
    <innerclass refid="structarm__mpu__config" prot="public">arm_mpu_config</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a734d7c223353e973a104581b6e87d227" prot="public" static="no">
        <name>MPU_IR_REGION_Msk</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="16" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="16" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a73dbc6dcdf74ba9a411bc2670c17b7d0" prot="public" static="no">
        <name>MPU_RBAR_BASE_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="18" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="18" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a57f2217a12342e8e43c7ad6949a9a65b" prot="public" static="no">
        <name>MPU_RBAR_BASE_Msk</name>
        <initializer>(0x3FFFFFFFFFFFFFFUL &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a73dbc6dcdf74ba9a411bc2670c17b7d0" kindref="member">MPU_RBAR_BASE_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="19" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="19" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" prot="public" static="no">
        <name>MPU_RBAR_SH_Pos</name>
        <initializer>4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="20" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="20" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" prot="public" static="no">
        <name>MPU_RBAR_SH_Msk</name>
        <initializer>(0x3UL &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" kindref="member">MPU_RBAR_SH_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="21" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="21" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" prot="public" static="no">
        <name>MPU_RBAR_AP_Pos</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="22" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="22" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" prot="public" static="no">
        <name>MPU_RBAR_AP_Msk</name>
        <initializer>(0x3UL &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="23" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="23" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a6db81ec93c662cb563f18ef61e4df669" prot="public" static="no">
        <name>MPU_RBAR_XN_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="25" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="25" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ae960690ad7849b21e6cd0c414075de1b" prot="public" static="no">
        <name>MPU_RBAR_XN_Msk</name>
        <initializer>(0x1UL &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a6db81ec93c662cb563f18ef61e4df669" kindref="member">MPU_RBAR_XN_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="26" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="26" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a6e827ab46bc85f283867819889865a23" prot="public" static="no">
        <name>MPU_RLAR_LIMIT_Pos</name>
        <initializer>6U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="29" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="29" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a9612abff664c827b36844fe42d8ee5cb" prot="public" static="no">
        <name>MPU_RLAR_LIMIT_Msk</name>
        <initializer>(0x3FFFFFFFFFFFFFFUL &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a6e827ab46bc85f283867819889865a23" kindref="member">MPU_RLAR_LIMIT_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="30" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a467ebe320762d7d1067ffec939119bcd" prot="public" static="no">
        <name>MPU_RLAR_AttrIndx_Pos</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="31" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ab5ac20d186a58cc39a8d02a554d0868d" prot="public" static="no">
        <name>MPU_RLAR_AttrIndx_Msk</name>
        <initializer>(0x7UL &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a467ebe320762d7d1067ffec939119bcd" kindref="member">MPU_RLAR_AttrIndx_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="32" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="32" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1af1da1b8c76ac4a21ee44dbe8268073dd" prot="public" static="no">
        <name>MPU_RLAR_EN_Msk</name>
        <initializer>(0x1UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="33" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="33" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" prot="public" static="no">
        <name>NOT_EXEC</name>
        <initializer><ref refid="4_2cortex__r_2arm__mpu_8h_1ae960690ad7849b21e6cd0c414075de1b" kindref="member">MPU_RBAR_XN_Msk</ref> /* PRBAR_EL1 */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="36" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a6632f2c0eba4d5aee046a86258100215" prot="public" static="no">
        <name>P_RW_U_NA</name>
        <initializer>0x0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="40" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" prot="public" static="no">
        <name>P_RW_U_NA_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1a6632f2c0eba4d5aee046a86258100215" kindref="member">P_RW_U_NA</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="41" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a8faee650ae8cc79e1d3605f251c3df34" prot="public" static="no">
        <name>P_RW_U_RW</name>
        <initializer>0x1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="43" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1adc9ba826d1bf9a013724b7a24e9535db" prot="public" static="no">
        <name>P_RW_U_RW_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1a8faee650ae8cc79e1d3605f251c3df34" kindref="member">P_RW_U_RW</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="44" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ad3012e82dde223bbe84c9e4d7c46e7fd" prot="public" static="no">
        <name>P_RO_U_NA</name>
        <initializer>0x2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="46" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1aeec24407a5fffaf967a841a26ccf46ed" prot="public" static="no">
        <name>P_RO_U_NA_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1ad3012e82dde223bbe84c9e4d7c46e7fd" kindref="member">P_RO_U_NA</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="47" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a75fd88fb93da28e84017d4ba6fcb4211" prot="public" static="no">
        <name>P_RO_U_RO</name>
        <initializer>0x3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="49" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" prot="public" static="no">
        <name>P_RO_U_RO_Msk</name>
        <initializer>((<ref refid="4_2cortex__r_2arm__mpu_8h_1a75fd88fb93da28e84017d4ba6fcb4211" kindref="member">P_RO_U_RO</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" kindref="member">MPU_RBAR_AP_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" kindref="member">MPU_RBAR_AP_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="50" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ad2047a4b8dae13c488a331b1691000b5" prot="public" static="no">
        <name>NON_SHAREABLE</name>
        <initializer>0x0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="53" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" prot="public" static="no">
        <name>NON_SHAREABLE_Msk</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1ad2047a4b8dae13c488a331b1691000b5" kindref="member">NON_SHAREABLE</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" kindref="member">MPU_RBAR_SH_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" kindref="member">MPU_RBAR_SH_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="54" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a6d48175f63f47fcbe1fedbbdfcd56a85" prot="public" static="no">
        <name>OUTER_SHAREABLE</name>
        <initializer>0x2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="56" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" prot="public" static="no">
        <name>OUTER_SHAREABLE_Msk</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a6d48175f63f47fcbe1fedbbdfcd56a85" kindref="member">OUTER_SHAREABLE</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" kindref="member">MPU_RBAR_SH_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" kindref="member">MPU_RBAR_SH_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="57" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a8c245b5c485b439790459255fc645131" prot="public" static="no">
        <name>INNER_SHAREABLE</name>
        <initializer>0x3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="59" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ab0d195350222b02d2d83ecd94a9ca395" prot="public" static="no">
        <name>INNER_SHAREABLE_Msk</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a8c245b5c485b439790459255fc645131" kindref="member">INNER_SHAREABLE</ref> &lt;&lt; <ref refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" kindref="member">MPU_RBAR_SH_Pos</ref>) &amp; <ref refid="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" kindref="member">MPU_RBAR_SH_Msk</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="60" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a7e8d641f98b092387124bd1ecf2fdb53" prot="public" static="no">
        <name>DEVICE_nGnRnE</name>
        <initializer>0x0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="83" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a1fb228a36a14d8679f6d038c47f5f2e1" prot="public" static="no">
        <name>DEVICE_nGnRE</name>
        <initializer>0x4U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="84" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a50d2ee15f01cc5379a74d23efd969051" prot="public" static="no">
        <name>DEVICE_nGRE</name>
        <initializer>0x8U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="85" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="85" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a3d0243c563668b7358ce29d54f7f1afa" prot="public" static="no">
        <name>DEVICE_GRE</name>
        <initializer>0xCU</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="86" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" prot="public" static="no">
        <name>R_NON_W_NON</name>
        <initializer>0x0U	/* Do not allocate Read/Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="89" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="89" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a0696dfbe29563622fe76970f9d146ff5" prot="public" static="no">
        <name>R_NON_W_ALLOC</name>
        <initializer>0x1U	/* Do not allocate Read, Allocate Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="90" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a8476bb45227afc0236bc9f427793d6a9" prot="public" static="no">
        <name>R_ALLOC_W_NON</name>
        <initializer>0x2U	/* Allocate Read, Do not allocate Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="91" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a1815e3622467845af3b3083fa76f3314" prot="public" static="no">
        <name>R_ALLOC_W_ALLOC</name>
        <initializer>0x3U	/* Allocate Read/Write */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="92" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a4720c776e51ea52fc8cfa2c1dc935d47" prot="public" static="no">
        <name>NORMAL_O_WT_NT</name>
        <initializer>0x80U	/* Normal, Outer Write-through non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="95" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a7d87ec111ffd79cddb9ce9f23e9f20d9" prot="public" static="no">
        <name>NORMAL_O_WB_NT</name>
        <initializer>0xC0U	/* Normal, Outer Write-back non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="96" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ae36bc21dc922e88f8d5d4ff0657d80b6" prot="public" static="no">
        <name>NORMAL_O_NON_C</name>
        <initializer>0x40U	/* Normal, Outer Non-Cacheable	*/</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="97" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a2d60ab7f15ac71d451a73758315eff07" prot="public" static="no">
        <name>NORMAL_I_WT_NT</name>
        <initializer>0x08U	/* Normal, Inner Write-through non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="99" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a28f31a1e2a47e2cafa7f41260780fd5f" prot="public" static="no">
        <name>NORMAL_I_WB_NT</name>
        <initializer>0x0CU	/* Normal, Inner Write-back non-transient */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="100" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a8dda4d3d5f372f8ef3070fb492448992" prot="public" static="no">
        <name>NORMAL_I_NON_C</name>
        <initializer>0x04U	/* Normal, Inner Non-Cacheable	*/</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="101" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a6ae855ff0c11d85dc72a1c45edaa7f75" prot="public" static="no">
        <name>MPU_MAIR_INDEX_DEVICE</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="104" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1acfdb4baf0d7ec48fdc77e8e2973a1487" prot="public" static="no">
        <name>MPU_MAIR_ATTR_DEVICE</name>
        <initializer>(<ref refid="4_2cortex__r_2arm__mpu_8h_1a7e8d641f98b092387124bd1ecf2fdb53" kindref="member">DEVICE_nGnRnE</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="105" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ab1521fd2deea0bd6b88c73aed7159f8a" prot="public" static="no">
        <name>MPU_MAIR_INDEX_FLASH</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="107" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ad384c906ae7e1f4841c8ea98754acc1c" prot="public" static="no">
        <name>MPU_MAIR_ATTR_FLASH</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a4720c776e51ea52fc8cfa2c1dc935d47" kindref="member">NORMAL_O_WT_NT</ref> | (<ref refid="4_2cortex__r_2arm__mpu_8h_1a8476bb45227afc0236bc9f427793d6a9" kindref="member">R_ALLOC_W_NON</ref> &lt;&lt; 4)) |	\
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1a2d60ab7f15ac71d451a73758315eff07" kindref="member">NORMAL_I_WT_NT</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a8476bb45227afc0236bc9f427793d6a9" kindref="member">R_ALLOC_W_NON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="108" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" prot="public" static="no">
        <name>MPU_MAIR_INDEX_SRAM</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="112" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1aca50d2bc85d65c0ad231ecd7deb40c50" prot="public" static="no">
        <name>MPU_MAIR_ATTR_SRAM</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1a7d87ec111ffd79cddb9ce9f23e9f20d9" kindref="member">NORMAL_O_WB_NT</ref> | (<ref refid="4_2cortex__r_2arm__mpu_8h_1a1815e3622467845af3b3083fa76f3314" kindref="member">R_ALLOC_W_ALLOC</ref> &lt;&lt; 4)) |	\
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1a28f31a1e2a47e2cafa7f41260780fd5f" kindref="member">NORMAL_I_WB_NT</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a1815e3622467845af3b3083fa76f3314" kindref="member">R_ALLOC_W_ALLOC</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="113" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" prot="public" static="no">
        <name>MPU_MAIR_INDEX_SRAM_NOCACHE</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="117" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ab6bce12dbd72d216cbb6bc748d801ce0" prot="public" static="no">
        <name>MPU_MAIR_ATTR_SRAM_NOCACHE</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1ae36bc21dc922e88f8d5d4ff0657d80b6" kindref="member">NORMAL_O_NON_C</ref> | (<ref refid="4_2cortex__r_2arm__mpu_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" kindref="member">R_NON_W_NON</ref> &lt;&lt; 4)) |	\
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1a8dda4d3d5f372f8ef3070fb492448992" kindref="member">NORMAL_I_NON_C</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" kindref="member">R_NON_W_NON</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="118" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a497d0db2bf062be1a466a1c7cab6a260" prot="public" static="no">
        <name>MPU_MAIR_ATTRS</name>
        <initializer>	((<ref refid="4_2cortex__r_2arm__mpu_8h_1acfdb4baf0d7ec48fdc77e8e2973a1487" kindref="member">MPU_MAIR_ATTR_DEVICE</ref> &lt;&lt; (<ref refid="4_2cortex__r_2arm__mpu_8h_1a6ae855ff0c11d85dc72a1c45edaa7f75" kindref="member">MPU_MAIR_INDEX_DEVICE</ref> * 8)) | \
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1ad384c906ae7e1f4841c8ea98754acc1c" kindref="member">MPU_MAIR_ATTR_FLASH</ref> &lt;&lt; (<ref refid="4_2cortex__r_2arm__mpu_8h_1ab1521fd2deea0bd6b88c73aed7159f8a" kindref="member">MPU_MAIR_INDEX_FLASH</ref> * 8)) |	 \
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1aca50d2bc85d65c0ad231ecd7deb40c50" kindref="member">MPU_MAIR_ATTR_SRAM</ref> &lt;&lt; (<ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref> * 8)) |	 \
	 (<ref refid="4_2cortex__r_2arm__mpu_8h_1ab6bce12dbd72d216cbb6bc748d801ce0" kindref="member">MPU_MAIR_ATTR_SRAM_NOCACHE</ref> &lt;&lt; (<ref refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" kindref="member">MPU_MAIR_INDEX_SRAM_NOCACHE</ref> * 8)))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="122" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1ab017e163458f515c9637399b5388c2f7" prot="public" static="no">
        <name>REGION_DEVICE_ATTR</name>
        <initializer>	{							      \
		/* AP, XN, SH */				      \
		.rbar = <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" kindref="member">P_RW_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, \
		/* Cache-ability */				      \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1a6ae855ff0c11d85dc72a1c45edaa7f75" kindref="member">MPU_MAIR_INDEX_DEVICE</ref>,		      \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="135" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a859d811feecb32c788b16a413e1b4781" prot="public" static="no">
        <name>REGION_RAM_ATTR</name>
        <initializer>	{							      \
		/* AP, XN, SH */				      \
		.rbar = <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" kindref="member">P_RW_U_NA_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, \
		/* Cache-ability */				      \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>,		      \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="143" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a00fb6882c3ff5d043e319be2ac04ea01" prot="public" static="no">
        <name>REGION_RAM_TEXT_ATTR</name>
        <initializer>	{						   \
		/* AP, XN, SH */			   \
		.rbar = <ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, \
		/* Cache-ability */			   \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>,	   \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="151" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a677d1642d4a105f9d5f81404e58b2cf4" prot="public" static="no">
        <name>REGION_RAM_RO_ATTR</name>
        <initializer>	{							      \
		/* AP, XN, SH */				      \
		.rbar = <ref refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" kindref="member">NOT_EXEC</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, \
		/* Cache-ability */				      \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>,		      \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="159" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="159" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1aef333777108782979d84344af4bc51d6" prot="public" static="no">
        <name>REGION_FLASH_ATTR</name>
        <initializer>	{								    \
		.rbar = <ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref> | <ref refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" kindref="member">NON_SHAREABLE_Msk</ref>, /* AP, XN, SH */ \
		/* Cache-ability */					    \
		.mair_idx = <ref refid="4_2cortex__r_2arm__mpu_8h_1ab1521fd2deea0bd6b88c73aed7159f8a" kindref="member">MPU_MAIR_INDEX_FLASH</ref>,			    \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="177" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a05f77a35978ad9b60c8ba099d9a915f0" prot="public" static="no">
        <name>MPU_REGION_ENTRY</name>
        <param><defname>_name</defname></param>
        <param><defname>_base</defname></param>
        <param><defname>_limit</defname></param>
        <param><defname>_attr</defname></param>
        <initializer>	{					      \
		.name = _name,			      \
		.base = _base,			      \
		.limit = _limit,		      \
		.attr = _attr,			      \
	}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="214" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="214" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a9b7cc3c51f518517031d76807470aa10" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_RW</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1adc9ba826d1bf9a013724b7a24e9535db" kindref="member">P_RW_U_RW_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="222" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="222" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a3c52d13e42a66beb72d088ac56388951" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RW_U_NA</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" kindref="member">P_RW_U_NA_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="224" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="224" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a708338371e91b5a3f2d44f9ae48849db" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_RO</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" kindref="member">P_RO_U_RO_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="226" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="226" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="4_2cortex__r_2arm__mpu_8h_1a706eaa9c515f1cc859d97ef8455b2f2f" prot="public" static="no">
        <name>K_MEM_PARTITION_P_RO_U_NA</name>
        <initializer>	((<ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>) \
	{(<ref refid="4_2cortex__r_2arm__mpu_8h_1aeec24407a5fffaf967a841a26ccf46ed" kindref="member">P_RO_U_NA_Msk</ref>), <ref refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" kindref="member">MPU_MAIR_INDEX_SRAM</ref>})</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="228" column="9" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="228" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="4_2cortex__r_2arm__mpu_8h_1a6b3c416482c4d01cc12db5269886bb05" prot="public" static="no">
        <type>struct <ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr</ref></type>
        <definition>typedef struct arm_mpu_region_attr k_mem_partition_attr_t</definition>
        <argsstring></argsstring>
        <name>k_mem_partition_attr_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="231" column="34" bodyfile="include/arch/arm64/cortex_r/arm_mpu.h" bodystart="231" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="4_2cortex__r_2arm__mpu_8h_1ab4f9746862097dfdc048d75c9c08b795" prot="public" static="no" mutable="no">
        <type>const struct <ref refid="structarm__mpu__config" kindref="compound">arm_mpu_config</ref></type>
        <definition>const struct arm_mpu_config mpu_config</definition>
        <argsstring></argsstring>
        <name>mpu_config</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cortex_r/arm_mpu.h" line="241" column="34" declfile="include/arch/arm64/cortex_r/arm_mpu.h" declline="241" declcolumn="34"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2018<sp/>Linaro<sp/>Limited.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2018<sp/>Nordic<sp/>Semiconductor<sp/>ASA.</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2021<sp/>Arm<sp/>Limited<sp/>(or<sp/>its<sp/>affiliates).<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_CORTEX_R_MPU_ARM_MPU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_CORTEX_R_MPU_ARM_MPU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>Convenience<sp/>macros<sp/>to<sp/>represent<sp/>the<sp/>ARMv8-R64-specific<sp/>configuration</highlight></codeline>
<codeline lineno="13"><highlight class="comment"><sp/>*<sp/>for<sp/>memory<sp/>access<sp/>permission<sp/>and<sp/>cache-ability<sp/>attribution.</highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MPU<sp/>MPUIR<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16" refid="4_2cortex__r_2arm__mpu_8h_1a734d7c223353e973a104581b6e87d227" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_IR_REGION_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MPU<sp/>RBAR<sp/>Register<sp/>attribute<sp/>msk<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18" refid="4_2cortex__r_2arm__mpu_8h_1a73dbc6dcdf74ba9a411bc2670c17b7d0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_BASE_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/>6U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="4_2cortex__r_2arm__mpu_8h_1a57f2217a12342e8e43c7ad6949a9a65b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_BASE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3FFFFFFFFFFFFFFUL<sp/>&lt;&lt;<sp/>MPU_RBAR_BASE_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="4_2cortex__r_2arm__mpu_8h_1a3150317eff21434c7ca4b24516603615" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_SH_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="4_2cortex__r_2arm__mpu_8h_1aa014b1c92266313a3c1dc06e37e39aef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_SH_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>MPU_RBAR_SH_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="4_2cortex__r_2arm__mpu_8h_1a33723f1259fdb840b50a6e34786755aa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_AP_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="4_2cortex__r_2arm__mpu_8h_1a76c759e3484530af0b2806ecf0018f75" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_AP_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3UL<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>RBAR_EL1<sp/>XN<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="4_2cortex__r_2arm__mpu_8h_1a6db81ec93c662cb563f18ef61e4df669" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_XN_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26" refid="4_2cortex__r_2arm__mpu_8h_1ae960690ad7849b21e6cd0c414075de1b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RBAR_XN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL<sp/>&lt;&lt;<sp/>MPU_RBAR_XN_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight></codeline>
<codeline lineno="28"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MPU<sp/>PLBAR_ELx<sp/>Register<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="4_2cortex__r_2arm__mpu_8h_1a6e827ab46bc85f283867819889865a23" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RLAR_LIMIT_Pos<sp/><sp/><sp/><sp/><sp/><sp/>6U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="4_2cortex__r_2arm__mpu_8h_1a9612abff664c827b36844fe42d8ee5cb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RLAR_LIMIT_Msk<sp/><sp/><sp/><sp/><sp/><sp/>(0x3FFFFFFFFFFFFFFUL<sp/>&lt;&lt;<sp/>MPU_RLAR_LIMIT_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="4_2cortex__r_2arm__mpu_8h_1a467ebe320762d7d1067ffec939119bcd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RLAR_AttrIndx_Pos<sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32" refid="4_2cortex__r_2arm__mpu_8h_1ab5ac20d186a58cc39a8d02a554d0868d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RLAR_AttrIndx_Msk<sp/><sp/><sp/>(0x7UL<sp/>&lt;&lt;<sp/>MPU_RLAR_AttrIndx_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="4_2cortex__r_2arm__mpu_8h_1af1da1b8c76ac4a21ee44dbe8268073dd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_RLAR_EN_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>PRBAR_ELx:<sp/>Attribute<sp/>flag<sp/>for<sp/>not-allowing<sp/>execution<sp/>(eXecute<sp/>Never)<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="4_2cortex__r_2arm__mpu_8h_1a74c8c1c16d8d613d7b32d5fe9bd5d08d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NOT_EXEC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MPU_RBAR_XN_Msk<sp/></highlight><highlight class="comment">/*<sp/>PRBAR_EL1<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>PRBAR_ELx:<sp/>Attribute<sp/>flag<sp/>for<sp/>access<sp/>permissions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Write,<sp/>Unprivileged<sp/>No<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40" refid="4_2cortex__r_2arm__mpu_8h_1a6632f2c0eba4d5aee046a86258100215" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41" refid="4_2cortex__r_2arm__mpu_8h_1a8a5805b5b1a6ca5cf5f59b2874ec68d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_NA_Msk<sp/><sp/><sp/>((P_RW_U_NA<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Write,<sp/>Unprivileged<sp/>Read<sp/>Write<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="4_2cortex__r_2arm__mpu_8h_1a8faee650ae8cc79e1d3605f251c3df34" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_RW<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="4_2cortex__r_2arm__mpu_8h_1adc9ba826d1bf9a013724b7a24e9535db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RW_U_RW_Msk<sp/><sp/><sp/>((P_RW_U_RW<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Only,<sp/>Unprivileged<sp/>No<sp/>Access<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="4_2cortex__r_2arm__mpu_8h_1ad3012e82dde223bbe84c9e4d7c46e7fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_NA<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="4_2cortex__r_2arm__mpu_8h_1aeec24407a5fffaf967a841a26ccf46ed" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_NA_Msk<sp/><sp/><sp/>((P_RO_U_NA<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Privileged<sp/>Read<sp/>Only,<sp/>Unprivileged<sp/>Read<sp/>Only<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="4_2cortex__r_2arm__mpu_8h_1a75fd88fb93da28e84017d4ba6fcb4211" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_RO<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="4_2cortex__r_2arm__mpu_8h_1a4ec38b9015a95b2aafca5e9aa35f1f46" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>P_RO_U_RO_Msk<sp/><sp/><sp/>((P_RO_U_RO<sp/>&lt;&lt;<sp/>MPU_RBAR_AP_Pos)<sp/>&amp;<sp/>MPU_RBAR_AP_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>PRBAR_ELx:<sp/>Attribute<sp/>flags<sp/>for<sp/>share-ability<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53" refid="4_2cortex__r_2arm__mpu_8h_1ad2047a4b8dae13c488a331b1691000b5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NON_SHAREABLE<sp/><sp/><sp/>0x0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54" refid="4_2cortex__r_2arm__mpu_8h_1a5c302dfed348f344a036701d4b9c7ec8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NON_SHAREABLE_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="55"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NON_SHAREABLE<sp/>&lt;&lt;<sp/>MPU_RBAR_SH_Pos)<sp/>&amp;<sp/>MPU_RBAR_SH_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56" refid="4_2cortex__r_2arm__mpu_8h_1a6d48175f63f47fcbe1fedbbdfcd56a85" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OUTER_SHAREABLE<sp/>0x2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57" refid="4_2cortex__r_2arm__mpu_8h_1aa4f924c424fc141ffa32a9b5c1180d56" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>OUTER_SHAREABLE_Msk<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="58"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((OUTER_SHAREABLE<sp/>&lt;&lt;<sp/>MPU_RBAR_SH_Pos)<sp/>&amp;<sp/>MPU_RBAR_SH_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59" refid="4_2cortex__r_2arm__mpu_8h_1a8c245b5c485b439790459255fc645131" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INNER_SHAREABLE<sp/>0x3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="4_2cortex__r_2arm__mpu_8h_1ab0d195350222b02d2d83ecd94a9ca395" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INNER_SHAREABLE_Msk<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="61"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((INNER_SHAREABLE<sp/>&lt;&lt;<sp/>MPU_RBAR_SH_Pos)<sp/>&amp;<sp/>MPU_RBAR_SH_Msk)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MPIR_ELx<sp/>Attribute<sp/>flags<sp/>for<sp/>cache-ability<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Memory<sp/>Attributes<sp/>for<sp/>Device<sp/>Memory</highlight></codeline>
<codeline lineno="66"><highlight class="comment"><sp/>*<sp/>1.Gathering<sp/>(G/nG)</highlight></codeline>
<codeline lineno="67"><highlight class="comment"><sp/>*<sp/><sp/><sp/>Determines<sp/>whether<sp/>multiple<sp/>accesses<sp/>can<sp/>be<sp/>merged<sp/>into<sp/>a<sp/>single</highlight></codeline>
<codeline lineno="68"><highlight class="comment"><sp/>*<sp/><sp/><sp/>bus<sp/>transaction.</highlight></codeline>
<codeline lineno="69"><highlight class="comment"><sp/>*<sp/><sp/><sp/>nG:<sp/>Number/size<sp/>of<sp/>accesses<sp/>on<sp/>the<sp/>bus<sp/>=<sp/>number/size<sp/>of<sp/>accesses</highlight></codeline>
<codeline lineno="70"><highlight class="comment"><sp/>*<sp/><sp/><sp/>in<sp/>code.</highlight></codeline>
<codeline lineno="71"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="72"><highlight class="comment"><sp/>*<sp/>2.Reordering<sp/>(R/nR)</highlight></codeline>
<codeline lineno="73"><highlight class="comment"><sp/>*<sp/><sp/><sp/>Determines<sp/>whether<sp/>accesses<sp/>to<sp/>the<sp/>same<sp/>device<sp/>can<sp/>be<sp/>reordered.</highlight></codeline>
<codeline lineno="74"><highlight class="comment"><sp/>*<sp/><sp/><sp/>nR:<sp/>Accesses<sp/>to<sp/>the<sp/>same<sp/>IMPLEMENTATION<sp/>DEFINED<sp/>block<sp/>size<sp/>will</highlight></codeline>
<codeline lineno="75"><highlight class="comment"><sp/>*<sp/><sp/><sp/>appear<sp/>on<sp/>the<sp/>bus<sp/>in<sp/>program<sp/>order.</highlight></codeline>
<codeline lineno="76"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="77"><highlight class="comment"><sp/>*<sp/>3<sp/>Early<sp/>Write<sp/>Acknowledgment<sp/>(E/nE)</highlight></codeline>
<codeline lineno="78"><highlight class="comment"><sp/>*<sp/><sp/><sp/>Indicates<sp/>to<sp/>the<sp/>memory<sp/>system<sp/>whether<sp/>a<sp/>buffer<sp/>can<sp/>send</highlight></codeline>
<codeline lineno="79"><highlight class="comment"><sp/>*<sp/><sp/><sp/>acknowledgements.</highlight></codeline>
<codeline lineno="80"><highlight class="comment"><sp/>*<sp/><sp/><sp/>nE:<sp/>The<sp/>response<sp/>should<sp/>come<sp/>from<sp/>the<sp/>end<sp/>slave,<sp/>not<sp/>buffering<sp/>in</highlight></codeline>
<codeline lineno="81"><highlight class="comment"><sp/>*<sp/><sp/><sp/>the<sp/>interconnect.</highlight></codeline>
<codeline lineno="82"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83" refid="4_2cortex__r_2arm__mpu_8h_1a7e8d641f98b092387124bd1ecf2fdb53" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DEVICE_nGnRnE<sp/><sp/><sp/>0x0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84" refid="4_2cortex__r_2arm__mpu_8h_1a1fb228a36a14d8679f6d038c47f5f2e1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DEVICE_nGnRE<sp/><sp/><sp/><sp/>0x4U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85" refid="4_2cortex__r_2arm__mpu_8h_1a50d2ee15f01cc5379a74d23efd969051" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DEVICE_nGRE<sp/><sp/><sp/><sp/><sp/>0x8U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="4_2cortex__r_2arm__mpu_8h_1a3d0243c563668b7358ce29d54f7f1afa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DEVICE_GRE<sp/><sp/><sp/><sp/><sp/><sp/>0xCU</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87"><highlight class="normal"></highlight></codeline>
<codeline lineno="88"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Read/Write<sp/>Allocation<sp/>Configurations<sp/>for<sp/>Cacheable<sp/>Memory<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89" refid="4_2cortex__r_2arm__mpu_8h_1a1160c997a66c9fd58dbc3dcfd65982a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_NON_W_NON<sp/><sp/><sp/><sp/><sp/>0x0U<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Do<sp/>not<sp/>allocate<sp/>Read/Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90" refid="4_2cortex__r_2arm__mpu_8h_1a0696dfbe29563622fe76970f9d146ff5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_NON_W_ALLOC<sp/><sp/><sp/>0x1U<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Do<sp/>not<sp/>allocate<sp/>Read,<sp/>Allocate<sp/>Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="4_2cortex__r_2arm__mpu_8h_1a8476bb45227afc0236bc9f427793d6a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_ALLOC_W_NON<sp/><sp/><sp/>0x2U<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Allocate<sp/>Read,<sp/>Do<sp/>not<sp/>allocate<sp/>Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92" refid="4_2cortex__r_2arm__mpu_8h_1a1815e3622467845af3b3083fa76f3314" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>R_ALLOC_W_ALLOC<sp/>0x3U<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Allocate<sp/>Read/Write<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Memory<sp/>Attributes<sp/>for<sp/>Normal<sp/>Memory<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="4_2cortex__r_2arm__mpu_8h_1a4720c776e51ea52fc8cfa2c1dc935d47" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_O_WT_NT<sp/><sp/>0x80U<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Outer<sp/>Write-through<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="4_2cortex__r_2arm__mpu_8h_1a7d87ec111ffd79cddb9ce9f23e9f20d9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_O_WB_NT<sp/><sp/>0xC0U<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Outer<sp/>Write-back<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="4_2cortex__r_2arm__mpu_8h_1ae36bc21dc922e88f8d5d4ff0657d80b6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_O_NON_C<sp/><sp/>0x40U<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Outer<sp/>Non-Cacheable<sp/><sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"></highlight></codeline>
<codeline lineno="99" refid="4_2cortex__r_2arm__mpu_8h_1a2d60ab7f15ac71d451a73758315eff07" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_I_WT_NT<sp/><sp/>0x08U<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Inner<sp/>Write-through<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100" refid="4_2cortex__r_2arm__mpu_8h_1a28f31a1e2a47e2cafa7f41260780fd5f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_I_WB_NT<sp/><sp/>0x0CU<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Inner<sp/>Write-back<sp/>non-transient<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="4_2cortex__r_2arm__mpu_8h_1a8dda4d3d5f372f8ef3070fb492448992" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>NORMAL_I_NON_C<sp/><sp/>0x04U<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Normal,<sp/>Inner<sp/>Non-Cacheable<sp/><sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Global<sp/>MAIR<sp/>configurations<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104" refid="4_2cortex__r_2arm__mpu_8h_1a6ae855ff0c11d85dc72a1c45edaa7f75" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_INDEX_DEVICE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105" refid="4_2cortex__r_2arm__mpu_8h_1acfdb4baf0d7ec48fdc77e8e2973a1487" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTR_DEVICE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(DEVICE_nGnRnE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight></codeline>
<codeline lineno="107" refid="4_2cortex__r_2arm__mpu_8h_1ab1521fd2deea0bd6b88c73aed7159f8a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_INDEX_FLASH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108" refid="4_2cortex__r_2arm__mpu_8h_1ad384c906ae7e1f4841c8ea98754acc1c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTR_FLASH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="109"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NORMAL_O_WT_NT<sp/>|<sp/>(R_ALLOC_W_NON<sp/>&lt;&lt;<sp/>4))<sp/>|<sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="110"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(NORMAL_I_WT_NT<sp/>|<sp/>R_ALLOC_W_NON))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight></codeline>
<codeline lineno="112" refid="4_2cortex__r_2arm__mpu_8h_1a386bbcc650a8313774651212bda40d03" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_INDEX_SRAM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113" refid="4_2cortex__r_2arm__mpu_8h_1aca50d2bc85d65c0ad231ecd7deb40c50" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTR_SRAM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="114"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NORMAL_O_WB_NT<sp/>|<sp/>(R_ALLOC_W_ALLOC<sp/>&lt;&lt;<sp/>4))<sp/>|<sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="115"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(NORMAL_I_WB_NT<sp/>|<sp/>R_ALLOC_W_ALLOC))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"></highlight></codeline>
<codeline lineno="117" refid="4_2cortex__r_2arm__mpu_8h_1a03e37d7769647008655338fe8359d946" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_INDEX_SRAM_NOCACHE<sp/><sp/><sp/><sp/><sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118" refid="4_2cortex__r_2arm__mpu_8h_1ab6bce12dbd72d216cbb6bc748d801ce0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTR_SRAM_NOCACHE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="119"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((NORMAL_O_NON_C<sp/>|<sp/>(R_NON_W_NON<sp/>&lt;&lt;<sp/>4))<sp/>|<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="120"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(NORMAL_I_NON_C<sp/>|<sp/>R_NON_W_NON))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight></codeline>
<codeline lineno="122" refid="4_2cortex__r_2arm__mpu_8h_1a497d0db2bf062be1a466a1c7cab6a260" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_MAIR_ATTRS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="123"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((MPU_MAIR_ATTR_DEVICE<sp/>&lt;&lt;<sp/>(MPU_MAIR_INDEX_DEVICE<sp/>*<sp/>8))<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="124"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MPU_MAIR_ATTR_FLASH<sp/>&lt;&lt;<sp/>(MPU_MAIR_INDEX_FLASH<sp/>*<sp/>8))<sp/>|<sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="125"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MPU_MAIR_ATTR_SRAM<sp/>&lt;&lt;<sp/>(MPU_MAIR_INDEX_SRAM<sp/>*<sp/>8))<sp/>|<sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="126"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(MPU_MAIR_ATTR_SRAM_NOCACHE<sp/>&lt;&lt;<sp/>(MPU_MAIR_INDEX_SRAM_NOCACHE<sp/>*<sp/>8)))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Some<sp/>helper<sp/>defines<sp/>for<sp/>common<sp/>regions.</highlight></codeline>
<codeline lineno="129"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="130"><highlight class="comment"><sp/>*<sp/>Note<sp/>that<sp/>the<sp/>ARMv8-R<sp/>MPU<sp/>architecture<sp/>requires<sp/>that<sp/>the</highlight></codeline>
<codeline lineno="131"><highlight class="comment"><sp/>*<sp/>enabled<sp/>MPU<sp/>regions<sp/>are<sp/>non-overlapping.<sp/>Therefore,<sp/>it<sp/>is</highlight></codeline>
<codeline lineno="132"><highlight class="comment"><sp/>*<sp/>recommended<sp/>to<sp/>use<sp/>these<sp/>helper<sp/>defines<sp/>only<sp/>for<sp/>configuring</highlight></codeline>
<codeline lineno="133"><highlight class="comment"><sp/>*<sp/>fixed<sp/>MPU<sp/>regions<sp/>at<sp/>build-time.</highlight></codeline>
<codeline lineno="134"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135" refid="4_2cortex__r_2arm__mpu_8h_1ab017e163458f515c9637399b5388c2f7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_DEVICE_ATTR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="136"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="137"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="138"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>NOT_EXEC<sp/>|<sp/>P_RW_U_NA_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/>\</highlight></codeline>
<codeline lineno="139"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="140"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_DEVICE,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="141"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"></highlight></codeline>
<codeline lineno="143" refid="4_2cortex__r_2arm__mpu_8h_1a859d811feecb32c788b16a413e1b4781" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM_ATTR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="144"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="145"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="146"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>NOT_EXEC<sp/>|<sp/>P_RW_U_NA_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/>\</highlight></codeline>
<codeline lineno="147"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="148"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_SRAM,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="149"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight></codeline>
<codeline lineno="151" refid="4_2cortex__r_2arm__mpu_8h_1a00fb6882c3ff5d043e319be2ac04ea01" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM_TEXT_ATTR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="152"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="153"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="154"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>P_RO_U_RO_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/>\</highlight></codeline>
<codeline lineno="155"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="156"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_SRAM,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="157"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight></codeline>
<codeline lineno="159" refid="4_2cortex__r_2arm__mpu_8h_1a677d1642d4a105f9d5f81404e58b2cf4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_RAM_RO_ATTR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="160"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="161"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="162"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>NOT_EXEC<sp/>|<sp/>P_RO_U_RO_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/>\</highlight></codeline>
<codeline lineno="163"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="164"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_SRAM,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="165"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166"><highlight class="normal"></highlight></codeline>
<codeline lineno="167"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_MPU_ALLOW_FLASH_WRITE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Note<sp/>that<sp/>the<sp/>access<sp/>permissions<sp/>allow<sp/>for<sp/>un-privileged<sp/>writes</highlight></codeline>
<codeline lineno="169"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="170"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_FLASH_ATTR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="171"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="172"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>P_RW_U_RW_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="173"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="174"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_FLASH,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="175"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight><highlight class="preprocessor">#else<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_MPU_ALLOW_FLASH_WRITE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="177" refid="4_2cortex__r_2arm__mpu_8h_1aef333777108782979d84344af4bc51d6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>REGION_FLASH_ATTR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="178"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="179"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.rbar<sp/>=<sp/>P_RO_U_RO_Msk<sp/>|<sp/>NON_SHAREABLE_Msk,<sp/></highlight><highlight class="comment">/*<sp/>AP,<sp/>XN,<sp/>SH<sp/>*/</highlight><highlight class="preprocessor"><sp/>\</highlight></codeline>
<codeline lineno="180"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache-ability<sp/>*/</highlight><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="181"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.mair_idx<sp/>=<sp/>MPU_MAIR_INDEX_FLASH,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="182"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_MPU_ALLOW_FLASH_WRITE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184"><highlight class="normal"></highlight></codeline>
<codeline lineno="185"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_ASMLANGUAGE</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="186"><highlight class="normal"></highlight></codeline>
<codeline lineno="187"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr</ref><sp/>{</highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Attributes<sp/>belonging<sp/>to<sp/>PRBAR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/><ref refid="structarm__mpu__region__attr_1a02565921f84b5f03f9f86c67a935b17a" kindref="member">rbar</ref><sp/>:<sp/>5;</highlight></codeline>
<codeline lineno="190"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>MAIR<sp/>index<sp/>for<sp/>attribute<sp/>indirection<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/><ref refid="structarm__mpu__region__attr_1a791b4f41df0ed0cb3eb5e69d944f038e" kindref="member">mair_idx</ref><sp/>:<sp/>3;</highlight></codeline>
<codeline lineno="192"><highlight class="normal">};</highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight></codeline>
<codeline lineno="194"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Region<sp/>definition<sp/>data<sp/>structure<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__region" kindref="compound">arm_mpu_region</ref><sp/>{</highlight></codeline>
<codeline lineno="196"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Base<sp/>Address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="197" refid="structarm__mpu__region_1a8713828bd9eab634f86b520a95ab102b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a2095b9bffea4b2656950c6c0419edbf1" kindref="member">uint64_t</ref><sp/><ref refid="structarm__mpu__region_1a8713828bd9eab634f86b520a95ab102b" kindref="member">base</ref>;</highlight></codeline>
<codeline lineno="198"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>limit<sp/>Address<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="199" refid="structarm__mpu__region_1a2a906f6ec90b76da7851016f706dd2d9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a2095b9bffea4b2656950c6c0419edbf1" kindref="member">uint64_t</ref><sp/><ref refid="structarm__mpu__region_1a2a906f6ec90b76da7851016f706dd2d9" kindref="member">limit</ref>;</highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Name<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">char</highlight><highlight class="normal"><sp/>*<ref refid="structarm__mpu__region_1a18f2dc7696fd55c1fdcce57ae16b46e4" kindref="member">name</ref>;</highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Region<sp/>Attributes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203" refid="structarm__mpu__region_1a1214b828c6ceedd70c31e9e251b661c8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr</ref><sp/><ref refid="structarm__mpu__region_1aa94b10ac6e6780c154c25cee91e7921e" kindref="member">attr</ref>;</highlight></codeline>
<codeline lineno="204"><highlight class="normal">};</highlight></codeline>
<codeline lineno="205"><highlight class="normal"></highlight></codeline>
<codeline lineno="206"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MPU<sp/>configuration<sp/>data<sp/>structure<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__config" kindref="compound">arm_mpu_config</ref><sp/>{</highlight></codeline>
<codeline lineno="208"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Number<sp/>of<sp/>regions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structarm__mpu__config_1a13216be94d5dfea0e4eb069f24400fdc" kindref="member">num_regions</ref>;</highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Regions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__region" kindref="compound">arm_mpu_region</ref><sp/>*<ref refid="structarm__mpu__config_1ac25f09decb52172736a1ab1e0327a6bc" kindref="member">mpu_regions</ref>;</highlight></codeline>
<codeline lineno="212"><highlight class="normal">};</highlight></codeline>
<codeline lineno="213"><highlight class="normal"></highlight></codeline>
<codeline lineno="214" refid="4_2cortex__r_2arm__mpu_8h_1a05f77a35978ad9b60c8ba099d9a915f0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPU_REGION_ENTRY(_name,<sp/>_base,<sp/>_limit,<sp/>_attr)<sp/>\</highlight></codeline>
<codeline lineno="215"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="216"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.name<sp/>=<sp/>_name,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="217"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.base<sp/>=<sp/>_base,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="218"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.limit<sp/>=<sp/>_limit,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="219"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>.attr<sp/>=<sp/>_attr,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="220"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight></codeline>
<codeline lineno="222" refid="4_2cortex__r_2arm__mpu_8h_1a9b7cc3c51f518517031d76807470aa10" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_RW<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="223"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_RW_Msk),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224" refid="4_2cortex__r_2arm__mpu_8h_1a3c52d13e42a66beb72d088ac56388951" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RW_U_NA<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="225"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RW_U_NA_Msk),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="226" refid="4_2cortex__r_2arm__mpu_8h_1a708338371e91b5a3f2d44f9ae48849db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_RO<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="227"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_RO_Msk),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="228" refid="4_2cortex__r_2arm__mpu_8h_1a706eaa9c515f1cc859d97ef8455b2f2f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>K_MEM_PARTITION_P_RO_U_NA<sp/>((k_mem_partition_attr_t)<sp/>\</highlight></codeline>
<codeline lineno="229"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{(P_RO_U_NA_Msk),<sp/>MPU_MAIR_INDEX_SRAM})</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="230"><highlight class="normal"></highlight></codeline>
<codeline lineno="231" refid="4_2cortex__r_2arm__mpu_8h_1a6b3c416482c4d01cc12db5269886bb05" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__region__attr" kindref="compound">arm_mpu_region_attr</ref><sp/><ref refid="structk__mem__partition__attr__t" kindref="compound">k_mem_partition_attr_t</ref>;</highlight></codeline>
<codeline lineno="232"><highlight class="normal"></highlight></codeline>
<codeline lineno="233"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Reference<sp/>to<sp/>the<sp/>MPU<sp/>configuration.</highlight></codeline>
<codeline lineno="234"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="235"><highlight class="comment"><sp/>*<sp/>This<sp/>struct<sp/>is<sp/>defined<sp/>and<sp/>populated<sp/>for<sp/>each<sp/>SoC<sp/>(in<sp/>the<sp/>SoC<sp/>definition),</highlight></codeline>
<codeline lineno="236"><highlight class="comment"><sp/>*<sp/>and<sp/>holds<sp/>the<sp/>build-time<sp/>configuration<sp/>information<sp/>for<sp/>the<sp/>fixed<sp/>MPU</highlight></codeline>
<codeline lineno="237"><highlight class="comment"><sp/>*<sp/>regions<sp/>enabled<sp/>during<sp/>kernel<sp/>initialization.<sp/>Dynamic<sp/>MPU<sp/>regions<sp/>(e.g.</highlight></codeline>
<codeline lineno="238"><highlight class="comment"><sp/>*<sp/>for<sp/>Thread<sp/>Stack,<sp/>Stack<sp/>Guards,<sp/>etc.)<sp/>are<sp/>programmed<sp/>during<sp/>runtime,<sp/>thus,</highlight></codeline>
<codeline lineno="239"><highlight class="comment"><sp/>*<sp/>not<sp/>kept<sp/>here.</highlight></codeline>
<codeline lineno="240"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structarm__mpu__config" kindref="compound">arm_mpu_config</ref><sp/><ref refid="aarch32_2mpu_2arm__mpu_8h_1ab4f9746862097dfdc048d75c9c08b795" kindref="member">mpu_config</ref>;</highlight></codeline>
<codeline lineno="242"><highlight class="normal"></highlight></codeline>
<codeline lineno="243"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>_ASMLANGUAGE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="244"><highlight class="normal"></highlight></codeline>
<codeline lineno="245"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_CORTEX_R_MPU_ARM_MPU_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="include/arch/arm64/cortex_r/arm_mpu.h"/>
  </compounddef>
</doxygen>
