{C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/ula_testbench.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/ula_testbench.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module ula_testbench

Top level modules:
	ula_testbench

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline_ctrl.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline_ctrl.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline_ctrl

Top level modules:
	pipeline_ctrl

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/ula.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/ula.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module ula

Top level modules:
	ula

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_dport_sclk.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_dport_sclk.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module mem_dport_sclk

Top level modules:
	mem_dport_sclk

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/controller.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/controller.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module controller

Top level modules:
	controller

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline_testbench.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline_testbench.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline_testbench

Top level modules:
	pipeline_testbench

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_program_testbench.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_program_testbench.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module mem_program_testbench

Top level modules:
	mem_program_testbench

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline1_testbench.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline1_testbench.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline1_testbench

Top level modules:
	pipeline1_testbench

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_program.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_program.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module mem_program

Top level modules:
	mem_program

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline2_testbench.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline2_testbench.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline2_testbench

Top level modules:
	pipeline2_testbench

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline1.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline1.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline1

Top level modules:
	pipeline1

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline2.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline2.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline2

Top level modules:
	pipeline2

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/regs_testbench.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/regs_testbench.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module regs_testbench

Top level modules:
	regs_testbench

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_data.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/mem_data.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module mem_data

Top level modules:
	mem_data

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline3_testbench.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline3_testbench.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline3_testbench

Top level modules:
	pipeline3_testbench

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/regs.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/regs.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module regs

Top level modules:
	regs

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline3.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline3.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline3

Top level modules:
	pipeline3

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline4.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline4.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline4

Top level modules:
	pipeline4

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline5.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/pipeline5.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module pipeline5

Top level modules:
	pipeline5

} {} {}} {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/top.v} {1 {vlog -work work -stats=none {C:/Users/Andre Luiz/Documents/0_LABORATORIO_INTEGRADO_IV/verilog_source/top.v}
Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
-- Compiling module top

Top level modules:
	top

} {} {}}
