Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0027b497f38f46a7b40b8158d1351c26 --debug typical --relax --mt 2 -d SEMCO_DEMOD= -d SIMULATE= -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L dds_compiler_v6_0_13 -L xil_defaultlib -L fir_compiler_v7_2_7 -L fifo_generator_v13_1_3 -L dist_mem_gen_v8_0_11 -L blk_mem_gen_v8_3_4 -L c_reg_fd_v12_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L util_vector_logic_v2_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/modem/vivado/semcoDemod.ip_user_files/ipstatic/ldpc test.srcs/sources_1/bd/design_2/ipshared/59b0/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.ldpcRegs
Compiling module xil_defaultlib.mpy18x18WithCe
Compiling module xil_defaultlib.ldpcDecisionMapper(OUTBITS=7)
Compiling module xil_defaultlib.fourBitCorrelator
Compiling module xil_defaultlib.ldpcFramer
Compiling architecture imp of entity util_vector_logic_v2_0.util_vector_logic [\util_vector_logic(c_operation="...]
Compiling architecture design_2_data_ce_mux_1_arch of entity xil_defaultlib.design_2_data_ce_mux_1 [design_2_data_ce_mux_1_default]
Compiling module xil_defaultlib.HLSLdpcLogDecScalcud_ram
Compiling module xil_defaultlib.HLSLdpcLogDecScalcud(DataWidth=1...
Compiling module xil_defaultlib.HLSLdpcLogDecScaleOg_ram
Compiling module xil_defaultlib.HLSLdpcLogDecScaleOg(DataWidth=1...
Compiling module xil_defaultlib.mcalcB_est_ram
Compiling module xil_defaultlib.mcalcB_est(DataWidth=16,AddressR...
Compiling module xil_defaultlib.HLSLdpcLogDecScalbkb_DSP48_0
Compiling module xil_defaultlib.HLSLdpcLogDecScalbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.mcalcB
Compiling module xil_defaultlib.mcalcC
Compiling module xil_defaultlib.mcalcD
Compiling module xil_defaultlib.mcalcE
Compiling module xil_defaultlib.mcalcF
Compiling module xil_defaultlib.mcalcG
Compiling module xil_defaultlib.mcalcH
Compiling module xil_defaultlib.mcalcI
Compiling module xil_defaultlib.mcalcJ
Compiling module xil_defaultlib.mcalcK
Compiling module xil_defaultlib.mcalcL
Compiling module xil_defaultlib.mcalcM
Compiling module xil_defaultlib.mcalcN
Compiling module xil_defaultlib.mcalcO
Compiling module xil_defaultlib.mcalcP
Compiling module xil_defaultlib.mcalcQ
Compiling module xil_defaultlib.calc_ma
Compiling module xil_defaultlib.mcalcA
Compiling module xil_defaultlib.calc_m
Compiling module xil_defaultlib.HLSLdpcLogDecScaledMin
Compiling module xil_defaultlib.design_2_HLSLdpcLogDecScaledMin_...
Compiling module xil_defaultlib.LDPC_CTRL
Compiling module xil_defaultlib.design_2_LDPC_CTRL_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.design_2_xlconstant_0_0
Compiling module xil_defaultlib.LDPC_Out
Compiling module xil_defaultlib.design_2_LDPC_Out_0_0
Compiling module xil_defaultlib.LDPC_buff
Compiling module xil_defaultlib.design_2_LDPC_buff_0_upgraded_ip...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture design_2_address_mux_1_arch of entity xil_defaultlib.design_2_address_mux_1 [design_2_address_mux_1_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture design_2_buff_start_lat_0_arch of entity xil_defaultlib.design_2_buff_start_lat_0 [design_2_buff_start_lat_0_defaul...]
Compiling architecture design_2_c_addsub_0_1_arch of entity xil_defaultlib.design_2_c_addsub_0_1 [design_2_c_addsub_0_1_default]
Compiling architecture imp of entity util_vector_logic_v2_0.util_vector_logic [\util_vector_logic(c_size=1)(1,3...]
Compiling architecture design_2_util_vector_logic_0_0_arch of entity xil_defaultlib.design_2_util_vector_logic_0_0 [design_2_util_vector_logic_0_0_d...]
Compiling architecture design_2_data_ce_mux_0_arch of entity xil_defaultlib.design_2_data_ce_mux_0 [design_2_data_ce_mux_0_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture design_2_address_mux_0_arch of entity xil_defaultlib.design_2_address_mux_0 [design_2_address_mux_0_default]
Compiling architecture design_2_data_mux_0_arch of entity xil_defaultlib.design_2_data_mux_0 [design_2_data_mux_0_default]
Compiling architecture design_2_dec_raw_ce_mux0_1_arch of entity xil_defaultlib.design_2_dec_raw_ce_mux0_1 [design_2_dec_raw_ce_mux0_1_defau...]
Compiling architecture design_2_dec_dec_ce_mux2_0_arch of entity xil_defaultlib.design_2_dec_dec_ce_mux2_0 [design_2_dec_dec_ce_mux2_0_defau...]
Compiling architecture design_2_raw_ce_mux2_1_arch of entity xil_defaultlib.design_2_raw_ce_mux2_1 [design_2_raw_ce_mux2_1_default]
Compiling architecture design_2_dec_raw_ce_mux0_0_arch of entity xil_defaultlib.design_2_dec_raw_ce_mux0_0 [design_2_dec_raw_ce_mux0_0_defau...]
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_2_blk_mem_gen_0_4
Compiling module xil_defaultlib.design_2_decode_data_0_0
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture design_2_mux_lat_1_arch of entity xil_defaultlib.design_2_mux_lat_1 [design_2_mux_lat_1_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture design_2_decode_start_lat_0_arch of entity xil_defaultlib.design_2_decode_start_lat_0 [design_2_decode_start_lat_0_defa...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=16...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture design_2_c_addsub_2_0_arch of entity xil_defaultlib.design_2_c_addsub_2_0 [design_2_c_addsub_2_0_default]
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_2_blk_mem_gen_0_1
Compiling architecture design_2_c_addsub_3_1_arch of entity xil_defaultlib.design_2_c_addsub_3_1 [design_2_c_addsub_3_1_default]
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_2_blk_mem_gen_0_2
Compiling architecture design_2_c_addsub_0_0_arch of entity xil_defaultlib.design_2_c_addsub_0_0 [design_2_c_addsub_0_0_default]
Compiling architecture design_2_mux_lat_0_arch of entity xil_defaultlib.design_2_mux_lat_0 [design_2_mux_lat_0_default]
Compiling architecture design_2_itt_num_lat_0_arch of entity xil_defaultlib.design_2_itt_num_lat_0 [design_2_itt_num_lat_0_default]
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_2_blk_mem_gen_0_5
Compiling architecture design_2_c_addsub_9_0_arch of entity xil_defaultlib.design_2_c_addsub_9_0 [design_2_c_addsub_9_0_default]
Compiling architecture design_2_c_addsub_3_0_arch of entity xil_defaultlib.design_2_c_addsub_3_0 [design_2_c_addsub_3_0_default]
Compiling architecture design_2_c_addsub_6_0_arch of entity xil_defaultlib.design_2_c_addsub_6_0 [design_2_c_addsub_6_0_default]
Compiling architecture design_2_mux_lat_2_arch of entity xil_defaultlib.design_2_mux_lat_2 [design_2_mux_lat_2_default]
Compiling architecture design_2_c_addsub_4_0_arch of entity xil_defaultlib.design_2_c_addsub_4_0 [design_2_c_addsub_4_0_default]
Compiling architecture design_2_c_addsub_5_0_arch of entity xil_defaultlib.design_2_c_addsub_5_0 [design_2_c_addsub_5_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=2,...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture design_2_c_addsub_8_1_arch of entity xil_defaultlib.design_2_c_addsub_8_1 [design_2_c_addsub_8_1_default]
Compiling architecture design_2_raw_ce_mux2_0_arch of entity xil_defaultlib.design_2_raw_ce_mux2_0 [design_2_raw_ce_mux2_0_default]
Compiling architecture design_2_data_ce_mux_2_arch of entity xil_defaultlib.design_2_data_ce_mux_2 [design_2_data_ce_mux_2_default]
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_2_blk_mem_gen_0_3
Compiling module xil_defaultlib.design_2_raw_data_0_0
Compiling module xil_defaultlib.new_setupLDPC_newbkb_rom
Compiling module xil_defaultlib.new_setupLDPC_newbkb(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newcud_rom
Compiling module xil_defaultlib.new_setupLDPC_newcud(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newdEe_rom
Compiling module xil_defaultlib.new_setupLDPC_newdEe(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_neweOg_rom
Compiling module xil_defaultlib.new_setupLDPC_neweOg(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newfYi_rom
Compiling module xil_defaultlib.new_setupLDPC_newfYi(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newg8j_rom
Compiling module xil_defaultlib.new_setupLDPC_newg8j(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newhbi_rom
Compiling module xil_defaultlib.new_setupLDPC_newhbi(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newibs_rom
Compiling module xil_defaultlib.new_setupLDPC_newibs(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newjbC_rom
Compiling module xil_defaultlib.new_setupLDPC_newjbC(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newkbM_rom
Compiling module xil_defaultlib.new_setupLDPC_newkbM(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newlbW_rom
Compiling module xil_defaultlib.new_setupLDPC_newlbW(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newmb6_rom
Compiling module xil_defaultlib.new_setupLDPC_newmb6(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newncg_rom
Compiling module xil_defaultlib.new_setupLDPC_newncg(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newocq_rom
Compiling module xil_defaultlib.new_setupLDPC_newocq(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newpcA_rom
Compiling module xil_defaultlib.new_setupLDPC_newpcA(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newqcK_rom
Compiling module xil_defaultlib.new_setupLDPC_newqcK(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newrcU_rom
Compiling module xil_defaultlib.new_setupLDPC_newrcU(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_newsc4_rom
Compiling module xil_defaultlib.new_setupLDPC_newsc4(DataWidth=1...
Compiling module xil_defaultlib.new_setupLDPC_delta_ram
Compiling module xil_defaultlib.new_setupLDPC_delta(DataWidth=16...
Compiling module xil_defaultlib.setupLDPC_mac_muludo_DSP48_0
Compiling module xil_defaultlib.setupLDPC_mac_muludo(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulvdy_DSP48_1
Compiling module xil_defaultlib.setupLDPC_mac_mulvdy(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulwdI_DSP48_2
Compiling module xil_defaultlib.setupLDPC_mac_mulwdI(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulxdS_DSP48_3
Compiling module xil_defaultlib.setupLDPC_mac_mulxdS(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulyd2_DSP48_4
Compiling module xil_defaultlib.setupLDPC_mac_mulyd2(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulzec_DSP48_5
Compiling module xil_defaultlib.setupLDPC_mac_mulzec(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulAem_DSP48_6
Compiling module xil_defaultlib.setupLDPC_mac_mulAem(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulBew_DSP48_7
Compiling module xil_defaultlib.setupLDPC_mac_mulBew(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulCeG_DSP48_8
Compiling module xil_defaultlib.setupLDPC_mac_mulCeG(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulDeQ_DSP48_9
Compiling module xil_defaultlib.setupLDPC_mac_mulDeQ(ID=1,NUM_ST...
Compiling module xil_defaultlib.setupLDPC_mac_mulEe0_DSP48_10
Compiling module xil_defaultlib.setupLDPC_mac_mulEe0(ID=1,NUM_ST...
Compiling module xil_defaultlib.new_setupLDPC
Compiling module xil_defaultlib.setupLDPC
Compiling module xil_defaultlib.design_2_setupLDPC_0_0
Compiling architecture design_2_c_addsub_8_0_arch of entity xil_defaultlib.design_2_c_addsub_8_0 [design_2_c_addsub_8_0_default]
Compiling architecture design_2_c_addsub_0_2_arch of entity xil_defaultlib.design_2_c_addsub_0_2 [design_2_c_addsub_0_2_default]
Compiling architecture design_2_util_vector_logic_0_1_arch of entity xil_defaultlib.design_2_util_vector_logic_0_1 [design_2_util_vector_logic_0_1_d...]
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.design_2_xlconstant_1_0
Compiling module xil_defaultlib.design_2_xlconstant_2_0
Compiling module xil_defaultlib.design_2
Compiling module xil_defaultlib.design_2_wrapper
Compiling module xil_defaultlib.ldpcDecoder
Compiling module xil_defaultlib.digitalPLL
Compiling module xil_defaultlib.ldpc(LDPCBITS=7)
Compiling module xil_defaultlib.test
WARNING: [XSIM 43-3373] "C:/modem/vivado/testLdpcDecoder.v" Line 113. System function $rewind is used as system task. This system function should have a LHS e.g. x=$rewind().
WARNING: [XSIM 43-3373] "C:/modem/vivado/testLdpcDecoder.v" Line 124. System function $rewind is used as system task. This system function should have a LHS e.g. x=$rewind().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
