

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:40:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_21 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.182 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln30_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_1"   --->   Operation 6 'read' 'zext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv17"   --->   Operation 7 'read' 'conv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_3_018_reload"   --->   Operation 8 'read' 'arg1_r_2_3_018_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_3_017_reload"   --->   Operation 9 'read' 'arg1_r_1_3_017_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_3_016_reload"   --->   Operation 10 'read' 'arg1_r_0_3_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_015_reload"   --->   Operation 11 'read' 'arg1_r_2_2_015_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload"   --->   Operation 12 'read' 'arg1_r_1_2_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 13 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_012_reload"   --->   Operation 14 'read' 'arg1_r_2_1_012_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload"   --->   Operation 15 'read' 'arg1_r_1_1_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 16 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_2_07_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_07_reload"   --->   Operation 17 'read' 'arg1_r_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 18 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 19 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = zext i32 %zext_ln30_1_read"   --->   Operation 20 'zext' 'zext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv17_cast = zext i32 %conv17_read"   --->   Operation 21 'zext' 'conv17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d3.cpp:23]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln23 = icmp_ult  i4 %i, i4 9" [d3.cpp:23]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_34_3.exitStub, void %for.inc25.split" [d3.cpp:23]   --->   Operation 26 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i" [d3.cpp:23]   --->   Operation 27 'trunc' 'trunc_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [d3.cpp:22]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %lshr_ln" [d3.cpp:22]   --->   Operation 29 'zext' 'zext_ln22' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %i" [d3.cpp:23]   --->   Operation 30 'sub' 'empty' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %empty" [d3.cpp:26]   --->   Operation 31 'trunc' 'trunc_ln26' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d3.cpp:30]   --->   Operation 32 'partselect' 'trunc_ln3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_2_07_reload_read, i2 %trunc_ln3" [d3.cpp:30]   --->   Operation 33 'mux' 'tmp_s' <Predicate = (icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_2_1_012_reload_read, i2 %trunc_ln3" [d3.cpp:30]   --->   Operation 34 'mux' 'tmp_4' <Predicate = (icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.47ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_2_2_015_reload_read, i2 %trunc_ln3" [d3.cpp:30]   --->   Operation 35 'mux' 'tmp_5' <Predicate = (icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.47ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %arg1_r_0_3_016_reload_read, i32 %arg1_r_1_3_017_reload_read, i32 %arg1_r_2_3_018_reload_read, i2 %trunc_ln3" [d3.cpp:30]   --->   Operation 36 'mux' 'tmp_6' <Predicate = (icmp_ln23)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %tmp_s, i32 %tmp_4, i32 %tmp_5, i32 %tmp_6, i2 %trunc_ln26" [d3.cpp:30]   --->   Operation 37 'mux' 'tmp' <Predicate = (icmp_ln23)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:30]   --->   Operation 38 'getelementptr' 'arr_1_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 39 'load' 'arr_1_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i, i4 1" [d3.cpp:29]   --->   Operation 40 'add' 'add_ln29' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln29, i32 1, i32 3" [d3.cpp:22]   --->   Operation 41 'partselect' 'lshr_ln22_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i3 %lshr_ln22_1" [d3.cpp:30]   --->   Operation 42 'zext' 'zext_ln30_3' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln30_1 = add i4 %empty, i4 15" [d3.cpp:30]   --->   Operation 43 'add' 'add_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln30_1, i32 2, i32 3" [d3.cpp:30]   --->   Operation 44 'partselect' 'trunc_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.54ns)   --->   "%icmp_ln30 = icmp_eq  i2 %trunc_ln30_1, i2 0" [d3.cpp:30]   --->   Operation 45 'icmp' 'icmp_ln30' <Predicate = (icmp_ln23)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.44ns)   --->   "%select_ln30 = select i1 %icmp_ln30, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_1_04_reload_read" [d3.cpp:30]   --->   Operation 46 'select' 'select_ln30' <Predicate = (icmp_ln23)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.44ns)   --->   "%select_ln30_1 = select i1 %icmp_ln30, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_1_1_011_reload_read" [d3.cpp:30]   --->   Operation 47 'select' 'select_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.44ns)   --->   "%select_ln30_2 = select i1 %icmp_ln30, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_1_2_014_reload_read" [d3.cpp:30]   --->   Operation 48 'select' 'select_ln30_2' <Predicate = (icmp_ln23)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.44ns)   --->   "%select_ln30_3 = select i1 %icmp_ln30, i32 %arg1_r_0_3_016_reload_read, i32 %arg1_r_1_3_017_reload_read" [d3.cpp:30]   --->   Operation 49 'select' 'select_ln30_3' <Predicate = (icmp_ln23)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.52ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln30_3, i32 %select_ln30, i32 %select_ln30_1, i32 %select_ln30_2, i2 %trunc_ln26" [d3.cpp:30]   --->   Operation 50 'mux' 'tmp_2' <Predicate = (icmp_ln23)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 51 'getelementptr' 'arr_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:30]   --->   Operation 52 'load' 'arr_load' <Predicate = (icmp_ln23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln23 = add i4 %i, i4 2" [d3.cpp:23]   --->   Operation 53 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [d3.cpp:23]   --->   Operation 54 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.18>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d3.cpp:25]   --->   Operation 55 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d3.cpp:22]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [d3.cpp:23]   --->   Operation 57 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %tmp" [d3.cpp:30]   --->   Operation 58 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 59 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast'
ST_2 : Operation 59 [1/1] (2.62ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17_cast" [d3.cpp:30]   --->   Operation 59 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 60 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_1_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 61 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %tmp_1, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 62 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:30]   --->   Operation 63 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_2)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.2i64.i1, i64 0, i64 %arr_load, i1 %trunc_ln23" [d3.cpp:30]   --->   Operation 64 'mux' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %tmp_2" [d3.cpp:30]   --->   Operation 65 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.62ns)   --->   Input mux for Operation 66 '%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2'
ST_2 : Operation 66 [1/1] (2.79ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_1_cast, i63 %zext_ln30_2" [d3.cpp:30]   --->   Operation 66 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln30_2)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln30_2 = add i64 %tmp_3, i64 %shl_ln" [d3.cpp:30]   --->   Operation 68 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 69 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i3 %arr_addr" [d3.cpp:30]   --->   Operation 70 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc25" [d3.cpp:23]   --->   Operation 71 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_012_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_015_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_3_016_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_3_017_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_018_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                        (alloca           ) [ 010]
zext_ln30_1_read           (read             ) [ 000]
conv17_read                (read             ) [ 000]
arg1_r_2_3_018_reload_read (read             ) [ 000]
arg1_r_1_3_017_reload_read (read             ) [ 000]
arg1_r_0_3_016_reload_read (read             ) [ 000]
arg1_r_2_2_015_reload_read (read             ) [ 000]
arg1_r_1_2_014_reload_read (read             ) [ 000]
arg1_r_0_2_013_reload_read (read             ) [ 000]
arg1_r_2_1_012_reload_read (read             ) [ 000]
arg1_r_1_1_011_reload_read (read             ) [ 000]
arg1_r_0_1_010_reload_read (read             ) [ 000]
arg1_r_2_07_reload_read    (read             ) [ 000]
arg1_r_1_04_reload_read    (read             ) [ 000]
arg1_r_0_01_reload_read    (read             ) [ 000]
zext_ln30_1_cast           (zext             ) [ 011]
conv17_cast                (zext             ) [ 011]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i                          (load             ) [ 000]
icmp_ln23                  (icmp             ) [ 010]
br_ln23                    (br               ) [ 000]
trunc_ln23                 (trunc            ) [ 011]
lshr_ln                    (partselect       ) [ 000]
zext_ln22                  (zext             ) [ 000]
empty                      (sub              ) [ 000]
trunc_ln26                 (trunc            ) [ 000]
trunc_ln3                  (partselect       ) [ 000]
tmp_s                      (mux              ) [ 000]
tmp_4                      (mux              ) [ 000]
tmp_5                      (mux              ) [ 000]
tmp_6                      (mux              ) [ 000]
tmp                        (mux              ) [ 011]
arr_1_addr                 (getelementptr    ) [ 011]
add_ln29                   (add              ) [ 000]
lshr_ln22_1                (partselect       ) [ 000]
zext_ln30_3                (zext             ) [ 000]
add_ln30_1                 (add              ) [ 000]
trunc_ln30_1               (partselect       ) [ 000]
icmp_ln30                  (icmp             ) [ 000]
select_ln30                (select           ) [ 000]
select_ln30_1              (select           ) [ 000]
select_ln30_2              (select           ) [ 000]
select_ln30_3              (select           ) [ 000]
tmp_2                      (mux              ) [ 011]
arr_addr                   (getelementptr    ) [ 011]
add_ln23                   (add              ) [ 000]
store_ln23                 (store            ) [ 000]
specpipeline_ln25          (specpipeline     ) [ 000]
speclooptripcount_ln22     (speclooptripcount) [ 000]
specloopname_ln23          (specloopname     ) [ 000]
zext_ln30                  (zext             ) [ 000]
mul_ln30                   (mul              ) [ 000]
arr_1_load                 (load             ) [ 000]
tmp_1                      (mux              ) [ 000]
add_ln30                   (add              ) [ 000]
arr_load                   (load             ) [ 000]
tmp_3                      (mux              ) [ 000]
zext_ln30_2                (zext             ) [ 000]
mul_ln30_1                 (mul              ) [ 000]
shl_ln                     (bitconcatenate   ) [ 000]
add_ln30_2                 (add              ) [ 000]
store_ln30                 (store            ) [ 000]
store_ln30                 (store            ) [ 000]
br_ln23                    (br               ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_2_07_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_0_1_010_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1_1_011_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_1_012_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_012_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_0_2_013_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_1_2_014_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_2_2_015_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_015_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_0_3_016_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_3_016_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_1_3_017_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_017_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_2_3_018_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_018_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln30_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i64.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln30_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv17_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv17_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arg1_r_2_3_018_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_3_018_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_1_3_017_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_3_017_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_0_3_016_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_3_016_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_2_2_015_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_015_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_1_2_014_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_0_2_013_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_2_1_012_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_012_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_1_1_011_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_0_1_010_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg1_r_2_07_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_1_04_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_0_01_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arr_1_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="183" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="185" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="arr_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="1"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="202" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/1 store_ln30/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln30_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln30_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln30_1_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv17_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv17_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln23_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln23_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="lshr_ln_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="3" slack="0"/>
<pin id="243" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln22_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="empty_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln26_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="3" slack="0"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="0" index="3" bw="32" slack="0"/>
<pin id="278" dir="0" index="4" bw="2" slack="0"/>
<pin id="279" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="0" index="3" bw="32" slack="0"/>
<pin id="290" dir="0" index="4" bw="2" slack="0"/>
<pin id="291" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="32" slack="0"/>
<pin id="302" dir="0" index="4" bw="2" slack="0"/>
<pin id="303" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="32" slack="0"/>
<pin id="314" dir="0" index="4" bw="2" slack="0"/>
<pin id="315" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="0" index="3" bw="32" slack="0"/>
<pin id="326" dir="0" index="4" bw="32" slack="0"/>
<pin id="327" dir="0" index="5" bw="2" slack="0"/>
<pin id="328" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln29_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="lshr_ln22_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="0" index="3" bw="3" slack="0"/>
<pin id="346" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln22_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln30_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln30_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln30_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="0" index="3" bw="3" slack="0"/>
<pin id="367" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln30_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln30_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln30_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln30_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="0"/>
<pin id="398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln30_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="0" index="3" bw="32" slack="0"/>
<pin id="415" dir="0" index="4" bw="32" slack="0"/>
<pin id="416" dir="0" index="5" bw="2" slack="0"/>
<pin id="417" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln23_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="3" slack="0"/>
<pin id="427" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln23_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln30_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="64" slack="0"/>
<pin id="443" dir="0" index="3" bw="1" slack="1"/>
<pin id="444" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln30_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="64" slack="0"/>
<pin id="459" dir="0" index="3" bw="1" slack="1"/>
<pin id="460" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln30_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="shl_ln_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="63" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln30_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="zext_ln30_1_cast_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="63" slack="1"/>
<pin id="492" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_1_cast "/>
</bind>
</comp>

<comp id="495" class="1005" name="conv17_cast_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv17_cast "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln23_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="514" class="1005" name="arr_1_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="1"/>
<pin id="516" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="arr_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="1"/>
<pin id="527" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="170" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="187" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="215"><net_src comp="86" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="92" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="225" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="225" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="238" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="225" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="253" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="164" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="158" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="152" pin="2"/><net_sink comp="273" pin=3"/></net>

<net id="284"><net_src comp="263" pin="4"/><net_sink comp="273" pin=4"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="146" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="140" pin="2"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="134" pin="2"/><net_sink comp="285" pin=3"/></net>

<net id="296"><net_src comp="263" pin="4"/><net_sink comp="285" pin=4"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="128" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="122" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="116" pin="2"/><net_sink comp="297" pin=3"/></net>

<net id="308"><net_src comp="263" pin="4"/><net_sink comp="297" pin=4"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="110" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="104" pin="2"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="98" pin="2"/><net_sink comp="309" pin=3"/></net>

<net id="320"><net_src comp="263" pin="4"/><net_sink comp="309" pin=4"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="273" pin="5"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="285" pin="5"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="297" pin="5"/><net_sink comp="321" pin=3"/></net>

<net id="333"><net_src comp="309" pin="5"/><net_sink comp="321" pin=4"/></net>

<net id="334"><net_src comp="259" pin="1"/><net_sink comp="321" pin=5"/></net>

<net id="339"><net_src comp="225" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="341" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="360"><net_src comp="253" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="42" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="376"><net_src comp="362" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="164" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="158" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="372" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="146" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="140" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="372" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="128" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="122" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="372" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="110" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="104" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="402" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="378" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="386" pin="3"/><net_sink comp="410" pin=3"/></net>

<net id="422"><net_src comp="394" pin="3"/><net_sink comp="410" pin=4"/></net>

<net id="423"><net_src comp="259" pin="1"/><net_sink comp="410" pin=5"/></net>

<net id="428"><net_src comp="225" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="177" pin="7"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="439" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="208" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="448" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="194" pin="7"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="204" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="80" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="455" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="468" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="476" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="486"><net_src comp="82" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="493"><net_src comp="212" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="498"><net_src comp="216" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="506"><net_src comp="234" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="455" pin=3"/></net>

<net id="512"><net_src comp="321" pin="6"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="517"><net_src comp="170" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="523"><net_src comp="410" pin="6"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="528"><net_src comp="187" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_1 | {2 }
	Port: arr | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr_1 | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arr | {1 2 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_07_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_1_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_1_011_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_1_012_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_2_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_2_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_2_015_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_0_3_016_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_1_3_017_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : arg1_r_2_3_018_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : conv17 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 : zext_ln30_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		trunc_ln23 : 2
		lshr_ln : 2
		zext_ln22 : 3
		empty : 2
		trunc_ln26 : 3
		trunc_ln3 : 3
		tmp_s : 4
		tmp_4 : 4
		tmp_5 : 4
		tmp_6 : 4
		tmp : 5
		arr_1_addr : 4
		arr_1_load : 5
		add_ln29 : 2
		lshr_ln22_1 : 3
		zext_ln30_3 : 4
		add_ln30_1 : 3
		trunc_ln30_1 : 4
		icmp_ln30 : 5
		select_ln30 : 6
		select_ln30_1 : 6
		select_ln30_2 : 6
		select_ln30_3 : 6
		tmp_2 : 7
		arr_addr : 5
		arr_load : 6
		add_ln23 : 2
		store_ln23 : 3
	State 2
		mul_ln30 : 1
		tmp_1 : 1
		add_ln30 : 2
		tmp_3 : 1
		mul_ln30_1 : 1
		shl_ln : 2
		add_ln30_2 : 3
		store_ln30 : 3
		store_ln30 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |             add_ln29_fu_335            |    0    |    0    |    12   |
|          |            add_ln30_1_fu_356           |    0    |    0    |    12   |
|    add   |             add_ln23_fu_424            |    0    |    0    |    12   |
|          |             add_ln30_fu_448            |    0    |    0    |    71   |
|          |            add_ln30_2_fu_476           |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln30_fu_378           |    0    |    0    |    32   |
|  select  |          select_ln30_1_fu_386          |    0    |    0    |    32   |
|          |          select_ln30_2_fu_394          |    0    |    0    |    32   |
|          |          select_ln30_3_fu_402          |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_s_fu_273              |    0    |    0    |    14   |
|          |              tmp_4_fu_285              |    0    |    0    |    14   |
|          |              tmp_5_fu_297              |    0    |    0    |    14   |
|    mux   |              tmp_6_fu_309              |    0    |    0    |    14   |
|          |               tmp_fu_321               |    0    |    0    |    20   |
|          |              tmp_2_fu_410              |    0    |    0    |    20   |
|          |              tmp_1_fu_439              |    0    |    0    |    9    |
|          |              tmp_3_fu_455              |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |            mul_ln30_1_fu_204           |    4    |    0    |    20   |
|          |             mul_ln30_fu_208            |    4    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln23_fu_228            |    0    |    0    |    12   |
|          |            icmp_ln30_fu_372            |    0    |    0    |    9    |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |              empty_fu_253              |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|          |       zext_ln30_1_read_read_fu_86      |    0    |    0    |    0    |
|          |         conv17_read_read_fu_92         |    0    |    0    |    0    |
|          |  arg1_r_2_3_018_reload_read_read_fu_98 |    0    |    0    |    0    |
|          | arg1_r_1_3_017_reload_read_read_fu_104 |    0    |    0    |    0    |
|          | arg1_r_0_3_016_reload_read_read_fu_110 |    0    |    0    |    0    |
|          | arg1_r_2_2_015_reload_read_read_fu_116 |    0    |    0    |    0    |
|   read   | arg1_r_1_2_014_reload_read_read_fu_122 |    0    |    0    |    0    |
|          | arg1_r_0_2_013_reload_read_read_fu_128 |    0    |    0    |    0    |
|          | arg1_r_2_1_012_reload_read_read_fu_134 |    0    |    0    |    0    |
|          | arg1_r_1_1_011_reload_read_read_fu_140 |    0    |    0    |    0    |
|          | arg1_r_0_1_010_reload_read_read_fu_146 |    0    |    0    |    0    |
|          |   arg1_r_2_07_reload_read_read_fu_152  |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_158  |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_164  |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |         zext_ln30_1_cast_fu_212        |    0    |    0    |    0    |
|          |           conv17_cast_fu_216           |    0    |    0    |    0    |
|   zext   |            zext_ln22_fu_248            |    0    |    0    |    0    |
|          |           zext_ln30_3_fu_351           |    0    |    0    |    0    |
|          |            zext_ln30_fu_435            |    0    |    0    |    0    |
|          |           zext_ln30_2_fu_464           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln23_fu_234           |    0    |    0    |    0    |
|          |            trunc_ln26_fu_259           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |             lshr_ln_fu_238             |    0    |    0    |    0    |
|partselect|            trunc_ln3_fu_263            |    0    |    0    |    0    |
|          |           lshr_ln22_1_fu_341           |    0    |    0    |    0    |
|          |           trunc_ln30_1_fu_362          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_468             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    8    |    0    |   493   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   arr_1_addr_reg_514   |    3   |
|    arr_addr_reg_525    |    3   |
|   conv17_cast_reg_495  |   64   |
|       i_1_reg_483      |    4   |
|      tmp_2_reg_520     |   32   |
|       tmp_reg_509      |   32   |
|   trunc_ln23_reg_503   |    1   |
|zext_ln30_1_cast_reg_490|   63   |
+------------------------+--------+
|          Total         |   202  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   493  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   202  |   511  |
+-----------+--------+--------+--------+--------+
