
---------- Begin Simulation Statistics ----------
final_tick                                 1137353200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186390                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406836                       # Number of bytes of host memory used
host_op_rate                                   326115                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.77                       # Real time elapsed on the host
host_tick_rate                               96663731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2193071                       # Number of instructions simulated
sim_ops                                       3837095                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001137                       # Number of seconds simulated
sim_ticks                                  1137353200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               459859                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24484                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            486778                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             252088                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          459859                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           207771                       # Number of indirect misses.
system.cpu.branchPred.lookups                  516846                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13312                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12088                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2513912                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2018807                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24575                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     371503                       # Number of branches committed
system.cpu.commit.bw_lim_events                632814                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          893832                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2193071                       # Number of instructions committed
system.cpu.commit.committedOps                3837095                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2439548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.572871                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722111                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1175433     48.18%     48.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       201865      8.27%     56.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       184334      7.56%     64.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       245102     10.05%     74.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       632814     25.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2439548                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      82995                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11410                       # Number of function calls committed.
system.cpu.commit.int_insts                   3774238                       # Number of committed integer instructions.
system.cpu.commit.loads                        521135                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21444      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3013745     78.54%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2765      0.07%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38333      1.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3235      0.08%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.16%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12785      0.33%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13704      0.36%     81.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10004      0.26%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1184      0.03%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500889     13.05%     94.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178940      4.66%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20246      0.53%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12367      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3837095                       # Class of committed instruction
system.cpu.commit.refs                         712442                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2193071                       # Number of Instructions Simulated
system.cpu.committedOps                       3837095                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.296531                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.296531                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8204                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33019                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48413                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4395                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1029967                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4948564                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   326107                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1212923                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24639                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89064                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      605723                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2054                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      210783                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      516846                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    264549                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2295165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4680                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2966839                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.181771                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             362160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             265400                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043418                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2682700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.946816                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928712                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1262897     47.08%     47.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83341      3.11%     50.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62830      2.34%     52.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80805      3.01%     55.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1192827     44.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2682700                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    136539                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    74459                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    229914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    229914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    229914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    229914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    229914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    229913600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9004000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9003600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       604000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       604000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       603200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       603200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5296800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5219200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5062400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5086800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     83194400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     83140000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     83082400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     83168800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1753156400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          160684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29018                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   402667                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.538755                       # Inst execution rate
system.cpu.iew.exec_refs                       818263                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     210720                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  697140                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                638745                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                938                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               601                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               221538                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4730866                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                607543                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35071                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4375270                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3292                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9024                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24639                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15151                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42073                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117608                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30230                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20567                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8451                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6064343                       # num instructions consuming a value
system.cpu.iew.wb_count                       4353083                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569643                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3454509                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.530952                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4360160                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6768094                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3743723                       # number of integer regfile writes
system.cpu.ipc                               0.771289                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.771289                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27450      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3448710     78.20%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2787      0.06%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42232      0.96%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4774      0.11%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1262      0.03%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6896      0.16%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16431      0.37%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15504      0.35%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10602      0.24%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2230      0.05%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               592002     13.42%     94.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              199560      4.52%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26140      0.59%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13764      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4410344                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   99778                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              200956                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        96353                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             140271                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4283116                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11321041                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4256730                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5484431                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4729747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4410344                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1119                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          893760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18612                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            377                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1323650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2682700                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.643994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1187665     44.27%     44.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              189156      7.05%     51.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              319707     11.92%     63.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              362914     13.53%     76.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              623258     23.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2682700                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.551090                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      264653                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13888                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4986                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               638745                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              221538                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1659652                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2843384                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  839551                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5204735                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              159                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46958                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   376645                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15254                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4514                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12720903                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4873526                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6608217                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1243173                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  78840                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24639                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178144                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1403459                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            170978                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7717331                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20548                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    206796                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6537661                       # The number of ROB reads
system.cpu.rob.rob_writes                     9705888                       # The number of ROB writes
system.cpu.timesIdled                            1797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38732                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              436                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          635                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            635                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              125                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22906                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12119                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1356                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8038                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1393                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12119                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       951552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       951552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  951552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13512                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11356986                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29326314                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17897                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4136                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24068                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                892                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2109                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2109                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17897                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9227                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49509                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58736                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       202240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1255808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1458048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10376                       # Total snoops (count)
system.l2bus.snoopTraffic                       87040                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30380                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014845                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121207                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29930     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      449      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30380                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20213597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19151450                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3795999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       260712                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           260712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       260712                       # number of overall hits
system.cpu.icache.overall_hits::total          260712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3837                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3837                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3837                       # number of overall misses
system.cpu.icache.overall_misses::total          3837                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179245999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179245999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179245999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179245999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       264549                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       264549                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       264549                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       264549                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014504                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014504                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014504                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014504                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46715.141777                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46715.141777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46715.141777                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46715.141777                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          674                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          674                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          674                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          674                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3163                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146311999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146311999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146311999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146311999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011956                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46257.350300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46257.350300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46257.350300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46257.350300                       # average overall mshr miss latency
system.cpu.icache.replacements                   2905                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       260712                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          260712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3837                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3837                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179245999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179245999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       264549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       264549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46715.141777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46715.141777                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          674                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          674                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146311999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146311999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46257.350300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46257.350300                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.532642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              243157                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2907                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.645339                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.532642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            532261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           532261                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       719472                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           719472                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       719472                       # number of overall hits
system.cpu.dcache.overall_hits::total          719472                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34377                       # number of overall misses
system.cpu.dcache.overall_misses::total         34377                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1672503199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1672503199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1672503199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1672503199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       753849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       753849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       753849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       753849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48651.807866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48651.807866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48651.807866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48651.807866                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.059238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1718                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2779                       # number of writebacks
system.cpu.dcache.writebacks::total              2779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21899                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21899                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16845                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575385999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575385999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575385999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251377726                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826763725                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022345                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46112.037105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46112.037105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46112.037105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57563.024044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49080.660433                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15819                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       530257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          530257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1562785600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1562785600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       562480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       562480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48499.072091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48499.072091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    469108400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    469108400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45250.159159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45250.159159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       189215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         189215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    109717599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    109717599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50936.675487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50936.675487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    106277599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106277599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50344.670298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50344.670298                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4367                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4367                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251377726                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251377726                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57563.024044                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57563.024044                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.925569                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634095                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.084392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   737.548931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.376638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1524541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1524541                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1209                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4894                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          889                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6992                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1209                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4894                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          889                       # number of overall hits
system.l2cache.overall_hits::total               6992                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1950                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7582                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3478                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13010                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1950                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7582                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3478                       # number of overall misses
system.l2cache.overall_misses::total            13010                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132332000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518987200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241516001                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892835201                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132332000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518987200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241516001                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892835201                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3159                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12476                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4367                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20002                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3159                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12476                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4367                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20002                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.617284                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796428                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.650435                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.617284                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796428                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.650435                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67862.564103                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68449.907676                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69441.058367                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68626.840968                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67862.564103                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68449.907676                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69441.058367                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68626.840968                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1356                       # number of writebacks
system.l2cache.writebacks::total                 1356                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             26                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            26                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1950                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7575                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3459                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12984                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1950                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7575                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3459                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          528                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13512                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116732000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458006000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213035619                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787773619                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116732000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458006000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213035619                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31663501                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819437120                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.617284                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607166                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.792077                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.649135                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.617284                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607166                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.792077                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.675532                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59862.564103                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60462.838284                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61588.788378                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60672.644717                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59862.564103                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60462.838284                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61588.788378                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59968.751894                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60645.139136                       # average overall mshr miss latency
system.l2cache.replacements                      9480                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2780                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2780                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2780                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2780                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          528                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          528                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31663501                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31663501                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59968.751894                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59968.751894                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          715                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              715                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1394                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1394                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     97663600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     97663600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.660977                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.660977                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70059.971306                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70059.971306                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     86347200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     86347200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.660503                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.660503                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61986.503948                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61986.503948                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1209                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4179                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          889                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6277                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1950                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6188                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3478                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11616                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132332000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421323600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241516001                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795171601                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3159                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10367                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4367                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17893                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.617284                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596894                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796428                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.649192                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67862.564103                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68087.201034                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69441.058367                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68454.855458                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1950                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6182                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3459                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11591                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116732000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371658800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213035619                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701426419                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.617284                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596315                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.792077                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.647795                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59862.564103                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60119.508250                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61588.788378                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60514.745837                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3716.400479                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25871                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9480                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.729008                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.150743                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   315.976650                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2333.317445                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   917.261944                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   134.693697                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003699                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.077143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.569658                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223941                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032884                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907324                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1168                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2928                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           72                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1088                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          598                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2221                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285156                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323336                       # Number of tag accesses
system.l2cache.tags.data_accesses              323336                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1137353200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              864768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86784                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86784                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1950                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3459                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          528                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13512                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1356                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1356                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          109728447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          426252812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194641383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29711087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              760333729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     109728447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         109728447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76303474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76303474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76303474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         109728447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         426252812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194641383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29711087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             836637203                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1286058800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1357938                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407860                       # Number of bytes of host memory used
host_op_rate                                  2377385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.92                       # Real time elapsed on the host
host_tick_rate                               77623800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2601338                       # Number of instructions simulated
sim_ops                                       4554376                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000149                       # Number of seconds simulated
sim_ticks                                   148705600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56162                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2765                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             59324                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45365                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           56162                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10797                       # Number of indirect misses.
system.cpu.branchPred.lookups                   72183                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6065                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          366                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    594585                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   334398                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2765                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      53829                       # Number of branches committed
system.cpu.commit.bw_lim_events                118000                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          171017                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               408267                       # Number of instructions committed
system.cpu.commit.committedOps                 717281                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       324398                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.211114                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.489540                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        29696      9.15%      9.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       125773     38.77%     47.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        33279     10.26%     58.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17650      5.44%     63.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       118000     36.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       324398                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4821                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4769                       # Number of function calls committed.
system.cpu.commit.int_insts                    698538                       # Number of committed integer instructions.
system.cpu.commit.loads                         68247                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        15602      2.18%      2.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           524545     73.13%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            62897      8.77%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            137      0.02%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1096      0.15%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.01%     84.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     84.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            264      0.04%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           67530      9.41%     93.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          43433      6.06%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          717      0.10%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          904      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            717281                       # Class of committed instruction
system.cpu.commit.refs                         112584                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      408267                       # Number of Instructions Simulated
system.cpu.committedOps                        717281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.910590                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.910590                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           23                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 75802                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 913917                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    45070                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    224978                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2786                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 19656                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77929                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       45914                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       72183                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     62520                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        301878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   364                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         531958                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    5572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.194164                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              63628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              51430                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.430902                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             368292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.563762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.764445                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   100444     27.27%     27.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21306      5.79%     33.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    22087      6.00%     39.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    19087      5.18%     44.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   205368     55.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               368292                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      8578                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4147                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     39010800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     39010400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     39010400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     39010400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     39010400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     39010800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     13320000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     13320000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        20000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       162000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       164400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       162400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       162400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12427600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12436800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      311187600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2896                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    60047                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.130693                       # Inst execution rate
system.cpu.iew.exec_refs                       123839                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      45914                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   42193                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 85722                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                72                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55955                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              888297                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 77925                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2265                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                792115                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2786                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    15                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7991                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        17475                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        11619                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1455                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1441                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1443513                       # num instructions consuming a value
system.cpu.iew.wb_count                        791670                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.435182                       # average fanout of values written-back
system.cpu.iew.wb_producers                    628191                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.129496                       # insts written-back per cycle
system.cpu.iew.wb_sent                         791803                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1520842                       # number of integer regfile reads
system.cpu.int_regfile_writes                  811572                       # number of integer regfile writes
system.cpu.ipc                               1.098189                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.098189                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16411      2.07%      2.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                585158     73.66%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 66593      8.38%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 165      0.02%     84.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1110      0.14%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   96      0.01%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   88      0.01%     84.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 279      0.04%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.01%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                77600      9.77%     94.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               45049      5.67%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             824      0.10%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            912      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 794379                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5180                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               10377                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5118                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5913                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 772788                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1947592                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       786552                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1053426                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     888276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    794379                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          171017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               918                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       378718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        368292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.156927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.448921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               63329     17.20%     17.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72894     19.79%     36.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               74068     20.11%     57.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               58655     15.93%     73.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               99346     26.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          368292                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.136783                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       62520                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             19179                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13752                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                85722                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55955                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  242986                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           371764                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   48387                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1059760                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  22771                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    55427                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2801014                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 904561                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1331470                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    231273                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    113                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2786                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 30130                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   271715                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9286                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1808250                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            289                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     55822                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1094696                       # The number of ROB reads
system.cpu.rob.rob_writes                     1820488                       # The number of ROB writes
system.cpu.timesIdled                              30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           92                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            185                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           47                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            99                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 52                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                52                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      52    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  52                       # Request fanout histogram
system.membus.reqLayer2.occupancy               44400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             110700                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  92                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            20                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               125                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             93                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     277                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                53                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                146                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041096                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.199195                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      140     95.89%     95.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      4.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  146                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                88396                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               61200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       148705600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        62455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            62455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        62455                       # number of overall hits
system.cpu.icache.overall_hits::total           62455                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total            65                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3038000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        62520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        62520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        62520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        62520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46738.461538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46738.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46738.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46738.461538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2599600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2599600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2599600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2599600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000832                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000832                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000832                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000832                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49992.307692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49992.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49992.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49992.307692                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        62455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           62455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        62520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        62520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46738.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46738.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2599600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2599600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49992.307692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49992.307692                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.274510                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            125091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           125091                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       114191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           114191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       114191                       # number of overall hits
system.cpu.dcache.overall_hits::total          114191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total            82                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2734400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2734400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2734400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2734400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       114273                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       114273                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       114273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       114273                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000718                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33346.341463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33346.341463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33346.341463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33346.341463                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.dcache.writebacks::total                17                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           44                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           44                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           38                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           38                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1282800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1282800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1282800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1310796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000359                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33757.894737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33757.894737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33757.894737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31970.634146                       # average overall mshr miss latency
system.cpu.dcache.replacements                     41                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           82                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            82                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2734400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2734400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33346.341463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33346.341463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           38                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1282800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1282800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33757.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33757.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        44337                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44337                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             95.219512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.933157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   209.066843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.795833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.204167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          815                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            228587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           228587                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  40                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 40                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            38                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                53                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           38                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           15                       # number of overall misses
system.l2cache.overall_misses::total               53                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2420800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1043600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3464400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2420800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1043600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3464400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           52                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           38                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              93                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           52                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           38                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             93                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.730769                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.394737                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.569892                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.730769                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.394737                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.569892                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 63705.263158                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69573.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65366.037736                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 63705.263158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69573.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65366.037736                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2124800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       923600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3048400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2124800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       923600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3048400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.730769                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.394737                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.569892                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.730769                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.394737                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.569892                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 55915.789474                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61573.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57516.981132                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 55915.789474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61573.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57516.981132                       # average overall mshr miss latency
system.l2cache.replacements                        53                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           17                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           17                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           40                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           53                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2420800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1043600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3464400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           93                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.730769                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.394737                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.569892                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 63705.263158                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69573.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65366.037736                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           53                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2124800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       923600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3048400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.730769                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.394737                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.569892                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 55915.789474                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61573.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57516.981132                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    237                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   53                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.471698                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.008602                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1067.211005                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1833.540052                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1045.240341                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          110                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009768                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260550                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447642                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.255186                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026855                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1157                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2939                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1138                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2740                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.282471                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.717529                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1533                       # Number of tag accesses
system.l2cache.tags.data_accesses                1533                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    148705600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           15924081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6455708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               22379789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      15924081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          15924081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1291142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1291142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1291142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          15924081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6455708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              23670931                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1364057200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2902836                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  5112639                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.95                       # Real time elapsed on the host
host_tick_rate                               81908053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2764035                       # Number of instructions simulated
sim_ops                                       4868526                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000078                       # Number of seconds simulated
sim_ticks                                    77998400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35772                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1930                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             35722                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              15638                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35772                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            20134                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41271                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2630                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1607                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    186108                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   109170                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1956                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33258                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50077                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           37950                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               162697                       # Number of instructions committed
system.cpu.commit.committedOps                 314150                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       160564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.956541                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.661952                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        49933     31.10%     31.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25509     15.89%     46.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16802     10.46%     57.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        18243     11.36%     68.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50077     31.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       160564                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      12093                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2393                       # Number of function calls committed.
system.cpu.commit.int_insts                    305047                       # Number of committed integer instructions.
system.cpu.commit.loads                         38927                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1320      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           239224     76.15%     76.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1503      0.48%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.07%     77.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            524      0.17%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.07%     77.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.03%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1743      0.55%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1824      0.58%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3692      1.18%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           108      0.03%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37068     11.80%     91.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          23914      7.61%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1859      0.59%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          812      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            314150                       # Class of committed instruction
system.cpu.commit.refs                          63653                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      162697                       # Number of Instructions Simulated
system.cpu.committedOps                        314150                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.198522                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.198522                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           45                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          104                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          188                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 23156                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 366422                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    44372                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     99522                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1978                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2585                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       42312                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            93                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       26454                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       41271                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28911                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        123673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   490                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         193283                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           168                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3956                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.211650                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              45759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              18268                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.991215                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             171613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.196349                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.885692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    65111     37.94%     37.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11392      6.64%     44.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4647      2.71%     47.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5616      3.27%     50.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    84847     49.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               171613                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     19902                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10723                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     17233200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     17233600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     17233600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     17233600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     17233600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     17233200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       352800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       353200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        86800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        86800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        86800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        86800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       743600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       796800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7004400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6991200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6994400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6992000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      135568000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2503                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    35174                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.731769                       # Inst execution rate
system.cpu.iew.exec_refs                        68692                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26386                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13696                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 44162                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                204                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                38                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27973                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              352076                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 42306                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3264                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                337688                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   338                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1978                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   395                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3244                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5237                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3247                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2301                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            202                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    379927                       # num instructions consuming a value
system.cpu.iew.wb_count                        336285                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622046                       # average fanout of values written-back
system.cpu.iew.wb_producers                    236332                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.724574                       # insts written-back per cycle
system.cpu.iew.wb_sent                         336847                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   502435                       # number of integer regfile reads
system.cpu.int_regfile_writes                  264989                       # number of integer regfile writes
system.cpu.ipc                               0.834361                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.834361                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2032      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                258501     75.82%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1504      0.44%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   261      0.08%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 632      0.19%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.07%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  131      0.04%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1889      0.55%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1899      0.56%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3719      1.09%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                192      0.06%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40926     12.00%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               25911      7.60%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2177      0.64%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            940      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 340950                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   13030                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               26100                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        12809                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              14891                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 325888                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             828879                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       323476                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            375146                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     351759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    340950                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 317                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           37935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1464                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        171613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.986738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.604475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               52262     30.45%     30.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19368     11.29%     41.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24260     14.14%     55.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29830     17.38%     73.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45893     26.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          171613                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.748497                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       28940                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            60                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1134                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              398                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                44162                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27973                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  141699                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           194996                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   16012                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                362286                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    823                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    45849                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    371                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    47                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                918107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 362394                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              411487                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    100354                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3288                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1978                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5077                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    49219                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             21453                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           540912                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4019                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       462587                       # The number of ROB reads
system.cpu.rob.rob_writes                      715372                       # The number of ROB writes
system.cpu.timesIdled                             517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           52                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2346                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               52                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              418                       # Transaction distribution
system.membus.trans_dist::ReadExReq                64                       # Transaction distribution
system.membus.trans_dist::ReadExResp               64                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           410                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 474                       # Request fanout histogram
system.membus.reqLayer2.occupancy              408832                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1022768                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1097                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           141                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1518                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 76                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                76                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1097                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2448                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1071                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3519                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        52224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    82432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               486                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1659                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033755                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.180653                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1603     96.62%     96.62% # Request fanout histogram
system.l2bus.snoop_fanout::1                       56      3.38%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1659                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              428799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1042762                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              979599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        77998400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        27975                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            27975                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        27975                       # number of overall hits
system.cpu.icache.overall_hits::total           27975                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          936                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          936                       # number of overall misses
system.cpu.icache.overall_misses::total           936                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28686000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28686000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28686000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28686000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30647.435897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30647.435897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30647.435897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30647.435897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23228000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23228000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.028225                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028225                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.028225                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028225                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28465.686275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28465.686275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28465.686275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28465.686275                       # average overall mshr miss latency
system.cpu.icache.replacements                    816                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        27975                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           27975                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          936                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           936                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28686000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28686000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30647.435897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30647.435897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23228000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.028225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28465.686275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28465.686275                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              108635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1072                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.338619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             58638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            58638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        63257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            63257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        63257                       # number of overall hits
system.cpu.dcache.overall_hits::total           63257                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          545                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            545                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          545                       # number of overall misses
system.cpu.dcache.overall_misses::total           545                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22738000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22738000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22738000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22738000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        63802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        63802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        63802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        63802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008542                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008542                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41721.100917                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41721.100917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41721.100917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41721.100917                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.dcache.writebacks::total               115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13769600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13769600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13769600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2246362                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16015962                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42895.950156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42895.950156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42895.950156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62398.944444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44862.638655                       # average overall mshr miss latency
system.cpu.dcache.replacements                    357                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        38539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           38539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18277600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18277600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38971.428571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38971.428571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38130.081301                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38130.081301                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        24718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4460400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4460400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        24794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58689.473684                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58689.473684                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4389600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4389600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003025                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        58528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        58528                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           36                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2246362                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2246362                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62398.944444                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 62398.944444                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              276164                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            199.973932                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   831.574202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   192.425798                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.812084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.187916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          585                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.151367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            127961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           127961                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             558                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             136                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 699                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            558                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            136                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                699                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           258                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           185                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               474                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          258                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          185                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           31                       # number of overall misses
system.l2cache.overall_misses::total              474                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17554800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12220800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2185968                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31961568                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17554800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12220800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2185968                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31961568                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          816                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          321                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1173                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          816                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          321                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1173                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.316176                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.576324                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.861111                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.404092                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.316176                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.576324                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.861111                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.404092                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68041.860465                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66058.378378                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70515.096774                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67429.468354                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68041.860465                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66058.378378                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70515.096774                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67429.468354                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          258                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          185                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          185                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15490800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10740800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1937968                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     28169568                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15490800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10740800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1937968                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     28169568                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.316176                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.576324                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.861111                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.404092                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.316176                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.576324                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.861111                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.404092                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60041.860465                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58058.378378                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62515.096774                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59429.468354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60041.860465                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58058.378378                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62515.096774                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59429.468354                       # average overall mshr miss latency
system.l2cache.replacements                       486                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          115                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          115                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          115                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          115                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           12                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               12                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           64                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             64                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      4204400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      4204400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           76                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           76                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.842105                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.842105                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65693.750000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65693.750000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           64                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           64                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3692400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3692400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.842105                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57693.750000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57693.750000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          558                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          124                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          687                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          258                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          410                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17554800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8016400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2185968                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27757168                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          816                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          245                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1097                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.316176                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.493878                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.861111                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.373747                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68041.860465                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66251.239669                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70515.096774                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67700.409756                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          258                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          410                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15490800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7048400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1937968                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24477168                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.316176                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.493878                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.861111                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.373747                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60041.860465                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58251.239669                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62515.096774                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59700.409756                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15284                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4582                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.335661                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.362746                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1130.481817                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1823.602586                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   991.800882                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   106.751969                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010587                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275997                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445215                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242139                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026062                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1005                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3091                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2452                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.245361                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.754639                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                19254                       # Number of tag accesses
system.l2cache.tags.data_accesses               19254                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     77998400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              185                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  474                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          211696650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          151797986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     25436419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              388931055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     211696650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         211696650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        21333771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              21333771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        21333771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         211696650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         151797986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     25436419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             410264826                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
