# Lab_5_Register_Files
Register File implemented using Verilog.

Dependencies:
This project was created using Xilinx ISE Project Navigator Version: 14.7.
