/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire [3:0] _12_;
  wire [9:0] _13_;
  wire [2:0] _14_;
  wire [13:0] _15_;
  wire [14:0] _16_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[60] | in_data[75];
  assign celloutsig_0_33z = celloutsig_0_1z | celloutsig_0_16z;
  assign celloutsig_0_34z = celloutsig_0_6z | celloutsig_0_29z;
  assign celloutsig_0_16z = celloutsig_0_1z | in_data[0];
  assign celloutsig_0_40z = _01_ | celloutsig_0_16z;
  assign celloutsig_0_48z = celloutsig_0_34z | _03_;
  assign celloutsig_0_5z = in_data[30] | celloutsig_0_16z;
  assign celloutsig_0_63z = celloutsig_0_12z | celloutsig_0_48z;
  assign celloutsig_0_6z = celloutsig_0_16z | in_data[69];
  assign celloutsig_0_75z = celloutsig_0_63z | celloutsig_0_28z;
  assign celloutsig_0_7z = celloutsig_0_1z | celloutsig_0_6z;
  assign celloutsig_0_76z = celloutsig_0_26z | celloutsig_0_40z;
  assign celloutsig_1_0z = in_data[175] | in_data[163];
  assign celloutsig_1_2z = in_data[122] | celloutsig_1_0z;
  assign celloutsig_1_3z = in_data[142] | celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_0z | celloutsig_1_2z;
  assign celloutsig_1_5z = celloutsig_1_4z | celloutsig_1_3z;
  assign celloutsig_1_6z = in_data[189] | celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_2z | celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_2z | celloutsig_1_5z;
  assign celloutsig_0_11z = celloutsig_0_1z | _07_;
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[25];
  assign celloutsig_0_12z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_0_13z = _05_ | celloutsig_0_12z;
  assign celloutsig_0_14z = celloutsig_0_16z | celloutsig_0_13z;
  assign celloutsig_0_15z = celloutsig_0_1z | _08_;
  assign celloutsig_0_20z = celloutsig_0_13z | celloutsig_0_6z;
  assign celloutsig_0_22z = celloutsig_0_12z | celloutsig_0_1z;
  assign celloutsig_0_23z = celloutsig_0_15z | celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_14z | _10_;
  assign celloutsig_0_26z = celloutsig_0_16z | _11_;
  assign celloutsig_0_27z = celloutsig_0_23z | celloutsig_0_5z;
  assign celloutsig_0_28z = celloutsig_0_16z | celloutsig_0_20z;
  assign celloutsig_0_29z = celloutsig_0_1z | in_data[92];
  reg [9:0] _51_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _51_ <= 10'h000;
    else _51_ <= { celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_15z };
  assign { _13_[9:5], _03_, _13_[3:0] } = _51_;
  reg [2:0] _52_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _52_ <= 3'h0;
    else _52_ <= { _09_, celloutsig_0_1z, celloutsig_0_6z };
  assign { _08_, _14_[1:0] } = _52_;
  reg [13:0] _53_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _53_ <= 14'h0000;
    else _53_ <= { _07_, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z };
  assign { _15_[13], _11_, _15_[11:10], _02_, _04_, _15_[7], _10_, _15_[5:0] } = _53_;
  reg [3:0] _54_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _54_ <= 4'h0;
    else _54_ <= in_data[14:11];
  assign { _07_, _05_, _09_, _12_[0] } = _54_;
  reg [14:0] _55_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _55_ <= 15'h0000;
    else _55_ <= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z };
  assign { _06_, _16_[13:6], _01_, _16_[4:1], _00_ } = _55_;
  assign _12_[3:1] = { _07_, _05_, _09_ };
  assign _13_[4] = _03_;
  assign _14_[2] = _08_;
  assign { _15_[12], _15_[9:8], _15_[6] } = { _11_, _02_, _04_, _10_ };
  assign { _16_[14], _16_[5], _16_[0] } = { _06_, _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
