#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001902bcded20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001902bdd8080_0 .net "PC", 31 0, v000001902bd1bcf0_0;  1 drivers
v000001902bdd7cc0_0 .var "clk", 0 0;
v000001902bdd8760_0 .net "clkout", 0 0, L_000001902bdd9b70;  1 drivers
v000001902bdd7d60_0 .net "cycles_consumed", 31 0, v000001902bdd7040_0;  1 drivers
v000001902bdd7b80_0 .var "rst", 0 0;
S_000001902bc85c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001902bcded20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001902bcf5010 .param/l "RType" 0 4 2, C4<000000>;
P_000001902bcf5048 .param/l "add" 0 4 5, C4<100000>;
P_000001902bcf5080 .param/l "addi" 0 4 8, C4<001000>;
P_000001902bcf50b8 .param/l "addu" 0 4 5, C4<100001>;
P_000001902bcf50f0 .param/l "and_" 0 4 5, C4<100100>;
P_000001902bcf5128 .param/l "andi" 0 4 8, C4<001100>;
P_000001902bcf5160 .param/l "beq" 0 4 10, C4<000100>;
P_000001902bcf5198 .param/l "bne" 0 4 10, C4<000101>;
P_000001902bcf51d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001902bcf5208 .param/l "j" 0 4 12, C4<000010>;
P_000001902bcf5240 .param/l "jal" 0 4 12, C4<000011>;
P_000001902bcf5278 .param/l "jr" 0 4 6, C4<001000>;
P_000001902bcf52b0 .param/l "lw" 0 4 8, C4<100011>;
P_000001902bcf52e8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001902bcf5320 .param/l "or_" 0 4 5, C4<100101>;
P_000001902bcf5358 .param/l "ori" 0 4 8, C4<001101>;
P_000001902bcf5390 .param/l "sgt" 0 4 6, C4<101011>;
P_000001902bcf53c8 .param/l "sll" 0 4 6, C4<000000>;
P_000001902bcf5400 .param/l "slt" 0 4 5, C4<101010>;
P_000001902bcf5438 .param/l "slti" 0 4 8, C4<101010>;
P_000001902bcf5470 .param/l "srl" 0 4 6, C4<000010>;
P_000001902bcf54a8 .param/l "sub" 0 4 5, C4<100010>;
P_000001902bcf54e0 .param/l "subu" 0 4 5, C4<100011>;
P_000001902bcf5518 .param/l "sw" 0 4 8, C4<101011>;
P_000001902bcf5550 .param/l "xor_" 0 4 5, C4<100110>;
P_000001902bcf5588 .param/l "xori" 0 4 8, C4<001110>;
L_000001902bdd99b0 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd9630 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd8e50 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd8f30 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd9080 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd8ec0 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd9940 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd8fa0 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd9b70 .functor OR 1, v000001902bdd7cc0_0, v000001902bce68f0_0, C4<0>, C4<0>;
L_000001902bdd8d00 .functor OR 1, L_000001902be22b10, L_000001902be22610, C4<0>, C4<0>;
L_000001902bdd90f0 .functor AND 1, L_000001902be22cf0, L_000001902be226b0, C4<1>, C4<1>;
L_000001902bdd8d70 .functor NOT 1, v000001902bdd7b80_0, C4<0>, C4<0>, C4<0>;
L_000001902bdd9160 .functor OR 1, L_000001902be22070, L_000001902be22ed0, C4<0>, C4<0>;
L_000001902bdd97f0 .functor OR 1, L_000001902bdd9160, L_000001902be22390, C4<0>, C4<0>;
L_000001902bdd9a20 .functor OR 1, L_000001902be21e90, L_000001902be34770, C4<0>, C4<0>;
L_000001902bdd95c0 .functor AND 1, L_000001902be21df0, L_000001902bdd9a20, C4<1>, C4<1>;
L_000001902bdd8de0 .functor OR 1, L_000001902be341d0, L_000001902be33eb0, C4<0>, C4<0>;
L_000001902bdd91d0 .functor AND 1, L_000001902be35990, L_000001902bdd8de0, C4<1>, C4<1>;
L_000001902bdd9240 .functor NOT 1, L_000001902bdd9b70, C4<0>, C4<0>, C4<0>;
v000001902bd1ac10_0 .net "ALUOp", 3 0, v000001902bce74d0_0;  1 drivers
v000001902bd1a3f0_0 .net "ALUResult", 31 0, v000001902bd1a490_0;  1 drivers
v000001902bd1bd90_0 .net "ALUSrc", 0 0, v000001902bce7610_0;  1 drivers
v000001902bdd58f0_0 .net "ALUin2", 31 0, L_000001902be357b0;  1 drivers
v000001902bdd5d50_0 .net "MemReadEn", 0 0, v000001902bce6530_0;  1 drivers
v000001902bdd5c10_0 .net "MemWriteEn", 0 0, v000001902bce5f90_0;  1 drivers
v000001902bdd62f0_0 .net "MemtoReg", 0 0, v000001902bce79d0_0;  1 drivers
v000001902bdd6b10_0 .net "PC", 31 0, v000001902bd1bcf0_0;  alias, 1 drivers
v000001902bdd4c70_0 .net "PCPlus1", 31 0, L_000001902be23470;  1 drivers
v000001902bdd67f0_0 .net "PCsrc", 0 0, v000001902bd1afd0_0;  1 drivers
v000001902bdd4e50_0 .net "RegDst", 0 0, v000001902bce7070_0;  1 drivers
v000001902bdd4d10_0 .net "RegWriteEn", 0 0, v000001902bce76b0_0;  1 drivers
v000001902bdd5f30_0 .net "WriteRegister", 4 0, L_000001902be22d90;  1 drivers
v000001902bdd5670_0 .net *"_ivl_0", 0 0, L_000001902bdd99b0;  1 drivers
L_000001902bdd9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001902bdd5710_0 .net/2u *"_ivl_10", 4 0, L_000001902bdd9ca0;  1 drivers
L_000001902bdda090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd57b0_0 .net *"_ivl_101", 15 0, L_000001902bdda090;  1 drivers
v000001902bdd5850_0 .net *"_ivl_102", 31 0, L_000001902be23650;  1 drivers
L_000001902bdda0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd5350_0 .net *"_ivl_105", 25 0, L_000001902bdda0d8;  1 drivers
L_000001902bdda120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd5990_0 .net/2u *"_ivl_106", 31 0, L_000001902bdda120;  1 drivers
v000001902bdd5170_0 .net *"_ivl_108", 0 0, L_000001902be22cf0;  1 drivers
L_000001902bdda168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001902bdd5490_0 .net/2u *"_ivl_110", 5 0, L_000001902bdda168;  1 drivers
v000001902bdd6610_0 .net *"_ivl_112", 0 0, L_000001902be226b0;  1 drivers
v000001902bdd5e90_0 .net *"_ivl_115", 0 0, L_000001902bdd90f0;  1 drivers
v000001902bdd5fd0_0 .net *"_ivl_116", 47 0, L_000001902be21cb0;  1 drivers
L_000001902bdda1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd5df0_0 .net *"_ivl_119", 15 0, L_000001902bdda1b0;  1 drivers
L_000001902bdd9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001902bdd5cb0_0 .net/2u *"_ivl_12", 5 0, L_000001902bdd9ce8;  1 drivers
v000001902bdd53f0_0 .net *"_ivl_120", 47 0, L_000001902be22e30;  1 drivers
L_000001902bdda1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd5a30_0 .net *"_ivl_123", 15 0, L_000001902bdda1f8;  1 drivers
v000001902bdd4ef0_0 .net *"_ivl_125", 0 0, L_000001902be21f30;  1 drivers
v000001902bdd4db0_0 .net *"_ivl_126", 31 0, L_000001902be22250;  1 drivers
v000001902bdd69d0_0 .net *"_ivl_128", 47 0, L_000001902be229d0;  1 drivers
v000001902bdd6750_0 .net *"_ivl_130", 47 0, L_000001902be23290;  1 drivers
v000001902bdd66b0_0 .net *"_ivl_132", 47 0, L_000001902be21fd0;  1 drivers
v000001902bdd6250_0 .net *"_ivl_134", 47 0, L_000001902be236f0;  1 drivers
v000001902bdd5b70_0 .net *"_ivl_14", 0 0, L_000001902bdd8120;  1 drivers
v000001902bdd4f90_0 .net *"_ivl_140", 0 0, L_000001902bdd8d70;  1 drivers
L_000001902bdda288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd6110_0 .net/2u *"_ivl_142", 31 0, L_000001902bdda288;  1 drivers
L_000001902bdda360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001902bdd64d0_0 .net/2u *"_ivl_146", 5 0, L_000001902bdda360;  1 drivers
v000001902bdd5030_0 .net *"_ivl_148", 0 0, L_000001902be22070;  1 drivers
L_000001902bdda3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001902bdd5530_0 .net/2u *"_ivl_150", 5 0, L_000001902bdda3a8;  1 drivers
v000001902bdd52b0_0 .net *"_ivl_152", 0 0, L_000001902be22ed0;  1 drivers
v000001902bdd50d0_0 .net *"_ivl_155", 0 0, L_000001902bdd9160;  1 drivers
L_000001902bdda3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001902bdd6a70_0 .net/2u *"_ivl_156", 5 0, L_000001902bdda3f0;  1 drivers
v000001902bdd6890_0 .net *"_ivl_158", 0 0, L_000001902be22390;  1 drivers
L_000001902bdd9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001902bdd5210_0 .net/2u *"_ivl_16", 4 0, L_000001902bdd9d30;  1 drivers
v000001902bdd6070_0 .net *"_ivl_161", 0 0, L_000001902bdd97f0;  1 drivers
L_000001902bdda438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd55d0_0 .net/2u *"_ivl_162", 15 0, L_000001902bdda438;  1 drivers
v000001902bdd61b0_0 .net *"_ivl_164", 31 0, L_000001902be23970;  1 drivers
v000001902bdd5ad0_0 .net *"_ivl_167", 0 0, L_000001902be21d50;  1 drivers
v000001902bdd6390_0 .net *"_ivl_168", 15 0, L_000001902be22930;  1 drivers
v000001902bdd6570_0 .net *"_ivl_170", 31 0, L_000001902be23010;  1 drivers
v000001902bdd6430_0 .net *"_ivl_174", 31 0, L_000001902be230b0;  1 drivers
L_000001902bdda480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bdd6930_0 .net *"_ivl_177", 25 0, L_000001902bdda480;  1 drivers
L_000001902bdda4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1df80_0 .net/2u *"_ivl_178", 31 0, L_000001902bdda4c8;  1 drivers
v000001902bd1c400_0 .net *"_ivl_180", 0 0, L_000001902be21df0;  1 drivers
L_000001902bdda510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1cf40_0 .net/2u *"_ivl_182", 5 0, L_000001902bdda510;  1 drivers
v000001902bd1c4a0_0 .net *"_ivl_184", 0 0, L_000001902be21e90;  1 drivers
L_000001902bdda558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001902bd1c7c0_0 .net/2u *"_ivl_186", 5 0, L_000001902bdda558;  1 drivers
v000001902bd1d6c0_0 .net *"_ivl_188", 0 0, L_000001902be34770;  1 drivers
v000001902bd1d800_0 .net *"_ivl_19", 4 0, L_000001902bdd81c0;  1 drivers
v000001902bd1d9e0_0 .net *"_ivl_191", 0 0, L_000001902bdd9a20;  1 drivers
v000001902bd1c720_0 .net *"_ivl_193", 0 0, L_000001902bdd95c0;  1 drivers
L_000001902bdda5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001902bd1c680_0 .net/2u *"_ivl_194", 5 0, L_000001902bdda5a0;  1 drivers
v000001902bd1c540_0 .net *"_ivl_196", 0 0, L_000001902be34310;  1 drivers
L_000001902bdda5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001902bd1c860_0 .net/2u *"_ivl_198", 31 0, L_000001902bdda5e8;  1 drivers
L_000001902bdd9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1d440_0 .net/2u *"_ivl_2", 5 0, L_000001902bdd9c58;  1 drivers
v000001902bd1cb80_0 .net *"_ivl_20", 4 0, L_000001902bdd83a0;  1 drivers
v000001902bd1da80_0 .net *"_ivl_200", 31 0, L_000001902be34b30;  1 drivers
v000001902bd1d8a0_0 .net *"_ivl_204", 31 0, L_000001902be35b70;  1 drivers
L_000001902bdda630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1d580_0 .net *"_ivl_207", 25 0, L_000001902bdda630;  1 drivers
L_000001902bdda678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1de40_0 .net/2u *"_ivl_208", 31 0, L_000001902bdda678;  1 drivers
v000001902bd1d3a0_0 .net *"_ivl_210", 0 0, L_000001902be35990;  1 drivers
L_000001902bdda6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1d1c0_0 .net/2u *"_ivl_212", 5 0, L_000001902bdda6c0;  1 drivers
v000001902bd1ca40_0 .net *"_ivl_214", 0 0, L_000001902be341d0;  1 drivers
L_000001902bdda708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001902bd1cc20_0 .net/2u *"_ivl_216", 5 0, L_000001902bdda708;  1 drivers
v000001902bd1d260_0 .net *"_ivl_218", 0 0, L_000001902be33eb0;  1 drivers
v000001902bd1cd60_0 .net *"_ivl_221", 0 0, L_000001902bdd8de0;  1 drivers
v000001902bd1dda0_0 .net *"_ivl_223", 0 0, L_000001902bdd91d0;  1 drivers
L_000001902bdda750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001902bd1cae0_0 .net/2u *"_ivl_224", 5 0, L_000001902bdda750;  1 drivers
v000001902bd1c5e0_0 .net *"_ivl_226", 0 0, L_000001902be34270;  1 drivers
v000001902bd1d300_0 .net *"_ivl_228", 31 0, L_000001902be35490;  1 drivers
v000001902bd1c900_0 .net *"_ivl_24", 0 0, L_000001902bdd8e50;  1 drivers
L_000001902bdd9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001902bd1c9a0_0 .net/2u *"_ivl_26", 4 0, L_000001902bdd9d78;  1 drivers
v000001902bd1d080_0 .net *"_ivl_29", 4 0, L_000001902bdd8b20;  1 drivers
v000001902bd1d620_0 .net *"_ivl_32", 0 0, L_000001902bdd8f30;  1 drivers
L_000001902bdd9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001902bd1ccc0_0 .net/2u *"_ivl_34", 4 0, L_000001902bdd9dc0;  1 drivers
v000001902bd1ce00_0 .net *"_ivl_37", 4 0, L_000001902bdd7c20;  1 drivers
v000001902bd1d760_0 .net *"_ivl_40", 0 0, L_000001902bdd9080;  1 drivers
L_000001902bdd9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1d940_0 .net/2u *"_ivl_42", 15 0, L_000001902bdd9e08;  1 drivers
v000001902bd1db20_0 .net *"_ivl_45", 15 0, L_000001902be22750;  1 drivers
v000001902bd1dd00_0 .net *"_ivl_48", 0 0, L_000001902bdd8ec0;  1 drivers
v000001902bd1cea0_0 .net *"_ivl_5", 5 0, L_000001902bdd8a80;  1 drivers
L_000001902bdd9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1cfe0_0 .net/2u *"_ivl_50", 36 0, L_000001902bdd9e50;  1 drivers
L_000001902bdd9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1d4e0_0 .net/2u *"_ivl_52", 31 0, L_000001902bdd9e98;  1 drivers
v000001902bd1d120_0 .net *"_ivl_55", 4 0, L_000001902be23150;  1 drivers
v000001902bd1dbc0_0 .net *"_ivl_56", 36 0, L_000001902be23510;  1 drivers
v000001902bd1dc60_0 .net *"_ivl_58", 36 0, L_000001902be22110;  1 drivers
v000001902bd1dee0_0 .net *"_ivl_62", 0 0, L_000001902bdd9940;  1 drivers
L_000001902bdd9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1e020_0 .net/2u *"_ivl_64", 5 0, L_000001902bdd9ee0;  1 drivers
v000001902bd1e0c0_0 .net *"_ivl_67", 5 0, L_000001902be22c50;  1 drivers
v000001902bd1e160_0 .net *"_ivl_70", 0 0, L_000001902bdd8fa0;  1 drivers
L_000001902bdd9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1e200_0 .net/2u *"_ivl_72", 57 0, L_000001902bdd9f28;  1 drivers
L_000001902bdd9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1c360_0 .net/2u *"_ivl_74", 31 0, L_000001902bdd9f70;  1 drivers
v000001902bdd6f00_0 .net *"_ivl_77", 25 0, L_000001902be222f0;  1 drivers
v000001902bdd7ea0_0 .net *"_ivl_78", 57 0, L_000001902be22a70;  1 drivers
v000001902bdd7e00_0 .net *"_ivl_8", 0 0, L_000001902bdd9630;  1 drivers
v000001902bdd7540_0 .net *"_ivl_80", 57 0, L_000001902be23330;  1 drivers
L_000001902bdd9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001902bdd75e0_0 .net/2u *"_ivl_84", 31 0, L_000001902bdd9fb8;  1 drivers
L_000001902bdda000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001902bdd7680_0 .net/2u *"_ivl_88", 5 0, L_000001902bdda000;  1 drivers
v000001902bdd7720_0 .net *"_ivl_90", 0 0, L_000001902be22b10;  1 drivers
L_000001902bdda048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001902bdd86c0_0 .net/2u *"_ivl_92", 5 0, L_000001902bdda048;  1 drivers
v000001902bdd6fa0_0 .net *"_ivl_94", 0 0, L_000001902be22610;  1 drivers
v000001902bdd7860_0 .net *"_ivl_97", 0 0, L_000001902bdd8d00;  1 drivers
v000001902bdd8580_0 .net *"_ivl_98", 47 0, L_000001902be235b0;  1 drivers
v000001902bdd7360_0 .net "adderResult", 31 0, L_000001902be23ab0;  1 drivers
v000001902bdd84e0_0 .net "address", 31 0, L_000001902be221b0;  1 drivers
v000001902bdd6c80_0 .net "clk", 0 0, L_000001902bdd9b70;  alias, 1 drivers
v000001902bdd7040_0 .var "cycles_consumed", 31 0;
v000001902bdd79a0_0 .net "extImm", 31 0, L_000001902be23a10;  1 drivers
v000001902bdd72c0_0 .net "funct", 5 0, L_000001902be231f0;  1 drivers
v000001902bdd7a40_0 .net "hlt", 0 0, v000001902bce68f0_0;  1 drivers
v000001902bdd77c0_0 .net "imm", 15 0, L_000001902be22430;  1 drivers
v000001902bdd6e60_0 .net "immediate", 31 0, L_000001902be35ad0;  1 drivers
v000001902bdd6d20_0 .net "input_clk", 0 0, v000001902bdd7cc0_0;  1 drivers
v000001902bdd7900_0 .net "instruction", 31 0, L_000001902be23830;  1 drivers
v000001902bdd7f40_0 .net "memoryReadData", 31 0, v000001902bd1a670_0;  1 drivers
v000001902bdd8260_0 .net "nextPC", 31 0, L_000001902be227f0;  1 drivers
v000001902bdd88a0_0 .net "opcode", 5 0, L_000001902bdd74a0;  1 drivers
v000001902bdd6dc0_0 .net "rd", 4 0, L_000001902bdd8440;  1 drivers
v000001902bdd70e0_0 .net "readData1", 31 0, L_000001902bdd9010;  1 drivers
v000001902bdd8300_0 .net "readData1_w", 31 0, L_000001902be33d70;  1 drivers
v000001902bdd8620_0 .net "readData2", 31 0, L_000001902bdd8c90;  1 drivers
v000001902bdd8940_0 .net "rs", 4 0, L_000001902bdd8800;  1 drivers
v000001902bdd7400_0 .net "rst", 0 0, v000001902bdd7b80_0;  1 drivers
v000001902bdd7fe0_0 .net "rt", 4 0, L_000001902be23790;  1 drivers
v000001902bdd7180_0 .net "shamt", 31 0, L_000001902be22570;  1 drivers
v000001902bdd7220_0 .net "wire_instruction", 31 0, L_000001902bdd9a90;  1 drivers
v000001902bdd7ae0_0 .net "writeData", 31 0, L_000001902be33cd0;  1 drivers
v000001902bdd89e0_0 .net "zero", 0 0, L_000001902be34130;  1 drivers
L_000001902bdd8a80 .part L_000001902be23830, 26, 6;
L_000001902bdd74a0 .functor MUXZ 6, L_000001902bdd8a80, L_000001902bdd9c58, L_000001902bdd99b0, C4<>;
L_000001902bdd8120 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdd9ce8;
L_000001902bdd81c0 .part L_000001902be23830, 11, 5;
L_000001902bdd83a0 .functor MUXZ 5, L_000001902bdd81c0, L_000001902bdd9d30, L_000001902bdd8120, C4<>;
L_000001902bdd8440 .functor MUXZ 5, L_000001902bdd83a0, L_000001902bdd9ca0, L_000001902bdd9630, C4<>;
L_000001902bdd8b20 .part L_000001902be23830, 21, 5;
L_000001902bdd8800 .functor MUXZ 5, L_000001902bdd8b20, L_000001902bdd9d78, L_000001902bdd8e50, C4<>;
L_000001902bdd7c20 .part L_000001902be23830, 16, 5;
L_000001902be23790 .functor MUXZ 5, L_000001902bdd7c20, L_000001902bdd9dc0, L_000001902bdd8f30, C4<>;
L_000001902be22750 .part L_000001902be23830, 0, 16;
L_000001902be22430 .functor MUXZ 16, L_000001902be22750, L_000001902bdd9e08, L_000001902bdd9080, C4<>;
L_000001902be23150 .part L_000001902be23830, 6, 5;
L_000001902be23510 .concat [ 5 32 0 0], L_000001902be23150, L_000001902bdd9e98;
L_000001902be22110 .functor MUXZ 37, L_000001902be23510, L_000001902bdd9e50, L_000001902bdd8ec0, C4<>;
L_000001902be22570 .part L_000001902be22110, 0, 32;
L_000001902be22c50 .part L_000001902be23830, 0, 6;
L_000001902be231f0 .functor MUXZ 6, L_000001902be22c50, L_000001902bdd9ee0, L_000001902bdd9940, C4<>;
L_000001902be222f0 .part L_000001902be23830, 0, 26;
L_000001902be22a70 .concat [ 26 32 0 0], L_000001902be222f0, L_000001902bdd9f70;
L_000001902be23330 .functor MUXZ 58, L_000001902be22a70, L_000001902bdd9f28, L_000001902bdd8fa0, C4<>;
L_000001902be221b0 .part L_000001902be23330, 0, 32;
L_000001902be23470 .arith/sum 32, v000001902bd1bcf0_0, L_000001902bdd9fb8;
L_000001902be22b10 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdda000;
L_000001902be22610 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdda048;
L_000001902be235b0 .concat [ 32 16 0 0], L_000001902be221b0, L_000001902bdda090;
L_000001902be23650 .concat [ 6 26 0 0], L_000001902bdd74a0, L_000001902bdda0d8;
L_000001902be22cf0 .cmp/eq 32, L_000001902be23650, L_000001902bdda120;
L_000001902be226b0 .cmp/eq 6, L_000001902be231f0, L_000001902bdda168;
L_000001902be21cb0 .concat [ 32 16 0 0], L_000001902bdd9010, L_000001902bdda1b0;
L_000001902be22e30 .concat [ 32 16 0 0], v000001902bd1bcf0_0, L_000001902bdda1f8;
L_000001902be21f30 .part L_000001902be22430, 15, 1;
LS_000001902be22250_0_0 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_0_4 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_0_8 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_0_12 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_0_16 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_0_20 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_0_24 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_0_28 .concat [ 1 1 1 1], L_000001902be21f30, L_000001902be21f30, L_000001902be21f30, L_000001902be21f30;
LS_000001902be22250_1_0 .concat [ 4 4 4 4], LS_000001902be22250_0_0, LS_000001902be22250_0_4, LS_000001902be22250_0_8, LS_000001902be22250_0_12;
LS_000001902be22250_1_4 .concat [ 4 4 4 4], LS_000001902be22250_0_16, LS_000001902be22250_0_20, LS_000001902be22250_0_24, LS_000001902be22250_0_28;
L_000001902be22250 .concat [ 16 16 0 0], LS_000001902be22250_1_0, LS_000001902be22250_1_4;
L_000001902be229d0 .concat [ 16 32 0 0], L_000001902be22430, L_000001902be22250;
L_000001902be23290 .arith/sum 48, L_000001902be22e30, L_000001902be229d0;
L_000001902be21fd0 .functor MUXZ 48, L_000001902be23290, L_000001902be21cb0, L_000001902bdd90f0, C4<>;
L_000001902be236f0 .functor MUXZ 48, L_000001902be21fd0, L_000001902be235b0, L_000001902bdd8d00, C4<>;
L_000001902be23ab0 .part L_000001902be236f0, 0, 32;
L_000001902be227f0 .functor MUXZ 32, L_000001902be23470, L_000001902be23ab0, v000001902bd1afd0_0, C4<>;
L_000001902be23830 .functor MUXZ 32, L_000001902bdd9a90, L_000001902bdda288, L_000001902bdd8d70, C4<>;
L_000001902be22070 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdda360;
L_000001902be22ed0 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdda3a8;
L_000001902be22390 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdda3f0;
L_000001902be23970 .concat [ 16 16 0 0], L_000001902be22430, L_000001902bdda438;
L_000001902be21d50 .part L_000001902be22430, 15, 1;
LS_000001902be22930_0_0 .concat [ 1 1 1 1], L_000001902be21d50, L_000001902be21d50, L_000001902be21d50, L_000001902be21d50;
LS_000001902be22930_0_4 .concat [ 1 1 1 1], L_000001902be21d50, L_000001902be21d50, L_000001902be21d50, L_000001902be21d50;
LS_000001902be22930_0_8 .concat [ 1 1 1 1], L_000001902be21d50, L_000001902be21d50, L_000001902be21d50, L_000001902be21d50;
LS_000001902be22930_0_12 .concat [ 1 1 1 1], L_000001902be21d50, L_000001902be21d50, L_000001902be21d50, L_000001902be21d50;
L_000001902be22930 .concat [ 4 4 4 4], LS_000001902be22930_0_0, LS_000001902be22930_0_4, LS_000001902be22930_0_8, LS_000001902be22930_0_12;
L_000001902be23010 .concat [ 16 16 0 0], L_000001902be22430, L_000001902be22930;
L_000001902be23a10 .functor MUXZ 32, L_000001902be23010, L_000001902be23970, L_000001902bdd97f0, C4<>;
L_000001902be230b0 .concat [ 6 26 0 0], L_000001902bdd74a0, L_000001902bdda480;
L_000001902be21df0 .cmp/eq 32, L_000001902be230b0, L_000001902bdda4c8;
L_000001902be21e90 .cmp/eq 6, L_000001902be231f0, L_000001902bdda510;
L_000001902be34770 .cmp/eq 6, L_000001902be231f0, L_000001902bdda558;
L_000001902be34310 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdda5a0;
L_000001902be34b30 .functor MUXZ 32, L_000001902be23a10, L_000001902bdda5e8, L_000001902be34310, C4<>;
L_000001902be35ad0 .functor MUXZ 32, L_000001902be34b30, L_000001902be22570, L_000001902bdd95c0, C4<>;
L_000001902be35b70 .concat [ 6 26 0 0], L_000001902bdd74a0, L_000001902bdda630;
L_000001902be35990 .cmp/eq 32, L_000001902be35b70, L_000001902bdda678;
L_000001902be341d0 .cmp/eq 6, L_000001902be231f0, L_000001902bdda6c0;
L_000001902be33eb0 .cmp/eq 6, L_000001902be231f0, L_000001902bdda708;
L_000001902be34270 .cmp/eq 6, L_000001902bdd74a0, L_000001902bdda750;
L_000001902be35490 .functor MUXZ 32, L_000001902bdd9010, v000001902bd1bcf0_0, L_000001902be34270, C4<>;
L_000001902be33d70 .functor MUXZ 32, L_000001902be35490, L_000001902bdd8c90, L_000001902bdd91d0, C4<>;
S_000001902bcf55d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001902bcdaba0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001902bdd9860 .functor NOT 1, v000001902bce7610_0, C4<0>, C4<0>, C4<0>;
v000001902bce7890_0 .net *"_ivl_0", 0 0, L_000001902bdd9860;  1 drivers
v000001902bce6170_0 .net "in1", 31 0, L_000001902bdd8c90;  alias, 1 drivers
v000001902bce6df0_0 .net "in2", 31 0, L_000001902be35ad0;  alias, 1 drivers
v000001902bce6fd0_0 .net "out", 31 0, L_000001902be357b0;  alias, 1 drivers
v000001902bce6850_0 .net "s", 0 0, v000001902bce7610_0;  alias, 1 drivers
L_000001902be357b0 .functor MUXZ 32, L_000001902be35ad0, L_000001902bdd8c90, L_000001902bdd9860, C4<>;
S_000001902bc85db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001902bdd0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001902bdd00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001902bdd0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001902bdd0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001902bdd0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001902bdd01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001902bdd01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001902bdd0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001902bdd0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001902bdd0288 .param/l "j" 0 4 12, C4<000010>;
P_000001902bdd02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001902bdd02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001902bdd0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001902bdd0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001902bdd03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001902bdd03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001902bdd0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001902bdd0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001902bdd0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001902bdd04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001902bdd04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001902bdd0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001902bdd0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001902bdd0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001902bdd05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001902bdd0608 .param/l "xori" 0 4 8, C4<001110>;
v000001902bce74d0_0 .var "ALUOp", 3 0;
v000001902bce7610_0 .var "ALUSrc", 0 0;
v000001902bce6530_0 .var "MemReadEn", 0 0;
v000001902bce5f90_0 .var "MemWriteEn", 0 0;
v000001902bce79d0_0 .var "MemtoReg", 0 0;
v000001902bce7070_0 .var "RegDst", 0 0;
v000001902bce76b0_0 .var "RegWriteEn", 0 0;
v000001902bce7110_0 .net "funct", 5 0, L_000001902be231f0;  alias, 1 drivers
v000001902bce68f0_0 .var "hlt", 0 0;
v000001902bce71b0_0 .net "opcode", 5 0, L_000001902bdd74a0;  alias, 1 drivers
v000001902bce6990_0 .net "rst", 0 0, v000001902bdd7b80_0;  alias, 1 drivers
E_000001902bcda6e0 .event anyedge, v000001902bce6990_0, v000001902bce71b0_0, v000001902bce7110_0;
S_000001902bd969c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001902bcdafa0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001902bdd9a90 .functor BUFZ 32, L_000001902be233d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001902bce6c10_0 .net "Data_Out", 31 0, L_000001902bdd9a90;  alias, 1 drivers
v000001902bce6a30 .array "InstMem", 0 1023, 31 0;
v000001902bce7250_0 .net *"_ivl_0", 31 0, L_000001902be233d0;  1 drivers
v000001902bce6030_0 .net *"_ivl_3", 9 0, L_000001902be22890;  1 drivers
v000001902bce5e50_0 .net *"_ivl_4", 11 0, L_000001902be22f70;  1 drivers
L_000001902bdda240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001902bce72f0_0 .net *"_ivl_7", 1 0, L_000001902bdda240;  1 drivers
v000001902bce7750_0 .net "addr", 31 0, v000001902bd1bcf0_0;  alias, 1 drivers
v000001902bce7390_0 .var/i "i", 31 0;
L_000001902be233d0 .array/port v000001902bce6a30, L_000001902be22f70;
L_000001902be22890 .part v000001902bd1bcf0_0, 0, 10;
L_000001902be22f70 .concat [ 10 2 0 0], L_000001902be22890, L_000001902bdda240;
S_000001902bd96b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001902bdd9010 .functor BUFZ 32, L_000001902be224d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001902bdd8c90 .functor BUFZ 32, L_000001902be23b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001902bce7cf0_0 .net *"_ivl_0", 31 0, L_000001902be224d0;  1 drivers
v000001902bce60d0_0 .net *"_ivl_10", 6 0, L_000001902be238d0;  1 drivers
L_000001902bdda318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001902bcc55d0_0 .net *"_ivl_13", 1 0, L_000001902bdda318;  1 drivers
v000001902bcc58f0_0 .net *"_ivl_2", 6 0, L_000001902be22bb0;  1 drivers
L_000001902bdda2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001902bd1b6b0_0 .net *"_ivl_5", 1 0, L_000001902bdda2d0;  1 drivers
v000001902bd1a850_0 .net *"_ivl_8", 31 0, L_000001902be23b50;  1 drivers
v000001902bd1ba70_0 .net "clk", 0 0, L_000001902bdd9b70;  alias, 1 drivers
v000001902bd1ab70_0 .var/i "i", 31 0;
v000001902bd1b570_0 .net "readData1", 31 0, L_000001902bdd9010;  alias, 1 drivers
v000001902bd1ad50_0 .net "readData2", 31 0, L_000001902bdd8c90;  alias, 1 drivers
v000001902bd1bf70_0 .net "readRegister1", 4 0, L_000001902bdd8800;  alias, 1 drivers
v000001902bd1b610_0 .net "readRegister2", 4 0, L_000001902be23790;  alias, 1 drivers
v000001902bd1acb0 .array "registers", 31 0, 31 0;
v000001902bd1adf0_0 .net "rst", 0 0, v000001902bdd7b80_0;  alias, 1 drivers
v000001902bd1b750_0 .net "we", 0 0, v000001902bce76b0_0;  alias, 1 drivers
v000001902bd1bb10_0 .net "writeData", 31 0, L_000001902be33cd0;  alias, 1 drivers
v000001902bd1ae90_0 .net "writeRegister", 4 0, L_000001902be22d90;  alias, 1 drivers
E_000001902bcdac60/0 .event negedge, v000001902bce6990_0;
E_000001902bcdac60/1 .event posedge, v000001902bd1ba70_0;
E_000001902bcdac60 .event/or E_000001902bcdac60/0, E_000001902bcdac60/1;
L_000001902be224d0 .array/port v000001902bd1acb0, L_000001902be22bb0;
L_000001902be22bb0 .concat [ 5 2 0 0], L_000001902bdd8800, L_000001902bdda2d0;
L_000001902be23b50 .array/port v000001902bd1acb0, L_000001902be238d0;
L_000001902be238d0 .concat [ 5 2 0 0], L_000001902be23790, L_000001902bdda318;
S_000001902bc852e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001902bd96b50;
 .timescale 0 0;
v000001902bce7c50_0 .var/i "i", 31 0;
S_000001902bc85470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001902bcda820 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001902bdd9b00 .functor NOT 1, v000001902bce7070_0, C4<0>, C4<0>, C4<0>;
v000001902bd1b2f0_0 .net *"_ivl_0", 0 0, L_000001902bdd9b00;  1 drivers
v000001902bd1b430_0 .net "in1", 4 0, L_000001902be23790;  alias, 1 drivers
v000001902bd1a8f0_0 .net "in2", 4 0, L_000001902bdd8440;  alias, 1 drivers
v000001902bd1b1b0_0 .net "out", 4 0, L_000001902be22d90;  alias, 1 drivers
v000001902bd1b7f0_0 .net "s", 0 0, v000001902bce7070_0;  alias, 1 drivers
L_000001902be22d90 .functor MUXZ 5, L_000001902bdd8440, L_000001902be23790, L_000001902bdd9b00, C4<>;
S_000001902bc6d530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001902bcda620 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001902bdd92b0 .functor NOT 1, v000001902bce79d0_0, C4<0>, C4<0>, C4<0>;
v000001902bd1af30_0 .net *"_ivl_0", 0 0, L_000001902bdd92b0;  1 drivers
v000001902bd1c010_0 .net "in1", 31 0, v000001902bd1a490_0;  alias, 1 drivers
v000001902bd1b250_0 .net "in2", 31 0, v000001902bd1a670_0;  alias, 1 drivers
v000001902bd1a5d0_0 .net "out", 31 0, L_000001902be33cd0;  alias, 1 drivers
v000001902bd1bed0_0 .net "s", 0 0, v000001902bce79d0_0;  alias, 1 drivers
L_000001902be33cd0 .functor MUXZ 32, v000001902bd1a670_0, v000001902bd1a490_0, L_000001902bdd92b0, C4<>;
S_000001902bc6d6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001902bcb5120 .param/l "ADD" 0 9 12, C4<0000>;
P_000001902bcb5158 .param/l "AND" 0 9 12, C4<0010>;
P_000001902bcb5190 .param/l "NOR" 0 9 12, C4<0101>;
P_000001902bcb51c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001902bcb5200 .param/l "SGT" 0 9 12, C4<0111>;
P_000001902bcb5238 .param/l "SLL" 0 9 12, C4<1000>;
P_000001902bcb5270 .param/l "SLT" 0 9 12, C4<0110>;
P_000001902bcb52a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001902bcb52e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001902bcb5318 .param/l "XOR" 0 9 12, C4<0100>;
P_000001902bcb5350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001902bcb5388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001902bdda798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001902bd1aa30_0 .net/2u *"_ivl_0", 31 0, L_000001902bdda798;  1 drivers
v000001902bd1b9d0_0 .net "opSel", 3 0, v000001902bce74d0_0;  alias, 1 drivers
v000001902bd1b930_0 .net "operand1", 31 0, L_000001902be33d70;  alias, 1 drivers
v000001902bd1b390_0 .net "operand2", 31 0, L_000001902be357b0;  alias, 1 drivers
v000001902bd1a490_0 .var "result", 31 0;
v000001902bd1b4d0_0 .net "zero", 0 0, L_000001902be34130;  alias, 1 drivers
E_000001902bcda660 .event anyedge, v000001902bce74d0_0, v000001902bd1b930_0, v000001902bce6fd0_0;
L_000001902be34130 .cmp/eq 32, v000001902bd1a490_0, L_000001902bdda798;
S_000001902bcb53d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001902bdd0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001902bdd0688 .param/l "add" 0 4 5, C4<100000>;
P_000001902bdd06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001902bdd06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001902bdd0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001902bdd0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001902bdd07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001902bdd07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001902bdd0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001902bdd0848 .param/l "j" 0 4 12, C4<000010>;
P_000001902bdd0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001902bdd08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001902bdd08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001902bdd0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001902bdd0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001902bdd0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001902bdd09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001902bdd0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001902bdd0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001902bdd0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001902bdd0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001902bdd0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001902bdd0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001902bdd0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001902bdd0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001902bdd0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001902bd1afd0_0 .var "PCsrc", 0 0;
v000001902bd1a350_0 .net "funct", 5 0, L_000001902be231f0;  alias, 1 drivers
v000001902bd1b070_0 .net "opcode", 5 0, L_000001902bdd74a0;  alias, 1 drivers
v000001902bd1be30_0 .net "operand1", 31 0, L_000001902bdd9010;  alias, 1 drivers
v000001902bd1a530_0 .net "operand2", 31 0, L_000001902be357b0;  alias, 1 drivers
v000001902bd1a710_0 .net "rst", 0 0, v000001902bdd7b80_0;  alias, 1 drivers
E_000001902bcd70a0/0 .event anyedge, v000001902bce6990_0, v000001902bce71b0_0, v000001902bd1b570_0, v000001902bce6fd0_0;
E_000001902bcd70a0/1 .event anyedge, v000001902bce7110_0;
E_000001902bcd70a0 .event/or E_000001902bcd70a0/0, E_000001902bcd70a0/1;
S_000001902bc9d7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001902bd1c1f0 .array "DataMem", 0 1023, 31 0;
v000001902bd1b110_0 .net "address", 31 0, v000001902bd1a490_0;  alias, 1 drivers
v000001902bd1a7b0_0 .net "clock", 0 0, L_000001902bdd9240;  1 drivers
v000001902bd1b890_0 .net "data", 31 0, L_000001902bdd8c90;  alias, 1 drivers
v000001902bd1bbb0_0 .var/i "i", 31 0;
v000001902bd1a670_0 .var "q", 31 0;
v000001902bd1c0b0_0 .net "rden", 0 0, v000001902bce6530_0;  alias, 1 drivers
v000001902bd1bc50_0 .net "wren", 0 0, v000001902bce5f90_0;  alias, 1 drivers
E_000001902bcd85a0 .event posedge, v000001902bd1a7b0_0;
S_000001902bc9d940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001902bc85c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001902bcda920 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001902bd1c150_0 .net "PCin", 31 0, L_000001902be227f0;  alias, 1 drivers
v000001902bd1bcf0_0 .var "PCout", 31 0;
v000001902bd1a990_0 .net "clk", 0 0, L_000001902bdd9b70;  alias, 1 drivers
v000001902bd1aad0_0 .net "rst", 0 0, v000001902bdd7b80_0;  alias, 1 drivers
    .scope S_000001902bcb53d0;
T_0 ;
    %wait E_000001902bcd70a0;
    %load/vec4 v000001902bd1a710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001902bd1afd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001902bd1b070_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001902bd1be30_0;
    %load/vec4 v000001902bd1a530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001902bd1b070_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001902bd1be30_0;
    %load/vec4 v000001902bd1a530_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001902bd1b070_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001902bd1b070_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001902bd1b070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001902bd1a350_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001902bd1afd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001902bc9d940;
T_1 ;
    %wait E_000001902bcdac60;
    %load/vec4 v000001902bd1aad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001902bd1bcf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001902bd1c150_0;
    %assign/vec4 v000001902bd1bcf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001902bd969c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001902bce7390_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001902bce7390_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001902bce7390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %load/vec4 v000001902bce7390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001902bce7390_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bce6a30, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001902bc85db0;
T_3 ;
    %wait E_000001902bcda6e0;
    %load/vec4 v000001902bce6990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001902bce68f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001902bce5f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001902bce79d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001902bce6530_0, 0;
    %assign/vec4 v000001902bce7070_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001902bce68f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001902bce74d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001902bce7610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001902bce76b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001902bce5f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001902bce79d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001902bce6530_0, 0, 1;
    %store/vec4 v000001902bce7070_0, 0, 1;
    %load/vec4 v000001902bce71b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce68f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %load/vec4 v000001902bce7110_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001902bce7070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce6530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce76b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce79d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce5f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001902bce7610_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001902bce74d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001902bd96b50;
T_4 ;
    %wait E_000001902bcdac60;
    %fork t_1, S_000001902bc852e0;
    %jmp t_0;
    .scope S_000001902bc852e0;
t_1 ;
    %load/vec4 v000001902bd1adf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001902bce7c50_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001902bce7c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001902bce7c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1acb0, 0, 4;
    %load/vec4 v000001902bce7c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001902bce7c50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001902bd1b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001902bd1bb10_0;
    %load/vec4 v000001902bd1ae90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1acb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1acb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001902bd96b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001902bd96b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001902bd1ab70_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001902bd1ab70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001902bd1ab70_0;
    %ix/getv/s 4, v000001902bd1ab70_0;
    %load/vec4a v000001902bd1acb0, 4;
    %ix/getv/s 4, v000001902bd1ab70_0;
    %load/vec4a v000001902bd1acb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001902bd1ab70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001902bd1ab70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001902bc6d6c0;
T_6 ;
    %wait E_000001902bcda660;
    %load/vec4 v000001902bd1b9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001902bd1b930_0;
    %load/vec4 v000001902bd1b390_0;
    %add;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001902bd1b930_0;
    %load/vec4 v000001902bd1b390_0;
    %sub;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001902bd1b930_0;
    %load/vec4 v000001902bd1b390_0;
    %and;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001902bd1b930_0;
    %load/vec4 v000001902bd1b390_0;
    %or;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001902bd1b930_0;
    %load/vec4 v000001902bd1b390_0;
    %xor;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001902bd1b930_0;
    %load/vec4 v000001902bd1b390_0;
    %or;
    %inv;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001902bd1b930_0;
    %load/vec4 v000001902bd1b390_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001902bd1b390_0;
    %load/vec4 v000001902bd1b930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001902bd1b930_0;
    %ix/getv 4, v000001902bd1b390_0;
    %shiftl 4;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001902bd1b930_0;
    %ix/getv 4, v000001902bd1b390_0;
    %shiftr 4;
    %assign/vec4 v000001902bd1a490_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001902bc9d7b0;
T_7 ;
    %wait E_000001902bcd85a0;
    %load/vec4 v000001902bd1c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001902bd1b110_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001902bd1c1f0, 4;
    %assign/vec4 v000001902bd1a670_0, 0;
T_7.0 ;
    %load/vec4 v000001902bd1bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001902bd1b890_0;
    %ix/getv 3, v000001902bd1b110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001902bc9d7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001902bd1bbb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001902bd1bbb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001902bd1bbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %load/vec4 v000001902bd1bbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001902bd1bbb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001902bd1c1f0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001902bc9d7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001902bd1bbb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001902bd1bbb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001902bd1bbb0_0;
    %load/vec4a v000001902bd1c1f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001902bd1bbb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001902bd1bbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001902bd1bbb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001902bc85c20;
T_10 ;
    %wait E_000001902bcdac60;
    %load/vec4 v000001902bdd7400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001902bdd7040_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001902bdd7040_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001902bdd7040_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001902bcded20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001902bdd7cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001902bdd7b80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001902bcded20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001902bdd7cc0_0;
    %inv;
    %assign/vec4 v000001902bdd7cc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001902bcded20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001902bdd7b80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001902bdd7b80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001902bdd7d60_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
