{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650569140347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650569140355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:25:40 2022 " "Processing started: Thu Apr 21 21:25:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650569140355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569140355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Peters_kok -c Peters_kok " "Command: quartus_map --read_settings_files=on --write_settings_files=off Peters_kok -c Peters_kok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569140355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650569140754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650569140754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CE-Behavioral " "Found design unit 1: CE-Behavioral" {  } { { "CE.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148007 ""} { "Info" "ISGN_ENTITY_NAME" "1 CE " "Found entity 1: CE" {  } { { "CE.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3-Behavioral " "Found design unit 1: MUX3-Behavioral" {  } { { "MUX3.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148009 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_MODULE-Behavioral " "Found design unit 1: TOP_MODULE-Behavioral" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148011 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_MODULE " "Found entity 1: TOP_MODULE" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-Behavioral " "Found design unit 1: MUX2-Behavioral" {  } { { "MUX2.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148012 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_SHIFTER-Behavioral " "Found design unit 1: BIT_SHIFTER-Behavioral" {  } { { "BIT_SHIFTER.vhd" "" { Text "C:/Code/RLES_cordic_impl/BIT_SHIFTER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148014 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_SHIFTER " "Found entity 1: BIT_SHIFTER" {  } { { "BIT_SHIFTER.vhd" "" { Text "C:/Code/RLES_cordic_impl/BIT_SHIFTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderip-SYN " "Found design unit 1: adderip-SYN" {  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148015 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderip " "Found entity 1: adderip" {  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifterip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifterip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifterip-SYN " "Found design unit 1: shifterip-SYN" {  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148017 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifterIP " "Found entity 1: shifterIP" {  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148019 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce_end.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ce_end.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CE_end-Behavioral " "Found design unit 1: CE_end-Behavioral" {  } { { "CE_end.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE_end.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148020 ""} { "Info" "ISGN_ENTITY_NAME" "1 CE_end " "Found entity 1: CE_end" {  } { { "CE_end.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE_end.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiip-SYN " "Found design unit 1: multiip-SYN" {  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148022 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiIP " "Found entity 1: multiIP" {  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_model-behavioral " "Found design unit 1: tb_top_model-behavioral" {  } { { "tb_top_model.vhd" "" { Text "C:/Code/RLES_cordic_impl/tb_top_model.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148024 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_model " "Found entity 1: tb_top_model" {  } { { "tb_top_model.vhd" "" { Text "C:/Code/RLES_cordic_impl/tb_top_model.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_module " "Elaborating entity \"TOP_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650569148167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_add_sub_out_4_sig TOP_module.vhd(112) " "Verilog HDL or VHDL warning at TOP_module.vhd(112): object \"cs_add_sub_out_4_sig\" assigned a value but never read" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE0 TOP_module.vhd(123) " "VHDL Signal Declaration warning at TOP_module.vhd(123): used explicit default value for signal \"cs_shift_dist_sig_CE0\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE1 TOP_module.vhd(124) " "VHDL Signal Declaration warning at TOP_module.vhd(124): used explicit default value for signal \"cs_shift_dist_sig_CE1\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE2 TOP_module.vhd(125) " "VHDL Signal Declaration warning at TOP_module.vhd(125): used explicit default value for signal \"cs_shift_dist_sig_CE2\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE3 TOP_module.vhd(126) " "VHDL Signal Declaration warning at TOP_module.vhd(126): used explicit default value for signal \"cs_shift_dist_sig_CE3\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE4 TOP_module.vhd(127) " "VHDL Signal Declaration warning at TOP_module.vhd(127): used explicit default value for signal \"cs_shift_dist_sig_CE4\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 127 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE5 TOP_module.vhd(128) " "VHDL Signal Declaration warning at TOP_module.vhd(128): used explicit default value for signal \"cs_shift_dist_sig_CE5\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE6 TOP_module.vhd(129) " "VHDL Signal Declaration warning at TOP_module.vhd(129): used explicit default value for signal \"cs_shift_dist_sig_CE6\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE7 TOP_module.vhd(130) " "VHDL Signal Declaration warning at TOP_module.vhd(130): used explicit default value for signal \"cs_shift_dist_sig_CE7\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE8 TOP_module.vhd(131) " "VHDL Signal Declaration warning at TOP_module.vhd(131): used explicit default value for signal \"cs_shift_dist_sig_CE8\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148169 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE9 TOP_module.vhd(132) " "VHDL Signal Declaration warning at TOP_module.vhd(132): used explicit default value for signal \"cs_shift_dist_sig_CE9\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE10 TOP_module.vhd(133) " "VHDL Signal Declaration warning at TOP_module.vhd(133): used explicit default value for signal \"cs_shift_dist_sig_CE10\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const0_sig TOP_module.vhd(136) " "VHDL Signal Declaration warning at TOP_module.vhd(136): used explicit default value for signal \"const0_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const1_sig TOP_module.vhd(137) " "VHDL Signal Declaration warning at TOP_module.vhd(137): used explicit default value for signal \"const1_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const2_sig TOP_module.vhd(138) " "VHDL Signal Declaration warning at TOP_module.vhd(138): used explicit default value for signal \"const2_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const3_sig TOP_module.vhd(139) " "VHDL Signal Declaration warning at TOP_module.vhd(139): used explicit default value for signal \"const3_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const4_sig TOP_module.vhd(140) " "VHDL Signal Declaration warning at TOP_module.vhd(140): used explicit default value for signal \"const4_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const5_sig TOP_module.vhd(141) " "VHDL Signal Declaration warning at TOP_module.vhd(141): used explicit default value for signal \"const5_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const6_sig TOP_module.vhd(142) " "VHDL Signal Declaration warning at TOP_module.vhd(142): used explicit default value for signal \"const6_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const7_sig TOP_module.vhd(143) " "VHDL Signal Declaration warning at TOP_module.vhd(143): used explicit default value for signal \"const7_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const8_sig TOP_module.vhd(144) " "VHDL Signal Declaration warning at TOP_module.vhd(144): used explicit default value for signal \"const8_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const9_sig TOP_module.vhd(145) " "VHDL Signal Declaration warning at TOP_module.vhd(145): used explicit default value for signal \"const9_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_k_sig TOP_module.vhd(148) " "VHDL Signal Declaration warning at TOP_module.vhd(148): used explicit default value for signal \"const_k_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_zero TOP_module.vhd(163) " "VHDL Signal Declaration warning at TOP_module.vhd(163): used explicit default value for signal \"x_zero\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148170 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_zero TOP_module.vhd(164) " "VHDL Signal Declaration warning at TOP_module.vhd(164): used explicit default value for signal \"y_zero\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 164 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650569148171 "|TOP_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm0\"" {  } { { "TOP_module.vhd" "fsm0" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_0 FSM.vhd(93) " "VHDL Process Statement warning at FSM.vhd(93): signal \"Z_in_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_1 FSM.vhd(99) " "VHDL Process Statement warning at FSM.vhd(99): signal \"Z_in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_2 FSM.vhd(105) " "VHDL Process Statement warning at FSM.vhd(105): signal \"Z_in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_3 FSM.vhd(111) " "VHDL Process Statement warning at FSM.vhd(111): signal \"Z_in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_4 FSM.vhd(117) " "VHDL Process Statement warning at FSM.vhd(117): signal \"Z_in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_5 FSM.vhd(123) " "VHDL Process Statement warning at FSM.vhd(123): signal \"Z_in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_6 FSM.vhd(129) " "VHDL Process Statement warning at FSM.vhd(129): signal \"Z_in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_7 FSM.vhd(135) " "VHDL Process Statement warning at FSM.vhd(135): signal \"Z_in_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_8 FSM.vhd(141) " "VHDL Process Statement warning at FSM.vhd(141): signal \"Z_in_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_9 FSM.vhd(147) " "VHDL Process Statement warning at FSM.vhd(147): signal \"Z_in_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(153) " "VHDL Process Statement warning at FSM.vhd(153): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(159) " "VHDL Process Statement warning at FSM.vhd(159): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_0 FSM.vhd(179) " "VHDL Process Statement warning at FSM.vhd(179): signal \"Z_in_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_1 FSM.vhd(185) " "VHDL Process Statement warning at FSM.vhd(185): signal \"Z_in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_2 FSM.vhd(191) " "VHDL Process Statement warning at FSM.vhd(191): signal \"Z_in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_3 FSM.vhd(197) " "VHDL Process Statement warning at FSM.vhd(197): signal \"Z_in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_4 FSM.vhd(203) " "VHDL Process Statement warning at FSM.vhd(203): signal \"Z_in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148206 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_5 FSM.vhd(209) " "VHDL Process Statement warning at FSM.vhd(209): signal \"Z_in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_6 FSM.vhd(215) " "VHDL Process Statement warning at FSM.vhd(215): signal \"Z_in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_7 FSM.vhd(221) " "VHDL Process Statement warning at FSM.vhd(221): signal \"Z_in_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_8 FSM.vhd(227) " "VHDL Process Statement warning at FSM.vhd(227): signal \"Z_in_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_9 FSM.vhd(233) " "VHDL Process Statement warning at FSM.vhd(233): signal \"Z_in_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(239) " "VHDL Process Statement warning at FSM.vhd(239): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(245) " "VHDL Process Statement warning at FSM.vhd(245): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_0 FSM.vhd(265) " "VHDL Process Statement warning at FSM.vhd(265): signal \"Z_in_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_1 FSM.vhd(271) " "VHDL Process Statement warning at FSM.vhd(271): signal \"Z_in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_2 FSM.vhd(277) " "VHDL Process Statement warning at FSM.vhd(277): signal \"Z_in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_3 FSM.vhd(283) " "VHDL Process Statement warning at FSM.vhd(283): signal \"Z_in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_4 FSM.vhd(289) " "VHDL Process Statement warning at FSM.vhd(289): signal \"Z_in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_5 FSM.vhd(295) " "VHDL Process Statement warning at FSM.vhd(295): signal \"Z_in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_6 FSM.vhd(301) " "VHDL Process Statement warning at FSM.vhd(301): signal \"Z_in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_7 FSM.vhd(307) " "VHDL Process Statement warning at FSM.vhd(307): signal \"Z_in_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_8 FSM.vhd(313) " "VHDL Process Statement warning at FSM.vhd(313): signal \"Z_in_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_9 FSM.vhd(319) " "VHDL Process Statement warning at FSM.vhd(319): signal \"Z_in_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(325) " "VHDL Process Statement warning at FSM.vhd(325): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(331) " "VHDL Process Statement warning at FSM.vhd(331): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650569148207 "|TOP_module|FSM:fsm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CE CE:ce0 " "Elaborating entity \"CE\" for hierarchy \"CE:ce0\"" {  } { { "TOP_module.vhd" "ce0" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 CE:ce0\|MUX3:MUX3_1 " "Elaborating entity \"MUX3\" for hierarchy \"CE:ce0\|MUX3:MUX3_1\"" {  } { { "CE.vhd" "MUX3_1" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 CE:ce0\|MUX2:MUX2_2 " "Elaborating entity \"MUX2\" for hierarchy \"CE:ce0\|MUX2:MUX2_2\"" {  } { { "CE.vhd" "MUX2_2" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderip CE:ce0\|adderip:add " "Elaborating entity \"adderip\" for hierarchy \"CE:ce0\|adderip:add\"" {  } { { "CE.vhd" "add" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adderip.vhd" "LPM_ADD_SUB_component" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148254 ""}  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650569148254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5hg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5hg " "Found entity 1: add_sub_5hg" {  } { { "db/add_sub_5hg.tdf" "" { Text "C:/Code/RLES_cordic_impl/db/add_sub_5hg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5hg CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5hg:auto_generated " "Elaborating entity \"add_sub_5hg\" for hierarchy \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5hg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterIP CE:ce0\|shifterIP:bitshifter " "Elaborating entity \"shifterIP\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\"" {  } { { "CE.vhd" "bitshifter" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shifterIP.vhd" "LPM_CLSHIFT_component" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148316 ""}  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650569148316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_buc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_buc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_buc " "Found entity 1: lpm_clshift_buc" {  } { { "db/lpm_clshift_buc.tdf" "" { Text "C:/Code/RLES_cordic_impl/db/lpm_clshift_buc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_buc CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_buc:auto_generated " "Elaborating entity \"lpm_clshift_buc\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_buc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CE_end CE_end:ce10_end " "Elaborating entity \"CE_end\" for hierarchy \"CE_end:ce10_end\"" {  } { { "TOP_module.vhd" "ce10_end" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiIP CE_end:ce10_end\|multiIP:multi1 " "Elaborating entity \"multiIP\" for hierarchy \"CE_end:ce10_end\|multiIP:multi1\"" {  } { { "CE_end.vhd" "multi1" { Text "C:/Code/RLES_cordic_impl/CE_end.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\"" {  } { { "multiIP.vhd" "lpm_mult_component" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\"" {  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 12 " "Parameter \"lpm_widthp\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650569148538 ""}  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650569148538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b8n " "Found entity 1: mult_b8n" {  } { { "db/mult_b8n.tdf" "" { Text "C:/Code/RLES_cordic_impl/db/mult_b8n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650569148577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569148577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_b8n CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\|mult_b8n:auto_generated " "Elaborating entity \"mult_b8n\" for hierarchy \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\|mult_b8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569148577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650569149747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650569150435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650569150435 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1098 " "Implemented 1098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650569150522 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650569150522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1057 " "Implemented 1057 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650569150522 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650569150522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650569150522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650569150550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:25:50 2022 " "Processing ended: Thu Apr 21 21:25:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650569150550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650569150550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650569150550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650569150550 ""}
