<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="10">
<testsuite disabled="0" errors="0" failures="0" name="fwrisc" skipped="0" tests="1" time="10">
<testcase classname="fwrisc" name="default" status="PASS" time="10">
<system-out>SBY  9:37:58 [fwrisc] Removing direcory 'fwrisc'.
SBY  9:37:58 [fwrisc] Copy 'fwrisc_formal_tb.sv' to 'fwrisc/src/fwrisc_formal_tb.sv'.
SBY  9:37:58 [fwrisc] Copy 'fwrisc_formal_arith_checker.sv' to 'fwrisc/src/fwrisc_formal_arith_checker.sv'.
SBY  9:37:58 [fwrisc] Copy 'fwrisc_formal_opcode_defines.svh' to 'fwrisc/src/fwrisc_formal_opcode_defines.svh'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/fwrisc.sv' to 'fwrisc/src/fwrisc.sv'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/fwrisc_alu.sv' to 'fwrisc/src/fwrisc_alu.sv'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/fwrisc_comparator.sv' to 'fwrisc/src/fwrisc_comparator.sv'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/fwrisc_dbus_if.sv' to 'fwrisc/src/fwrisc_dbus_if.sv'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/fwrisc_defines.vh' to 'fwrisc/src/fwrisc_defines.vh'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/fwrisc_fpga_top.sv' to 'fwrisc/src/fwrisc_fpga_top.sv'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/fwrisc_regfile.sv' to 'fwrisc/src/fwrisc_regfile.sv'.
SBY  9:37:58 [fwrisc] Copy '../../../rtl/regs.hex' to 'fwrisc/src/regs.hex'.
SBY  9:37:58 [fwrisc] engine_0: smtbmc
SBY  9:37:58 [fwrisc] base: starting process &quot;cd fwrisc/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY  9:37:58 [fwrisc] base: fwrisc_formal_tb.sv:42: Warning: Identifier `\ivalid' is implicitly declared.
SBY  9:37:58 [fwrisc] base: fwrisc_formal_tb.sv:61: Warning: Identifier `\dwrite' is implicitly declared.
SBY  9:37:58 [fwrisc] base: Warning: Blocking assignment to memory in line fwrisc_regfile.sv:43 is handled like a non-blocking assignment.
SBY  9:38:00 [fwrisc] base: finished (returncode=0)
SBY  9:38:00 [fwrisc] smt2: starting process &quot;cd fwrisc/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY  9:38:01 [fwrisc] smt2: finished (returncode=0)
SBY  9:38:01 [fwrisc] engine_0: starting process &quot;cd fwrisc; yosys-smtbmc --presat --unroll --noprogress -t 8 --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY  9:38:01 [fwrisc] engine_0: ##   0:00:00  Solver: yices
SBY  9:38:01 [fwrisc] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  9:38:01 [fwrisc] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  9:38:01 [fwrisc] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  9:38:01 [fwrisc] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  9:38:01 [fwrisc] engine_0: ##   0:00:00  Checking assumptions in step 2..
SBY  9:38:01 [fwrisc] engine_0: ##   0:00:00  Checking assertions in step 2..
SBY  9:38:02 [fwrisc] engine_0: ##   0:00:01  Checking assumptions in step 3..
SBY  9:38:02 [fwrisc] engine_0: ##   0:00:01  Checking assertions in step 3..
SBY  9:38:02 [fwrisc] engine_0: ##   0:00:01  Checking assumptions in step 4..
SBY  9:38:02 [fwrisc] engine_0: ##   0:00:01  Checking assertions in step 4..
SBY  9:38:02 [fwrisc] engine_0: ##   0:00:01  Checking assumptions in step 5..
SBY  9:38:03 [fwrisc] engine_0: ##   0:00:01  Checking assertions in step 5..
SBY  9:38:03 [fwrisc] engine_0: ##   0:00:02  Checking assumptions in step 6..
SBY  9:38:03 [fwrisc] engine_0: ##   0:00:02  Checking assertions in step 6..
SBY  9:38:05 [fwrisc] engine_0: ##   0:00:04  Checking assumptions in step 7..
SBY  9:38:08 [fwrisc] engine_0: ##   0:00:07  Checking assertions in step 7..
SBY  9:38:08 [fwrisc] engine_0: ##   0:00:07  Status: PASSED
SBY  9:38:08 [fwrisc] engine_0: finished (returncode=0)
SBY  9:38:08 [fwrisc] engine_0: Status returned by engine: PASS
SBY  9:38:08 [fwrisc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)
SBY  9:38:08 [fwrisc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:10 (10)
SBY  9:38:08 [fwrisc] summary: engine_0 (smtbmc) returned PASS
SBY  9:38:08 [fwrisc] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
