#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5581302ac4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5581303932b0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x5581303b2ed0_0 .net "bflag", 0 0, v0x5581303b1cd0_0;  1 drivers
v0x5581303b2f90_0 .var "funct", 5 0;
v0x5581303b3050_0 .net "hi", 31 0, v0x5581303b1e70_0;  1 drivers
v0x5581303b30f0_0 .var "imm", 15 0;
v0x5581303b31b0_0 .var "imm_instr", 31 0;
v0x5581303b3290_0 .var "instword", 31 0;
v0x5581303b3350_0 .net "lo", 31 0, v0x5581303b2030_0;  1 drivers
v0x5581303b3420_0 .var "opA", 31 0;
v0x5581303b34c0_0 .var "opB", 31 0;
v0x5581303b3580_0 .var "opcode", 5 0;
v0x5581303b3660_0 .net "result", 31 0, v0x5581303b2570_0;  1 drivers
v0x5581303b3750_0 .var "rs", 4 0;
v0x5581303b3810_0 .var "rt", 4 0;
v0x5581303b38f0_0 .var "word", 31 6;
S_0x558130381cb0 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x5581303932b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x558130390b20_0 .net *"_ivl_10", 15 0, L_0x5581303c3620;  1 drivers
L_0x7f96b3cdf018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558130394030_0 .net/2u *"_ivl_14", 15 0, L_0x7f96b3cdf018;  1 drivers
v0x558130399090_0 .net *"_ivl_17", 15 0, L_0x5581303d38d0;  1 drivers
v0x5581303993c0_0 .net *"_ivl_5", 0 0, L_0x5581303c3230;  1 drivers
v0x55813039a2d0_0 .net *"_ivl_6", 15 0, L_0x5581303c3360;  1 drivers
v0x55813039c2f0_0 .net *"_ivl_9", 15 0, L_0x5581303c3580;  1 drivers
v0x5581303b1bf0_0 .net "addr_rt", 4 0, L_0x5581303d3c00;  1 drivers
v0x5581303b1cd0_0 .var "b_flag", 0 0;
v0x5581303b1d90_0 .net "funct", 5 0, L_0x5581303c3190;  1 drivers
v0x5581303b1e70_0 .var "hi", 31 0;
v0x5581303b1f50_0 .net "instructionword", 31 0, v0x5581303b3290_0;  1 drivers
v0x5581303b2030_0 .var "lo", 31 0;
v0x5581303b2110_0 .var "memaddroffset", 31 0;
v0x5581303b21f0_0 .var "multresult", 63 0;
v0x5581303b22d0_0 .net "op1", 31 0, v0x5581303b3420_0;  1 drivers
v0x5581303b23b0_0 .net "op2", 31 0, v0x5581303b34c0_0;  1 drivers
v0x5581303b2490_0 .net "opcode", 5 0, L_0x5581303c30a0;  1 drivers
v0x5581303b2570_0 .var "result", 31 0;
v0x5581303b2650_0 .net "shamt", 4 0, L_0x5581303d3b00;  1 drivers
v0x5581303b2730_0 .net/s "sign_op1", 31 0, v0x5581303b3420_0;  alias, 1 drivers
v0x5581303b27f0_0 .net/s "sign_op2", 31 0, v0x5581303b34c0_0;  alias, 1 drivers
v0x5581303b2890_0 .net "simmediatedata", 31 0, L_0x5581303c3730;  1 drivers
v0x5581303b2950_0 .net "simmediatedatas", 31 0, L_0x5581303c3730;  alias, 1 drivers
v0x5581303b2a10_0 .net "uimmediatedata", 31 0, L_0x5581303d39c0;  1 drivers
v0x5581303b2ad0_0 .net "unsign_op1", 31 0, v0x5581303b3420_0;  alias, 1 drivers
v0x5581303b2b90_0 .net "unsign_op2", 31 0, v0x5581303b34c0_0;  alias, 1 drivers
v0x5581303b2ca0_0 .var "unsigned_result", 31 0;
E_0x5581302f6160/0 .event anyedge, v0x5581303b2490_0, v0x5581303b1d90_0, v0x5581303b23b0_0, v0x5581303b2650_0;
E_0x5581302f6160/1 .event anyedge, v0x5581303b22d0_0, v0x5581303b21f0_0, v0x5581303b1bf0_0, v0x5581303b2890_0;
E_0x5581302f6160/2 .event anyedge, v0x5581303b2a10_0, v0x5581303b2ca0_0;
E_0x5581302f6160 .event/or E_0x5581302f6160/0, E_0x5581302f6160/1, E_0x5581302f6160/2;
L_0x5581303c30a0 .part v0x5581303b3290_0, 26, 6;
L_0x5581303c3190 .part v0x5581303b3290_0, 0, 6;
L_0x5581303c3230 .part v0x5581303b3290_0, 15, 1;
LS_0x5581303c3360_0_0 .concat [ 1 1 1 1], L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230;
LS_0x5581303c3360_0_4 .concat [ 1 1 1 1], L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230;
LS_0x5581303c3360_0_8 .concat [ 1 1 1 1], L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230;
LS_0x5581303c3360_0_12 .concat [ 1 1 1 1], L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230, L_0x5581303c3230;
L_0x5581303c3360 .concat [ 4 4 4 4], LS_0x5581303c3360_0_0, LS_0x5581303c3360_0_4, LS_0x5581303c3360_0_8, LS_0x5581303c3360_0_12;
L_0x5581303c3580 .part v0x5581303b3290_0, 0, 16;
L_0x5581303c3620 .concat [ 16 0 0 0], L_0x5581303c3580;
L_0x5581303c3730 .concat [ 16 16 0 0], L_0x5581303c3620, L_0x5581303c3360;
L_0x5581303d38d0 .part v0x5581303b3290_0, 0, 16;
L_0x5581303d39c0 .concat [ 16 16 0 0], L_0x5581303d38d0, L_0x7f96b3cdf018;
L_0x5581303d3b00 .part v0x5581303b3290_0, 6, 5;
L_0x5581303d3c00 .part v0x5581303b3290_0, 16, 5;
S_0x55813036eb60 .scope module, "and_tb" "and_tb" 5 1;
 .timescale 0 0;
v0x5581303c1e90_0 .net "active", 0 0, L_0x5581303dd060;  1 drivers
v0x5581303c1f50_0 .var "clk", 0 0;
v0x5581303c1ff0_0 .var "clk_enable", 0 0;
v0x5581303c20e0_0 .net "data_address", 31 0, L_0x5581303db390;  1 drivers
v0x5581303c2180_0 .net "data_read", 0 0, L_0x5581303d8f10;  1 drivers
v0x5581303c2270_0 .var "data_readdata", 31 0;
v0x5581303c2340_0 .net "data_write", 0 0, L_0x5581303d8d30;  1 drivers
v0x5581303c2410_0 .net "data_writedata", 31 0, L_0x5581303db080;  1 drivers
v0x5581303c24e0_0 .net "instr_address", 31 0, L_0x5581303dc6f0;  1 drivers
v0x5581303c2640_0 .var "instr_readdata", 31 0;
v0x5581303c26e0_0 .net "register_v0", 31 0, L_0x5581303db010;  1 drivers
v0x5581303c27d0_0 .var "reset", 0 0;
S_0x558130392ee0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55813036eb60;
 .timescale 0 0;
v0x5581303b3a30_0 .var "expected", 31 0;
v0x5581303b3b30_0 .var "funct", 5 0;
v0x5581303b3c10_0 .var "i", 4 0;
v0x5581303b3d00_0 .var "imm", 15 0;
v0x5581303b3de0_0 .var "imm_instr", 31 0;
v0x5581303b3f10_0 .var "opcode", 5 0;
v0x5581303b3ff0_0 .var "r_instr", 31 0;
v0x5581303b40d0_0 .var "rd", 4 0;
v0x5581303b41b0_0 .var "rs", 4 0;
v0x5581303b4320_0 .var "rt", 4 0;
v0x5581303b4400_0 .var "shamt", 4 0;
E_0x5581302f6800 .event posedge, v0x5581303b66b0_0;
S_0x5581303b44e0 .scope module, "dut" "mips_cpu_harvard" 5 119, 6 1 0, S_0x55813036eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x558130390a00 .functor OR 1, L_0x5581303d43c0, L_0x5581303d4700, C4<0>, C4<0>;
L_0x558130354950 .functor BUFZ 1, L_0x5581303d3f10, C4<0>, C4<0>, C4<0>;
L_0x5581303992a0 .functor BUFZ 1, L_0x5581303d40b0, C4<0>, C4<0>, C4<0>;
L_0x55813039a130 .functor BUFZ 1, L_0x5581303d40b0, C4<0>, C4<0>, C4<0>;
L_0x5581303d4bb0 .functor AND 1, L_0x5581303d3f10, L_0x5581303d4fc0, C4<1>, C4<1>;
L_0x55813039c1d0 .functor OR 1, L_0x5581303d4bb0, L_0x5581303d4a40, C4<0>, C4<0>;
L_0x55813032b270 .functor OR 1, L_0x55813039c1d0, L_0x5581303d4dd0, C4<0>, C4<0>;
L_0x5581303d5260 .functor OR 1, L_0x55813032b270, L_0x5581303d68c0, C4<0>, C4<0>;
L_0x5581303d5370 .functor OR 1, L_0x5581303d5260, L_0x5581303d6130, C4<0>, C4<0>;
L_0x5581303d5430 .functor BUFZ 1, L_0x5581303d41f0, C4<0>, C4<0>, C4<0>;
L_0x5581303d6020 .functor AND 1, L_0x5581303d5980, L_0x5581303d5df0, C4<1>, C4<1>;
L_0x5581303d6130 .functor OR 1, L_0x5581303d5680, L_0x5581303d6020, C4<0>, C4<0>;
L_0x5581303d68c0 .functor AND 1, L_0x5581303d63f0, L_0x5581303d66a0, C4<1>, C4<1>;
L_0x5581303d7070 .functor OR 1, L_0x5581303d6b10, L_0x5581303d6e30, C4<0>, C4<0>;
L_0x5581303d6290 .functor OR 1, L_0x5581303d75e0, L_0x5581303d78e0, C4<0>, C4<0>;
L_0x5581303d77c0 .functor AND 1, L_0x5581303d72f0, L_0x5581303d6290, C4<1>, C4<1>;
L_0x5581303d80e0 .functor OR 1, L_0x5581303d7d70, L_0x5581303d7ff0, C4<0>, C4<0>;
L_0x5581303d83e0 .functor OR 1, L_0x5581303d80e0, L_0x5581303d81f0, C4<0>, C4<0>;
L_0x5581303d8590 .functor AND 1, L_0x5581303d3f10, L_0x5581303d83e0, C4<1>, C4<1>;
L_0x5581303d8740 .functor AND 1, L_0x5581303d3f10, L_0x5581303d8650, C4<1>, C4<1>;
L_0x5581303d8c70 .functor AND 1, L_0x5581303d3f10, L_0x5581303d84f0, C4<1>, C4<1>;
L_0x5581303d8f10 .functor BUFZ 1, L_0x5581303992a0, C4<0>, C4<0>, C4<0>;
L_0x5581303d9ba0 .functor AND 1, L_0x5581303dd060, L_0x5581303d5370, C4<1>, C4<1>;
L_0x5581303d9cb0 .functor OR 1, L_0x5581303d6130, L_0x5581303d68c0, C4<0>, C4<0>;
L_0x5581303db080 .functor BUFZ 32, L_0x5581303daf00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581303db140 .functor BUFZ 32, L_0x5581303d9e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581303db290 .functor BUFZ 32, L_0x5581303daf00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581303db390 .functor BUFZ 32, v0x5581303b56e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581303dc390 .functor AND 1, v0x5581303c1ff0_0, L_0x5581303d8590, C4<1>, C4<1>;
L_0x5581303dc400 .functor AND 1, L_0x5581303dc390, v0x5581303bef60_0, C4<1>, C4<1>;
L_0x5581303dc6f0 .functor BUFZ 32, v0x5581303b6770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581303dd060 .functor BUFZ 1, v0x5581303bef60_0, C4<0>, C4<0>, C4<0>;
L_0x5581303dd1e0 .functor AND 1, v0x5581303c1ff0_0, v0x5581303bef60_0, C4<1>, C4<1>;
v0x5581303b9570_0 .net *"_ivl_100", 31 0, L_0x5581303d6300;  1 drivers
L_0x7f96b3cdf4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303b9670_0 .net *"_ivl_103", 25 0, L_0x7f96b3cdf4e0;  1 drivers
L_0x7f96b3cdf528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303b9750_0 .net/2u *"_ivl_104", 31 0, L_0x7f96b3cdf528;  1 drivers
v0x5581303b9810_0 .net *"_ivl_106", 0 0, L_0x5581303d63f0;  1 drivers
v0x5581303b98d0_0 .net *"_ivl_109", 5 0, L_0x5581303d6600;  1 drivers
L_0x7f96b3cdf570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5581303b99b0_0 .net/2u *"_ivl_110", 5 0, L_0x7f96b3cdf570;  1 drivers
v0x5581303b9a90_0 .net *"_ivl_112", 0 0, L_0x5581303d66a0;  1 drivers
v0x5581303b9b50_0 .net *"_ivl_116", 31 0, L_0x5581303d6a20;  1 drivers
L_0x7f96b3cdf5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303b9c30_0 .net *"_ivl_119", 25 0, L_0x7f96b3cdf5b8;  1 drivers
L_0x7f96b3cdf0f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5581303b9d10_0 .net/2u *"_ivl_12", 5 0, L_0x7f96b3cdf0f0;  1 drivers
L_0x7f96b3cdf600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5581303b9df0_0 .net/2u *"_ivl_120", 31 0, L_0x7f96b3cdf600;  1 drivers
v0x5581303b9ed0_0 .net *"_ivl_122", 0 0, L_0x5581303d6b10;  1 drivers
v0x5581303b9f90_0 .net *"_ivl_124", 31 0, L_0x5581303d6d40;  1 drivers
L_0x7f96b3cdf648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303ba070_0 .net *"_ivl_127", 25 0, L_0x7f96b3cdf648;  1 drivers
L_0x7f96b3cdf690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581303ba150_0 .net/2u *"_ivl_128", 31 0, L_0x7f96b3cdf690;  1 drivers
v0x5581303ba230_0 .net *"_ivl_130", 0 0, L_0x5581303d6e30;  1 drivers
v0x5581303ba2f0_0 .net *"_ivl_134", 31 0, L_0x5581303d7200;  1 drivers
L_0x7f96b3cdf6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303ba4e0_0 .net *"_ivl_137", 25 0, L_0x7f96b3cdf6d8;  1 drivers
L_0x7f96b3cdf720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303ba5c0_0 .net/2u *"_ivl_138", 31 0, L_0x7f96b3cdf720;  1 drivers
v0x5581303ba6a0_0 .net *"_ivl_140", 0 0, L_0x5581303d72f0;  1 drivers
v0x5581303ba760_0 .net *"_ivl_143", 5 0, L_0x5581303d7540;  1 drivers
L_0x7f96b3cdf768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5581303ba840_0 .net/2u *"_ivl_144", 5 0, L_0x7f96b3cdf768;  1 drivers
v0x5581303ba920_0 .net *"_ivl_146", 0 0, L_0x5581303d75e0;  1 drivers
v0x5581303ba9e0_0 .net *"_ivl_149", 5 0, L_0x5581303d7840;  1 drivers
L_0x7f96b3cdf7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5581303baac0_0 .net/2u *"_ivl_150", 5 0, L_0x7f96b3cdf7b0;  1 drivers
v0x5581303baba0_0 .net *"_ivl_152", 0 0, L_0x5581303d78e0;  1 drivers
v0x5581303bac60_0 .net *"_ivl_155", 0 0, L_0x5581303d6290;  1 drivers
v0x5581303bad20_0 .net *"_ivl_159", 1 0, L_0x5581303d7c80;  1 drivers
L_0x7f96b3cdf138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5581303bae00_0 .net/2u *"_ivl_16", 5 0, L_0x7f96b3cdf138;  1 drivers
L_0x7f96b3cdf7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5581303baee0_0 .net/2u *"_ivl_160", 1 0, L_0x7f96b3cdf7f8;  1 drivers
v0x5581303bafc0_0 .net *"_ivl_162", 0 0, L_0x5581303d7d70;  1 drivers
L_0x7f96b3cdf840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5581303bb080_0 .net/2u *"_ivl_164", 5 0, L_0x7f96b3cdf840;  1 drivers
v0x5581303bb160_0 .net *"_ivl_166", 0 0, L_0x5581303d7ff0;  1 drivers
v0x5581303bb430_0 .net *"_ivl_169", 0 0, L_0x5581303d80e0;  1 drivers
L_0x7f96b3cdf888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5581303bb4f0_0 .net/2u *"_ivl_170", 5 0, L_0x7f96b3cdf888;  1 drivers
v0x5581303bb5d0_0 .net *"_ivl_172", 0 0, L_0x5581303d81f0;  1 drivers
v0x5581303bb690_0 .net *"_ivl_175", 0 0, L_0x5581303d83e0;  1 drivers
L_0x7f96b3cdf8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5581303bb750_0 .net/2u *"_ivl_178", 5 0, L_0x7f96b3cdf8d0;  1 drivers
v0x5581303bb830_0 .net *"_ivl_180", 0 0, L_0x5581303d8650;  1 drivers
L_0x7f96b3cdf918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5581303bb8f0_0 .net/2u *"_ivl_184", 5 0, L_0x7f96b3cdf918;  1 drivers
v0x5581303bb9d0_0 .net *"_ivl_186", 0 0, L_0x5581303d84f0;  1 drivers
L_0x7f96b3cdf960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5581303bba90_0 .net/2u *"_ivl_190", 0 0, L_0x7f96b3cdf960;  1 drivers
v0x5581303bbb70_0 .net *"_ivl_20", 31 0, L_0x5581303d42d0;  1 drivers
L_0x7f96b3cdf9a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5581303bbc50_0 .net/2u *"_ivl_200", 4 0, L_0x7f96b3cdf9a8;  1 drivers
v0x5581303bbd30_0 .net *"_ivl_203", 4 0, L_0x5581303d9430;  1 drivers
v0x5581303bbe10_0 .net *"_ivl_205", 4 0, L_0x5581303d9650;  1 drivers
v0x5581303bbef0_0 .net *"_ivl_206", 4 0, L_0x5581303d96f0;  1 drivers
v0x5581303bbfd0_0 .net *"_ivl_213", 0 0, L_0x5581303d9cb0;  1 drivers
L_0x7f96b3cdf9f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5581303bc090_0 .net/2u *"_ivl_214", 31 0, L_0x7f96b3cdf9f0;  1 drivers
v0x5581303bc170_0 .net *"_ivl_216", 31 0, L_0x5581303d9df0;  1 drivers
v0x5581303bc250_0 .net *"_ivl_218", 31 0, L_0x5581303da0a0;  1 drivers
v0x5581303bc330_0 .net *"_ivl_220", 31 0, L_0x5581303da230;  1 drivers
v0x5581303bc410_0 .net *"_ivl_222", 31 0, L_0x5581303da570;  1 drivers
L_0x7f96b3cdf180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303bc4f0_0 .net *"_ivl_23", 25 0, L_0x7f96b3cdf180;  1 drivers
v0x5581303bc5d0_0 .net *"_ivl_235", 0 0, L_0x5581303dc390;  1 drivers
L_0x7f96b3cdfb10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5581303bc690_0 .net/2u *"_ivl_238", 31 0, L_0x7f96b3cdfb10;  1 drivers
L_0x7f96b3cdf1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5581303bc770_0 .net/2u *"_ivl_24", 31 0, L_0x7f96b3cdf1c8;  1 drivers
v0x5581303bc850_0 .net *"_ivl_243", 0 0, L_0x5581303dc850;  1 drivers
L_0x7f96b3cdfb58 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5581303bc930_0 .net/2u *"_ivl_244", 15 0, L_0x7f96b3cdfb58;  1 drivers
L_0x7f96b3cdfba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303bca10_0 .net/2u *"_ivl_246", 15 0, L_0x7f96b3cdfba0;  1 drivers
v0x5581303bcaf0_0 .net *"_ivl_248", 15 0, L_0x5581303dcac0;  1 drivers
v0x5581303bcbd0_0 .net *"_ivl_251", 15 0, L_0x5581303dcc50;  1 drivers
v0x5581303bccb0_0 .net *"_ivl_26", 0 0, L_0x5581303d43c0;  1 drivers
v0x5581303bcd70_0 .net *"_ivl_28", 31 0, L_0x5581303d4580;  1 drivers
L_0x7f96b3cdf210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303bce50_0 .net *"_ivl_31", 25 0, L_0x7f96b3cdf210;  1 drivers
L_0x7f96b3cdf258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581303bd340_0 .net/2u *"_ivl_32", 31 0, L_0x7f96b3cdf258;  1 drivers
v0x5581303bd420_0 .net *"_ivl_34", 0 0, L_0x5581303d4700;  1 drivers
v0x5581303bd4e0_0 .net *"_ivl_4", 31 0, L_0x5581303d3de0;  1 drivers
v0x5581303bd5c0_0 .net *"_ivl_45", 2 0, L_0x5581303d49a0;  1 drivers
L_0x7f96b3cdf2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5581303bd6a0_0 .net/2u *"_ivl_46", 2 0, L_0x7f96b3cdf2a0;  1 drivers
v0x5581303bd780_0 .net *"_ivl_51", 2 0, L_0x5581303d4c20;  1 drivers
L_0x7f96b3cdf2e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5581303bd860_0 .net/2u *"_ivl_52", 2 0, L_0x7f96b3cdf2e8;  1 drivers
v0x5581303bd940_0 .net *"_ivl_57", 0 0, L_0x5581303d4fc0;  1 drivers
v0x5581303bda00_0 .net *"_ivl_59", 0 0, L_0x5581303d4bb0;  1 drivers
v0x5581303bdac0_0 .net *"_ivl_61", 0 0, L_0x55813039c1d0;  1 drivers
v0x5581303bdb80_0 .net *"_ivl_63", 0 0, L_0x55813032b270;  1 drivers
v0x5581303bdc40_0 .net *"_ivl_65", 0 0, L_0x5581303d5260;  1 drivers
L_0x7f96b3cdf060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303bdd00_0 .net *"_ivl_7", 25 0, L_0x7f96b3cdf060;  1 drivers
v0x5581303bdde0_0 .net *"_ivl_70", 31 0, L_0x5581303d5550;  1 drivers
L_0x7f96b3cdf330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303bdec0_0 .net *"_ivl_73", 25 0, L_0x7f96b3cdf330;  1 drivers
L_0x7f96b3cdf378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581303bdfa0_0 .net/2u *"_ivl_74", 31 0, L_0x7f96b3cdf378;  1 drivers
v0x5581303be080_0 .net *"_ivl_76", 0 0, L_0x5581303d5680;  1 drivers
v0x5581303be140_0 .net *"_ivl_78", 31 0, L_0x5581303d57f0;  1 drivers
L_0x7f96b3cdf0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303be220_0 .net/2u *"_ivl_8", 31 0, L_0x7f96b3cdf0a8;  1 drivers
L_0x7f96b3cdf3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303be300_0 .net *"_ivl_81", 25 0, L_0x7f96b3cdf3c0;  1 drivers
L_0x7f96b3cdf408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5581303be3e0_0 .net/2u *"_ivl_82", 31 0, L_0x7f96b3cdf408;  1 drivers
v0x5581303be4c0_0 .net *"_ivl_84", 0 0, L_0x5581303d5980;  1 drivers
v0x5581303be580_0 .net *"_ivl_87", 0 0, L_0x5581303d5af0;  1 drivers
v0x5581303be660_0 .net *"_ivl_88", 31 0, L_0x5581303d5890;  1 drivers
L_0x7f96b3cdf450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303be740_0 .net *"_ivl_91", 30 0, L_0x7f96b3cdf450;  1 drivers
L_0x7f96b3cdf498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5581303be820_0 .net/2u *"_ivl_92", 31 0, L_0x7f96b3cdf498;  1 drivers
v0x5581303be900_0 .net *"_ivl_94", 0 0, L_0x5581303d5df0;  1 drivers
v0x5581303be9c0_0 .net *"_ivl_97", 0 0, L_0x5581303d6020;  1 drivers
v0x5581303bea80_0 .net "active", 0 0, L_0x5581303dd060;  alias, 1 drivers
v0x5581303beb40_0 .net "alu_op1", 31 0, L_0x5581303db140;  1 drivers
v0x5581303bec00_0 .net "alu_op2", 31 0, L_0x5581303db290;  1 drivers
v0x5581303becc0_0 .net "alui_instr", 0 0, L_0x5581303d4a40;  1 drivers
v0x5581303bed80_0 .net "b_flag", 0 0, v0x5581303b5210_0;  1 drivers
v0x5581303bee20_0 .net "clk", 0 0, v0x5581303c1f50_0;  1 drivers
v0x5581303beec0_0 .net "clk_enable", 0 0, v0x5581303c1ff0_0;  1 drivers
v0x5581303bef60_0 .var "cpu_active", 0 0;
v0x5581303bf000_0 .net "curr_addr", 31 0, v0x5581303b6770_0;  1 drivers
v0x5581303bf0d0_0 .net "curr_addr_p4", 31 0, L_0x5581303dc650;  1 drivers
v0x5581303bf190_0 .net "data_address", 31 0, L_0x5581303db390;  alias, 1 drivers
v0x5581303bf270_0 .net "data_read", 0 0, L_0x5581303d8f10;  alias, 1 drivers
v0x5581303bf330_0 .net "data_readdata", 31 0, v0x5581303c2270_0;  1 drivers
v0x5581303bf410_0 .net "data_write", 0 0, L_0x5581303d8d30;  alias, 1 drivers
v0x5581303bf4d0_0 .net "data_writedata", 31 0, L_0x5581303db080;  alias, 1 drivers
v0x5581303bf5b0_0 .net "funct_code", 5 0, L_0x5581303d3d40;  1 drivers
v0x5581303bf690_0 .net "hi_out", 31 0, v0x5581303b6e60_0;  1 drivers
v0x5581303bf780_0 .net "hl_reg_enable", 0 0, L_0x5581303dc400;  1 drivers
v0x5581303bf820_0 .net "instr_address", 31 0, L_0x5581303dc6f0;  alias, 1 drivers
v0x5581303bf8e0_0 .net "instr_opcode", 5 0, L_0x5581303d3ca0;  1 drivers
v0x5581303bf9c0_0 .net "instr_readdata", 31 0, v0x5581303c2640_0;  1 drivers
v0x5581303bfa80_0 .net "j_imm", 0 0, L_0x5581303d7070;  1 drivers
v0x5581303bfb20_0 .net "j_reg", 0 0, L_0x5581303d77c0;  1 drivers
v0x5581303bfbe0_0 .net "l_type", 0 0, L_0x5581303d4dd0;  1 drivers
v0x5581303bfca0_0 .net "link_const", 0 0, L_0x5581303d6130;  1 drivers
v0x5581303bfd60_0 .net "link_reg", 0 0, L_0x5581303d68c0;  1 drivers
v0x5581303bfe20_0 .net "lo_out", 31 0, v0x5581303b76b0_0;  1 drivers
v0x5581303bff10_0 .net "lw", 0 0, L_0x5581303d40b0;  1 drivers
v0x5581303bffb0_0 .net "mem_read", 0 0, L_0x5581303992a0;  1 drivers
v0x5581303c0070_0 .net "mem_to_reg", 0 0, L_0x55813039a130;  1 drivers
v0x5581303c0130_0 .net "mem_write", 0 0, L_0x5581303d5430;  1 drivers
v0x5581303c01f0_0 .net "memaddroffset", 31 0, v0x5581303b56e0_0;  1 drivers
v0x5581303c02e0_0 .net "mfhi", 0 0, L_0x5581303d8740;  1 drivers
v0x5581303c0380_0 .net "mflo", 0 0, L_0x5581303d8c70;  1 drivers
v0x5581303c0440_0 .net "movefrom", 0 0, L_0x558130390a00;  1 drivers
v0x5581303c0500_0 .net "muldiv", 0 0, L_0x5581303d8590;  1 drivers
v0x5581303c0dd0_0 .var "next_instr_addr", 31 0;
v0x5581303c0ec0_0 .net "offset", 31 0, L_0x5581303dced0;  1 drivers
v0x5581303c0f80_0 .net "pc_enable", 0 0, L_0x5581303dd1e0;  1 drivers
v0x5581303c1050_0 .net "r_format", 0 0, L_0x5581303d3f10;  1 drivers
v0x5581303c10f0_0 .net "reg_a_read_data", 31 0, L_0x5581303d9e90;  1 drivers
v0x5581303c11e0_0 .net "reg_a_read_index", 4 0, L_0x5581303d90e0;  1 drivers
v0x5581303c12b0_0 .net "reg_b_read_data", 31 0, L_0x5581303daf00;  1 drivers
v0x5581303c1380_0 .net "reg_b_read_index", 4 0, L_0x5581303d9340;  1 drivers
v0x5581303c1450_0 .net "reg_dst", 0 0, L_0x558130354950;  1 drivers
v0x5581303c14f0_0 .net "reg_write", 0 0, L_0x5581303d5370;  1 drivers
v0x5581303c15b0_0 .net "reg_write_data", 31 0, L_0x5581303da700;  1 drivers
v0x5581303c16a0_0 .net "reg_write_enable", 0 0, L_0x5581303d9ba0;  1 drivers
v0x5581303c1770_0 .net "reg_write_index", 4 0, L_0x5581303d9a10;  1 drivers
v0x5581303c1840_0 .net "register_v0", 31 0, L_0x5581303db010;  alias, 1 drivers
v0x5581303c1910_0 .net "reset", 0 0, v0x5581303c27d0_0;  1 drivers
v0x5581303c1a40_0 .net "result", 31 0, v0x5581303b5b40_0;  1 drivers
v0x5581303c1b10_0 .net "result_hi", 31 0, v0x5581303b5440_0;  1 drivers
v0x5581303c1bb0_0 .net "result_lo", 31 0, v0x5581303b5600_0;  1 drivers
v0x5581303c1c50_0 .net "sw", 0 0, L_0x5581303d41f0;  1 drivers
E_0x5581302f50d0/0 .event anyedge, v0x5581303b5210_0, v0x5581303bf0d0_0, v0x5581303c0ec0_0, v0x5581303bfa80_0;
E_0x5581302f50d0/1 .event anyedge, v0x5581303b5520_0, v0x5581303bfb20_0, v0x5581303b85b0_0;
E_0x5581302f50d0 .event/or E_0x5581302f50d0/0, E_0x5581302f50d0/1;
L_0x5581303d3ca0 .part v0x5581303c2640_0, 26, 6;
L_0x5581303d3d40 .part v0x5581303c2640_0, 0, 6;
L_0x5581303d3de0 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf060;
L_0x5581303d3f10 .cmp/eq 32, L_0x5581303d3de0, L_0x7f96b3cdf0a8;
L_0x5581303d40b0 .cmp/eq 6, L_0x5581303d3ca0, L_0x7f96b3cdf0f0;
L_0x5581303d41f0 .cmp/eq 6, L_0x5581303d3ca0, L_0x7f96b3cdf138;
L_0x5581303d42d0 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf180;
L_0x5581303d43c0 .cmp/eq 32, L_0x5581303d42d0, L_0x7f96b3cdf1c8;
L_0x5581303d4580 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf210;
L_0x5581303d4700 .cmp/eq 32, L_0x5581303d4580, L_0x7f96b3cdf258;
L_0x5581303d49a0 .part L_0x5581303d3ca0, 3, 3;
L_0x5581303d4a40 .cmp/eq 3, L_0x5581303d49a0, L_0x7f96b3cdf2a0;
L_0x5581303d4c20 .part L_0x5581303d3ca0, 3, 3;
L_0x5581303d4dd0 .cmp/eq 3, L_0x5581303d4c20, L_0x7f96b3cdf2e8;
L_0x5581303d4fc0 .reduce/nor L_0x5581303d8590;
L_0x5581303d5550 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf330;
L_0x5581303d5680 .cmp/eq 32, L_0x5581303d5550, L_0x7f96b3cdf378;
L_0x5581303d57f0 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf3c0;
L_0x5581303d5980 .cmp/eq 32, L_0x5581303d57f0, L_0x7f96b3cdf408;
L_0x5581303d5af0 .part v0x5581303c2640_0, 20, 1;
L_0x5581303d5890 .concat [ 1 31 0 0], L_0x5581303d5af0, L_0x7f96b3cdf450;
L_0x5581303d5df0 .cmp/eq 32, L_0x5581303d5890, L_0x7f96b3cdf498;
L_0x5581303d6300 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf4e0;
L_0x5581303d63f0 .cmp/eq 32, L_0x5581303d6300, L_0x7f96b3cdf528;
L_0x5581303d6600 .part v0x5581303c2640_0, 0, 6;
L_0x5581303d66a0 .cmp/eq 6, L_0x5581303d6600, L_0x7f96b3cdf570;
L_0x5581303d6a20 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf5b8;
L_0x5581303d6b10 .cmp/eq 32, L_0x5581303d6a20, L_0x7f96b3cdf600;
L_0x5581303d6d40 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf648;
L_0x5581303d6e30 .cmp/eq 32, L_0x5581303d6d40, L_0x7f96b3cdf690;
L_0x5581303d7200 .concat [ 6 26 0 0], L_0x5581303d3ca0, L_0x7f96b3cdf6d8;
L_0x5581303d72f0 .cmp/eq 32, L_0x5581303d7200, L_0x7f96b3cdf720;
L_0x5581303d7540 .part v0x5581303c2640_0, 0, 6;
L_0x5581303d75e0 .cmp/eq 6, L_0x5581303d7540, L_0x7f96b3cdf768;
L_0x5581303d7840 .part v0x5581303c2640_0, 0, 6;
L_0x5581303d78e0 .cmp/eq 6, L_0x5581303d7840, L_0x7f96b3cdf7b0;
L_0x5581303d7c80 .part L_0x5581303d3d40, 3, 2;
L_0x5581303d7d70 .cmp/eq 2, L_0x5581303d7c80, L_0x7f96b3cdf7f8;
L_0x5581303d7ff0 .cmp/eq 6, L_0x5581303d3d40, L_0x7f96b3cdf840;
L_0x5581303d81f0 .cmp/eq 6, L_0x5581303d3d40, L_0x7f96b3cdf888;
L_0x5581303d8650 .cmp/eq 6, L_0x5581303d3d40, L_0x7f96b3cdf8d0;
L_0x5581303d84f0 .cmp/eq 6, L_0x5581303d3d40, L_0x7f96b3cdf918;
L_0x5581303d8d30 .functor MUXZ 1, L_0x7f96b3cdf960, L_0x5581303d5430, L_0x5581303dd060, C4<>;
L_0x5581303d90e0 .part v0x5581303c2640_0, 21, 5;
L_0x5581303d9340 .part v0x5581303c2640_0, 16, 5;
L_0x5581303d9430 .part v0x5581303c2640_0, 11, 5;
L_0x5581303d9650 .part v0x5581303c2640_0, 16, 5;
L_0x5581303d96f0 .functor MUXZ 5, L_0x5581303d9650, L_0x5581303d9430, L_0x558130354950, C4<>;
L_0x5581303d9a10 .functor MUXZ 5, L_0x5581303d96f0, L_0x7f96b3cdf9a8, L_0x5581303d6130, C4<>;
L_0x5581303d9df0 .arith/sum 32, L_0x5581303dc650, L_0x7f96b3cdf9f0;
L_0x5581303da0a0 .functor MUXZ 32, v0x5581303b5b40_0, v0x5581303c2270_0, L_0x55813039a130, C4<>;
L_0x5581303da230 .functor MUXZ 32, L_0x5581303da0a0, v0x5581303b76b0_0, L_0x5581303d8c70, C4<>;
L_0x5581303da570 .functor MUXZ 32, L_0x5581303da230, v0x5581303b6e60_0, L_0x5581303d8740, C4<>;
L_0x5581303da700 .functor MUXZ 32, L_0x5581303da570, L_0x5581303d9df0, L_0x5581303d9cb0, C4<>;
L_0x5581303dc650 .arith/sum 32, v0x5581303b6770_0, L_0x7f96b3cdfb10;
L_0x5581303dc850 .part v0x5581303c2640_0, 15, 1;
L_0x5581303dcac0 .functor MUXZ 16, L_0x7f96b3cdfba0, L_0x7f96b3cdfb58, L_0x5581303dc850, C4<>;
L_0x5581303dcc50 .part v0x5581303c2640_0, 0, 16;
L_0x5581303dced0 .concat [ 16 16 0 0], L_0x5581303dcc50, L_0x5581303dcac0;
S_0x5581303b4800 .scope module, "cpu_alu" "alu" 6 157, 4 1 0, S_0x5581303b44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5581303b4ba0_0 .net *"_ivl_10", 15 0, L_0x5581303dbd50;  1 drivers
L_0x7f96b3cdfac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581303b4ca0_0 .net/2u *"_ivl_14", 15 0, L_0x7f96b3cdfac8;  1 drivers
v0x5581303b4d80_0 .net *"_ivl_17", 15 0, L_0x5581303dbfc0;  1 drivers
v0x5581303b4e40_0 .net *"_ivl_5", 0 0, L_0x5581303db630;  1 drivers
v0x5581303b4f20_0 .net *"_ivl_6", 15 0, L_0x5581303db6d0;  1 drivers
v0x5581303b5050_0 .net *"_ivl_9", 15 0, L_0x5581303dbaa0;  1 drivers
v0x5581303b5130_0 .net "addr_rt", 4 0, L_0x5581303dc2f0;  1 drivers
v0x5581303b5210_0 .var "b_flag", 0 0;
v0x5581303b52d0_0 .net "funct", 5 0, L_0x5581303db590;  1 drivers
v0x5581303b5440_0 .var "hi", 31 0;
v0x5581303b5520_0 .net "instructionword", 31 0, v0x5581303c2640_0;  alias, 1 drivers
v0x5581303b5600_0 .var "lo", 31 0;
v0x5581303b56e0_0 .var "memaddroffset", 31 0;
v0x5581303b57c0_0 .var "multresult", 63 0;
v0x5581303b58a0_0 .net "op1", 31 0, L_0x5581303db140;  alias, 1 drivers
v0x5581303b5980_0 .net "op2", 31 0, L_0x5581303db290;  alias, 1 drivers
v0x5581303b5a60_0 .net "opcode", 5 0, L_0x5581303db4f0;  1 drivers
v0x5581303b5b40_0 .var "result", 31 0;
v0x5581303b5c20_0 .net "shamt", 4 0, L_0x5581303dc1f0;  1 drivers
v0x5581303b5d00_0 .net/s "sign_op1", 31 0, L_0x5581303db140;  alias, 1 drivers
v0x5581303b5dc0_0 .net/s "sign_op2", 31 0, L_0x5581303db290;  alias, 1 drivers
v0x5581303b5e90_0 .net "simmediatedata", 31 0, L_0x5581303dbe30;  1 drivers
v0x5581303b5f50_0 .net "simmediatedatas", 31 0, L_0x5581303dbe30;  alias, 1 drivers
v0x5581303b6040_0 .net "uimmediatedata", 31 0, L_0x5581303dc0b0;  1 drivers
v0x5581303b6100_0 .net "unsign_op1", 31 0, L_0x5581303db140;  alias, 1 drivers
v0x5581303b61c0_0 .net "unsign_op2", 31 0, L_0x5581303db290;  alias, 1 drivers
v0x5581303b62d0_0 .var "unsigned_result", 31 0;
E_0x5581302ce810/0 .event anyedge, v0x5581303b5a60_0, v0x5581303b52d0_0, v0x5581303b5980_0, v0x5581303b5c20_0;
E_0x5581302ce810/1 .event anyedge, v0x5581303b58a0_0, v0x5581303b57c0_0, v0x5581303b5130_0, v0x5581303b5e90_0;
E_0x5581302ce810/2 .event anyedge, v0x5581303b6040_0, v0x5581303b62d0_0;
E_0x5581302ce810 .event/or E_0x5581302ce810/0, E_0x5581302ce810/1, E_0x5581302ce810/2;
L_0x5581303db4f0 .part v0x5581303c2640_0, 26, 6;
L_0x5581303db590 .part v0x5581303c2640_0, 0, 6;
L_0x5581303db630 .part v0x5581303c2640_0, 15, 1;
LS_0x5581303db6d0_0_0 .concat [ 1 1 1 1], L_0x5581303db630, L_0x5581303db630, L_0x5581303db630, L_0x5581303db630;
LS_0x5581303db6d0_0_4 .concat [ 1 1 1 1], L_0x5581303db630, L_0x5581303db630, L_0x5581303db630, L_0x5581303db630;
LS_0x5581303db6d0_0_8 .concat [ 1 1 1 1], L_0x5581303db630, L_0x5581303db630, L_0x5581303db630, L_0x5581303db630;
LS_0x5581303db6d0_0_12 .concat [ 1 1 1 1], L_0x5581303db630, L_0x5581303db630, L_0x5581303db630, L_0x5581303db630;
L_0x5581303db6d0 .concat [ 4 4 4 4], LS_0x5581303db6d0_0_0, LS_0x5581303db6d0_0_4, LS_0x5581303db6d0_0_8, LS_0x5581303db6d0_0_12;
L_0x5581303dbaa0 .part v0x5581303c2640_0, 0, 16;
L_0x5581303dbd50 .concat [ 16 0 0 0], L_0x5581303dbaa0;
L_0x5581303dbe30 .concat [ 16 16 0 0], L_0x5581303dbd50, L_0x5581303db6d0;
L_0x5581303dbfc0 .part v0x5581303c2640_0, 0, 16;
L_0x5581303dc0b0 .concat [ 16 16 0 0], L_0x5581303dbfc0, L_0x7f96b3cdfac8;
L_0x5581303dc1f0 .part v0x5581303c2640_0, 6, 5;
L_0x5581303dc2f0 .part v0x5581303c2640_0, 16, 5;
S_0x5581303b6500 .scope module, "cpu_pc" "pc" 6 231, 7 1 0, S_0x5581303b44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5581303b66b0_0 .net "clk", 0 0, v0x5581303c1f50_0;  alias, 1 drivers
v0x5581303b6770_0 .var "curr_addr", 31 0;
v0x5581303b6850_0 .net "enable", 0 0, L_0x5581303dd1e0;  alias, 1 drivers
v0x5581303b68f0_0 .net "next_addr", 31 0, v0x5581303c0dd0_0;  1 drivers
v0x5581303b69d0_0 .net "reset", 0 0, v0x5581303c27d0_0;  alias, 1 drivers
S_0x5581303b6b80 .scope module, "hi" "hl_reg" 6 184, 8 1 0, S_0x5581303b44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5581303b6d90_0 .net "clk", 0 0, v0x5581303c1f50_0;  alias, 1 drivers
v0x5581303b6e60_0 .var "data", 31 0;
v0x5581303b6f20_0 .net "data_in", 31 0, v0x5581303b5440_0;  alias, 1 drivers
v0x5581303b7020_0 .net "data_out", 31 0, v0x5581303b6e60_0;  alias, 1 drivers
v0x5581303b70e0_0 .net "enable", 0 0, L_0x5581303dc400;  alias, 1 drivers
v0x5581303b71f0_0 .net "reset", 0 0, v0x5581303c27d0_0;  alias, 1 drivers
S_0x5581303b7340 .scope module, "lo" "hl_reg" 6 176, 8 1 0, S_0x5581303b44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5581303b75a0_0 .net "clk", 0 0, v0x5581303c1f50_0;  alias, 1 drivers
v0x5581303b76b0_0 .var "data", 31 0;
v0x5581303b7790_0 .net "data_in", 31 0, v0x5581303b5600_0;  alias, 1 drivers
v0x5581303b7860_0 .net "data_out", 31 0, v0x5581303b76b0_0;  alias, 1 drivers
v0x5581303b7920_0 .net "enable", 0 0, L_0x5581303dc400;  alias, 1 drivers
v0x5581303b7a10_0 .net "reset", 0 0, v0x5581303c27d0_0;  alias, 1 drivers
S_0x5581303b7b80 .scope module, "register" "regfile" 6 123, 9 1 0, S_0x5581303b44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5581303d9e90 .functor BUFZ 32, L_0x5581303daaa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581303daf00 .functor BUFZ 32, L_0x5581303dad20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581303b8a10_2 .array/port v0x5581303b8a10, 2;
L_0x5581303db010 .functor BUFZ 32, v0x5581303b8a10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581303b7ec0_0 .net *"_ivl_0", 31 0, L_0x5581303daaa0;  1 drivers
v0x5581303b7fc0_0 .net *"_ivl_10", 6 0, L_0x5581303dadc0;  1 drivers
L_0x7f96b3cdfa80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581303b80a0_0 .net *"_ivl_13", 1 0, L_0x7f96b3cdfa80;  1 drivers
v0x5581303b8160_0 .net *"_ivl_2", 6 0, L_0x5581303dab40;  1 drivers
L_0x7f96b3cdfa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581303b8240_0 .net *"_ivl_5", 1 0, L_0x7f96b3cdfa38;  1 drivers
v0x5581303b8370_0 .net *"_ivl_8", 31 0, L_0x5581303dad20;  1 drivers
v0x5581303b8450_0 .net "r_clk", 0 0, v0x5581303c1f50_0;  alias, 1 drivers
v0x5581303b84f0_0 .net "r_clk_enable", 0 0, v0x5581303c1ff0_0;  alias, 1 drivers
v0x5581303b85b0_0 .net "read_data1", 31 0, L_0x5581303d9e90;  alias, 1 drivers
v0x5581303b8690_0 .net "read_data2", 31 0, L_0x5581303daf00;  alias, 1 drivers
v0x5581303b8770_0 .net "read_reg1", 4 0, L_0x5581303d90e0;  alias, 1 drivers
v0x5581303b8850_0 .net "read_reg2", 4 0, L_0x5581303d9340;  alias, 1 drivers
v0x5581303b8930_0 .net "register_v0", 31 0, L_0x5581303db010;  alias, 1 drivers
v0x5581303b8a10 .array "registers", 0 31, 31 0;
v0x5581303b8fe0_0 .net "reset", 0 0, v0x5581303c27d0_0;  alias, 1 drivers
v0x5581303b9080_0 .net "write_control", 0 0, L_0x5581303d9ba0;  alias, 1 drivers
v0x5581303b9140_0 .net "write_data", 31 0, L_0x5581303da700;  alias, 1 drivers
v0x5581303b9330_0 .net "write_reg", 4 0, L_0x5581303d9a10;  alias, 1 drivers
L_0x5581303daaa0 .array/port v0x5581303b8a10, L_0x5581303dab40;
L_0x5581303dab40 .concat [ 5 2 0 0], L_0x5581303d90e0, L_0x7f96b3cdfa38;
L_0x5581303dad20 .array/port v0x5581303b8a10, L_0x5581303dadc0;
L_0x5581303dadc0 .concat [ 5 2 0 0], L_0x5581303d9340, L_0x7f96b3cdfa80;
S_0x5581303814b0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f96b3d2b798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581303c2870_0 .net "clk", 0 0, o0x7f96b3d2b798;  0 drivers
o0x7f96b3d2b7c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581303c2910_0 .net "data_address", 31 0, o0x7f96b3d2b7c8;  0 drivers
o0x7f96b3d2b7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581303c29f0_0 .net "data_read", 0 0, o0x7f96b3d2b7f8;  0 drivers
v0x5581303c2a90_0 .var "data_readdata", 31 0;
o0x7f96b3d2b858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581303c2b70_0 .net "data_write", 0 0, o0x7f96b3d2b858;  0 drivers
o0x7f96b3d2b888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581303c2c80_0 .net "data_writedata", 31 0, o0x7f96b3d2b888;  0 drivers
S_0x558130381880 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f96b3d2b9d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581303c2e60_0 .net "instr_address", 31 0, o0x7f96b3d2b9d8;  0 drivers
v0x5581303c2f60_0 .var "instr_readdata", 31 0;
    .scope S_0x558130381cb0;
T_0 ;
    %wait E_0x5581302f6160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %load/vec4 v0x5581303b2490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x5581303b1d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x5581303b27f0_0;
    %ix/getv 4, v0x5581303b2650_0;
    %shiftl 4;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x5581303b27f0_0;
    %ix/getv 4, v0x5581303b2650_0;
    %shiftr 4;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x5581303b27f0_0;
    %ix/getv 4, v0x5581303b2650_0;
    %shiftr/s 4;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x5581303b27f0_0;
    %load/vec4 v0x5581303b2ad0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x5581303b27f0_0;
    %load/vec4 v0x5581303b2ad0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x5581303b27f0_0;
    %load/vec4 v0x5581303b2ad0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x5581303b2730_0;
    %pad/s 64;
    %load/vec4 v0x5581303b27f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5581303b21f0_0, 0, 64;
    %load/vec4 v0x5581303b21f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5581303b1e70_0, 0, 32;
    %load/vec4 v0x5581303b21f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5581303b2030_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x5581303b2ad0_0;
    %pad/u 64;
    %load/vec4 v0x5581303b2b90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5581303b21f0_0, 0, 64;
    %load/vec4 v0x5581303b21f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5581303b1e70_0, 0, 32;
    %load/vec4 v0x5581303b21f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5581303b2030_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b27f0_0;
    %mod/s;
    %store/vec4 v0x5581303b1e70_0, 0, 32;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b27f0_0;
    %div/s;
    %store/vec4 v0x5581303b2030_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %mod;
    %store/vec4 v0x5581303b1e70_0, 0, 32;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %div;
    %store/vec4 v0x5581303b2030_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x5581303b22d0_0;
    %store/vec4 v0x5581303b1e70_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x5581303b22d0_0;
    %store/vec4 v0x5581303b2030_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b27f0_0;
    %add;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %add;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %sub;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %and;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %or;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %xor;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %or;
    %inv;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b27f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2b90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5581303b1bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x5581303b2730_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x5581303b2730_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x5581303b2730_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x5581303b2730_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b27f0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b23b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x5581303b2730_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x5581303b2730_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b1cd0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2950_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2a10_0;
    %and;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2a10_0;
    %or;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5581303b2ad0_0;
    %load/vec4 v0x5581303b2a10_0;
    %xor;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x5581303b2a10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5581303b2ca0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5581303b2730_0;
    %load/vec4 v0x5581303b2890_0;
    %add;
    %store/vec4 v0x5581303b2110_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5581303b2ca0_0;
    %store/vec4 v0x5581303b2570_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5581303932b0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5581303b3580_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5581303b3750_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581303b3810_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x5581303b30f0_0, 0, 16;
    %load/vec4 v0x5581303b3580_0;
    %load/vec4 v0x5581303b3750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b3810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b30f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581303b31b0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x5581303b31b0_0 {0 0 0};
    %load/vec4 v0x5581303b31b0_0;
    %store/vec4 v0x5581303b3290_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5581303b3420_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x5581303b34c0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x5581303b3660_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5581303b38f0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5581303b2f90_0, 0, 6;
    %load/vec4 v0x5581303b38f0_0;
    %load/vec4 v0x5581303b2f90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581303b3290_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5581303b3750_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5581303b3810_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x5581303b3660_0 {0 0 0};
    %load/vec4 v0x5581303b3660_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x5581303b3050_0;
    %load/vec4 v0x5581303b3350_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x5581303b2ed0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5581303b7b80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581303b8a10, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5581303b7b80;
T_3 ;
    %wait E_0x5581302f6800;
    %load/vec4 v0x5581303b8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5581303b84f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5581303b9080_0;
    %load/vec4 v0x5581303b9330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5581303b9140_0;
    %load/vec4 v0x5581303b9330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581303b8a10, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5581303b4800;
T_4 ;
    %wait E_0x5581302ce810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %load/vec4 v0x5581303b5a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x5581303b52d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x5581303b5dc0_0;
    %ix/getv 4, v0x5581303b5c20_0;
    %shiftl 4;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x5581303b5dc0_0;
    %ix/getv 4, v0x5581303b5c20_0;
    %shiftr 4;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x5581303b5dc0_0;
    %ix/getv 4, v0x5581303b5c20_0;
    %shiftr/s 4;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x5581303b5dc0_0;
    %load/vec4 v0x5581303b6100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x5581303b5dc0_0;
    %load/vec4 v0x5581303b6100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x5581303b5dc0_0;
    %load/vec4 v0x5581303b6100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x5581303b5d00_0;
    %pad/s 64;
    %load/vec4 v0x5581303b5dc0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5581303b57c0_0, 0, 64;
    %load/vec4 v0x5581303b57c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5581303b5440_0, 0, 32;
    %load/vec4 v0x5581303b57c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5581303b5600_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x5581303b6100_0;
    %pad/u 64;
    %load/vec4 v0x5581303b61c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5581303b57c0_0, 0, 64;
    %load/vec4 v0x5581303b57c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5581303b5440_0, 0, 32;
    %load/vec4 v0x5581303b57c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5581303b5600_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5dc0_0;
    %mod/s;
    %store/vec4 v0x5581303b5440_0, 0, 32;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5dc0_0;
    %div/s;
    %store/vec4 v0x5581303b5600_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %mod;
    %store/vec4 v0x5581303b5440_0, 0, 32;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %div;
    %store/vec4 v0x5581303b5600_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x5581303b58a0_0;
    %store/vec4 v0x5581303b5440_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x5581303b58a0_0;
    %store/vec4 v0x5581303b5600_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5dc0_0;
    %add;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %add;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %sub;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %and;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %or;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %xor;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %or;
    %inv;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5dc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b61c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x5581303b5130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x5581303b5d00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x5581303b5d00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x5581303b5d00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x5581303b5d00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5dc0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5980_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5581303b5d00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5581303b5d00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303b5210_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b5f50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b6040_0;
    %and;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b6040_0;
    %or;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x5581303b6100_0;
    %load/vec4 v0x5581303b6040_0;
    %xor;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x5581303b6040_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5581303b62d0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x5581303b5d00_0;
    %load/vec4 v0x5581303b5e90_0;
    %add;
    %store/vec4 v0x5581303b56e0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5581303b62d0_0;
    %store/vec4 v0x5581303b5b40_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5581303b7340;
T_5 ;
    %wait E_0x5581302f6800;
    %load/vec4 v0x5581303b7a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581303b76b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5581303b7920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5581303b7790_0;
    %assign/vec4 v0x5581303b76b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5581303b6b80;
T_6 ;
    %wait E_0x5581302f6800;
    %load/vec4 v0x5581303b71f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581303b6e60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5581303b70e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5581303b6f20_0;
    %assign/vec4 v0x5581303b6e60_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5581303b6500;
T_7 ;
    %wait E_0x5581302f6800;
    %load/vec4 v0x5581303b69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5581303b6770_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5581303b6850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5581303b68f0_0;
    %assign/vec4 v0x5581303b6770_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5581303b44e0;
T_8 ;
    %wait E_0x5581302f6800;
    %vpi_call/w 6 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5581303bf9c0_0, v0x5581303bea80_0, v0x5581303c14f0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5581303c11e0_0, v0x5581303c1380_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5581303c10f0_0, v0x5581303c12b0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5581303c15b0_0, v0x5581303c1a40_0, v0x5581303c1770_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5581303c0500_0, v0x5581303c1bb0_0, v0x5581303c1b10_0, v0x5581303bfe20_0, v0x5581303bf690_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "pc=%h", v0x5581303bf000_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5581303b44e0;
T_9 ;
    %wait E_0x5581302f50d0;
    %load/vec4 v0x5581303bed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5581303bf0d0_0;
    %load/vec4 v0x5581303c0ec0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5581303c0dd0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5581303bfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5581303bf0d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5581303bf9c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5581303c0dd0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5581303bfb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5581303c10f0_0;
    %store/vec4 v0x5581303c0dd0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5581303bf0d0_0;
    %store/vec4 v0x5581303c0dd0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5581303b44e0;
T_10 ;
    %wait E_0x5581302f6800;
    %load/vec4 v0x5581303c1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303bef60_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5581303bf000_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5581303bef60_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55813036eb60;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303c1f50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5581303c1f50_0;
    %inv;
    %store/vec4 v0x5581303c1f50_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55813036eb60;
T_12 ;
    %fork t_1, S_0x558130392ee0;
    %jmp t_0;
    .scope S_0x558130392ee0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303c27d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581303c1ff0_0, 0, 1;
    %wait E_0x5581302f6800;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581303c27d0_0, 0, 1;
    %wait E_0x5581302f6800;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581303b3c10_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5581303b3f10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5581303b41b0_0, 0, 5;
    %load/vec4 v0x5581303b3c10_0;
    %store/vec4 v0x5581303b4320_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5581303b3d00_0, 0, 16;
    %load/vec4 v0x5581303b3f10_0;
    %load/vec4 v0x5581303b41b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b4320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b3d00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581303b3de0_0, 0, 32;
    %load/vec4 v0x5581303b3de0_0;
    %store/vec4 v0x5581303c2640_0, 0, 32;
    %load/vec4 v0x5581303b3c10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x5581303c2270_0, 0, 32;
    %wait E_0x5581302f6800;
    %delay 2, 0;
    %load/vec4 v0x5581303c2340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x5581303c2180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 5 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x5581303b3c10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5581303b3c10_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581303b3c10_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5581303b3f10_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x5581303b3b30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5581303b4400_0, 0, 5;
    %load/vec4 v0x5581303b3c10_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5581303b41b0_0, 0, 5;
    %load/vec4 v0x5581303b3c10_0;
    %store/vec4 v0x5581303b4320_0, 0, 5;
    %load/vec4 v0x5581303b3c10_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5581303b40d0_0, 0, 5;
    %load/vec4 v0x5581303b3f10_0;
    %load/vec4 v0x5581303b41b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b4320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b40d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b4400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b3b30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581303b3ff0_0, 0, 32;
    %load/vec4 v0x5581303b3ff0_0;
    %store/vec4 v0x5581303c2640_0, 0, 32;
    %wait E_0x5581302f6800;
    %delay 2, 0;
    %load/vec4 v0x5581303b3c10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5581303b3c10_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581303b3c10_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5581303b3f10_0, 0, 6;
    %load/vec4 v0x5581303b3c10_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5581303b41b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581303b4320_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5581303b3d00_0, 0, 16;
    %load/vec4 v0x5581303b3f10_0;
    %load/vec4 v0x5581303b41b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b4320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581303b3d00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581303b3de0_0, 0, 32;
    %load/vec4 v0x5581303b3de0_0;
    %store/vec4 v0x5581303c2640_0, 0, 32;
    %wait E_0x5581302f6800;
    %delay 2, 0;
    %load/vec4 v0x5581303b3c10_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x5581303b3c10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x5581303b3a30_0, 0, 32;
    %load/vec4 v0x5581303c26e0_0;
    %load/vec4 v0x5581303b3a30_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5581303b3a30_0, v0x5581303c26e0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x5581303b3c10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5581303b3c10_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55813036eb60;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
