[11/05 18:17:44      0s] 
[11/05 18:17:44      0s] Cadence Innovus(TM) Implementation System.
[11/05 18:17:44      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/05 18:17:44      0s] 
[11/05 18:17:44      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[11/05 18:17:44      0s] Options:	
[11/05 18:17:44      0s] Date:		Sun Nov  5 18:17:44 2023
[11/05 18:17:44      0s] Host:		isaserver (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (6cores*6cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[11/05 18:17:44      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/05 18:17:44      0s] 
[11/05 18:17:44      0s] License:
[11/05 18:17:44      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/05 18:17:44      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/05 18:18:25     34s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/05 18:18:25     34s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[11/05 18:18:25     34s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/05 18:18:25     34s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[11/05 18:18:25     34s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[11/05 18:18:25     34s] @(#)CDS: CPE v20.11-s013
[11/05 18:18:25     34s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/05 18:18:25     34s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[11/05 18:18:25     34s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/05 18:18:25     34s] @(#)CDS: RCDB 11.15.0
[11/05 18:18:25     34s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[11/05 18:18:25     34s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC.

[11/05 18:18:25     34s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/05 18:18:28     37s] 
[11/05 18:18:28     37s] **INFO:  MMMC transition support version v31-84 
[11/05 18:18:28     37s] 
[11/05 18:18:28     37s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/05 18:18:28     37s] <CMD> suppressMessage ENCEXT-2799
[11/05 18:18:28     37s] <CMD> win
[11/05 18:18:57     43s] <CMD> set init_design_netlisttype verilog
[11/05 18:18:57     43s] <CMD> set init_design_settop 1
[11/05 18:18:57     43s] <CMD> set init_top_cell IIR
[11/05 18:18:57     43s] <CMD> set init_verilog ../netlist/iir.v
[11/05 18:18:57     43s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[11/05 18:18:57     43s] <CMD> set init_gnd_net VSS
[11/05 18:18:57     43s] <CMD> set init_pwr_net VDD
[11/05 18:19:04     44s] <CMD> set init_mmmc_file mmm_design.tcl
[11/05 18:19:04     44s] <CMD> init_design
[11/05 18:19:04     44s] #% Begin Load MMMC data ... (date=11/05 18:19:04, mem=570.5M)
[11/05 18:19:04     44s] #% End Load MMMC data ... (date=11/05 18:19:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=570.7M, current mem=570.7M)
[11/05 18:19:04     44s] 
[11/05 18:19:04     44s] Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[11/05 18:19:04     44s] Set DBUPerIGU to M2 pitch 380.
[11/05 18:19:04     44s] 
[11/05 18:19:04     44s] viaInitial starts at Sun Nov  5 18:19:04 2023
viaInitial ends at Sun Nov  5 18:19:04 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/05 18:19:04     44s] Loading view definition file from mmm_design.tcl
[11/05 18:19:04     44s] Reading MY_LIBSET timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[11/05 18:19:06     46s] **ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
[11/05 18:19:07     47s] Ending "PreSetAnalysisView" (total cpu=0:00:02.3, real=0:00:03.0, peak res=659.0M, current mem=584.8M)
[11/05 18:19:07     47s] *** End library_loading (cpu=0.04min, real=0.05min, mem=13.0M, fe_cpu=0.79min, fe_real=1.38min, fe_mem=780.4M) ***
[11/05 18:19:07     47s] #% Begin Load netlist data ... (date=11/05 18:19:07, mem=584.8M)
[11/05 18:19:07     47s] *** Begin netlist parsing (mem=780.4M) ***
[11/05 18:19:07     47s] Created 134 new cells from 1 timing libraries.
[11/05 18:19:07     47s] Reading netlist ...
[11/05 18:19:07     47s] Backslashed names will retain backslash and a trailing blank character.
[11/05 18:19:07     47s] Reading verilog netlist '../netlist/iir.v'
[11/05 18:19:07     47s] 
[11/05 18:19:07     47s] *** Memory Usage v#2 (Current mem = 780.449M, initial mem = 272.285M) ***
[11/05 18:19:07     47s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=780.4M) ***
[11/05 18:19:07     47s] #% End Load netlist data ... (date=11/05 18:19:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=589.6M, current mem=589.6M)
[11/05 18:19:07     47s] Set top cell to IIR.
[11/05 18:19:07     47s] Hooked 134 DB cells to tlib cells.
[11/05 18:19:07     47s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=596.4M, current mem=596.4M)
[11/05 18:19:07     47s] Starting recursive module instantiation check.
[11/05 18:19:07     47s] No recursion found.
[11/05 18:19:07     47s] Building hierarchical netlist for Cell IIR ...
[11/05 18:19:08     47s] *** Netlist is unique.
[11/05 18:19:08     47s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[11/05 18:19:08     47s] ** info: there are 139 modules.
[11/05 18:19:08     47s] ** info: there are 1074 stdCell insts.
[11/05 18:19:08     47s] 
[11/05 18:19:08     47s] *** Memory Usage v#2 (Current mem = 821.875M, initial mem = 272.285M) ***
[11/05 18:19:08     47s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/05 18:19:08     47s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/05 18:19:08     47s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/05 18:19:08     47s] Set Default Net Delay as 1000 ps.
[11/05 18:19:08     47s] Set Default Net Load as 0.5 pF. 
[11/05 18:19:08     47s] Set Default Input Pin Transition as 0.1 ps.
[11/05 18:19:09     48s] Extraction setup Started 
[11/05 18:19:09     48s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/05 18:19:09     48s] Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[11/05 18:19:09     48s] Cap table was created using Encounter 08.10-p004_1.
[11/05 18:19:09     48s] Process name: master_techFreePDK45.
[11/05 18:19:09     48s] Importing multi-corner RC tables ... 
[11/05 18:19:09     48s] Summary of Active RC-Corners : 
[11/05 18:19:09     48s]  
[11/05 18:19:09     48s]  Analysis View: MyAnView
[11/05 18:19:09     48s]     RC-Corner Name        : my_rc
[11/05 18:19:09     48s]     RC-Corner Index       : 0
[11/05 18:19:09     48s]     RC-Corner Temperature : 25 Celsius
[11/05 18:19:09     48s]     RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[11/05 18:19:09     48s]     RC-Corner PreRoute Res Factor         : 1
[11/05 18:19:09     48s]     RC-Corner PreRoute Cap Factor         : 1
[11/05 18:19:09     48s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/05 18:19:09     48s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/05 18:19:09     48s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/05 18:19:09     48s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/05 18:19:09     48s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/05 18:19:09     48s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/05 18:19:09     48s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/05 18:19:09     48s] LayerId::1 widthSet size::4
[11/05 18:19:09     48s] LayerId::2 widthSet size::4
[11/05 18:19:09     48s] LayerId::3 widthSet size::4
[11/05 18:19:09     48s] LayerId::4 widthSet size::4
[11/05 18:19:09     48s] LayerId::5 widthSet size::4
[11/05 18:19:09     48s] LayerId::6 widthSet size::4
[11/05 18:19:09     48s] LayerId::7 widthSet size::4
[11/05 18:19:09     48s] LayerId::8 widthSet size::4
[11/05 18:19:09     48s] LayerId::9 widthSet size::4
[11/05 18:19:09     48s] LayerId::10 widthSet size::3
[11/05 18:19:09     48s] Updating RC grid for preRoute extraction ...
[11/05 18:19:09     48s] Initializing multi-corner capacitance tables ... 
[11/05 18:19:09     48s] Initializing multi-corner resistance tables ...
[11/05 18:19:09     48s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:19:09     48s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:19:09     48s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/05 18:19:09     48s] *Info: initialize multi-corner CTS.
[11/05 18:19:09     49s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=817.0M, current mem=617.4M)
[11/05 18:19:10     49s] Reading timing constraints file '../netlist/myiir.sdc' ...
[11/05 18:19:10     49s] Current (total cpu=0:00:49.5, real=0:01:26, peak res=819.4M, current mem=819.4M)
[11/05 18:19:10     49s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../netlist/myiir.sdc, Line 8).
[11/05 18:19:10     49s] 
[11/05 18:19:10     49s] INFO (CTE): Reading of timing constraints file ../netlist/myiir.sdc completed, with 1 WARNING
[11/05 18:19:10     49s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=841.6M, current mem=841.6M)
[11/05 18:19:10     49s] Current (total cpu=0:00:49.7, real=0:01:26, peak res=841.6M, current mem=841.6M)
[11/05 18:19:10     49s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:19:10     49s] Creating Cell Server ...(0, 1, 1, 1)
[11/05 18:19:10     49s] Summary for sequential cells identification: 
[11/05 18:19:10     49s]   Identified SBFF number: 16
[11/05 18:19:10     49s]   Identified MBFF number: 0
[11/05 18:19:10     49s]   Identified SB Latch number: 0
[11/05 18:19:10     49s]   Identified MB Latch number: 0
[11/05 18:19:10     49s]   Not identified SBFF number: 0
[11/05 18:19:10     49s]   Not identified MBFF number: 0
[11/05 18:19:10     49s]   Not identified SB Latch number: 0
[11/05 18:19:10     49s]   Not identified MB Latch number: 0
[11/05 18:19:10     49s]   Number of sequential cells which are not FFs: 13
[11/05 18:19:10     49s] Total number of combinational cells: 99
[11/05 18:19:10     49s] Total number of sequential cells: 29
[11/05 18:19:10     49s] Total number of tristate cells: 6
[11/05 18:19:10     49s] Total number of level shifter cells: 0
[11/05 18:19:10     49s] Total number of power gating cells: 0
[11/05 18:19:10     49s] Total number of isolation cells: 0
[11/05 18:19:10     49s] Total number of power switch cells: 0
[11/05 18:19:10     49s] Total number of pulse generator cells: 0
[11/05 18:19:10     49s] Total number of always on buffers: 0
[11/05 18:19:10     49s] Total number of retention cells: 0
[11/05 18:19:10     49s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[11/05 18:19:10     49s] Total number of usable buffers: 9
[11/05 18:19:10     49s] List of unusable buffers:
[11/05 18:19:10     49s] Total number of unusable buffers: 0
[11/05 18:19:10     49s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[11/05 18:19:10     49s] Total number of usable inverters: 6
[11/05 18:19:10     49s] List of unusable inverters:
[11/05 18:19:10     49s] Total number of unusable inverters: 0
[11/05 18:19:10     49s] List of identified usable delay cells:
[11/05 18:19:10     49s] Total number of identified usable delay cells: 0
[11/05 18:19:10     49s] List of identified unusable delay cells:
[11/05 18:19:10     49s] Total number of identified unusable delay cells: 0
[11/05 18:19:10     49s] Creating Cell Server, finished. 
[11/05 18:19:10     49s] 
[11/05 18:19:10     49s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/05 18:19:10     49s] Deleting Cell Server ...
[11/05 18:19:10     49s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=863.3M, current mem=863.3M)
[11/05 18:19:10     49s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:19:10     49s] Summary for sequential cells identification: 
[11/05 18:19:10     49s]   Identified SBFF number: 16
[11/05 18:19:10     49s]   Identified MBFF number: 0
[11/05 18:19:10     49s]   Identified SB Latch number: 0
[11/05 18:19:10     49s]   Identified MB Latch number: 0
[11/05 18:19:10     49s]   Not identified SBFF number: 0
[11/05 18:19:10     49s]   Not identified MBFF number: 0
[11/05 18:19:10     49s]   Not identified SB Latch number: 0
[11/05 18:19:10     49s]   Not identified MB Latch number: 0
[11/05 18:19:10     49s]   Number of sequential cells which are not FFs: 13
[11/05 18:19:10     49s]  Visiting view : MyAnView
[11/05 18:19:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:19:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:19:10     49s]  Visiting view : MyAnView
[11/05 18:19:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:19:10     49s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:19:10     49s]  Setting StdDelay to 10.10
[11/05 18:19:10     49s] Creating Cell Server, finished. 
[11/05 18:19:10     49s] 
[11/05 18:19:10     49s] #% Begin Load MMMC data ... (date=11/05 18:19:10, mem=863.4M)
[11/05 18:19:10     49s] #% End Load MMMC data ... (date=11/05 18:19:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=863.5M, current mem=863.5M)
[11/05 18:19:11     49s] 
[11/05 18:19:11     49s] *** Summary of all messages that are not suppressed in this session:
[11/05 18:19:11     49s] Severity  ID               Count  Summary                                  
[11/05 18:19:11     49s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/05 18:19:11     49s] ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
[11/05 18:19:11     49s] ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
[11/05 18:19:11     49s] ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
[11/05 18:19:11     49s] *** Message Summary: 1 warning(s), 6 error(s)
[11/05 18:19:11     49s] 
[11/05 18:19:27     52s] <CMD> getIoFlowFlag
[11/05 18:20:22     60s] <CMD> getIoFlowFlag
[11/05 18:20:54     67s] <CMD> setIoFlowFlag 0
[11/05 18:20:54     67s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5 5 5 5
[11/05 18:20:54     67s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/05 18:20:54     67s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/05 18:20:54     67s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/05 18:20:54     67s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/05 18:20:54     67s] <CMD> uiSetTool select
[11/05 18:20:54     67s] <CMD> getIoFlowFlag
[11/05 18:20:54     67s] <CMD> fit
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingOffset 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingThreshold 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingLayers {}
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingOffset 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingThreshold 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingLayers {}
[11/05 18:21:04     69s] <CMD> set sprCreateIeStripeWidth 10.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeStripeWidth 10.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingOffset 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingThreshold 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeRingLayers {}
[11/05 18:21:04     69s] <CMD> set sprCreateIeStripeWidth 10.0
[11/05 18:21:04     69s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/05 18:22:20     85s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/05 18:22:20     85s] The ring targets are set to core/block ring wires.
[11/05 18:22:20     85s] addRing command will consider rows while creating rings.
[11/05 18:22:20     85s] addRing command will disallow rings to go over rows.
[11/05 18:22:20     85s] addRing command will ignore shorts while creating rings.
[11/05 18:22:20     85s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/05 18:22:20     85s] 
[11/05 18:22:20     85s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1135.8M)
[11/05 18:22:20     85s] Ring generation is complete.
[11/05 18:22:20     85s] vias are now being generated.
[11/05 18:22:20     85s] addRing created 8 wires.
[11/05 18:22:20     85s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/05 18:22:20     85s] +--------+----------------+----------------+
[11/05 18:22:20     85s] |  Layer |     Created    |     Deleted    |
[11/05 18:22:20     85s] +--------+----------------+----------------+
[11/05 18:22:20     85s] | metal1 |        4       |       NA       |
[11/05 18:22:20     85s] |  via1  |        8       |        0       |
[11/05 18:22:20     85s] | metal2 |        4       |       NA       |
[11/05 18:22:20     85s] +--------+----------------+----------------+
[11/05 18:23:58    112s] <CMD> clearGlobalNets
[11/05 18:23:58    112s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[11/05 18:23:58    112s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[11/05 18:24:56    128s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/05 18:24:56    128s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[11/05 18:24:56    128s] *** Begin SPECIAL ROUTE on Sun Nov  5 18:24:56 2023 ***
[11/05 18:24:56    128s] SPECIAL ROUTE ran on directory: /home/isa01_2023_2024/marco/lab1-filters/innovus
[11/05 18:24:56    128s] SPECIAL ROUTE ran on machine: isaserver (Linux 3.10.0-1160.81.1.el7.x86_64 x86_64 1.99Ghz)
[11/05 18:24:56    128s] 
[11/05 18:24:56    128s] Begin option processing ...
[11/05 18:24:56    128s] srouteConnectPowerBump set to false
[11/05 18:24:56    128s] routeSelectNet set to "VDD VSS"
[11/05 18:24:56    128s] routeSpecial set to true
[11/05 18:24:56    128s] srouteBlockPin set to "useLef"
[11/05 18:24:56    128s] srouteBottomLayerLimit set to 1
[11/05 18:24:56    128s] srouteBottomTargetLayerLimit set to 1
[11/05 18:24:56    128s] srouteConnectConverterPin set to false
[11/05 18:24:56    128s] srouteCrossoverViaBottomLayer set to 1
[11/05 18:24:56    128s] srouteCrossoverViaTopLayer set to 10
[11/05 18:24:56    128s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/05 18:24:56    128s] srouteFollowCorePinEnd set to 3
[11/05 18:24:56    128s] srouteJogControl set to "preferWithChanges differentLayer"
[11/05 18:24:56    128s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/05 18:24:56    128s] sroutePadPinAllPorts set to true
[11/05 18:24:56    128s] sroutePreserveExistingRoutes set to true
[11/05 18:24:56    128s] srouteRoutePowerBarPortOnBothDir set to true
[11/05 18:24:56    128s] srouteStopBlockPin set to "nearestTarget"
[11/05 18:24:56    128s] srouteTopLayerLimit set to 10
[11/05 18:24:56    128s] srouteTopTargetLayerLimit set to 10
[11/05 18:24:56    128s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2259.00 megs.
[11/05 18:24:56    128s] 
[11/05 18:24:56    128s] Reading DB technology information...
[11/05 18:24:56    128s] Finished reading DB technology information.
[11/05 18:24:56    128s] Reading floorplan and netlist information...
[11/05 18:24:56    128s] Finished reading floorplan and netlist information.
[11/05 18:24:56    128s] Read in 20 layers, 10 routing layers, 1 overlap layer
[11/05 18:24:56    128s] Read in 134 macros, 33 used
[11/05 18:24:56    128s] Read in 33 components
[11/05 18:24:56    128s]   33 core components: 33 unplaced, 0 placed, 0 fixed
[11/05 18:24:56    128s] Read in 54 logical pins
[11/05 18:24:56    128s] Read in 54 nets
[11/05 18:24:56    128s] Read in 2 special nets, 2 routed
[11/05 18:24:56    128s] Read in 66 terminals
[11/05 18:24:56    128s] 2 nets selected.
[11/05 18:24:56    128s] 
[11/05 18:24:56    128s] Begin power routing ...
[11/05 18:24:56    128s] #create default rule from bind_ndr_rule rule=0x7f8cdbee77c0 0x7f8cbdf94018
[11/05 18:24:57    129s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/05 18:24:57    129s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/05 18:24:57    129s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/05 18:24:57    129s] Type 'man IMPSR-1256' for more detail.
[11/05 18:24:57    129s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/05 18:24:57    129s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/05 18:24:57    129s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/05 18:24:57    129s] Type 'man IMPSR-1256' for more detail.
[11/05 18:24:57    129s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/05 18:24:57    129s] CPU time for FollowPin 0 seconds
[11/05 18:24:57    129s] CPU time for FollowPin 0 seconds
[11/05 18:24:57    129s]   Number of IO ports routed: 0
[11/05 18:24:57    129s]   Number of Block ports routed: 0
[11/05 18:24:57    129s]   Number of Stripe ports routed: 0
[11/05 18:24:57    129s]   Number of Core ports routed: 80
[11/05 18:24:57    129s]   Number of Pad ports routed: 0
[11/05 18:24:57    129s]   Number of Power Bump ports routed: 0
[11/05 18:24:57    129s]   Number of Followpin connections: 40
[11/05 18:24:57    129s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2281.00 megs.
[11/05 18:24:57    129s] 
[11/05 18:24:57    129s] 
[11/05 18:24:57    129s] 
[11/05 18:24:57    129s]  Begin updating DB with routing results ...
[11/05 18:24:57    129s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/05 18:24:57    129s] Pin and blockage extraction finished
[11/05 18:24:57    129s] 
[11/05 18:24:57    129s] sroute created 120 wires.
[11/05 18:24:57    129s] ViaGen created 80 vias, deleted 0 via to avoid violation.
[11/05 18:24:57    129s] +--------+----------------+----------------+
[11/05 18:24:57    129s] |  Layer |     Created    |     Deleted    |
[11/05 18:24:57    129s] +--------+----------------+----------------+
[11/05 18:24:57    129s] | metal1 |       120      |       NA       |
[11/05 18:24:57    129s] |  via1  |       80       |        0       |
[11/05 18:24:57    129s] +--------+----------------+----------------+
[11/05 18:25:31    137s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[11/05 18:26:20    151s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/05 18:26:20    151s] <CMD> setEndCapMode -reset
[11/05 18:26:20    151s] <CMD> setEndCapMode -boundary_tap false
[11/05 18:26:20    151s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/05 18:26:20    151s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/05 18:26:20    151s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
[11/05 18:26:20    151s] <CMD> setPlaceMode -reset
[11/05 18:26:20    151s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/05 18:26:37    155s] <CMD> getCTSMode -engine -quiet
[11/05 18:27:32    171s] <CMD> getCTSMode -engine -quiet
[11/05 18:28:28    186s] <CMD> setDesignMode -process 45
[11/05 18:28:28    186s] ##  Process: 45            (User Set)               
[11/05 18:28:28    186s] ##     Node: (not set)                           
[11/05 18:28:28    186s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/05 18:28:28    186s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[11/05 18:28:28    186s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/05 18:28:28    186s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[11/05 18:28:28    186s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[11/05 18:28:28    186s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[11/05 18:29:48    207s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/05 18:29:48    207s] <CMD> setEndCapMode -reset
[11/05 18:29:48    207s] <CMD> setEndCapMode -boundary_tap false
[11/05 18:29:48    207s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} -maxAllowedDelay 1
[11/05 18:29:49    207s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/05 18:29:49    207s] <CMD> setEndCapMode -reset
[11/05 18:29:49    207s] <CMD> setEndCapMode -boundary_tap false
[11/05 18:29:49    207s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} -maxAllowedDelay 1
[11/05 18:29:51    208s] <CMD> setPlaceMode -fp false
[11/05 18:29:51    208s] <CMD> place_design
[11/05 18:29:51    208s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 59, percentage of missing scan cell = 0.00% (0 / 59)
[11/05 18:29:52    208s] 
[11/05 18:29:52    208s] pdi colorize_geometry "" ""
[11/05 18:29:52    208s] 
[11/05 18:29:52    208s] ### Time Record (colorize_geometry) is installed.
[11/05 18:29:52    208s] #Start colorize_geometry on Sun Nov  5 18:29:52 2023
[11/05 18:29:52    208s] #
[11/05 18:29:52    208s] ### Time Record (Pre Callback) is installed.
[11/05 18:29:52    208s] ### Time Record (Pre Callback) is uninstalled.
[11/05 18:29:52    208s] ### Time Record (DB Import) is installed.
[11/05 18:29:52    208s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[11/05 18:29:52    208s] ### Time Record (DB Import) is uninstalled.
[11/05 18:29:52    208s] ### Time Record (DB Export) is installed.
[11/05 18:29:52    208s] Extracting standard cell pins and blockage ...... 
[11/05 18:29:52    208s] Pin and blockage extraction finished
[11/05 18:29:52    208s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1 halo=0
[11/05 18:29:52    208s] ### Time Record (DB Export) is uninstalled.
[11/05 18:29:52    208s] ### Time Record (Post Callback) is installed.
[11/05 18:29:52    208s] ### Time Record (Post Callback) is uninstalled.
[11/05 18:29:52    208s] #
[11/05 18:29:52    208s] #colorize_geometry statistics:
[11/05 18:29:52    208s] #Cpu time = 00:00:00
[11/05 18:29:52    208s] #Elapsed time = 00:00:00
[11/05 18:29:52    208s] #Increased memory = -8.92 (MB)
[11/05 18:29:52    208s] #Total memory = 949.39 (MB)
[11/05 18:29:52    208s] #Peak memory = 960.51 (MB)
[11/05 18:29:52    208s] #Number of warnings = 0
[11/05 18:29:52    208s] #Total number of warnings = 0
[11/05 18:29:52    208s] #Number of fails = 0
[11/05 18:29:52    208s] #Total number of fails = 0
[11/05 18:29:52    208s] #Complete colorize_geometry on Sun Nov  5 18:29:52 2023
[11/05 18:29:52    208s] #
[11/05 18:29:52    208s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[11/05 18:29:52    208s] ### Time Record (colorize_geometry) is uninstalled.
[11/05 18:29:52    208s] ### 
[11/05 18:29:52    208s] ###   Scalability Statistics
[11/05 18:29:52    208s] ### 
[11/05 18:29:52    208s] ### ------------------------+----------------+----------------+----------------+
[11/05 18:29:52    208s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/05 18:29:52    208s] ### ------------------------+----------------+----------------+----------------+
[11/05 18:29:52    208s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/05 18:29:52    208s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/05 18:29:52    208s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/05 18:29:52    208s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/05 18:29:52    208s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/05 18:29:52    208s] ### ------------------------+----------------+----------------+----------------+
[11/05 18:29:52    208s] ### 
[11/05 18:29:52    208s] *** Starting placeDesign default flow ***
[11/05 18:29:52    208s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:29:52    208s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=1145.7M
[11/05 18:29:52    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=1145.7M
[11/05 18:29:52    208s] *** Start deleteBufferTree ***
[11/05 18:29:52    209s] Info: Detect buffers to remove automatically.
[11/05 18:29:52    209s] Analyzing netlist ...
[11/05 18:29:52    209s] Updating netlist
[11/05 18:29:53    209s] AAE DB initialization (MEM=1160.03 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/05 18:29:53    209s] siFlow : Timing analysis mode is single, using late cdB files
[11/05 18:29:53    209s] Start AAE Lib Loading. (MEM=1160.03)
[11/05 18:29:53    209s] End AAE Lib Loading. (MEM=1169.57 CPU=0:00:00.0 Real=0:00:00.0)
[11/05 18:29:53    209s] 
[11/05 18:29:53    209s] *summary: 69 instances (buffers/inverters) removed
[11/05 18:29:53    209s] *** Finish deleteBufferTree (0:00:01.3) ***
[11/05 18:29:53    209s] Deleting Cell Server ...
[11/05 18:29:53    209s] **INFO: Enable pre-place timing setting for timing analysis
[11/05 18:29:53    209s] Set Using Default Delay Limit as 101.
[11/05 18:29:53    209s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/05 18:29:53    209s] Set Default Net Delay as 0 ps.
[11/05 18:29:53    209s] Set Default Net Load as 0 pF. 
[11/05 18:29:53    210s] **INFO: Analyzing IO path groups for slack adjustment
[11/05 18:29:53    210s] Effort level <high> specified for reg2reg_tmp.25464 path_group
[11/05 18:29:53    210s] #################################################################################
[11/05 18:29:53    210s] # Design Stage: PreRoute
[11/05 18:29:53    210s] # Design Name: IIR
[11/05 18:29:53    210s] # Design Mode: 45nm
[11/05 18:29:53    210s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:29:53    210s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:29:53    210s] # Signoff Settings: SI Off 
[11/05 18:29:53    210s] #################################################################################
[11/05 18:29:53    210s] Calculate delays in Single mode...
[11/05 18:29:53    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 1169.6M, InitMEM = 1169.6M)
[11/05 18:29:53    210s] Start delay calculation (fullDC) (1 T). (MEM=1169.57)
[11/05 18:29:53    210s] End AAE Lib Interpolated Model. (MEM=1181.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:29:54    210s] First Iteration Infinite Tw... 
[11/05 18:29:54    211s] Total number of fetched objects 1204
[11/05 18:29:54    211s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:29:54    211s] End delay calculation. (MEM=1198.16 CPU=0:00:00.8 REAL=0:00:00.0)
[11/05 18:29:55    211s] End delay calculation (fullDC). (MEM=1171.08 CPU=0:00:01.1 REAL=0:00:02.0)
[11/05 18:29:55    211s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 1171.1M) ***
[11/05 18:29:55    211s] **INFO: Disable pre-place timing setting for timing analysis
[11/05 18:29:55    211s] Set Using Default Delay Limit as 1000.
[11/05 18:29:55    211s] Set Default Net Delay as 1000 ps.
[11/05 18:29:55    211s] Set Default Net Load as 0.5 pF. 
[11/05 18:29:55    211s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/05 18:29:55    211s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1161.6M
[11/05 18:29:55    211s] Deleted 0 physical inst  (cell - / prefix -).
[11/05 18:29:55    211s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1161.6M
[11/05 18:29:55    211s] INFO: #ExclusiveGroups=0
[11/05 18:29:55    211s] INFO: There are no Exclusive Groups.
[11/05 18:29:55    211s] *** Starting "NanoPlace(TM) placement v#15 (mem=1161.6M)" ...
[11/05 18:29:55    211s] Wait...
[11/05 18:29:56    212s] *** Build Buffered Sizing Timing Model
[11/05 18:29:56    212s] (cpu=0:00:00.8 mem=1169.6M) ***
[11/05 18:29:56    212s] *** Build Virtual Sizing Timing Model
[11/05 18:29:56    212s] (cpu=0:00:00.9 mem=1169.6M) ***
[11/05 18:29:56    212s] No user-set net weight.
[11/05 18:29:56    212s] Net fanout histogram:
[11/05 18:29:56    212s] 2		: 607 (52.8%) nets
[11/05 18:29:56    212s] 3		: 302 (26.3%) nets
[11/05 18:29:56    212s] 4     -	14	: 232 (20.2%) nets
[11/05 18:29:56    212s] 15    -	39	: 6 (0.5%) nets
[11/05 18:29:56    212s] 40    -	79	: 2 (0.2%) nets
[11/05 18:29:56    212s] 80    -	159	: 0 (0.0%) nets
[11/05 18:29:56    212s] 160   -	319	: 0 (0.0%) nets
[11/05 18:29:56    212s] 320   -	639	: 0 (0.0%) nets
[11/05 18:29:56    212s] 640   -	1279	: 0 (0.0%) nets
[11/05 18:29:56    212s] 1280  -	2559	: 0 (0.0%) nets
[11/05 18:29:56    212s] 2560  -	5119	: 0 (0.0%) nets
[11/05 18:29:56    212s] 5120+		: 0 (0.0%) nets
[11/05 18:29:56    212s] no activity file in design. spp won't run.
[11/05 18:29:56    212s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/05 18:29:56    212s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/05 18:29:56    212s] Define the scan chains before using this option.
[11/05 18:29:56    212s] Type 'man IMPSP-9042' for more detail.
[11/05 18:29:56    212s] z: 2, totalTracks: 1
[11/05 18:29:56    212s] z: 4, totalTracks: 1
[11/05 18:29:56    212s] z: 6, totalTracks: 1
[11/05 18:29:56    212s] z: 8, totalTracks: 1
[11/05 18:29:56    212s] #spOpts: N=45 
[11/05 18:29:56    212s] # Building IIR llgBox search-tree.
[11/05 18:29:56    212s] #std cell=1006 (0 fixed + 1006 movable) #buf cell=0 #inv cell=96 #block=0 (0 floating + 0 preplaced)
[11/05 18:29:56    212s] #ioInst=0 #net=1149 #term=3756 #term/net=3.27, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=50
[11/05 18:29:56    212s] stdCell: 1006 single + 0 double + 0 multi
[11/05 18:29:56    212s] Total standard cell length = 1.2464 (mm), area = 0.0017 (mm^2)
[11/05 18:29:56    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1169.6M
[11/05 18:29:56    212s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1169.6M
[11/05 18:29:56    212s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:29:56    212s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1169.6M
[11/05 18:29:56    212s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.012, MEM:1201.6M
[11/05 18:29:56    212s] Use non-trimmed site array because memory saving is not enough.
[11/05 18:29:56    212s] SiteArray: non-trimmed site array dimensions = 39 x 290
[11/05 18:29:56    212s] SiteArray: use 81,920 bytes
[11/05 18:29:56    212s] SiteArray: current memory after site array memory allocation 1201.7M
[11/05 18:29:56    212s] SiteArray: FP blocked sites are writable
[11/05 18:29:56    212s] Estimated cell power/ground rail width = 0.197 um
[11/05 18:29:56    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:29:56    212s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF: Starting pre-place ADS at level 1, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1201.7M
[11/05 18:29:56    212s] ADSU 0.580 -> 0.580. GS 11.200
[11/05 18:29:56    212s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.006, MEM:1201.7M
[11/05 18:29:56    212s] Average module density = 0.580.
[11/05 18:29:56    212s] Density for the design = 0.580.
[11/05 18:29:56    212s]        = stdcell_area 6560 sites (1745 um^2) / alloc_area 11310 sites (3008 um^2).
[11/05 18:29:56    212s] Pin Density = 0.3321.
[11/05 18:29:56    212s]             = total # of pins 3756 / total area 11310.
[11/05 18:29:56    212s] OPERPROF: Starting spMPad at level 1, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:   Starting spContextMPad at level 2, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1201.7M
[11/05 18:29:56    212s] Initial padding reaches pin density 0.423 for top
[11/05 18:29:56    212s] InitPadU 0.580 -> 0.950 for top
[11/05 18:29:56    212s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1201.7M
[11/05 18:29:56    212s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1201.7M
[11/05 18:29:56    212s] === lastAutoLevel = 7 
[11/05 18:29:56    212s] OPERPROF: Starting spInitNetWt at level 1, MEM:1201.7M
[11/05 18:29:56    212s] 0 delay mode for cte enabled initNetWt.
[11/05 18:29:56    212s] no activity file in design. spp won't run.
[11/05 18:29:56    212s] [spp] 0
[11/05 18:29:56    212s] [adp] 0:1:1:3
[11/05 18:29:56    212s] 0 delay mode for cte disabled initNetWt.
[11/05 18:29:56    212s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.220, REAL:0.235, MEM:1199.7M
[11/05 18:29:56    212s] Clock gating cells determined by native netlist tracing.
[11/05 18:29:56    212s] no activity file in design. spp won't run.
[11/05 18:29:56    212s] no activity file in design. spp won't run.
[11/05 18:29:56    212s] Effort level <high> specified for reg2reg path_group
[11/05 18:29:56    212s] OPERPROF: Starting npMain at level 1, MEM:1199.7M
[11/05 18:29:57    212s] OPERPROF:   Starting npPlace at level 2, MEM:1199.7M
[11/05 18:29:57    212s] Iteration  1: Total net bbox = 1.057e-11 (3.63e-12 6.94e-12)
[11/05 18:29:57    212s]               Est.  stn bbox = 1.155e-11 (3.86e-12 7.70e-12)
[11/05 18:29:57    212s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.7M
[11/05 18:29:57    212s] Iteration  2: Total net bbox = 1.057e-11 (3.63e-12 6.94e-12)
[11/05 18:29:57    212s]               Est.  stn bbox = 1.155e-11 (3.86e-12 7.70e-12)
[11/05 18:29:57    212s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1178.7M
[11/05 18:29:57    212s] exp_mt_sequential is set from setPlaceMode option to 1
[11/05 18:29:57    212s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/05 18:29:57    212s] place_exp_mt_interval set to default 32
[11/05 18:29:57    212s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/05 18:29:57    213s] Iteration  3: Total net bbox = 7.807e+00 (3.97e+00 3.83e+00)
[11/05 18:29:57    213s]               Est.  stn bbox = 8.759e+00 (4.46e+00 4.30e+00)
[11/05 18:29:57    213s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1181.5M
[11/05 18:29:57    213s] Total number of setup views is 1.
[11/05 18:29:57    213s] Total number of active setup views is 1.
[11/05 18:29:57    213s] Active setup views:
[11/05 18:29:57    213s]     MyAnView
[11/05 18:29:58    213s] Iteration  4: Total net bbox = 4.134e+03 (1.89e+03 2.25e+03)
[11/05 18:29:58    213s]               Est.  stn bbox = 4.824e+03 (2.18e+03 2.64e+03)
[11/05 18:29:58    213s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1181.5M
[11/05 18:30:00    215s] Iteration  5: Total net bbox = 6.038e+03 (2.64e+03 3.40e+03)
[11/05 18:30:00    215s]               Est.  stn bbox = 7.098e+03 (3.08e+03 4.02e+03)
[11/05 18:30:00    215s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1181.5M
[11/05 18:30:00    215s] OPERPROF:   Finished npPlace at level 2, CPU:2.170, REAL:2.587, MEM:1181.5M
[11/05 18:30:00    215s] OPERPROF: Finished npMain at level 1, CPU:2.180, REAL:3.602, MEM:1181.5M
[11/05 18:30:00    215s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1181.5M
[11/05 18:30:00    215s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:30:00    215s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1181.5M
[11/05 18:30:00    215s] OPERPROF: Starting npMain at level 1, MEM:1181.5M
[11/05 18:30:00    215s] OPERPROF:   Starting npPlace at level 2, MEM:1181.5M
[11/05 18:30:01    215s] Iteration  6: Total net bbox = 6.305e+03 (2.76e+03 3.55e+03)
[11/05 18:30:01    215s]               Est.  stn bbox = 7.373e+03 (3.21e+03 4.17e+03)
[11/05 18:30:01    215s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1183.0M
[11/05 18:30:01    215s] OPERPROF:   Finished npPlace at level 2, CPU:0.740, REAL:0.838, MEM:1183.0M
[11/05 18:30:01    215s] OPERPROF: Finished npMain at level 1, CPU:0.760, REAL:0.854, MEM:1183.0M
[11/05 18:30:01    215s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1183.0M
[11/05 18:30:01    215s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:30:01    215s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1183.0M
[11/05 18:30:01    215s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1183.0M
[11/05 18:30:01    215s] Starting Early Global Route rough congestion estimation: mem = 1183.0M
[11/05 18:30:01    215s] (I)       Started Import and model ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Create place DB ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Import place data ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read instances and placement ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read nets ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Create route DB ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       == Non-default Options ==
[11/05 18:30:01    215s] (I)       Print mode                                         : 2
[11/05 18:30:01    215s] (I)       Stop if highly congested                           : false
[11/05 18:30:01    215s] (I)       Maximum routing layer                              : 10
[11/05 18:30:01    215s] (I)       Assign partition pins                              : false
[11/05 18:30:01    215s] (I)       Support large GCell                                : true
[11/05 18:30:01    215s] (I)       Number of threads                                  : 1
[11/05 18:30:01    215s] (I)       Number of rows per GCell                           : 3
[11/05 18:30:01    215s] (I)       Max num rows per GCell                             : 32
[11/05 18:30:01    215s] (I)       Method to set GCell size                           : row
[11/05 18:30:01    215s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:30:01    215s] (I)       Started Import route data ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Use row-based GCell size
[11/05 18:30:01    215s] (I)       Use row-based GCell align
[11/05 18:30:01    215s] (I)       GCell unit size   : 2800
[11/05 18:30:01    215s] (I)       GCell multiplier  : 3
[11/05 18:30:01    215s] (I)       GCell row height  : 2800
[11/05 18:30:01    215s] (I)       Actual row height : 2800
[11/05 18:30:01    215s] (I)       GCell align ref   : 10260 10080
[11/05 18:30:01    215s] [NR-eGR] Track table information for default rule: 
[11/05 18:30:01    215s] [NR-eGR] metal1 has no routable track
[11/05 18:30:01    215s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:30:01    215s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:30:01    215s] (I)       ===========================================================================
[11/05 18:30:01    215s] (I)       == Report All Rule Vias ==
[11/05 18:30:01    215s] (I)       ===========================================================================
[11/05 18:30:01    215s] (I)        Via Rule : (Default)
[11/05 18:30:01    215s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:30:01    215s] (I)       ---------------------------------------------------------------------------
[11/05 18:30:01    215s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/05 18:30:01    215s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/05 18:30:01    215s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:30:01    215s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:30:01    215s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:30:01    215s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:30:01    215s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:30:01    215s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:30:01    215s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:30:01    215s] (I)       ===========================================================================
[11/05 18:30:01    215s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read routing blockages ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read instance blockages ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read PG blockages ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] [NR-eGR] Read 92 PG shapes
[11/05 18:30:01    215s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read boundary cut boxes ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:30:01    215s] [NR-eGR] #Instance Blockages : 0
[11/05 18:30:01    215s] [NR-eGR] #PG Blockages       : 92
[11/05 18:30:01    215s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:30:01    215s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:30:01    215s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read blackboxes ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:30:01    215s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read prerouted ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:30:01    215s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read unlegalized nets ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read nets ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] [NR-eGR] Read numTotalNets=1101  numIgnoredNets=0
[11/05 18:30:01    215s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Set up via pillars ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       early_global_route_priority property id does not exist.
[11/05 18:30:01    215s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Model blockages into capacity
[11/05 18:30:01    215s] (I)       Read Num Blocks=92  Num Prerouted Wires=0  Num CS=0
[11/05 18:30:01    215s] (I)       Started Initialize 3D capacity ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:01    215s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       -- layer congestion ratio --
[11/05 18:30:01    215s] (I)       Layer 1 : 0.100000
[11/05 18:30:01    215s] (I)       Layer 2 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 3 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 4 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 5 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 6 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 7 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 8 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 9 : 0.700000
[11/05 18:30:01    215s] (I)       Layer 10 : 0.700000
[11/05 18:30:01    215s] (I)       ----------------------------
[11/05 18:30:01    215s] (I)       Number of ignored nets                =      0
[11/05 18:30:01    215s] (I)       Number of connected nets              =      0
[11/05 18:30:01    215s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:30:01    215s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:30:01    215s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:30:01    215s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:30:01    215s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:30:01    215s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:30:01    215s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:30:01    215s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:30:01    215s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:30:01    215s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Read aux data ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Others data preparation ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/05 18:30:01    215s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Create route kernel ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Ndr track 0 does not exist
[11/05 18:30:01    215s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:30:01    215s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:30:01    215s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:30:01    215s] (I)       Site width          :   380  (dbu)
[11/05 18:30:01    215s] (I)       Row height          :  2800  (dbu)
[11/05 18:30:01    215s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:30:01    215s] (I)       GCell width         :  8400  (dbu)
[11/05 18:30:01    215s] (I)       GCell height        :  8400  (dbu)
[11/05 18:30:01    215s] (I)       Grid                :    16    16    10
[11/05 18:30:01    215s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:30:01    215s] (I)       Vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[11/05 18:30:01    215s] (I)       Horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[11/05 18:30:01    215s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:30:01    215s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:30:01    215s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:30:01    215s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:30:01    215s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:30:01    215s] (I)       Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[11/05 18:30:01    215s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:30:01    215s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:30:01    215s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:30:01    215s] (I)       --------------------------------------------------------
[11/05 18:30:01    215s] 
[11/05 18:30:01    215s] [NR-eGR] ============ Routing rule table ============
[11/05 18:30:01    215s] [NR-eGR] Rule id: 0  Nets: 1101 
[11/05 18:30:01    215s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:30:01    215s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:30:01    215s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:30:01    215s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:30:01    215s] [NR-eGR] ========================================
[11/05 18:30:01    215s] [NR-eGR] 
[11/05 18:30:01    215s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer2 : = 420 / 5504 (7.63%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer3 : = 0 / 7392 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer4 : = 0 / 3728 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer5 : = 0 / 3680 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer6 : = 0 / 3728 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer7 : = 0 / 1216 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer8 : = 0 / 1232 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer9 : = 0 / 624 (0.00%)
[11/05 18:30:01    215s] (I)       blocked tracks on layer10 : = 0 / 608 (0.00%)
[11/05 18:30:01    215s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Reset routing kernel
[11/05 18:30:01    215s] (I)       Started Initialization ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       numLocalWires=2579  numGlobalNetBranches=765  numLocalNetBranches=570
[11/05 18:30:01    215s] (I)       totalPins=3658  totalGlobalPin=1932 (52.82%)
[11/05 18:30:01    215s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Generate topology ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       total 2D Cap : 27300 = (12912 H, 14388 V)
[11/05 18:30:01    215s] (I)       
[11/05 18:30:01    215s] (I)       ============  Phase 1a Route ============
[11/05 18:30:01    215s] (I)       Started Phase 1a ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Pattern routing ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/05 18:30:01    215s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Usage: 1705 = (788 H, 917 V) = (6.10% H, 6.37% V) = (3.310e+03um H, 3.851e+03um V)
[11/05 18:30:01    215s] (I)       Started Add via demand to 2D ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       
[11/05 18:30:01    215s] (I)       ============  Phase 1b Route ============
[11/05 18:30:01    215s] (I)       Started Phase 1b ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Usage: 1705 = (788 H, 917 V) = (6.10% H, 6.37% V) = (3.310e+03um H, 3.851e+03um V)
[11/05 18:30:01    215s] (I)       eGR overflow: 0.00% H + 0.00% V
[11/05 18:30:01    215s] 
[11/05 18:30:01    215s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] (I)       Started Export 2D cong map ( Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:30:01    215s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1183.02 MB )
[11/05 18:30:01    215s] Finished Early Global Route rough congestion estimation: mem = 1183.0M
[11/05 18:30:01    215s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.070, REAL:0.059, MEM:1183.0M
[11/05 18:30:01    215s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/05 18:30:01    215s] OPERPROF: Starting CDPad at level 1, MEM:1183.0M
[11/05 18:30:01    215s] CDPadU 0.950 -> 0.950. R=0.580, N=1006, GS=4.200
[11/05 18:30:01    215s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.009, MEM:1183.0M
[11/05 18:30:01    215s] OPERPROF: Starting npMain at level 1, MEM:1183.0M
[11/05 18:30:01    216s] OPERPROF:   Starting npPlace at level 2, MEM:1183.0M
[11/05 18:30:01    216s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.016, MEM:1183.0M
[11/05 18:30:01    216s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.031, MEM:1183.0M
[11/05 18:30:01    216s] Global placement CDP skipped at cutLevel 7.
[11/05 18:30:01    216s] Iteration  7: Total net bbox = 7.228e+03 (3.27e+03 3.96e+03)
[11/05 18:30:01    216s]               Est.  stn bbox = 8.323e+03 (3.73e+03 4.59e+03)
[11/05 18:30:01    216s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1183.0M
[11/05 18:30:01    216s] nrCritNet: 0.00% ( 0 / 1149 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/05 18:30:02    217s] nrCritNet: 0.00% ( 0 / 1149 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/05 18:30:02    217s] Iteration  8: Total net bbox = 7.228e+03 (3.27e+03 3.96e+03)
[11/05 18:30:02    217s]               Est.  stn bbox = 8.323e+03 (3.73e+03 4.59e+03)
[11/05 18:30:02    217s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1196.5M
[11/05 18:30:02    217s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1196.5M
[11/05 18:30:02    217s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:30:02    217s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1196.5M
[11/05 18:30:02    217s] OPERPROF: Starting npMain at level 1, MEM:1196.5M
[11/05 18:30:02    217s] OPERPROF:   Starting npPlace at level 2, MEM:1196.5M
[11/05 18:30:05    220s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1199.5M
[11/05 18:30:05    220s] Iteration  9: Total net bbox = 7.829e+03 (3.49e+03 4.34e+03)
[11/05 18:30:05    220s]               Est.  stn bbox = 8.949e+03 (3.97e+03 4.98e+03)
[11/05 18:30:05    220s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1199.5M
[11/05 18:30:05    220s] OPERPROF:   Finished npPlace at level 2, CPU:2.790, REAL:3.284, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF: Finished npMain at level 1, CPU:2.810, REAL:3.300, MEM:1199.5M
[11/05 18:30:05    220s] Iteration 10: Total net bbox = 7.965e+03 (3.67e+03 4.30e+03)
[11/05 18:30:05    220s]               Est.  stn bbox = 9.098e+03 (4.16e+03 4.94e+03)
[11/05 18:30:05    220s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1199.5M
[11/05 18:30:05    220s] [adp] clock
[11/05 18:30:05    220s] [adp] weight, nr nets, wire length
[11/05 18:30:05    220s] [adp]      0        1  99.953000
[11/05 18:30:05    220s] [adp] data
[11/05 18:30:05    220s] [adp] weight, nr nets, wire length
[11/05 18:30:05    220s] [adp]      0     1148  7911.037000
[11/05 18:30:05    220s] [adp] 0.000000|0.000000|0.000000
[11/05 18:30:05    220s] Iteration 11: Total net bbox = 7.965e+03 (3.67e+03 4.30e+03)
[11/05 18:30:05    220s]               Est.  stn bbox = 9.098e+03 (4.16e+03 4.94e+03)
[11/05 18:30:05    220s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1199.5M
[11/05 18:30:05    220s] *** cost = 7.965e+03 (3.67e+03 4.30e+03) (cpu for global=0:00:07.3) real=0:00:09.0***
[11/05 18:30:05    220s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[11/05 18:30:05    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1199.5M
[11/05 18:30:05    220s] Solver runtime cpu: 0:00:05.6 real: 0:00:06.6
[11/05 18:30:05    220s] Core Placement runtime cpu: 0:00:05.8 real: 0:00:08.0
[11/05 18:30:05    220s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/05 18:30:05    220s] Type 'man IMPSP-9025' for more detail.
[11/05 18:30:05    220s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1199.5M
[11/05 18:30:05    220s] z: 2, totalTracks: 1
[11/05 18:30:05    220s] z: 4, totalTracks: 1
[11/05 18:30:05    220s] z: 6, totalTracks: 1
[11/05 18:30:05    220s] z: 8, totalTracks: 1
[11/05 18:30:05    220s] #spOpts: N=45 mergeVia=F 
[11/05 18:30:05    220s] All LLGs are deleted
[11/05 18:30:05    220s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1199.5M
[11/05 18:30:05    220s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:30:05    220s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1199.5M
[11/05 18:30:05    220s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.018, MEM:1215.5M
[11/05 18:30:05    220s] Fast DP-INIT is on for default
[11/05 18:30:05    220s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:30:05    220s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.026, MEM:1215.5M
[11/05 18:30:05    220s] OPERPROF:       Starting CMU at level 4, MEM:1215.5M
[11/05 18:30:05    220s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1215.5M
[11/05 18:30:05    220s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1215.5M
[11/05 18:30:05    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1215.5MB).
[11/05 18:30:05    220s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.035, MEM:1215.5M
[11/05 18:30:05    220s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.035, MEM:1215.5M
[11/05 18:30:05    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.1
[11/05 18:30:05    220s] OPERPROF: Starting RefinePlace at level 1, MEM:1215.5M
[11/05 18:30:05    220s] *** Starting refinePlace (0:03:40 mem=1215.5M) ***
[11/05 18:30:05    220s] Total net bbox length = 8.011e+03 (3.704e+03 4.307e+03) (ext = 7.382e+02)
[11/05 18:30:05    220s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:30:05    220s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1215.5M
[11/05 18:30:05    220s] Starting refinePlace ...
[11/05 18:30:05    220s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:30:05    220s]    Spread Effort: high, standalone mode, useDDP on.
[11/05 18:30:05    220s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1215.5MB) @(0:03:40 - 0:03:40).
[11/05 18:30:05    220s] Move report: preRPlace moves 1006 insts, mean move: 0.40 um, max move: 3.25 um
[11/05 18:30:05    220s] 	Max move on inst (B0_IN_REG_data_out_reg_7_): (39.60, 28.25) --> (40.85, 30.24)
[11/05 18:30:05    220s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[11/05 18:30:05    220s] wireLenOptFixPriorityInst 0 inst fixed
[11/05 18:30:05    220s] Placement tweakage begins.
[11/05 18:30:05    220s] wire length = 9.382e+03
[11/05 18:30:06    220s] wire length = 8.962e+03
[11/05 18:30:06    220s] Placement tweakage ends.
[11/05 18:30:06    220s] Move report: tweak moves 143 insts, mean move: 2.20 um, max move: 7.95 um
[11/05 18:30:06    220s] 	Max move on inst (mult_208/U435): (45.03, 23.24) --> (45.98, 16.24)
[11/05 18:30:06    220s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1215.5MB) @(0:03:40 - 0:03:40).
[11/05 18:30:06    220s] 
[11/05 18:30:06    220s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:30:06    220s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:30:06    220s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1215.5MB) @(0:03:40 - 0:03:40).
[11/05 18:30:06    220s] Move report: Detail placement moves 1006 insts, mean move: 0.67 um, max move: 7.71 um
[11/05 18:30:06    220s] 	Max move on inst (VOUT_reg): (27.16, 33.16) --> (19.57, 33.04)
[11/05 18:30:06    220s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1215.5MB
[11/05 18:30:06    220s] Statistics of distance of Instance movement in refine placement:
[11/05 18:30:06    220s]   maximum (X+Y) =         7.71 um
[11/05 18:30:06    220s]   inst (VOUT_reg) with max move: (27.1565, 33.1645) -> (19.57, 33.04)
[11/05 18:30:06    220s]   mean    (X+Y) =         0.67 um
[11/05 18:30:06    220s] Summary Report:
[11/05 18:30:06    220s] Instances move: 1006 (out of 1006 movable)
[11/05 18:30:06    220s] Instances flipped: 0
[11/05 18:30:06    220s] Mean displacement: 0.67 um
[11/05 18:30:06    220s] Max displacement: 7.71 um (Instance: VOUT_reg) (27.1565, 33.1645) -> (19.57, 33.04)
[11/05 18:30:06    220s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[11/05 18:30:06    220s] Total instances moved : 1006
[11/05 18:30:06    220s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.280, REAL:0.327, MEM:1215.5M
[11/05 18:30:06    220s] Total net bbox length = 7.674e+03 (3.338e+03 4.336e+03) (ext = 6.933e+02)
[11/05 18:30:06    220s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1215.5MB
[11/05 18:30:06    220s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1215.5MB) @(0:03:40 - 0:03:40).
[11/05 18:30:06    220s] *** Finished refinePlace (0:03:40 mem=1215.5M) ***
[11/05 18:30:06    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.1
[11/05 18:30:06    220s] OPERPROF: Finished RefinePlace at level 1, CPU:0.290, REAL:0.337, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1215.5M
[11/05 18:30:06    220s] All LLGs are deleted
[11/05 18:30:06    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1215.5M
[11/05 18:30:06    220s] *** End of Placement (cpu=0:00:08.9, real=0:00:11.0, mem=1215.5M) ***
[11/05 18:30:06    220s] z: 2, totalTracks: 1
[11/05 18:30:06    220s] z: 4, totalTracks: 1
[11/05 18:30:06    220s] z: 6, totalTracks: 1
[11/05 18:30:06    220s] z: 8, totalTracks: 1
[11/05 18:30:06    220s] #spOpts: N=45 mergeVia=F 
[11/05 18:30:06    220s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1215.5M
[11/05 18:30:06    220s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:30:06    220s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.010, MEM:1215.5M
[11/05 18:30:06    220s] Fast DP-INIT is on for default
[11/05 18:30:06    220s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:30:06    220s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1215.5M
[11/05 18:30:06    220s] default core: bins with density > 0.750 =  0.00 % ( 0 / 16 )
[11/05 18:30:06    220s] Density distribution unevenness ratio = 6.325%
[11/05 18:30:06    220s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1215.5M
[11/05 18:30:06    220s] All LLGs are deleted
[11/05 18:30:06    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1215.5M
[11/05 18:30:06    220s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1215.5M
[11/05 18:30:06    220s] *** Free Virtual Timing Model ...(mem=1215.5M)
[11/05 18:30:06    220s] Starting IO pin assignment...
[11/05 18:30:06    220s] The design is not routed. Using placement based method for pin assignment.
[11/05 18:30:06    220s] Completed IO pin assignment.
[11/05 18:30:06    220s] **INFO: Enable pre-place timing setting for timing analysis
[11/05 18:30:06    220s] Set Using Default Delay Limit as 101.
[11/05 18:30:06    220s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/05 18:30:06    220s] Set Default Net Delay as 0 ps.
[11/05 18:30:06    220s] Set Default Net Load as 0 pF. 
[11/05 18:30:06    220s] **INFO: Analyzing IO path groups for slack adjustment
[11/05 18:30:06    220s] Effort level <high> specified for reg2reg_tmp.25464 path_group
[11/05 18:30:06    220s] #################################################################################
[11/05 18:30:06    220s] # Design Stage: PreRoute
[11/05 18:30:06    220s] # Design Name: IIR
[11/05 18:30:06    220s] # Design Mode: 45nm
[11/05 18:30:06    220s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:30:06    220s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:30:06    220s] # Signoff Settings: SI Off 
[11/05 18:30:06    220s] #################################################################################
[11/05 18:30:06    220s] Calculate delays in Single mode...
[11/05 18:30:06    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 1204.0M, InitMEM = 1204.0M)
[11/05 18:30:06    220s] Start delay calculation (fullDC) (1 T). (MEM=1204.03)
[11/05 18:30:06    220s] End AAE Lib Interpolated Model. (MEM=1215.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:30:07    221s] Total number of fetched objects 1204
[11/05 18:30:07    221s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:30:07    221s] End delay calculation. (MEM=1231.23 CPU=0:00:00.7 REAL=0:00:01.0)
[11/05 18:30:07    221s] End delay calculation (fullDC). (MEM=1231.23 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:30:07    221s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1231.2M) ***
[11/05 18:30:07    221s] **INFO: Disable pre-place timing setting for timing analysis
[11/05 18:30:07    221s] Set Using Default Delay Limit as 1000.
[11/05 18:30:07    221s] Set Default Net Delay as 1000 ps.
[11/05 18:30:07    221s] Set Default Net Load as 0.5 pF. 
[11/05 18:30:07    221s] Info: Disable timing driven in postCTS congRepair.
[11/05 18:30:07    221s] 
[11/05 18:30:07    221s] Starting congRepair ...
[11/05 18:30:07    221s] User Input Parameters:
[11/05 18:30:07    221s] - Congestion Driven    : On
[11/05 18:30:07    221s] - Timing Driven        : Off
[11/05 18:30:07    221s] - Area-Violation Based : On
[11/05 18:30:07    221s] - Start Rollback Level : -5
[11/05 18:30:07    221s] - Legalized            : On
[11/05 18:30:07    221s] - Window Based         : Off
[11/05 18:30:07    221s] - eDen incr mode       : Off
[11/05 18:30:07    221s] - Small incr mode      : Off
[11/05 18:30:07    221s] 
[11/05 18:30:07    221s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1221.7M
[11/05 18:30:07    221s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1221.7M
[11/05 18:30:07    221s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1221.7M
[11/05 18:30:07    221s] Starting Early Global Route congestion estimation: mem = 1221.7M
[11/05 18:30:07    221s] (I)       Started Import and model ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Create place DB ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Import place data ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read instances and placement ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read nets ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Create route DB ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       == Non-default Options ==
[11/05 18:30:07    221s] (I)       Maximum routing layer                              : 10
[11/05 18:30:07    221s] (I)       Number of threads                                  : 1
[11/05 18:30:07    221s] (I)       Use non-blocking free Dbs wires                    : false
[11/05 18:30:07    221s] (I)       Method to set GCell size                           : row
[11/05 18:30:07    221s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:30:07    221s] (I)       Started Import route data ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Use row-based GCell size
[11/05 18:30:07    221s] (I)       Use row-based GCell align
[11/05 18:30:07    221s] (I)       GCell unit size   : 2800
[11/05 18:30:07    221s] (I)       GCell multiplier  : 1
[11/05 18:30:07    221s] (I)       GCell row height  : 2800
[11/05 18:30:07    221s] (I)       Actual row height : 2800
[11/05 18:30:07    221s] (I)       GCell align ref   : 10260 10080
[11/05 18:30:07    221s] [NR-eGR] Track table information for default rule: 
[11/05 18:30:07    221s] [NR-eGR] metal1 has no routable track
[11/05 18:30:07    221s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:30:07    221s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:30:07    221s] (I)       ===========================================================================
[11/05 18:30:07    221s] (I)       == Report All Rule Vias ==
[11/05 18:30:07    221s] (I)       ===========================================================================
[11/05 18:30:07    221s] (I)        Via Rule : (Default)
[11/05 18:30:07    221s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:30:07    221s] (I)       ---------------------------------------------------------------------------
[11/05 18:30:07    221s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/05 18:30:07    221s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/05 18:30:07    221s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:30:07    221s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:30:07    221s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:30:07    221s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:30:07    221s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:30:07    221s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:30:07    221s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:30:07    221s] (I)       ===========================================================================
[11/05 18:30:07    221s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read routing blockages ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read instance blockages ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read PG blockages ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] [NR-eGR] Read 92 PG shapes
[11/05 18:30:07    221s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read boundary cut boxes ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:30:07    221s] [NR-eGR] #Instance Blockages : 0
[11/05 18:30:07    221s] [NR-eGR] #PG Blockages       : 92
[11/05 18:30:07    221s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:30:07    221s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:30:07    221s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read blackboxes ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:30:07    221s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read prerouted ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:30:07    221s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read unlegalized nets ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read nets ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] [NR-eGR] Read numTotalNets=1149  numIgnoredNets=0
[11/05 18:30:07    221s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Set up via pillars ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       early_global_route_priority property id does not exist.
[11/05 18:30:07    221s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Model blockages into capacity
[11/05 18:30:07    221s] (I)       Read Num Blocks=92  Num Prerouted Wires=0  Num CS=0
[11/05 18:30:07    221s] (I)       Started Initialize 3D capacity ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:30:07    221s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       -- layer congestion ratio --
[11/05 18:30:07    221s] (I)       Layer 1 : 0.100000
[11/05 18:30:07    221s] (I)       Layer 2 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 3 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 4 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 5 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 6 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 7 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 8 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 9 : 0.700000
[11/05 18:30:07    221s] (I)       Layer 10 : 0.700000
[11/05 18:30:07    221s] (I)       ----------------------------
[11/05 18:30:07    221s] (I)       Number of ignored nets                =      0
[11/05 18:30:07    221s] (I)       Number of connected nets              =      0
[11/05 18:30:07    221s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:30:07    221s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:30:07    221s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:30:07    221s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:30:07    221s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:30:07    221s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:30:07    221s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:30:07    221s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:30:07    221s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:30:07    221s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Read aux data ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Others data preparation ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/05 18:30:07    221s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Create route kernel ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Ndr track 0 does not exist
[11/05 18:30:07    221s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:30:07    221s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:30:07    221s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:30:07    221s] (I)       Site width          :   380  (dbu)
[11/05 18:30:07    221s] (I)       Row height          :  2800  (dbu)
[11/05 18:30:07    221s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:30:07    221s] (I)       GCell width         :  2800  (dbu)
[11/05 18:30:07    221s] (I)       GCell height        :  2800  (dbu)
[11/05 18:30:07    221s] (I)       Grid                :    47    46    10
[11/05 18:30:07    221s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:30:07    221s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:30:07    221s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:30:07    221s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:30:07    221s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:30:07    221s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:30:07    221s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:30:07    221s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:30:07    221s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:30:07    221s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:30:07    221s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:30:07    221s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:30:07    221s] (I)       --------------------------------------------------------
[11/05 18:30:07    221s] 
[11/05 18:30:07    221s] [NR-eGR] ============ Routing rule table ============
[11/05 18:30:07    221s] [NR-eGR] Rule id: 0  Nets: 1149 
[11/05 18:30:07    221s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:30:07    221s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:30:07    221s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:30:07    221s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:30:07    221s] [NR-eGR] ========================================
[11/05 18:30:07    221s] [NR-eGR] 
[11/05 18:30:07    221s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:30:07    221s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:30:07    221s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Reset routing kernel
[11/05 18:30:07    221s] (I)       Started Global Routing ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Initialization ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       totalPins=3756  totalGlobalPin=3667 (97.63%)
[11/05 18:30:07    221s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Net group 1 ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Generate topology ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:30:07    221s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 10]
[11/05 18:30:07    221s] (I)       
[11/05 18:30:07    221s] (I)       ============  Phase 1a Route ============
[11/05 18:30:07    221s] (I)       Started Phase 1a ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Pattern routing ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Usage: 6142 = (2762 H, 3380 V) = (7.28% H, 8.18% V) = (3.867e+03um H, 4.732e+03um V)
[11/05 18:30:07    221s] (I)       Started Add via demand to 2D ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       
[11/05 18:30:07    221s] (I)       ============  Phase 1b Route ============
[11/05 18:30:07    221s] (I)       Started Phase 1b ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Usage: 6142 = (2762 H, 3380 V) = (7.28% H, 8.18% V) = (3.867e+03um H, 4.732e+03um V)
[11/05 18:30:07    221s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.598800e+03um
[11/05 18:30:07    221s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       
[11/05 18:30:07    221s] (I)       ============  Phase 1c Route ============
[11/05 18:30:07    221s] (I)       Started Phase 1c ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Usage: 6142 = (2762 H, 3380 V) = (7.28% H, 8.18% V) = (3.867e+03um H, 4.732e+03um V)
[11/05 18:30:07    221s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       
[11/05 18:30:07    221s] (I)       ============  Phase 1d Route ============
[11/05 18:30:07    221s] (I)       Started Phase 1d ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Usage: 6142 = (2762 H, 3380 V) = (7.28% H, 8.18% V) = (3.867e+03um H, 4.732e+03um V)
[11/05 18:30:07    221s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       
[11/05 18:30:07    221s] (I)       ============  Phase 1e Route ============
[11/05 18:30:07    221s] (I)       Started Phase 1e ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Route legalization ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Usage: 6142 = (2762 H, 3380 V) = (7.28% H, 8.18% V) = (3.867e+03um H, 4.732e+03um V)
[11/05 18:30:07    221s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.598800e+03um
[11/05 18:30:07    221s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       
[11/05 18:30:07    221s] (I)       ============  Phase 1l Route ============
[11/05 18:30:07    221s] (I)       Started Phase 1l ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Started Layer assignment (1T) ( Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1221.71 MB )
[11/05 18:30:07    221s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Started Clean cong LA ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:30:07    221s] (I)       Layer  2:      14259      3430         0         294       15289    ( 1.89%) 
[11/05 18:30:07    221s] (I)       Layer  3:      21252      3068         0           0       21160    ( 0.00%) 
[11/05 18:30:07    221s] (I)       Layer  4:      10486      1332         0         220       10355    ( 2.08%) 
[11/05 18:30:07    221s] (I)       Layer  5:      10580       110         0           0       10580    ( 0.00%) 
[11/05 18:30:07    221s] (I)       Layer  6:      10485       114         0         225       10350    ( 2.13%) 
[11/05 18:30:07    221s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:30:07    221s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:30:07    221s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:30:07    221s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:30:07    221s] (I)       Total:         77527      8054         0        1432       77704    ( 1.81%) 
[11/05 18:30:07    221s] (I)       
[11/05 18:30:07    221s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:30:07    221s] [NR-eGR]                        OverCon            
[11/05 18:30:07    221s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:30:07    221s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:30:07    221s] [NR-eGR] ----------------------------------------------
[11/05 18:30:07    221s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR] ----------------------------------------------
[11/05 18:30:07    221s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:30:07    221s] [NR-eGR] 
[11/05 18:30:07    221s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Started Export 3D cong map ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:30:07    221s] (I)       Started Export 2D cong map ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:30:07    221s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:30:07    221s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1229.7M
[11/05 18:30:07    221s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.081, MEM:1229.7M
[11/05 18:30:07    221s] OPERPROF: Starting HotSpotCal at level 1, MEM:1229.7M
[11/05 18:30:07    221s] [hotspot] +------------+---------------+---------------+
[11/05 18:30:07    221s] [hotspot] |            |   max hotspot | total hotspot |
[11/05 18:30:07    221s] [hotspot] +------------+---------------+---------------+
[11/05 18:30:07    221s] [hotspot] | normalized |          0.00 |          0.00 |
[11/05 18:30:07    221s] [hotspot] +------------+---------------+---------------+
[11/05 18:30:07    221s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:30:07    221s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:30:07    221s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1229.7M
[11/05 18:30:07    221s] Skipped repairing congestion.
[11/05 18:30:07    221s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1229.7M
[11/05 18:30:07    221s] Starting Early Global Route wiring: mem = 1229.7M
[11/05 18:30:07    221s] (I)       Started Free existing wires ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       ============= Track Assignment ============
[11/05 18:30:07    221s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Started Track Assignment (1T) ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:30:07    221s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Run Multi-thread track assignment
[11/05 18:30:07    221s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Started Export ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] Started Export DB wires ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] Started Export all nets ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] Started Set wire vias ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:30:07    221s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3706
[11/05 18:30:07    221s] [NR-eGR] metal2  (2V) length: 3.330870e+03um, number of vias: 4585
[11/05 18:30:07    221s] [NR-eGR] metal3  (3H) length: 3.901805e+03um, number of vias: 1154
[11/05 18:30:07    221s] [NR-eGR] metal4  (4V) length: 1.774885e+03um, number of vias: 44
[11/05 18:30:07    221s] [NR-eGR] metal5  (5H) length: 1.482150e+02um, number of vias: 33
[11/05 18:30:07    221s] [NR-eGR] metal6  (6V) length: 1.597400e+02um, number of vias: 3
[11/05 18:30:07    221s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/05 18:30:07    221s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:30:07    221s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:30:07    221s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:30:07    221s] [NR-eGR] Total length: 9.315515e+03um, number of vias: 9525
[11/05 18:30:07    221s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:30:07    221s] [NR-eGR] Total eGR-routed clock nets wire length: 2.167550e+02um 
[11/05 18:30:07    221s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:30:07    221s] (I)       Started Update net boxes ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Started Update timing ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Started Postprocess design ( Curr Mem: 1229.72 MB )
[11/05 18:30:07    221s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1176.72 MB )
[11/05 18:30:07    221s] Early Global Route wiring runtime: 0.08 seconds, mem = 1176.7M
[11/05 18:30:07    221s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.084, MEM:1176.7M
[11/05 18:30:07    221s] Tdgp not successfully inited but do clear! skip clearing
[11/05 18:30:07    221s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[11/05 18:30:07    221s] *** Finishing placeDesign default flow ***
[11/05 18:30:07    221s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:16, mem = 1176.7M **
[11/05 18:30:07    221s] Tdgp not successfully inited but do clear! skip clearing
[11/05 18:30:07    221s] 
[11/05 18:30:07    221s] *** Summary of all messages that are not suppressed in this session:
[11/05 18:30:07    221s] Severity  ID               Count  Summary                                  
[11/05 18:30:07    221s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/05 18:30:07    221s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/05 18:30:07    221s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/05 18:30:07    221s] *** Message Summary: 4 warning(s), 0 error(s)
[11/05 18:30:07    221s] 
[11/05 18:32:12    247s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/05 18:32:12    247s] <CMD> optDesign -preCTS
[11/05 18:32:12    247s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 946.1M, totSessionCpu=0:04:08 **
[11/05 18:32:12    247s] Executing: place_opt_design -opt
[11/05 18:32:12    247s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/05 18:32:12    247s] *** Starting GigaPlace ***
[11/05 18:32:12    247s] **INFO: User settings:
[11/05 18:32:12    247s] setDesignMode -process                              45
[11/05 18:32:12    247s] setExtractRCMode -coupling_c_th                     0.1
[11/05 18:32:12    247s] setExtractRCMode -engine                            preRoute
[11/05 18:32:12    247s] setExtractRCMode -relative_c_th                     1
[11/05 18:32:12    247s] setExtractRCMode -total_c_th                        0
[11/05 18:32:12    247s] setUsefulSkewMode -maxAllowedDelay                  1
[11/05 18:32:12    247s] setUsefulSkewMode -maxSkew                          false
[11/05 18:32:12    247s] setUsefulSkewMode -noBoundary                       false
[11/05 18:32:12    247s] setUsefulSkewMode -useCells                         {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
[11/05 18:32:12    247s] setDelayCalMode -engine                             aae
[11/05 18:32:12    247s] setDelayCalMode -ignoreNetLoad                      false
[11/05 18:32:12    247s] setOptMode -fixCap                                  true
[11/05 18:32:12    247s] setOptMode -fixFanoutLoad                           false
[11/05 18:32:12    247s] setOptMode -fixTran                                 true
[11/05 18:32:12    247s] setPlaceMode -place_design_floorplan_mode           false
[11/05 18:32:12    247s] setPlaceMode -place_detail_check_route              false
[11/05 18:32:12    247s] setPlaceMode -place_detail_preserve_routing         true
[11/05 18:32:12    247s] setPlaceMode -place_detail_remove_affected_routing  false
[11/05 18:32:12    247s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/05 18:32:12    247s] setPlaceMode -place_global_clock_gate_aware         true
[11/05 18:32:12    247s] setPlaceMode -place_global_cong_effort              auto
[11/05 18:32:12    247s] setPlaceMode -place_global_ignore_scan              true
[11/05 18:32:12    247s] setPlaceMode -place_global_ignore_spare             false
[11/05 18:32:12    247s] setPlaceMode -place_global_module_aware_spare       false
[11/05 18:32:12    247s] setPlaceMode -place_global_place_io_pins            true
[11/05 18:32:12    247s] setPlaceMode -place_global_reorder_scan             true
[11/05 18:32:12    247s] setPlaceMode -powerDriven                           false
[11/05 18:32:12    247s] setPlaceMode -timingDriven                          true
[11/05 18:32:12    247s] setAnalysisMode -analysisType                       single
[11/05 18:32:12    247s] setAnalysisMode -clkSrcPath                         true
[11/05 18:32:12    247s] setAnalysisMode -clockPropagation                   sdcControl
[11/05 18:32:12    247s] setAnalysisMode -virtualIPO                         false
[11/05 18:32:12    247s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/05 18:32:12    247s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/05 18:32:12    247s] 
[11/05 18:32:12    247s] #optDebug: fT-E <X 2 3 1 0>
[11/05 18:32:12    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:1177.3M
[11/05 18:32:12    247s] z: 2, totalTracks: 1
[11/05 18:32:12    247s] z: 4, totalTracks: 1
[11/05 18:32:12    247s] z: 6, totalTracks: 1
[11/05 18:32:12    247s] z: 8, totalTracks: 1
[11/05 18:32:12    247s] #spOpts: N=45 
[11/05 18:32:12    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1177.2M
[11/05 18:32:12    247s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1177.2M
[11/05 18:32:12    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:32:12    247s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1177.2M
[11/05 18:32:12    247s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.038, MEM:1201.2M
[11/05 18:32:12    247s] SiteArray: non-trimmed site array dimensions = 39 x 290
[11/05 18:32:12    247s] SiteArray: use 81,920 bytes
[11/05 18:32:12    247s] SiteArray: current memory after site array memory allocation 1201.3M
[11/05 18:32:12    247s] SiteArray: FP blocked sites are writable
[11/05 18:32:12    247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:32:12    247s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.048, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:     Starting CMU at level 3, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.050, MEM:1201.3M
[11/05 18:32:12    247s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1201.3MB).
[11/05 18:32:12    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.060, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1201.3M
[11/05 18:32:12    247s] All LLGs are deleted
[11/05 18:32:12    247s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.016, MEM:1201.3M
[11/05 18:32:12    247s] VSMManager cleared!
[11/05 18:32:12    247s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 946.9M, totSessionCpu=0:04:08 **
[11/05 18:32:12    247s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/05 18:32:12    247s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:12    247s] GigaOpt running with 1 threads.
[11/05 18:32:12    247s] Info: 1 threads available for lower-level modules during optimization.
[11/05 18:32:12    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:1201.3M
[11/05 18:32:12    247s] z: 2, totalTracks: 1
[11/05 18:32:12    247s] z: 4, totalTracks: 1
[11/05 18:32:12    247s] z: 6, totalTracks: 1
[11/05 18:32:12    247s] z: 8, totalTracks: 1
[11/05 18:32:12    247s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:12    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1201.3M
[11/05 18:32:12    247s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1201.3M
[11/05 18:32:12    247s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:32:12    247s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1201.3M
[11/05 18:32:12    248s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.027, MEM:1201.3M
[11/05 18:32:12    248s] Fast DP-INIT is on for default
[11/05 18:32:12    248s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:32:12    248s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.035, MEM:1201.3M
[11/05 18:32:12    248s] OPERPROF:     Starting CMU at level 3, MEM:1201.3M
[11/05 18:32:12    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1201.3M
[11/05 18:32:12    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.037, MEM:1201.3M
[11/05 18:32:12    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1201.3MB).
[11/05 18:32:12    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.043, MEM:1201.3M
[11/05 18:32:12    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1201.3M
[11/05 18:32:12    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1201.3M
[11/05 18:32:12    248s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:12    248s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:12    248s] LayerId::1 widthSet size::4
[11/05 18:32:12    248s] LayerId::2 widthSet size::4
[11/05 18:32:12    248s] LayerId::3 widthSet size::4
[11/05 18:32:12    248s] LayerId::4 widthSet size::4
[11/05 18:32:12    248s] LayerId::5 widthSet size::4
[11/05 18:32:12    248s] LayerId::6 widthSet size::4
[11/05 18:32:12    248s] LayerId::7 widthSet size::4
[11/05 18:32:12    248s] LayerId::8 widthSet size::4
[11/05 18:32:12    248s] LayerId::9 widthSet size::4
[11/05 18:32:12    248s] LayerId::10 widthSet size::3
[11/05 18:32:12    248s] Updating RC grid for preRoute extraction ...
[11/05 18:32:12    248s] Initializing multi-corner capacitance tables ... 
[11/05 18:32:13    248s] Initializing multi-corner resistance tables ...
[11/05 18:32:13    248s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:13    248s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:13    248s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.268350 ; uaWl: 1.000000 ; uaWlH: 0.223588 ; aWlH: 0.000000 ; Pmax: 0.836500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[11/05 18:32:13    248s] 
[11/05 18:32:13    248s] Creating Lib Analyzer ...
[11/05 18:32:13    248s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:13    248s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:32:13    248s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:32:13    248s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:32:13    248s] 
[11/05 18:32:13    248s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:13    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=1207.3M
[11/05 18:32:13    248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=1207.3M
[11/05 18:32:13    248s] Creating Lib Analyzer, finished. 
[11/05 18:32:13    248s] #optDebug: fT-S <1 2 3 1 0>
[11/05 18:32:13    248s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/05 18:32:13    248s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/05 18:32:13    249s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 963.5M, totSessionCpu=0:04:09 **
[11/05 18:32:13    249s] *** optDesign -preCTS ***
[11/05 18:32:13    249s] DRC Margin: user margin 0.0; extra margin 0.2
[11/05 18:32:13    249s] Setup Target Slack: user slack 0; extra slack 0.0
[11/05 18:32:13    249s] Hold Target Slack: user slack 0
[11/05 18:32:13    249s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/05 18:32:13    249s] Type 'man IMPOPT-3195' for more detail.
[11/05 18:32:13    249s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1207.3M
[11/05 18:32:13    249s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1207.3M
[11/05 18:32:13    249s] Multi-VT timing optimization disabled based on library information.
[11/05 18:32:13    249s] Deleting Cell Server ...
[11/05 18:32:13    249s] Deleting Lib Analyzer.
[11/05 18:32:13    249s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:32:13    249s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:32:13    249s] Summary for sequential cells identification: 
[11/05 18:32:13    249s]   Identified SBFF number: 16
[11/05 18:32:13    249s]   Identified MBFF number: 0
[11/05 18:32:13    249s]   Identified SB Latch number: 0
[11/05 18:32:13    249s]   Identified MB Latch number: 0
[11/05 18:32:13    249s]   Not identified SBFF number: 0
[11/05 18:32:13    249s]   Not identified MBFF number: 0
[11/05 18:32:13    249s]   Not identified SB Latch number: 0
[11/05 18:32:13    249s]   Not identified MB Latch number: 0
[11/05 18:32:13    249s]   Number of sequential cells which are not FFs: 13
[11/05 18:32:13    249s]  Visiting view : MyAnView
[11/05 18:32:13    249s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:32:13    249s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:32:13    249s]  Visiting view : MyAnView
[11/05 18:32:13    249s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:32:13    249s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:32:13    249s]  Setting StdDelay to 10.10
[11/05 18:32:13    249s] Creating Cell Server, finished. 
[11/05 18:32:13    249s] 
[11/05 18:32:14    249s] Deleting Cell Server ...
[11/05 18:32:14    249s] 
[11/05 18:32:14    249s] Creating Lib Analyzer ...
[11/05 18:32:14    249s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:32:14    249s] Summary for sequential cells identification: 
[11/05 18:32:14    249s]   Identified SBFF number: 16
[11/05 18:32:14    249s]   Identified MBFF number: 0
[11/05 18:32:14    249s]   Identified SB Latch number: 0
[11/05 18:32:14    249s]   Identified MB Latch number: 0
[11/05 18:32:14    249s]   Not identified SBFF number: 0
[11/05 18:32:14    249s]   Not identified MBFF number: 0
[11/05 18:32:14    249s]   Not identified SB Latch number: 0
[11/05 18:32:14    249s]   Not identified MB Latch number: 0
[11/05 18:32:14    249s]   Number of sequential cells which are not FFs: 13
[11/05 18:32:14    249s]  Visiting view : MyAnView
[11/05 18:32:14    249s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:32:14    249s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:32:14    249s]  Visiting view : MyAnView
[11/05 18:32:14    249s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:32:14    249s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:32:14    249s]  Setting StdDelay to 10.10
[11/05 18:32:14    249s] Creating Cell Server, finished. 
[11/05 18:32:14    249s] 
[11/05 18:32:14    249s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:14    249s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:32:14    249s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:32:14    249s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:32:14    249s] 
[11/05 18:32:14    249s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:14    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:10 mem=1207.3M
[11/05 18:32:14    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:10 mem=1207.3M
[11/05 18:32:14    249s] Creating Lib Analyzer, finished. 
[11/05 18:32:14    249s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1207.3M
[11/05 18:32:14    249s] All LLGs are deleted
[11/05 18:32:14    249s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1207.3M
[11/05 18:32:14    249s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1207.3M
[11/05 18:32:14    249s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1207.3M
[11/05 18:32:14    249s] ### Creating LA Mngr. totSessionCpu=0:04:10 mem=1207.3M
[11/05 18:32:14    249s] ### Creating LA Mngr, finished. totSessionCpu=0:04:10 mem=1207.3M
[11/05 18:32:14    249s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Import and model ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Create place DB ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Import place data ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read instances and placement ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Number of ignored instance 0
[11/05 18:32:14    249s] (I)       Number of inbound cells 0
[11/05 18:32:14    249s] (I)       numMoveCells=1006, numMacros=0  numPads=54  numMultiRowHeightInsts=0
[11/05 18:32:14    249s] (I)       cell height: 2800, count: 1006
[11/05 18:32:14    249s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read nets ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Number of nets = 1149 ( 0 ignored )
[11/05 18:32:14    249s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Read rows... (mem=1207.3M)
[11/05 18:32:14    249s] (I)       Done Read rows (cpu=0.000s, mem=1207.3M)
[11/05 18:32:14    249s] (I)       Identified Clock instances: Flop 59, Clock buffer/inverter 0, Gate 0, Logic 0
[11/05 18:32:14    249s] (I)       Read module constraints... (mem=1207.3M)
[11/05 18:32:14    249s] (I)       Done Read module constraints (cpu=0.000s, mem=1207.3M)
[11/05 18:32:14    249s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Create route DB ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       == Non-default Options ==
[11/05 18:32:14    249s] (I)       Maximum routing layer                              : 10
[11/05 18:32:14    249s] (I)       Buffering-aware routing                            : true
[11/05 18:32:14    249s] (I)       Spread congestion away from blockages              : true
[11/05 18:32:14    249s] (I)       Number of threads                                  : 1
[11/05 18:32:14    249s] (I)       Overflow penalty cost                              : 10
[11/05 18:32:14    249s] (I)       Punch through distance                             : 1285.610000
[11/05 18:32:14    249s] (I)       Source-to-sink ratio                               : 0.300000
[11/05 18:32:14    249s] (I)       Method to set GCell size                           : row
[11/05 18:32:14    249s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:32:14    249s] (I)       Started Import route data ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Use row-based GCell size
[11/05 18:32:14    249s] (I)       Use row-based GCell align
[11/05 18:32:14    249s] (I)       GCell unit size   : 2800
[11/05 18:32:14    249s] (I)       GCell multiplier  : 1
[11/05 18:32:14    249s] (I)       GCell row height  : 2800
[11/05 18:32:14    249s] (I)       Actual row height : 2800
[11/05 18:32:14    249s] (I)       GCell align ref   : 10260 10080
[11/05 18:32:14    249s] [NR-eGR] Track table information for default rule: 
[11/05 18:32:14    249s] [NR-eGR] metal1 has no routable track
[11/05 18:32:14    249s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:32:14    249s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:32:14    249s] (I)       ===========================================================================
[11/05 18:32:14    249s] (I)       == Report All Rule Vias ==
[11/05 18:32:14    249s] (I)       ===========================================================================
[11/05 18:32:14    249s] (I)        Via Rule : (Default)
[11/05 18:32:14    249s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:32:14    249s] (I)       ---------------------------------------------------------------------------
[11/05 18:32:14    249s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:32:14    249s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:32:14    249s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:32:14    249s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:32:14    249s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:32:14    249s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:32:14    249s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:32:14    249s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:32:14    249s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:32:14    249s] (I)       ===========================================================================
[11/05 18:32:14    249s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read routing blockages ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read instance blockages ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read PG blockages ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Read 92 PG shapes
[11/05 18:32:14    249s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read boundary cut boxes ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:32:14    249s] [NR-eGR] #Instance Blockages : 0
[11/05 18:32:14    249s] [NR-eGR] #PG Blockages       : 92
[11/05 18:32:14    249s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:32:14    249s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:32:14    249s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read blackboxes ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:32:14    249s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read prerouted ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:32:14    249s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read unlegalized nets ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read nets ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Read numTotalNets=1149  numIgnoredNets=0
[11/05 18:32:14    249s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Set up via pillars ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       early_global_route_priority property id does not exist.
[11/05 18:32:14    249s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Model blockages into capacity
[11/05 18:32:14    249s] (I)       Read Num Blocks=92  Num Prerouted Wires=0  Num CS=0
[11/05 18:32:14    249s] (I)       Started Initialize 3D capacity ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:14    249s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       -- layer congestion ratio --
[11/05 18:32:14    249s] (I)       Layer 1 : 0.100000
[11/05 18:32:14    249s] (I)       Layer 2 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 3 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 4 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 5 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 6 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 7 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 8 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 9 : 0.700000
[11/05 18:32:14    249s] (I)       Layer 10 : 0.700000
[11/05 18:32:14    249s] (I)       ----------------------------
[11/05 18:32:14    249s] (I)       Number of ignored nets                =      0
[11/05 18:32:14    249s] (I)       Number of connected nets              =      0
[11/05 18:32:14    249s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:32:14    249s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:32:14    249s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:32:14    249s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:32:14    249s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:32:14    249s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:32:14    249s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:32:14    249s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:32:14    249s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:32:14    249s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Read aux data ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Constructing bin map
[11/05 18:32:14    249s] (I)       Initialize bin information with width=5600 height=5600
[11/05 18:32:14    249s] (I)       Done constructing bin map
[11/05 18:32:14    249s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Others data preparation ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/05 18:32:14    249s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Create route kernel ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Ndr track 0 does not exist
[11/05 18:32:14    249s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:32:14    249s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:32:14    249s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:32:14    249s] (I)       Site width          :   380  (dbu)
[11/05 18:32:14    249s] (I)       Row height          :  2800  (dbu)
[11/05 18:32:14    249s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:32:14    249s] (I)       GCell width         :  2800  (dbu)
[11/05 18:32:14    249s] (I)       GCell height        :  2800  (dbu)
[11/05 18:32:14    249s] (I)       Grid                :    47    46    10
[11/05 18:32:14    249s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:32:14    249s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:32:14    249s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:32:14    249s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:14    249s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:14    249s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:32:14    249s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:32:14    249s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:32:14    249s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:32:14    249s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:32:14    249s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:32:14    249s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:32:14    249s] (I)       --------------------------------------------------------
[11/05 18:32:14    249s] 
[11/05 18:32:14    249s] [NR-eGR] ============ Routing rule table ============
[11/05 18:32:14    249s] [NR-eGR] Rule id: 0  Nets: 1149 
[11/05 18:32:14    249s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:32:14    249s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:32:14    249s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:14    249s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:14    249s] [NR-eGR] ========================================
[11/05 18:32:14    249s] [NR-eGR] 
[11/05 18:32:14    249s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:32:14    249s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:32:14    249s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Reset routing kernel
[11/05 18:32:14    249s] (I)       Started Global Routing ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Initialization ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       totalPins=3756  totalGlobalPin=3667 (97.63%)
[11/05 18:32:14    249s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Net group 1 ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Generate topology ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:32:14    249s] (I)       #blocked areas for congestion spreading : 0
[11/05 18:32:14    249s] [NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 10]
[11/05 18:32:14    249s] (I)       
[11/05 18:32:14    249s] (I)       ============  Phase 1a Route ============
[11/05 18:32:14    249s] (I)       Started Phase 1a ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Pattern routing ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Usage: 6184 = (2824 H, 3360 V) = (7.45% H, 8.13% V) = (3.954e+03um H, 4.704e+03um V)
[11/05 18:32:14    249s] (I)       Started Add via demand to 2D ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       
[11/05 18:32:14    249s] (I)       ============  Phase 1b Route ============
[11/05 18:32:14    249s] (I)       Started Phase 1b ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Usage: 6184 = (2824 H, 3360 V) = (7.45% H, 8.13% V) = (3.954e+03um H, 4.704e+03um V)
[11/05 18:32:14    249s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.657600e+03um
[11/05 18:32:14    249s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       
[11/05 18:32:14    249s] (I)       ============  Phase 1c Route ============
[11/05 18:32:14    249s] (I)       Started Phase 1c ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Usage: 6184 = (2824 H, 3360 V) = (7.45% H, 8.13% V) = (3.954e+03um H, 4.704e+03um V)
[11/05 18:32:14    249s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       
[11/05 18:32:14    249s] (I)       ============  Phase 1d Route ============
[11/05 18:32:14    249s] (I)       Started Phase 1d ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Usage: 6184 = (2824 H, 3360 V) = (7.45% H, 8.13% V) = (3.954e+03um H, 4.704e+03um V)
[11/05 18:32:14    249s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       
[11/05 18:32:14    249s] (I)       ============  Phase 1e Route ============
[11/05 18:32:14    249s] (I)       Started Phase 1e ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Route legalization ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Usage: 6184 = (2824 H, 3360 V) = (7.45% H, 8.13% V) = (3.954e+03um H, 4.704e+03um V)
[11/05 18:32:14    249s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.657600e+03um
[11/05 18:32:14    249s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       
[11/05 18:32:14    249s] (I)       ============  Phase 1l Route ============
[11/05 18:32:14    249s] (I)       Started Phase 1l ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Layer assignment (1T) ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Clean cong LA ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Clean cong LA ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:32:14    249s] (I)       Layer  2:      14259      3460         0         294       15289    ( 1.89%) 
[11/05 18:32:14    249s] (I)       Layer  3:      21252      3104         0           0       21160    ( 0.00%) 
[11/05 18:32:14    249s] (I)       Layer  4:      10486      1270         0         220       10355    ( 2.08%) 
[11/05 18:32:14    249s] (I)       Layer  5:      10580       128         0           0       10580    ( 0.00%) 
[11/05 18:32:14    249s] (I)       Layer  6:      10485       129         0         225       10350    ( 2.13%) 
[11/05 18:32:14    249s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:32:14    249s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:32:14    249s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:32:14    249s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:32:14    249s] (I)       Total:         77527      8091         0        1432       77704    ( 1.81%) 
[11/05 18:32:14    249s] (I)       
[11/05 18:32:14    249s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:32:14    249s] [NR-eGR]                        OverCon            
[11/05 18:32:14    249s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:32:14    249s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:32:14    249s] [NR-eGR] ----------------------------------------------
[11/05 18:32:14    249s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR] ----------------------------------------------
[11/05 18:32:14    249s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:32:14    249s] [NR-eGR] 
[11/05 18:32:14    249s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Export 3D cong map ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:32:14    249s] (I)       Started Export 2D cong map ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:32:14    249s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:32:14    249s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Free existing wires ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       ============= Track Assignment ============
[11/05 18:32:14    249s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Track Assignment (1T) ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:32:14    249s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Run Multi-thread track assignment
[11/05 18:32:14    249s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Export ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Started Export DB wires ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Started Export all nets ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Started Set wire vias ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:32:14    249s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3706
[11/05 18:32:14    249s] [NR-eGR] metal2  (2V) length: 3.386455e+03um, number of vias: 4656
[11/05 18:32:14    249s] [NR-eGR] metal3  (3H) length: 3.961320e+03um, number of vias: 1112
[11/05 18:32:14    249s] [NR-eGR] metal4  (4V) length: 1.683970e+03um, number of vias: 46
[11/05 18:32:14    249s] [NR-eGR] metal5  (5H) length: 1.763250e+02um, number of vias: 35
[11/05 18:32:14    249s] [NR-eGR] metal6  (6V) length: 1.853600e+02um, number of vias: 3
[11/05 18:32:14    249s] [NR-eGR] metal7  (7H) length: 1.025000e+00um, number of vias: 0
[11/05 18:32:14    249s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:32:14    249s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:32:14    249s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:32:14    249s] [NR-eGR] Total length: 9.394455e+03um, number of vias: 9558
[11/05 18:32:14    249s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:32:14    249s] [NR-eGR] Total eGR-routed clock nets wire length: 2.285750e+02um 
[11/05 18:32:14    249s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:32:14    249s] (I)       Started Update net boxes ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Update timing ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Started Postprocess design ( Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.15 sec, Curr Mem: 1207.32 MB )
[11/05 18:32:14    249s] Extraction called for design 'IIR' of instances=1006 and nets=1210 using extraction engine 'preRoute' .
[11/05 18:32:14    249s] PreRoute RC Extraction called for design IIR.
[11/05 18:32:14    249s] RC Extraction called in multi-corner(1) mode.
[11/05 18:32:14    249s] RCMode: PreRoute
[11/05 18:32:14    249s]       RC Corner Indexes            0   
[11/05 18:32:14    249s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:32:14    249s] Resistance Scaling Factor    : 1.00000 
[11/05 18:32:14    249s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:32:14    249s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:32:14    249s] Shrink Factor                : 1.00000
[11/05 18:32:14    249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:32:14    249s] Using capacitance table file ...
[11/05 18:32:14    249s] LayerId::1 widthSet size::4
[11/05 18:32:14    249s] LayerId::2 widthSet size::4
[11/05 18:32:14    249s] LayerId::3 widthSet size::4
[11/05 18:32:14    249s] LayerId::4 widthSet size::4
[11/05 18:32:14    249s] LayerId::5 widthSet size::4
[11/05 18:32:14    249s] LayerId::6 widthSet size::4
[11/05 18:32:14    249s] LayerId::7 widthSet size::4
[11/05 18:32:14    249s] LayerId::8 widthSet size::4
[11/05 18:32:14    249s] LayerId::9 widthSet size::4
[11/05 18:32:14    249s] LayerId::10 widthSet size::3
[11/05 18:32:14    249s] Updating RC grid for preRoute extraction ...
[11/05 18:32:14    249s] Initializing multi-corner capacitance tables ... 
[11/05 18:32:14    250s] Initializing multi-corner resistance tables ...
[11/05 18:32:14    250s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:14    250s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.246941 ; uaWl: 1.000000 ; uaWlH: 0.217860 ; aWlH: 0.000000 ; Pmax: 0.835400 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 82 ; 
[11/05 18:32:14    250s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1207.316M)
[11/05 18:32:15    250s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1207.3M
[11/05 18:32:15    250s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1207.3M
[11/05 18:32:15    250s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1207.3M
[11/05 18:32:15    250s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.043, MEM:1207.3M
[11/05 18:32:15    250s] Fast DP-INIT is on for default
[11/05 18:32:15    250s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.053, MEM:1207.3M
[11/05 18:32:15    250s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.055, MEM:1207.3M
[11/05 18:32:15    250s] Starting delay calculation for Setup views
[11/05 18:32:15    250s] #################################################################################
[11/05 18:32:15    250s] # Design Stage: PreRoute
[11/05 18:32:15    250s] # Design Name: IIR
[11/05 18:32:15    250s] # Design Mode: 45nm
[11/05 18:32:15    250s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:32:15    250s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:32:15    250s] # Signoff Settings: SI Off 
[11/05 18:32:15    250s] #################################################################################
[11/05 18:32:15    250s] Calculate delays in Single mode...
[11/05 18:32:15    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 1210.3M, InitMEM = 1210.3M)
[11/05 18:32:15    250s] Start delay calculation (fullDC) (1 T). (MEM=1210.33)
[11/05 18:32:15    250s] End AAE Lib Interpolated Model. (MEM=1221.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:32:16    251s] Total number of fetched objects 1204
[11/05 18:32:16    251s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:32:16    251s] End delay calculation. (MEM=1241.54 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:32:16    251s] End delay calculation (fullDC). (MEM=1241.54 CPU=0:00:01.0 REAL=0:00:01.0)
[11/05 18:32:16    251s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1241.5M) ***
[11/05 18:32:16    251s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:11 mem=1241.5M)
[11/05 18:32:16    251s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.478  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   125   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.002%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 992.7M, totSessionCpu=0:04:11 **
[11/05 18:32:16    251s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/05 18:32:16    251s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:16    251s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=1214.8M
[11/05 18:32:16    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:1214.8M
[11/05 18:32:16    251s] z: 2, totalTracks: 1
[11/05 18:32:16    251s] z: 4, totalTracks: 1
[11/05 18:32:16    251s] z: 6, totalTracks: 1
[11/05 18:32:16    251s] z: 8, totalTracks: 1
[11/05 18:32:16    251s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:16    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF:     Starting CMU at level 3, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1214.8M
[11/05 18:32:16    251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1214.8MB).
[11/05 18:32:16    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1214.8M
[11/05 18:32:16    251s] TotalInstCnt at PhyDesignMc Initialization: 1,006
[11/05 18:32:16    251s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=1214.8M
[11/05 18:32:16    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1214.8M
[11/05 18:32:16    251s] TotalInstCnt at PhyDesignMc Destruction: 1,006
[11/05 18:32:16    251s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:16    251s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=1214.8M
[11/05 18:32:16    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:1214.8M
[11/05 18:32:16    251s] z: 2, totalTracks: 1
[11/05 18:32:16    251s] z: 4, totalTracks: 1
[11/05 18:32:16    251s] z: 6, totalTracks: 1
[11/05 18:32:16    251s] z: 8, totalTracks: 1
[11/05 18:32:16    251s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:16    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF:     Starting CMU at level 3, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1214.8M
[11/05 18:32:16    251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1214.8MB).
[11/05 18:32:16    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1214.8M
[11/05 18:32:16    251s] TotalInstCnt at PhyDesignMc Initialization: 1,006
[11/05 18:32:16    251s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=1214.8M
[11/05 18:32:16    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1214.8M
[11/05 18:32:16    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1214.8M
[11/05 18:32:16    251s] TotalInstCnt at PhyDesignMc Destruction: 1,006
[11/05 18:32:16    251s] *** Starting optimizing excluded clock nets MEM= 1214.8M) ***
[11/05 18:32:16    251s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1214.8M) ***
[11/05 18:32:16    251s] The useful skew maximum allowed delay set by user is: 1
[11/05 18:32:16    251s] Deleting Lib Analyzer.
[11/05 18:32:16    251s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:32:16    251s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=1214.8M
[11/05 18:32:16    251s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=1214.8M
[11/05 18:32:16    251s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/05 18:32:16    251s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:11.6/0:14:28.0 (0.3), mem = 1214.8M
[11/05 18:32:16    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.1
[11/05 18:32:16    251s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:16    251s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=1222.8M
[11/05 18:32:16    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:1222.8M
[11/05 18:32:16    251s] z: 2, totalTracks: 1
[11/05 18:32:16    251s] z: 4, totalTracks: 1
[11/05 18:32:16    251s] z: 6, totalTracks: 1
[11/05 18:32:16    251s] z: 8, totalTracks: 1
[11/05 18:32:16    251s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:16    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1222.8M
[11/05 18:32:16    251s] OPERPROF:     Starting CMU at level 3, MEM:1222.8M
[11/05 18:32:16    251s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1222.8M
[11/05 18:32:16    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1222.8M
[11/05 18:32:16    251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1222.8MB).
[11/05 18:32:16    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1222.8M
[11/05 18:32:16    251s] TotalInstCnt at PhyDesignMc Initialization: 1,006
[11/05 18:32:16    251s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=1222.8M
[11/05 18:32:16    251s] ### Creating TopoMgr, started
[11/05 18:32:16    251s] ### Creating TopoMgr, finished
[11/05 18:32:16    251s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:16    251s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:16    251s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:16    251s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:16    251s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:16    251s] 
[11/05 18:32:16    251s] Footprint cell information for calculating maxBufDist
[11/05 18:32:16    251s] *info: There are 9 candidate Buffer cells
[11/05 18:32:16    251s] *info: There are 6 candidate Inverter cells
[11/05 18:32:16    251s] 
[11/05 18:32:16    251s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:17    252s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:17    252s] ### Creating RouteCongInterface, started
[11/05 18:32:17    252s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:17    252s] 
[11/05 18:32:17    252s] Creating Lib Analyzer ...
[11/05 18:32:17    252s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:17    252s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:32:17    252s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:32:17    252s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:32:17    252s] 
[11/05 18:32:17    252s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:17    252s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=1391.9M
[11/05 18:32:17    252s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=1391.9M
[11/05 18:32:17    252s] Creating Lib Analyzer, finished. 
[11/05 18:32:17    252s] 
[11/05 18:32:17    252s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:32:17    252s] 
[11/05 18:32:17    252s] #optDebug: {0, 1.000}
[11/05 18:32:17    252s] ### Creating RouteCongInterface, finished
[11/05 18:32:18    253s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1411.0M
[11/05 18:32:18    253s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1411.0M
[11/05 18:32:18    253s] 
[11/05 18:32:18    253s] Netlist preparation processing... 
[11/05 18:32:18    253s] Removed 0 instance
[11/05 18:32:18    253s] *info: Marking 0 isolation instances dont touch
[11/05 18:32:18    253s] *info: Marking 0 level shifter instances dont touch
[11/05 18:32:18    253s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1391.9M
[11/05 18:32:18    253s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1391.9M
[11/05 18:32:18    253s] TotalInstCnt at PhyDesignMc Destruction: 1,006
[11/05 18:32:18    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.1
[11/05 18:32:18    253s] *** AreaOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:13.8/0:14:30.3 (0.3), mem = 1391.9M
[11/05 18:32:18    253s] 
[11/05 18:32:18    253s] =============================================================================================
[11/05 18:32:18    253s]  Step TAT Report for SimplifyNetlist #1
[11/05 18:32:18    253s] =============================================================================================
[11/05 18:32:18    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:18    253s] ---------------------------------------------------------------------------------------------
[11/05 18:32:18    253s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  22.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:32:18    253s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:18    253s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:32:18    253s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:32:18    253s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  37.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/05 18:32:18    253s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:18    253s] [ MISC                   ]          0:00:00.9  (  39.1 % )     0:00:00.9 /  0:00:00.8    0.9
[11/05 18:32:18    253s] ---------------------------------------------------------------------------------------------
[11/05 18:32:18    253s]  SimplifyNetlist #1 TOTAL           0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.2    1.0
[11/05 18:32:18    253s] ---------------------------------------------------------------------------------------------
[11/05 18:32:18    253s] 
[11/05 18:32:18    253s] Deleting Lib Analyzer.
[11/05 18:32:18    253s] Begin: GigaOpt high fanout net optimization
[11/05 18:32:18    253s] GigaOpt HFN: use maxLocalDensity 1.2
[11/05 18:32:18    253s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/05 18:32:18    253s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:32:18    253s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:13.8/0:14:30.3 (0.3), mem = 1310.9M
[11/05 18:32:18    253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.2
[11/05 18:32:18    253s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:18    253s] ### Creating PhyDesignMc. totSessionCpu=0:04:14 mem=1310.9M
[11/05 18:32:18    253s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/05 18:32:18    253s] OPERPROF: Starting DPlace-Init at level 1, MEM:1310.9M
[11/05 18:32:18    253s] z: 2, totalTracks: 1
[11/05 18:32:18    253s] z: 4, totalTracks: 1
[11/05 18:32:18    253s] z: 6, totalTracks: 1
[11/05 18:32:18    253s] z: 8, totalTracks: 1
[11/05 18:32:18    253s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:18    253s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1310.9M
[11/05 18:32:18    253s] OPERPROF:     Starting CMU at level 3, MEM:1310.9M
[11/05 18:32:18    253s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1310.9M
[11/05 18:32:18    253s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1310.9M
[11/05 18:32:18    253s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1310.9MB).
[11/05 18:32:18    253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1310.9M
[11/05 18:32:18    253s] TotalInstCnt at PhyDesignMc Initialization: 1,006
[11/05 18:32:18    253s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:14 mem=1310.9M
[11/05 18:32:18    253s] ### Creating RouteCongInterface, started
[11/05 18:32:18    253s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:18    253s] 
[11/05 18:32:18    253s] Creating Lib Analyzer ...
[11/05 18:32:18    253s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:18    253s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:32:18    253s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:32:18    253s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:32:18    253s] 
[11/05 18:32:18    253s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:19    254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:14 mem=1310.9M
[11/05 18:32:19    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:14 mem=1310.9M
[11/05 18:32:19    254s] Creating Lib Analyzer, finished. 
[11/05 18:32:19    254s] 
[11/05 18:32:19    254s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/05 18:32:19    254s] 
[11/05 18:32:19    254s] #optDebug: {0, 1.000}
[11/05 18:32:19    254s] ### Creating RouteCongInterface, finished
[11/05 18:32:21    256s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:32:21    256s] Total-nets :: 1149, Stn-nets :: 0, ratio :: 0 %
[11/05 18:32:21    256s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1310.9M
[11/05 18:32:21    256s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1310.9M
[11/05 18:32:21    256s] TotalInstCnt at PhyDesignMc Destruction: 1,006
[11/05 18:32:21    256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.2
[11/05 18:32:21    256s] *** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:04:16.6/0:14:33.1 (0.3), mem = 1310.9M
[11/05 18:32:21    256s] 
[11/05 18:32:21    256s] =============================================================================================
[11/05 18:32:21    256s]  Step TAT Report for DrvOpt #1
[11/05 18:32:21    256s] =============================================================================================
[11/05 18:32:21    256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:21    256s] ---------------------------------------------------------------------------------------------
[11/05 18:32:21    256s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  19.5 % )     0:00:00.5 /  0:00:00.5    0.9
[11/05 18:32:21    256s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:21    256s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:32:21    256s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.5    1.0
[11/05 18:32:21    256s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:21    256s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:21    256s] [ MISC                   ]          0:00:02.2  (  79.3 % )     0:00:02.2 /  0:00:02.2    1.0
[11/05 18:32:21    256s] ---------------------------------------------------------------------------------------------
[11/05 18:32:21    256s]  DrvOpt #1 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.7    1.0
[11/05 18:32:21    256s] ---------------------------------------------------------------------------------------------
[11/05 18:32:21    256s] 
[11/05 18:32:21    256s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/05 18:32:21    256s] End: GigaOpt high fanout net optimization
[11/05 18:32:21    256s] Begin: GigaOpt DRV Optimization
[11/05 18:32:21    256s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/05 18:32:21    256s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:32:21    256s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:16.6/0:14:33.1 (0.3), mem = 1310.9M
[11/05 18:32:21    256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.3
[11/05 18:32:21    256s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:21    256s] ### Creating PhyDesignMc. totSessionCpu=0:04:17 mem=1310.9M
[11/05 18:32:21    256s] OPERPROF: Starting DPlace-Init at level 1, MEM:1310.9M
[11/05 18:32:21    256s] z: 2, totalTracks: 1
[11/05 18:32:21    256s] z: 4, totalTracks: 1
[11/05 18:32:21    256s] z: 6, totalTracks: 1
[11/05 18:32:21    256s] z: 8, totalTracks: 1
[11/05 18:32:21    256s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:21    256s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1310.9M
[11/05 18:32:21    256s] OPERPROF:     Starting CMU at level 3, MEM:1310.9M
[11/05 18:32:21    256s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1310.9M
[11/05 18:32:21    256s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1310.9M
[11/05 18:32:21    256s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1310.9MB).
[11/05 18:32:21    256s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1310.9M
[11/05 18:32:21    256s] TotalInstCnt at PhyDesignMc Initialization: 1,006
[11/05 18:32:21    256s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:17 mem=1310.9M
[11/05 18:32:21    256s] ### Creating RouteCongInterface, started
[11/05 18:32:21    256s] 
[11/05 18:32:21    256s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/05 18:32:21    256s] 
[11/05 18:32:21    256s] #optDebug: {0, 1.000}
[11/05 18:32:21    256s] ### Creating RouteCongInterface, finished
[11/05 18:32:23    258s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1330.0M
[11/05 18:32:23    258s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1330.0M
[11/05 18:32:23    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:23    258s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/05 18:32:23    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:23    258s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/05 18:32:23    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:23    258s] Info: violation cost 0.633324 (cap = 0.633324, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:32:23    258s] |     0|     0|     0.00|     5|     5|    -0.01|     0|     0|     0|     0|     0.48|     0.00|       0|       0|       0|  58.00|          |         |
[11/05 18:32:24    259s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:32:24    259s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.55|     0.00|       5|       0|       0|  58.13| 0:00:01.0|  1380.2M|
[11/05 18:32:24    259s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:32:24    259s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.55|     0.00|       0|       0|       0|  58.13| 0:00:00.0|  1380.2M|
[11/05 18:32:24    259s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:24    259s] Bottom Preferred Layer:
[11/05 18:32:24    259s]     None
[11/05 18:32:24    259s] Via Pillar Rule:
[11/05 18:32:24    259s]     None
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1380.2M) ***
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] Total-nets :: 1154, Stn-nets :: 0, ratio :: 0 %
[11/05 18:32:24    259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1361.1M
[11/05 18:32:24    259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1361.1M
[11/05 18:32:24    259s] TotalInstCnt at PhyDesignMc Destruction: 1,011
[11/05 18:32:24    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.3
[11/05 18:32:24    259s] *** DrvOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:04:19.0/0:14:35.6 (0.3), mem = 1361.1M
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] =============================================================================================
[11/05 18:32:24    259s]  Step TAT Report for DrvOpt #2
[11/05 18:32:24    259s] =============================================================================================
[11/05 18:32:24    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:24    259s] ---------------------------------------------------------------------------------------------
[11/05 18:32:24    259s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/05 18:32:24    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:24    259s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:32:24    259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[11/05 18:32:24    259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:24    259s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.8
[11/05 18:32:24    259s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:24    259s] [ OptEval                ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.6
[11/05 18:32:24    259s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:32:24    259s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:32:24    259s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:32:24    259s] [ IncrDelayCalc          ]      6   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:32:24    259s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/05 18:32:24    259s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:32:24    259s] [ MISC                   ]          0:00:02.2  (  85.6 % )     0:00:02.2 /  0:00:02.1    1.0
[11/05 18:32:24    259s] ---------------------------------------------------------------------------------------------
[11/05 18:32:24    259s]  DrvOpt #2 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[11/05 18:32:24    259s] ---------------------------------------------------------------------------------------------
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] End: GigaOpt DRV Optimization
[11/05 18:32:24    259s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/05 18:32:24    259s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1083.0M, totSessionCpu=0:04:19 **
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] Active setup views:
[11/05 18:32:24    259s]  MyAnView
[11/05 18:32:24    259s]   Dominating endpoints: 0
[11/05 18:32:24    259s]   Dominating TNS: -0.000
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] Deleting Lib Analyzer.
[11/05 18:32:24    259s] Begin: GigaOpt Global Optimization
[11/05 18:32:24    259s] *info: use new DP (enabled)
[11/05 18:32:24    259s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/05 18:32:24    259s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:32:24    259s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:19.1/0:14:35.7 (0.3), mem = 1321.1M
[11/05 18:32:24    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.4
[11/05 18:32:24    259s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:24    259s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=1321.1M
[11/05 18:32:24    259s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/05 18:32:24    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:1321.1M
[11/05 18:32:24    259s] z: 2, totalTracks: 1
[11/05 18:32:24    259s] z: 4, totalTracks: 1
[11/05 18:32:24    259s] z: 6, totalTracks: 1
[11/05 18:32:24    259s] z: 8, totalTracks: 1
[11/05 18:32:24    259s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:24    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1321.1M
[11/05 18:32:24    259s] OPERPROF:     Starting CMU at level 3, MEM:1321.1M
[11/05 18:32:24    259s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1321.1M
[11/05 18:32:24    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1321.1M
[11/05 18:32:24    259s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1321.1MB).
[11/05 18:32:24    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:1321.1M
[11/05 18:32:24    259s] TotalInstCnt at PhyDesignMc Initialization: 1,011
[11/05 18:32:24    259s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=1321.1M
[11/05 18:32:24    259s] ### Creating RouteCongInterface, started
[11/05 18:32:24    259s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] Creating Lib Analyzer ...
[11/05 18:32:24    259s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:24    259s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:32:24    259s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:32:24    259s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:24    259s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:20 mem=1321.1M
[11/05 18:32:24    259s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:20 mem=1321.1M
[11/05 18:32:24    259s] Creating Lib Analyzer, finished. 
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:32:24    259s] 
[11/05 18:32:24    259s] #optDebug: {0, 1.000}
[11/05 18:32:24    259s] ### Creating RouteCongInterface, finished
[11/05 18:32:24    259s] {MG  {4 0 1 0.030424}  {7 0 1.4 0.147351}  {9 0 5.9 0.584586} }
[11/05 18:32:30    264s] *info: 1 clock net excluded
[11/05 18:32:30    264s] *info: 2 special nets excluded.
[11/05 18:32:30    264s] *info: 61 no-driver nets excluded.
[11/05 18:32:31    266s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1345.2M
[11/05 18:32:31    266s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1345.2M
[11/05 18:32:31    266s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/05 18:32:31    266s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:32:31    266s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
[11/05 18:32:31    266s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:32:31    266s] |   0.000|   0.000|    58.13%|   0:00:00.0| 1346.2M|  MyAnView|       NA| NA                           |
[11/05 18:32:31    266s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:32:31    266s] 
[11/05 18:32:31    266s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.2M) ***
[11/05 18:32:31    266s] 
[11/05 18:32:31    266s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1346.2M) ***
[11/05 18:32:31    266s] Bottom Preferred Layer:
[11/05 18:32:31    266s]     None
[11/05 18:32:31    266s] Via Pillar Rule:
[11/05 18:32:31    266s]     None
[11/05 18:32:31    266s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/05 18:32:31    266s] Total-nets :: 1154, Stn-nets :: 0, ratio :: 0 %
[11/05 18:32:31    266s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1327.1M
[11/05 18:32:31    266s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1327.1M
[11/05 18:32:31    266s] TotalInstCnt at PhyDesignMc Destruction: 1,011
[11/05 18:32:31    266s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.4
[11/05 18:32:31    266s] *** SetupOpt [finish] : cpu/real = 0:00:07.3/0:00:07.6 (1.0), totSession cpu/real = 0:04:26.4/0:14:43.3 (0.3), mem = 1327.1M
[11/05 18:32:31    266s] 
[11/05 18:32:31    266s] =============================================================================================
[11/05 18:32:31    266s]  Step TAT Report for GlobalOpt #1
[11/05 18:32:31    266s] =============================================================================================
[11/05 18:32:31    266s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:31    266s] ---------------------------------------------------------------------------------------------
[11/05 18:32:31    266s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/05 18:32:31    266s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   6.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:32:31    266s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:31    266s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/05 18:32:31    266s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    0.9
[11/05 18:32:31    266s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:31    266s] [ TransformInit          ]      1   0:00:06.9  (  90.0 % )     0:00:06.9 /  0:00:06.7    1.0
[11/05 18:32:31    266s] [ MISC                   ]          0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.1    0.7
[11/05 18:32:31    266s] ---------------------------------------------------------------------------------------------
[11/05 18:32:31    266s]  GlobalOpt #1 TOTAL                 0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.3    1.0
[11/05 18:32:31    266s] ---------------------------------------------------------------------------------------------
[11/05 18:32:31    266s] 
[11/05 18:32:31    266s] End: GigaOpt Global Optimization
[11/05 18:32:31    266s] *** Timing Is met
[11/05 18:32:31    266s] *** Check timing (0:00:00.0)
[11/05 18:32:31    266s] Deleting Lib Analyzer.
[11/05 18:32:31    266s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/05 18:32:31    266s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:32:31    266s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=1325.1M
[11/05 18:32:31    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=1325.1M
[11/05 18:32:31    266s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/05 18:32:31    266s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:31    266s] ### Creating PhyDesignMc. totSessionCpu=0:04:26 mem=1344.2M
[11/05 18:32:31    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.2M
[11/05 18:32:31    266s] z: 2, totalTracks: 1
[11/05 18:32:31    266s] z: 4, totalTracks: 1
[11/05 18:32:31    266s] z: 6, totalTracks: 1
[11/05 18:32:31    266s] z: 8, totalTracks: 1
[11/05 18:32:31    266s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:31    266s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.2M
[11/05 18:32:31    266s] OPERPROF:     Starting CMU at level 3, MEM:1344.2M
[11/05 18:32:31    266s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1344.2M
[11/05 18:32:31    266s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1344.2M
[11/05 18:32:31    266s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.2MB).
[11/05 18:32:31    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1344.2M
[11/05 18:32:31    266s] TotalInstCnt at PhyDesignMc Initialization: 1,011
[11/05 18:32:31    266s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=1344.2M
[11/05 18:32:31    266s] Begin: Area Reclaim Optimization
[11/05 18:32:31    266s] 
[11/05 18:32:31    266s] Creating Lib Analyzer ...
[11/05 18:32:31    266s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:32:32    266s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:32:32    266s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:32:32    266s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:32:32    266s] 
[11/05 18:32:32    266s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:32    266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:27 mem=1346.2M
[11/05 18:32:32    266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:27 mem=1346.2M
[11/05 18:32:32    266s] Creating Lib Analyzer, finished. 
[11/05 18:32:32    266s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:27.0/0:14:43.9 (0.3), mem = 1346.2M
[11/05 18:32:32    266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.5
[11/05 18:32:32    266s] ### Creating RouteCongInterface, started
[11/05 18:32:32    266s] 
[11/05 18:32:32    266s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:32:32    266s] 
[11/05 18:32:32    266s] #optDebug: {0, 1.000}
[11/05 18:32:32    266s] ### Creating RouteCongInterface, finished
[11/05 18:32:33    267s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1346.2M
[11/05 18:32:33    267s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1346.2M
[11/05 18:32:33    267s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.13
[11/05 18:32:33    267s] +----------+---------+--------+--------+------------+--------+
[11/05 18:32:33    267s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/05 18:32:33    267s] +----------+---------+--------+--------+------------+--------+
[11/05 18:32:33    267s] |    58.13%|        -|   0.000|   0.000|   0:00:00.0| 1346.2M|
[11/05 18:32:33    267s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:32:33    267s] |    58.13%|        0|   0.000|   0.000|   0:00:00.0| 1346.2M|
[11/05 18:32:34    268s] |    57.01%|       22|   0.000|   0.000|   0:00:01.0| 1387.3M|
[11/05 18:32:34    268s] |    56.82%|        9|   0.000|   0.000|   0:00:00.0| 1387.3M|
[11/05 18:32:34    269s] |    56.82%|        0|   0.000|   0.000|   0:00:00.0| 1387.3M|
[11/05 18:32:34    269s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:32:34    269s] |    56.82%|        0|   0.000|   0.000|   0:00:00.0| 1387.3M|
[11/05 18:32:34    269s] +----------+---------+--------+--------+------------+--------+
[11/05 18:32:34    269s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 56.82
[11/05 18:32:34    269s] 
[11/05 18:32:34    269s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 25 Resize = 9 **
[11/05 18:32:34    269s] --------------------------------------------------------------
[11/05 18:32:34    269s] |                                   | Total     | Sequential |
[11/05 18:32:34    269s] --------------------------------------------------------------
[11/05 18:32:34    269s] | Num insts resized                 |       9  |       1    |
[11/05 18:32:34    269s] | Num insts undone                  |       0  |       0    |
[11/05 18:32:34    269s] | Num insts Downsized               |       9  |       1    |
[11/05 18:32:34    269s] | Num insts Samesized               |       0  |       0    |
[11/05 18:32:34    269s] | Num insts Upsized                 |       0  |       0    |
[11/05 18:32:34    269s] | Num multiple commits+uncommits    |       0  |       -    |
[11/05 18:32:34    269s] --------------------------------------------------------------
[11/05 18:32:34    269s] Bottom Preferred Layer:
[11/05 18:32:34    269s]     None
[11/05 18:32:34    269s] Via Pillar Rule:
[11/05 18:32:34    269s]     None
[11/05 18:32:34    269s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[11/05 18:32:34    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.5
[11/05 18:32:34    269s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.4 (0.9), totSession cpu/real = 0:04:29.1/0:14:46.3 (0.3), mem = 1387.3M
[11/05 18:32:34    269s] 
[11/05 18:32:34    269s] =============================================================================================
[11/05 18:32:34    269s]  Step TAT Report for AreaOpt #1
[11/05 18:32:34    269s] =============================================================================================
[11/05 18:32:34    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:34    269s] ---------------------------------------------------------------------------------------------
[11/05 18:32:34    269s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[11/05 18:32:34    269s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  17.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:32:34    269s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:34    269s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:32:34    269s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:34    269s] [ OptSingleIteration     ]      5   0:00:00.1  (   4.8 % )     0:00:01.6 /  0:00:01.4    0.8
[11/05 18:32:34    269s] [ OptGetWeight           ]    187   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/05 18:32:34    269s] [ OptEval                ]    187   0:00:00.6  (  20.6 % )     0:00:00.6 /  0:00:00.4    0.6
[11/05 18:32:34    269s] [ OptCommit              ]    187   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/05 18:32:34    269s] [ IncrTimingUpdate       ]     30   0:00:00.4  (  14.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/05 18:32:34    269s] [ PostCommitDelayUpdate  ]    187   0:00:00.1  (   2.4 % )     0:00:00.4 /  0:00:00.3    0.7
[11/05 18:32:34    269s] [ IncrDelayCalc          ]     75   0:00:00.3  (  10.4 % )     0:00:00.3 /  0:00:00.2    0.6
[11/05 18:32:34    269s] [ MISC                   ]          0:00:00.7  (  25.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/05 18:32:34    269s] ---------------------------------------------------------------------------------------------
[11/05 18:32:34    269s]  AreaOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.6    0.9
[11/05 18:32:34    269s] ---------------------------------------------------------------------------------------------
[11/05 18:32:34    269s] 
[11/05 18:32:34    269s] Executing incremental physical updates
[11/05 18:32:34    269s] Executing incremental physical updates
[11/05 18:32:34    269s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1368.2M
[11/05 18:32:34    269s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1368.2M
[11/05 18:32:34    269s] TotalInstCnt at PhyDesignMc Destruction: 985
[11/05 18:32:34    269s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1327.23M, totSessionCpu=0:04:29).
[11/05 18:32:34    269s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1327.2M
[11/05 18:32:34    269s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1327.2M
[11/05 18:32:34    269s] **INFO: Flow update: Design is easy to close.
[11/05 18:32:35    269s] 
[11/05 18:32:35    269s] *** Start incrementalPlace ***
[11/05 18:32:35    269s] User Input Parameters:
[11/05 18:32:35    269s] - Congestion Driven    : On
[11/05 18:32:35    269s] - Timing Driven        : On
[11/05 18:32:35    269s] - Area-Violation Based : On
[11/05 18:32:35    269s] - Start Rollback Level : -5
[11/05 18:32:35    269s] - Legalized            : On
[11/05 18:32:35    269s] - Window Based         : Off
[11/05 18:32:35    269s] - eDen incr mode       : Off
[11/05 18:32:35    269s] - Small incr mode      : Off
[11/05 18:32:35    269s] 
[11/05 18:32:35    269s] no activity file in design. spp won't run.
[11/05 18:32:35    269s] Effort level <high> specified for reg2reg path_group
[11/05 18:32:35    269s] No Views given, use default active views for adaptive view pruning
[11/05 18:32:35    269s] SKP will enable view:
[11/05 18:32:35    269s]   MyAnView
[11/05 18:32:35    269s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1329.2M
[11/05 18:32:35    269s] Starting Early Global Route congestion estimation: mem = 1329.2M
[11/05 18:32:35    269s] (I)       Started Import and model ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Create place DB ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Import place data ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read instances and placement ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read nets ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Create route DB ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       == Non-default Options ==
[11/05 18:32:35    269s] (I)       Maximum routing layer                              : 10
[11/05 18:32:35    269s] (I)       Number of threads                                  : 1
[11/05 18:32:35    269s] (I)       Use non-blocking free Dbs wires                    : false
[11/05 18:32:35    269s] (I)       Method to set GCell size                           : row
[11/05 18:32:35    269s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:32:35    269s] (I)       Started Import route data ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Use row-based GCell size
[11/05 18:32:35    269s] (I)       Use row-based GCell align
[11/05 18:32:35    269s] (I)       GCell unit size   : 2800
[11/05 18:32:35    269s] (I)       GCell multiplier  : 1
[11/05 18:32:35    269s] (I)       GCell row height  : 2800
[11/05 18:32:35    269s] (I)       Actual row height : 2800
[11/05 18:32:35    269s] (I)       GCell align ref   : 10260 10080
[11/05 18:32:35    269s] [NR-eGR] Track table information for default rule: 
[11/05 18:32:35    269s] [NR-eGR] metal1 has no routable track
[11/05 18:32:35    269s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:32:35    269s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:32:35    269s] (I)       ===========================================================================
[11/05 18:32:35    269s] (I)       == Report All Rule Vias ==
[11/05 18:32:35    269s] (I)       ===========================================================================
[11/05 18:32:35    269s] (I)        Via Rule : (Default)
[11/05 18:32:35    269s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:32:35    269s] (I)       ---------------------------------------------------------------------------
[11/05 18:32:35    269s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:32:35    269s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:32:35    269s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:32:35    269s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:32:35    269s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:32:35    269s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:32:35    269s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:32:35    269s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:32:35    269s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:32:35    269s] (I)       ===========================================================================
[11/05 18:32:35    269s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read routing blockages ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read instance blockages ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read PG blockages ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] [NR-eGR] Read 92 PG shapes
[11/05 18:32:35    269s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read boundary cut boxes ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:32:35    269s] [NR-eGR] #Instance Blockages : 0
[11/05 18:32:35    269s] [NR-eGR] #PG Blockages       : 92
[11/05 18:32:35    269s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:32:35    269s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:32:35    269s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read blackboxes ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:32:35    269s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read prerouted ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:32:35    269s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read unlegalized nets ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read nets ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] [NR-eGR] Read numTotalNets=1128  numIgnoredNets=0
[11/05 18:32:35    269s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Set up via pillars ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       early_global_route_priority property id does not exist.
[11/05 18:32:35    269s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Model blockages into capacity
[11/05 18:32:35    269s] (I)       Read Num Blocks=92  Num Prerouted Wires=0  Num CS=0
[11/05 18:32:35    269s] (I)       Started Initialize 3D capacity ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:35    269s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       -- layer congestion ratio --
[11/05 18:32:35    269s] (I)       Layer 1 : 0.100000
[11/05 18:32:35    269s] (I)       Layer 2 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 3 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 4 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 5 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 6 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 7 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 8 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 9 : 0.700000
[11/05 18:32:35    269s] (I)       Layer 10 : 0.700000
[11/05 18:32:35    269s] (I)       ----------------------------
[11/05 18:32:35    269s] (I)       Number of ignored nets                =      0
[11/05 18:32:35    269s] (I)       Number of connected nets              =      0
[11/05 18:32:35    269s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:32:35    269s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:32:35    269s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:32:35    269s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:32:35    269s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:32:35    269s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:32:35    269s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:32:35    269s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:32:35    269s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:32:35    269s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Read aux data ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Others data preparation ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/05 18:32:35    269s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Create route kernel ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Ndr track 0 does not exist
[11/05 18:32:35    269s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:32:35    269s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:32:35    269s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:32:35    269s] (I)       Site width          :   380  (dbu)
[11/05 18:32:35    269s] (I)       Row height          :  2800  (dbu)
[11/05 18:32:35    269s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:32:35    269s] (I)       GCell width         :  2800  (dbu)
[11/05 18:32:35    269s] (I)       GCell height        :  2800  (dbu)
[11/05 18:32:35    269s] (I)       Grid                :    47    46    10
[11/05 18:32:35    269s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:32:35    269s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:32:35    269s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:32:35    269s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:35    269s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:35    269s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:32:35    269s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:32:35    269s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:32:35    269s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:32:35    269s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:32:35    269s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:32:35    269s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:32:35    269s] (I)       --------------------------------------------------------
[11/05 18:32:35    269s] 
[11/05 18:32:35    269s] [NR-eGR] ============ Routing rule table ============
[11/05 18:32:35    269s] [NR-eGR] Rule id: 0  Nets: 1128 
[11/05 18:32:35    269s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:32:35    269s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:32:35    269s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:35    269s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:35    269s] [NR-eGR] ========================================
[11/05 18:32:35    269s] [NR-eGR] 
[11/05 18:32:35    269s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:32:35    269s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:32:35    269s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Reset routing kernel
[11/05 18:32:35    269s] (I)       Started Global Routing ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Initialization ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       totalPins=3651  totalGlobalPin=3564 (97.62%)
[11/05 18:32:35    269s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Net group 1 ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Generate topology ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:32:35    269s] [NR-eGR] Layer group 1: route 1128 net(s) in layer range [2, 10]
[11/05 18:32:35    269s] (I)       
[11/05 18:32:35    269s] (I)       ============  Phase 1a Route ============
[11/05 18:32:35    269s] (I)       Started Phase 1a ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Pattern routing ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Usage: 6090 = (2734 H, 3356 V) = (7.21% H, 8.12% V) = (3.828e+03um H, 4.698e+03um V)
[11/05 18:32:35    269s] (I)       Started Add via demand to 2D ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       
[11/05 18:32:35    269s] (I)       ============  Phase 1b Route ============
[11/05 18:32:35    269s] (I)       Started Phase 1b ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Usage: 6090 = (2734 H, 3356 V) = (7.21% H, 8.12% V) = (3.828e+03um H, 4.698e+03um V)
[11/05 18:32:35    269s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.526000e+03um
[11/05 18:32:35    269s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       
[11/05 18:32:35    269s] (I)       ============  Phase 1c Route ============
[11/05 18:32:35    269s] (I)       Started Phase 1c ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Usage: 6090 = (2734 H, 3356 V) = (7.21% H, 8.12% V) = (3.828e+03um H, 4.698e+03um V)
[11/05 18:32:35    269s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       
[11/05 18:32:35    269s] (I)       ============  Phase 1d Route ============
[11/05 18:32:35    269s] (I)       Started Phase 1d ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Usage: 6090 = (2734 H, 3356 V) = (7.21% H, 8.12% V) = (3.828e+03um H, 4.698e+03um V)
[11/05 18:32:35    269s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       
[11/05 18:32:35    269s] (I)       ============  Phase 1e Route ============
[11/05 18:32:35    269s] (I)       Started Phase 1e ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Route legalization ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Usage: 6090 = (2734 H, 3356 V) = (7.21% H, 8.12% V) = (3.828e+03um H, 4.698e+03um V)
[11/05 18:32:35    269s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.526000e+03um
[11/05 18:32:35    269s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       
[11/05 18:32:35    269s] (I)       ============  Phase 1l Route ============
[11/05 18:32:35    269s] (I)       Started Phase 1l ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Layer assignment (1T) ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Clean cong LA ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:32:35    269s] (I)       Layer  2:      14259      3377         0         294       15289    ( 1.89%) 
[11/05 18:32:35    269s] (I)       Layer  3:      21252      3030         0           0       21160    ( 0.00%) 
[11/05 18:32:35    269s] (I)       Layer  4:      10486      1353         0         220       10355    ( 2.08%) 
[11/05 18:32:35    269s] (I)       Layer  5:      10580       113         0           0       10580    ( 0.00%) 
[11/05 18:32:35    269s] (I)       Layer  6:      10485       106         0         225       10350    ( 2.13%) 
[11/05 18:32:35    269s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:32:35    269s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:32:35    269s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:32:35    269s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:32:35    269s] (I)       Total:         77527      7979         0        1432       77704    ( 1.81%) 
[11/05 18:32:35    269s] (I)       
[11/05 18:32:35    269s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:32:35    269s] [NR-eGR]                        OverCon            
[11/05 18:32:35    269s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:32:35    269s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:32:35    269s] [NR-eGR] ----------------------------------------------
[11/05 18:32:35    269s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR] ----------------------------------------------
[11/05 18:32:35    269s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:32:35    269s] [NR-eGR] 
[11/05 18:32:35    269s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Started Export 3D cong map ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:32:35    269s] (I)       Started Export 2D cong map ( Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:32:35    269s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:32:35    269s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.23 MB )
[11/05 18:32:35    269s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1329.2M
[11/05 18:32:35    269s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.067, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF: Starting HotSpotCal at level 1, MEM:1329.2M
[11/05 18:32:35    269s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:35    269s] [hotspot] |            |   max hotspot | total hotspot |
[11/05 18:32:35    269s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:35    269s] [hotspot] | normalized |          0.00 |          0.00 |
[11/05 18:32:35    269s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:35    269s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:32:35    269s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:32:35    269s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1329.2M
[11/05 18:32:35    269s] 
[11/05 18:32:35    269s] === incrementalPlace Internal Loop 1 ===
[11/05 18:32:35    269s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/05 18:32:35    269s] OPERPROF: Starting IPInitSPData at level 1, MEM:1329.2M
[11/05 18:32:35    269s] z: 2, totalTracks: 1
[11/05 18:32:35    269s] z: 4, totalTracks: 1
[11/05 18:32:35    269s] z: 6, totalTracks: 1
[11/05 18:32:35    269s] z: 8, totalTracks: 1
[11/05 18:32:35    269s] #spOpts: N=45 minPadR=1.1 
[11/05 18:32:35    269s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF:   Starting post-place ADS at level 2, MEM:1329.2M
[11/05 18:32:35    269s] ADSU 0.568 -> 0.568. GS 11.200
[11/05 18:32:35    269s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.004, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF:   Starting spMPad at level 2, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF:     Starting spContextMPad at level 3, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1329.2M
[11/05 18:32:35    269s] no activity file in design. spp won't run.
[11/05 18:32:35    269s] [spp] 0
[11/05 18:32:35    269s] [adp] 0:1:1:3
[11/05 18:32:35    269s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1329.2M
[11/05 18:32:35    269s] SP #FI/SF FL/PI 0/0 985/0
[11/05 18:32:35    269s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.022, MEM:1329.2M
[11/05 18:32:35    269s] PP off. flexM 0
[11/05 18:32:35    269s] OPERPROF: Starting CDPad at level 1, MEM:1329.2M
[11/05 18:32:35    269s] 3DP is on.
[11/05 18:32:35    269s] 3DP OF M2 0.000, M4 0.000. Diff 0
[11/05 18:32:35    269s] design sh 0.187.
[11/05 18:32:35    269s] design sh 0.187.
[11/05 18:32:35    269s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/05 18:32:35    269s] design sh 0.187.
[11/05 18:32:35    269s] CDPadU 0.811 -> 0.632. R=0.568, N=985, GS=1.400
[11/05 18:32:35    269s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.022, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF: Starting InitSKP at level 1, MEM:1329.2M
[11/05 18:32:35    269s] no activity file in design. spp won't run.
[11/05 18:32:35    269s] no activity file in design. spp won't run.
[11/05 18:32:35    269s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[11/05 18:32:35    269s] OPERPROF: Finished InitSKP at level 1, CPU:0.350, REAL:0.350, MEM:1329.2M
[11/05 18:32:35    269s] NP #FI/FS/SF FL/PI: 0/0/0 985/0
[11/05 18:32:35    269s] no activity file in design. spp won't run.
[11/05 18:32:35    269s] 
[11/05 18:32:35    269s] AB Est...
[11/05 18:32:35    269s] OPERPROF: Starting npPlace at level 1, MEM:1329.2M
[11/05 18:32:35    269s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.014, MEM:1332.1M
[11/05 18:32:35    269s] Iteration  4: Skipped, with CDP Off
[11/05 18:32:35    269s] OPERPROF: Starting npPlace at level 1, MEM:1332.1M
[11/05 18:32:35    269s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[11/05 18:32:35    269s] No instances found in the vector
[11/05 18:32:35    269s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1332.1M, DRC: 0)
[11/05 18:32:35    269s] 0 (out of 0) MH cells were successfully legalized.
[11/05 18:32:36    270s] Iteration  5: Total net bbox = 6.361e+03 (2.88e+03 3.48e+03)
[11/05 18:32:36    270s]               Est.  stn bbox = 7.351e+03 (3.32e+03 4.03e+03)
[11/05 18:32:36    270s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1317.0M
[11/05 18:32:36    270s] OPERPROF: Finished npPlace at level 1, CPU:0.390, REAL:0.667, MEM:1317.0M
[11/05 18:32:36    270s] no activity file in design. spp won't run.
[11/05 18:32:36    270s] NP #FI/FS/SF FL/PI: 0/0/0 985/0
[11/05 18:32:36    270s] no activity file in design. spp won't run.
[11/05 18:32:36    270s] OPERPROF: Starting npPlace at level 1, MEM:1317.0M
[11/05 18:32:36    270s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[11/05 18:32:36    270s] No instances found in the vector
[11/05 18:32:36    270s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1317.0M, DRC: 0)
[11/05 18:32:36    270s] 0 (out of 0) MH cells were successfully legalized.
[11/05 18:32:36    270s] Iteration  6: Total net bbox = 6.301e+03 (3.01e+03 3.29e+03)
[11/05 18:32:36    270s]               Est.  stn bbox = 7.303e+03 (3.47e+03 3.83e+03)
[11/05 18:32:36    270s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1317.0M
[11/05 18:32:36    270s] OPERPROF: Finished npPlace at level 1, CPU:0.430, REAL:0.582, MEM:1317.0M
[11/05 18:32:36    270s] no activity file in design. spp won't run.
[11/05 18:32:36    270s] NP #FI/FS/SF FL/PI: 0/0/0 985/0
[11/05 18:32:36    270s] no activity file in design. spp won't run.
[11/05 18:32:36    270s] OPERPROF: Starting npPlace at level 1, MEM:1317.0M
[11/05 18:32:36    270s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[11/05 18:32:36    270s] No instances found in the vector
[11/05 18:32:36    270s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1317.0M, DRC: 0)
[11/05 18:32:36    270s] 0 (out of 0) MH cells were successfully legalized.
[11/05 18:32:37    271s] Iteration  7: Total net bbox = 6.298e+03 (3.02e+03 3.28e+03)
[11/05 18:32:37    271s]               Est.  stn bbox = 7.300e+03 (3.48e+03 3.82e+03)
[11/05 18:32:37    271s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1317.0M
[11/05 18:32:37    271s] OPERPROF: Finished npPlace at level 1, CPU:0.600, REAL:0.830, MEM:1317.0M
[11/05 18:32:37    271s] no activity file in design. spp won't run.
[11/05 18:32:37    271s] NP #FI/FS/SF FL/PI: 0/0/0 985/0
[11/05 18:32:37    271s] no activity file in design. spp won't run.
[11/05 18:32:37    271s] OPERPROF: Starting npPlace at level 1, MEM:1317.0M
[11/05 18:32:37    271s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[11/05 18:32:37    271s] No instances found in the vector
[11/05 18:32:37    271s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1317.0M, DRC: 0)
[11/05 18:32:37    271s] 0 (out of 0) MH cells were successfully legalized.
[11/05 18:32:38    272s] Iteration  8: Total net bbox = 6.781e+03 (3.28e+03 3.50e+03)
[11/05 18:32:38    272s]               Est.  stn bbox = 7.800e+03 (3.76e+03 4.04e+03)
[11/05 18:32:38    272s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1317.0M
[11/05 18:32:38    272s] OPERPROF: Finished npPlace at level 1, CPU:0.900, REAL:1.172, MEM:1317.0M
[11/05 18:32:39    272s] no activity file in design. spp won't run.
[11/05 18:32:39    272s] NP #FI/FS/SF FL/PI: 0/0/0 985/0
[11/05 18:32:39    272s] no activity file in design. spp won't run.
[11/05 18:32:39    272s] OPERPROF: Starting npPlace at level 1, MEM:1317.0M
[11/05 18:32:39    272s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[11/05 18:32:39    272s] No instances found in the vector
[11/05 18:32:39    272s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1317.0M, DRC: 0)
[11/05 18:32:39    272s] 0 (out of 0) MH cells were successfully legalized.
[11/05 18:32:39    273s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1317.0M
[11/05 18:32:39    273s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1317.0M
[11/05 18:32:39    273s] Iteration  9: Total net bbox = 6.931e+03 (3.38e+03 3.55e+03)
[11/05 18:32:39    273s]               Est.  stn bbox = 7.960e+03 (3.86e+03 4.10e+03)
[11/05 18:32:39    273s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1317.0M
[11/05 18:32:39    273s] OPERPROF: Finished npPlace at level 1, CPU:0.790, REAL:0.985, MEM:1317.0M
[11/05 18:32:40    273s] Move report: Timing Driven Placement moves 985 insts, mean move: 4.73 um, max move: 17.35 um
[11/05 18:32:40    273s] 	Max move on inst (mult_208/U286): (57.00, 55.44) --> (53.38, 41.71)
[11/05 18:32:40    273s] no activity file in design. spp won't run.
[11/05 18:32:40    273s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1317.0M
[11/05 18:32:40    273s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:32:40    273s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.004, MEM:1317.0M
[11/05 18:32:40    273s] 
[11/05 18:32:40    273s] Finished Incremental Placement (cpu=0:00:03.6, real=0:00:05.0, mem=1317.0M)
[11/05 18:32:40    273s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/05 18:32:40    273s] Type 'man IMPSP-9025' for more detail.
[11/05 18:32:40    273s] CongRepair sets shifter mode to gplace
[11/05 18:32:40    273s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1317.0M
[11/05 18:32:40    273s] z: 2, totalTracks: 1
[11/05 18:32:40    273s] z: 4, totalTracks: 1
[11/05 18:32:40    273s] z: 6, totalTracks: 1
[11/05 18:32:40    273s] z: 8, totalTracks: 1
[11/05 18:32:40    273s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:40    273s] All LLGs are deleted
[11/05 18:32:40    273s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1317.0M
[11/05 18:32:40    273s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:32:40    273s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1317.0M
[11/05 18:32:40    273s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.025, MEM:1317.8M
[11/05 18:32:40    273s] Fast DP-INIT is on for default
[11/05 18:32:40    273s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:32:40    273s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.033, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF:         Starting CMU at level 5, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.035, MEM:1317.8M
[11/05 18:32:40    273s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1317.8MB).
[11/05 18:32:40    273s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.041, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.041, MEM:1317.8M
[11/05 18:32:40    273s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.2
[11/05 18:32:40    273s] OPERPROF:   Starting RefinePlace at level 2, MEM:1317.8M
[11/05 18:32:40    273s] *** Starting refinePlace (0:04:33 mem=1317.8M) ***
[11/05 18:32:40    273s] Total net bbox length = 7.084e+03 (3.488e+03 3.596e+03) (ext = 6.817e+02)
[11/05 18:32:40    273s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:32:40    273s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1317.8M
[11/05 18:32:40    273s] Starting refinePlace ...
[11/05 18:32:40    273s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/05 18:32:40    273s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:32:40    273s]    Spread Effort: high, pre-route mode, useDDP on.
[11/05 18:32:40    273s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1317.8MB) @(0:04:33 - 0:04:33).
[11/05 18:32:40    273s] Move report: preRPlace moves 985 insts, mean move: 0.40 um, max move: 1.14 um
[11/05 18:32:40    273s] 	Max move on inst (mult_208/U563): (38.20, 33.79) --> (37.81, 33.04)
[11/05 18:32:40    273s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[11/05 18:32:40    273s] wireLenOptFixPriorityInst 0 inst fixed
[11/05 18:32:40    273s] Placement tweakage begins.
[11/05 18:32:40    273s] wire length = 8.318e+03
[11/05 18:32:40    273s] wire length = 7.917e+03
[11/05 18:32:40    273s] Placement tweakage ends.
[11/05 18:32:40    273s] Move report: tweak moves 132 insts, mean move: 1.31 um, max move: 5.51 um
[11/05 18:32:40    273s] 	Max move on inst (mult_204/U247): (11.40, 34.44) --> (16.91, 34.44)
[11/05 18:32:40    273s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1317.8MB) @(0:04:33 - 0:04:33).
[11/05 18:32:40    273s] 
[11/05 18:32:40    273s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:32:40    273s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:32:40    273s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1317.8MB) @(0:04:33 - 0:04:33).
[11/05 18:32:40    273s] Move report: Detail placement moves 985 insts, mean move: 0.57 um, max move: 6.09 um
[11/05 18:32:40    273s] 	Max move on inst (mult_204/U247): (11.37, 34.99) --> (16.91, 34.44)
[11/05 18:32:40    273s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1317.8MB
[11/05 18:32:40    273s] Statistics of distance of Instance movement in refine placement:
[11/05 18:32:40    273s]   maximum (X+Y) =         6.09 um
[11/05 18:32:40    273s]   inst (mult_204/U247) with max move: (11.37, 34.995) -> (16.91, 34.44)
[11/05 18:32:40    273s]   mean    (X+Y) =         0.57 um
[11/05 18:32:40    273s] Summary Report:
[11/05 18:32:40    273s] Instances move: 985 (out of 985 movable)
[11/05 18:32:40    273s] Instances flipped: 0
[11/05 18:32:40    273s] Mean displacement: 0.57 um
[11/05 18:32:40    273s] Max displacement: 6.09 um (Instance: mult_204/U247) (11.37, 34.995) -> (16.91, 34.44)
[11/05 18:32:40    273s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[11/05 18:32:40    273s] Total instances moved : 985
[11/05 18:32:40    273s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.200, REAL:0.216, MEM:1317.8M
[11/05 18:32:40    273s] Total net bbox length = 6.777e+03 (3.117e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:32:40    273s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1317.8MB
[11/05 18:32:40    273s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1317.8MB) @(0:04:33 - 0:04:33).
[11/05 18:32:40    273s] *** Finished refinePlace (0:04:33 mem=1317.8M) ***
[11/05 18:32:40    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.2
[11/05 18:32:40    273s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.200, REAL:0.225, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.006, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.230, REAL:0.273, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1317.8M
[11/05 18:32:40    273s] Starting Early Global Route congestion estimation: mem = 1317.8M
[11/05 18:32:40    273s] (I)       Started Import and model ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Create place DB ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Import place data ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read instances and placement ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read nets ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Create route DB ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       == Non-default Options ==
[11/05 18:32:40    273s] (I)       Maximum routing layer                              : 10
[11/05 18:32:40    273s] (I)       Number of threads                                  : 1
[11/05 18:32:40    273s] (I)       Use non-blocking free Dbs wires                    : false
[11/05 18:32:40    273s] (I)       Method to set GCell size                           : row
[11/05 18:32:40    273s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:32:40    273s] (I)       Started Import route data ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Use row-based GCell size
[11/05 18:32:40    273s] (I)       Use row-based GCell align
[11/05 18:32:40    273s] (I)       GCell unit size   : 2800
[11/05 18:32:40    273s] (I)       GCell multiplier  : 1
[11/05 18:32:40    273s] (I)       GCell row height  : 2800
[11/05 18:32:40    273s] (I)       Actual row height : 2800
[11/05 18:32:40    273s] (I)       GCell align ref   : 10260 10080
[11/05 18:32:40    273s] [NR-eGR] Track table information for default rule: 
[11/05 18:32:40    273s] [NR-eGR] metal1 has no routable track
[11/05 18:32:40    273s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:32:40    273s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:32:40    273s] (I)       ===========================================================================
[11/05 18:32:40    273s] (I)       == Report All Rule Vias ==
[11/05 18:32:40    273s] (I)       ===========================================================================
[11/05 18:32:40    273s] (I)        Via Rule : (Default)
[11/05 18:32:40    273s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:32:40    273s] (I)       ---------------------------------------------------------------------------
[11/05 18:32:40    273s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:32:40    273s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:32:40    273s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:32:40    273s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:32:40    273s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:32:40    273s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:32:40    273s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:32:40    273s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:32:40    273s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:32:40    273s] (I)       ===========================================================================
[11/05 18:32:40    273s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read routing blockages ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read instance blockages ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read PG blockages ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Read 92 PG shapes
[11/05 18:32:40    273s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read boundary cut boxes ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:32:40    273s] [NR-eGR] #Instance Blockages : 0
[11/05 18:32:40    273s] [NR-eGR] #PG Blockages       : 92
[11/05 18:32:40    273s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:32:40    273s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:32:40    273s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read blackboxes ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:32:40    273s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read prerouted ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:32:40    273s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read unlegalized nets ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read nets ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Read numTotalNets=1128  numIgnoredNets=0
[11/05 18:32:40    273s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Set up via pillars ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       early_global_route_priority property id does not exist.
[11/05 18:32:40    273s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Model blockages into capacity
[11/05 18:32:40    273s] (I)       Read Num Blocks=92  Num Prerouted Wires=0  Num CS=0
[11/05 18:32:40    273s] (I)       Started Initialize 3D capacity ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:40    273s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       -- layer congestion ratio --
[11/05 18:32:40    273s] (I)       Layer 1 : 0.100000
[11/05 18:32:40    273s] (I)       Layer 2 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 3 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 4 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 5 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 6 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 7 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 8 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 9 : 0.700000
[11/05 18:32:40    273s] (I)       Layer 10 : 0.700000
[11/05 18:32:40    273s] (I)       ----------------------------
[11/05 18:32:40    273s] (I)       Number of ignored nets                =      0
[11/05 18:32:40    273s] (I)       Number of connected nets              =      0
[11/05 18:32:40    273s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:32:40    273s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:32:40    273s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:32:40    273s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:32:40    273s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:32:40    273s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:32:40    273s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:32:40    273s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:32:40    273s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:32:40    273s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Read aux data ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Others data preparation ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/05 18:32:40    273s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Create route kernel ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Ndr track 0 does not exist
[11/05 18:32:40    273s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:32:40    273s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:32:40    273s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:32:40    273s] (I)       Site width          :   380  (dbu)
[11/05 18:32:40    273s] (I)       Row height          :  2800  (dbu)
[11/05 18:32:40    273s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:32:40    273s] (I)       GCell width         :  2800  (dbu)
[11/05 18:32:40    273s] (I)       GCell height        :  2800  (dbu)
[11/05 18:32:40    273s] (I)       Grid                :    47    46    10
[11/05 18:32:40    273s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:32:40    273s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:32:40    273s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:32:40    273s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:40    273s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:40    273s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:32:40    273s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:32:40    273s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:32:40    273s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:32:40    273s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:32:40    273s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:32:40    273s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:32:40    273s] (I)       --------------------------------------------------------
[11/05 18:32:40    273s] 
[11/05 18:32:40    273s] [NR-eGR] ============ Routing rule table ============
[11/05 18:32:40    273s] [NR-eGR] Rule id: 0  Nets: 1128 
[11/05 18:32:40    273s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:32:40    273s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:32:40    273s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:40    273s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:40    273s] [NR-eGR] ========================================
[11/05 18:32:40    273s] [NR-eGR] 
[11/05 18:32:40    273s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:32:40    273s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:32:40    273s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Reset routing kernel
[11/05 18:32:40    273s] (I)       Started Global Routing ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Initialization ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       totalPins=3651  totalGlobalPin=3461 (94.80%)
[11/05 18:32:40    273s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Net group 1 ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Generate topology ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:32:40    273s] [NR-eGR] Layer group 1: route 1128 net(s) in layer range [2, 10]
[11/05 18:32:40    273s] (I)       
[11/05 18:32:40    273s] (I)       ============  Phase 1a Route ============
[11/05 18:32:40    273s] (I)       Started Phase 1a ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Pattern routing ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Usage: 5431 = (2607 H, 2824 V) = (6.87% H, 6.83% V) = (3.650e+03um H, 3.954e+03um V)
[11/05 18:32:40    273s] (I)       Started Add via demand to 2D ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       
[11/05 18:32:40    273s] (I)       ============  Phase 1b Route ============
[11/05 18:32:40    273s] (I)       Started Phase 1b ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Usage: 5431 = (2607 H, 2824 V) = (6.87% H, 6.83% V) = (3.650e+03um H, 3.954e+03um V)
[11/05 18:32:40    273s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.603400e+03um
[11/05 18:32:40    273s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       
[11/05 18:32:40    273s] (I)       ============  Phase 1c Route ============
[11/05 18:32:40    273s] (I)       Started Phase 1c ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Usage: 5431 = (2607 H, 2824 V) = (6.87% H, 6.83% V) = (3.650e+03um H, 3.954e+03um V)
[11/05 18:32:40    273s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       
[11/05 18:32:40    273s] (I)       ============  Phase 1d Route ============
[11/05 18:32:40    273s] (I)       Started Phase 1d ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Usage: 5431 = (2607 H, 2824 V) = (6.87% H, 6.83% V) = (3.650e+03um H, 3.954e+03um V)
[11/05 18:32:40    273s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       
[11/05 18:32:40    273s] (I)       ============  Phase 1e Route ============
[11/05 18:32:40    273s] (I)       Started Phase 1e ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Route legalization ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Usage: 5431 = (2607 H, 2824 V) = (6.87% H, 6.83% V) = (3.650e+03um H, 3.954e+03um V)
[11/05 18:32:40    273s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.603400e+03um
[11/05 18:32:40    273s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       
[11/05 18:32:40    273s] (I)       ============  Phase 1l Route ============
[11/05 18:32:40    273s] (I)       Started Phase 1l ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Layer assignment (1T) ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Clean cong LA ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:32:40    273s] (I)       Layer  2:      14259      3052         0         294       15289    ( 1.89%) 
[11/05 18:32:40    273s] (I)       Layer  3:      21252      2954         0           0       21160    ( 0.00%) 
[11/05 18:32:40    273s] (I)       Layer  4:      10486      1356         0         220       10355    ( 2.08%) 
[11/05 18:32:40    273s] (I)       Layer  5:      10580       125         0           0       10580    ( 0.00%) 
[11/05 18:32:40    273s] (I)       Layer  6:      10485       120         0         225       10350    ( 2.13%) 
[11/05 18:32:40    273s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:32:40    273s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:32:40    273s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:32:40    273s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:32:40    273s] (I)       Total:         77527      7607         0        1432       77704    ( 1.81%) 
[11/05 18:32:40    273s] (I)       
[11/05 18:32:40    273s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:32:40    273s] [NR-eGR]                        OverCon            
[11/05 18:32:40    273s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:32:40    273s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:32:40    273s] [NR-eGR] ----------------------------------------------
[11/05 18:32:40    273s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR] ----------------------------------------------
[11/05 18:32:40    273s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:32:40    273s] [NR-eGR] 
[11/05 18:32:40    273s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Export 3D cong map ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:32:40    273s] (I)       Started Export 2D cong map ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:32:40    273s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:32:40    273s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1317.8M
[11/05 18:32:40    273s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.065, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF: Starting HotSpotCal at level 1, MEM:1317.8M
[11/05 18:32:40    273s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:40    273s] [hotspot] |            |   max hotspot | total hotspot |
[11/05 18:32:40    273s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:40    273s] [hotspot] | normalized |          0.00 |          0.00 |
[11/05 18:32:40    273s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:40    273s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:32:40    273s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:32:40    273s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1317.8M
[11/05 18:32:40    273s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1317.8M
[11/05 18:32:40    273s] Starting Early Global Route wiring: mem = 1317.8M
[11/05 18:32:40    273s] (I)       Started Free existing wires ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       ============= Track Assignment ============
[11/05 18:32:40    273s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Track Assignment (1T) ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:32:40    273s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Run Multi-thread track assignment
[11/05 18:32:40    273s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Export ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Started Export DB wires ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Started Export all nets ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Started Set wire vias ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:32:40    273s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3601
[11/05 18:32:40    273s] [NR-eGR] metal2  (2V) length: 2.539215e+03um, number of vias: 4308
[11/05 18:32:40    273s] [NR-eGR] metal3  (3H) length: 3.601840e+03um, number of vias: 1282
[11/05 18:32:40    273s] [NR-eGR] metal4  (4V) length: 1.819235e+03um, number of vias: 61
[11/05 18:32:40    273s] [NR-eGR] metal5  (5H) length: 1.678600e+02um, number of vias: 46
[11/05 18:32:40    273s] [NR-eGR] metal6  (6V) length: 1.659000e+02um, number of vias: 3
[11/05 18:32:40    273s] [NR-eGR] metal7  (7H) length: 1.025000e+00um, number of vias: 0
[11/05 18:32:40    273s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:32:40    273s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:32:40    273s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:32:40    273s] [NR-eGR] Total length: 8.295075e+03um, number of vias: 9301
[11/05 18:32:40    273s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:32:40    273s] [NR-eGR] Total eGR-routed clock nets wire length: 2.147450e+02um 
[11/05 18:32:40    273s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:32:40    273s] (I)       Started Update net boxes ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Update timing ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Started Postprocess design ( Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1317.76 MB )
[11/05 18:32:40    273s] Early Global Route wiring runtime: 0.06 seconds, mem = 1317.8M
[11/05 18:32:40    273s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.060, REAL:0.057, MEM:1317.8M
[11/05 18:32:40    273s] 0 delay mode for cte disabled.
[11/05 18:32:40    273s] SKP cleared!
[11/05 18:32:40    273s] 
[11/05 18:32:40    273s] *** Finished incrementalPlace (cpu=0:00:04.2, real=0:00:05.0)***
[11/05 18:32:40    273s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1301.8M
[11/05 18:32:40    273s] All LLGs are deleted
[11/05 18:32:40    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1301.8M
[11/05 18:32:40    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1301.8M
[11/05 18:32:40    273s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1301.8M
[11/05 18:32:40    273s] Start to check current routing status for nets...
[11/05 18:32:40    273s] All nets are already routed correctly.
[11/05 18:32:40    273s] End to check current routing status for nets (mem=1301.8M)
[11/05 18:32:40    273s] Extraction called for design 'IIR' of instances=985 and nets=1189 using extraction engine 'preRoute' .
[11/05 18:32:40    273s] PreRoute RC Extraction called for design IIR.
[11/05 18:32:40    273s] RC Extraction called in multi-corner(1) mode.
[11/05 18:32:40    273s] RCMode: PreRoute
[11/05 18:32:40    273s]       RC Corner Indexes            0   
[11/05 18:32:40    273s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:32:40    273s] Resistance Scaling Factor    : 1.00000 
[11/05 18:32:40    273s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:32:40    273s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:32:40    273s] Shrink Factor                : 1.00000
[11/05 18:32:40    273s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:32:40    273s] Using capacitance table file ...
[11/05 18:32:40    273s] LayerId::1 widthSet size::4
[11/05 18:32:40    273s] LayerId::2 widthSet size::4
[11/05 18:32:40    273s] LayerId::3 widthSet size::4
[11/05 18:32:40    273s] LayerId::4 widthSet size::4
[11/05 18:32:40    273s] LayerId::5 widthSet size::4
[11/05 18:32:40    273s] LayerId::6 widthSet size::4
[11/05 18:32:40    273s] LayerId::7 widthSet size::4
[11/05 18:32:40    273s] LayerId::8 widthSet size::4
[11/05 18:32:40    273s] LayerId::9 widthSet size::4
[11/05 18:32:40    273s] LayerId::10 widthSet size::3
[11/05 18:32:40    273s] Updating RC grid for preRoute extraction ...
[11/05 18:32:40    273s] Initializing multi-corner capacitance tables ... 
[11/05 18:32:40    273s] Initializing multi-corner resistance tables ...
[11/05 18:32:40    273s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:40    273s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252427 ; uaWl: 1.000000 ; uaWlH: 0.259675 ; aWlH: 0.000000 ; Pmax: 0.843900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:32:40    273s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1301.758M)
[11/05 18:32:40    273s] Compute RC Scale Done ...
[11/05 18:32:40    273s] **optDesign ... cpu = 0:00:26, real = 0:00:28, mem = 1062.8M, totSessionCpu=0:04:34 **
[11/05 18:32:40    273s] #################################################################################
[11/05 18:32:40    273s] # Design Stage: PreRoute
[11/05 18:32:40    273s] # Design Name: IIR
[11/05 18:32:40    273s] # Design Mode: 45nm
[11/05 18:32:40    273s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:32:40    273s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:32:40    273s] # Signoff Settings: SI Off 
[11/05 18:32:40    273s] #################################################################################
[11/05 18:32:41    273s] Calculate delays in Single mode...
[11/05 18:32:41    273s] Topological Sorting (REAL = 0:00:00.0, MEM = 1295.8M, InitMEM = 1295.8M)
[11/05 18:32:41    273s] Start delay calculation (fullDC) (1 T). (MEM=1295.77)
[11/05 18:32:41    274s] End AAE Lib Interpolated Model. (MEM=1307.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:32:41    274s] Total number of fetched objects 1183
[11/05 18:32:41    274s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:32:41    274s] End delay calculation. (MEM=1330.98 CPU=0:00:00.8 REAL=0:00:00.0)
[11/05 18:32:41    274s] End delay calculation (fullDC). (MEM=1330.98 CPU=0:00:00.9 REAL=0:00:00.0)
[11/05 18:32:41    274s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1331.0M) ***
[11/05 18:32:42    275s] *** Timing Is met
[11/05 18:32:42    275s] *** Check timing (0:00:00.0)
[11/05 18:32:42    275s] *** Timing Is met
[11/05 18:32:42    275s] *** Check timing (0:00:00.0)
[11/05 18:32:42    275s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/05 18:32:42    275s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:32:42    275s] ### Creating LA Mngr. totSessionCpu=0:04:35 mem=1347.0M
[11/05 18:32:42    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:35 mem=1347.0M
[11/05 18:32:42    275s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:42    275s] ### Creating PhyDesignMc. totSessionCpu=0:04:35 mem=1366.1M
[11/05 18:32:42    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:1366.1M
[11/05 18:32:42    275s] z: 2, totalTracks: 1
[11/05 18:32:42    275s] z: 4, totalTracks: 1
[11/05 18:32:42    275s] z: 6, totalTracks: 1
[11/05 18:32:42    275s] z: 8, totalTracks: 1
[11/05 18:32:42    275s] #spOpts: N=45 minPadR=1.1 
[11/05 18:32:42    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1366.1M
[11/05 18:32:42    275s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1366.1M
[11/05 18:32:42    275s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:32:42    275s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1366.1M
[11/05 18:32:42    275s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.041, MEM:1398.1M
[11/05 18:32:42    275s] Fast DP-INIT is on for default
[11/05 18:32:42    275s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:32:42    275s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.049, MEM:1398.1M
[11/05 18:32:42    275s] OPERPROF:     Starting CMU at level 3, MEM:1398.1M
[11/05 18:32:42    275s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1398.1M
[11/05 18:32:42    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.051, MEM:1398.1M
[11/05 18:32:42    275s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1398.1MB).
[11/05 18:32:42    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.059, MEM:1398.1M
[11/05 18:32:42    275s] TotalInstCnt at PhyDesignMc Initialization: 985
[11/05 18:32:42    275s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:35 mem=1398.1M
[11/05 18:32:42    275s] Begin: Area Reclaim Optimization
[11/05 18:32:42    275s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:35.2/0:14:53.8 (0.3), mem = 1398.1M
[11/05 18:32:42    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.6
[11/05 18:32:42    275s] ### Creating RouteCongInterface, started
[11/05 18:32:42    275s] 
[11/05 18:32:42    275s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:32:42    275s] 
[11/05 18:32:42    275s] #optDebug: {0, 1.000}
[11/05 18:32:42    275s] ### Creating RouteCongInterface, finished
[11/05 18:32:42    275s] ### Creating LA Mngr. totSessionCpu=0:04:35 mem=1398.1M
[11/05 18:32:42    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:35 mem=1398.1M
[11/05 18:32:43    275s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1398.1M
[11/05 18:32:43    275s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1398.1M
[11/05 18:32:43    275s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 56.82
[11/05 18:32:43    275s] +----------+---------+--------+--------+------------+--------+
[11/05 18:32:43    275s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/05 18:32:43    275s] +----------+---------+--------+--------+------------+--------+
[11/05 18:32:43    275s] |    56.82%|        -|   0.000|   0.000|   0:00:00.0| 1398.1M|
[11/05 18:32:43    275s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:32:43    275s] |    56.82%|        0|   0.000|   0.000|   0:00:00.0| 1398.1M|
[11/05 18:32:43    276s] |    56.79%|        1|   0.000|   0.000|   0:00:00.0| 1398.1M|
[11/05 18:32:43    276s] |    56.79%|        0|   0.000|   0.000|   0:00:00.0| 1398.1M|
[11/05 18:32:43    276s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:32:43    276s] |    56.79%|        0|   0.000|   0.000|   0:00:00.0| 1398.1M|
[11/05 18:32:43    276s] +----------+---------+--------+--------+------------+--------+
[11/05 18:32:43    276s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 56.79
[11/05 18:32:43    276s] 
[11/05 18:32:43    276s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[11/05 18:32:43    276s] --------------------------------------------------------------
[11/05 18:32:43    276s] |                                   | Total     | Sequential |
[11/05 18:32:43    276s] --------------------------------------------------------------
[11/05 18:32:43    276s] | Num insts resized                 |       0  |       0    |
[11/05 18:32:43    276s] | Num insts undone                  |       0  |       0    |
[11/05 18:32:43    276s] | Num insts Downsized               |       0  |       0    |
[11/05 18:32:43    276s] | Num insts Samesized               |       0  |       0    |
[11/05 18:32:43    276s] | Num insts Upsized                 |       0  |       0    |
[11/05 18:32:43    276s] | Num multiple commits+uncommits    |       0  |       -    |
[11/05 18:32:43    276s] --------------------------------------------------------------
[11/05 18:32:43    276s] Bottom Preferred Layer:
[11/05 18:32:43    276s]     None
[11/05 18:32:43    276s] Via Pillar Rule:
[11/05 18:32:43    276s]     None
[11/05 18:32:43    276s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[11/05 18:32:43    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:       Starting CMU at level 4, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.016, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.016, MEM:1398.1M
[11/05 18:32:43    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.3
[11/05 18:32:43    276s] OPERPROF: Starting RefinePlace at level 1, MEM:1398.1M
[11/05 18:32:43    276s] *** Starting refinePlace (0:04:36 mem=1398.1M) ***
[11/05 18:32:43    276s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:32:43    276s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:32:43    276s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1398.1M
[11/05 18:32:43    276s] Starting refinePlace ...
[11/05 18:32:43    276s] One DDP V2 for no tweak run.
[11/05 18:32:43    276s] 
[11/05 18:32:43    276s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:32:43    276s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:32:43    276s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1398.1MB) @(0:04:36 - 0:04:36).
[11/05 18:32:43    276s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:32:43    276s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1398.1MB
[11/05 18:32:43    276s] Statistics of distance of Instance movement in refine placement:
[11/05 18:32:43    276s]   maximum (X+Y) =         0.00 um
[11/05 18:32:43    276s]   mean    (X+Y) =         0.00 um
[11/05 18:32:43    276s] Summary Report:
[11/05 18:32:43    276s] Instances move: 0 (out of 984 movable)
[11/05 18:32:43    276s] Instances flipped: 0
[11/05 18:32:43    276s] Mean displacement: 0.00 um
[11/05 18:32:43    276s] Max displacement: 0.00 um 
[11/05 18:32:43    276s] Total instances moved : 0
[11/05 18:32:43    276s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.036, MEM:1398.1M
[11/05 18:32:43    276s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:32:43    276s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1398.1MB
[11/05 18:32:43    276s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1398.1MB) @(0:04:36 - 0:04:36).
[11/05 18:32:43    276s] *** Finished refinePlace (0:04:36 mem=1398.1M) ***
[11/05 18:32:43    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.3
[11/05 18:32:43    276s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.045, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1398.1M
[11/05 18:32:43    276s] *** maximum move = 0.00 um ***
[11/05 18:32:43    276s] *** Finished re-routing un-routed nets (1398.1M) ***
[11/05 18:32:43    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:     Starting CMU at level 3, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1398.1M
[11/05 18:32:43    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1398.1M
[11/05 18:32:43    276s] 
[11/05 18:32:43    276s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1398.1M) ***
[11/05 18:32:43    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.6
[11/05 18:32:43    276s] *** AreaOpt [finish] : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:04:36.6/0:14:55.1 (0.3), mem = 1398.1M
[11/05 18:32:43    276s] 
[11/05 18:32:43    276s] =============================================================================================
[11/05 18:32:43    276s]  Step TAT Report for AreaOpt #2
[11/05 18:32:43    276s] =============================================================================================
[11/05 18:32:43    276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:43    276s] ---------------------------------------------------------------------------------------------
[11/05 18:32:43    276s] [ RefinePlace            ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:32:43    276s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/05 18:32:43    276s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:43    276s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:32:43    276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:43    276s] [ OptSingleIteration     ]      4   0:00:00.1  (   6.2 % )     0:00:00.4 /  0:00:00.4    0.9
[11/05 18:32:43    276s] [ OptGetWeight           ]    127   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.8
[11/05 18:32:43    276s] [ OptEval                ]    127   0:00:00.3  (  21.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/05 18:32:43    276s] [ OptCommit              ]    127   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:32:43    276s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:43    276s] [ PostCommitDelayUpdate  ]    128   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.3
[11/05 18:32:43    276s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:32:43    276s] [ MISC                   ]          0:00:00.8  (  55.6 % )     0:00:00.8 /  0:00:00.7    1.0
[11/05 18:32:43    276s] ---------------------------------------------------------------------------------------------
[11/05 18:32:43    276s]  AreaOpt #2 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.3    1.0
[11/05 18:32:43    276s] ---------------------------------------------------------------------------------------------
[11/05 18:32:43    276s] 
[11/05 18:32:43    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1363.0M
[11/05 18:32:43    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1363.0M
[11/05 18:32:43    276s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:32:43    276s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1317.98M, totSessionCpu=0:04:37).
[11/05 18:32:43    276s] **INFO: Flow update: Design timing is met.
[11/05 18:32:43    276s] Begin: GigaOpt postEco DRV Optimization
[11/05 18:32:43    276s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[11/05 18:32:43    276s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:32:43    276s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:36.6/0:14:55.2 (0.3), mem = 1318.0M
[11/05 18:32:43    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.7
[11/05 18:32:43    276s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:32:43    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=1318.0M
[11/05 18:32:43    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:1318.0M
[11/05 18:32:43    276s] z: 2, totalTracks: 1
[11/05 18:32:43    276s] z: 4, totalTracks: 1
[11/05 18:32:43    276s] z: 6, totalTracks: 1
[11/05 18:32:43    276s] z: 8, totalTracks: 1
[11/05 18:32:43    276s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[11/05 18:32:43    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.0M
[11/05 18:32:43    276s] OPERPROF:     Starting CMU at level 3, MEM:1318.0M
[11/05 18:32:43    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1318.0M
[11/05 18:32:43    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1318.0M
[11/05 18:32:43    276s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1318.0MB).
[11/05 18:32:43    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1318.0M
[11/05 18:32:43    276s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:32:43    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=1318.0M
[11/05 18:32:43    276s] ### Creating RouteCongInterface, started
[11/05 18:32:43    276s] 
[11/05 18:32:43    276s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/05 18:32:43    276s] 
[11/05 18:32:43    276s] #optDebug: {0, 1.000}
[11/05 18:32:43    276s] ### Creating RouteCongInterface, finished
[11/05 18:32:43    276s] ### Creating LA Mngr. totSessionCpu=0:04:37 mem=1318.0M
[11/05 18:32:43    276s] ### Creating LA Mngr, finished. totSessionCpu=0:04:37 mem=1318.0M
[11/05 18:32:46    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1337.1M
[11/05 18:32:46    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1337.1M
[11/05 18:32:46    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:46    278s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/05 18:32:46    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:46    278s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/05 18:32:46    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:46    278s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:32:46    278s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  56.79|          |         |
[11/05 18:32:46    278s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:32:46    278s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  56.79| 0:00:00.0|  1337.1M|
[11/05 18:32:46    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:32:46    278s] Bottom Preferred Layer:
[11/05 18:32:46    278s]     None
[11/05 18:32:46    278s] Via Pillar Rule:
[11/05 18:32:46    278s]     None
[11/05 18:32:46    278s] 
[11/05 18:32:46    278s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1337.1M) ***
[11/05 18:32:46    278s] 
[11/05 18:32:46    278s] Total-nets :: 1127, Stn-nets :: 1, ratio :: 0.0887311 %
[11/05 18:32:46    278s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1318.0M
[11/05 18:32:46    278s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1318.0M
[11/05 18:32:46    278s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:32:46    278s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.7
[11/05 18:32:46    278s] *** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:04:39.0/0:14:57.5 (0.3), mem = 1318.0M
[11/05 18:32:46    278s] 
[11/05 18:32:46    278s] =============================================================================================
[11/05 18:32:46    278s]  Step TAT Report for DrvOpt #3
[11/05 18:32:46    278s] =============================================================================================
[11/05 18:32:46    278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:46    278s] ---------------------------------------------------------------------------------------------
[11/05 18:32:46    278s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[11/05 18:32:46    278s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:46    278s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:32:46    278s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:46    278s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:32:46    278s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:32:46    278s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[11/05 18:32:46    278s] [ MISC                   ]          0:00:02.3  (  97.1 % )     0:00:02.3 /  0:00:02.3    1.0
[11/05 18:32:46    278s] ---------------------------------------------------------------------------------------------
[11/05 18:32:46    278s]  DrvOpt #3 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[11/05 18:32:46    278s] ---------------------------------------------------------------------------------------------
[11/05 18:32:46    278s] 
[11/05 18:32:46    278s] End: GigaOpt postEco DRV Optimization
[11/05 18:32:46    279s] 
[11/05 18:32:46    279s] Active setup views:
[11/05 18:32:46    279s]  MyAnView
[11/05 18:32:46    279s]   Dominating endpoints: 0
[11/05 18:32:46    279s]   Dominating TNS: -0.000
[11/05 18:32:46    279s] 
[11/05 18:32:46    279s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:32:46    279s] PreRoute RC Extraction called for design IIR.
[11/05 18:32:46    279s] RC Extraction called in multi-corner(1) mode.
[11/05 18:32:46    279s] RCMode: PreRoute
[11/05 18:32:46    279s]       RC Corner Indexes            0   
[11/05 18:32:46    279s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:32:46    279s] Resistance Scaling Factor    : 1.00000 
[11/05 18:32:46    279s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:32:46    279s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:32:46    279s] Shrink Factor                : 1.00000
[11/05 18:32:46    279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:32:46    279s] Using capacitance table file ...
[11/05 18:32:46    279s] RC Grid backup saved.
[11/05 18:32:46    279s] LayerId::1 widthSet size::4
[11/05 18:32:46    279s] LayerId::2 widthSet size::4
[11/05 18:32:46    279s] LayerId::3 widthSet size::4
[11/05 18:32:46    279s] LayerId::4 widthSet size::4
[11/05 18:32:46    279s] LayerId::5 widthSet size::4
[11/05 18:32:46    279s] LayerId::6 widthSet size::4
[11/05 18:32:46    279s] LayerId::7 widthSet size::4
[11/05 18:32:46    279s] LayerId::8 widthSet size::4
[11/05 18:32:46    279s] LayerId::9 widthSet size::4
[11/05 18:32:46    279s] LayerId::10 widthSet size::3
[11/05 18:32:46    279s] Skipped RC grid update for preRoute extraction.
[11/05 18:32:46    279s] Initializing multi-corner capacitance tables ... 
[11/05 18:32:46    279s] Initializing multi-corner resistance tables ...
[11/05 18:32:46    279s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:32:46    279s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252427 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.843900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:32:46    279s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1304.469M)
[11/05 18:32:46    279s] Skewing Data Summary (End_of_FINAL)
[11/05 18:32:46    279s] --------------------------------------------------
[11/05 18:32:46    279s]  Total skewed count:0
[11/05 18:32:46    279s] --------------------------------------------------
[11/05 18:32:46    279s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Import and model ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Create place DB ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Import place data ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read instances and placement ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read nets ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Create route DB ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       == Non-default Options ==
[11/05 18:32:46    279s] (I)       Build term to term wires                           : false
[11/05 18:32:46    279s] (I)       Maximum routing layer                              : 10
[11/05 18:32:46    279s] (I)       Number of threads                                  : 1
[11/05 18:32:46    279s] (I)       Method to set GCell size                           : row
[11/05 18:32:46    279s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:32:46    279s] (I)       Started Import route data ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Use row-based GCell size
[11/05 18:32:46    279s] (I)       Use row-based GCell align
[11/05 18:32:46    279s] (I)       GCell unit size   : 2800
[11/05 18:32:46    279s] (I)       GCell multiplier  : 1
[11/05 18:32:46    279s] (I)       GCell row height  : 2800
[11/05 18:32:46    279s] (I)       Actual row height : 2800
[11/05 18:32:46    279s] (I)       GCell align ref   : 10260 10080
[11/05 18:32:46    279s] [NR-eGR] Track table information for default rule: 
[11/05 18:32:46    279s] [NR-eGR] metal1 has no routable track
[11/05 18:32:46    279s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:32:46    279s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:32:46    279s] (I)       ===========================================================================
[11/05 18:32:46    279s] (I)       == Report All Rule Vias ==
[11/05 18:32:46    279s] (I)       ===========================================================================
[11/05 18:32:46    279s] (I)        Via Rule : (Default)
[11/05 18:32:46    279s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:32:46    279s] (I)       ---------------------------------------------------------------------------
[11/05 18:32:46    279s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:32:46    279s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:32:46    279s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:32:46    279s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:32:46    279s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:32:46    279s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:32:46    279s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:32:46    279s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:32:46    279s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:32:46    279s] (I)       ===========================================================================
[11/05 18:32:46    279s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read routing blockages ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read instance blockages ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read PG blockages ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] [NR-eGR] Read 92 PG shapes
[11/05 18:32:46    279s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read boundary cut boxes ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:32:46    279s] [NR-eGR] #Instance Blockages : 0
[11/05 18:32:46    279s] [NR-eGR] #PG Blockages       : 92
[11/05 18:32:46    279s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:32:46    279s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:32:46    279s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read blackboxes ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:32:46    279s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read prerouted ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:32:46    279s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read unlegalized nets ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read nets ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=0
[11/05 18:32:46    279s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Set up via pillars ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       early_global_route_priority property id does not exist.
[11/05 18:32:46    279s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Model blockages into capacity
[11/05 18:32:46    279s] (I)       Read Num Blocks=92  Num Prerouted Wires=0  Num CS=0
[11/05 18:32:46    279s] (I)       Started Initialize 3D capacity ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:32:46    279s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       -- layer congestion ratio --
[11/05 18:32:46    279s] (I)       Layer 1 : 0.100000
[11/05 18:32:46    279s] (I)       Layer 2 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 3 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 4 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 5 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 6 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 7 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 8 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 9 : 0.700000
[11/05 18:32:46    279s] (I)       Layer 10 : 0.700000
[11/05 18:32:46    279s] (I)       ----------------------------
[11/05 18:32:46    279s] (I)       Number of ignored nets                =      0
[11/05 18:32:46    279s] (I)       Number of connected nets              =      0
[11/05 18:32:46    279s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:32:46    279s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:32:46    279s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:32:46    279s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:32:46    279s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:32:46    279s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:32:46    279s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:32:46    279s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:32:46    279s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:32:46    279s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Read aux data ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Others data preparation ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/05 18:32:46    279s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Create route kernel ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Ndr track 0 does not exist
[11/05 18:32:46    279s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:32:46    279s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:32:46    279s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:32:46    279s] (I)       Site width          :   380  (dbu)
[11/05 18:32:46    279s] (I)       Row height          :  2800  (dbu)
[11/05 18:32:46    279s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:32:46    279s] (I)       GCell width         :  2800  (dbu)
[11/05 18:32:46    279s] (I)       GCell height        :  2800  (dbu)
[11/05 18:32:46    279s] (I)       Grid                :    47    46    10
[11/05 18:32:46    279s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:32:46    279s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:32:46    279s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:32:46    279s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:46    279s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:32:46    279s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:32:46    279s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:32:46    279s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:32:46    279s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:32:46    279s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:32:46    279s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:32:46    279s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:32:46    279s] (I)       --------------------------------------------------------
[11/05 18:32:46    279s] 
[11/05 18:32:46    279s] [NR-eGR] ============ Routing rule table ============
[11/05 18:32:46    279s] [NR-eGR] Rule id: 0  Nets: 1127 
[11/05 18:32:46    279s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:32:46    279s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:32:46    279s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:46    279s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:32:46    279s] [NR-eGR] ========================================
[11/05 18:32:46    279s] [NR-eGR] 
[11/05 18:32:46    279s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:32:46    279s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:32:46    279s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Reset routing kernel
[11/05 18:32:46    279s] (I)       Started Global Routing ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Initialization ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       totalPins=3649  totalGlobalPin=3459 (94.79%)
[11/05 18:32:46    279s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Net group 1 ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Generate topology ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:32:46    279s] [NR-eGR] Layer group 1: route 1127 net(s) in layer range [2, 10]
[11/05 18:32:46    279s] (I)       
[11/05 18:32:46    279s] (I)       ============  Phase 1a Route ============
[11/05 18:32:46    279s] (I)       Started Phase 1a ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Pattern routing ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:32:46    279s] (I)       Started Add via demand to 2D ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       
[11/05 18:32:46    279s] (I)       ============  Phase 1b Route ============
[11/05 18:32:46    279s] (I)       Started Phase 1b ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:32:46    279s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.603400e+03um
[11/05 18:32:46    279s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       
[11/05 18:32:46    279s] (I)       ============  Phase 1c Route ============
[11/05 18:32:46    279s] (I)       Started Phase 1c ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:32:46    279s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       
[11/05 18:32:46    279s] (I)       ============  Phase 1d Route ============
[11/05 18:32:46    279s] (I)       Started Phase 1d ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:32:46    279s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       
[11/05 18:32:46    279s] (I)       ============  Phase 1e Route ============
[11/05 18:32:46    279s] (I)       Started Phase 1e ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Route legalization ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:32:46    279s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.603400e+03um
[11/05 18:32:46    279s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       
[11/05 18:32:46    279s] (I)       ============  Phase 1l Route ============
[11/05 18:32:46    279s] (I)       Started Phase 1l ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Layer assignment (1T) ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Clean cong LA ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:32:46    279s] (I)       Layer  2:      14259      3059         0         294       15289    ( 1.89%) 
[11/05 18:32:46    279s] (I)       Layer  3:      21252      2951         0           0       21160    ( 0.00%) 
[11/05 18:32:46    279s] (I)       Layer  4:      10486      1338         0         220       10355    ( 2.08%) 
[11/05 18:32:46    279s] (I)       Layer  5:      10580       127         0           0       10580    ( 0.00%) 
[11/05 18:32:46    279s] (I)       Layer  6:      10485       133         0         225       10350    ( 2.13%) 
[11/05 18:32:46    279s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:32:46    279s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:32:46    279s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:32:46    279s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:32:46    279s] (I)       Total:         77527      7608         0        1432       77704    ( 1.81%) 
[11/05 18:32:46    279s] (I)       
[11/05 18:32:46    279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:32:46    279s] [NR-eGR]                        OverCon            
[11/05 18:32:46    279s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:32:46    279s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:32:46    279s] [NR-eGR] ----------------------------------------------
[11/05 18:32:46    279s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR] ----------------------------------------------
[11/05 18:32:46    279s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:32:46    279s] [NR-eGR] 
[11/05 18:32:46    279s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Started Export 3D cong map ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:32:46    279s] (I)       Started Export 2D cong map ( Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:32:46    279s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:32:46    279s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1308.48 MB )
[11/05 18:32:46    279s] OPERPROF: Starting HotSpotCal at level 1, MEM:1308.5M
[11/05 18:32:46    279s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:46    279s] [hotspot] |            |   max hotspot | total hotspot |
[11/05 18:32:46    279s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:46    279s] [hotspot] | normalized |          0.00 |          0.00 |
[11/05 18:32:46    279s] [hotspot] +------------+---------------+---------------+
[11/05 18:32:46    279s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:32:46    279s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:32:46    279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1308.5M
[11/05 18:32:46    279s] Starting delay calculation for Setup views
[11/05 18:32:46    279s] #################################################################################
[11/05 18:32:46    279s] # Design Stage: PreRoute
[11/05 18:32:46    279s] # Design Name: IIR
[11/05 18:32:46    279s] # Design Mode: 45nm
[11/05 18:32:46    279s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:32:46    279s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:32:46    279s] # Signoff Settings: SI Off 
[11/05 18:32:46    279s] #################################################################################
[11/05 18:32:46    279s] Calculate delays in Single mode...
[11/05 18:32:46    279s] Topological Sorting (REAL = 0:00:00.0, MEM = 1306.5M, InitMEM = 1306.5M)
[11/05 18:32:46    279s] Start delay calculation (fullDC) (1 T). (MEM=1306.48)
[11/05 18:32:47    279s] End AAE Lib Interpolated Model. (MEM=1318 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:32:47    280s] Total number of fetched objects 1182
[11/05 18:32:47    280s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:32:47    280s] End delay calculation. (MEM=1333.69 CPU=0:00:00.7 REAL=0:00:00.0)
[11/05 18:32:47    280s] End delay calculation (fullDC). (MEM=1333.69 CPU=0:00:00.9 REAL=0:00:01.0)
[11/05 18:32:47    280s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1333.7M) ***
[11/05 18:32:47    280s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:41 mem=1333.7M)
[11/05 18:32:47    280s] Reported timing to dir ./timingReports
[11/05 18:32:47    280s] **optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1091.9M, totSessionCpu=0:04:41 **
[11/05 18:32:47    280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1286.7M
[11/05 18:32:48    280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1286.7M
[11/05 18:32:51    281s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.523  |  0.523  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.790%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:39, mem = 1095.1M, totSessionCpu=0:04:41 **
[11/05 18:32:51    281s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/05 18:32:51    281s] Type 'man IMPOPT-3195' for more detail.
[11/05 18:32:51    281s] *** Finished optDesign ***
[11/05 18:32:51    281s] 
[11/05 18:32:51    281s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:35.8 real=0:00:41.7)
[11/05 18:32:51    281s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.3)
[11/05 18:32:51    281s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.3 real=0:00:07.6)
[11/05 18:32:51    281s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.1 real=0:00:04.4)
[11/05 18:32:51    281s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:04.6 real=0:00:05.8)
[11/05 18:32:51    281s] Info: pop threads available for lower-level modules during optimization.
[11/05 18:32:51    281s] Deleting Lib Analyzer.
[11/05 18:32:51    281s] clean pInstBBox. size 0
[11/05 18:32:51    281s] All LLGs are deleted
[11/05 18:32:51    281s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1302.0M
[11/05 18:32:51    281s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1302.0M
[11/05 18:32:51    281s] Deleting Cell Server ...
[11/05 18:32:51    281s] #optDebug: fT-D <X 1 0 0 0>
[11/05 18:32:51    281s] VSMManager cleared!
[11/05 18:32:51    281s] **place_opt_design ... cpu = 0:00:33, real = 0:00:39, mem = 1228.0M **
[11/05 18:32:51    281s] *** Finished GigaPlace ***
[11/05 18:32:52    281s] 
[11/05 18:32:52    281s] *** Summary of all messages that are not suppressed in this session:
[11/05 18:32:52    281s] Severity  ID               Count  Summary                                  
[11/05 18:32:52    281s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/05 18:32:52    281s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/05 18:32:52    281s] *** Message Summary: 3 warning(s), 0 error(s)
[11/05 18:32:52    281s] 
[11/05 18:32:52    281s] 
[11/05 18:32:52    281s] =============================================================================================
[11/05 18:32:52    281s]  Final TAT Report for place_opt_design
[11/05 18:32:52    281s] =============================================================================================
[11/05 18:32:52    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:32:52    281s] ---------------------------------------------------------------------------------------------
[11/05 18:32:52    281s] [ GlobalOpt              ]      1   0:00:07.6  (  19.4 % )     0:00:07.6 /  0:00:07.3    1.0
[11/05 18:32:52    281s] [ DrvOpt                 ]      3   0:00:07.6  (  19.4 % )     0:00:07.6 /  0:00:07.5    1.0
[11/05 18:32:52    281s] [ SimplifyNetlist        ]      1   0:00:02.3  (   5.8 % )     0:00:02.3 /  0:00:02.2    1.0
[11/05 18:32:52    281s] [ AreaOpt                ]      2   0:00:04.1  (  10.5 % )     0:00:04.3 /  0:00:03.9    0.9
[11/05 18:32:52    281s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[11/05 18:32:52    281s] [ IncrReplace            ]      1   0:00:05.8  (  14.8 % )     0:00:05.8 /  0:00:04.6    0.8
[11/05 18:32:52    281s] [ RefinePlace            ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:32:52    281s] [ TimingUpdate           ]      4   0:00:00.1  (   0.3 % )     0:00:02.4 /  0:00:02.3    0.9
[11/05 18:32:52    281s] [ FullDelayCalc          ]      2   0:00:02.3  (   5.7 % )     0:00:02.3 /  0:00:02.1    1.0
[11/05 18:32:52    281s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:05.2 /  0:00:01.7    0.3
[11/05 18:32:52    281s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:32:52    281s] [ DrvReport              ]      2   0:00:03.6  (   9.2 % )     0:00:03.6 /  0:00:00.1    0.0
[11/05 18:32:52    281s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:32:52    281s] [ MISC                   ]          0:00:05.3  (  13.4 % )     0:00:05.3 /  0:00:05.1    1.0
[11/05 18:32:52    281s] ---------------------------------------------------------------------------------------------
[11/05 18:32:52    281s]  place_opt_design TOTAL             0:00:39.3  ( 100.0 % )     0:00:39.3 /  0:00:33.4    0.8
[11/05 18:32:52    281s] ---------------------------------------------------------------------------------------------
[11/05 18:32:52    281s] 
[11/05 18:35:57    329s] <CMD> set_ccopt_property target_max_trans 0.08
[11/05 18:36:09    331s] <CMD> set_ccopt_property target_skew 0.5
[11/05 18:36:16    332s] <CMD> create_ccopt_clock_tree -name MY_CLK -source CLK
[11/05 18:36:16    332s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:36:16    332s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:36:17    332s] Summary for sequential cells identification: 
[11/05 18:36:17    332s]   Identified SBFF number: 16
[11/05 18:36:17    332s]   Identified MBFF number: 0
[11/05 18:36:17    332s]   Identified SB Latch number: 0
[11/05 18:36:17    332s]   Identified MB Latch number: 0
[11/05 18:36:17    332s]   Not identified SBFF number: 0
[11/05 18:36:17    332s]   Not identified MBFF number: 0
[11/05 18:36:17    332s]   Not identified SB Latch number: 0
[11/05 18:36:17    332s]   Not identified MB Latch number: 0
[11/05 18:36:17    332s]   Number of sequential cells which are not FFs: 13
[11/05 18:36:17    332s]  Visiting view : MyAnView
[11/05 18:36:17    332s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:36:17    332s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:36:17    332s]  Visiting view : MyAnView
[11/05 18:36:17    332s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:36:17    332s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:36:17    332s]  Setting StdDelay to 10.10
[11/05 18:36:17    332s] Creating Cell Server, finished. 
[11/05 18:36:17    332s] 
[11/05 18:36:17    332s] Extracting original clock gating for MY_CLK...
[11/05 18:36:17    332s]   clock_tree MY_CLK contains 59 sinks and 0 clock gates.
[11/05 18:36:17    332s]   Extraction for MY_CLK complete.
[11/05 18:36:17    332s] Extracting original clock gating for MY_CLK done.
[11/05 18:36:39    336s] <CMD> ccopt_design
[11/05 18:36:39    336s] #% Begin ccopt_design (date=11/05 18:36:39, mem=1009.8M)
[11/05 18:36:39    336s] Turning off fast DC mode./nRuntime...
[11/05 18:36:39    336s] **INFO: User's settings:
[11/05 18:36:39    336s] setNanoRouteMode -droutePostRouteSpreadWire         1
[11/05 18:36:39    336s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/05 18:36:39    336s] setNanoRouteMode -grouteExpTdStdDelay               10.1
[11/05 18:36:39    336s] setNanoRouteMode -timingEngine                      {}
[11/05 18:36:39    336s] setDesignMode -process                              45
[11/05 18:36:39    336s] setExtractRCMode -coupling_c_th                     0.1
[11/05 18:36:39    336s] setExtractRCMode -engine                            preRoute
[11/05 18:36:39    336s] setExtractRCMode -relative_c_th                     1
[11/05 18:36:39    336s] setExtractRCMode -total_c_th                        0
[11/05 18:36:39    336s] setDelayCalMode -enable_high_fanout                 true
[11/05 18:36:39    336s] setDelayCalMode -eng_copyNetPropToNewNet            true
[11/05 18:36:39    336s] setDelayCalMode -engine                             aae
[11/05 18:36:39    336s] setDelayCalMode -ignoreNetLoad                      false
[11/05 18:36:39    336s] setOptMode -activeHoldViews                         { MyAnView }
[11/05 18:36:39    336s] setOptMode -activeSetupViews                        { MyAnView }
[11/05 18:36:39    336s] setOptMode -autoSetupViews                          { MyAnView}
[11/05 18:36:39    336s] setOptMode -autoTDGRSetupViews                      { MyAnView}
[11/05 18:36:39    336s] setOptMode -drcMargin                               0
[11/05 18:36:39    336s] setOptMode -fixCap                                  true
[11/05 18:36:39    336s] setOptMode -fixDrc                                  true
[11/05 18:36:39    336s] setOptMode -fixFanoutLoad                           false
[11/05 18:36:39    336s] setOptMode -fixTran                                 true
[11/05 18:36:39    336s] setOptMode -optimizeFF                              true
[11/05 18:36:39    336s] setOptMode -preserveAllSequential                   true
[11/05 18:36:39    336s] setOptMode -setupTargetSlack                        0
[11/05 18:36:39    336s] setPlaceMode -place_design_floorplan_mode           false
[11/05 18:36:39    336s] setPlaceMode -place_detail_check_route              false
[11/05 18:36:39    336s] setPlaceMode -place_detail_preserve_routing         true
[11/05 18:36:39    336s] setPlaceMode -place_detail_remove_affected_routing  false
[11/05 18:36:39    336s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/05 18:36:39    336s] setPlaceMode -place_global_clock_gate_aware         true
[11/05 18:36:39    336s] setPlaceMode -place_global_cong_effort              auto
[11/05 18:36:39    336s] setPlaceMode -place_global_ignore_scan              true
[11/05 18:36:39    336s] setPlaceMode -place_global_ignore_spare             false
[11/05 18:36:39    336s] setPlaceMode -place_global_module_aware_spare       false
[11/05 18:36:39    336s] setPlaceMode -place_global_place_io_pins            true
[11/05 18:36:39    336s] setPlaceMode -place_global_reorder_scan             true
[11/05 18:36:39    336s] setPlaceMode -powerDriven                           false
[11/05 18:36:39    336s] setPlaceMode -timingDriven                          true
[11/05 18:36:39    336s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/05 18:36:39    336s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/05 18:36:39    336s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/05 18:36:39    336s] Set place::cacheFPlanSiteMark to 1
[11/05 18:36:39    336s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/05 18:36:39    336s] Using CCOpt effort standard.
[11/05 18:36:39    336s] CCOpt::Phase::Initialization...
[11/05 18:36:39    336s] Check Prerequisites...
[11/05 18:36:39    336s] Leaving CCOpt scope - CheckPlace...
[11/05 18:36:39    336s] OPERPROF: Starting checkPlace at level 1, MEM:1215.0M
[11/05 18:36:39    336s] z: 2, totalTracks: 1
[11/05 18:36:39    336s] z: 4, totalTracks: 1
[11/05 18:36:39    336s] z: 6, totalTracks: 1
[11/05 18:36:39    336s] z: 8, totalTracks: 1
[11/05 18:36:39    336s] #spOpts: N=45 
[11/05 18:36:39    336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1215.0M
[11/05 18:36:39    336s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1215.0M
[11/05 18:36:39    336s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:36:39    336s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1215.0M
[11/05 18:36:39    336s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.038, MEM:1231.8M
[11/05 18:36:39    336s] SiteArray: non-trimmed site array dimensions = 39 x 290
[11/05 18:36:39    336s] SiteArray: use 81,920 bytes
[11/05 18:36:39    336s] SiteArray: current memory after site array memory allocation 1231.8M
[11/05 18:36:39    336s] SiteArray: FP blocked sites are writable
[11/05 18:36:39    336s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.040, MEM:1231.8M
[11/05 18:36:39    336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.042, MEM:1231.8M
[11/05 18:36:39    336s] Begin checking placement ... (start mem=1215.0M, init mem=1231.8M)
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] Running CheckPlace using 1 thread in normal mode...
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] ...checkPlace normal is done!
[11/05 18:36:39    336s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1231.8M
[11/05 18:36:39    336s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1231.8M
[11/05 18:36:39    336s] *info: Placed = 984           
[11/05 18:36:39    336s] *info: Unplaced = 0           
[11/05 18:36:39    336s] Placement Density:56.79%(1709/3008)
[11/05 18:36:39    336s] Placement Density (including fixed std cells):56.79%(1709/3008)
[11/05 18:36:39    336s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1231.8M
[11/05 18:36:39    336s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1231.8M
[11/05 18:36:39    336s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1231.8M)
[11/05 18:36:39    336s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.074, MEM:1231.8M
[11/05 18:36:39    336s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:39    336s] Innovus will update I/O latencies
[11/05 18:36:39    336s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:39    336s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:39    336s] Executing ccopt post-processing.
[11/05 18:36:39    336s] Synthesizing clock trees with CCOpt...
[11/05 18:36:39    336s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/05 18:36:39    336s] CCOpt::Phase::PreparingToBalance...
[11/05 18:36:39    336s] Leaving CCOpt scope - Initializing power interface...
[11/05 18:36:39    336s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] Positive (advancing) pin insertion delays
[11/05 18:36:39    336s] =========================================
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] Found 0 advancing pin insertion delay (0.000% of 59 clock tree sinks)
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] Negative (delaying) pin insertion delays
[11/05 18:36:39    336s] ========================================
[11/05 18:36:39    336s] 
[11/05 18:36:39    336s] Found 0 delaying pin insertion delay (0.000% of 59 clock tree sinks)
[11/05 18:36:39    336s] Notify start of optimization...
[11/05 18:36:39    336s] Notify start of optimization done.
[11/05 18:36:39    336s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/05 18:36:39    336s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:39    336s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1231.8M
[11/05 18:36:39    336s] All LLGs are deleted
[11/05 18:36:39    336s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1231.8M
[11/05 18:36:39    336s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1231.8M
[11/05 18:36:39    336s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1231.8M
[11/05 18:36:39    336s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:39    336s] ### Creating LA Mngr. totSessionCpu=0:05:37 mem=1231.8M
[11/05 18:36:39    336s] ### Creating LA Mngr, finished. totSessionCpu=0:05:37 mem=1231.8M
[11/05 18:36:40    336s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    336s] (I)       Started Import and model ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    336s] (I)       Started Create place DB ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    336s] (I)       Started Import place data ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    336s] (I)       Started Read instances and placement ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    336s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    336s] (I)       Started Read nets ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Create route DB ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       == Non-default Options ==
[11/05 18:36:40    337s] (I)       Maximum routing layer                              : 10
[11/05 18:36:40    337s] (I)       Number of threads                                  : 1
[11/05 18:36:40    337s] (I)       Method to set GCell size                           : row
[11/05 18:36:40    337s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:36:40    337s] (I)       Started Import route data ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Use row-based GCell size
[11/05 18:36:40    337s] (I)       Use row-based GCell align
[11/05 18:36:40    337s] (I)       GCell unit size   : 2800
[11/05 18:36:40    337s] (I)       GCell multiplier  : 1
[11/05 18:36:40    337s] (I)       GCell row height  : 2800
[11/05 18:36:40    337s] (I)       Actual row height : 2800
[11/05 18:36:40    337s] (I)       GCell align ref   : 10260 10080
[11/05 18:36:40    337s] [NR-eGR] Track table information for default rule: 
[11/05 18:36:40    337s] [NR-eGR] metal1 has no routable track
[11/05 18:36:40    337s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:36:40    337s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:36:40    337s] (I)       ===========================================================================
[11/05 18:36:40    337s] (I)       == Report All Rule Vias ==
[11/05 18:36:40    337s] (I)       ===========================================================================
[11/05 18:36:40    337s] (I)        Via Rule : (Default)
[11/05 18:36:40    337s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:36:40    337s] (I)       ---------------------------------------------------------------------------
[11/05 18:36:40    337s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:36:40    337s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:36:40    337s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:36:40    337s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:36:40    337s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:36:40    337s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:36:40    337s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:36:40    337s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:36:40    337s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:36:40    337s] (I)       ===========================================================================
[11/05 18:36:40    337s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read routing blockages ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read instance blockages ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read PG blockages ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Read 92 PG shapes
[11/05 18:36:40    337s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read boundary cut boxes ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:36:40    337s] [NR-eGR] #Instance Blockages : 0
[11/05 18:36:40    337s] [NR-eGR] #PG Blockages       : 92
[11/05 18:36:40    337s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:36:40    337s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:36:40    337s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read blackboxes ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:36:40    337s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read prerouted ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:36:40    337s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read unlegalized nets ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read nets ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=0
[11/05 18:36:40    337s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Set up via pillars ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       early_global_route_priority property id does not exist.
[11/05 18:36:40    337s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Model blockages into capacity
[11/05 18:36:40    337s] (I)       Read Num Blocks=92  Num Prerouted Wires=0  Num CS=0
[11/05 18:36:40    337s] (I)       Started Initialize 3D capacity ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:40    337s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       -- layer congestion ratio --
[11/05 18:36:40    337s] (I)       Layer 1 : 0.100000
[11/05 18:36:40    337s] (I)       Layer 2 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 3 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 4 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 5 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 6 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 7 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 8 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 9 : 0.700000
[11/05 18:36:40    337s] (I)       Layer 10 : 0.700000
[11/05 18:36:40    337s] (I)       ----------------------------
[11/05 18:36:40    337s] (I)       Number of ignored nets                =      0
[11/05 18:36:40    337s] (I)       Number of connected nets              =      0
[11/05 18:36:40    337s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:36:40    337s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:36:40    337s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:36:40    337s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:36:40    337s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:36:40    337s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:36:40    337s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:36:40    337s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:36:40    337s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:36:40    337s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Read aux data ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Others data preparation ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/05 18:36:40    337s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Create route kernel ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Ndr track 0 does not exist
[11/05 18:36:40    337s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:36:40    337s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:36:40    337s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:36:40    337s] (I)       Site width          :   380  (dbu)
[11/05 18:36:40    337s] (I)       Row height          :  2800  (dbu)
[11/05 18:36:40    337s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:36:40    337s] (I)       GCell width         :  2800  (dbu)
[11/05 18:36:40    337s] (I)       GCell height        :  2800  (dbu)
[11/05 18:36:40    337s] (I)       Grid                :    47    46    10
[11/05 18:36:40    337s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:36:40    337s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:36:40    337s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:36:40    337s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:40    337s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:40    337s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:36:40    337s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:36:40    337s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:36:40    337s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:36:40    337s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:36:40    337s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:36:40    337s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:36:40    337s] (I)       --------------------------------------------------------
[11/05 18:36:40    337s] 
[11/05 18:36:40    337s] [NR-eGR] ============ Routing rule table ============
[11/05 18:36:40    337s] [NR-eGR] Rule id: 0  Nets: 1127 
[11/05 18:36:40    337s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:36:40    337s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:36:40    337s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:40    337s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:40    337s] [NR-eGR] ========================================
[11/05 18:36:40    337s] [NR-eGR] 
[11/05 18:36:40    337s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:36:40    337s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:36:40    337s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Reset routing kernel
[11/05 18:36:40    337s] (I)       Started Global Routing ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Initialization ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       totalPins=3649  totalGlobalPin=3459 (94.79%)
[11/05 18:36:40    337s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Net group 1 ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Generate topology ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:36:40    337s] [NR-eGR] Layer group 1: route 1127 net(s) in layer range [2, 10]
[11/05 18:36:40    337s] (I)       
[11/05 18:36:40    337s] (I)       ============  Phase 1a Route ============
[11/05 18:36:40    337s] (I)       Started Phase 1a ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Pattern routing ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:36:40    337s] (I)       Started Add via demand to 2D ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       
[11/05 18:36:40    337s] (I)       ============  Phase 1b Route ============
[11/05 18:36:40    337s] (I)       Started Phase 1b ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:36:40    337s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.603400e+03um
[11/05 18:36:40    337s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       
[11/05 18:36:40    337s] (I)       ============  Phase 1c Route ============
[11/05 18:36:40    337s] (I)       Started Phase 1c ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:36:40    337s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       
[11/05 18:36:40    337s] (I)       ============  Phase 1d Route ============
[11/05 18:36:40    337s] (I)       Started Phase 1d ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:36:40    337s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       
[11/05 18:36:40    337s] (I)       ============  Phase 1e Route ============
[11/05 18:36:40    337s] (I)       Started Phase 1e ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Route legalization ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Usage: 5431 = (2606 H, 2825 V) = (6.87% H, 6.84% V) = (3.648e+03um H, 3.955e+03um V)
[11/05 18:36:40    337s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.603400e+03um
[11/05 18:36:40    337s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       
[11/05 18:36:40    337s] (I)       ============  Phase 1l Route ============
[11/05 18:36:40    337s] (I)       Started Phase 1l ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Layer assignment (1T) ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Clean cong LA ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:36:40    337s] (I)       Layer  2:      14259      3059         0         294       15289    ( 1.89%) 
[11/05 18:36:40    337s] (I)       Layer  3:      21252      2951         0           0       21160    ( 0.00%) 
[11/05 18:36:40    337s] (I)       Layer  4:      10486      1338         0         220       10355    ( 2.08%) 
[11/05 18:36:40    337s] (I)       Layer  5:      10580       127         0           0       10580    ( 0.00%) 
[11/05 18:36:40    337s] (I)       Layer  6:      10485       133         0         225       10350    ( 2.13%) 
[11/05 18:36:40    337s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:36:40    337s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:36:40    337s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:36:40    337s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:36:40    337s] (I)       Total:         77527      7608         0        1432       77704    ( 1.81%) 
[11/05 18:36:40    337s] (I)       
[11/05 18:36:40    337s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:36:40    337s] [NR-eGR]                        OverCon            
[11/05 18:36:40    337s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:36:40    337s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:36:40    337s] [NR-eGR] ----------------------------------------------
[11/05 18:36:40    337s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR] ----------------------------------------------
[11/05 18:36:40    337s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:36:40    337s] [NR-eGR] 
[11/05 18:36:40    337s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Export 3D cong map ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:36:40    337s] (I)       Started Export 2D cong map ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:36:40    337s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:36:40    337s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Free existing wires ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       ============= Track Assignment ============
[11/05 18:36:40    337s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Track Assignment (1T) ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:36:40    337s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Run Multi-thread track assignment
[11/05 18:36:40    337s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Export ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Started Export DB wires ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Started Export all nets ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Started Set wire vias ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:40    337s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3599
[11/05 18:36:40    337s] [NR-eGR] metal2  (2V) length: 2.553605e+03um, number of vias: 4303
[11/05 18:36:40    337s] [NR-eGR] metal3  (3H) length: 3.602540e+03um, number of vias: 1284
[11/05 18:36:40    337s] [NR-eGR] metal4  (4V) length: 1.790745e+03um, number of vias: 67
[11/05 18:36:40    337s] [NR-eGR] metal5  (5H) length: 1.607100e+02um, number of vias: 52
[11/05 18:36:40    337s] [NR-eGR] metal6  (6V) length: 1.838550e+02um, number of vias: 3
[11/05 18:36:40    337s] [NR-eGR] metal7  (7H) length: 1.025000e+00um, number of vias: 0
[11/05 18:36:40    337s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:40    337s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:40    337s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:40    337s] [NR-eGR] Total length: 8.292480e+03um, number of vias: 9308
[11/05 18:36:40    337s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:40    337s] [NR-eGR] Total eGR-routed clock nets wire length: 2.145050e+02um 
[11/05 18:36:40    337s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:40    337s] (I)       Started Update net boxes ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Update timing ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Update timing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] (I)       Started Postprocess design ( Curr Mem: 1231.77 MB )
[11/05 18:36:40    337s] Saved RC grid cleaned up.
[11/05 18:36:40    337s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1224.77 MB )
[11/05 18:36:40    337s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.16 sec, Curr Mem: 1224.77 MB )
[11/05 18:36:40    337s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/05 18:36:40    337s] Rebuilding timing graph...
[11/05 18:36:40    337s] Rebuilding timing graph done.
[11/05 18:36:40    337s] Legalization setup...
[11/05 18:36:40    337s] Using cell based legalization.
[11/05 18:36:40    337s] Initializing placement interface...
[11/05 18:36:40    337s]   Use check_library -place or consult logv if problems occur.
[11/05 18:36:40    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:1228.8M
[11/05 18:36:40    337s] z: 2, totalTracks: 1
[11/05 18:36:40    337s] z: 4, totalTracks: 1
[11/05 18:36:40    337s] z: 6, totalTracks: 1
[11/05 18:36:40    337s] z: 8, totalTracks: 1
[11/05 18:36:40    337s] #spOpts: N=45 
[11/05 18:36:40    337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1228.8M
[11/05 18:36:40    337s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:36:40    337s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.038, MEM:1228.8M
[11/05 18:36:40    337s] SiteArray: non-trimmed site array dimensions = 39 x 290
[11/05 18:36:40    337s] SiteArray: use 81,920 bytes
[11/05 18:36:40    337s] SiteArray: current memory after site array memory allocation 1228.8M
[11/05 18:36:40    337s] SiteArray: FP blocked sites are writable
[11/05 18:36:40    337s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:36:40    337s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.048, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:     Starting CMU at level 3, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.050, MEM:1228.8M
[11/05 18:36:40    337s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1228.8MB).
[11/05 18:36:40    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.057, MEM:1228.8M
[11/05 18:36:40    337s] Initializing placement interface done.
[11/05 18:36:40    337s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.007, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:1228.8M
[11/05 18:36:40    337s] z: 2, totalTracks: 1
[11/05 18:36:40    337s] z: 4, totalTracks: 1
[11/05 18:36:40    337s] z: 6, totalTracks: 1
[11/05 18:36:40    337s] z: 8, totalTracks: 1
[11/05 18:36:40    337s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:40    337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:     Starting CMU at level 3, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1228.8M
[11/05 18:36:40    337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1228.8M
[11/05 18:36:40    337s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1228.8MB).
[11/05 18:36:40    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1228.8M
[11/05 18:36:40    337s] (I)       Load db... (mem=1228.8M)
[11/05 18:36:40    337s] (I)       Read data from FE... (mem=1228.8M)
[11/05 18:36:40    337s] (I)       Started Read instances and placement ( Curr Mem: 1228.78 MB )
[11/05 18:36:40    337s] (I)       Number of ignored instance 0
[11/05 18:36:40    337s] (I)       Number of inbound cells 0
[11/05 18:36:40    337s] (I)       numMoveCells=984, numMacros=0  numPads=54  numMultiRowHeightInsts=0
[11/05 18:36:40    337s] (I)       cell height: 2800, count: 984
[11/05 18:36:40    337s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.78 MB )
[11/05 18:36:40    337s] (I)       Read rows... (mem=1228.8M)
[11/05 18:36:40    337s] (I)       Done Read rows (cpu=0.000s, mem=1228.8M)
[11/05 18:36:40    337s] (I)       Done Read data from FE (cpu=0.000s, mem=1228.8M)
[11/05 18:36:40    337s] (I)       Done Load db (cpu=0.000s, mem=1228.8M)
[11/05 18:36:40    337s] (I)       Constructing placeable region... (mem=1228.8M)
[11/05 18:36:40    337s] (I)       Constructing bin map
[11/05 18:36:40    337s] (I)       Initialize bin information with width=28000 height=28000
[11/05 18:36:40    337s] (I)       Done constructing bin map
[11/05 18:36:40    337s] (I)       Removing 0 blocked bin with high fixed inst density
[11/05 18:36:40    337s] (I)       Compute region effective width... (mem=1228.8M)
[11/05 18:36:40    337s] (I)       Done Compute region effective width (cpu=0.000s, mem=1228.8M)
[11/05 18:36:40    337s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1228.8M)
[11/05 18:36:40    337s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:40    337s] Validating CTS configuration...
[11/05 18:36:40    337s] Checking module port directions...
[11/05 18:36:40    337s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:40    337s] Non-default CCOpt properties:
[11/05 18:36:40    337s] cts_merge_clock_gates is set for at least one object
[11/05 18:36:40    337s] cts_merge_clock_logic is set for at least one object
[11/05 18:36:40    337s] route_type is set for at least one object
[11/05 18:36:40    337s] target_max_trans is set for at least one object
[11/05 18:36:40    337s] target_skew is set for at least one object
[11/05 18:36:40    337s] Route type trimming info:
[11/05 18:36:40    337s]   No route type modifications were made.
[11/05 18:36:40    337s] Accumulated time to calculate placeable region: 0
[11/05 18:36:40    337s] (I)       Initializing Steiner engine. 
[11/05 18:36:40    337s] LayerId::1 widthSet size::4
[11/05 18:36:40    337s] LayerId::2 widthSet size::4
[11/05 18:36:40    337s] LayerId::3 widthSet size::4
[11/05 18:36:40    337s] LayerId::4 widthSet size::4
[11/05 18:36:40    337s] LayerId::5 widthSet size::4
[11/05 18:36:40    337s] LayerId::6 widthSet size::4
[11/05 18:36:40    337s] LayerId::7 widthSet size::4
[11/05 18:36:40    337s] LayerId::8 widthSet size::4
[11/05 18:36:40    337s] LayerId::9 widthSet size::4
[11/05 18:36:40    337s] LayerId::10 widthSet size::3
[11/05 18:36:40    337s] Updating RC grid for preRoute extraction ...
[11/05 18:36:40    337s] Initializing multi-corner capacitance tables ... 
[11/05 18:36:40    337s] Initializing multi-corner resistance tables ...
[11/05 18:36:40    337s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:40    337s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:40    337s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261141 ; uaWl: 1.000000 ; uaWlH: 0.257623 ; aWlH: 0.000000 ; Pmax: 0.843400 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:36:40    337s] End AAE Lib Interpolated Model. (MEM=1228.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:40    337s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[11/05 18:36:40    337s] Library trimming buffers in power domain auto-default and half-corner my_delay:both.late removed 0 of 3 cells
[11/05 18:36:40    337s] Original list had 3 cells:
[11/05 18:36:40    337s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/05 18:36:40    337s] Library trimming was not able to trim any cells:
[11/05 18:36:40    337s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/05 18:36:40    337s] Accumulated time to calculate placeable region: 0
[11/05 18:36:40    337s] Accumulated time to calculate placeable region: 0
[11/05 18:36:42    339s] Clock tree balancer configuration for clock_tree MY_CLK:
[11/05 18:36:42    339s] Non-default CCOpt properties:
[11/05 18:36:42    339s]   cts_merge_clock_gates: true (default: false)
[11/05 18:36:42    339s]   cts_merge_clock_logic: true (default: false)
[11/05 18:36:42    339s]   route_type (leaf): default_route_type_leaf (default: default)
[11/05 18:36:42    339s]   route_type (trunk): default_route_type_nonleaf (default: default)
[11/05 18:36:42    339s]   route_type (top): default_route_type_nonleaf (default: default)
[11/05 18:36:42    339s] For power domain auto-default:
[11/05 18:36:42    339s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/05 18:36:42    339s]   Inverters:   
[11/05 18:36:42    339s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[11/05 18:36:42    339s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[11/05 18:36:42    339s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 3008.460um^2
[11/05 18:36:42    339s] Top Routing info:
[11/05 18:36:42    339s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:36:42    339s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/05 18:36:42    339s] Trunk Routing info:
[11/05 18:36:42    339s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:36:42    339s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/05 18:36:42    339s] Leaf Routing info:
[11/05 18:36:42    339s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:36:42    339s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/05 18:36:42    339s] For timing_corner my_delay:both, late and power domain auto-default:
[11/05 18:36:42    339s]   Slew time target (leaf):    0.080ns
[11/05 18:36:42    339s]   Slew time target (trunk):   0.080ns
[11/05 18:36:42    339s]   Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[11/05 18:36:42    339s]   Buffer unit delay: 0.047ns
[11/05 18:36:42    339s]   Buffer max distance: 597.377um
[11/05 18:36:42    339s] Fastest wire driving cells and distances:
[11/05 18:36:42    339s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=597.377um, saturatedSlew=0.068ns, speed=4338.250um per ns, cellArea=2.226um^2 per 1000um}
[11/05 18:36:42    339s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=728.875um, saturatedSlew=0.064ns, speed=5637.084um per ns, cellArea=10.583um^2 per 1000um}
[11/05 18:36:42    339s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=707.875um, saturatedSlew=0.061ns, speed=5855.046um per ns, cellArea=9.770um^2 per 1000um}
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Logic Sizing Table:
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] ----------------------------------------------------------
[11/05 18:36:42    339s] Cell    Instance count    Source    Eligible library cells
[11/05 18:36:42    339s] ----------------------------------------------------------
[11/05 18:36:42    339s]   (empty table)
[11/05 18:36:42    339s] ----------------------------------------------------------
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Clock tree balancer configuration for skew_group MY_CLK:
[11/05 18:36:42    339s]   Sources:                     pin CLK
[11/05 18:36:42    339s]   Total number of sinks:       59
[11/05 18:36:42    339s]   Delay constrained sinks:     59
[11/05 18:36:42    339s]   Non-leaf sinks:              0
[11/05 18:36:42    339s]   Ignore pins:                 0
[11/05 18:36:42    339s]  Timing corner my_delay:both.late:
[11/05 18:36:42    339s]   Skew target:                 0.500ns
[11/05 18:36:42    339s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/05 18:36:42    339s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/05 18:36:42    339s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/05 18:36:42    339s] Primary reporting skew groups are:
[11/05 18:36:42    339s] skew_group MY_CLK with 59 clock sinks
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Clock DAG stats initial state:
[11/05 18:36:42    339s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:42    339s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:42    339s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:42    339s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:36:42    339s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Layer information for route type default_route_type_leaf:
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] Layer      Preferred    Route    Res.          Cap.          RC
[11/05 18:36:42    339s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] metal1     N            H          5.429         0.115         0.623
[11/05 18:36:42    339s] metal2     N            V          3.571         0.118         0.421
[11/05 18:36:42    339s] metal3     Y            H          3.571         0.126         0.451
[11/05 18:36:42    339s] metal4     Y            V          1.500         0.145         0.217
[11/05 18:36:42    339s] metal5     N            H          1.500         0.122         0.183
[11/05 18:36:42    339s] metal6     N            V          1.500         0.121         0.182
[11/05 18:36:42    339s] metal7     N            H          0.188         0.155         0.029
[11/05 18:36:42    339s] metal8     N            V          0.188         0.123         0.023
[11/05 18:36:42    339s] metal9     N            H          0.038         0.152         0.006
[11/05 18:36:42    339s] metal10    N            V          0.038         0.119         0.004
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:36:42    339s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Layer information for route type default_route_type_nonleaf:
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] Layer      Preferred    Route    Res.          Cap.          RC
[11/05 18:36:42    339s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] metal1     N            H          5.429         0.162         0.878
[11/05 18:36:42    339s] metal2     N            V          3.571         0.144         0.515
[11/05 18:36:42    339s] metal3     Y            H          3.571         0.168         0.601
[11/05 18:36:42    339s] metal4     Y            V          1.500         0.183         0.275
[11/05 18:36:42    339s] metal5     N            H          1.500         0.168         0.253
[11/05 18:36:42    339s] metal6     N            V          1.500         0.168         0.252
[11/05 18:36:42    339s] metal7     N            H          0.188         0.189         0.035
[11/05 18:36:42    339s] metal8     N            V          0.188         0.165         0.031
[11/05 18:36:42    339s] metal9     N            H          0.038         0.198         0.007
[11/05 18:36:42    339s] metal10    N            V          0.038         0.174         0.007
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:36:42    339s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Layer information for route type default_route_type_nonleaf:
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] Layer      Preferred    Route    Res.          Cap.          RC
[11/05 18:36:42    339s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] metal1     N            H          5.429         0.115         0.623
[11/05 18:36:42    339s] metal2     N            V          3.571         0.118         0.421
[11/05 18:36:42    339s] metal3     Y            H          3.571         0.126         0.451
[11/05 18:36:42    339s] metal4     Y            V          1.500         0.145         0.217
[11/05 18:36:42    339s] metal5     N            H          1.500         0.122         0.183
[11/05 18:36:42    339s] metal6     N            V          1.500         0.121         0.182
[11/05 18:36:42    339s] metal7     N            H          0.188         0.155         0.029
[11/05 18:36:42    339s] metal8     N            V          0.188         0.123         0.023
[11/05 18:36:42    339s] metal9     N            H          0.038         0.152         0.006
[11/05 18:36:42    339s] metal10    N            V          0.038         0.119         0.004
[11/05 18:36:42    339s] ----------------------------------------------------------------------
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] Via selection for estimated routes (rule default):
[11/05 18:36:42    339s] 
[11/05 18:36:42    339s] ---------------------------------------------------------------------
[11/05 18:36:42    339s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[11/05 18:36:42    339s] Range                         (Ohm)    (fF)     (fs)     Only
[11/05 18:36:42    339s] ---------------------------------------------------------------------
[11/05 18:36:42    339s] metal1-metal2     via1_8      5.000    0.010    0.049    false
[11/05 18:36:42    339s] metal2-metal3     via2_8      5.000    0.010    0.048    false
[11/05 18:36:42    339s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[11/05 18:36:42    339s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[11/05 18:36:42    339s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[11/05 18:36:42    339s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[11/05 18:36:42    339s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[11/05 18:36:42    339s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[11/05 18:36:42    339s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[11/05 18:36:42    339s] ---------------------------------------------------------------------
[11/05 18:36:43    339s] 
[11/05 18:36:43    339s] No ideal or dont_touch nets found in the clock tree
[11/05 18:36:43    339s] No dont_touch hnets found in the clock tree
[11/05 18:36:43    339s] 
[11/05 18:36:43    339s] Filtering reasons for cell type: buffer
[11/05 18:36:43    339s] =======================================
[11/05 18:36:43    339s] 
[11/05 18:36:43    339s] -------------------------------------------------------------------------------------------------------------
[11/05 18:36:43    339s] Clock trees    Power domain    Reason                         Library cells
[11/05 18:36:43    339s] -------------------------------------------------------------------------------------------------------------
[11/05 18:36:43    339s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[11/05 18:36:43    339s] -------------------------------------------------------------------------------------------------------------
[11/05 18:36:43    339s] 
[11/05 18:36:43    339s] Filtering reasons for cell type: inverter
[11/05 18:36:43    339s] =========================================
[11/05 18:36:43    339s] 
[11/05 18:36:43    339s] -------------------------------------------------------------------------------------------------------------
[11/05 18:36:43    339s] Clock trees    Power domain    Reason                         Library cells
[11/05 18:36:43    339s] -------------------------------------------------------------------------------------------------------------
[11/05 18:36:43    339s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[11/05 18:36:43    339s] -------------------------------------------------------------------------------------------------------------
[11/05 18:36:43    339s] 
[11/05 18:36:43    339s] 
[11/05 18:36:43    339s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.7)
[11/05 18:36:43    339s] CCOpt configuration status: all checks passed.
[11/05 18:36:43    339s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/05 18:36:43    339s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/05 18:36:43    339s]   No exclusion drivers are needed.
[11/05 18:36:43    339s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/05 18:36:43    339s] Antenna diode management...
[11/05 18:36:43    339s]   Found 0 antenna diodes in the clock trees.
[11/05 18:36:43    339s]   
[11/05 18:36:43    339s] Antenna diode management done.
[11/05 18:36:43    339s] Adding driver cells for primary IOs...
[11/05 18:36:43    339s]   
[11/05 18:36:43    339s]   ----------------------------------------------------------------------------------------------
[11/05 18:36:43    339s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/05 18:36:43    339s]   ----------------------------------------------------------------------------------------------
[11/05 18:36:43    339s]     (empty table)
[11/05 18:36:43    339s]   ----------------------------------------------------------------------------------------------
[11/05 18:36:43    339s]   
[11/05 18:36:43    339s]   
[11/05 18:36:43    339s] Adding driver cells for primary IOs done.
[11/05 18:36:43    339s] Adding driver cell for primary IO roots...
[11/05 18:36:43    339s] Adding driver cell for primary IO roots done.
[11/05 18:36:43    339s] Maximizing clock DAG abstraction...
[11/05 18:36:43    339s] Maximizing clock DAG abstraction done.
[11/05 18:36:43    339s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.9 real=0:00:03.1)
[11/05 18:36:43    339s] Synthesizing clock trees...
[11/05 18:36:43    339s]   Preparing To Balance...
[11/05 18:36:43    339s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1279.5M
[11/05 18:36:43    339s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1279.5M
[11/05 18:36:43    339s] OPERPROF: Starting DPlace-Init at level 1, MEM:1279.5M
[11/05 18:36:43    339s] z: 2, totalTracks: 1
[11/05 18:36:43    339s] z: 4, totalTracks: 1
[11/05 18:36:43    339s] z: 6, totalTracks: 1
[11/05 18:36:43    339s] z: 8, totalTracks: 1
[11/05 18:36:43    339s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:43    339s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1279.5M
[11/05 18:36:43    339s] OPERPROF:     Starting CMU at level 3, MEM:1279.5M
[11/05 18:36:43    339s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1279.5M
[11/05 18:36:43    339s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1279.5M
[11/05 18:36:43    339s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1279.5MB).
[11/05 18:36:43    339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1279.5M
[11/05 18:36:43    339s]   Merging duplicate siblings in DAG...
[11/05 18:36:43    339s]     Clock DAG stats before merging:
[11/05 18:36:43    339s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:43    339s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:43    339s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:43    339s]     Resynthesising clock tree into netlist...
[11/05 18:36:43    339s]       Reset timing graph...
[11/05 18:36:43    339s] Ignoring AAE DB Resetting ...
[11/05 18:36:43    339s]       Reset timing graph done.
[11/05 18:36:43    339s]     Resynthesising clock tree into netlist done.
[11/05 18:36:43    339s]     
[11/05 18:36:43    339s]     Disconnecting clock tree from netlist...
[11/05 18:36:43    339s]     Disconnecting clock tree from netlist done.
[11/05 18:36:43    339s]   Merging duplicate siblings in DAG done.
[11/05 18:36:43    339s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:43    339s]   CCOpt::Phase::Construction...
[11/05 18:36:43    339s]   Stage::Clustering...
[11/05 18:36:43    339s]   Clustering...
[11/05 18:36:43    339s]     Initialize for clustering...
[11/05 18:36:43    339s]     Clock DAG stats before clustering:
[11/05 18:36:43    339s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:43    339s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:43    339s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:43    339s]     Computing max distances from locked parents...
[11/05 18:36:43    339s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/05 18:36:43    339s]     Computing max distances from locked parents done.
[11/05 18:36:43    339s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:43    339s]     Bottom-up phase...
[11/05 18:36:43    339s]     Clustering clock_tree MY_CLK...
[11/05 18:36:43    340s] End AAE Lib Interpolated Model. (MEM=1269.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:43    340s]     Clustering clock_tree MY_CLK done.
[11/05 18:36:43    340s]     Clock DAG stats after bottom-up phase:
[11/05 18:36:43    340s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:43    340s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:43    340s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:43    340s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:43    340s]     Legalizing clock trees...
[11/05 18:36:43    340s]     Resynthesising clock tree into netlist...
[11/05 18:36:43    340s]       Reset timing graph...
[11/05 18:36:43    340s] Ignoring AAE DB Resetting ...
[11/05 18:36:43    340s]       Reset timing graph done.
[11/05 18:36:43    340s]     Resynthesising clock tree into netlist done.
[11/05 18:36:43    340s]     Commiting net attributes....
[11/05 18:36:43    340s]     Commiting net attributes. done.
[11/05 18:36:43    340s]     Leaving CCOpt scope - ClockRefiner...
[11/05 18:36:43    340s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1269.9M
[11/05 18:36:43    340s]     Assigned high priority to 59 instances.
[11/05 18:36:43    340s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/05 18:36:43    340s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/05 18:36:43    340s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1269.9M
[11/05 18:36:43    340s] z: 2, totalTracks: 1
[11/05 18:36:43    340s] z: 4, totalTracks: 1
[11/05 18:36:43    340s] z: 6, totalTracks: 1
[11/05 18:36:43    340s] z: 8, totalTracks: 1
[11/05 18:36:43    340s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:43    340s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:       Starting CMU at level 4, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1269.9M
[11/05 18:36:43    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1269.9MB).
[11/05 18:36:43    340s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1269.9M
[11/05 18:36:43    340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.4
[11/05 18:36:43    340s] OPERPROF: Starting RefinePlace at level 1, MEM:1269.9M
[11/05 18:36:43    340s] *** Starting refinePlace (0:05:40 mem=1269.9M) ***
[11/05 18:36:43    340s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:36:43    340s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:43    340s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1269.9M
[11/05 18:36:43    340s] Starting refinePlace ...
[11/05 18:36:43    340s] One DDP V2 for no tweak run.
[11/05 18:36:43    340s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:36:43    340s]    Spread Effort: high, standalone mode, useDDP on.
[11/05 18:36:43    340s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1269.9MB) @(0:05:40 - 0:05:40).
[11/05 18:36:43    340s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:43    340s] wireLenOptFixPriorityInst 59 inst fixed
[11/05 18:36:43    340s] 
[11/05 18:36:43    340s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:36:43    340s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:43    340s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1269.9MB) @(0:05:40 - 0:05:40).
[11/05 18:36:43    340s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:43    340s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1269.9MB
[11/05 18:36:43    340s] Statistics of distance of Instance movement in refine placement:
[11/05 18:36:43    340s]   maximum (X+Y) =         0.00 um
[11/05 18:36:43    340s]   mean    (X+Y) =         0.00 um
[11/05 18:36:43    340s] Summary Report:
[11/05 18:36:43    340s] Instances move: 0 (out of 984 movable)
[11/05 18:36:43    340s] Instances flipped: 0
[11/05 18:36:43    340s] Mean displacement: 0.00 um
[11/05 18:36:43    340s] Max displacement: 0.00 um 
[11/05 18:36:43    340s] Total instances moved : 0
[11/05 18:36:43    340s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.084, MEM:1269.9M
[11/05 18:36:43    340s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:36:43    340s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1269.9MB
[11/05 18:36:43    340s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1269.9MB) @(0:05:40 - 0:05:40).
[11/05 18:36:43    340s] *** Finished refinePlace (0:05:40 mem=1269.9M) ***
[11/05 18:36:43    340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.4
[11/05 18:36:43    340s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.093, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1269.9M
[11/05 18:36:43    340s]     ClockRefiner summary
[11/05 18:36:43    340s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59).
[11/05 18:36:43    340s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/05 18:36:43    340s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59).
[11/05 18:36:43    340s]     Revert refine place priority changes on 0 instances.
[11/05 18:36:43    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:1269.9M
[11/05 18:36:43    340s] z: 2, totalTracks: 1
[11/05 18:36:43    340s] z: 4, totalTracks: 1
[11/05 18:36:43    340s] z: 6, totalTracks: 1
[11/05 18:36:43    340s] z: 8, totalTracks: 1
[11/05 18:36:43    340s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:43    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:     Starting CMU at level 3, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1269.9M
[11/05 18:36:43    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1269.9MB).
[11/05 18:36:43    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1269.9M
[11/05 18:36:43    340s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/05 18:36:43    340s]     Disconnecting clock tree from netlist...
[11/05 18:36:43    340s]     Disconnecting clock tree from netlist done.
[11/05 18:36:43    340s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:1269.9M
[11/05 18:36:43    340s] z: 2, totalTracks: 1
[11/05 18:36:43    340s] z: 4, totalTracks: 1
[11/05 18:36:43    340s] z: 6, totalTracks: 1
[11/05 18:36:43    340s] z: 8, totalTracks: 1
[11/05 18:36:43    340s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:43    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:     Starting CMU at level 3, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1269.9M
[11/05 18:36:43    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1269.9MB).
[11/05 18:36:43    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1269.9M
[11/05 18:36:43    340s]     Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:36:43    340s] End AAE Lib Interpolated Model. (MEM=1269.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:43    340s]     Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:43    340s]     
[11/05 18:36:43    340s]     Clock tree legalization - Histogram:
[11/05 18:36:43    340s]     ====================================
[11/05 18:36:43    340s]     
[11/05 18:36:43    340s]     --------------------------------
[11/05 18:36:43    340s]     Movement (um)    Number of cells
[11/05 18:36:43    340s]     --------------------------------
[11/05 18:36:43    340s]       (empty table)
[11/05 18:36:43    340s]     --------------------------------
[11/05 18:36:43    340s]     
[11/05 18:36:43    340s]     
[11/05 18:36:43    340s]     Clock tree legalization - There are no Movements:
[11/05 18:36:43    340s]     =================================================
[11/05 18:36:43    340s]     
[11/05 18:36:43    340s]     ---------------------------------------------
[11/05 18:36:43    340s]     Movement (um)    Desired     Achieved    Node
[11/05 18:36:43    340s]                      location    location    
[11/05 18:36:43    340s]     ---------------------------------------------
[11/05 18:36:43    340s]       (empty table)
[11/05 18:36:43    340s]     ---------------------------------------------
[11/05 18:36:43    340s]     
[11/05 18:36:43    340s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.3)
[11/05 18:36:43    340s]     Clock DAG stats after 'Clustering':
[11/05 18:36:43    340s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:43    340s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:43    340s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:43    340s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:43    340s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.328fF, total=21.328fF
[11/05 18:36:43    340s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:43    340s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:43    340s]     Clock DAG net violations after 'Clustering': none
[11/05 18:36:43    340s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/05 18:36:43    340s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:43    340s]     Primary reporting skew groups after 'Clustering':
[11/05 18:36:43    340s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:43    340s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:43    340s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:43    340s]     Skew group summary after 'Clustering':
[11/05 18:36:43    340s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:43    340s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:43    340s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   Post-Clustering Statistics Report
[11/05 18:36:43    340s]   =================================
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   Fanout Statistics:
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   ----------------------------------------------------------------------------
[11/05 18:36:43    340s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/05 18:36:43    340s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/05 18:36:43    340s]   ----------------------------------------------------------------------------
[11/05 18:36:43    340s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[11/05 18:36:43    340s]   Leaf          1      59.000      59        59        0.000      {1 <= 60}
[11/05 18:36:43    340s]   ----------------------------------------------------------------------------
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   Clustering Failure Statistics:
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   --------------------------------
[11/05 18:36:43    340s]   Net Type    Clusters    Clusters
[11/05 18:36:43    340s]               Tried       Failed
[11/05 18:36:43    340s]   --------------------------------
[11/05 18:36:43    340s]     (empty table)
[11/05 18:36:43    340s]   --------------------------------
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   Clustering Partition Statistics:
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   ----------------------------------------------------------------------------------
[11/05 18:36:43    340s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[11/05 18:36:43    340s]               Fraction    Fraction    Count        Size    Size    Size    Size
[11/05 18:36:43    340s]   ----------------------------------------------------------------------------------
[11/05 18:36:43    340s]     (empty table)
[11/05 18:36:43    340s]   ----------------------------------------------------------------------------------
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   
[11/05 18:36:43    340s]   Looking for fanout violations...
[11/05 18:36:43    340s]   Looking for fanout violations done.
[11/05 18:36:43    340s]   CongRepair After Initial Clustering...
[11/05 18:36:43    340s]   Reset timing graph...
[11/05 18:36:43    340s] Ignoring AAE DB Resetting ...
[11/05 18:36:43    340s]   Reset timing graph done.
[11/05 18:36:43    340s]   Leaving CCOpt scope - Early Global Route...
[11/05 18:36:43    340s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1269.9M
[11/05 18:36:43    340s] All LLGs are deleted
[11/05 18:36:43    340s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1269.9M
[11/05 18:36:43    340s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.008, MEM:1269.9M
[11/05 18:36:43    340s]   Clock implementation routing...
[11/05 18:36:43    340s] Net route status summary:
[11/05 18:36:43    340s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:43    340s]   Non-clock:  1187 (unrouted=61, trialRouted=1126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:43    340s]     Routing using eGR only...
[11/05 18:36:43    340s]       Early Global Route - eGR only step...
[11/05 18:36:43    340s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[11/05 18:36:43    340s] (ccopt eGR): Start to route 1 all nets
[11/05 18:36:43    340s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Import and model ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Create place DB ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Import place data ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read instances and placement ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read nets ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Create route DB ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       == Non-default Options ==
[11/05 18:36:43    340s] (I)       Clean congestion better                            : true
[11/05 18:36:43    340s] (I)       Estimate vias on DPT layer                         : true
[11/05 18:36:43    340s] (I)       Clean congestion layer assignment rounds           : 3
[11/05 18:36:43    340s] (I)       Layer constraints as soft constraints              : true
[11/05 18:36:43    340s] (I)       Soft top layer                                     : true
[11/05 18:36:43    340s] (I)       Skip prospective layer relax nets                  : true
[11/05 18:36:43    340s] (I)       Better NDR handling                                : true
[11/05 18:36:43    340s] (I)       Improved NDR modeling in LA                        : true
[11/05 18:36:43    340s] (I)       Routing cost fix for NDR handling                  : true
[11/05 18:36:43    340s] (I)       Update initial WL after Phase 1a                   : true
[11/05 18:36:43    340s] (I)       Block tracks for preroutes                         : true
[11/05 18:36:43    340s] (I)       Assign IRoute by net group key                     : true
[11/05 18:36:43    340s] (I)       Block unroutable channels                          : true
[11/05 18:36:43    340s] (I)       Block unroutable channel fix                       : true
[11/05 18:36:43    340s] (I)       Block unroutable channels 3D                       : true
[11/05 18:36:43    340s] (I)       Bound layer relaxed segment wl                     : true
[11/05 18:36:43    340s] (I)       Bound layer relaxed segment wl fix                 : true
[11/05 18:36:43    340s] (I)       Blocked pin reach length threshold                 : 2
[11/05 18:36:43    340s] (I)       Check blockage within NDR space in TA              : true
[11/05 18:36:43    340s] (I)       Handle EOL spacing                                 : true
[11/05 18:36:43    340s] (I)       Merge PG vias by gap                               : true
[11/05 18:36:43    340s] (I)       Maximum routing layer                              : 10
[11/05 18:36:43    340s] (I)       Route selected nets only                           : true
[11/05 18:36:43    340s] (I)       Refine MST                                         : true
[11/05 18:36:43    340s] (I)       Honor PRL                                          : true
[11/05 18:36:43    340s] (I)       Strong congestion aware                            : true
[11/05 18:36:43    340s] (I)       Improved initial location for IRoutes              : true
[11/05 18:36:43    340s] (I)       Multi panel TA                                     : true
[11/05 18:36:43    340s] (I)       Penalize wire overlap                              : true
[11/05 18:36:43    340s] (I)       Expand small instance blockage                     : true
[11/05 18:36:43    340s] (I)       Reduce via in TA                                   : true
[11/05 18:36:43    340s] (I)       SS-aware routing                                   : true
[11/05 18:36:43    340s] (I)       Improve tree edge sharing                          : true
[11/05 18:36:43    340s] (I)       Improve 2D via estimation                          : true
[11/05 18:36:43    340s] (I)       Refine Steiner tree                                : true
[11/05 18:36:43    340s] (I)       Build spine tree                                   : true
[11/05 18:36:43    340s] (I)       Model pass through capacity                        : true
[11/05 18:36:43    340s] (I)       Extend blockages by a half GCell                   : true
[11/05 18:36:43    340s] (I)       Consider pin shapes                                : true
[11/05 18:36:43    340s] (I)       Consider pin shapes for all nodes                  : true
[11/05 18:36:43    340s] (I)       Consider NR APA                                    : true
[11/05 18:36:43    340s] (I)       Consider IO pin shape                              : true
[11/05 18:36:43    340s] (I)       Fix pin connection bug                             : true
[11/05 18:36:43    340s] (I)       Consider layer RC for local wires                  : true
[11/05 18:36:43    340s] (I)       LA-aware pin escape length                         : 2
[11/05 18:36:43    340s] (I)       Split for must join                                : true
[11/05 18:36:43    340s] (I)       Number of threads                                  : 1
[11/05 18:36:43    340s] (I)       Routing effort level                               : 10000
[11/05 18:36:43    340s] (I)       Special modeling for N7                            : 0
[11/05 18:36:43    340s] (I)       Special modeling for N6                            : 0
[11/05 18:36:43    340s] (I)       Special modeling for N3                            : 0
[11/05 18:36:43    340s] (I)       Special modeling for N5 v6                         : 0
[11/05 18:36:43    340s] (I)       Special modeling for N5PPv2                        : 0
[11/05 18:36:43    340s] (I)       Special settings for S3                            : 0
[11/05 18:36:43    340s] (I)       Special settings for S4                            : 0
[11/05 18:36:43    340s] (I)       Special settings for S5 v2                         : 0
[11/05 18:36:43    340s] (I)       Special settings for S7                            : 0
[11/05 18:36:43    340s] (I)       Special settings for S8                            : 0
[11/05 18:36:43    340s] (I)       Prefer layer length threshold                      : 8
[11/05 18:36:43    340s] (I)       Overflow penalty cost                              : 10
[11/05 18:36:43    340s] (I)       A-star cost                                        : 0.300000
[11/05 18:36:43    340s] (I)       Misalignment cost                                  : 10.000000
[11/05 18:36:43    340s] (I)       Threshold for short IRoute                         : 6
[11/05 18:36:43    340s] (I)       Via cost during post routing                       : 1.000000
[11/05 18:36:43    340s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/05 18:36:43    340s] (I)       Source-to-sink ratio                               : 0.300000
[11/05 18:36:43    340s] (I)       Scenic ratio bound                                 : 3.000000
[11/05 18:36:43    340s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/05 18:36:43    340s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/05 18:36:43    340s] (I)       PG-aware similar topology routing                  : true
[11/05 18:36:43    340s] (I)       Maze routing via cost fix                          : true
[11/05 18:36:43    340s] (I)       Apply PRL on PG terms                              : true
[11/05 18:36:43    340s] (I)       Apply PRL on obs objects                           : true
[11/05 18:36:43    340s] (I)       Handle range-type spacing rules                    : true
[11/05 18:36:43    340s] (I)       PG gap threshold multiplier                        : 10.000000
[11/05 18:36:43    340s] (I)       Parallel spacing query fix                         : true
[11/05 18:36:43    340s] (I)       Force source to root IR                            : true
[11/05 18:36:43    340s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/05 18:36:43    340s] (I)       Do not relax to DPT layer                          : true
[11/05 18:36:43    340s] (I)       No DPT in post routing                             : true
[11/05 18:36:43    340s] (I)       Modeling PG via merging fix                        : true
[11/05 18:36:43    340s] (I)       Shield aware TA                                    : true
[11/05 18:36:43    340s] (I)       Strong shield aware TA                             : true
[11/05 18:36:43    340s] (I)       Overflow calculation fix in LA                     : true
[11/05 18:36:43    340s] (I)       Post routing fix                                   : true
[11/05 18:36:43    340s] (I)       Strong post routing                                : true
[11/05 18:36:43    340s] (I)       NDR via pillar fix                                 : true
[11/05 18:36:43    340s] (I)       Violation on path threshold                        : 1
[11/05 18:36:43    340s] (I)       Pass through capacity modeling                     : true
[11/05 18:36:43    340s] (I)       Select the non-relaxed segments in post routing stage : true
[11/05 18:36:43    340s] (I)       Method to set GCell size                           : row
[11/05 18:36:43    340s] (I)       Avoid high resistance layers                       : true
[11/05 18:36:43    340s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:36:43    340s] (I)       Started Import route data ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Use row-based GCell size
[11/05 18:36:43    340s] (I)       Use row-based GCell align
[11/05 18:36:43    340s] (I)       GCell unit size   : 2800
[11/05 18:36:43    340s] (I)       GCell multiplier  : 1
[11/05 18:36:43    340s] (I)       GCell row height  : 2800
[11/05 18:36:43    340s] (I)       Actual row height : 2800
[11/05 18:36:43    340s] (I)       GCell align ref   : 10260 10080
[11/05 18:36:43    340s] [NR-eGR] Track table information for default rule: 
[11/05 18:36:43    340s] [NR-eGR] metal1 has no routable track
[11/05 18:36:43    340s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:36:43    340s] (I)       ===========================================================================
[11/05 18:36:43    340s] (I)       == Report All Rule Vias ==
[11/05 18:36:43    340s] (I)       ===========================================================================
[11/05 18:36:43    340s] (I)        Via Rule : (Default)
[11/05 18:36:43    340s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:36:43    340s] (I)       ---------------------------------------------------------------------------
[11/05 18:36:43    340s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:36:43    340s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:36:43    340s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:36:43    340s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:36:43    340s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:36:43    340s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:36:43    340s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:36:43    340s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:36:43    340s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:36:43    340s] (I)       ===========================================================================
[11/05 18:36:43    340s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read routing blockages ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read instance blockages ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read PG blockages ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Read 288 PG shapes
[11/05 18:36:43    340s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read boundary cut boxes ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:36:43    340s] [NR-eGR] #Instance Blockages : 0
[11/05 18:36:43    340s] [NR-eGR] #PG Blockages       : 288
[11/05 18:36:43    340s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:36:43    340s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:36:43    340s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read blackboxes ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:36:43    340s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read prerouted ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:36:43    340s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read unlegalized nets ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read nets ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=1126
[11/05 18:36:43    340s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Connected 0 must-join pins/ports
[11/05 18:36:43    340s] (I)       Started Set up via pillars ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       early_global_route_priority property id does not exist.
[11/05 18:36:43    340s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Model blockages into capacity
[11/05 18:36:43    340s] (I)       Read Num Blocks=288  Num Prerouted Wires=0  Num CS=0
[11/05 18:36:43    340s] (I)       Started Initialize 3D capacity ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Layer 1 (V) : #blockages 288 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       -- layer congestion ratio --
[11/05 18:36:43    340s] (I)       Layer 1 : 0.100000
[11/05 18:36:43    340s] (I)       Layer 2 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 3 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 4 : 1.000000
[11/05 18:36:43    340s] (I)       Layer 5 : 1.000000
[11/05 18:36:43    340s] (I)       Layer 6 : 1.000000
[11/05 18:36:43    340s] (I)       Layer 7 : 1.000000
[11/05 18:36:43    340s] (I)       Layer 8 : 1.000000
[11/05 18:36:43    340s] (I)       Layer 9 : 1.000000
[11/05 18:36:43    340s] (I)       Layer 10 : 1.000000
[11/05 18:36:43    340s] (I)       ----------------------------
[11/05 18:36:43    340s] (I)       Started Move terms for access ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Moved 0 terms for better access 
[11/05 18:36:43    340s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Number of ignored nets                =      0
[11/05 18:36:43    340s] (I)       Number of connected nets              =      0
[11/05 18:36:43    340s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:36:43    340s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:36:43    340s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Read aux data ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Others data preparation ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[11/05 18:36:43    340s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Create route kernel ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Ndr track 0 does not exist
[11/05 18:36:43    340s] (I)       Ndr track 0 does not exist
[11/05 18:36:43    340s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:36:43    340s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:36:43    340s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:36:43    340s] (I)       Site width          :   380  (dbu)
[11/05 18:36:43    340s] (I)       Row height          :  2800  (dbu)
[11/05 18:36:43    340s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:36:43    340s] (I)       GCell width         :  2800  (dbu)
[11/05 18:36:43    340s] (I)       GCell height        :  2800  (dbu)
[11/05 18:36:43    340s] (I)       Grid                :    47    46    10
[11/05 18:36:43    340s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:36:43    340s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:36:43    340s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:36:43    340s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:43    340s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:43    340s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:36:43    340s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:36:43    340s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:36:43    340s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:36:43    340s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:36:43    340s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:36:43    340s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:36:43    340s] (I)       --------------------------------------------------------
[11/05 18:36:43    340s] 
[11/05 18:36:43    340s] [NR-eGR] ============ Routing rule table ============
[11/05 18:36:43    340s] [NR-eGR] Rule id: 0  Nets: 0 
[11/05 18:36:43    340s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:36:43    340s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:36:43    340s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:43    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:43    340s] [NR-eGR] Rule id: 1  Nets: 1 
[11/05 18:36:43    340s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/05 18:36:43    340s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[11/05 18:36:43    340s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[11/05 18:36:43    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:43    340s] [NR-eGR] ========================================
[11/05 18:36:43    340s] [NR-eGR] 
[11/05 18:36:43    340s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer2 : = 1490 / 15824 (9.42%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:36:43    340s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Reset routing kernel
[11/05 18:36:43    340s] (I)       Started Global Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Initialization ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       totalPins=60  totalGlobalPin=60 (100.00%)
[11/05 18:36:43    340s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Net group 1 ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Generate topology ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 32432 = (21714 H, 10718 V)
[11/05 18:36:43    340s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1a Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1a ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Pattern routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1b Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1b ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1c Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1c ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1d Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1d ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1e Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1e ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Route legalization ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1f Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1f ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1g Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1g ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:43    340s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1h Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1h ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Net group 2 ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Generate topology ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 53960 = (32524 H, 21436 V)
[11/05 18:36:43    340s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1a Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1a ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Pattern routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1b Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1b ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1c Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1c ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1d Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1d ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1e Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1e ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Route legalization ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1f Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1f ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1g Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1g ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:43    340s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1h Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1h ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Net group 3 ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Generate topology ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 61074 = (36096 H, 24978 V)
[11/05 18:36:43    340s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1a Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1a ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Pattern routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1b Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1b ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1c Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1c ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1d Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1d ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1e Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1e ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Route legalization ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1f Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1f ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1g Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1g ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:43    340s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1h Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1h ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Net group 4 ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Generate topology ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 64655 = (37929 H, 26726 V)
[11/05 18:36:43    340s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1a Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1a ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Pattern routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1b Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1b ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1c Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1c ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1d Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1d ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1e Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1e ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Route legalization ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1f Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1f ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1g Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1g ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:43    340s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1h Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1h ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Net group 5 ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Generate topology ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 78989 = (37929 H, 41060 V)
[11/05 18:36:43    340s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1a Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1a ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Pattern routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] (I)       Started Add via demand to 2D ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1b Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1b ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.060000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1c Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1c ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1d Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1d ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1e Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1e ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Route legalization ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.060000e+02um
[11/05 18:36:43    340s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1f Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1f ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1g Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1g ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1h Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1h ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Post Routing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Layer assignment (1T) ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Net group 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:36:43    340s] [NR-eGR]                        OverCon            
[11/05 18:36:43    340s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:36:43    340s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:36:43    340s] [NR-eGR] ----------------------------------------------
[11/05 18:36:43    340s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR] ----------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR] 
[11/05 18:36:43    340s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Export 3D cong map ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 78989 = (37929 H, 41060 V)
[11/05 18:36:43    340s] (I)       Started Export 2D cong map ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:36:43    340s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:36:43    340s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Free existing wires ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       ============= Track Assignment ============
[11/05 18:36:43    340s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Track Assignment ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:36:43    340s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Run single-thread track assignment
[11/05 18:36:43    340s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Export ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Started Export DB wires ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Started Export all nets ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Started Set wire vias ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3599
[11/05 18:36:43    340s] [NR-eGR] metal2  (2V) length: 2.523295e+03um, number of vias: 4280
[11/05 18:36:43    340s] [NR-eGR] metal3  (3H) length: 3.599880e+03um, number of vias: 1290
[11/05 18:36:43    340s] [NR-eGR] metal4  (4V) length: 1.829385e+03um, number of vias: 67
[11/05 18:36:43    340s] [NR-eGR] metal5  (5H) length: 1.607100e+02um, number of vias: 52
[11/05 18:36:43    340s] [NR-eGR] metal6  (6V) length: 1.838550e+02um, number of vias: 3
[11/05 18:36:43    340s] [NR-eGR] metal7  (7H) length: 1.025000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] Total length: 8.298150e+03um, number of vias: 9291
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] Total eGR-routed clock nets wire length: 2.201750e+02um 
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] Report for selected net(s) only.
[11/05 18:36:43    340s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 59
[11/05 18:36:43    340s] [NR-eGR] metal2  (2V) length: 4.889000e+01um, number of vias: 62
[11/05 18:36:43    340s] [NR-eGR] metal3  (3H) length: 1.092650e+02um, number of vias: 34
[11/05 18:36:43    340s] [NR-eGR] metal4  (4V) length: 6.202000e+01um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] Total length: 2.201750e+02um, number of vias: 155
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] Total routed clock nets wire length: 2.201750e+02um, number of vias: 155
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] (I)       Started Update net boxes ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Update timing ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Started Postprocess design ( Curr Mem: 1269.93 MB )
[11/05 18:36:43    340s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/05 18:36:43    340s]     Routing using eGR only done.
[11/05 18:36:43    340s] Net route status summary:
[11/05 18:36:43    340s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:43    340s]   Non-clock:  1187 (unrouted=61, trialRouted=1126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:43    340s] 
[11/05 18:36:43    340s] CCOPT: Done with clock implementation routing.
[11/05 18:36:43    340s] 
[11/05 18:36:43    340s]   Clock implementation routing done.
[11/05 18:36:43    340s]   Fixed 1 wires.
[11/05 18:36:43    340s]   CCOpt: Starting congestion repair using flow wrapper...
[11/05 18:36:43    340s]     Congestion Repair...
[11/05 18:36:43    340s] Info: Disable timing driven in postCTS congRepair.
[11/05 18:36:43    340s] 
[11/05 18:36:43    340s] Starting congRepair ...
[11/05 18:36:43    340s] User Input Parameters:
[11/05 18:36:43    340s] - Congestion Driven    : On
[11/05 18:36:43    340s] - Timing Driven        : Off
[11/05 18:36:43    340s] - Area-Violation Based : On
[11/05 18:36:43    340s] - Start Rollback Level : -5
[11/05 18:36:43    340s] - Legalized            : On
[11/05 18:36:43    340s] - Window Based         : Off
[11/05 18:36:43    340s] - eDen incr mode       : Off
[11/05 18:36:43    340s] - Small incr mode      : Off
[11/05 18:36:43    340s] 
[11/05 18:36:43    340s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1227.9M
[11/05 18:36:43    340s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1227.9M
[11/05 18:36:43    340s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1227.9M
[11/05 18:36:43    340s] Starting Early Global Route congestion estimation: mem = 1227.9M
[11/05 18:36:43    340s] (I)       Started Import and model ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Create place DB ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Import place data ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read instances and placement ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read nets ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Create route DB ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       == Non-default Options ==
[11/05 18:36:43    340s] (I)       Maximum routing layer                              : 10
[11/05 18:36:43    340s] (I)       Number of threads                                  : 1
[11/05 18:36:43    340s] (I)       Use non-blocking free Dbs wires                    : false
[11/05 18:36:43    340s] (I)       Method to set GCell size                           : row
[11/05 18:36:43    340s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:36:43    340s] (I)       Started Import route data ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Use row-based GCell size
[11/05 18:36:43    340s] (I)       Use row-based GCell align
[11/05 18:36:43    340s] (I)       GCell unit size   : 2800
[11/05 18:36:43    340s] (I)       GCell multiplier  : 1
[11/05 18:36:43    340s] (I)       GCell row height  : 2800
[11/05 18:36:43    340s] (I)       Actual row height : 2800
[11/05 18:36:43    340s] (I)       GCell align ref   : 10260 10080
[11/05 18:36:43    340s] [NR-eGR] Track table information for default rule: 
[11/05 18:36:43    340s] [NR-eGR] metal1 has no routable track
[11/05 18:36:43    340s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:36:43    340s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:36:43    340s] (I)       ===========================================================================
[11/05 18:36:43    340s] (I)       == Report All Rule Vias ==
[11/05 18:36:43    340s] (I)       ===========================================================================
[11/05 18:36:43    340s] (I)        Via Rule : (Default)
[11/05 18:36:43    340s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:36:43    340s] (I)       ---------------------------------------------------------------------------
[11/05 18:36:43    340s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:36:43    340s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:36:43    340s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:36:43    340s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:36:43    340s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:36:43    340s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:36:43    340s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:36:43    340s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:36:43    340s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:36:43    340s] (I)       ===========================================================================
[11/05 18:36:43    340s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read routing blockages ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read instance blockages ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read PG blockages ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Read 92 PG shapes
[11/05 18:36:43    340s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read boundary cut boxes ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:36:43    340s] [NR-eGR] #Instance Blockages : 0
[11/05 18:36:43    340s] [NR-eGR] #PG Blockages       : 92
[11/05 18:36:43    340s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:36:43    340s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:36:43    340s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read blackboxes ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:36:43    340s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read prerouted ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 224
[11/05 18:36:43    340s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read unlegalized nets ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read nets ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=1
[11/05 18:36:43    340s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Set up via pillars ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       early_global_route_priority property id does not exist.
[11/05 18:36:43    340s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Model blockages into capacity
[11/05 18:36:43    340s] (I)       Read Num Blocks=92  Num Prerouted Wires=224  Num CS=0
[11/05 18:36:43    340s] (I)       Started Initialize 3D capacity ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 140
[11/05 18:36:43    340s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 72
[11/05 18:36:43    340s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 12
[11/05 18:36:43    340s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:43    340s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       -- layer congestion ratio --
[11/05 18:36:43    340s] (I)       Layer 1 : 0.100000
[11/05 18:36:43    340s] (I)       Layer 2 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 3 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 4 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 5 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 6 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 7 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 8 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 9 : 0.700000
[11/05 18:36:43    340s] (I)       Layer 10 : 0.700000
[11/05 18:36:43    340s] (I)       ----------------------------
[11/05 18:36:43    340s] (I)       Number of ignored nets                =      1
[11/05 18:36:43    340s] (I)       Number of connected nets              =      0
[11/05 18:36:43    340s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:36:43    340s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:36:43    340s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:36:43    340s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Read aux data ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Others data preparation ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Create route kernel ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Ndr track 0 does not exist
[11/05 18:36:43    340s] (I)       Ndr track 0 does not exist
[11/05 18:36:43    340s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:36:43    340s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:36:43    340s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:36:43    340s] (I)       Site width          :   380  (dbu)
[11/05 18:36:43    340s] (I)       Row height          :  2800  (dbu)
[11/05 18:36:43    340s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:36:43    340s] (I)       GCell width         :  2800  (dbu)
[11/05 18:36:43    340s] (I)       GCell height        :  2800  (dbu)
[11/05 18:36:43    340s] (I)       Grid                :    47    46    10
[11/05 18:36:43    340s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:36:43    340s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:36:43    340s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:36:43    340s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:43    340s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:43    340s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:36:43    340s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:36:43    340s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:36:43    340s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:36:43    340s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:36:43    340s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:36:43    340s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:36:43    340s] (I)       --------------------------------------------------------
[11/05 18:36:43    340s] 
[11/05 18:36:43    340s] [NR-eGR] ============ Routing rule table ============
[11/05 18:36:43    340s] [NR-eGR] Rule id: 0  Nets: 1126 
[11/05 18:36:43    340s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:36:43    340s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:36:43    340s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:43    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:43    340s] [NR-eGR] Rule id: 1  Nets: 0 
[11/05 18:36:43    340s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/05 18:36:43    340s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[11/05 18:36:43    340s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[11/05 18:36:43    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:43    340s] [NR-eGR] ========================================
[11/05 18:36:43    340s] [NR-eGR] 
[11/05 18:36:43    340s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:36:43    340s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:36:43    340s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Reset routing kernel
[11/05 18:36:43    340s] (I)       Started Global Routing ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Initialization ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       totalPins=3589  totalGlobalPin=3399 (94.71%)
[11/05 18:36:43    340s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Net group 1 ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Generate topology ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:36:43    340s] [NR-eGR] Layer group 1: route 1126 net(s) in layer range [2, 10]
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1a Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1a ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Pattern routing ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 5290 = (2532 H, 2758 V) = (6.68% H, 6.68% V) = (3.545e+03um H, 3.861e+03um V)
[11/05 18:36:43    340s] (I)       Started Add via demand to 2D ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1b Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1b ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 5290 = (2532 H, 2758 V) = (6.68% H, 6.68% V) = (3.545e+03um H, 3.861e+03um V)
[11/05 18:36:43    340s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.406000e+03um
[11/05 18:36:43    340s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1c Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1c ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 5290 = (2532 H, 2758 V) = (6.68% H, 6.68% V) = (3.545e+03um H, 3.861e+03um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1d Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1d ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 5290 = (2532 H, 2758 V) = (6.68% H, 6.68% V) = (3.545e+03um H, 3.861e+03um V)
[11/05 18:36:43    340s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1e Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1e ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Route legalization ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Usage: 5290 = (2532 H, 2758 V) = (6.68% H, 6.68% V) = (3.545e+03um H, 3.861e+03um V)
[11/05 18:36:43    340s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.406000e+03um
[11/05 18:36:43    340s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] (I)       ============  Phase 1l Route ============
[11/05 18:36:43    340s] (I)       Started Phase 1l ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Layer assignment (1T) ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Clean cong LA ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:36:43    340s] (I)       Layer  2:      14259      3115         0         294       15289    ( 1.89%) 
[11/05 18:36:43    340s] (I)       Layer  3:      21252      3098         0           0       21160    ( 0.00%) 
[11/05 18:36:43    340s] (I)       Layer  4:      10486      1460         0         220       10355    ( 2.08%) 
[11/05 18:36:43    340s] (I)       Layer  5:      10580       143         0           0       10580    ( 0.00%) 
[11/05 18:36:43    340s] (I)       Layer  6:      10485       124         0         225       10350    ( 2.13%) 
[11/05 18:36:43    340s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:36:43    340s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:36:43    340s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:36:43    340s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:36:43    340s] (I)       Total:         77527      7940         0        1432       77704    ( 1.81%) 
[11/05 18:36:43    340s] (I)       
[11/05 18:36:43    340s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:36:43    340s] [NR-eGR]                        OverCon            
[11/05 18:36:43    340s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:36:43    340s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:36:43    340s] [NR-eGR] ----------------------------------------------
[11/05 18:36:43    340s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR] ----------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:36:43    340s] [NR-eGR] 
[11/05 18:36:43    340s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Export 3D cong map ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:36:43    340s] (I)       Started Export 2D cong map ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:36:43    340s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:36:43    340s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1227.9M
[11/05 18:36:43    340s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.079, MEM:1227.9M
[11/05 18:36:43    340s] OPERPROF: Starting HotSpotCal at level 1, MEM:1227.9M
[11/05 18:36:43    340s] [hotspot] +------------+---------------+---------------+
[11/05 18:36:43    340s] [hotspot] |            |   max hotspot | total hotspot |
[11/05 18:36:43    340s] [hotspot] +------------+---------------+---------------+
[11/05 18:36:43    340s] [hotspot] | normalized |          0.00 |          0.00 |
[11/05 18:36:43    340s] [hotspot] +------------+---------------+---------------+
[11/05 18:36:43    340s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:36:43    340s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:36:43    340s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1227.9M
[11/05 18:36:43    340s] Skipped repairing congestion.
[11/05 18:36:43    340s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1227.9M
[11/05 18:36:43    340s] Starting Early Global Route wiring: mem = 1227.9M
[11/05 18:36:43    340s] (I)       Started Free existing wires ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       ============= Track Assignment ============
[11/05 18:36:43    340s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Track Assignment (1T) ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:36:43    340s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Run Multi-thread track assignment
[11/05 18:36:43    340s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Export ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Started Export DB wires ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Started Export all nets ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Started Set wire vias ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3599
[11/05 18:36:43    340s] [NR-eGR] metal2  (2V) length: 2.517885e+03um, number of vias: 4286
[11/05 18:36:43    340s] [NR-eGR] metal3  (3H) length: 3.577230e+03um, number of vias: 1293
[11/05 18:36:43    340s] [NR-eGR] metal4  (4V) length: 1.840995e+03um, number of vias: 69
[11/05 18:36:43    340s] [NR-eGR] metal5  (5H) length: 1.889300e+02um, number of vias: 50
[11/05 18:36:43    340s] [NR-eGR] metal6  (6V) length: 1.734950e+02um, number of vias: 3
[11/05 18:36:43    340s] [NR-eGR] metal7  (7H) length: 1.025000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:43    340s] [NR-eGR] Total length: 8.299560e+03um, number of vias: 9300
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/05 18:36:43    340s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:43    340s] (I)       Started Update net boxes ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Update timing ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Started Postprocess design ( Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1227.93 MB )
[11/05 18:36:43    340s] Early Global Route wiring runtime: 0.06 seconds, mem = 1227.9M
[11/05 18:36:43    340s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.060, REAL:0.059, MEM:1227.9M
[11/05 18:36:43    340s] Tdgp not successfully inited but do clear! skip clearing
[11/05 18:36:43    340s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/05 18:36:43    340s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/05 18:36:43    340s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/05 18:36:43    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:1227.9M
[11/05 18:36:43    340s] z: 2, totalTracks: 1
[11/05 18:36:43    340s] z: 4, totalTracks: 1
[11/05 18:36:43    340s] z: 6, totalTracks: 1
[11/05 18:36:43    340s] z: 8, totalTracks: 1
[11/05 18:36:43    340s] #spOpts: N=45 
[11/05 18:36:43    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1227.9M
[11/05 18:36:43    340s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1227.9M
[11/05 18:36:43    340s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:36:44    340s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1227.9M
[11/05 18:36:44    340s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.043, MEM:1227.9M
[11/05 18:36:44    340s] Fast DP-INIT is on for default
[11/05 18:36:44    340s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:36:44    340s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.052, MEM:1227.9M
[11/05 18:36:44    340s] OPERPROF:     Starting CMU at level 3, MEM:1227.9M
[11/05 18:36:44    340s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1227.9M
[11/05 18:36:44    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.054, MEM:1227.9M
[11/05 18:36:44    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1227.9MB).
[11/05 18:36:44    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.059, MEM:1227.9M
[11/05 18:36:44    340s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/05 18:36:44    340s]   Leaving CCOpt scope - extractRC...
[11/05 18:36:44    340s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/05 18:36:44    340s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:36:44    340s] PreRoute RC Extraction called for design IIR.
[11/05 18:36:44    340s] RC Extraction called in multi-corner(1) mode.
[11/05 18:36:44    340s] RCMode: PreRoute
[11/05 18:36:44    340s]       RC Corner Indexes            0   
[11/05 18:36:44    340s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:36:44    340s] Resistance Scaling Factor    : 1.00000 
[11/05 18:36:44    340s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:36:44    340s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:36:44    340s] Shrink Factor                : 1.00000
[11/05 18:36:44    340s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:36:44    340s] Using capacitance table file ...
[11/05 18:36:44    340s] LayerId::1 widthSet size::4
[11/05 18:36:44    340s] LayerId::2 widthSet size::4
[11/05 18:36:44    340s] LayerId::3 widthSet size::4
[11/05 18:36:44    340s] LayerId::4 widthSet size::4
[11/05 18:36:44    340s] LayerId::5 widthSet size::4
[11/05 18:36:44    340s] LayerId::6 widthSet size::4
[11/05 18:36:44    340s] LayerId::7 widthSet size::4
[11/05 18:36:44    340s] LayerId::8 widthSet size::4
[11/05 18:36:44    340s] LayerId::9 widthSet size::4
[11/05 18:36:44    340s] LayerId::10 widthSet size::3
[11/05 18:36:44    340s] Updating RC grid for preRoute extraction ...
[11/05 18:36:44    340s] Initializing multi-corner capacitance tables ... 
[11/05 18:36:44    341s] Initializing multi-corner resistance tables ...
[11/05 18:36:44    341s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:44    341s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:44    341s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.253057 ; uaWl: 1.000000 ; uaWlH: 0.265172 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:36:44    341s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1227.934M)
[11/05 18:36:44    341s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/05 18:36:44    341s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/05 18:36:44    341s]   Not writing Steiner routes to the DB after clustering cong repair call.
[11/05 18:36:44    341s]   Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:36:44    341s] End AAE Lib Interpolated Model. (MEM=1227.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:44    341s]   Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Clock DAG stats after clustering cong repair call:
[11/05 18:36:44    341s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]     sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]   Clock DAG net violations after clustering cong repair call: none
[11/05 18:36:44    341s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/05 18:36:44    341s]     Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]   Primary reporting skew groups after clustering cong repair call:
[11/05 18:36:44    341s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]         min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]         max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]   Skew group summary after clustering cong repair call:
[11/05 18:36:44    341s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:00.9)
[11/05 18:36:44    341s]   Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.2)
[11/05 18:36:44    341s]   Stage::DRV Fixing...
[11/05 18:36:44    341s]   Fixing clock tree slew time and max cap violations...
[11/05 18:36:44    341s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:44    341s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/05 18:36:44    341s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:44    341s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Stage::Insertion Delay Reduction...
[11/05 18:36:44    341s]   Removing unnecessary root buffering...
[11/05 18:36:44    341s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Removing unnecessary root buffering':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Removing unconstrained drivers...
[11/05 18:36:44    341s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Removing unconstrained drivers':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Reducing insertion delay 1...
[11/05 18:36:44    341s]     Accumulated time to calculate placeable region: 0
[11/05 18:36:44    341s]     Accumulated time to calculate placeable region: 0
[11/05 18:36:44    341s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Reducing insertion delay 1':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Removing longest path buffering...
[11/05 18:36:44    341s]     Clock DAG stats after 'Removing longest path buffering':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Removing longest path buffering':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Reducing insertion delay 2...
[11/05 18:36:44    341s]     Path optimization required 0 stage delay updates 
[11/05 18:36:44    341s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Reducing insertion delay 2':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:44    341s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.2 real=0:00:01.3)
[11/05 18:36:44    341s]   CCOpt::Phase::Implementation...
[11/05 18:36:44    341s]   Stage::Reducing Power...
[11/05 18:36:44    341s]   Improving clock tree routing...
[11/05 18:36:44    341s]     Iteration 1...
[11/05 18:36:44    341s]     Iteration 1 done.
[11/05 18:36:44    341s]     Clock DAG stats after 'Improving clock tree routing':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Improving clock tree routing':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Reducing clock tree power 1...
[11/05 18:36:44    341s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/05 18:36:44    341s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     100% 
[11/05 18:36:44    341s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Reducing clock tree power 1':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Reducing clock tree power 2...
[11/05 18:36:44    341s]     Path optimization required 0 stage delay updates 
[11/05 18:36:44    341s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Reducing clock tree power 2':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Stage::Balancing...
[11/05 18:36:44    341s]   Approximately balancing fragments step...
[11/05 18:36:44    341s]     Resolve constraints - Approximately balancing fragments...
[11/05 18:36:44    341s]     Resolving skew group constraints...
[11/05 18:36:44    341s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[11/05 18:36:44    341s]     Resolving skew group constraints done.
[11/05 18:36:44    341s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/05 18:36:44    341s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/05 18:36:44    341s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Approximately balancing fragments...
[11/05 18:36:44    341s]       Moving gates to improve sub-tree skew...
[11/05 18:36:44    341s]         Tried: 2 Succeeded: 0
[11/05 18:36:44    341s]         Topology Tried: 0 Succeeded: 0
[11/05 18:36:44    341s]         0 Succeeded with SS ratio
[11/05 18:36:44    341s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/05 18:36:44    341s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/05 18:36:44    341s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/05 18:36:44    341s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]           sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/05 18:36:44    341s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/05 18:36:44    341s]           Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Approximately balancing fragments bottom up...
[11/05 18:36:44    341s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:44    341s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/05 18:36:44    341s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]           sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/05 18:36:44    341s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/05 18:36:44    341s]           Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Approximately balancing fragments, wire and cell delays...
[11/05 18:36:44    341s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/05 18:36:44    341s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/05 18:36:44    341s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]           sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/05 18:36:44    341s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/05 18:36:44    341s]           Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/05 18:36:44    341s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Approximately balancing fragments done.
[11/05 18:36:44    341s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:44    341s]   Clock DAG stats after Approximately balancing fragments:
[11/05 18:36:44    341s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]     sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]   Clock DAG net violations after Approximately balancing fragments: none
[11/05 18:36:44    341s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/05 18:36:44    341s]     Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]   Primary reporting skew groups after Approximately balancing fragments:
[11/05 18:36:44    341s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]         min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]         max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]   Skew group summary after Approximately balancing fragments:
[11/05 18:36:44    341s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]   Improving fragments clock skew...
[11/05 18:36:44    341s]     Clock DAG stats after 'Improving fragments clock skew':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Improving fragments clock skew':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Approximately balancing step...
[11/05 18:36:44    341s]     Resolve constraints - Approximately balancing...
[11/05 18:36:44    341s]     Resolving skew group constraints...
[11/05 18:36:44    341s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[11/05 18:36:44    341s]     Resolving skew group constraints done.
[11/05 18:36:44    341s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Approximately balancing...
[11/05 18:36:44    341s]       Approximately balancing, wire and cell delays...
[11/05 18:36:44    341s]       Approximately balancing, wire and cell delays, iteration 1...
[11/05 18:36:44    341s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/05 18:36:44    341s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]           sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/05 18:36:44    341s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/05 18:36:44    341s]           Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/05 18:36:44    341s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Approximately balancing done.
[11/05 18:36:44    341s]     Clock DAG stats after 'Approximately balancing step':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Approximately balancing step': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Approximately balancing step':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Approximately balancing step':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Fixing clock tree overload...
[11/05 18:36:44    341s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:44    341s]     Clock DAG stats after 'Fixing clock tree overload':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Fixing clock tree overload':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Approximately balancing paths...
[11/05 18:36:44    341s]     Added 0 buffers.
[11/05 18:36:44    341s]     Clock DAG stats after 'Approximately balancing paths':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Approximately balancing paths':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:44    341s]   Stage::Polishing...
[11/05 18:36:44    341s]   Merging balancing drivers for power...
[11/05 18:36:44    341s]     Tried: 2 Succeeded: 0
[11/05 18:36:44    341s]     Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:36:44    341s]     Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Merging balancing drivers for power':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007], skew [0.006 vs 0.500]
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Improving clock skew...
[11/05 18:36:44    341s]     Clock DAG stats after 'Improving clock skew':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Improving clock skew': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Improving clock skew':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Improving clock skew':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Moving gates to reduce wire capacitance...
[11/05 18:36:44    341s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/05 18:36:44    341s]     Iteration 1...
[11/05 18:36:44    341s]       Artificially removing short and long paths...
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/05 18:36:44    341s]         Legalizing clock trees...
[11/05 18:36:44    341s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/05 18:36:44    341s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/05 18:36:44    341s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]         100% 
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Iteration 1 done.
[11/05 18:36:44    341s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/05 18:36:44    341s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Reducing clock tree power 3...
[11/05 18:36:44    341s]     Artificially removing short and long paths...
[11/05 18:36:44    341s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Initial gate capacitance is (rise=57.620fF fall=51.961fF).
[11/05 18:36:44    341s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/05 18:36:44    341s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     100% 
[11/05 18:36:44    341s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Reducing clock tree power 3':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Improving insertion delay...
[11/05 18:36:44    341s]     Clock DAG stats after 'Improving insertion delay':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Improving insertion delay': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Improving insertion delay':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Improving insertion delay':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Wire Opt OverFix...
[11/05 18:36:44    341s]     Wire Reduction extra effort...
[11/05 18:36:44    341s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/05 18:36:44    341s]       Artificially removing short and long paths...
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Global shorten wires A0...
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Move For Wirelength - core...
[11/05 18:36:44    341s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/05 18:36:44    341s]         Max accepted move=0.000um, total accepted move=0.000um
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Global shorten wires A1...
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Move For Wirelength - core...
[11/05 18:36:44    341s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/05 18:36:44    341s]         Max accepted move=0.000um, total accepted move=0.000um
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Global shorten wires B...
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Move For Wirelength - branch...
[11/05 18:36:44    341s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/05 18:36:44    341s]         Max accepted move=0.000um, total accepted move=0.000um
[11/05 18:36:44    341s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/05 18:36:44    341s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/05 18:36:44    341s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]         sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.322fF, total=21.322fF
[11/05 18:36:44    341s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=212.500um, total=212.500um
[11/05 18:36:44    341s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/05 18:36:44    341s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/05 18:36:44    341s]         Leaf : target=0.080ns count=1 avg=0.007ns sd=0.000ns min=0.007ns max=0.007ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/05 18:36:44    341s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]             min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:44    341s]             max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:44    341s]       Skew group summary after 'Wire Reduction extra effort':
[11/05 18:36:44    341s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.007, avg=0.004, sd=0.002], skew [0.006 vs 0.500], 100% {0.001, 0.007} (wid=0.007 ws=0.006) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Optimizing orientation...
[11/05 18:36:44    341s]     FlipOpt...
[11/05 18:36:44    341s]     Disconnecting clock tree from netlist...
[11/05 18:36:44    341s]     Disconnecting clock tree from netlist done.
[11/05 18:36:44    341s]     Performing Single Threaded FlipOpt
[11/05 18:36:44    341s]     Optimizing orientation on clock cells...
[11/05 18:36:44    341s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[11/05 18:36:44    341s]     Optimizing orientation on clock cells done.
[11/05 18:36:44    341s]     Resynthesising clock tree into netlist...
[11/05 18:36:44    341s]       Reset timing graph...
[11/05 18:36:44    341s] Ignoring AAE DB Resetting ...
[11/05 18:36:44    341s]       Reset timing graph done.
[11/05 18:36:44    341s]     Resynthesising clock tree into netlist done.
[11/05 18:36:44    341s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s] End AAE Lib Interpolated Model. (MEM=1269.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:44    341s]     Clock DAG stats after 'Wire Opt OverFix':
[11/05 18:36:44    341s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:44    341s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:44    341s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:44    341s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:44    341s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.926fF, total=21.926fF
[11/05 18:36:44    341s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=220.175um, total=220.175um
[11/05 18:36:44    341s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:44    341s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/05 18:36:44    341s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/05 18:36:44    341s]       Leaf : target=0.080ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:44    341s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]           min path sink: A1_IN_REG_data_out_reg_0_/CK
[11/05 18:36:44    341s]           max path sink: IN_REG_data_out_reg_8_/CK
[11/05 18:36:44    341s]     Skew group summary after 'Wire Opt OverFix':
[11/05 18:36:44    341s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:44    341s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:44    341s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:44    341s]   Total capacitance is (rise=79.545fF fall=73.887fF), of which (rise=21.926fF fall=21.926fF) is wire, and (rise=57.620fF fall=51.961fF) is gate.
[11/05 18:36:44    341s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:44    341s]   Stage::Updating netlist...
[11/05 18:36:44    341s]   Reset timing graph...
[11/05 18:36:44    341s] Ignoring AAE DB Resetting ...
[11/05 18:36:44    341s]   Reset timing graph done.
[11/05 18:36:44    341s]   Setting non-default rules before calling refine place.
[11/05 18:36:44    341s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:1269.1M
[11/05 18:36:44    341s]   Leaving CCOpt scope - ClockRefiner...
[11/05 18:36:44    341s]   Assigned high priority to 0 instances.
[11/05 18:36:44    341s]   Performing Clock Only Refine Place.
[11/05 18:36:44    341s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/05 18:36:44    341s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1269.1M
[11/05 18:36:44    341s] z: 2, totalTracks: 1
[11/05 18:36:44    341s] z: 4, totalTracks: 1
[11/05 18:36:44    341s] z: 6, totalTracks: 1
[11/05 18:36:44    341s] z: 8, totalTracks: 1
[11/05 18:36:44    341s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:44    341s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF:       Starting CMU at level 4, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1269.1M
[11/05 18:36:44    341s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1269.1MB).
[11/05 18:36:44    341s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.014, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1269.1M
[11/05 18:36:44    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.5
[11/05 18:36:44    341s] OPERPROF: Starting RefinePlace at level 1, MEM:1269.1M
[11/05 18:36:44    341s] *** Starting refinePlace (0:05:41 mem=1269.1M) ***
[11/05 18:36:44    341s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:36:44    341s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:44    341s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1269.1M
[11/05 18:36:44    341s] Starting refinePlace ...
[11/05 18:36:44    341s] One DDP V2 for no tweak run.
[11/05 18:36:44    341s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:36:44    341s]    Spread Effort: high, standalone mode, useDDP on.
[11/05 18:36:44    341s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1269.1MB) @(0:05:41 - 0:05:42).
[11/05 18:36:44    341s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:44    341s] wireLenOptFixPriorityInst 59 inst fixed
[11/05 18:36:44    341s] 
[11/05 18:36:44    341s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:36:44    341s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:44    341s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1269.1MB) @(0:05:42 - 0:05:42).
[11/05 18:36:44    341s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:44    341s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1269.1MB
[11/05 18:36:44    341s] Statistics of distance of Instance movement in refine placement:
[11/05 18:36:44    341s]   maximum (X+Y) =         0.00 um
[11/05 18:36:44    341s]   mean    (X+Y) =         0.00 um
[11/05 18:36:44    341s] Summary Report:
[11/05 18:36:44    341s] Instances move: 0 (out of 984 movable)
[11/05 18:36:44    341s] Instances flipped: 0
[11/05 18:36:44    341s] Mean displacement: 0.00 um
[11/05 18:36:44    341s] Max displacement: 0.00 um 
[11/05 18:36:44    341s] Total instances moved : 0
[11/05 18:36:44    341s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.055, MEM:1269.1M
[11/05 18:36:44    341s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:36:44    341s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1269.1MB
[11/05 18:36:44    341s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1269.1MB) @(0:05:41 - 0:05:42).
[11/05 18:36:44    341s] *** Finished refinePlace (0:05:42 mem=1269.1M) ***
[11/05 18:36:44    341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.5
[11/05 18:36:44    341s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.064, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1269.1M
[11/05 18:36:44    341s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:1269.1M
[11/05 18:36:44    341s]   ClockRefiner summary
[11/05 18:36:44    341s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59).
[11/05 18:36:44    341s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/05 18:36:44    341s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59).
[11/05 18:36:44    341s]   Revert refine place priority changes on 0 instances.
[11/05 18:36:44    341s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:44    341s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:44    341s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/05 18:36:44    341s]   CCOpt::Phase::eGRPC...
[11/05 18:36:44    341s]   eGR Post Conditioning loop iteration 0...
[11/05 18:36:44    341s]     Clock implementation routing...
[11/05 18:36:44    341s]       Leaving CCOpt scope - Routing Tools...
[11/05 18:36:44    341s] Net route status summary:
[11/05 18:36:44    341s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:44    341s]   Non-clock:  1187 (unrouted=61, trialRouted=1126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:44    341s]       Routing using eGR only...
[11/05 18:36:44    341s]         Early Global Route - eGR only step...
[11/05 18:36:44    341s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[11/05 18:36:44    341s] (ccopt eGR): Start to route 1 all nets
[11/05 18:36:44    341s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Import and model ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Create place DB ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Import place data ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read instances and placement ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read nets ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Create route DB ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       == Non-default Options ==
[11/05 18:36:44    341s] (I)       Clean congestion better                            : true
[11/05 18:36:44    341s] (I)       Estimate vias on DPT layer                         : true
[11/05 18:36:44    341s] (I)       Clean congestion layer assignment rounds           : 3
[11/05 18:36:44    341s] (I)       Layer constraints as soft constraints              : true
[11/05 18:36:44    341s] (I)       Soft top layer                                     : true
[11/05 18:36:44    341s] (I)       Skip prospective layer relax nets                  : true
[11/05 18:36:44    341s] (I)       Better NDR handling                                : true
[11/05 18:36:44    341s] (I)       Improved NDR modeling in LA                        : true
[11/05 18:36:44    341s] (I)       Routing cost fix for NDR handling                  : true
[11/05 18:36:44    341s] (I)       Update initial WL after Phase 1a                   : true
[11/05 18:36:44    341s] (I)       Block tracks for preroutes                         : true
[11/05 18:36:44    341s] (I)       Assign IRoute by net group key                     : true
[11/05 18:36:44    341s] (I)       Block unroutable channels                          : true
[11/05 18:36:44    341s] (I)       Block unroutable channel fix                       : true
[11/05 18:36:44    341s] (I)       Block unroutable channels 3D                       : true
[11/05 18:36:44    341s] (I)       Bound layer relaxed segment wl                     : true
[11/05 18:36:44    341s] (I)       Bound layer relaxed segment wl fix                 : true
[11/05 18:36:44    341s] (I)       Blocked pin reach length threshold                 : 2
[11/05 18:36:44    341s] (I)       Check blockage within NDR space in TA              : true
[11/05 18:36:44    341s] (I)       Handle EOL spacing                                 : true
[11/05 18:36:44    341s] (I)       Merge PG vias by gap                               : true
[11/05 18:36:44    341s] (I)       Maximum routing layer                              : 10
[11/05 18:36:44    341s] (I)       Route selected nets only                           : true
[11/05 18:36:44    341s] (I)       Refine MST                                         : true
[11/05 18:36:44    341s] (I)       Honor PRL                                          : true
[11/05 18:36:44    341s] (I)       Strong congestion aware                            : true
[11/05 18:36:44    341s] (I)       Improved initial location for IRoutes              : true
[11/05 18:36:44    341s] (I)       Multi panel TA                                     : true
[11/05 18:36:44    341s] (I)       Penalize wire overlap                              : true
[11/05 18:36:44    341s] (I)       Expand small instance blockage                     : true
[11/05 18:36:44    341s] (I)       Reduce via in TA                                   : true
[11/05 18:36:44    341s] (I)       SS-aware routing                                   : true
[11/05 18:36:44    341s] (I)       Improve tree edge sharing                          : true
[11/05 18:36:44    341s] (I)       Improve 2D via estimation                          : true
[11/05 18:36:44    341s] (I)       Refine Steiner tree                                : true
[11/05 18:36:44    341s] (I)       Build spine tree                                   : true
[11/05 18:36:44    341s] (I)       Model pass through capacity                        : true
[11/05 18:36:44    341s] (I)       Extend blockages by a half GCell                   : true
[11/05 18:36:44    341s] (I)       Consider pin shapes                                : true
[11/05 18:36:44    341s] (I)       Consider pin shapes for all nodes                  : true
[11/05 18:36:44    341s] (I)       Consider NR APA                                    : true
[11/05 18:36:44    341s] (I)       Consider IO pin shape                              : true
[11/05 18:36:44    341s] (I)       Fix pin connection bug                             : true
[11/05 18:36:44    341s] (I)       Consider layer RC for local wires                  : true
[11/05 18:36:44    341s] (I)       LA-aware pin escape length                         : 2
[11/05 18:36:44    341s] (I)       Split for must join                                : true
[11/05 18:36:44    341s] (I)       Number of threads                                  : 1
[11/05 18:36:44    341s] (I)       Routing effort level                               : 10000
[11/05 18:36:44    341s] (I)       Special modeling for N7                            : 0
[11/05 18:36:44    341s] (I)       Special modeling for N6                            : 0
[11/05 18:36:44    341s] (I)       Special modeling for N3                            : 0
[11/05 18:36:44    341s] (I)       Special modeling for N5 v6                         : 0
[11/05 18:36:44    341s] (I)       Special modeling for N5PPv2                        : 0
[11/05 18:36:44    341s] (I)       Special settings for S3                            : 0
[11/05 18:36:44    341s] (I)       Special settings for S4                            : 0
[11/05 18:36:44    341s] (I)       Special settings for S5 v2                         : 0
[11/05 18:36:44    341s] (I)       Special settings for S7                            : 0
[11/05 18:36:44    341s] (I)       Special settings for S8                            : 0
[11/05 18:36:44    341s] (I)       Prefer layer length threshold                      : 8
[11/05 18:36:44    341s] (I)       Overflow penalty cost                              : 10
[11/05 18:36:44    341s] (I)       A-star cost                                        : 0.300000
[11/05 18:36:44    341s] (I)       Misalignment cost                                  : 10.000000
[11/05 18:36:44    341s] (I)       Threshold for short IRoute                         : 6
[11/05 18:36:44    341s] (I)       Via cost during post routing                       : 1.000000
[11/05 18:36:44    341s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/05 18:36:44    341s] (I)       Source-to-sink ratio                               : 0.300000
[11/05 18:36:44    341s] (I)       Scenic ratio bound                                 : 3.000000
[11/05 18:36:44    341s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/05 18:36:44    341s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/05 18:36:44    341s] (I)       PG-aware similar topology routing                  : true
[11/05 18:36:44    341s] (I)       Maze routing via cost fix                          : true
[11/05 18:36:44    341s] (I)       Apply PRL on PG terms                              : true
[11/05 18:36:44    341s] (I)       Apply PRL on obs objects                           : true
[11/05 18:36:44    341s] (I)       Handle range-type spacing rules                    : true
[11/05 18:36:44    341s] (I)       PG gap threshold multiplier                        : 10.000000
[11/05 18:36:44    341s] (I)       Parallel spacing query fix                         : true
[11/05 18:36:44    341s] (I)       Force source to root IR                            : true
[11/05 18:36:44    341s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/05 18:36:44    341s] (I)       Do not relax to DPT layer                          : true
[11/05 18:36:44    341s] (I)       No DPT in post routing                             : true
[11/05 18:36:44    341s] (I)       Modeling PG via merging fix                        : true
[11/05 18:36:44    341s] (I)       Shield aware TA                                    : true
[11/05 18:36:44    341s] (I)       Strong shield aware TA                             : true
[11/05 18:36:44    341s] (I)       Overflow calculation fix in LA                     : true
[11/05 18:36:44    341s] (I)       Post routing fix                                   : true
[11/05 18:36:44    341s] (I)       Strong post routing                                : true
[11/05 18:36:44    341s] (I)       NDR via pillar fix                                 : true
[11/05 18:36:44    341s] (I)       Violation on path threshold                        : 1
[11/05 18:36:44    341s] (I)       Pass through capacity modeling                     : true
[11/05 18:36:44    341s] (I)       Select the non-relaxed segments in post routing stage : true
[11/05 18:36:44    341s] (I)       Method to set GCell size                           : row
[11/05 18:36:44    341s] (I)       Avoid high resistance layers                       : true
[11/05 18:36:44    341s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:36:44    341s] (I)       Started Import route data ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Use row-based GCell size
[11/05 18:36:44    341s] (I)       Use row-based GCell align
[11/05 18:36:44    341s] (I)       GCell unit size   : 2800
[11/05 18:36:44    341s] (I)       GCell multiplier  : 1
[11/05 18:36:44    341s] (I)       GCell row height  : 2800
[11/05 18:36:44    341s] (I)       Actual row height : 2800
[11/05 18:36:44    341s] (I)       GCell align ref   : 10260 10080
[11/05 18:36:44    341s] [NR-eGR] Track table information for default rule: 
[11/05 18:36:44    341s] [NR-eGR] metal1 has no routable track
[11/05 18:36:44    341s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:36:44    341s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:36:44    341s] (I)       ===========================================================================
[11/05 18:36:44    341s] (I)       == Report All Rule Vias ==
[11/05 18:36:44    341s] (I)       ===========================================================================
[11/05 18:36:44    341s] (I)        Via Rule : (Default)
[11/05 18:36:44    341s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:36:44    341s] (I)       ---------------------------------------------------------------------------
[11/05 18:36:44    341s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:36:44    341s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:36:44    341s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:36:44    341s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:36:44    341s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:36:44    341s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:36:44    341s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:36:44    341s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:36:44    341s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:36:44    341s] (I)       ===========================================================================
[11/05 18:36:44    341s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read routing blockages ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read instance blockages ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read PG blockages ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] [NR-eGR] Read 288 PG shapes
[11/05 18:36:44    341s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read boundary cut boxes ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:36:44    341s] [NR-eGR] #Instance Blockages : 0
[11/05 18:36:44    341s] [NR-eGR] #PG Blockages       : 288
[11/05 18:36:44    341s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:36:44    341s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:36:44    341s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read blackboxes ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:36:44    341s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read prerouted ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:36:44    341s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read unlegalized nets ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read nets ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=1126
[11/05 18:36:44    341s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] [NR-eGR] Connected 0 must-join pins/ports
[11/05 18:36:44    341s] (I)       Started Set up via pillars ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       early_global_route_priority property id does not exist.
[11/05 18:36:44    341s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Model blockages into capacity
[11/05 18:36:44    341s] (I)       Read Num Blocks=288  Num Prerouted Wires=0  Num CS=0
[11/05 18:36:44    341s] (I)       Started Initialize 3D capacity ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Layer 1 (V) : #blockages 288 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:44    341s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       -- layer congestion ratio --
[11/05 18:36:44    341s] (I)       Layer 1 : 0.100000
[11/05 18:36:44    341s] (I)       Layer 2 : 0.700000
[11/05 18:36:44    341s] (I)       Layer 3 : 0.700000
[11/05 18:36:44    341s] (I)       Layer 4 : 1.000000
[11/05 18:36:44    341s] (I)       Layer 5 : 1.000000
[11/05 18:36:44    341s] (I)       Layer 6 : 1.000000
[11/05 18:36:44    341s] (I)       Layer 7 : 1.000000
[11/05 18:36:44    341s] (I)       Layer 8 : 1.000000
[11/05 18:36:44    341s] (I)       Layer 9 : 1.000000
[11/05 18:36:44    341s] (I)       Layer 10 : 1.000000
[11/05 18:36:44    341s] (I)       ----------------------------
[11/05 18:36:44    341s] (I)       Started Move terms for access ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Moved 0 terms for better access 
[11/05 18:36:44    341s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Number of ignored nets                =      0
[11/05 18:36:44    341s] (I)       Number of connected nets              =      0
[11/05 18:36:44    341s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:36:44    341s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:36:44    341s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:36:44    341s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:36:44    341s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:36:44    341s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:36:44    341s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:36:44    341s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:36:44    341s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:36:44    341s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Read aux data ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Others data preparation ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[11/05 18:36:44    341s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Create route kernel ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Ndr track 0 does not exist
[11/05 18:36:44    341s] (I)       Ndr track 0 does not exist
[11/05 18:36:44    341s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:36:44    341s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:36:44    341s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:36:44    341s] (I)       Site width          :   380  (dbu)
[11/05 18:36:44    341s] (I)       Row height          :  2800  (dbu)
[11/05 18:36:44    341s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:36:44    341s] (I)       GCell width         :  2800  (dbu)
[11/05 18:36:44    341s] (I)       GCell height        :  2800  (dbu)
[11/05 18:36:44    341s] (I)       Grid                :    47    46    10
[11/05 18:36:44    341s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:36:44    341s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:36:44    341s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:36:44    341s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:44    341s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:44    341s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:36:44    341s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:36:44    341s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:36:44    341s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:36:44    341s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:36:44    341s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:36:44    341s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:36:44    341s] (I)       --------------------------------------------------------
[11/05 18:36:44    341s] 
[11/05 18:36:44    341s] [NR-eGR] ============ Routing rule table ============
[11/05 18:36:44    341s] [NR-eGR] Rule id: 0  Nets: 0 
[11/05 18:36:44    341s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:36:44    341s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:36:44    341s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:44    341s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:44    341s] [NR-eGR] Rule id: 1  Nets: 1 
[11/05 18:36:44    341s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/05 18:36:44    341s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[11/05 18:36:44    341s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[11/05 18:36:44    341s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:44    341s] [NR-eGR] ========================================
[11/05 18:36:44    341s] [NR-eGR] 
[11/05 18:36:44    341s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer2 : = 1490 / 15824 (9.42%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:36:44    341s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:36:44    341s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Reset routing kernel
[11/05 18:36:44    341s] (I)       Started Global Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Initialization ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       totalPins=60  totalGlobalPin=60 (100.00%)
[11/05 18:36:44    341s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Net group 1 ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Generate topology ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       total 2D Cap : 32432 = (21714 H, 10718 V)
[11/05 18:36:44    341s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1a Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1a ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Pattern routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1b Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1b ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1c Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1c ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1d Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1d ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1e Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1e ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Route legalization ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1f Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1f ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1g Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1g ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:44    341s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1h Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1h ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Net group 2 ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Generate topology ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       total 2D Cap : 53960 = (32524 H, 21436 V)
[11/05 18:36:44    341s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1a Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1a ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Pattern routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1b Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1b ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1c Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1c ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1d Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1d ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1e Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1e ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Route legalization ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1f Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1f ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1g Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1g ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:44    341s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1h Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1h ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Net group 3 ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Generate topology ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       total 2D Cap : 61074 = (36096 H, 24978 V)
[11/05 18:36:44    341s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1a Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1a ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Pattern routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1b Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1b ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1c Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1c ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1d Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1d ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1e Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1e ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Route legalization ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1f Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1f ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1g Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1g ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:44    341s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1h Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1h ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Net group 4 ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Generate topology ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       total 2D Cap : 64655 = (37929 H, 26726 V)
[11/05 18:36:44    341s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1a Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1a ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Pattern routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1b Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1b ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1c Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1c ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1d Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1d ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1e Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1e ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Route legalization ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:44    341s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1f Route ============
[11/05 18:36:44    341s] (I)       Started Phase 1f ( Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:44    341s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:44    341s] (I)       
[11/05 18:36:44    341s] (I)       ============  Phase 1g Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1g ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    341s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:45    341s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1h Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1h ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    341s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Net group 5 ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Generate topology ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       total 2D Cap : 78989 = (37929 H, 41060 V)
[11/05 18:36:45    341s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1a Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1a ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Pattern routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] (I)       Started Add via demand to 2D ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1b Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1b ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.060000e+02um
[11/05 18:36:45    341s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1c Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1c ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1d Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1d ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1e Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1e ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Route legalization ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.060000e+02um
[11/05 18:36:45    341s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1f Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1f ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1g Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1g ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] (I)       ============  Phase 1h Route ============
[11/05 18:36:45    341s] (I)       Started Phase 1h ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Post Routing ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    341s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Layer assignment (1T) ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Net group 5 ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       
[11/05 18:36:45    341s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:36:45    341s] [NR-eGR]                        OverCon            
[11/05 18:36:45    341s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:36:45    341s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:36:45    341s] [NR-eGR] ----------------------------------------------
[11/05 18:36:45    341s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR] ----------------------------------------------
[11/05 18:36:45    341s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    341s] [NR-eGR] 
[11/05 18:36:45    341s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Export 3D cong map ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       total 2D Cap : 78989 = (37929 H, 41060 V)
[11/05 18:36:45    341s] (I)       Started Export 2D cong map ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:36:45    341s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:36:45    341s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Free existing wires ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       ============= Track Assignment ============
[11/05 18:36:45    341s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Track Assignment ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:36:45    341s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Run single-thread track assignment
[11/05 18:36:45    341s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Export ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Started Export DB wires ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Started Export all nets ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Started Set wire vias ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    341s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3599
[11/05 18:36:45    341s] [NR-eGR] metal2  (2V) length: 2.517885e+03um, number of vias: 4286
[11/05 18:36:45    341s] [NR-eGR] metal3  (3H) length: 3.577230e+03um, number of vias: 1293
[11/05 18:36:45    341s] [NR-eGR] metal4  (4V) length: 1.840995e+03um, number of vias: 69
[11/05 18:36:45    341s] [NR-eGR] metal5  (5H) length: 1.889300e+02um, number of vias: 50
[11/05 18:36:45    341s] [NR-eGR] metal6  (6V) length: 1.734950e+02um, number of vias: 3
[11/05 18:36:45    341s] [NR-eGR] metal7  (7H) length: 1.025000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] Total length: 8.299560e+03um, number of vias: 9300
[11/05 18:36:45    341s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    341s] [NR-eGR] Total eGR-routed clock nets wire length: 2.201750e+02um 
[11/05 18:36:45    341s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    341s] [NR-eGR] Report for selected net(s) only.
[11/05 18:36:45    341s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 59
[11/05 18:36:45    341s] [NR-eGR] metal2  (2V) length: 4.889000e+01um, number of vias: 62
[11/05 18:36:45    341s] [NR-eGR] metal3  (3H) length: 1.092650e+02um, number of vias: 34
[11/05 18:36:45    341s] [NR-eGR] metal4  (4V) length: 6.202000e+01um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    341s] [NR-eGR] Total length: 2.201750e+02um, number of vias: 155
[11/05 18:36:45    341s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    341s] [NR-eGR] Total routed clock nets wire length: 2.201750e+02um, number of vias: 155
[11/05 18:36:45    341s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    341s] (I)       Started Update net boxes ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Update timing ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Started Postprocess design ( Curr Mem: 1269.14 MB )
[11/05 18:36:45    341s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.14 MB )
[11/05 18:36:45    341s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.17 sec, Curr Mem: 1228.14 MB )
[11/05 18:36:45    341s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.3)
[11/05 18:36:45    341s] Set FIXED routing status on 1 net(s)
[11/05 18:36:45    341s]       Routing using eGR only done.
[11/05 18:36:45    341s] Net route status summary:
[11/05 18:36:45    341s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:45    341s]   Non-clock:  1187 (unrouted=61, trialRouted=1126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:45    341s] 
[11/05 18:36:45    341s] CCOPT: Done with clock implementation routing.
[11/05 18:36:45    341s] 
[11/05 18:36:45    341s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.3)
[11/05 18:36:45    341s]     Clock implementation routing done.
[11/05 18:36:45    341s]     Leaving CCOpt scope - extractRC...
[11/05 18:36:45    341s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/05 18:36:45    341s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:36:45    341s] PreRoute RC Extraction called for design IIR.
[11/05 18:36:45    341s] RC Extraction called in multi-corner(1) mode.
[11/05 18:36:45    341s] RCMode: PreRoute
[11/05 18:36:45    341s]       RC Corner Indexes            0   
[11/05 18:36:45    341s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:36:45    341s] Resistance Scaling Factor    : 1.00000 
[11/05 18:36:45    341s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:36:45    341s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:36:45    341s] Shrink Factor                : 1.00000
[11/05 18:36:45    341s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:36:45    341s] Using capacitance table file ...
[11/05 18:36:45    341s] LayerId::1 widthSet size::4
[11/05 18:36:45    341s] LayerId::2 widthSet size::4
[11/05 18:36:45    341s] LayerId::3 widthSet size::4
[11/05 18:36:45    341s] LayerId::4 widthSet size::4
[11/05 18:36:45    341s] LayerId::5 widthSet size::4
[11/05 18:36:45    341s] LayerId::6 widthSet size::4
[11/05 18:36:45    341s] LayerId::7 widthSet size::4
[11/05 18:36:45    341s] LayerId::8 widthSet size::4
[11/05 18:36:45    341s] LayerId::9 widthSet size::4
[11/05 18:36:45    341s] LayerId::10 widthSet size::3
[11/05 18:36:45    341s] Updating RC grid for preRoute extraction ...
[11/05 18:36:45    341s] Initializing multi-corner capacitance tables ... 
[11/05 18:36:45    342s] Initializing multi-corner resistance tables ...
[11/05 18:36:45    342s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:45    342s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:45    342s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.253057 ; uaWl: 1.000000 ; uaWlH: 0.265172 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:36:45    342s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1228.145M)
[11/05 18:36:45    342s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/05 18:36:45    342s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/05 18:36:45    342s] OPERPROF: Starting DPlace-Init at level 1, MEM:1228.1M
[11/05 18:36:45    342s] z: 2, totalTracks: 1
[11/05 18:36:45    342s] z: 4, totalTracks: 1
[11/05 18:36:45    342s] z: 6, totalTracks: 1
[11/05 18:36:45    342s] z: 8, totalTracks: 1
[11/05 18:36:45    342s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:45    342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1228.1M
[11/05 18:36:45    342s] OPERPROF:     Starting CMU at level 3, MEM:1228.1M
[11/05 18:36:45    342s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1228.1M
[11/05 18:36:45    342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1228.1M
[11/05 18:36:45    342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1228.1MB).
[11/05 18:36:45    342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1228.1M
[11/05 18:36:45    342s]     Calling post conditioning for eGRPC...
[11/05 18:36:45    342s]       eGRPC...
[11/05 18:36:45    342s]         eGRPC active optimizations:
[11/05 18:36:45    342s]          - Move Down
[11/05 18:36:45    342s]          - Downsizing before DRV sizing
[11/05 18:36:45    342s]          - DRV fixing with cell sizing
[11/05 18:36:45    342s]          - Move to fanout
[11/05 18:36:45    342s]          - Cloning
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         Currently running CTS, using active skew data
[11/05 18:36:45    342s]         Reset bufferability constraints...
[11/05 18:36:45    342s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/05 18:36:45    342s]         Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:36:45    342s] End AAE Lib Interpolated Model. (MEM=1228.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:45    342s]         Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]         Clock DAG stats eGRPC initial state:
[11/05 18:36:45    342s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:45    342s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:45    342s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:45    342s]           sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:45    342s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.926fF, total=21.926fF
[11/05 18:36:45    342s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=220.175um, total=220.175um
[11/05 18:36:45    342s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:45    342s]         Clock DAG net violations eGRPC initial state: none
[11/05 18:36:45    342s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/05 18:36:45    342s]           Leaf : target=0.080ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:45    342s]         Primary reporting skew groups eGRPC initial state:
[11/05 18:36:45    342s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]               min path sink: A1_IN_REG_data_out_reg_0_/CK
[11/05 18:36:45    342s]               max path sink: IN_REG_data_out_reg_8_/CK
[11/05 18:36:45    342s]         Skew group summary eGRPC initial state:
[11/05 18:36:45    342s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]         eGRPC Moving buffers...
[11/05 18:36:45    342s]           Violation analysis...
[11/05 18:36:45    342s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/05 18:36:45    342s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:45    342s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:45    342s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:45    342s]             sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:45    342s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.926fF, total=21.926fF
[11/05 18:36:45    342s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=220.175um, total=220.175um
[11/05 18:36:45    342s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:45    342s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/05 18:36:45    342s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/05 18:36:45    342s]             Leaf : target=0.080ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:45    342s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/05 18:36:45    342s]             skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]                 min path sink: A1_IN_REG_data_out_reg_0_/CK
[11/05 18:36:45    342s]                 max path sink: IN_REG_data_out_reg_8_/CK
[11/05 18:36:45    342s]           Skew group summary after 'eGRPC Moving buffers':
[11/05 18:36:45    342s]             skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:45    342s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/05 18:36:45    342s]           Artificially removing long paths...
[11/05 18:36:45    342s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:45    342s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]           Modifying slew-target multiplier from 1 to 0.9
[11/05 18:36:45    342s]           Downsizing prefiltering...
[11/05 18:36:45    342s]           Downsizing prefiltering done.
[11/05 18:36:45    342s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:45    342s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[11/05 18:36:45    342s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/05 18:36:45    342s]           Reverting slew-target multiplier from 0.9 to 1
[11/05 18:36:45    342s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/05 18:36:45    342s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:45    342s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:45    342s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:45    342s]             sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:45    342s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.926fF, total=21.926fF
[11/05 18:36:45    342s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=220.175um, total=220.175um
[11/05 18:36:45    342s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:45    342s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/05 18:36:45    342s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/05 18:36:45    342s]             Leaf : target=0.080ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:45    342s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/05 18:36:45    342s]             skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]                 min path sink: A1_IN_REG_data_out_reg_0_/CK
[11/05 18:36:45    342s]                 max path sink: IN_REG_data_out_reg_8_/CK
[11/05 18:36:45    342s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/05 18:36:45    342s]             skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:45    342s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]         eGRPC Fixing DRVs...
[11/05 18:36:45    342s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:45    342s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/05 18:36:45    342s]           
[11/05 18:36:45    342s]           PRO Statistics: Fix DRVs (cell sizing):
[11/05 18:36:45    342s]           =======================================
[11/05 18:36:45    342s]           
[11/05 18:36:45    342s]           Cell changes by Net Type:
[11/05 18:36:45    342s]           
[11/05 18:36:45    342s]           -------------------------------------------------------------------------------------------------
[11/05 18:36:45    342s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/05 18:36:45    342s]           -------------------------------------------------------------------------------------------------
[11/05 18:36:45    342s]           top                0            0           0            0                    0                0
[11/05 18:36:45    342s]           trunk              0            0           0            0                    0                0
[11/05 18:36:45    342s]           leaf               0            0           0            0                    0                0
[11/05 18:36:45    342s]           -------------------------------------------------------------------------------------------------
[11/05 18:36:45    342s]           Total              0            0           0            0                    0                0
[11/05 18:36:45    342s]           -------------------------------------------------------------------------------------------------
[11/05 18:36:45    342s]           
[11/05 18:36:45    342s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/05 18:36:45    342s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/05 18:36:45    342s]           
[11/05 18:36:45    342s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/05 18:36:45    342s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:45    342s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:45    342s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:45    342s]             sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:45    342s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.926fF, total=21.926fF
[11/05 18:36:45    342s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=220.175um, total=220.175um
[11/05 18:36:45    342s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:45    342s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/05 18:36:45    342s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/05 18:36:45    342s]             Leaf : target=0.080ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:45    342s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/05 18:36:45    342s]             skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]                 min path sink: A1_IN_REG_data_out_reg_0_/CK
[11/05 18:36:45    342s]                 max path sink: IN_REG_data_out_reg_8_/CK
[11/05 18:36:45    342s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/05 18:36:45    342s]             skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:45    342s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         Slew Diagnostics: After DRV fixing
[11/05 18:36:45    342s]         ==================================
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         Global Causes:
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         -------------------------------------
[11/05 18:36:45    342s]         Cause
[11/05 18:36:45    342s]         -------------------------------------
[11/05 18:36:45    342s]         DRV fixing with buffering is disabled
[11/05 18:36:45    342s]         -------------------------------------
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         Top 5 overslews:
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         ---------------------------------
[11/05 18:36:45    342s]         Overslew    Causes    Driving Pin
[11/05 18:36:45    342s]         ---------------------------------
[11/05 18:36:45    342s]           (empty table)
[11/05 18:36:45    342s]         ---------------------------------
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         -------------------
[11/05 18:36:45    342s]         Cause    Occurences
[11/05 18:36:45    342s]         -------------------
[11/05 18:36:45    342s]           (empty table)
[11/05 18:36:45    342s]         -------------------
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         -------------------
[11/05 18:36:45    342s]         Cause    Occurences
[11/05 18:36:45    342s]         -------------------
[11/05 18:36:45    342s]           (empty table)
[11/05 18:36:45    342s]         -------------------
[11/05 18:36:45    342s]         
[11/05 18:36:45    342s]         Reconnecting optimized routes...
[11/05 18:36:45    342s]         Reset timing graph...
[11/05 18:36:45    342s] Ignoring AAE DB Resetting ...
[11/05 18:36:45    342s]         Reset timing graph done.
[11/05 18:36:45    342s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]         Violation analysis...
[11/05 18:36:45    342s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:45    342s]         Clock instances to consider for cloning: 0
[11/05 18:36:45    342s]         Reset timing graph...
[11/05 18:36:45    342s] Ignoring AAE DB Resetting ...
[11/05 18:36:45    342s]         Reset timing graph done.
[11/05 18:36:45    342s]         Set dirty flag on 0 instances, 0 nets
[11/05 18:36:45    342s]         Clock DAG stats before routing clock trees:
[11/05 18:36:45    342s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:45    342s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:45    342s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:45    342s]           sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:45    342s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.926fF, total=21.926fF
[11/05 18:36:45    342s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=220.175um, total=220.175um
[11/05 18:36:45    342s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:45    342s]         Clock DAG net violations before routing clock trees: none
[11/05 18:36:45    342s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/05 18:36:45    342s]           Leaf : target=0.080ns count=1 avg=0.006ns sd=0.000ns min=0.006ns max=0.006ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:45    342s]         Primary reporting skew groups before routing clock trees:
[11/05 18:36:45    342s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]               min path sink: A1_IN_REG_data_out_reg_0_/CK
[11/05 18:36:45    342s]               max path sink: IN_REG_data_out_reg_8_/CK
[11/05 18:36:45    342s]         Skew group summary before routing clock trees:
[11/05 18:36:45    342s]           skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.004, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:45    342s]       eGRPC done.
[11/05 18:36:45    342s]     Calling post conditioning for eGRPC done.
[11/05 18:36:45    342s]   eGR Post Conditioning loop iteration 0 done.
[11/05 18:36:45    342s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/05 18:36:45    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1266.3M
[11/05 18:36:45    342s]   Leaving CCOpt scope - ClockRefiner...
[11/05 18:36:45    342s]   Assigned high priority to 0 instances.
[11/05 18:36:45    342s]   Performing Single Pass Refine Place.
[11/05 18:36:45    342s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/05 18:36:45    342s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1266.3M
[11/05 18:36:45    342s] z: 2, totalTracks: 1
[11/05 18:36:45    342s] z: 4, totalTracks: 1
[11/05 18:36:45    342s] z: 6, totalTracks: 1
[11/05 18:36:45    342s] z: 8, totalTracks: 1
[11/05 18:36:45    342s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:45    342s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF:       Starting CMU at level 4, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1266.3M
[11/05 18:36:45    342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1266.3MB).
[11/05 18:36:45    342s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1266.3M
[11/05 18:36:45    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.6
[11/05 18:36:45    342s] OPERPROF: Starting RefinePlace at level 1, MEM:1266.3M
[11/05 18:36:45    342s] *** Starting refinePlace (0:05:42 mem=1266.3M) ***
[11/05 18:36:45    342s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:36:45    342s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:45    342s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1266.3M
[11/05 18:36:45    342s] Starting refinePlace ...
[11/05 18:36:45    342s] One DDP V2 for no tweak run.
[11/05 18:36:45    342s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:36:45    342s]    Spread Effort: high, standalone mode, useDDP on.
[11/05 18:36:45    342s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1266.3MB) @(0:05:42 - 0:05:42).
[11/05 18:36:45    342s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:45    342s] wireLenOptFixPriorityInst 59 inst fixed
[11/05 18:36:45    342s] 
[11/05 18:36:45    342s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:36:45    342s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:45    342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1266.3MB) @(0:05:42 - 0:05:42).
[11/05 18:36:45    342s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:36:45    342s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1266.3MB
[11/05 18:36:45    342s] Statistics of distance of Instance movement in refine placement:
[11/05 18:36:45    342s]   maximum (X+Y) =         0.00 um
[11/05 18:36:45    342s]   mean    (X+Y) =         0.00 um
[11/05 18:36:45    342s] Summary Report:
[11/05 18:36:45    342s] Instances move: 0 (out of 984 movable)
[11/05 18:36:45    342s] Instances flipped: 0
[11/05 18:36:45    342s] Mean displacement: 0.00 um
[11/05 18:36:45    342s] Max displacement: 0.00 um 
[11/05 18:36:45    342s] Total instances moved : 0
[11/05 18:36:45    342s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.057, MEM:1266.3M
[11/05 18:36:45    342s] Total net bbox length = 6.775e+03 (3.116e+03 3.660e+03) (ext = 6.557e+02)
[11/05 18:36:45    342s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1266.3MB
[11/05 18:36:45    342s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1266.3MB) @(0:05:42 - 0:05:42).
[11/05 18:36:45    342s] *** Finished refinePlace (0:05:42 mem=1266.3M) ***
[11/05 18:36:45    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.6
[11/05 18:36:45    342s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.065, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1266.3M
[11/05 18:36:45    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1266.3M
[11/05 18:36:45    342s]   ClockRefiner summary
[11/05 18:36:45    342s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59).
[11/05 18:36:45    342s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/05 18:36:45    342s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 59).
[11/05 18:36:45    342s]   Revert refine place priority changes on 0 instances.
[11/05 18:36:45    342s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:36:45    342s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/05 18:36:45    342s]   CCOpt::Phase::Routing...
[11/05 18:36:45    342s]   Clock implementation routing...
[11/05 18:36:45    342s]     Leaving CCOpt scope - Routing Tools...
[11/05 18:36:45    342s] Net route status summary:
[11/05 18:36:45    342s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:45    342s]   Non-clock:  1187 (unrouted=61, trialRouted=1126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:45    342s]     Routing using eGR in eGR->NR Step...
[11/05 18:36:45    342s]       Early Global Route - eGR->NR step...
[11/05 18:36:45    342s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[11/05 18:36:45    342s] (ccopt eGR): Start to route 1 all nets
[11/05 18:36:45    342s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Import and model ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Create place DB ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Import place data ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read instances and placement ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read nets ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Create route DB ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       == Non-default Options ==
[11/05 18:36:45    342s] (I)       Clean congestion better                            : true
[11/05 18:36:45    342s] (I)       Estimate vias on DPT layer                         : true
[11/05 18:36:45    342s] (I)       Clean congestion layer assignment rounds           : 3
[11/05 18:36:45    342s] (I)       Layer constraints as soft constraints              : true
[11/05 18:36:45    342s] (I)       Soft top layer                                     : true
[11/05 18:36:45    342s] (I)       Skip prospective layer relax nets                  : true
[11/05 18:36:45    342s] (I)       Better NDR handling                                : true
[11/05 18:36:45    342s] (I)       Improved NDR modeling in LA                        : true
[11/05 18:36:45    342s] (I)       Routing cost fix for NDR handling                  : true
[11/05 18:36:45    342s] (I)       Update initial WL after Phase 1a                   : true
[11/05 18:36:45    342s] (I)       Block tracks for preroutes                         : true
[11/05 18:36:45    342s] (I)       Assign IRoute by net group key                     : true
[11/05 18:36:45    342s] (I)       Block unroutable channels                          : true
[11/05 18:36:45    342s] (I)       Block unroutable channel fix                       : true
[11/05 18:36:45    342s] (I)       Block unroutable channels 3D                       : true
[11/05 18:36:45    342s] (I)       Bound layer relaxed segment wl                     : true
[11/05 18:36:45    342s] (I)       Bound layer relaxed segment wl fix                 : true
[11/05 18:36:45    342s] (I)       Blocked pin reach length threshold                 : 2
[11/05 18:36:45    342s] (I)       Check blockage within NDR space in TA              : true
[11/05 18:36:45    342s] (I)       Handle EOL spacing                                 : true
[11/05 18:36:45    342s] (I)       Merge PG vias by gap                               : true
[11/05 18:36:45    342s] (I)       Maximum routing layer                              : 10
[11/05 18:36:45    342s] (I)       Route selected nets only                           : true
[11/05 18:36:45    342s] (I)       Refine MST                                         : true
[11/05 18:36:45    342s] (I)       Honor PRL                                          : true
[11/05 18:36:45    342s] (I)       Strong congestion aware                            : true
[11/05 18:36:45    342s] (I)       Improved initial location for IRoutes              : true
[11/05 18:36:45    342s] (I)       Multi panel TA                                     : true
[11/05 18:36:45    342s] (I)       Penalize wire overlap                              : true
[11/05 18:36:45    342s] (I)       Expand small instance blockage                     : true
[11/05 18:36:45    342s] (I)       Reduce via in TA                                   : true
[11/05 18:36:45    342s] (I)       SS-aware routing                                   : true
[11/05 18:36:45    342s] (I)       Improve tree edge sharing                          : true
[11/05 18:36:45    342s] (I)       Improve 2D via estimation                          : true
[11/05 18:36:45    342s] (I)       Refine Steiner tree                                : true
[11/05 18:36:45    342s] (I)       Build spine tree                                   : true
[11/05 18:36:45    342s] (I)       Model pass through capacity                        : true
[11/05 18:36:45    342s] (I)       Extend blockages by a half GCell                   : true
[11/05 18:36:45    342s] (I)       Consider pin shapes                                : true
[11/05 18:36:45    342s] (I)       Consider pin shapes for all nodes                  : true
[11/05 18:36:45    342s] (I)       Consider NR APA                                    : true
[11/05 18:36:45    342s] (I)       Consider IO pin shape                              : true
[11/05 18:36:45    342s] (I)       Fix pin connection bug                             : true
[11/05 18:36:45    342s] (I)       Consider layer RC for local wires                  : true
[11/05 18:36:45    342s] (I)       LA-aware pin escape length                         : 2
[11/05 18:36:45    342s] (I)       Split for must join                                : true
[11/05 18:36:45    342s] (I)       Route guide main branches file                     : /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/.rgfHy7pOG.trunk.1
[11/05 18:36:45    342s] (I)       Route guide min downstream WL type                 : subtree
[11/05 18:36:45    342s] (I)       Number of threads                                  : 1
[11/05 18:36:45    342s] (I)       Routing effort level                               : 10000
[11/05 18:36:45    342s] (I)       Special modeling for N7                            : 0
[11/05 18:36:45    342s] (I)       Special modeling for N6                            : 0
[11/05 18:36:45    342s] (I)       Special modeling for N3                            : 0
[11/05 18:36:45    342s] (I)       Special modeling for N5 v6                         : 0
[11/05 18:36:45    342s] (I)       Special modeling for N5PPv2                        : 0
[11/05 18:36:45    342s] (I)       Special settings for S3                            : 0
[11/05 18:36:45    342s] (I)       Special settings for S4                            : 0
[11/05 18:36:45    342s] (I)       Special settings for S5 v2                         : 0
[11/05 18:36:45    342s] (I)       Special settings for S7                            : 0
[11/05 18:36:45    342s] (I)       Special settings for S8                            : 0
[11/05 18:36:45    342s] (I)       Prefer layer length threshold                      : 8
[11/05 18:36:45    342s] (I)       Overflow penalty cost                              : 10
[11/05 18:36:45    342s] (I)       A-star cost                                        : 0.300000
[11/05 18:36:45    342s] (I)       Misalignment cost                                  : 10.000000
[11/05 18:36:45    342s] (I)       Threshold for short IRoute                         : 6
[11/05 18:36:45    342s] (I)       Via cost during post routing                       : 1.000000
[11/05 18:36:45    342s] (I)       Layer congestion ratios                            : { { 1.0 } }
[11/05 18:36:45    342s] (I)       Source-to-sink ratio                               : 0.300000
[11/05 18:36:45    342s] (I)       Scenic ratio bound                                 : 3.000000
[11/05 18:36:45    342s] (I)       Segment layer relax scenic ratio                   : 1.250000
[11/05 18:36:45    342s] (I)       Source-sink aware LA ratio                         : 0.500000
[11/05 18:36:45    342s] (I)       PG-aware similar topology routing                  : true
[11/05 18:36:45    342s] (I)       Maze routing via cost fix                          : true
[11/05 18:36:45    342s] (I)       Apply PRL on PG terms                              : true
[11/05 18:36:45    342s] (I)       Apply PRL on obs objects                           : true
[11/05 18:36:45    342s] (I)       Handle range-type spacing rules                    : true
[11/05 18:36:45    342s] (I)       PG gap threshold multiplier                        : 10.000000
[11/05 18:36:45    342s] (I)       Parallel spacing query fix                         : true
[11/05 18:36:45    342s] (I)       Force source to root IR                            : true
[11/05 18:36:45    342s] (I)       Layer Weights                                      : L2:4 L3:2.5
[11/05 18:36:45    342s] (I)       Do not relax to DPT layer                          : true
[11/05 18:36:45    342s] (I)       No DPT in post routing                             : true
[11/05 18:36:45    342s] (I)       Modeling PG via merging fix                        : true
[11/05 18:36:45    342s] (I)       Shield aware TA                                    : true
[11/05 18:36:45    342s] (I)       Strong shield aware TA                             : true
[11/05 18:36:45    342s] (I)       Overflow calculation fix in LA                     : true
[11/05 18:36:45    342s] (I)       Post routing fix                                   : true
[11/05 18:36:45    342s] (I)       Strong post routing                                : true
[11/05 18:36:45    342s] (I)       NDR via pillar fix                                 : true
[11/05 18:36:45    342s] (I)       Violation on path threshold                        : 1
[11/05 18:36:45    342s] (I)       Pass through capacity modeling                     : true
[11/05 18:36:45    342s] (I)       Select the non-relaxed segments in post routing stage : true
[11/05 18:36:45    342s] (I)       Method to set GCell size                           : row
[11/05 18:36:45    342s] (I)       Avoid high resistance layers                       : true
[11/05 18:36:45    342s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:36:45    342s] (I)       Started Import route data ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Use row-based GCell size
[11/05 18:36:45    342s] (I)       Use row-based GCell align
[11/05 18:36:45    342s] (I)       GCell unit size   : 2800
[11/05 18:36:45    342s] (I)       GCell multiplier  : 1
[11/05 18:36:45    342s] (I)       GCell row height  : 2800
[11/05 18:36:45    342s] (I)       Actual row height : 2800
[11/05 18:36:45    342s] (I)       GCell align ref   : 10260 10080
[11/05 18:36:45    342s] [NR-eGR] Track table information for default rule: 
[11/05 18:36:45    342s] [NR-eGR] metal1 has no routable track
[11/05 18:36:45    342s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:36:45    342s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:36:45    342s] (I)       ===========================================================================
[11/05 18:36:45    342s] (I)       == Report All Rule Vias ==
[11/05 18:36:45    342s] (I)       ===========================================================================
[11/05 18:36:45    342s] (I)        Via Rule : (Default)
[11/05 18:36:45    342s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:36:45    342s] (I)       ---------------------------------------------------------------------------
[11/05 18:36:45    342s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:36:45    342s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:36:45    342s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:36:45    342s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:36:45    342s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:36:45    342s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:36:45    342s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:36:45    342s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:36:45    342s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:36:45    342s] (I)       ===========================================================================
[11/05 18:36:45    342s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read routing blockages ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read instance blockages ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read PG blockages ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Read 288 PG shapes
[11/05 18:36:45    342s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read boundary cut boxes ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:36:45    342s] [NR-eGR] #Instance Blockages : 0
[11/05 18:36:45    342s] [NR-eGR] #PG Blockages       : 288
[11/05 18:36:45    342s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:36:45    342s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:36:45    342s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read blackboxes ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:36:45    342s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read prerouted ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/05 18:36:45    342s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read unlegalized nets ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read nets ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=1126
[11/05 18:36:45    342s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Connected 0 must-join pins/ports
[11/05 18:36:45    342s] (I)       Started Set up via pillars ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       early_global_route_priority property id does not exist.
[11/05 18:36:45    342s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Model blockages into capacity
[11/05 18:36:45    342s] (I)       Read Num Blocks=288  Num Prerouted Wires=0  Num CS=0
[11/05 18:36:45    342s] (I)       Started Initialize 3D capacity ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Layer 1 (V) : #blockages 288 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:45    342s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       -- layer congestion ratio --
[11/05 18:36:45    342s] (I)       Layer 1 : 0.100000
[11/05 18:36:45    342s] (I)       Layer 2 : 0.700000
[11/05 18:36:45    342s] (I)       Layer 3 : 0.700000
[11/05 18:36:45    342s] (I)       Layer 4 : 1.000000
[11/05 18:36:45    342s] (I)       Layer 5 : 1.000000
[11/05 18:36:45    342s] (I)       Layer 6 : 1.000000
[11/05 18:36:45    342s] (I)       Layer 7 : 1.000000
[11/05 18:36:45    342s] (I)       Layer 8 : 1.000000
[11/05 18:36:45    342s] (I)       Layer 9 : 1.000000
[11/05 18:36:45    342s] (I)       Layer 10 : 1.000000
[11/05 18:36:45    342s] (I)       ----------------------------
[11/05 18:36:45    342s] (I)       Started Move terms for access ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Moved 0 terms for better access 
[11/05 18:36:45    342s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Number of ignored nets                =      0
[11/05 18:36:45    342s] (I)       Number of connected nets              =      0
[11/05 18:36:45    342s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/05 18:36:45    342s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:36:45    342s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:36:45    342s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:36:45    342s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:36:45    342s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:36:45    342s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:36:45    342s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:36:45    342s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:36:45    342s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Read aux data ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Others data preparation ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[11/05 18:36:45    342s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Create route kernel ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Ndr track 0 does not exist
[11/05 18:36:45    342s] (I)       Ndr track 0 does not exist
[11/05 18:36:45    342s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:36:45    342s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:36:45    342s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:36:45    342s] (I)       Site width          :   380  (dbu)
[11/05 18:36:45    342s] (I)       Row height          :  2800  (dbu)
[11/05 18:36:45    342s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:36:45    342s] (I)       GCell width         :  2800  (dbu)
[11/05 18:36:45    342s] (I)       GCell height        :  2800  (dbu)
[11/05 18:36:45    342s] (I)       Grid                :    47    46    10
[11/05 18:36:45    342s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:36:45    342s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:36:45    342s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:36:45    342s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:45    342s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:45    342s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:36:45    342s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:36:45    342s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:36:45    342s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:36:45    342s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:36:45    342s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:36:45    342s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:36:45    342s] (I)       --------------------------------------------------------
[11/05 18:36:45    342s] 
[11/05 18:36:45    342s] [NR-eGR] ============ Routing rule table ============
[11/05 18:36:45    342s] [NR-eGR] Rule id: 0  Nets: 0 
[11/05 18:36:45    342s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:36:45    342s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:36:45    342s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:45    342s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:45    342s] [NR-eGR] Rule id: 1  Nets: 1 
[11/05 18:36:45    342s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/05 18:36:45    342s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[11/05 18:36:45    342s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[11/05 18:36:45    342s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:45    342s] [NR-eGR] ========================================
[11/05 18:36:45    342s] [NR-eGR] 
[11/05 18:36:45    342s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer2 : = 1490 / 15824 (9.42%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:36:45    342s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:36:45    342s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Reset routing kernel
[11/05 18:36:45    342s] (I)       Started Global Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Initialization ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       totalPins=60  totalGlobalPin=60 (100.00%)
[11/05 18:36:45    342s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Net group 1 ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Generate topology ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       total 2D Cap : 32432 = (21714 H, 10718 V)
[11/05 18:36:45    342s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1a Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1a ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Pattern routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1b Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1b ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1c Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1c ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1d Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1d ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1e Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1e ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Route legalization ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1f Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1f ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.35% H, 0.66% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1g Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1g ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:45    342s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1h Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1h ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Net group 2 ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Generate topology ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       total 2D Cap : 53960 = (32524 H, 21436 V)
[11/05 18:36:45    342s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1a Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1a ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Pattern routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1b Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1b ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1c Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1c ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1d Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1d ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1e Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1e ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Route legalization ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1f Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1f ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.23% H, 0.33% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1g Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1g ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:45    342s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1h Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1h ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Net group 3 ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Generate topology ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       total 2D Cap : 61074 = (36096 H, 24978 V)
[11/05 18:36:45    342s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1a Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1a ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Pattern routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1b Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1b ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1c Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1c ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1d Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1d ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1e Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1e ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Route legalization ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1f Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1f ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.21% H, 0.28% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1g Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1g ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:45    342s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1h Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1h ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Net group 4 ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Generate topology ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       total 2D Cap : 64655 = (37929 H, 26726 V)
[11/05 18:36:45    342s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1a Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1a ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Pattern routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1b Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1b ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1c Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1c ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1d Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1d ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1e Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1e ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Route legalization ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.058000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1f Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1f ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 147 = (76 H, 71 V) = (0.20% H, 0.27% V) = (1.064e+02um H, 9.940e+01um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1g Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1g ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[11/05 18:36:45    342s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 10]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1h Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1h ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 0 = (0 H, 0 V) = (0.00% H, 0.00% V) = (0.000e+00um H, 0.000e+00um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Net group 5 ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Generate topology ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       total 2D Cap : 78989 = (37929 H, 41060 V)
[11/05 18:36:45    342s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [2, 10]
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1a Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1a ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Pattern routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] (I)       Started Add via demand to 2D ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1b Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1b ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.060000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1c Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1c ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1d Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1d ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1e Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1e ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Route legalization ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.060000e+02um
[11/05 18:36:45    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1f Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1f ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1g Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1g ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] (I)       ============  Phase 1h Route ============
[11/05 18:36:45    342s] (I)       Started Phase 1h ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Post Routing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Usage: 290 = (148 H, 142 V) = (0.39% H, 0.35% V) = (2.072e+02um H, 1.988e+02um V)
[11/05 18:36:45    342s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Layer assignment (1T) ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Net group 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       
[11/05 18:36:45    342s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:36:45    342s] [NR-eGR]                        OverCon            
[11/05 18:36:45    342s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:36:45    342s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:36:45    342s] [NR-eGR] ----------------------------------------------
[11/05 18:36:45    342s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR] ----------------------------------------------
[11/05 18:36:45    342s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:36:45    342s] [NR-eGR] 
[11/05 18:36:45    342s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Export 3D cong map ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       total 2D Cap : 78989 = (37929 H, 41060 V)
[11/05 18:36:45    342s] (I)       Started Export 2D cong map ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:36:45    342s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:36:45    342s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Free existing wires ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       ============= Track Assignment ============
[11/05 18:36:45    342s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Track Assignment ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:36:45    342s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Run single-thread track assignment
[11/05 18:36:45    342s] (I)       Finished Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Export ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Started Export DB wires ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Started Export route guide file ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Started Export all nets ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Started Set wire vias ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    342s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3599
[11/05 18:36:45    342s] [NR-eGR] metal2  (2V) length: 2.517885e+03um, number of vias: 4286
[11/05 18:36:45    342s] [NR-eGR] metal3  (3H) length: 3.577230e+03um, number of vias: 1293
[11/05 18:36:45    342s] [NR-eGR] metal4  (4V) length: 1.840995e+03um, number of vias: 69
[11/05 18:36:45    342s] [NR-eGR] metal5  (5H) length: 1.889300e+02um, number of vias: 50
[11/05 18:36:45    342s] [NR-eGR] metal6  (6V) length: 1.734950e+02um, number of vias: 3
[11/05 18:36:45    342s] [NR-eGR] metal7  (7H) length: 1.025000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] Total length: 8.299560e+03um, number of vias: 9300
[11/05 18:36:45    342s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    342s] [NR-eGR] Total eGR-routed clock nets wire length: 2.201750e+02um 
[11/05 18:36:45    342s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    342s] [NR-eGR] Report for selected net(s) only.
[11/05 18:36:45    342s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 59
[11/05 18:36:45    342s] [NR-eGR] metal2  (2V) length: 4.889000e+01um, number of vias: 62
[11/05 18:36:45    342s] [NR-eGR] metal3  (3H) length: 1.092650e+02um, number of vias: 34
[11/05 18:36:45    342s] [NR-eGR] metal4  (4V) length: 6.202000e+01um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:45    342s] [NR-eGR] Total length: 2.201750e+02um, number of vias: 155
[11/05 18:36:45    342s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    342s] [NR-eGR] Total routed clock nets wire length: 2.201750e+02um, number of vias: 155
[11/05 18:36:45    342s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:45    342s] (I)       Started Update net boxes ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Update timing ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Started Postprocess design ( Curr Mem: 1266.30 MB )
[11/05 18:36:45    342s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.30 MB )
[11/05 18:36:45    342s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1228.30 MB )
[11/05 18:36:45    342s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/.rgfHy7pOG
[11/05 18:36:45    342s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/05 18:36:45    342s]     Routing using eGR in eGR->NR Step done.
[11/05 18:36:45    342s]     Routing using NR in eGR->NR Step...
[11/05 18:36:45    342s] 
[11/05 18:36:45    342s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[11/05 18:36:45    342s]   All net are default rule.
[11/05 18:36:45    342s]   Removed pre-existing routes for 1 nets.
[11/05 18:36:45    342s]   Preferred NanoRoute mode settings: Current
[11/05 18:36:45    342s] -droutePostRouteSpreadWire auto
[11/05 18:36:45    342s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/05 18:36:45    342s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/05 18:36:45    342s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[11/05 18:36:45    342s]       Clock detailed routing...
[11/05 18:36:45    342s]         NanoRoute...
[11/05 18:36:46    342s] % Begin globalDetailRoute (date=11/05 18:36:45, mem=990.7M)
[11/05 18:36:46    342s] 
[11/05 18:36:46    342s] globalDetailRoute
[11/05 18:36:46    342s] 
[11/05 18:36:46    342s] ### Time Record (globalDetailRoute) is installed.
[11/05 18:36:46    342s] #Start globalDetailRoute on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    342s] #
[11/05 18:36:46    342s] ### Time Record (Pre Callback) is installed.
[11/05 18:36:46    342s] ### Time Record (Pre Callback) is uninstalled.
[11/05 18:36:46    342s] ### Time Record (DB Import) is installed.
[11/05 18:36:46    342s] ### Time Record (Timing Data Generation) is installed.
[11/05 18:36:46    342s] ### Time Record (Timing Data Generation) is uninstalled.
[11/05 18:36:46    342s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/05 18:36:46    342s] ### Net info: total nets: 1188
[11/05 18:36:46    342s] ### Net info: dirty nets: 1
[11/05 18:36:46    342s] ### Net info: marked as disconnected nets: 0
[11/05 18:36:46    342s] #num needed restored net=0
[11/05 18:36:46    342s] #need_extraction net=0 (total=1188)
[11/05 18:36:46    342s] ### Net info: fully routed nets: 0
[11/05 18:36:46    342s] ### Net info: trivial (< 2 pins) nets: 61
[11/05 18:36:46    342s] ### Net info: unrouted nets: 1127
[11/05 18:36:46    342s] ### Net info: re-extraction nets: 0
[11/05 18:36:46    342s] ### Net info: selected nets: 1
[11/05 18:36:46    342s] ### Net info: ignored nets: 0
[11/05 18:36:46    342s] ### Net info: skip routing nets: 0
[11/05 18:36:46    342s] ### import design signature (5): route=45996381 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1397027040 dirty_area=1686628194 del_dirty_area=0 cell=2023829630 placement=102886985 pin_access=1 halo=0
[11/05 18:36:46    342s] ### Time Record (DB Import) is uninstalled.
[11/05 18:36:46    342s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[11/05 18:36:46    342s] #RTESIG:78da8d93c14ec42010863dfb1413760f6be26e1968815e35464faed9a889a7a65ada3469
[11/05 18:36:46    342s] #       a1297493bebdac9e34bb6d3910021fff0cf30fabf5fbc30108a33bc4ad434e3384e703a3
[11/05 18:36:46    342s] #       5451b6652c91110b5bb87dbb23d7abf5fee515b984326f9c86cda7b5cd2d0c4ef7e0b4f7
[11/05 18:36:46    342s] #       b5a96e7e19c604300a9bda785de9fe3c23d2bf3ac568f2b6fe824297f9d0f87f38a708be
[11/05 18:36:46    342s] #       1fa6a2260121de76b6b1d54860e37c1f0ecfa2822a2038cd2885b30f45ca798819f20a5a
[11/05 18:36:46    342s] #       da0ced054aa9b9e4912b09185ca0a7019bb2b1b93f4fc66cde018c13b100526c01943220
[11/05 18:36:46    342s] #       916fbba836c61e079779dd76194b621167b5cbc395a3ee4f2b8a19a38c9fa6381b0f3d7e
[11/05 18:36:46    342s] #       dc47bbbe2a9f46d9ed1fa7ab8d890c96fc2433594a1127408e7c464c480ac4f9dc14795f
[11/05 18:36:46    342s] #       4cebc9d034c69ae9a84ac8590353962c60e61b215df0c1308de90248c6402e56eaea1b15
[11/05 18:36:46    342s] #       12376f
[11/05 18:36:46    342s] #
[11/05 18:36:46    342s] #Skip comparing routing design signature in db-snapshot flow
[11/05 18:36:46    342s] ### Time Record (Data Preparation) is installed.
[11/05 18:36:46    342s] #RTESIG:78da8d934f4fc32018c63dfb29deb01d66e2565eda02bd6a8c9e9c59d4c453532d6d9ab4
[11/05 18:36:46    342s] #       d0005dd26f2fd383d1ccb61c08811fcff3fe81d5faf5ee0084d11de2d6614c7384c703a3
[11/05 18:36:46    342s] #       5452b6652c15110b5bb87db92197abf5fee919630155d13a059b7763da6b189cb2e094f7
[11/05 18:36:46    342s] #       8daeafbe19c638300a9b467b552b7b9ee1d96f9d72d445d77c40a9aa6268fd1f3ca608de
[11/05 18:36:46    342s] #       0e53ae69408837bd694d3d12d8386fc3e15994530904a71929713651a4711c3c435c414b
[11/05 18:36:46    342s] #       e9a1fb8792722e788ca5000c5da0a7019baa35853f4f266cbe0398a47c0124d902286340
[11/05 18:36:46    342s] #       22dff551a3b5390e2ef7aaeb7396263cc91b57842b47654f2b8a39a32c3e4d493e1e2cbe
[11/05 18:36:46    342s] #       dd463b5b570fa3e8f7f7d3d5c65484967c0533594a9ea4408ef18c18171488f3852e0b5b
[11/05 18:36:46    342s] #       4eeb89f068b4d1d3ae82f29fe0a68c2517b39dce58ba80997f31d9829f88594217402201
[11/05 18:36:46    342s] #       f26f66179ffc464421
[11/05 18:36:46    342s] #
[11/05 18:36:46    342s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:36:46    342s] ### Time Record (Global Routing) is installed.
[11/05 18:36:46    342s] ### Time Record (Global Routing) is uninstalled.
[11/05 18:36:46    342s] ### Time Record (Data Preparation) is installed.
[11/05 18:36:46    342s] #Start routing data preparation on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    342s] #
[11/05 18:36:46    342s] #Minimum voltage of a net in the design = 0.000.
[11/05 18:36:46    342s] #Maximum voltage of a net in the design = 1.100.
[11/05 18:36:46    342s] #Voltage range [0.000 - 1.100] has 1177 nets.
[11/05 18:36:46    342s] #Voltage range [0.000 - 0.000] has 10 nets.
[11/05 18:36:46    342s] #Voltage range [1.100 - 1.100] has 1 net.
[11/05 18:36:46    342s] ### Time Record (Cell Pin Access) is installed.
[11/05 18:36:46    342s] #Initial pin access analysis.
[11/05 18:36:46    343s] #Detail pin access analysis.
[11/05 18:36:46    343s] ### Time Record (Cell Pin Access) is uninstalled.
[11/05 18:36:46    343s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[11/05 18:36:46    343s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[11/05 18:36:46    343s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[11/05 18:36:46    343s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:36:46    343s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:36:46    343s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:36:46    343s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/05 18:36:46    343s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/05 18:36:46    343s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[11/05 18:36:46    343s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[11/05 18:36:46    343s] #Monitoring time of adding inner blkg by smac
[11/05 18:36:46    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.27 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #Regenerating Ggrids automatically.
[11/05 18:36:46    343s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[11/05 18:36:46    343s] #Using automatically generated G-grids.
[11/05 18:36:46    343s] #Done routing data preparation.
[11/05 18:36:46    343s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 997.66 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #reading routing guides ......
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Finished routing data preparation on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Cpu time = 00:00:01
[11/05 18:36:46    343s] #Elapsed time = 00:00:01
[11/05 18:36:46    343s] #Increased memory = 5.89 (MB)
[11/05 18:36:46    343s] #Total memory = 997.77 (MB)
[11/05 18:36:46    343s] #Peak memory = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:36:46    343s] ### Time Record (Global Routing) is installed.
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Start global routing on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Start global routing initialization on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Number of eco nets is 0
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Start global routing data preparation on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### build_merged_routing_blockage_rect_list starts on Sun Nov  5 18:36:46 2023 with memory = 997.82 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:997.8 MB, peak:1.1 GB
[11/05 18:36:46    343s] #Start routing resource analysis on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### init_is_bin_blocked starts on Sun Nov  5 18:36:46 2023 with memory = 997.86 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:997.9 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Nov  5 18:36:46 2023 with memory = 998.01 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### adjust_flow_cap starts on Sun Nov  5 18:36:46 2023 with memory = 998.12 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### adjust_partial_route_blockage starts on Sun Nov  5 18:36:46 2023 with memory = 998.12 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### set_via_blocked starts on Sun Nov  5 18:36:46 2023 with memory = 998.12 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### copy_flow starts on Sun Nov  5 18:36:46 2023 with memory = 998.12 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] #Routing resource analysis is done on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### report_flow_cap starts on Sun Nov  5 18:36:46 2023 with memory = 998.13 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #  Resource Analysis:
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/05 18:36:46    343s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/05 18:36:46    343s] #  --------------------------------------------------------------
[11/05 18:36:46    343s] #  metal1         H         434          28         961    53.07%
[11/05 18:36:46    343s] #  metal2         V         307          37         961     6.04%
[11/05 18:36:46    343s] #  metal3         H         462           0         961     0.00%
[11/05 18:36:46    343s] #  metal4         V         233           0         961     0.00%
[11/05 18:36:46    343s] #  metal5         H         230           0         961     0.00%
[11/05 18:36:46    343s] #  metal6         V         233           0         961     0.00%
[11/05 18:36:46    343s] #  metal7         H          76           0         961     0.00%
[11/05 18:36:46    343s] #  metal8         V          77           0         961     0.00%
[11/05 18:36:46    343s] #  metal9         H          31           0         961     0.00%
[11/05 18:36:46    343s] #  metal10        V          31           0         961     0.00%
[11/05 18:36:46    343s] #  --------------------------------------------------------------
[11/05 18:36:46    343s] #  Total                   2114       1.67%        9610     5.91%
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #  1 nets (0.08%) with 1 preferred extra spacing.
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### analyze_m2_tracks starts on Sun Nov  5 18:36:46 2023 with memory = 998.13 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### report_initial_resource starts on Sun Nov  5 18:36:46 2023 with memory = 998.14 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### mark_pg_pins_accessibility starts on Sun Nov  5 18:36:46 2023 with memory = 998.14 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### set_net_region starts on Sun Nov  5 18:36:46 2023 with memory = 998.14 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:998.1 MB, peak:1.1 GB
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Global routing data preparation is done on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 998.16 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### prepare_level starts on Sun Nov  5 18:36:46 2023 with memory = 998.16 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #Routing guide is on.
[11/05 18:36:46    343s] ### init level 1 starts on Sun Nov  5 18:36:46 2023 with memory = 998.17 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:998.2 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### Level 1 hgrid = 31 X 31
[11/05 18:36:46    343s] ### prepare_level_flow starts on Sun Nov  5 18:36:46 2023 with memory = 998.21 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:998.2 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:998.2 MB, peak:1.1 GB
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Global routing initialization is done on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 998.22 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #start global routing iteration 1...
[11/05 18:36:46    343s] ### init_flow_edge starts on Sun Nov  5 18:36:46 2023 with memory = 998.28 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:998.3 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### routing at level 1 (topmost level) iter 0
[11/05 18:36:46    343s] ### measure_qor starts on Sun Nov  5 18:36:46 2023 with memory = 999.28 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### measure_congestion starts on Sun Nov  5 18:36:46 2023 with memory = 999.28 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:999.3 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:999.3 MB, peak:1.1 GB
[11/05 18:36:46    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.29 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #start global routing iteration 2...
[11/05 18:36:46    343s] ### routing at level 1 (topmost level) iter 1
[11/05 18:36:46    343s] ### measure_qor starts on Sun Nov  5 18:36:46 2023 with memory = 999.36 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### measure_congestion starts on Sun Nov  5 18:36:46 2023 with memory = 999.36 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.36 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### route_end starts on Sun Nov  5 18:36:46 2023 with memory = 999.37 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Total number of trivial nets (e.g. < 2 pins) = 61 (skipped).
[11/05 18:36:46    343s] #Total number of selected nets for routing = 1.
[11/05 18:36:46    343s] #Total number of unselected nets (but routable) for routing = 1126 (skipped).
[11/05 18:36:46    343s] #Total number of nets in the design = 1188.
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #1126 skipped nets do not have any wires.
[11/05 18:36:46    343s] #1 routable net has only global wires.
[11/05 18:36:46    343s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Routed net constraints summary:
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #        Rules   Pref Extra Space   Unconstrained  
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #      Default                  1               0  
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #        Total                  1               0  
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Routing constraints summary of the whole design:
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #        Rules   Pref Extra Space   Unconstrained  
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #      Default                  1            1126  
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #        Total                  1            1126  
[11/05 18:36:46    343s] #------------------------------------------------
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### cal_base_flow starts on Sun Nov  5 18:36:46 2023 with memory = 999.37 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### init_flow_edge starts on Sun Nov  5 18:36:46 2023 with memory = 999.37 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### cal_flow starts on Sun Nov  5 18:36:46 2023 with memory = 999.37 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### report_overcon starts on Sun Nov  5 18:36:46 2023 with memory = 999.39 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #                 OverCon          
[11/05 18:36:46    343s] #                  #Gcell    %Gcell
[11/05 18:36:46    343s] #     Layer           (1)   OverCon  Flow/Cap
[11/05 18:36:46    343s] #  ----------------------------------------------
[11/05 18:36:46    343s] #  metal1        0(0.00%)   (0.00%)     0.55  
[11/05 18:36:46    343s] #  metal2        0(0.00%)   (0.00%)     0.01  
[11/05 18:36:46    343s] #  metal3        0(0.00%)   (0.00%)     0.01  
[11/05 18:36:46    343s] #  metal4        0(0.00%)   (0.00%)     0.01  
[11/05 18:36:46    343s] #  metal5        0(0.00%)   (0.00%)     0.00  
[11/05 18:36:46    343s] #  metal6        0(0.00%)   (0.00%)     0.00  
[11/05 18:36:46    343s] #  metal7        0(0.00%)   (0.00%)     0.00  
[11/05 18:36:46    343s] #  metal8        0(0.00%)   (0.00%)     0.00  
[11/05 18:36:46    343s] #  metal9        0(0.00%)   (0.00%)     0.00  
[11/05 18:36:46    343s] #  metal10       0(0.00%)   (0.00%)     0.00  
[11/05 18:36:46    343s] #  ----------------------------------------------
[11/05 18:36:46    343s] #     Total      0(0.00%)   (0.00%)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/05 18:36:46    343s] #  Overflow after GR: 0.00% H + 0.00% V
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### cal_base_flow starts on Sun Nov  5 18:36:46 2023 with memory = 999.40 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### init_flow_edge starts on Sun Nov  5 18:36:46 2023 with memory = 999.40 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### cal_flow starts on Sun Nov  5 18:36:46 2023 with memory = 999.40 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### export_cong_map starts on Sun Nov  5 18:36:46 2023 with memory = 999.40 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### PDZT_Export::export_cong_map starts on Sun Nov  5 18:36:46 2023 with memory = 999.43 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### import_cong_map starts on Sun Nov  5 18:36:46 2023 with memory = 999.43 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:999.4 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### update starts on Sun Nov  5 18:36:46 2023 with memory = 999.43 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #Complete Global Routing.
[11/05 18:36:46    343s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:36:46    343s] #Total wire length = 216 um.
[11/05 18:36:46    343s] #Total half perimeter of net bounding box = 98 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal1 = 0 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal2 = 40 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal3 = 116 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal4 = 61 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal5 = 0 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal6 = 0 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal7 = 0 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:36:46    343s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:36:46    343s] #Total number of vias = 134
[11/05 18:36:46    343s] #Up-Via Summary (total 134):
[11/05 18:36:46    343s] #           
[11/05 18:36:46    343s] #-----------------------
[11/05 18:36:46    343s] # metal1             59
[11/05 18:36:46    343s] # metal2             48
[11/05 18:36:46    343s] # metal3             27
[11/05 18:36:46    343s] #-----------------------
[11/05 18:36:46    343s] #                   134 
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Total number of involved priority nets 1
[11/05 18:36:46    343s] #Maximum src to sink distance for priority net 72.0
[11/05 18:36:46    343s] #Average of max src_to_sink distance for priority net 72.0
[11/05 18:36:46    343s] #Average of ave src_to_sink distance for priority net 41.3
[11/05 18:36:46    343s] ### update cpu:00:00:00, real:00:00:00, mem:999.9 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### report_overcon starts on Sun Nov  5 18:36:46 2023 with memory = 999.88 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:999.9 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### report_overcon starts on Sun Nov  5 18:36:46 2023 with memory = 999.88 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #Max overcon = 0 track.
[11/05 18:36:46    343s] #Total overcon = 0.00%.
[11/05 18:36:46    343s] #Worst layer Gcell overcon rate = 0.00%.
[11/05 18:36:46    343s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:999.9 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### route_end cpu:00:00:00, real:00:00:00, mem:999.9 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### global_route design signature (8): route=81875108 net_attr=1966141892
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Global routing statistics:
[11/05 18:36:46    343s] #Cpu time = 00:00:00
[11/05 18:36:46    343s] #Elapsed time = 00:00:00
[11/05 18:36:46    343s] #Increased memory = 1.69 (MB)
[11/05 18:36:46    343s] #Total memory = 999.46 (MB)
[11/05 18:36:46    343s] #Peak memory = 1099.79 (MB)
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #Finished global routing on Sun Nov  5 18:36:46 2023
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] #
[11/05 18:36:46    343s] ### Time Record (Global Routing) is uninstalled.
[11/05 18:36:46    343s] ### Time Record (Data Preparation) is installed.
[11/05 18:36:46    343s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:36:46    343s] ### track-assign external-init starts on Sun Nov  5 18:36:46 2023 with memory = 999.47 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### Time Record (Track Assignment) is installed.
[11/05 18:36:46    343s] #reading routing guides ......
[11/05 18:36:46    343s] ### Time Record (Track Assignment) is uninstalled.
[11/05 18:36:46    343s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:999.5 MB, peak:1.1 GB
[11/05 18:36:46    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.48 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### track-assign engine-init starts on Sun Nov  5 18:36:46 2023 with memory = 999.48 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] ### Time Record (Track Assignment) is installed.
[11/05 18:36:46    343s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:999.5 MB, peak:1.1 GB
[11/05 18:36:46    343s] ### track-assign core-engine starts on Sun Nov  5 18:36:46 2023 with memory = 999.53 (MB), peak = 1099.79 (MB)
[11/05 18:36:46    343s] #Start Track Assignment.
[11/05 18:36:46    343s] #Done with 36 horizontal wires in 1 hboxes and 40 vertical wires in 1 hboxes.
[11/05 18:36:47    343s] #Done with 33 horizontal wires in 1 hboxes and 40 vertical wires in 1 hboxes.
[11/05 18:36:47    343s] #Complete Track Assignment.
[11/05 18:36:47    343s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:36:47    343s] #Total wire length = 224 um.
[11/05 18:36:47    343s] #Total half perimeter of net bounding box = 98 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal1 = 15 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal2 = 38 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal3 = 109 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal4 = 61 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal5 = 0 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal6 = 0 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal7 = 0 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:36:47    343s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:36:47    343s] #Total number of vias = 134
[11/05 18:36:47    343s] #Up-Via Summary (total 134):
[11/05 18:36:47    343s] #           
[11/05 18:36:47    343s] #-----------------------
[11/05 18:36:47    343s] # metal1             59
[11/05 18:36:47    343s] # metal2             48
[11/05 18:36:47    343s] # metal3             27
[11/05 18:36:47    343s] #-----------------------
[11/05 18:36:47    343s] #                   134 
[11/05 18:36:47    343s] #
[11/05 18:36:47    343s] ### track_assign design signature (11): route=838871017
[11/05 18:36:47    343s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1000.0 MB, peak:1.1 GB
[11/05 18:36:47    343s] ### Time Record (Track Assignment) is uninstalled.
[11/05 18:36:47    343s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.71 (MB), peak = 1099.79 (MB)
[11/05 18:36:47    343s] #
[11/05 18:36:47    343s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/05 18:36:47    343s] #Cpu time = 00:00:01
[11/05 18:36:47    343s] #Elapsed time = 00:00:01
[11/05 18:36:47    343s] #Increased memory = 7.99 (MB)
[11/05 18:36:47    343s] #Total memory = 999.72 (MB)
[11/05 18:36:47    343s] #Peak memory = 1099.79 (MB)
[11/05 18:36:47    343s] ### Time Record (Detail Routing) is installed.
[11/05 18:36:47    343s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/05 18:36:47    343s] #
[11/05 18:36:47    343s] #Start Detail Routing..
[11/05 18:36:47    343s] #start initial detail routing ...
[11/05 18:36:47    343s] ### Design has 0 dirty nets
[11/05 18:36:47    344s] # ECO: 4.0% of the total area was rechecked for DRC, and 48.0% required routing.
[11/05 18:36:47    344s] #   number of violations = 0
[11/05 18:36:47    344s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1005.25 (MB), peak = 1099.79 (MB)
[11/05 18:36:47    344s] #Complete Detail Routing.
[11/05 18:36:47    344s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:36:47    344s] #Total wire length = 226 um.
[11/05 18:36:47    344s] #Total half perimeter of net bounding box = 98 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal1 = 0 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal2 = 19 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal3 = 125 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal4 = 81 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal5 = 0 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal6 = 0 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal7 = 0 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:36:47    344s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:36:47    344s] #Total number of vias = 155
[11/05 18:36:47    344s] #Up-Via Summary (total 155):
[11/05 18:36:47    344s] #           
[11/05 18:36:47    344s] #-----------------------
[11/05 18:36:47    344s] # metal1             59
[11/05 18:36:47    344s] # metal2             51
[11/05 18:36:47    344s] # metal3             45
[11/05 18:36:47    344s] #-----------------------
[11/05 18:36:47    344s] #                   155 
[11/05 18:36:47    344s] #
[11/05 18:36:47    344s] #Total number of DRC violations = 0
[11/05 18:36:47    344s] ### Time Record (Detail Routing) is uninstalled.
[11/05 18:36:47    344s] #Cpu time = 00:00:01
[11/05 18:36:47    344s] #Elapsed time = 00:00:01
[11/05 18:36:47    344s] #Increased memory = 3.42 (MB)
[11/05 18:36:47    344s] #Total memory = 1003.14 (MB)
[11/05 18:36:47    344s] #Peak memory = 1099.79 (MB)
[11/05 18:36:47    344s] #detailRoute Statistics:
[11/05 18:36:47    344s] #Cpu time = 00:00:01
[11/05 18:36:47    344s] #Elapsed time = 00:00:01
[11/05 18:36:47    344s] #Increased memory = 3.43 (MB)
[11/05 18:36:47    344s] #Total memory = 1003.15 (MB)
[11/05 18:36:47    344s] #Peak memory = 1099.79 (MB)
[11/05 18:36:47    344s] #Skip updating routing design signature in db-snapshot flow
[11/05 18:36:47    344s] ### global_detail_route design signature (17): route=1162064786 flt_obj=0 vio=1905142130 shield_wire=1
[11/05 18:36:47    344s] ### Time Record (DB Export) is installed.
[11/05 18:36:47    344s] ### export design design signature (18): route=1162064786 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2007030374 dirty_area=0 del_dirty_area=0 cell=2023829630 placement=102886985 pin_access=1263311446 halo=1295390141
[11/05 18:36:47    344s] ### Time Record (DB Export) is uninstalled.
[11/05 18:36:47    344s] ### Time Record (Post Callback) is installed.
[11/05 18:36:47    344s] ### Time Record (Post Callback) is uninstalled.
[11/05 18:36:47    344s] #
[11/05 18:36:47    344s] #globalDetailRoute statistics:
[11/05 18:36:47    344s] #Cpu time = 00:00:02
[11/05 18:36:47    344s] #Elapsed time = 00:00:02
[11/05 18:36:47    344s] #Increased memory = 23.97 (MB)
[11/05 18:36:47    344s] #Total memory = 1014.68 (MB)
[11/05 18:36:47    344s] #Peak memory = 1099.79 (MB)
[11/05 18:36:47    344s] #Number of warnings = 1
[11/05 18:36:47    344s] #Total number of warnings = 3
[11/05 18:36:47    344s] #Number of fails = 0
[11/05 18:36:47    344s] #Total number of fails = 0
[11/05 18:36:47    344s] #Complete globalDetailRoute on Sun Nov  5 18:36:47 2023
[11/05 18:36:47    344s] #
[11/05 18:36:47    344s] ### import design signature (19): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1263311446 halo=0
[11/05 18:36:47    344s] ### Time Record (globalDetailRoute) is uninstalled.
[11/05 18:36:47    344s] ### 
[11/05 18:36:47    344s] ###   Scalability Statistics
[11/05 18:36:47    344s] ### 
[11/05 18:36:47    344s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:36:47    344s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/05 18:36:47    344s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:36:47    344s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[11/05 18:36:47    344s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/05 18:36:47    344s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[11/05 18:36:47    344s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[11/05 18:36:47    344s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:36:47    344s] ### 
[11/05 18:36:48    344s] % End globalDetailRoute (date=11/05 18:36:47, total cpu=0:00:01.9, real=0:00:02.0, peak res=1014.1M, current mem=1014.1M)
[11/05 18:36:48    344s]         NanoRoute done. (took cpu=0:00:02.0 real=0:00:02.1)
[11/05 18:36:48    344s]       Clock detailed routing done.
[11/05 18:36:48    344s] Checking guided vs. routed lengths for 1 nets...
[11/05 18:36:48    344s] 
[11/05 18:36:48    344s]       
[11/05 18:36:48    344s]       Guided max path lengths
[11/05 18:36:48    344s]       =======================
[11/05 18:36:48    344s]       
[11/05 18:36:48    344s]       ---------------------------------------
[11/05 18:36:48    344s]       From (um)    To (um)    Number of paths
[11/05 18:36:48    344s]       ---------------------------------------
[11/05 18:36:48    344s]        70.000      80.000            1
[11/05 18:36:48    344s]       ---------------------------------------
[11/05 18:36:48    344s]       
[11/05 18:36:48    344s]       Deviation of routing from guided max path lengths
[11/05 18:36:48    344s]       =================================================
[11/05 18:36:48    344s]       
[11/05 18:36:48    344s]       -------------------------------------
[11/05 18:36:48    344s]       From (%)    To (%)    Number of paths
[11/05 18:36:48    344s]       -------------------------------------
[11/05 18:36:48    344s]       below       0.000            1
[11/05 18:36:48    344s]        0.000      1.000            0
[11/05 18:36:48    344s]       -------------------------------------
[11/05 18:36:48    344s]       
[11/05 18:36:48    344s] 
[11/05 18:36:48    344s]     Top 1 notable deviations of routed length from guided length
[11/05 18:36:48    344s]     =============================================================
[11/05 18:36:48    344s] 
[11/05 18:36:48    344s]     Net CLK (60 terminals)
[11/05 18:36:48    344s]     Guided length:  max path =    76.895um, total =   212.500um
[11/05 18:36:48    344s]     Routed length:  max path =    73.130um, total =   225.570um
[11/05 18:36:48    344s]     Deviation:      max path =    -4.896%,  total =     6.151%
[11/05 18:36:48    344s] 
[11/05 18:36:48    344s] Set FIXED routing status on 1 net(s)
[11/05 18:36:48    344s]       Route Remaining Unrouted Nets...
[11/05 18:36:48    344s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/05 18:36:48    344s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:48    344s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1243.7M
[11/05 18:36:48    344s] All LLGs are deleted
[11/05 18:36:48    344s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1243.7M
[11/05 18:36:48    344s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1243.7M
[11/05 18:36:48    344s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1243.7M
[11/05 18:36:48    344s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:48    344s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=1243.7M
[11/05 18:36:48    344s] LayerId::1 widthSet size::4
[11/05 18:36:48    344s] LayerId::2 widthSet size::4
[11/05 18:36:48    344s] LayerId::3 widthSet size::4
[11/05 18:36:48    344s] LayerId::4 widthSet size::4
[11/05 18:36:48    344s] LayerId::5 widthSet size::4
[11/05 18:36:48    344s] LayerId::6 widthSet size::4
[11/05 18:36:48    344s] LayerId::7 widthSet size::4
[11/05 18:36:48    344s] LayerId::8 widthSet size::4
[11/05 18:36:48    344s] LayerId::9 widthSet size::4
[11/05 18:36:48    344s] LayerId::10 widthSet size::3
[11/05 18:36:48    344s] Updating RC grid for preRoute extraction ...
[11/05 18:36:48    344s] Initializing multi-corner capacitance tables ... 
[11/05 18:36:48    344s] Initializing multi-corner resistance tables ...
[11/05 18:36:48    344s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:48    344s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:48    344s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:36:48    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=1243.7M
[11/05 18:36:48    344s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Import and model ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Create place DB ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Import place data ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read instances and placement ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read nets ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Create route DB ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       == Non-default Options ==
[11/05 18:36:48    344s] (I)       Maximum routing layer                              : 10
[11/05 18:36:48    344s] (I)       Number of threads                                  : 1
[11/05 18:36:48    344s] (I)       Method to set GCell size                           : row
[11/05 18:36:48    344s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:36:48    344s] (I)       Started Import route data ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Use row-based GCell size
[11/05 18:36:48    344s] (I)       Use row-based GCell align
[11/05 18:36:48    344s] (I)       GCell unit size   : 2800
[11/05 18:36:48    344s] (I)       GCell multiplier  : 1
[11/05 18:36:48    344s] (I)       GCell row height  : 2800
[11/05 18:36:48    344s] (I)       Actual row height : 2800
[11/05 18:36:48    344s] (I)       GCell align ref   : 10260 10080
[11/05 18:36:48    344s] [NR-eGR] Track table information for default rule: 
[11/05 18:36:48    344s] [NR-eGR] metal1 has no routable track
[11/05 18:36:48    344s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:36:48    344s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:36:48    344s] (I)       ===========================================================================
[11/05 18:36:48    344s] (I)       == Report All Rule Vias ==
[11/05 18:36:48    344s] (I)       ===========================================================================
[11/05 18:36:48    344s] (I)        Via Rule : (Default)
[11/05 18:36:48    344s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:36:48    344s] (I)       ---------------------------------------------------------------------------
[11/05 18:36:48    344s] (I)        1    9 : via1_8                      8 : via1_7                   
[11/05 18:36:48    344s] (I)        2   10 : via2_8                     12 : via2_5                   
[11/05 18:36:48    344s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:36:48    344s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:36:48    344s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:36:48    344s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:36:48    344s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:36:48    344s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:36:48    344s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:36:48    344s] (I)       ===========================================================================
[11/05 18:36:48    344s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read routing blockages ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read instance blockages ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read PG blockages ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] [NR-eGR] Read 92 PG shapes
[11/05 18:36:48    344s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read boundary cut boxes ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:36:48    344s] [NR-eGR] #Instance Blockages : 0
[11/05 18:36:48    344s] [NR-eGR] #PG Blockages       : 92
[11/05 18:36:48    344s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:36:48    344s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:36:48    344s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read blackboxes ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:36:48    344s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read prerouted ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 190
[11/05 18:36:48    344s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read unlegalized nets ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read nets ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=1
[11/05 18:36:48    344s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Set up via pillars ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       early_global_route_priority property id does not exist.
[11/05 18:36:48    344s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Model blockages into capacity
[11/05 18:36:48    344s] (I)       Read Num Blocks=92  Num Prerouted Wires=190  Num CS=0
[11/05 18:36:48    344s] (I)       Started Initialize 3D capacity ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 88
[11/05 18:36:48    344s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 90
[11/05 18:36:48    344s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 12
[11/05 18:36:48    344s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:48    344s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:48    344s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:48    344s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:48    344s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:36:48    344s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:36:48    344s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       -- layer congestion ratio --
[11/05 18:36:48    344s] (I)       Layer 1 : 0.100000
[11/05 18:36:48    344s] (I)       Layer 2 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 3 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 4 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 5 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 6 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 7 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 8 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 9 : 0.700000
[11/05 18:36:48    344s] (I)       Layer 10 : 0.700000
[11/05 18:36:48    344s] (I)       ----------------------------
[11/05 18:36:48    344s] (I)       Number of ignored nets                =      1
[11/05 18:36:48    344s] (I)       Number of connected nets              =      0
[11/05 18:36:48    344s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[11/05 18:36:48    344s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:36:48    344s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:36:48    344s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:36:48    344s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:36:48    344s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:36:48    344s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:36:48    344s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:36:48    344s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:36:48    344s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Read aux data ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Others data preparation ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Create route kernel ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Ndr track 0 does not exist
[11/05 18:36:48    344s] (I)       Ndr track 0 does not exist
[11/05 18:36:48    344s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:36:48    344s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:36:48    344s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:36:48    344s] (I)       Site width          :   380  (dbu)
[11/05 18:36:48    344s] (I)       Row height          :  2800  (dbu)
[11/05 18:36:48    344s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:36:48    344s] (I)       GCell width         :  2800  (dbu)
[11/05 18:36:48    344s] (I)       GCell height        :  2800  (dbu)
[11/05 18:36:48    344s] (I)       Grid                :    47    46    10
[11/05 18:36:48    344s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:36:48    344s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:36:48    344s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:36:48    344s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:48    344s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:36:48    344s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:36:48    344s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:36:48    344s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:36:48    344s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:36:48    344s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:36:48    344s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:36:48    344s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:36:48    344s] (I)       --------------------------------------------------------
[11/05 18:36:48    344s] 
[11/05 18:36:48    344s] [NR-eGR] ============ Routing rule table ============
[11/05 18:36:48    344s] [NR-eGR] Rule id: 0  Nets: 1126 
[11/05 18:36:48    344s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:36:48    344s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:36:48    344s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:48    344s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:48    344s] [NR-eGR] Rule id: 1  Nets: 0 
[11/05 18:36:48    344s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/05 18:36:48    344s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[11/05 18:36:48    344s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[11/05 18:36:48    344s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:36:48    344s] [NR-eGR] ========================================
[11/05 18:36:48    344s] [NR-eGR] 
[11/05 18:36:48    344s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:36:48    344s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:36:48    344s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Reset routing kernel
[11/05 18:36:48    344s] (I)       Started Global Routing ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Initialization ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       totalPins=3589  totalGlobalPin=3399 (94.71%)
[11/05 18:36:48    344s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Net group 1 ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Generate topology ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:36:48    344s] [NR-eGR] Layer group 1: route 1126 net(s) in layer range [2, 10]
[11/05 18:36:48    344s] (I)       
[11/05 18:36:48    344s] (I)       ============  Phase 1a Route ============
[11/05 18:36:48    344s] (I)       Started Phase 1a ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Pattern routing ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Usage: 5290 = (2533 H, 2757 V) = (6.68% H, 6.67% V) = (3.546e+03um H, 3.860e+03um V)
[11/05 18:36:48    344s] (I)       Started Add via demand to 2D ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       
[11/05 18:36:48    344s] (I)       ============  Phase 1b Route ============
[11/05 18:36:48    344s] (I)       Started Phase 1b ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Usage: 5290 = (2533 H, 2757 V) = (6.68% H, 6.67% V) = (3.546e+03um H, 3.860e+03um V)
[11/05 18:36:48    344s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.406000e+03um
[11/05 18:36:48    344s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       
[11/05 18:36:48    344s] (I)       ============  Phase 1c Route ============
[11/05 18:36:48    344s] (I)       Started Phase 1c ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Usage: 5290 = (2533 H, 2757 V) = (6.68% H, 6.67% V) = (3.546e+03um H, 3.860e+03um V)
[11/05 18:36:48    344s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       
[11/05 18:36:48    344s] (I)       ============  Phase 1d Route ============
[11/05 18:36:48    344s] (I)       Started Phase 1d ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Usage: 5290 = (2533 H, 2757 V) = (6.68% H, 6.67% V) = (3.546e+03um H, 3.860e+03um V)
[11/05 18:36:48    344s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       
[11/05 18:36:48    344s] (I)       ============  Phase 1e Route ============
[11/05 18:36:48    344s] (I)       Started Phase 1e ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Route legalization ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Usage: 5290 = (2533 H, 2757 V) = (6.68% H, 6.67% V) = (3.546e+03um H, 3.860e+03um V)
[11/05 18:36:48    344s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.406000e+03um
[11/05 18:36:48    344s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       
[11/05 18:36:48    344s] (I)       ============  Phase 1l Route ============
[11/05 18:36:48    344s] (I)       Started Phase 1l ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Layer assignment (1T) ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Clean cong LA ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:36:48    344s] (I)       Layer  2:      14259      3067         0         294       15289    ( 1.89%) 
[11/05 18:36:48    344s] (I)       Layer  3:      21252      3138         0           0       21160    ( 0.00%) 
[11/05 18:36:48    344s] (I)       Layer  4:      10486      1481         0         220       10355    ( 2.08%) 
[11/05 18:36:48    344s] (I)       Layer  5:      10580       148         0           0       10580    ( 0.00%) 
[11/05 18:36:48    344s] (I)       Layer  6:      10485       145         0         225       10350    ( 2.13%) 
[11/05 18:36:48    344s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:36:48    344s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:36:48    344s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:36:48    344s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:36:48    344s] (I)       Total:         77527      7979         0        1432       77704    ( 1.81%) 
[11/05 18:36:48    344s] (I)       
[11/05 18:36:48    344s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:36:48    344s] [NR-eGR]                        OverCon            
[11/05 18:36:48    344s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:36:48    344s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:36:48    344s] [NR-eGR] ----------------------------------------------
[11/05 18:36:48    344s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR] ----------------------------------------------
[11/05 18:36:48    344s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:36:48    344s] [NR-eGR] 
[11/05 18:36:48    344s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Export 3D cong map ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:36:48    344s] (I)       Started Export 2D cong map ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:36:48    344s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:36:48    344s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Free existing wires ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       ============= Track Assignment ============
[11/05 18:36:48    344s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Started Track Assignment (1T) ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:36:48    344s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    344s] (I)       Run Multi-thread track assignment
[11/05 18:36:48    345s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] (I)       Started Export ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] Started Export DB wires ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] Started Export all nets ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] Started Set wire vias ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:48    345s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3599
[11/05 18:36:48    345s] [NR-eGR] metal2  (2V) length: 2.493315e+03um, number of vias: 4271
[11/05 18:36:48    345s] [NR-eGR] metal3  (3H) length: 3.588935e+03um, number of vias: 1308
[11/05 18:36:48    345s] [NR-eGR] metal4  (4V) length: 1.830795e+03um, number of vias: 75
[11/05 18:36:48    345s] [NR-eGR] metal5  (5H) length: 1.956700e+02um, number of vias: 58
[11/05 18:36:48    345s] [NR-eGR] metal6  (6V) length: 1.992200e+02um, number of vias: 3
[11/05 18:36:48    345s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:48    345s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:48    345s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:48    345s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:36:48    345s] [NR-eGR] Total length: 8.307935e+03um, number of vias: 9314
[11/05 18:36:48    345s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:48    345s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/05 18:36:48    345s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:36:48    345s] (I)       Started Update net boxes ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] (I)       Started Update timing ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] (I)       Started Postprocess design ( Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1243.72 MB )
[11/05 18:36:48    345s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/05 18:36:48    345s]     Routing using NR in eGR->NR Step done.
[11/05 18:36:48    345s] Net route status summary:
[11/05 18:36:48    345s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:48    345s]   Non-clock:  1187 (unrouted=61, trialRouted=1126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:48    345s] 
[11/05 18:36:48    345s] CCOPT: Done with clock implementation routing.
[11/05 18:36:48    345s] 
[11/05 18:36:48    345s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.7 real=0:00:02.8)
[11/05 18:36:48    345s]   Clock implementation routing done.
[11/05 18:36:48    345s]   Leaving CCOpt scope - extractRC...
[11/05 18:36:48    345s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/05 18:36:48    345s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:36:48    345s] PreRoute RC Extraction called for design IIR.
[11/05 18:36:48    345s] RC Extraction called in multi-corner(1) mode.
[11/05 18:36:48    345s] RCMode: PreRoute
[11/05 18:36:48    345s]       RC Corner Indexes            0   
[11/05 18:36:48    345s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:36:48    345s] Resistance Scaling Factor    : 1.00000 
[11/05 18:36:48    345s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:36:48    345s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:36:48    345s] Shrink Factor                : 1.00000
[11/05 18:36:48    345s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:36:48    345s] Using capacitance table file ...
[11/05 18:36:48    345s] LayerId::1 widthSet size::4
[11/05 18:36:48    345s] LayerId::2 widthSet size::4
[11/05 18:36:48    345s] LayerId::3 widthSet size::4
[11/05 18:36:48    345s] LayerId::4 widthSet size::4
[11/05 18:36:48    345s] LayerId::5 widthSet size::4
[11/05 18:36:48    345s] LayerId::6 widthSet size::4
[11/05 18:36:48    345s] LayerId::7 widthSet size::4
[11/05 18:36:48    345s] LayerId::8 widthSet size::4
[11/05 18:36:48    345s] LayerId::9 widthSet size::4
[11/05 18:36:48    345s] LayerId::10 widthSet size::3
[11/05 18:36:48    345s] Updating RC grid for preRoute extraction ...
[11/05 18:36:48    345s] Initializing multi-corner capacitance tables ... 
[11/05 18:36:48    345s] Initializing multi-corner resistance tables ...
[11/05 18:36:48    345s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:48    345s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:48    345s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.247073 ; uaWl: 1.000000 ; uaWlH: 0.265294 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:36:48    345s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1243.723M)
[11/05 18:36:48    345s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/05 18:36:48    345s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/05 18:36:48    345s]   Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:36:48    345s] End AAE Lib Interpolated Model. (MEM=1243.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:48    345s]   Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:48    345s]   Clock DAG stats after routing clock trees:
[11/05 18:36:48    345s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:48    345s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:48    345s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:48    345s]     sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:48    345s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.912fF, total=21.912fF
[11/05 18:36:48    345s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:36:48    345s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:48    345s]   Clock DAG net violations after routing clock trees: none
[11/05 18:36:48    345s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/05 18:36:48    345s]     Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:48    345s]   Primary reporting skew groups after routing clock trees:
[11/05 18:36:48    345s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:48    345s]         min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:48    345s]         max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:48    345s]   Skew group summary after routing clock trees:
[11/05 18:36:48    345s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:48    345s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.0 real=0:00:03.2)
[11/05 18:36:48    345s]   CCOpt::Phase::PostConditioning...
[11/05 18:36:48    345s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[11/05 18:36:48    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:1291.4M
[11/05 18:36:48    345s] z: 2, totalTracks: 1
[11/05 18:36:48    345s] z: 4, totalTracks: 1
[11/05 18:36:48    345s] z: 6, totalTracks: 1
[11/05 18:36:48    345s] z: 8, totalTracks: 1
[11/05 18:36:48    345s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:48    345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1291.4M
[11/05 18:36:48    345s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1291.4M
[11/05 18:36:48    345s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:36:48    345s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1291.4M
[11/05 18:36:48    345s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.026, MEM:1291.4M
[11/05 18:36:48    345s] Fast DP-INIT is on for default
[11/05 18:36:48    345s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:36:48    345s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.050, MEM:1291.4M
[11/05 18:36:48    345s] OPERPROF:     Starting CMU at level 3, MEM:1291.4M
[11/05 18:36:48    345s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1291.4M
[11/05 18:36:48    345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.052, MEM:1291.4M
[11/05 18:36:48    345s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1291.4MB).
[11/05 18:36:48    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.060, MEM:1291.4M
[11/05 18:36:48    345s]   Removing CTS place status from clock tree and sinks.
[11/05 18:36:48    345s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[11/05 18:36:48    345s]   Switching to inst based legalization.
[11/05 18:36:48    345s]   PostConditioning...
[11/05 18:36:48    345s]     PostConditioning active optimizations:
[11/05 18:36:48    345s]      - DRV fixing with cell sizing and buffering
[11/05 18:36:48    345s]      - Skew fixing with cell sizing
[11/05 18:36:48    345s]     
[11/05 18:36:48    345s]     Currently running CTS, using active skew data
[11/05 18:36:48    345s]     Reset bufferability constraints...
[11/05 18:36:48    345s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/05 18:36:48    345s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:48    345s]     PostConditioning Upsizing To Fix DRVs...
[11/05 18:36:48    345s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:48    345s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       PRO Statistics: Fix DRVs (initial upsizing):
[11/05 18:36:48    345s]       ============================================
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       Cell changes by Net Type:
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       top                0            0           0            0                    0                0
[11/05 18:36:48    345s]       trunk              0            0           0            0                    0                0
[11/05 18:36:48    345s]       leaf               0            0           0            0                    0                0
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       Total              0            0           0            0                    0                0
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/05 18:36:48    345s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/05 18:36:48    345s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:48    345s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:48    345s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:48    345s]         sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:48    345s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.912fF, total=21.912fF
[11/05 18:36:48    345s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:36:48    345s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:48    345s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/05 18:36:48    345s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/05 18:36:48    345s]         Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:48    345s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/05 18:36:48    345s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:48    345s]             min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:48    345s]             max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:48    345s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/05 18:36:48    345s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:48    345s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:48    345s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:48    345s]     Recomputing CTS skew targets...
[11/05 18:36:48    345s]     Resolving skew group constraints...
[11/05 18:36:48    345s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[11/05 18:36:48    345s]     Resolving skew group constraints done.
[11/05 18:36:48    345s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:48    345s]     PostConditioning Fixing DRVs...
[11/05 18:36:48    345s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:48    345s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       PRO Statistics: Fix DRVs (cell sizing):
[11/05 18:36:48    345s]       =======================================
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       Cell changes by Net Type:
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       top                0            0           0            0                    0                0
[11/05 18:36:48    345s]       trunk              0            0           0            0                    0                0
[11/05 18:36:48    345s]       leaf               0            0           0            0                    0                0
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       Total              0            0           0            0                    0                0
[11/05 18:36:48    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/05 18:36:48    345s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/05 18:36:48    345s]       
[11/05 18:36:48    345s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/05 18:36:48    345s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:49    345s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:49    345s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:49    345s]         sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:49    345s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.912fF, total=21.912fF
[11/05 18:36:49    345s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:36:49    345s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:49    345s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/05 18:36:49    345s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/05 18:36:49    345s]         Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:49    345s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/05 18:36:49    345s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]             min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:49    345s]             max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:49    345s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/05 18:36:49    345s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:49    345s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:49    345s]     Buffering to fix DRVs...
[11/05 18:36:49    345s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/05 18:36:49    345s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:36:49    345s]     Inserted 0 buffers and inverters.
[11/05 18:36:49    345s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/05 18:36:49    345s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/05 18:36:49    345s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/05 18:36:49    345s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:49    345s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:49    345s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:49    345s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:49    345s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.912fF, total=21.912fF
[11/05 18:36:49    345s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:36:49    345s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:49    345s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/05 18:36:49    345s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/05 18:36:49    345s]       Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:49    345s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/05 18:36:49    345s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:49    345s]           max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:49    345s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/05 18:36:49    345s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     Slew Diagnostics: After DRV fixing
[11/05 18:36:49    345s]     ==================================
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     Global Causes:
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     -----
[11/05 18:36:49    345s]     Cause
[11/05 18:36:49    345s]     -----
[11/05 18:36:49    345s]       (empty table)
[11/05 18:36:49    345s]     -----
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     Top 5 overslews:
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     ---------------------------------
[11/05 18:36:49    345s]     Overslew    Causes    Driving Pin
[11/05 18:36:49    345s]     ---------------------------------
[11/05 18:36:49    345s]       (empty table)
[11/05 18:36:49    345s]     ---------------------------------
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     -------------------
[11/05 18:36:49    345s]     Cause    Occurences
[11/05 18:36:49    345s]     -------------------
[11/05 18:36:49    345s]       (empty table)
[11/05 18:36:49    345s]     -------------------
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     -------------------
[11/05 18:36:49    345s]     Cause    Occurences
[11/05 18:36:49    345s]     -------------------
[11/05 18:36:49    345s]       (empty table)
[11/05 18:36:49    345s]     -------------------
[11/05 18:36:49    345s]     
[11/05 18:36:49    345s]     PostConditioning Fixing Skew by cell sizing...
[11/05 18:36:49    345s]       Path optimization required 0 stage delay updates 
[11/05 18:36:49    345s]       Resized 0 clock insts to decrease delay.
[11/05 18:36:49    345s]       Fixing short paths with downsize only
[11/05 18:36:49    345s]       Path optimization required 0 stage delay updates 
[11/05 18:36:49    345s]       Resized 0 clock insts to increase delay.
[11/05 18:36:49    345s]       
[11/05 18:36:49    345s]       PRO Statistics: Fix Skew (cell sizing):
[11/05 18:36:49    345s]       =======================================
[11/05 18:36:49    345s]       
[11/05 18:36:49    345s]       Cell changes by Net Type:
[11/05 18:36:49    345s]       
[11/05 18:36:49    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/05 18:36:49    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]       top                0            0           0            0                    0                0
[11/05 18:36:49    345s]       trunk              0            0           0            0                    0                0
[11/05 18:36:49    345s]       leaf               0            0           0            0                    0                0
[11/05 18:36:49    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]       Total              0            0           0            0                    0                0
[11/05 18:36:49    345s]       -------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]       
[11/05 18:36:49    345s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/05 18:36:49    345s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/05 18:36:49    345s]       
[11/05 18:36:49    345s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/05 18:36:49    345s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:49    345s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:49    345s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:49    345s]         sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:49    345s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.912fF, total=21.912fF
[11/05 18:36:49    345s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:36:49    345s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:49    345s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/05 18:36:49    345s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/05 18:36:49    345s]         Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:49    345s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/05 18:36:49    345s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]             min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:49    345s]             max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:49    345s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/05 18:36:49    345s]         skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:36:49    345s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:49    345s]     Reconnecting optimized routes...
[11/05 18:36:49    345s]     Reset timing graph...
[11/05 18:36:49    345s] Ignoring AAE DB Resetting ...
[11/05 18:36:49    345s]     Reset timing graph done.
[11/05 18:36:49    345s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:49    345s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/05 18:36:49    345s]     Set dirty flag on 0 instances, 0 nets
[11/05 18:36:49    345s]   PostConditioning done.
[11/05 18:36:49    345s] Net route status summary:
[11/05 18:36:49    345s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:49    345s]   Non-clock:  1187 (unrouted=61, trialRouted=1126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:36:49    345s]   Update timing and DAG stats after post-conditioning...
[11/05 18:36:49    345s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:49    345s]   Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:36:49    345s] End AAE Lib Interpolated Model. (MEM=1281.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:49    345s]   Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:49    345s]   Clock DAG stats after post-conditioning:
[11/05 18:36:49    345s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:49    345s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:49    345s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:49    345s]     sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:49    345s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.912fF, total=21.912fF
[11/05 18:36:49    345s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:36:49    345s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:49    345s]   Clock DAG net violations after post-conditioning: none
[11/05 18:36:49    345s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/05 18:36:49    345s]     Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:49    345s]   Primary reporting skew groups after post-conditioning:
[11/05 18:36:49    345s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]         min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:49    345s]         max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:49    345s]   Skew group summary after post-conditioning:
[11/05 18:36:49    345s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    345s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/05 18:36:49    345s]   Setting CTS place status to fixed for clock tree and sinks.
[11/05 18:36:49    345s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/05 18:36:49    345s]   Post-balance tidy up or trial balance steps...
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Clock DAG stats at end of CTS:
[11/05 18:36:49    345s]   ==============================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   -----------------------------------------------------------
[11/05 18:36:49    345s]   Cell type                     Count    Area     Capacitance
[11/05 18:36:49    345s]   -----------------------------------------------------------
[11/05 18:36:49    345s]   Buffers                         0      0.000       0.000
[11/05 18:36:49    345s]   Inverters                       0      0.000       0.000
[11/05 18:36:49    345s]   Integrated Clock Gates          0      0.000       0.000
[11/05 18:36:49    345s]   Non-Integrated Clock Gates      0      0.000       0.000
[11/05 18:36:49    345s]   Clock Logic                     0      0.000       0.000
[11/05 18:36:49    345s]   All                             0      0.000       0.000
[11/05 18:36:49    345s]   -----------------------------------------------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Clock DAG wire lengths at end of CTS:
[11/05 18:36:49    345s]   =====================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   --------------------
[11/05 18:36:49    345s]   Type     Wire Length
[11/05 18:36:49    345s]   --------------------
[11/05 18:36:49    345s]   Top          0.000
[11/05 18:36:49    345s]   Trunk        0.000
[11/05 18:36:49    345s]   Leaf       225.570
[11/05 18:36:49    345s]   Total      225.570
[11/05 18:36:49    345s]   --------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Clock DAG hp wire lengths at end of CTS:
[11/05 18:36:49    345s]   ========================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   -----------------------
[11/05 18:36:49    345s]   Type     hp Wire Length
[11/05 18:36:49    345s]   -----------------------
[11/05 18:36:49    345s]   Top          0.000
[11/05 18:36:49    345s]   Trunk        0.000
[11/05 18:36:49    345s]   Leaf         0.000
[11/05 18:36:49    345s]   Total        0.000
[11/05 18:36:49    345s]   -----------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Clock DAG capacitances at end of CTS:
[11/05 18:36:49    345s]   =====================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   -----------------------------------
[11/05 18:36:49    345s]   Type     Gate      Wire      Total
[11/05 18:36:49    345s]   -----------------------------------
[11/05 18:36:49    345s]   Top       0.000     0.000     0.000
[11/05 18:36:49    345s]   Trunk     0.000     0.000     0.000
[11/05 18:36:49    345s]   Leaf     57.620    21.912    79.532
[11/05 18:36:49    345s]   Total    57.620    21.912    79.532
[11/05 18:36:49    345s]   -----------------------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Clock DAG sink capacitances at end of CTS:
[11/05 18:36:49    345s]   ==========================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   ---------------------------------------------------------
[11/05 18:36:49    345s]   Count    Total     Average    Std. Dev.    Min      Max
[11/05 18:36:49    345s]   ---------------------------------------------------------
[11/05 18:36:49    345s]    59      57.620     0.977       0.000      0.977    0.977
[11/05 18:36:49    345s]   ---------------------------------------------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Clock DAG net violations at end of CTS:
[11/05 18:36:49    345s]   =======================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   None
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/05 18:36:49    345s]   ====================================================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   Leaf        0.080       1       0.005       0.000      0.005    0.005    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Primary reporting skew groups summary at end of CTS:
[11/05 18:36:49    345s]   ====================================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   my_delay:both.late    MY_CLK        0.001     0.006     0.005       0.500         0.005           0.005           0.003        0.002     100% {0.001, 0.006}
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Skew group summary at end of CTS:
[11/05 18:36:49    345s]   =================================
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   my_delay:both.late    MY_CLK        0.001     0.006     0.005       0.500         0.005           0.005           0.003        0.002     100% {0.001, 0.006}
[11/05 18:36:49    345s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Found a total of 0 clock tree pins with a slew violation.
[11/05 18:36:49    345s]   
[11/05 18:36:49    345s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:36:49    345s] Synthesizing clock trees done.
[11/05 18:36:49    345s] Tidy Up And Update Timing...
[11/05 18:36:49    345s] External - Set all clocks to propagated mode...
[11/05 18:36:49    345s] Innovus updating I/O latencies
[11/05 18:36:49    345s] #################################################################################
[11/05 18:36:49    345s] # Design Stage: PreRoute
[11/05 18:36:49    345s] # Design Name: IIR
[11/05 18:36:49    345s] # Design Mode: 45nm
[11/05 18:36:49    345s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:36:49    345s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:36:49    345s] # Signoff Settings: SI Off 
[11/05 18:36:49    345s] #################################################################################
[11/05 18:36:49    345s] Calculate delays in Single mode...
[11/05 18:36:49    345s] Topological Sorting (REAL = 0:00:00.0, MEM = 1293.4M, InitMEM = 1293.4M)
[11/05 18:36:49    345s] Start delay calculation (fullDC) (1 T). (MEM=1293.43)
[11/05 18:36:49    345s] End AAE Lib Interpolated Model. (MEM=1304.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:49    346s] Total number of fetched objects 1182
[11/05 18:36:49    346s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:49    346s] End delay calculation. (MEM=1320.64 CPU=0:00:00.0 REAL=0:00:00.0)
[11/05 18:36:49    346s] End delay calculation (fullDC). (MEM=1320.64 CPU=0:00:00.2 REAL=0:00:00.0)
[11/05 18:36:49    346s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1320.6M) ***
[11/05 18:36:49    346s] Setting all clocks to propagated mode.
[11/05 18:36:49    346s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/05 18:36:49    346s] Clock DAG stats after update timingGraph:
[11/05 18:36:49    346s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:36:49    346s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:36:49    346s]   cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:36:49    346s]   sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:36:49    346s]   wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.912fF, total=21.912fF
[11/05 18:36:49    346s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:36:49    346s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:36:49    346s] Clock DAG net violations after update timingGraph: none
[11/05 18:36:49    346s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/05 18:36:49    346s]   Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:36:49    346s] Primary reporting skew groups after update timingGraph:
[11/05 18:36:49    346s]   skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    346s]       min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:36:49    346s]       max path sink: IN_REG_data_out_reg_7_/CK
[11/05 18:36:49    346s] Skew group summary after update timingGraph:
[11/05 18:36:49    346s]   skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:36:49    346s] Logging CTS constraint violations...
[11/05 18:36:49    346s]   No violations found.
[11/05 18:36:49    346s] Logging CTS constraint violations done.
[11/05 18:36:49    346s] Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/05 18:36:49    346s] Runtime done. (took cpu=0:00:09.3 real=0:00:09.9)
[11/05 18:36:49    346s] Runtime Report Coverage % = 99.4
[11/05 18:36:49    346s] Runtime Summary
[11/05 18:36:49    346s] ===============
[11/05 18:36:49    346s] Clock Runtime:  (44%) Core CTS           4.31 (Init 3.03, Construction 0.25, Implementation 0.29, eGRPC 0.43, PostConditioning 0.19, Other 0.12)
[11/05 18:36:49    346s] Clock Runtime:  (40%) CTS services       4.00 (RefinePlace 0.36, EarlyGlobalClock 0.59, NanoRoute 2.07, ExtractRC 0.97, TimingAnalysis 0.00)
[11/05 18:36:49    346s] Clock Runtime:  (15%) Other CTS          1.47 (Init 0.26, CongRepair/EGR-DP 0.62, TimingUpdate 0.59, Other 0.00)
[11/05 18:36:49    346s] Clock Runtime: (100%) Total              9.78
[11/05 18:36:49    346s] 
[11/05 18:36:49    346s] 
[11/05 18:36:49    346s] Runtime Summary:
[11/05 18:36:49    346s] ================
[11/05 18:36:49    346s] 
[11/05 18:36:49    346s] -----------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    346s] wall  % time  children  called  name
[11/05 18:36:49    346s] -----------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    346s] 9.84  100.00    9.84      0       
[11/05 18:36:49    346s] 9.84  100.00    9.78      1     Runtime
[11/05 18:36:49    346s] 0.08    0.80    0.08      1     CCOpt::Phase::Initialization
[11/05 18:36:49    346s] 0.08    0.80    0.08      1       Check Prerequisites
[11/05 18:36:49    346s] 0.08    0.78    0.00      1         Leaving CCOpt scope - CheckPlace
[11/05 18:36:49    346s] 3.14   31.95    3.00      1     CCOpt::Phase::PreparingToBalance
[11/05 18:36:49    346s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/05 18:36:49    346s] 0.18    1.83    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/05 18:36:49    346s] 0.12    1.19    0.00      1       Legalization setup
[11/05 18:36:49    346s] 2.70   27.48    0.00      1       Validating CTS configuration
[11/05 18:36:49    346s] 0.00    0.00    0.00      1         Checking module port directions
[11/05 18:36:49    346s] 0.07    0.71    0.00      1     Preparing To Balance
[11/05 18:36:49    346s] 1.29   13.11    1.29      1     CCOpt::Phase::Construction
[11/05 18:36:49    346s] 1.19   12.06    1.18      1       Stage::Clustering
[11/05 18:36:49    346s] 0.31    3.16    0.29      1         Clustering
[11/05 18:36:49    346s] 0.00    0.02    0.00      1           Initialize for clustering
[11/05 18:36:49    346s] 0.02    0.23    0.00      1           Bottom-up phase
[11/05 18:36:49    346s] 0.26    2.67    0.24      1           Legalizing clock trees
[11/05 18:36:49    346s] 0.19    1.95    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/05 18:36:49    346s] 0.05    0.46    0.00      1             Clock tree timing engine global stage delay update for my_delay:both.late
[11/05 18:36:49    346s] 0.87    8.87    0.86      1         CongRepair After Initial Clustering
[11/05 18:36:49    346s] 0.53    5.44    0.43      1           Leaving CCOpt scope - Early Global Route
[11/05 18:36:49    346s] 0.24    2.48    0.00      1             Early Global Route - eGR only step
[11/05 18:36:49    346s] 0.19    1.89    0.00      1             Congestion Repair
[11/05 18:36:49    346s] 0.32    3.21    0.00      1           Leaving CCOpt scope - extractRC
[11/05 18:36:49    346s] 0.01    0.05    0.00      1           Clock tree timing engine global stage delay update for my_delay:both.late
[11/05 18:36:49    346s] 0.02    0.22    0.02      1       Stage::DRV Fixing
[11/05 18:36:49    346s] 0.01    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[11/05 18:36:49    346s] 0.01    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/05 18:36:49    346s] 0.08    0.82    0.08      1       Stage::Insertion Delay Reduction
[11/05 18:36:49    346s] 0.01    0.06    0.00      1         Removing unnecessary root buffering
[11/05 18:36:49    346s] 0.01    0.08    0.00      1         Removing unconstrained drivers
[11/05 18:36:49    346s] 0.05    0.47    0.00      1         Reducing insertion delay 1
[11/05 18:36:49    346s] 0.01    0.06    0.00      1         Removing longest path buffering
[11/05 18:36:49    346s] 0.01    0.11    0.00      1         Reducing insertion delay 2
[11/05 18:36:49    346s] 0.37    3.81    0.37      1     CCOpt::Phase::Implementation
[11/05 18:36:49    346s] 0.03    0.29    0.03      1       Stage::Reducing Power
[11/05 18:36:49    346s] 0.01    0.08    0.00      1         Improving clock tree routing
[11/05 18:36:49    346s] 0.01    0.11    0.00      1         Reducing clock tree power 1
[11/05 18:36:49    346s] 0.00    0.00    0.00      1           Legalizing clock trees
[11/05 18:36:49    346s] 0.01    0.09    0.00      1         Reducing clock tree power 2
[11/05 18:36:49    346s] 0.12    1.23    0.11      1       Stage::Balancing
[11/05 18:36:49    346s] 0.06    0.61    0.05      1         Approximately balancing fragments step
[11/05 18:36:49    346s] 0.03    0.28    0.00      1           Resolve constraints - Approximately balancing fragments
[11/05 18:36:49    346s] 0.01    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/05 18:36:49    346s] 0.01    0.06    0.00      1           Moving gates to improve sub-tree skew
[11/05 18:36:49    346s] 0.01    0.06    0.00      1           Approximately balancing fragments bottom up
[11/05 18:36:49    346s] 0.01    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[11/05 18:36:49    346s] 0.01    0.08    0.00      1         Improving fragments clock skew
[11/05 18:36:49    346s] 0.03    0.26    0.02      1         Approximately balancing step
[11/05 18:36:49    346s] 0.01    0.13    0.00      1           Resolve constraints - Approximately balancing
[11/05 18:36:49    346s] 0.01    0.06    0.00      1           Approximately balancing, wire and cell delays
[11/05 18:36:49    346s] 0.01    0.08    0.00      1         Fixing clock tree overload
[11/05 18:36:49    346s] 0.01    0.09    0.00      1         Approximately balancing paths
[11/05 18:36:49    346s] 0.10    1.06    0.10      1       Stage::Polishing
[11/05 18:36:49    346s] 0.01    0.14    0.00      1         Merging balancing drivers for power
[11/05 18:36:49    346s] 0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for my_delay:both.late
[11/05 18:36:49    346s] 0.01    0.10    0.00      1         Improving clock skew
[11/05 18:36:49    346s] 0.02    0.19    0.01      1         Moving gates to reduce wire capacitance
[11/05 18:36:49    346s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[11/05 18:36:49    346s] 0.00    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/05 18:36:49    346s] 0.00    0.00    0.00      1             Legalizing clock trees
[11/05 18:36:49    346s] 0.00    0.03    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/05 18:36:49    346s] 0.00    0.00    0.00      1             Legalizing clock trees
[11/05 18:36:49    346s] 0.02    0.16    0.00      1         Reducing clock tree power 3
[11/05 18:36:49    346s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[11/05 18:36:49    346s] 0.00    0.00    0.00      1           Legalizing clock trees
[11/05 18:36:49    346s] 0.01    0.10    0.00      1         Improving insertion delay
[11/05 18:36:49    346s] 0.03    0.35    0.02      1         Wire Opt OverFix
[11/05 18:36:49    346s] 0.02    0.16    0.00      1           Wire Reduction extra effort
[11/05 18:36:49    346s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[11/05 18:36:49    346s] 0.00    0.00    0.00      1             Global shorten wires A0
[11/05 18:36:49    346s] 0.00    0.01    0.00      2             Move For Wirelength - core
[11/05 18:36:49    346s] 0.00    0.00    0.00      1             Global shorten wires A1
[11/05 18:36:49    346s] 0.00    0.00    0.00      1             Global shorten wires B
[11/05 18:36:49    346s] 0.00    0.01    0.00      1             Move For Wirelength - branch
[11/05 18:36:49    346s] 0.00    0.02    0.00      1           Optimizing orientation
[11/05 18:36:49    346s] 0.00    0.02    0.00      1             FlipOpt
[11/05 18:36:49    346s] 0.12    1.22    0.09      1       Stage::Updating netlist
[11/05 18:36:49    346s] 0.09    0.88    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/05 18:36:49    346s] 0.83    8.43    0.71      1     CCOpt::Phase::eGRPC
[11/05 18:36:49    346s] 0.26    2.65    0.25      1       Leaving CCOpt scope - Routing Tools
[11/05 18:36:49    346s] 0.25    2.58    0.00      1         Early Global Route - eGR only step
[11/05 18:36:49    346s] 0.31    3.15    0.00      1       Leaving CCOpt scope - extractRC
[11/05 18:36:49    346s] 0.01    0.14    0.01      1       Reset bufferability constraints
[11/05 18:36:49    346s] 0.01    0.13    0.00      1         Clock tree timing engine global stage delay update for my_delay:both.late
[11/05 18:36:49    346s] 0.01    0.11    0.00      1       eGRPC Moving buffers
[11/05 18:36:49    346s] 0.00    0.01    0.00      1         Violation analysis
[11/05 18:36:49    346s] 0.02    0.18    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/05 18:36:49    346s] 0.00    0.01    0.00      1         Artificially removing long paths
[11/05 18:36:49    346s] 0.01    0.13    0.00      1       eGRPC Fixing DRVs
[11/05 18:36:49    346s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[11/05 18:36:49    346s] 0.00    0.01    0.00      1       Violation analysis
[11/05 18:36:49    346s] 0.09    0.89    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/05 18:36:49    346s] 3.18   32.36    3.17      1     CCOpt::Phase::Routing
[11/05 18:36:49    346s] 2.81   28.56    2.75      1       Leaving CCOpt scope - Routing Tools
[11/05 18:36:49    346s] 0.24    2.48    0.00      1         Early Global Route - eGR->NR step
[11/05 18:36:49    346s] 2.07   21.07    0.00      1         NanoRoute
[11/05 18:36:49    346s] 0.43    4.39    0.00      1         Route Remaining Unrouted Nets
[11/05 18:36:49    346s] 0.34    3.49    0.00      1       Leaving CCOpt scope - extractRC
[11/05 18:36:49    346s] 0.01    0.13    0.00      1       Clock tree timing engine global stage delay update for my_delay:both.late
[11/05 18:36:49    346s] 0.19    1.93    0.08      1     CCOpt::Phase::PostConditioning
[11/05 18:36:49    346s] 0.00    0.00    0.00      1       Reset bufferability constraints
[11/05 18:36:49    346s] 0.01    0.14    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/05 18:36:49    346s] 0.01    0.14    0.00      1       Recomputing CTS skew targets
[11/05 18:36:49    346s] 0.01    0.13    0.00      1       PostConditioning Fixing DRVs
[11/05 18:36:49    346s] 0.02    0.16    0.00      1       Buffering to fix DRVs
[11/05 18:36:49    346s] 0.01    0.12    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/05 18:36:49    346s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[11/05 18:36:49    346s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/05 18:36:49    346s] 0.01    0.12    0.00      1       Clock tree timing engine global stage delay update for my_delay:both.late
[11/05 18:36:49    346s] 0.01    0.14    0.00      1     Post-balance tidy up or trial balance steps
[11/05 18:36:49    346s] 0.60    6.15    0.59      1     Tidy Up And Update Timing
[11/05 18:36:49    346s] 0.59    6.03    0.00      1       External - Set all clocks to propagated mode
[11/05 18:36:49    346s] -----------------------------------------------------------------------------------------------------------------
[11/05 18:36:49    346s] 
[11/05 18:36:49    346s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/05 18:36:49    346s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1301.6M
[11/05 18:36:49    346s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1301.6M
[11/05 18:36:49    346s] Synthesizing clock trees with CCOpt done.
[11/05 18:36:49    346s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/05 18:36:49    346s] Type 'man IMPSP-9025' for more detail.
[11/05 18:36:49    346s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1033.7M, totSessionCpu=0:05:46 **
[11/05 18:36:49    346s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/05 18:36:49    346s] Need call spDPlaceInit before registerPrioInstLoc.
[11/05 18:36:49    346s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:49    346s] GigaOpt running with 1 threads.
[11/05 18:36:49    346s] Info: 1 threads available for lower-level modules during optimization.
[11/05 18:36:49    346s] OPERPROF: Starting DPlace-Init at level 1, MEM:1217.6M
[11/05 18:36:49    346s] z: 2, totalTracks: 1
[11/05 18:36:49    346s] z: 4, totalTracks: 1
[11/05 18:36:49    346s] z: 6, totalTracks: 1
[11/05 18:36:49    346s] z: 8, totalTracks: 1
[11/05 18:36:49    346s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:49    346s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1217.6M
[11/05 18:36:49    346s] OPERPROF:     Starting CMU at level 3, MEM:1217.6M
[11/05 18:36:49    346s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1217.6M
[11/05 18:36:49    346s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1217.6M
[11/05 18:36:49    346s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1217.6MB).
[11/05 18:36:49    346s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1217.6M
[11/05 18:36:49    346s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1217.6M
[11/05 18:36:49    346s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1217.6M
[11/05 18:36:49    346s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:49    346s] 
[11/05 18:36:49    346s] Creating Lib Analyzer ...
[11/05 18:36:49    346s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:49    346s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:36:49    346s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:36:49    346s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:36:49    346s] 
[11/05 18:36:49    346s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:50    346s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:47 mem=1239.6M
[11/05 18:36:50    346s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:47 mem=1239.6M
[11/05 18:36:50    346s] Creating Lib Analyzer, finished. 
[11/05 18:36:50    346s] Effort level <high> specified for reg2reg path_group
[11/05 18:36:50    347s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1038.4M, totSessionCpu=0:05:47 **
[11/05 18:36:50    347s] *** optDesign -postCTS ***
[11/05 18:36:50    347s] DRC Margin: user margin 0.0; extra margin 0.2
[11/05 18:36:50    347s] Hold Target Slack: user slack 0
[11/05 18:36:50    347s] Setup Target Slack: user slack 0; extra slack 0.0
[11/05 18:36:50    347s] setUsefulSkewMode -ecoRoute false
[11/05 18:36:50    347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1241.6M
[11/05 18:36:50    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1241.6M
[11/05 18:36:50    347s] Multi-VT timing optimization disabled based on library information.
[11/05 18:36:50    347s] Deleting Cell Server ...
[11/05 18:36:50    347s] Deleting Lib Analyzer.
[11/05 18:36:50    347s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:36:50    347s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:36:50    347s] Summary for sequential cells identification: 
[11/05 18:36:50    347s]   Identified SBFF number: 16
[11/05 18:36:50    347s]   Identified MBFF number: 0
[11/05 18:36:50    347s]   Identified SB Latch number: 0
[11/05 18:36:50    347s]   Identified MB Latch number: 0
[11/05 18:36:50    347s]   Not identified SBFF number: 0
[11/05 18:36:50    347s]   Not identified MBFF number: 0
[11/05 18:36:50    347s]   Not identified SB Latch number: 0
[11/05 18:36:50    347s]   Not identified MB Latch number: 0
[11/05 18:36:50    347s]   Number of sequential cells which are not FFs: 13
[11/05 18:36:50    347s]  Visiting view : MyAnView
[11/05 18:36:50    347s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:36:50    347s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:36:50    347s]  Visiting view : MyAnView
[11/05 18:36:50    347s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:36:50    347s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:36:50    347s]  Setting StdDelay to 10.10
[11/05 18:36:50    347s] Creating Cell Server, finished. 
[11/05 18:36:50    347s] 
[11/05 18:36:50    347s] Deleting Cell Server ...
[11/05 18:36:50    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:50    347s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1241.6M
[11/05 18:36:50    347s] All LLGs are deleted
[11/05 18:36:50    347s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1241.6M
[11/05 18:36:50    347s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1241.6M
[11/05 18:36:50    347s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1241.6M
[11/05 18:36:50    347s] Start to check current routing status for nets...
[11/05 18:36:50    347s] All nets are already routed correctly.
[11/05 18:36:50    347s] End to check current routing status for nets (mem=1241.6M)
[11/05 18:36:50    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:50    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:50    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:50    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:50    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:50    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:51    347s] Compute RC Scale Done ...
[11/05 18:36:51    347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1399.4M
[11/05 18:36:51    347s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1399.4M
[11/05 18:36:51    347s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1399.4M
[11/05 18:36:51    347s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.047, MEM:1415.4M
[11/05 18:36:51    347s] Fast DP-INIT is on for default
[11/05 18:36:51    347s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1415.4M
[11/05 18:36:51    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.057, MEM:1415.4M
[11/05 18:36:51    347s] Starting delay calculation for Setup views
[11/05 18:36:51    347s] #################################################################################
[11/05 18:36:51    347s] # Design Stage: PreRoute
[11/05 18:36:51    347s] # Design Name: IIR
[11/05 18:36:51    347s] # Design Mode: 45nm
[11/05 18:36:51    347s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:36:51    347s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:36:51    347s] # Signoff Settings: SI Off 
[11/05 18:36:51    347s] #################################################################################
[11/05 18:36:51    347s] Calculate delays in Single mode...
[11/05 18:36:51    347s] Topological Sorting (REAL = 0:00:00.0, MEM = 1413.4M, InitMEM = 1413.4M)
[11/05 18:36:51    347s] Start delay calculation (fullDC) (1 T). (MEM=1413.42)
[11/05 18:36:51    347s] End AAE Lib Interpolated Model. (MEM=1424.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:52    348s] Total number of fetched objects 1182
[11/05 18:36:52    348s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:36:52    348s] End delay calculation. (MEM=1392.93 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:36:52    348s] End delay calculation (fullDC). (MEM=1392.93 CPU=0:00:01.0 REAL=0:00:01.0)
[11/05 18:36:52    348s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1392.9M) ***
[11/05 18:36:52    348s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:05:49 mem=1392.9M)
[11/05 18:36:52    348s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.508  |  0.508  |  2.274  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.790%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1129.3M, totSessionCpu=0:05:49 **
[11/05 18:36:52    348s] ** INFO : this run is activating low effort ccoptDesign flow
[11/05 18:36:52    348s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:36:52    348s] ### Creating PhyDesignMc. totSessionCpu=0:05:49 mem=1322.2M
[11/05 18:36:52    348s] OPERPROF: Starting DPlace-Init at level 1, MEM:1322.2M
[11/05 18:36:52    348s] z: 2, totalTracks: 1
[11/05 18:36:52    348s] z: 4, totalTracks: 1
[11/05 18:36:52    348s] z: 6, totalTracks: 1
[11/05 18:36:52    348s] z: 8, totalTracks: 1
[11/05 18:36:52    348s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:52    348s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1322.2M
[11/05 18:36:52    348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1322.2M
[11/05 18:36:52    348s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2MB).
[11/05 18:36:52    348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1322.2M
[11/05 18:36:52    349s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:36:52    349s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:49 mem=1322.2M
[11/05 18:36:52    349s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1322.2M
[11/05 18:36:52    349s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1322.2M
[11/05 18:36:52    349s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:36:52    349s] #optDebug: fT-E <X 2 0 0 1>
[11/05 18:36:52    349s] *** Starting optimizing excluded clock nets MEM= 1322.2M) ***
[11/05 18:36:52    349s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1322.2M) ***
[11/05 18:36:52    349s] *** Starting optimizing excluded clock nets MEM= 1322.2M) ***
[11/05 18:36:52    349s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1322.2M) ***
[11/05 18:36:52    349s] Info: Done creating the CCOpt slew target map.
[11/05 18:36:52    349s] Begin: GigaOpt high fanout net optimization
[11/05 18:36:52    349s] GigaOpt HFN: use maxLocalDensity 1.2
[11/05 18:36:52    349s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/05 18:36:52    349s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:36:52    349s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:36:52    349s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:49.1/0:19:04.2 (0.3), mem = 1322.2M
[11/05 18:36:52    349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.8
[11/05 18:36:52    349s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:36:52    349s] ### Creating PhyDesignMc. totSessionCpu=0:05:49 mem=1330.2M
[11/05 18:36:52    349s] OPERPROF: Starting DPlace-Init at level 1, MEM:1330.2M
[11/05 18:36:52    349s] z: 2, totalTracks: 1
[11/05 18:36:52    349s] z: 4, totalTracks: 1
[11/05 18:36:52    349s] z: 6, totalTracks: 1
[11/05 18:36:52    349s] z: 8, totalTracks: 1
[11/05 18:36:52    349s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:52    349s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1330.2M
[11/05 18:36:52    349s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1330.2M
[11/05 18:36:52    349s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2MB).
[11/05 18:36:52    349s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1330.2M
[11/05 18:36:52    349s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:36:52    349s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:49 mem=1330.2M
[11/05 18:36:52    349s] ### Creating RouteCongInterface, started
[11/05 18:36:52    349s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:52    349s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:52    349s] ### Creating LA Mngr. totSessionCpu=0:05:49 mem=1330.2M
[11/05 18:36:52    349s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:53    349s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=1346.2M
[11/05 18:36:53    349s] 
[11/05 18:36:53    349s] Creating Lib Analyzer ...
[11/05 18:36:53    349s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:53    349s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:36:53    349s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:36:53    349s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:36:53    349s] 
[11/05 18:36:53    349s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:53    350s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:50 mem=1346.2M
[11/05 18:36:53    350s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:50 mem=1346.2M
[11/05 18:36:53    350s] Creating Lib Analyzer, finished. 
[11/05 18:36:53    350s] 
[11/05 18:36:53    350s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/05 18:36:53    350s] 
[11/05 18:36:53    350s] #optDebug: {0, 1.000}
[11/05 18:36:53    350s] ### Creating RouteCongInterface, finished
[11/05 18:36:53    350s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=1346.2M
[11/05 18:36:53    350s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=1346.2M
[11/05 18:36:56    352s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:36:56    352s] Total-nets :: 1127, Stn-nets :: 0, ratio :: 0 %
[11/05 18:36:56    352s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1346.2M
[11/05 18:36:56    352s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1346.2M
[11/05 18:36:56    352s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:36:56    352s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.8
[11/05 18:36:56    352s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.3 (1.0), totSession cpu/real = 0:05:52.4/0:19:07.5 (0.3), mem = 1346.2M
[11/05 18:36:56    352s] 
[11/05 18:36:56    352s] =============================================================================================
[11/05 18:36:56    352s]  Step TAT Report for DrvOpt #4
[11/05 18:36:56    352s] =============================================================================================
[11/05 18:36:56    352s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:36:56    352s] ---------------------------------------------------------------------------------------------
[11/05 18:36:56    352s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[11/05 18:36:56    352s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  32.3 % )     0:00:01.1 /  0:00:01.0    1.0
[11/05 18:36:56    352s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:36:56    352s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:36:56    352s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/05 18:36:56    352s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:36:56    352s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:36:56    352s] [ MISC                   ]          0:00:02.2  (  66.1 % )     0:00:02.2 /  0:00:02.1    1.0
[11/05 18:36:56    352s] ---------------------------------------------------------------------------------------------
[11/05 18:36:56    352s]  DrvOpt #4 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.2    1.0
[11/05 18:36:56    352s] ---------------------------------------------------------------------------------------------
[11/05 18:36:56    352s] 
[11/05 18:36:56    352s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/05 18:36:56    352s] End: GigaOpt high fanout net optimization
[11/05 18:36:56    352s] Deleting Lib Analyzer.
[11/05 18:36:56    352s] Begin: GigaOpt Global Optimization
[11/05 18:36:56    352s] *info: use new DP (enabled)
[11/05 18:36:56    352s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/05 18:36:56    352s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:36:56    352s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:36:56    352s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:52.4/0:19:07.6 (0.3), mem = 1346.2M
[11/05 18:36:56    352s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.9
[11/05 18:36:56    352s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:36:56    352s] ### Creating PhyDesignMc. totSessionCpu=0:05:52 mem=1346.2M
[11/05 18:36:56    352s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/05 18:36:56    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:1346.2M
[11/05 18:36:56    352s] z: 2, totalTracks: 1
[11/05 18:36:56    352s] z: 4, totalTracks: 1
[11/05 18:36:56    352s] z: 6, totalTracks: 1
[11/05 18:36:56    352s] z: 8, totalTracks: 1
[11/05 18:36:56    352s] #spOpts: N=45 mergeVia=F 
[11/05 18:36:56    352s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1346.2M
[11/05 18:36:56    352s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1346.2M
[11/05 18:36:56    352s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1346.2MB).
[11/05 18:36:56    352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1346.2M
[11/05 18:36:56    352s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:36:56    352s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:52 mem=1346.2M
[11/05 18:36:56    352s] ### Creating RouteCongInterface, started
[11/05 18:36:56    352s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:56    352s] 
[11/05 18:36:56    352s] Creating Lib Analyzer ...
[11/05 18:36:56    352s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:36:56    352s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:36:56    352s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:36:56    352s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:36:56    352s] 
[11/05 18:36:56    352s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:36:56    353s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:53 mem=1346.2M
[11/05 18:36:56    353s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:53 mem=1346.2M
[11/05 18:36:56    353s] Creating Lib Analyzer, finished. 
[11/05 18:36:56    353s] 
[11/05 18:36:56    353s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:36:56    353s] 
[11/05 18:36:56    353s] #optDebug: {0, 1.000}
[11/05 18:36:56    353s] ### Creating RouteCongInterface, finished
[11/05 18:36:56    353s] {MG  {4 0 1 0.030854}  {7 0 1.4 0.147351}  {9 0 5.9 0.584586} }
[11/05 18:36:56    353s] ### Creating LA Mngr. totSessionCpu=0:05:53 mem=1346.2M
[11/05 18:36:56    353s] ### Creating LA Mngr, finished. totSessionCpu=0:05:53 mem=1346.2M
[11/05 18:37:01    358s] *info: 1 clock net excluded
[11/05 18:37:01    358s] *info: 2 special nets excluded.
[11/05 18:37:01    358s] *info: 61 no-driver nets excluded.
[11/05 18:37:01    358s] *info: 1 net with fixed/cover wires excluded.
[11/05 18:37:03    359s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1370.3M
[11/05 18:37:03    359s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1370.3M
[11/05 18:37:03    359s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/05 18:37:03    359s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:37:03    359s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
[11/05 18:37:03    359s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:37:03    359s] |   0.000|   0.000|    56.79%|   0:00:00.0| 1371.3M|  MyAnView|       NA| NA                           |
[11/05 18:37:03    359s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:37:03    359s] 
[11/05 18:37:03    359s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1371.3M) ***
[11/05 18:37:03    359s] 
[11/05 18:37:03    359s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1371.3M) ***
[11/05 18:37:03    359s] Bottom Preferred Layer:
[11/05 18:37:03    359s] +---------------+------------+----------+
[11/05 18:37:03    359s] |     Layer     |    CLK     |   Rule   |
[11/05 18:37:03    359s] +---------------+------------+----------+
[11/05 18:37:03    359s] | metal3 (z=3)  |          1 | default  |
[11/05 18:37:03    359s] +---------------+------------+----------+
[11/05 18:37:03    359s] Via Pillar Rule:
[11/05 18:37:03    359s]     None
[11/05 18:37:03    359s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/05 18:37:03    359s] Total-nets :: 1127, Stn-nets :: 0, ratio :: 0 %
[11/05 18:37:03    359s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1352.2M
[11/05 18:37:03    359s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1352.2M
[11/05 18:37:03    359s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:37:03    359s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.9
[11/05 18:37:03    359s] *** SetupOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:05:59.6/0:19:14.8 (0.3), mem = 1352.2M
[11/05 18:37:03    359s] 
[11/05 18:37:03    359s] =============================================================================================
[11/05 18:37:03    359s]  Step TAT Report for GlobalOpt #2
[11/05 18:37:03    359s] =============================================================================================
[11/05 18:37:03    359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:37:03    359s] ---------------------------------------------------------------------------------------------
[11/05 18:37:03    359s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[11/05 18:37:03    359s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   7.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/05 18:37:03    359s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:37:03    359s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:37:03    359s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/05 18:37:03    359s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:37:03    359s] [ TransformInit          ]      1   0:00:06.4  (  89.3 % )     0:00:06.4 /  0:00:06.4    1.0
[11/05 18:37:03    359s] [ MISC                   ]          0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:37:03    359s] ---------------------------------------------------------------------------------------------
[11/05 18:37:03    359s]  GlobalOpt #2 TOTAL                 0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.2    1.0
[11/05 18:37:03    359s] ---------------------------------------------------------------------------------------------
[11/05 18:37:03    359s] 
[11/05 18:37:03    359s] End: GigaOpt Global Optimization
[11/05 18:37:03    359s] *** Timing Is met
[11/05 18:37:03    359s] *** Check timing (0:00:00.0)
[11/05 18:37:03    359s] Deleting Lib Analyzer.
[11/05 18:37:03    359s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/05 18:37:03    359s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:37:03    359s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:37:03    359s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=1350.2M
[11/05 18:37:03    359s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=1350.2M
[11/05 18:37:03    359s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/05 18:37:03    359s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1350.2M
[11/05 18:37:03    359s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1350.2M
[11/05 18:37:03    359s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:37:03    359s] **INFO: Flow update: Design timing is met.
[11/05 18:37:03    359s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:37:03    359s] **INFO: Flow update: Design timing is met.
[11/05 18:37:03    359s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/05 18:37:03    359s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:37:03    359s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:37:03    359s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=1347.2M
[11/05 18:37:03    359s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=1347.2M
[11/05 18:37:03    359s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:37:03    359s] ### Creating PhyDesignMc. totSessionCpu=0:06:00 mem=1366.3M
[11/05 18:37:03    359s] OPERPROF: Starting DPlace-Init at level 1, MEM:1366.3M
[11/05 18:37:03    359s] z: 2, totalTracks: 1
[11/05 18:37:03    359s] z: 4, totalTracks: 1
[11/05 18:37:03    359s] z: 6, totalTracks: 1
[11/05 18:37:03    359s] z: 8, totalTracks: 1
[11/05 18:37:03    359s] #spOpts: N=45 mergeVia=F 
[11/05 18:37:03    359s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1366.3M
[11/05 18:37:03    359s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1366.3M
[11/05 18:37:03    359s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1366.3MB).
[11/05 18:37:03    359s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1366.3M
[11/05 18:37:03    359s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:37:03    359s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:00 mem=1366.3M
[11/05 18:37:03    359s] Begin: Area Reclaim Optimization
[11/05 18:37:03    359s] 
[11/05 18:37:03    359s] Creating Lib Analyzer ...
[11/05 18:37:03    359s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:37:03    359s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:37:03    359s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:37:03    359s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:37:03    359s] 
[11/05 18:37:03    359s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:37:04    360s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:00 mem=1370.3M
[11/05 18:37:04    360s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:00 mem=1370.3M
[11/05 18:37:04    360s] Creating Lib Analyzer, finished. 
[11/05 18:37:04    360s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:00.4/0:19:15.6 (0.3), mem = 1370.3M
[11/05 18:37:04    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.10
[11/05 18:37:04    360s] ### Creating RouteCongInterface, started
[11/05 18:37:04    360s] 
[11/05 18:37:04    360s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:37:04    360s] 
[11/05 18:37:04    360s] #optDebug: {0, 1.000}
[11/05 18:37:04    360s] ### Creating RouteCongInterface, finished
[11/05 18:37:04    360s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=1370.3M
[11/05 18:37:04    360s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=1370.3M
[11/05 18:37:04    360s] Usable buffer cells for single buffer setup transform:
[11/05 18:37:04    360s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[11/05 18:37:04    360s] Number of usable buffer cells above: 9
[11/05 18:37:04    360s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1370.3M
[11/05 18:37:04    360s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1370.3M
[11/05 18:37:04    361s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.79
[11/05 18:37:04    361s] +----------+---------+--------+--------+------------+--------+
[11/05 18:37:04    361s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/05 18:37:04    361s] +----------+---------+--------+--------+------------+--------+
[11/05 18:37:04    361s] |    56.79%|        -|   0.020|   0.000|   0:00:00.0| 1370.3M|
[11/05 18:37:05    361s] |    56.68%|       12|   0.020|   0.000|   0:00:01.0| 1414.4M|
[11/05 18:37:05    361s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:37:05    361s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1414.4M|
[11/05 18:37:05    362s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1414.4M|
[11/05 18:37:06    362s] |    56.68%|        0|   0.020|   0.000|   0:00:01.0| 1414.4M|
[11/05 18:37:06    362s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:37:06    362s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1414.4M|
[11/05 18:37:06    362s] +----------+---------+--------+--------+------------+--------+
[11/05 18:37:06    362s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 56.68
[11/05 18:37:06    362s] 
[11/05 18:37:06    362s] ** Summary: Restruct = 12 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/05 18:37:06    362s] --------------------------------------------------------------
[11/05 18:37:06    362s] |                                   | Total     | Sequential |
[11/05 18:37:06    362s] --------------------------------------------------------------
[11/05 18:37:06    362s] | Num insts resized                 |       0  |       0    |
[11/05 18:37:06    362s] | Num insts undone                  |       0  |       0    |
[11/05 18:37:06    362s] | Num insts Downsized               |       0  |       0    |
[11/05 18:37:06    362s] | Num insts Samesized               |       0  |       0    |
[11/05 18:37:06    362s] | Num insts Upsized                 |       0  |       0    |
[11/05 18:37:06    362s] | Num multiple commits+uncommits    |       0  |       -    |
[11/05 18:37:06    362s] --------------------------------------------------------------
[11/05 18:37:06    362s] Bottom Preferred Layer:
[11/05 18:37:06    362s] +---------------+------------+----------+
[11/05 18:37:06    362s] |     Layer     |    CLK     |   Rule   |
[11/05 18:37:06    362s] +---------------+------------+----------+
[11/05 18:37:06    362s] | metal3 (z=3)  |          1 | default  |
[11/05 18:37:06    362s] +---------------+------------+----------+
[11/05 18:37:06    362s] Via Pillar Rule:
[11/05 18:37:06    362s]     None
[11/05 18:37:06    362s] End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
[11/05 18:37:06    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.015, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.016, MEM:1414.4M
[11/05 18:37:06    362s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.7
[11/05 18:37:06    362s] OPERPROF: Starting RefinePlace at level 1, MEM:1414.4M
[11/05 18:37:06    362s] *** Starting refinePlace (0:06:02 mem=1414.4M) ***
[11/05 18:37:06    362s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:37:06    362s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:37:06    362s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1414.4M
[11/05 18:37:06    362s] Starting refinePlace ...
[11/05 18:37:06    362s] One DDP V2 for no tweak run.
[11/05 18:37:06    362s] 
[11/05 18:37:06    362s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:37:06    362s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:37:06    362s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1414.4MB) @(0:06:02 - 0:06:02).
[11/05 18:37:06    362s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:37:06    362s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1414.4MB
[11/05 18:37:06    362s] Statistics of distance of Instance movement in refine placement:
[11/05 18:37:06    362s]   maximum (X+Y) =         0.00 um
[11/05 18:37:06    362s]   mean    (X+Y) =         0.00 um
[11/05 18:37:06    362s] Summary Report:
[11/05 18:37:06    362s] Instances move: 0 (out of 984 movable)
[11/05 18:37:06    362s] Instances flipped: 0
[11/05 18:37:06    362s] Mean displacement: 0.00 um
[11/05 18:37:06    362s] Max displacement: 0.00 um 
[11/05 18:37:06    362s] Total instances moved : 0
[11/05 18:37:06    362s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.035, MEM:1414.4M
[11/05 18:37:06    362s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:37:06    362s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1414.4MB
[11/05 18:37:06    362s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1414.4MB) @(0:06:02 - 0:06:02).
[11/05 18:37:06    362s] *** Finished refinePlace (0:06:02 mem=1414.4M) ***
[11/05 18:37:06    362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.7
[11/05 18:37:06    362s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.044, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1414.4M
[11/05 18:37:06    362s] *** maximum move = 0.00 um ***
[11/05 18:37:06    362s] *** Finished re-routing un-routed nets (1414.4M) ***
[11/05 18:37:06    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1414.4M
[11/05 18:37:06    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1414.4M
[11/05 18:37:06    362s] 
[11/05 18:37:06    362s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1414.4M) ***
[11/05 18:37:06    362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.10
[11/05 18:37:06    362s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:06:02.5/0:19:17.8 (0.3), mem = 1414.4M
[11/05 18:37:06    362s] 
[11/05 18:37:06    362s] =============================================================================================
[11/05 18:37:06    362s]  Step TAT Report for AreaOpt #3
[11/05 18:37:06    362s] =============================================================================================
[11/05 18:37:06    362s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:37:06    362s] ---------------------------------------------------------------------------------------------
[11/05 18:37:06    362s] [ RefinePlace            ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:37:06    362s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[11/05 18:37:06    362s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  19.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:37:06    362s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:37:06    362s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:37:06    362s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:37:06    362s] [ OptSingleIteration     ]      5   0:00:00.1  (   4.5 % )     0:00:01.4 /  0:00:01.3    1.0
[11/05 18:37:06    362s] [ OptGetWeight           ]    180   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.4
[11/05 18:37:06    362s] [ OptEval                ]    180   0:00:00.9  (  32.6 % )     0:00:00.9 /  0:00:00.9    1.0
[11/05 18:37:06    362s] [ OptCommit              ]    180   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.5
[11/05 18:37:06    362s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.2
[11/05 18:37:06    362s] [ PostCommitDelayUpdate  ]    181   0:00:00.0  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:37:06    362s] [ IncrDelayCalc          ]     19   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/05 18:37:06    362s] [ MISC                   ]          0:00:00.7  (  24.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/05 18:37:06    362s] ---------------------------------------------------------------------------------------------
[11/05 18:37:06    362s]  AreaOpt #3 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[11/05 18:37:06    362s] ---------------------------------------------------------------------------------------------
[11/05 18:37:06    362s] 
[11/05 18:37:06    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1395.4M
[11/05 18:37:06    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1395.4M
[11/05 18:37:06    362s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:37:06    362s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1355.36M, totSessionCpu=0:06:03).
[11/05 18:37:06    362s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1355.4M
[11/05 18:37:06    362s] All LLGs are deleted
[11/05 18:37:06    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1355.4M
[11/05 18:37:06    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1355.4M
[11/05 18:37:06    362s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1355.4M
[11/05 18:37:06    362s] ### Creating LA Mngr. totSessionCpu=0:06:03 mem=1355.4M
[11/05 18:37:06    362s] ### Creating LA Mngr, finished. totSessionCpu=0:06:03 mem=1355.4M
[11/05 18:37:06    362s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Import and model ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Create place DB ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Import place data ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read instances and placement ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read nets ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Create route DB ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       == Non-default Options ==
[11/05 18:37:06    362s] (I)       Maximum routing layer                              : 10
[11/05 18:37:06    362s] (I)       Number of threads                                  : 1
[11/05 18:37:06    362s] (I)       Method to set GCell size                           : row
[11/05 18:37:06    362s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:37:06    362s] (I)       Started Import route data ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Use row-based GCell size
[11/05 18:37:06    362s] (I)       Use row-based GCell align
[11/05 18:37:06    362s] (I)       GCell unit size   : 2800
[11/05 18:37:06    362s] (I)       GCell multiplier  : 1
[11/05 18:37:06    362s] (I)       GCell row height  : 2800
[11/05 18:37:06    362s] (I)       Actual row height : 2800
[11/05 18:37:06    362s] (I)       GCell align ref   : 10260 10080
[11/05 18:37:06    362s] [NR-eGR] Track table information for default rule: 
[11/05 18:37:06    362s] [NR-eGR] metal1 has no routable track
[11/05 18:37:06    362s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:37:06    362s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:37:06    362s] (I)       ===========================================================================
[11/05 18:37:06    362s] (I)       == Report All Rule Vias ==
[11/05 18:37:06    362s] (I)       ===========================================================================
[11/05 18:37:06    362s] (I)        Via Rule : (Default)
[11/05 18:37:06    362s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:37:06    362s] (I)       ---------------------------------------------------------------------------
[11/05 18:37:06    362s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:37:06    362s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:37:06    362s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:37:06    362s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:37:06    362s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:37:06    362s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:37:06    362s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:37:06    362s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:37:06    362s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:37:06    362s] (I)       ===========================================================================
[11/05 18:37:06    362s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read routing blockages ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read instance blockages ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read PG blockages ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Read 92 PG shapes
[11/05 18:37:06    362s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read boundary cut boxes ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:37:06    362s] [NR-eGR] #Instance Blockages : 0
[11/05 18:37:06    362s] [NR-eGR] #PG Blockages       : 92
[11/05 18:37:06    362s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:37:06    362s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:37:06    362s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read blackboxes ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:37:06    362s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read prerouted ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 190
[11/05 18:37:06    362s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read unlegalized nets ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read nets ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=1
[11/05 18:37:06    362s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Set up via pillars ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       early_global_route_priority property id does not exist.
[11/05 18:37:06    362s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Model blockages into capacity
[11/05 18:37:06    362s] (I)       Read Num Blocks=92  Num Prerouted Wires=190  Num CS=0
[11/05 18:37:06    362s] (I)       Started Initialize 3D capacity ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 88
[11/05 18:37:06    362s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 90
[11/05 18:37:06    362s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 12
[11/05 18:37:06    362s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:37:06    362s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:37:06    362s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:37:06    362s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:37:06    362s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:37:06    362s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:37:06    362s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       -- layer congestion ratio --
[11/05 18:37:06    362s] (I)       Layer 1 : 0.100000
[11/05 18:37:06    362s] (I)       Layer 2 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 3 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 4 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 5 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 6 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 7 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 8 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 9 : 0.700000
[11/05 18:37:06    362s] (I)       Layer 10 : 0.700000
[11/05 18:37:06    362s] (I)       ----------------------------
[11/05 18:37:06    362s] (I)       Number of ignored nets                =      1
[11/05 18:37:06    362s] (I)       Number of connected nets              =      0
[11/05 18:37:06    362s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[11/05 18:37:06    362s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:37:06    362s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:37:06    362s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:37:06    362s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:37:06    362s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:37:06    362s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:37:06    362s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:37:06    362s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:37:06    362s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Read aux data ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Others data preparation ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Create route kernel ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Ndr track 0 does not exist
[11/05 18:37:06    362s] (I)       Ndr track 0 does not exist
[11/05 18:37:06    362s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:37:06    362s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:37:06    362s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:37:06    362s] (I)       Site width          :   380  (dbu)
[11/05 18:37:06    362s] (I)       Row height          :  2800  (dbu)
[11/05 18:37:06    362s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:37:06    362s] (I)       GCell width         :  2800  (dbu)
[11/05 18:37:06    362s] (I)       GCell height        :  2800  (dbu)
[11/05 18:37:06    362s] (I)       Grid                :    47    46    10
[11/05 18:37:06    362s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:37:06    362s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:37:06    362s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:37:06    362s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:37:06    362s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:37:06    362s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:37:06    362s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:37:06    362s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:37:06    362s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:37:06    362s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:37:06    362s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:37:06    362s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:37:06    362s] (I)       --------------------------------------------------------
[11/05 18:37:06    362s] 
[11/05 18:37:06    362s] [NR-eGR] ============ Routing rule table ============
[11/05 18:37:06    362s] [NR-eGR] Rule id: 0  Nets: 1126 
[11/05 18:37:06    362s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:37:06    362s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:37:06    362s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:37:06    362s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:37:06    362s] [NR-eGR] Rule id: 1  Nets: 0 
[11/05 18:37:06    362s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/05 18:37:06    362s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[11/05 18:37:06    362s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[11/05 18:37:06    362s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:37:06    362s] [NR-eGR] ========================================
[11/05 18:37:06    362s] [NR-eGR] 
[11/05 18:37:06    362s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:37:06    362s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:37:06    362s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Reset routing kernel
[11/05 18:37:06    362s] (I)       Started Global Routing ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Initialization ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       totalPins=3577  totalGlobalPin=3392 (94.83%)
[11/05 18:37:06    362s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Net group 1 ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Generate topology ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:37:06    362s] [NR-eGR] Layer group 1: route 1126 net(s) in layer range [2, 10]
[11/05 18:37:06    362s] (I)       
[11/05 18:37:06    362s] (I)       ============  Phase 1a Route ============
[11/05 18:37:06    362s] (I)       Started Phase 1a ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Pattern routing ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:37:06    362s] (I)       Started Add via demand to 2D ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       
[11/05 18:37:06    362s] (I)       ============  Phase 1b Route ============
[11/05 18:37:06    362s] (I)       Started Phase 1b ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:37:06    362s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.408800e+03um
[11/05 18:37:06    362s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       
[11/05 18:37:06    362s] (I)       ============  Phase 1c Route ============
[11/05 18:37:06    362s] (I)       Started Phase 1c ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:37:06    362s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       
[11/05 18:37:06    362s] (I)       ============  Phase 1d Route ============
[11/05 18:37:06    362s] (I)       Started Phase 1d ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:37:06    362s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       
[11/05 18:37:06    362s] (I)       ============  Phase 1e Route ============
[11/05 18:37:06    362s] (I)       Started Phase 1e ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Route legalization ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:37:06    362s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.408800e+03um
[11/05 18:37:06    362s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       
[11/05 18:37:06    362s] (I)       ============  Phase 1l Route ============
[11/05 18:37:06    362s] (I)       Started Phase 1l ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Layer assignment (1T) ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Clean cong LA ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:37:06    362s] (I)       Layer  2:      14259      3061         0         294       15289    ( 1.89%) 
[11/05 18:37:06    362s] (I)       Layer  3:      21252      3141         0           0       21160    ( 0.00%) 
[11/05 18:37:06    362s] (I)       Layer  4:      10486      1465         0         220       10355    ( 2.08%) 
[11/05 18:37:06    362s] (I)       Layer  5:      10580       151         0           0       10580    ( 0.00%) 
[11/05 18:37:06    362s] (I)       Layer  6:      10485       156         0         225       10350    ( 2.13%) 
[11/05 18:37:06    362s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:37:06    362s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:37:06    362s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:37:06    362s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:37:06    362s] (I)       Total:         77527      7974         0        1432       77704    ( 1.81%) 
[11/05 18:37:06    362s] (I)       
[11/05 18:37:06    362s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:37:06    362s] [NR-eGR]                        OverCon            
[11/05 18:37:06    362s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:37:06    362s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:37:06    362s] [NR-eGR] ----------------------------------------------
[11/05 18:37:06    362s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR] ----------------------------------------------
[11/05 18:37:06    362s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:37:06    362s] [NR-eGR] 
[11/05 18:37:06    362s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Export 3D cong map ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:37:06    362s] (I)       Started Export 2D cong map ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:37:06    362s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:37:06    362s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Free existing wires ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       ============= Track Assignment ============
[11/05 18:37:06    362s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Track Assignment (1T) ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:37:06    362s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Run Multi-thread track assignment
[11/05 18:37:06    362s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Export ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Started Export DB wires ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Started Export all nets ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Started Set wire vias ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:37:06    362s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3587
[11/05 18:37:06    362s] [NR-eGR] metal2  (2V) length: 2.494830e+03um, number of vias: 4273
[11/05 18:37:06    362s] [NR-eGR] metal3  (3H) length: 3.587605e+03um, number of vias: 1308
[11/05 18:37:06    362s] [NR-eGR] metal4  (4V) length: 1.814975e+03um, number of vias: 76
[11/05 18:37:06    362s] [NR-eGR] metal5  (5H) length: 2.004800e+02um, number of vias: 62
[11/05 18:37:06    362s] [NR-eGR] metal6  (6V) length: 2.128350e+02um, number of vias: 3
[11/05 18:37:06    362s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/05 18:37:06    362s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:37:06    362s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:37:06    362s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:37:06    362s] [NR-eGR] Total length: 8.310725e+03um, number of vias: 9309
[11/05 18:37:06    362s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:37:06    362s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/05 18:37:06    362s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:37:06    362s] (I)       Started Update net boxes ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Started Update timing ( Curr Mem: 1355.36 MB )
[11/05 18:37:06    362s] (I)       Finished Update timing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1345.84 MB )
[11/05 18:37:06    362s] (I)       Finished Export ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1345.84 MB )
[11/05 18:37:06    362s] (I)       Started Postprocess design ( Curr Mem: 1345.84 MB )
[11/05 18:37:06    362s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1341.84 MB )
[11/05 18:37:06    362s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1341.84 MB )
[11/05 18:37:06    362s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:37:06    362s] PreRoute RC Extraction called for design IIR.
[11/05 18:37:06    362s] RC Extraction called in multi-corner(1) mode.
[11/05 18:37:06    362s] RCMode: PreRoute
[11/05 18:37:06    362s]       RC Corner Indexes            0   
[11/05 18:37:06    362s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:37:06    362s] Resistance Scaling Factor    : 1.00000 
[11/05 18:37:06    362s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:37:06    362s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:37:06    362s] Shrink Factor                : 1.00000
[11/05 18:37:06    362s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:37:06    362s] Using capacitance table file ...
[11/05 18:37:06    362s] LayerId::1 widthSet size::4
[11/05 18:37:06    362s] LayerId::2 widthSet size::4
[11/05 18:37:06    362s] LayerId::3 widthSet size::4
[11/05 18:37:06    362s] LayerId::4 widthSet size::4
[11/05 18:37:06    362s] LayerId::5 widthSet size::4
[11/05 18:37:06    362s] LayerId::6 widthSet size::4
[11/05 18:37:06    362s] LayerId::7 widthSet size::4
[11/05 18:37:06    362s] LayerId::8 widthSet size::4
[11/05 18:37:06    362s] LayerId::9 widthSet size::4
[11/05 18:37:06    362s] LayerId::10 widthSet size::3
[11/05 18:37:06    362s] Updating RC grid for preRoute extraction ...
[11/05 18:37:06    362s] Initializing multi-corner capacitance tables ... 
[11/05 18:37:06    363s] Initializing multi-corner resistance tables ...
[11/05 18:37:06    363s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:37:06    363s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.244173 ; uaWl: 1.000000 ; uaWlH: 0.265525 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:37:06    363s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1341.844M)
[11/05 18:37:07    363s] Compute RC Scale Done ...
[11/05 18:37:07    363s] OPERPROF: Starting HotSpotCal at level 1, MEM:1341.8M
[11/05 18:37:07    363s] [hotspot] +------------+---------------+---------------+
[11/05 18:37:07    363s] [hotspot] |            |   max hotspot | total hotspot |
[11/05 18:37:07    363s] [hotspot] +------------+---------------+---------------+
[11/05 18:37:07    363s] [hotspot] | normalized |          0.00 |          0.00 |
[11/05 18:37:07    363s] [hotspot] +------------+---------------+---------------+
[11/05 18:37:07    363s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:37:07    363s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:37:07    363s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1341.8M
[11/05 18:37:07    363s] #################################################################################
[11/05 18:37:07    363s] # Design Stage: PreRoute
[11/05 18:37:07    363s] # Design Name: IIR
[11/05 18:37:07    363s] # Design Mode: 45nm
[11/05 18:37:07    363s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:37:07    363s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:37:07    363s] # Signoff Settings: SI Off 
[11/05 18:37:07    363s] #################################################################################
[11/05 18:37:07    363s] Calculate delays in Single mode...
[11/05 18:37:07    363s] Topological Sorting (REAL = 0:00:00.0, MEM = 1343.9M, InitMEM = 1343.9M)
[11/05 18:37:07    363s] Start delay calculation (fullDC) (1 T). (MEM=1343.86)
[11/05 18:37:07    363s] End AAE Lib Interpolated Model. (MEM=1355.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:37:08    364s] Total number of fetched objects 1182
[11/05 18:37:08    364s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:37:08    364s] End delay calculation. (MEM=1371.8 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:37:08    364s] End delay calculation (fullDC). (MEM=1371.8 CPU=0:00:00.9 REAL=0:00:01.0)
[11/05 18:37:08    364s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1371.8M) ***
[11/05 18:37:08    364s] Begin: GigaOpt postEco DRV Optimization
[11/05 18:37:08    364s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/05 18:37:08    364s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:37:08    364s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:37:08    364s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:04.4/0:19:19.6 (0.3), mem = 1371.8M
[11/05 18:37:08    364s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.11
[11/05 18:37:08    364s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:37:08    364s] ### Creating PhyDesignMc. totSessionCpu=0:06:04 mem=1371.8M
[11/05 18:37:08    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:1371.8M
[11/05 18:37:08    364s] z: 2, totalTracks: 1
[11/05 18:37:08    364s] z: 4, totalTracks: 1
[11/05 18:37:08    364s] z: 6, totalTracks: 1
[11/05 18:37:08    364s] z: 8, totalTracks: 1
[11/05 18:37:08    364s] #spOpts: N=45 mergeVia=F 
[11/05 18:37:08    364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1371.8M
[11/05 18:37:08    364s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1371.8M
[11/05 18:37:08    364s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:37:08    364s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1371.8M
[11/05 18:37:08    364s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1403.8M
[11/05 18:37:08    364s] Fast DP-INIT is on for default
[11/05 18:37:08    364s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:37:08    364s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1403.8M
[11/05 18:37:08    364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1403.8M
[11/05 18:37:08    364s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1403.8MB).
[11/05 18:37:08    364s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1403.8M
[11/05 18:37:08    364s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:37:08    364s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:04 mem=1403.8M
[11/05 18:37:08    364s] ### Creating RouteCongInterface, started
[11/05 18:37:08    364s] 
[11/05 18:37:08    364s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/05 18:37:08    364s] 
[11/05 18:37:08    364s] #optDebug: {0, 1.000}
[11/05 18:37:08    364s] ### Creating RouteCongInterface, finished
[11/05 18:37:08    364s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1403.8M
[11/05 18:37:08    364s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1403.8M
[11/05 18:37:10    366s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1422.9M
[11/05 18:37:10    366s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1422.9M
[11/05 18:37:10    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:37:10    366s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/05 18:37:10    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:37:10    366s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/05 18:37:10    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:37:10    366s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:37:10    366s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.51|     0.00|       0|       0|       0|  56.68|          |         |
[11/05 18:37:10    366s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:37:10    366s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.51|     0.00|       0|       0|       0|  56.68| 0:00:00.0|  1422.9M|
[11/05 18:37:10    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:37:10    366s] Bottom Preferred Layer:
[11/05 18:37:10    366s] +---------------+------------+----------+
[11/05 18:37:10    366s] |     Layer     |    CLK     |   Rule   |
[11/05 18:37:10    366s] +---------------+------------+----------+
[11/05 18:37:10    366s] | metal3 (z=3)  |          1 | default  |
[11/05 18:37:10    366s] +---------------+------------+----------+
[11/05 18:37:10    366s] Via Pillar Rule:
[11/05 18:37:10    366s]     None
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1422.9M) ***
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] Total-nets :: 1127, Stn-nets :: 0, ratio :: 0 %
[11/05 18:37:10    366s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1403.8M
[11/05 18:37:10    366s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:37:10    366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.11
[11/05 18:37:10    366s] *** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:06:06.6/0:19:22.0 (0.3), mem = 1403.8M
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] =============================================================================================
[11/05 18:37:10    366s]  Step TAT Report for DrvOpt #5
[11/05 18:37:10    366s] =============================================================================================
[11/05 18:37:10    366s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:37:10    366s] ---------------------------------------------------------------------------------------------
[11/05 18:37:10    366s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:37:10    366s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:37:10    366s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[11/05 18:37:10    366s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:37:10    366s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:37:10    366s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:37:10    366s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[11/05 18:37:10    366s] [ MISC                   ]          0:00:02.2  (  96.3 % )     0:00:02.2 /  0:00:02.2    1.0
[11/05 18:37:10    366s] ---------------------------------------------------------------------------------------------
[11/05 18:37:10    366s]  DrvOpt #5 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[11/05 18:37:10    366s] ---------------------------------------------------------------------------------------------
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] End: GigaOpt postEco DRV Optimization
[11/05 18:37:10    366s] **INFO: Flow update: Design timing is met.
[11/05 18:37:10    366s] Running refinePlace -preserveRouting true -hardFence false
[11/05 18:37:10    366s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1403.8M
[11/05 18:37:10    366s] z: 2, totalTracks: 1
[11/05 18:37:10    366s] z: 4, totalTracks: 1
[11/05 18:37:10    366s] z: 6, totalTracks: 1
[11/05 18:37:10    366s] z: 8, totalTracks: 1
[11/05 18:37:10    366s] #spOpts: N=45 
[11/05 18:37:10    366s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.008, MEM:1403.8M
[11/05 18:37:10    366s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1403.8MB).
[11/05 18:37:10    366s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.013, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.014, MEM:1403.8M
[11/05 18:37:10    366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.8
[11/05 18:37:10    366s] OPERPROF:   Starting RefinePlace at level 2, MEM:1403.8M
[11/05 18:37:10    366s] *** Starting refinePlace (0:06:07 mem=1403.8M) ***
[11/05 18:37:10    366s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] Starting Small incrNP...
[11/05 18:37:10    366s] User Input Parameters:
[11/05 18:37:10    366s] - Congestion Driven    : Off
[11/05 18:37:10    366s] - Timing Driven        : Off
[11/05 18:37:10    366s] - Area-Violation Based : Off
[11/05 18:37:10    366s] - Start Rollback Level : -5
[11/05 18:37:10    366s] - Legalized            : On
[11/05 18:37:10    366s] - Window Based         : Off
[11/05 18:37:10    366s] - eDen incr mode       : Off
[11/05 18:37:10    366s] - Small incr mode      : On
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.001, MEM:1403.8M
[11/05 18:37:10    366s] default core: bins with density > 0.750 =  0.00 % ( 0 / 16 )
[11/05 18:37:10    366s] Density distribution unevenness ratio = 12.460%
[11/05 18:37:10    366s] cost 0.741892, thresh 1.000000
[11/05 18:37:10    366s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1403.8M)
[11/05 18:37:10    366s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/05 18:37:10    366s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1403.8M
[11/05 18:37:10    366s] Starting refinePlace ...
[11/05 18:37:10    366s] One DDP V2 for no tweak run.
[11/05 18:37:10    366s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/05 18:37:10    366s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:37:10    366s]    Spread Effort: high, pre-route mode, useDDP on.
[11/05 18:37:10    366s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1403.8MB) @(0:06:07 - 0:06:07).
[11/05 18:37:10    366s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:37:10    366s] wireLenOptFixPriorityInst 59 inst fixed
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:37:10    366s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:37:10    366s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1403.8MB) @(0:06:07 - 0:06:07).
[11/05 18:37:10    366s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:37:10    366s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1403.8MB
[11/05 18:37:10    366s] Statistics of distance of Instance movement in refine placement:
[11/05 18:37:10    366s]   maximum (X+Y) =         0.00 um
[11/05 18:37:10    366s]   mean    (X+Y) =         0.00 um
[11/05 18:37:10    366s] Summary Report:
[11/05 18:37:10    366s] Instances move: 0 (out of 984 movable)
[11/05 18:37:10    366s] Instances flipped: 0
[11/05 18:37:10    366s] Mean displacement: 0.00 um
[11/05 18:37:10    366s] Max displacement: 0.00 um 
[11/05 18:37:10    366s] Total instances moved : 0
[11/05 18:37:10    366s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.055, MEM:1403.8M
[11/05 18:37:10    366s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:37:10    366s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1403.8MB
[11/05 18:37:10    366s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1403.8MB) @(0:06:07 - 0:06:07).
[11/05 18:37:10    366s] *** Finished refinePlace (0:06:07 mem=1403.8M) ***
[11/05 18:37:10    366s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.8
[11/05 18:37:10    366s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.069, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:1403.8M
[11/05 18:37:10    366s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.090, REAL:0.090, MEM:1403.8M
[11/05 18:37:10    366s] **INFO: Flow update: Design timing is met.
[11/05 18:37:10    366s] **INFO: Flow update: Design timing is met.
[11/05 18:37:10    366s] #optDebug: fT-D <X 1 0 0 0>
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] Active setup views:
[11/05 18:37:10    366s]  MyAnView
[11/05 18:37:10    366s]   Dominating endpoints: 0
[11/05 18:37:10    366s]   Dominating TNS: -0.000
[11/05 18:37:10    366s] 
[11/05 18:37:10    366s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:37:10    366s] PreRoute RC Extraction called for design IIR.
[11/05 18:37:10    366s] RC Extraction called in multi-corner(1) mode.
[11/05 18:37:10    366s] RCMode: PreRoute
[11/05 18:37:10    366s]       RC Corner Indexes            0   
[11/05 18:37:10    366s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:37:10    366s] Resistance Scaling Factor    : 1.00000 
[11/05 18:37:10    366s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:37:10    366s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:37:10    366s] Shrink Factor                : 1.00000
[11/05 18:37:10    366s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:37:10    366s] Using capacitance table file ...
[11/05 18:37:10    366s] LayerId::1 widthSet size::4
[11/05 18:37:10    366s] LayerId::2 widthSet size::4
[11/05 18:37:10    366s] LayerId::3 widthSet size::4
[11/05 18:37:10    366s] LayerId::4 widthSet size::4
[11/05 18:37:10    366s] LayerId::5 widthSet size::4
[11/05 18:37:10    366s] LayerId::6 widthSet size::4
[11/05 18:37:10    366s] LayerId::7 widthSet size::4
[11/05 18:37:10    366s] LayerId::8 widthSet size::4
[11/05 18:37:10    366s] LayerId::9 widthSet size::4
[11/05 18:37:10    366s] LayerId::10 widthSet size::3
[11/05 18:37:10    366s] Updating RC grid for preRoute extraction ...
[11/05 18:37:10    366s] Initializing multi-corner capacitance tables ... 
[11/05 18:37:11    367s] Initializing multi-corner resistance tables ...
[11/05 18:37:11    367s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:37:11    367s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.244173 ; uaWl: 1.000000 ; uaWlH: 0.265525 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:37:11    367s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1343.293M)
[11/05 18:37:11    367s] Starting delay calculation for Setup views
[11/05 18:37:11    367s] #################################################################################
[11/05 18:37:11    367s] # Design Stage: PreRoute
[11/05 18:37:11    367s] # Design Name: IIR
[11/05 18:37:11    367s] # Design Mode: 45nm
[11/05 18:37:11    367s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:37:11    367s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:37:11    367s] # Signoff Settings: SI Off 
[11/05 18:37:11    367s] #################################################################################
[11/05 18:37:11    367s] Calculate delays in Single mode...
[11/05 18:37:11    367s] Topological Sorting (REAL = 0:00:00.0, MEM = 1345.3M, InitMEM = 1345.3M)
[11/05 18:37:11    367s] Start delay calculation (fullDC) (1 T). (MEM=1345.31)
[11/05 18:37:11    367s] End AAE Lib Interpolated Model. (MEM=1356.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:37:12    368s] Total number of fetched objects 1182
[11/05 18:37:12    368s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:37:12    368s] End delay calculation. (MEM=1364.51 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:37:12    368s] End delay calculation (fullDC). (MEM=1364.51 CPU=0:00:01.0 REAL=0:00:01.0)
[11/05 18:37:12    368s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1364.5M) ***
[11/05 18:37:12    368s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:06:08 mem=1364.5M)
[11/05 18:37:12    368s] Reported timing to dir ./timingReports
[11/05 18:37:12    368s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1136.0M, totSessionCpu=0:06:08 **
[11/05 18:37:12    368s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1326.5M
[11/05 18:37:12    368s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1326.5M
[11/05 18:37:15    368s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.508  |  0.508  |  2.274  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:26, mem = 1138.7M, totSessionCpu=0:06:09 **
[11/05 18:37:15    368s] *** Finished optDesign ***
[11/05 18:37:15    368s] 
[11/05 18:37:15    368s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:28.3 real=0:00:31.3)
[11/05 18:37:15    368s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.2 real=0:00:07.2)
[11/05 18:37:15    368s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.7 real=0:00:02.8)
[11/05 18:37:15    368s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.6 real=0:00:03.7)
[11/05 18:37:15    368s] Info: pop threads available for lower-level modules during optimization.
[11/05 18:37:15    368s] Deleting Lib Analyzer.
[11/05 18:37:15    368s] Info: Destroy the CCOpt slew target map.
[11/05 18:37:15    368s] clean pInstBBox. size 0
[11/05 18:37:15    368s] Deleting Cell Server ...
[11/05 18:37:15    368s] Set place::cacheFPlanSiteMark to 0
[11/05 18:37:15    368s] All LLGs are deleted
[11/05 18:37:15    368s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1341.8M
[11/05 18:37:15    368s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1341.8M
[11/05 18:37:15    368s] 
[11/05 18:37:15    368s] *** Summary of all messages that are not suppressed in this session:
[11/05 18:37:15    368s] Severity  ID               Count  Summary                                  
[11/05 18:37:15    368s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/05 18:37:15    368s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[11/05 18:37:15    368s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[11/05 18:37:15    368s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[11/05 18:37:15    368s] *** Message Summary: 6 warning(s), 0 error(s)
[11/05 18:37:15    368s] 
[11/05 18:37:15    368s] 
[11/05 18:37:15    368s] =============================================================================================
[11/05 18:37:15    368s]  Final TAT Report for ccopt_design
[11/05 18:37:15    368s] =============================================================================================
[11/05 18:37:15    368s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:37:15    368s] ---------------------------------------------------------------------------------------------
[11/05 18:37:15    368s] [ GlobalOpt              ]      1   0:00:07.2  (  20.2 % )     0:00:07.2 /  0:00:07.2    1.0
[11/05 18:37:15    368s] [ DrvOpt                 ]      2   0:00:05.6  (  15.8 % )     0:00:05.6 /  0:00:05.6    1.0
[11/05 18:37:15    368s] [ AreaOpt                ]      1   0:00:02.6  (   7.3 % )     0:00:02.7 /  0:00:02.7    1.0
[11/05 18:37:15    368s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/05 18:37:15    368s] [ IncrReplace            ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.9
[11/05 18:37:15    368s] [ RefinePlace            ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:37:15    368s] [ TimingUpdate           ]      4   0:00:00.1  (   0.4 % )     0:00:02.4 /  0:00:02.4    1.0
[11/05 18:37:15    368s] [ FullDelayCalc          ]      2   0:00:02.3  (   6.5 % )     0:00:02.3 /  0:00:02.2    1.0
[11/05 18:37:15    368s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:04.4 /  0:00:01.7    0.4
[11/05 18:37:15    368s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[11/05 18:37:15    368s] [ DrvReport              ]      2   0:00:02.7  (   7.7 % )     0:00:02.7 /  0:00:00.1    0.1
[11/05 18:37:15    368s] [ GenerateReports        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.0
[11/05 18:37:15    368s] [ MISC                   ]          0:00:14.2  (  39.9 % )     0:00:14.2 /  0:00:13.5    1.0
[11/05 18:37:15    368s] ---------------------------------------------------------------------------------------------
[11/05 18:37:15    368s]  ccopt_design TOTAL                 0:00:35.7  ( 100.0 % )     0:00:35.7 /  0:00:32.1    0.9
[11/05 18:37:15    368s] ---------------------------------------------------------------------------------------------
[11/05 18:37:15    368s] 
[11/05 18:37:15    369s] #% End ccopt_design (date=11/05 18:37:15, total cpu=0:00:32.3, real=0:00:36.0, peak res=1148.1M, current mem=1056.1M)
[11/05 18:37:25    371s] <CMD> report_ccopt_clock_trees
[11/05 18:37:25    371s] Clock tree timing engine global stage delay update for my_delay:both.early...
[11/05 18:37:25    371s] End AAE Lib Interpolated Model. (MEM=1274.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:37:25    371s] Clock tree timing engine global stage delay update for my_delay:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:37:25    371s] Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:37:25    371s] Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock DAG stats:
[11/05 18:37:25    371s] ================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -----------------------------------------------------------
[11/05 18:37:25    371s] Cell type                     Count    Area     Capacitance
[11/05 18:37:25    371s] -----------------------------------------------------------
[11/05 18:37:25    371s] Buffers                         0      0.000       0.000
[11/05 18:37:25    371s] Inverters                       0      0.000       0.000
[11/05 18:37:25    371s] Integrated Clock Gates          0      0.000       0.000
[11/05 18:37:25    371s] Non-Integrated Clock Gates      0      0.000       0.000
[11/05 18:37:25    371s] Clock Logic                     0      0.000       0.000
[11/05 18:37:25    371s] All                             0      0.000       0.000
[11/05 18:37:25    371s] -----------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock DAG wire lengths:
[11/05 18:37:25    371s] =======================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] --------------------
[11/05 18:37:25    371s] Type     Wire Length
[11/05 18:37:25    371s] --------------------
[11/05 18:37:25    371s] Top          0.000
[11/05 18:37:25    371s] Trunk        0.000
[11/05 18:37:25    371s] Leaf       225.570
[11/05 18:37:25    371s] Total      225.570
[11/05 18:37:25    371s] --------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock DAG hp wire lengths:
[11/05 18:37:25    371s] ==========================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -----------------------
[11/05 18:37:25    371s] Type     hp Wire Length
[11/05 18:37:25    371s] -----------------------
[11/05 18:37:25    371s] Top          0.000
[11/05 18:37:25    371s] Trunk        0.000
[11/05 18:37:25    371s] Leaf         0.000
[11/05 18:37:25    371s] Total        0.000
[11/05 18:37:25    371s] -----------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock DAG capacitances:
[11/05 18:37:25    371s] =======================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -----------------------------------
[11/05 18:37:25    371s] Type     Gate      Wire      Total
[11/05 18:37:25    371s] -----------------------------------
[11/05 18:37:25    371s] Top       0.000     0.000     0.000
[11/05 18:37:25    371s] Trunk     0.000     0.000     0.000
[11/05 18:37:25    371s] Leaf     57.620    21.896    79.515
[11/05 18:37:25    371s] Total    57.620    21.896    79.515
[11/05 18:37:25    371s] -----------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock DAG sink capacitances:
[11/05 18:37:25    371s] ============================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] ---------------------------------------------------------
[11/05 18:37:25    371s] Count    Total     Average    Std. Dev.    Min      Max
[11/05 18:37:25    371s] ---------------------------------------------------------
[11/05 18:37:25    371s]  59      57.620     0.977       0.000      0.977    0.977
[11/05 18:37:25    371s] ---------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock DAG net violations:
[11/05 18:37:25    371s] =========================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] None
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock DAG primary half-corner transition distribution:
[11/05 18:37:25    371s] ======================================================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/05 18:37:25    371s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Leaf        0.080       1       0.005       0.000      0.005    0.005    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
[11/05 18:37:25    371s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock Tree Summary:
[11/05 18:37:25    371s] ===================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -----------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire    Gate    Clock Tree Root
[11/05 18:37:25    371s] Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap     cap     
[11/05 18:37:25    371s]                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (fF)    (fF)    
[11/05 18:37:25    371s]                                                                 (Ohms)                                  
[11/05 18:37:25    371s] -----------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] MY_CLK        0     0     0      0       0        59    73.13     2711.59      0.000    21.896  57.620  CLK
[11/05 18:37:25    371s] -----------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock Sink Summary:
[11/05 18:37:25    371s] ===================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/05 18:37:25    371s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[11/05 18:37:25    371s]                                                                                                           Pins    Sinks   Sinks       
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] MY_CLK           0             0             0            0           0          0        59        0       0       0         0         0
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Summary across all clock trees:
[11/05 18:37:25    371s] ===============================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire    Gate
[11/05 18:37:25    371s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap     cap
[11/05 18:37:25    371s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (fF)    (fF)
[11/05 18:37:25    371s]                                                                        (Ohms)                          
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s]   0     0     0      0       0         0        59      59     73.130    271.159      0.000    21.896  57.620
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock Sink Summary across all clock trees:
[11/05 18:37:25    371s] ==========================================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/05 18:37:25    371s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[11/05 18:37:25    371s]                                                                                               Pins    Sinks   Sinks       
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s]      0             0             0            0           0          0        59        0       0       0         0         0
[11/05 18:37:25    371s] -------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Physical metrics across all clock trees:
[11/05 18:37:25    371s] ========================================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -----------------------------------------------------------------------
[11/05 18:37:25    371s] Metric                               Minimum  Average  Maximum  Std.dev
[11/05 18:37:25    371s] -----------------------------------------------------------------------
[11/05 18:37:25    371s] Source-sink routed net length (um)    73.130   73.130   73.130   0.000
[11/05 18:37:25    371s] Source-sink manhattan distance (um)   69.995   69.995   69.995   0.000
[11/05 18:37:25    371s] Source-sink resistance (Ohm)         271.159  271.159  271.159   0.000
[11/05 18:37:25    371s] -----------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Transition distribution for half-corner my_delay:both.late:
[11/05 18:37:25    371s] ===========================================================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/05 18:37:25    371s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Leaf        0.080       1       0.005       0.000      0.005    0.005    {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
[11/05 18:37:25    371s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Count of violations across all clock trees:
[11/05 18:37:25    371s] ===========================================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] ---------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[11/05 18:37:25    371s] Name        violations         violations        violations    violations    violations
[11/05 18:37:25    371s] ---------------------------------------------------------------------------------------
[11/05 18:37:25    371s] MY_CLK              0                 0               0             0            0
[11/05 18:37:25    371s] ---------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Total               0                 0               0             0            0
[11/05 18:37:25    371s] ---------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Found a total of 0 clock tree pins with max capacitance violations.
[11/05 18:37:25    371s] Found a total of 0 clock tree nets with max resistance violations.
[11/05 18:37:25    371s] Found a total of 0 clock tree nets with max length violations.
[11/05 18:37:25    371s] Found a total of 0 clock tree nets with max fanout violations.
[11/05 18:37:25    371s] Found a total of 0 clock tree pins with a slew violation.
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Report for clock tree: MY_CLK:
[11/05 18:37:25    371s] ==============================
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock Tree Gating Structure (Logical):
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] # Full cycle clock gates   : 0
[11/05 18:37:25    371s] Minimum clock gating depth : 0
[11/05 18:37:25    371s] Maximum clock gating depth : 0
[11/05 18:37:25    371s] Clock gate area (um^2)     : 0.000
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock Tree Buffering Structure (Logical):
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] # Buffers             : 0
[11/05 18:37:25    371s] # Inverters           : 0
[11/05 18:37:25    371s]   Total               : 0
[11/05 18:37:25    371s] Minimum depth         : 0
[11/05 18:37:25    371s] Maximum depth         : 0
[11/05 18:37:25    371s] Buffering area (um^2) : 0.000
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Clock Tree Level Structure (Logical):
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] -----------------------------------------------------------------
[11/05 18:37:25    371s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[11/05 18:37:25    371s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[11/05 18:37:25    371s]                                 Pins    Sinks   Sinks       
[11/05 18:37:25    371s] -----------------------------------------------------------------
[11/05 18:37:25    371s] root     0      59        0       0       0         0         0
[11/05 18:37:25    371s] -----------------------------------------------------------------
[11/05 18:37:25    371s] Total    0      59        0       0       0         0         0
[11/05 18:37:25    371s] -----------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] Target and measured clock slews (in ns):
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] ------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] Timing Corner        Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[11/05 18:37:25    371s]                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[11/05 18:37:25    371s] ------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] my_delay:both.early     0.005          0.005           -              -        ignored          -      ignored          -
[11/05 18:37:25    371s] my_delay:both.late      0.005          0.005           -              -        explicit      0.080     explicit      0.080
[11/05 18:37:25    371s] ------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] * - indicates that target was not met.
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] auto extracted - target was extracted from SDC.
[11/05 18:37:25    371s] auto computed - target was computed when balancing trees.
[11/05 18:37:25    371s] 
[11/05 18:37:25    371s] 
[11/05 18:37:54    379s] <CMD> report_ccopt_skew_groups
[11/05 18:37:54    379s] Clock tree timing engine global stage delay update for my_delay:both.early...
[11/05 18:37:54    379s] End AAE Lib Interpolated Model. (MEM=1312.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:37:54    379s] Clock tree timing engine global stage delay update for my_delay:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:37:54    379s] Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:37:54    379s] Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] Skew Group Structure:
[11/05 18:37:54    379s] =====================
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] -----------------------------------------------------------------
[11/05 18:37:54    379s] Skew Group    Sources    Constrained Sinks    Unconstrained Sinks
[11/05 18:37:54    379s] -----------------------------------------------------------------
[11/05 18:37:54    379s] MY_CLK           1              59                     0
[11/05 18:37:54    379s] -----------------------------------------------------------------
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] Skew Group Summary:
[11/05 18:37:54    379s] ===================
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] Timing Corner          Skew Group    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] my_delay:both.early    MY_CLK            -        0.001     0.006     0.003        0.002       ignored                  -         0.005              -
[11/05 18:37:54    379s] my_delay:both.late     MY_CLK        none         0.001     0.006     0.003        0.002       explicit             0.500         0.005    100% {0.001, 0.006}
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] * - indicates that target was not met.
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] Skew Group Min/Max path pins:
[11/05 18:37:54    379s] =============================
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] -------------------------------------------------------------------------
[11/05 18:37:54    379s] Timing Corner          Skew Group    Min ID    PathID    Max ID    PathID
[11/05 18:37:54    379s] -------------------------------------------------------------------------
[11/05 18:37:54    379s] my_delay:both.early    MY_CLK        0.001       1       0.006       2
[11/05 18:37:54    379s] -    min A1_IN_REG_data_out_reg_1_/CK
[11/05 18:37:54    379s] -    max IN_REG_data_out_reg_7_/CK
[11/05 18:37:54    379s] my_delay:both.late     MY_CLK        0.001       3       0.006       4
[11/05 18:37:54    379s] -    min A1_IN_REG_data_out_reg_1_/CK
[11/05 18:37:54    379s] -    max IN_REG_data_out_reg_7_/CK
[11/05 18:37:54    379s] -------------------------------------------------------------------------
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] Timing for timing corner my_delay:both.early, min clock_path:
[11/05 18:37:54    379s] =============================================================
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] PathID    : 1
[11/05 18:37:54    379s] Path type : skew group MY_CLK (path 1 of 1)
[11/05 18:37:54    379s] Start     : CLK
[11/05 18:37:54    379s] End       : A1_IN_REG_data_out_reg_1_/CK
[11/05 18:37:54    379s] Delay     : 0.001
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap     Location        Distance  Fanout  Status
[11/05 18:37:54    379s]                        (ns)   (ns)     (ns)   (fF)                    (um)              
[11/05 18:37:54    379s] -- Clockpath trace ---------------------------------------------------------------------------
[11/05 18:37:54    379s] CLK
[11/05 18:37:54    379s] -     -         rise   -       0.000   0.002  79.515  (0.000,34.370)  -           59    
[11/05 18:37:54    379s] A1_IN_REG_data_out_reg_1_/CK
[11/05 18:37:54    379s] -     DFFR_X1   rise   0.001   0.001   0.003  -       (5.685,34.020)   6.035    -       
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] Timing for timing corner my_delay:both.early, max clock_path:
[11/05 18:37:54    379s] =============================================================
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] PathID    : 2
[11/05 18:37:54    379s] Path type : skew group MY_CLK (path 1 of 1)
[11/05 18:37:54    379s] Start     : CLK
[11/05 18:37:54    379s] End       : B0_IN_REG_data_out_reg_0_/CK
[11/05 18:37:54    379s] Delay     : 0.006
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap     Location        Distance  Fanout  Status
[11/05 18:37:54    379s]                        (ns)   (ns)     (ns)   (fF)                    (um)              
[11/05 18:37:54    379s] -- Clockpath trace ---------------------------------------------------------------------------
[11/05 18:37:54    379s] CLK
[11/05 18:37:54    379s] -     -         rise   -       0.000   0.002  79.515  (0.000,34.370)  -           59    
[11/05 18:37:54    379s] B0_IN_REG_data_out_reg_0_/CK
[11/05 18:37:54    379s] -     DFFR_X1   rise   0.006   0.006   0.005  -       (44.445,8.820)   69.995   -       
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] Timing for timing corner my_delay:both.late, min clock_path:
[11/05 18:37:54    379s] ============================================================
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] PathID    : 3
[11/05 18:37:54    379s] Path type : skew group MY_CLK (path 1 of 1)
[11/05 18:37:54    379s] Start     : CLK
[11/05 18:37:54    379s] End       : A1_IN_REG_data_out_reg_1_/CK
[11/05 18:37:54    379s] Delay     : 0.001
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap     Location        Distance  Fanout  Status
[11/05 18:37:54    379s]                        (ns)   (ns)     (ns)   (fF)                    (um)              
[11/05 18:37:54    379s] -- Clockpath trace ---------------------------------------------------------------------------
[11/05 18:37:54    379s] CLK
[11/05 18:37:54    379s] -     -         rise   -       0.000   0.002  79.515  (0.000,34.370)  -           59    
[11/05 18:37:54    379s] A1_IN_REG_data_out_reg_1_/CK
[11/05 18:37:54    379s] -     DFFR_X1   rise   0.001   0.001   0.003  -       (5.685,34.020)   6.035    -       
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] Timing for timing corner my_delay:both.late, max clock_path:
[11/05 18:37:54    379s] ============================================================
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] PathID    : 4
[11/05 18:37:54    379s] Path type : skew group MY_CLK (path 1 of 1)
[11/05 18:37:54    379s] Start     : CLK
[11/05 18:37:54    379s] End       : B0_IN_REG_data_out_reg_0_/CK
[11/05 18:37:54    379s] Delay     : 0.006
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap     Location        Distance  Fanout  Status
[11/05 18:37:54    379s]                        (ns)   (ns)     (ns)   (fF)                    (um)              
[11/05 18:37:54    379s] -- Clockpath trace ---------------------------------------------------------------------------
[11/05 18:37:54    379s] CLK
[11/05 18:37:54    379s] -     -         rise   -       0.000   0.002  79.515  (0.000,34.370)  -           59    
[11/05 18:37:54    379s] B0_IN_REG_data_out_reg_0_/CK
[11/05 18:37:54    379s] -     DFFR_X1   rise   0.006   0.006   0.005  -       (44.445,8.820)   69.995   -       
[11/05 18:37:54    379s] ----------------------------------------------------------------------------------------------
[11/05 18:37:54    379s] 
[11/05 18:37:54    379s] 
[11/05 18:38:24    388s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/05 18:38:24    388s] <CMD> optDesign -postCTS
[11/05 18:38:24    388s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1056.6M, totSessionCpu=0:06:28 **
[11/05 18:38:24    388s] **INFO: User settings:
[11/05 18:38:24    388s] setDesignMode -process                              45
[11/05 18:38:24    388s] setExtractRCMode -coupling_c_th                     0.1
[11/05 18:38:24    388s] setExtractRCMode -engine                            preRoute
[11/05 18:38:24    388s] setExtractRCMode -relative_c_th                     1
[11/05 18:38:24    388s] setExtractRCMode -total_c_th                        0
[11/05 18:38:24    388s] setUsefulSkewMode -ecoRoute                         false
[11/05 18:38:24    388s] setUsefulSkewMode -maxAllowedDelay                  1
[11/05 18:38:24    388s] setUsefulSkewMode -maxSkew                          false
[11/05 18:38:24    388s] setUsefulSkewMode -noBoundary                       false
[11/05 18:38:24    388s] setUsefulSkewMode -useCells                         {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
[11/05 18:38:24    388s] setDelayCalMode -enable_high_fanout                 true
[11/05 18:38:24    388s] setDelayCalMode -eng_copyNetPropToNewNet            true
[11/05 18:38:24    388s] setDelayCalMode -engine                             aae
[11/05 18:38:24    388s] setDelayCalMode -ignoreNetLoad                      false
[11/05 18:38:24    388s] setOptMode -activeSetupViews                        { MyAnView }
[11/05 18:38:24    388s] setOptMode -autoSetupViews                          { MyAnView}
[11/05 18:38:24    388s] setOptMode -autoTDGRSetupViews                      { MyAnView}
[11/05 18:38:24    388s] setOptMode -drcMargin                               0
[11/05 18:38:24    388s] setOptMode -fixCap                                  true
[11/05 18:38:24    388s] setOptMode -fixDrc                                  true
[11/05 18:38:24    388s] setOptMode -fixFanoutLoad                           false
[11/05 18:38:24    388s] setOptMode -fixTran                                 true
[11/05 18:38:24    388s] setOptMode -optimizeFF                              true
[11/05 18:38:24    388s] setOptMode -preserveAllSequential                   false
[11/05 18:38:24    388s] setOptMode -setupTargetSlack                        0
[11/05 18:38:24    388s] setPlaceMode -place_design_floorplan_mode           false
[11/05 18:38:24    388s] setPlaceMode -place_detail_check_route              false
[11/05 18:38:24    388s] setPlaceMode -place_detail_preserve_routing         true
[11/05 18:38:24    388s] setPlaceMode -place_detail_remove_affected_routing  false
[11/05 18:38:24    388s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/05 18:38:24    388s] setPlaceMode -place_global_clock_gate_aware         true
[11/05 18:38:24    388s] setPlaceMode -place_global_cong_effort              auto
[11/05 18:38:24    388s] setPlaceMode -place_global_ignore_scan              true
[11/05 18:38:24    388s] setPlaceMode -place_global_ignore_spare             false
[11/05 18:38:24    388s] setPlaceMode -place_global_module_aware_spare       false
[11/05 18:38:24    388s] setPlaceMode -place_global_place_io_pins            true
[11/05 18:38:24    388s] setPlaceMode -place_global_reorder_scan             true
[11/05 18:38:24    388s] setPlaceMode -powerDriven                           false
[11/05 18:38:24    388s] setPlaceMode -timingDriven                          true
[11/05 18:38:24    388s] setAnalysisMode -analysisType                       single
[11/05 18:38:24    388s] setAnalysisMode -checkType                          setup
[11/05 18:38:24    388s] setAnalysisMode -clkSrcPath                         true
[11/05 18:38:24    388s] setAnalysisMode -clockPropagation                   sdcControl
[11/05 18:38:24    388s] setAnalysisMode -usefulSkew                         true
[11/05 18:38:24    388s] setAnalysisMode -virtualIPO                         false
[11/05 18:38:24    388s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/05 18:38:24    388s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/05 18:38:24    388s] 
[11/05 18:38:24    388s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/05 18:38:24    388s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:38:24    388s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:38:24    388s] Summary for sequential cells identification: 
[11/05 18:38:24    388s]   Identified SBFF number: 16
[11/05 18:38:24    388s]   Identified MBFF number: 0
[11/05 18:38:24    388s]   Identified SB Latch number: 0
[11/05 18:38:24    388s]   Identified MB Latch number: 0
[11/05 18:38:24    388s]   Not identified SBFF number: 0
[11/05 18:38:24    388s]   Not identified MBFF number: 0
[11/05 18:38:24    388s]   Not identified SB Latch number: 0
[11/05 18:38:24    388s]   Not identified MB Latch number: 0
[11/05 18:38:24    388s]   Number of sequential cells which are not FFs: 13
[11/05 18:38:24    388s]  Visiting view : MyAnView
[11/05 18:38:24    388s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:24    388s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:24    388s]  Visiting view : MyAnView
[11/05 18:38:24    388s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:24    388s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:24    388s]  Setting StdDelay to 10.10
[11/05 18:38:24    388s] Creating Cell Server, finished. 
[11/05 18:38:24    388s] 
[11/05 18:38:24    388s] Need call spDPlaceInit before registerPrioInstLoc.
[11/05 18:38:24    388s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:24    388s] GigaOpt running with 1 threads.
[11/05 18:38:24    388s] Info: 1 threads available for lower-level modules during optimization.
[11/05 18:38:24    388s] OPERPROF: Starting DPlace-Init at level 1, MEM:1272.5M
[11/05 18:38:24    388s] z: 2, totalTracks: 1
[11/05 18:38:24    388s] z: 4, totalTracks: 1
[11/05 18:38:24    388s] z: 6, totalTracks: 1
[11/05 18:38:24    388s] z: 8, totalTracks: 1
[11/05 18:38:24    388s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:24    388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1272.5M
[11/05 18:38:24    388s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1272.5M
[11/05 18:38:24    388s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:38:24    388s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1272.5M
[11/05 18:38:24    388s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.015, MEM:1289.2M
[11/05 18:38:24    388s] Fast DP-INIT is on for default
[11/05 18:38:24    388s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:38:24    388s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.024, MEM:1289.2M
[11/05 18:38:24    388s] OPERPROF:     Starting CMU at level 3, MEM:1289.2M
[11/05 18:38:24    388s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1289.2M
[11/05 18:38:24    388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1289.2M
[11/05 18:38:24    388s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1289.2MB).
[11/05 18:38:24    388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.034, MEM:1289.2M
[11/05 18:38:24    388s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1289.2M
[11/05 18:38:24    388s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1289.2M
[11/05 18:38:24    388s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:24    388s] 
[11/05 18:38:24    388s] Creating Lib Analyzer ...
[11/05 18:38:24    388s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:24    388s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:38:24    388s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:38:24    388s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:38:24    388s] 
[11/05 18:38:24    388s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:24    388s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:29 mem=1293.2M
[11/05 18:38:24    388s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:29 mem=1293.2M
[11/05 18:38:24    388s] Creating Lib Analyzer, finished. 
[11/05 18:38:24    389s] Effort level <high> specified for reg2reg path_group
[11/05 18:38:25    389s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1062.3M, totSessionCpu=0:06:29 **
[11/05 18:38:25    389s] *** optDesign -postCTS ***
[11/05 18:38:25    389s] DRC Margin: user margin 0.0; extra margin 0.2
[11/05 18:38:25    389s] Hold Target Slack: user slack 0
[11/05 18:38:25    389s] Setup Target Slack: user slack 0; extra slack 0.0
[11/05 18:38:25    389s] setUsefulSkewMode -ecoRoute false
[11/05 18:38:25    389s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1295.2M
[11/05 18:38:25    389s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1295.2M
[11/05 18:38:25    389s] Multi-VT timing optimization disabled based on library information.
[11/05 18:38:25    389s] Deleting Cell Server ...
[11/05 18:38:25    389s] Deleting Lib Analyzer.
[11/05 18:38:25    389s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:38:25    389s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:38:25    389s] Summary for sequential cells identification: 
[11/05 18:38:25    389s]   Identified SBFF number: 16
[11/05 18:38:25    389s]   Identified MBFF number: 0
[11/05 18:38:25    389s]   Identified SB Latch number: 0
[11/05 18:38:25    389s]   Identified MB Latch number: 0
[11/05 18:38:25    389s]   Not identified SBFF number: 0
[11/05 18:38:25    389s]   Not identified MBFF number: 0
[11/05 18:38:25    389s]   Not identified SB Latch number: 0
[11/05 18:38:25    389s]   Not identified MB Latch number: 0
[11/05 18:38:25    389s]   Number of sequential cells which are not FFs: 13
[11/05 18:38:25    389s]  Visiting view : MyAnView
[11/05 18:38:25    389s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:25    389s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:25    389s]  Visiting view : MyAnView
[11/05 18:38:25    389s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:25    389s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:25    389s]  Setting StdDelay to 10.10
[11/05 18:38:25    389s] Creating Cell Server, finished. 
[11/05 18:38:25    389s] 
[11/05 18:38:25    389s] Deleting Cell Server ...
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1295.2M
[11/05 18:38:25    389s] All LLGs are deleted
[11/05 18:38:25    389s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1295.2M
[11/05 18:38:25    389s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1295.2M
[11/05 18:38:25    389s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1295.2M
[11/05 18:38:25    389s] Start to check current routing status for nets...
[11/05 18:38:25    389s] All nets are already routed correctly.
[11/05 18:38:25    389s] End to check current routing status for nets (mem=1295.2M)
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    389s] Compute RC Scale Done ...
[11/05 18:38:25    389s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1443.7M
[11/05 18:38:25    389s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1443.7M
[11/05 18:38:25    389s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1443.7M
[11/05 18:38:25    389s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.014, MEM:1443.7M
[11/05 18:38:25    389s] Fast DP-INIT is on for default
[11/05 18:38:25    389s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1443.7M
[11/05 18:38:25    389s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1443.7M
[11/05 18:38:25    389s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.508  |  0.508  |  2.274  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1137.0M, totSessionCpu=0:06:30 **
[11/05 18:38:25    390s] ** INFO : this run is activating low effort ccoptDesign flow
[11/05 18:38:25    390s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:38:25    390s] ### Creating PhyDesignMc. totSessionCpu=0:06:30 mem=1356.7M
[11/05 18:38:25    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:1356.7M
[11/05 18:38:25    390s] z: 2, totalTracks: 1
[11/05 18:38:25    390s] z: 4, totalTracks: 1
[11/05 18:38:25    390s] z: 6, totalTracks: 1
[11/05 18:38:25    390s] z: 8, totalTracks: 1
[11/05 18:38:25    390s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:25    390s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1356.7M
[11/05 18:38:25    390s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1356.7M
[11/05 18:38:25    390s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1356.7MB).
[11/05 18:38:25    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1356.7M
[11/05 18:38:25    390s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:38:25    390s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:30 mem=1356.7M
[11/05 18:38:25    390s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1356.7M
[11/05 18:38:25    390s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1356.7M
[11/05 18:38:25    390s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:38:25    390s] #optDebug: fT-E <X 2 0 0 1>
[11/05 18:38:25    390s] *** Starting optimizing excluded clock nets MEM= 1356.7M) ***
[11/05 18:38:25    390s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1356.7M) ***
[11/05 18:38:25    390s] *** Starting optimizing excluded clock nets MEM= 1356.7M) ***
[11/05 18:38:25    390s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1356.7M) ***
[11/05 18:38:25    390s] Info: Done creating the CCOpt slew target map.
[11/05 18:38:25    390s] Begin: GigaOpt high fanout net optimization
[11/05 18:38:25    390s] GigaOpt HFN: use maxLocalDensity 1.2
[11/05 18:38:25    390s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/05 18:38:25    390s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:38:25    390s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:38:25    390s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:30.1/0:20:37.3 (0.3), mem = 1356.7M
[11/05 18:38:25    390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.12
[11/05 18:38:25    390s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:38:25    390s] ### Creating PhyDesignMc. totSessionCpu=0:06:30 mem=1364.7M
[11/05 18:38:25    390s] OPERPROF: Starting DPlace-Init at level 1, MEM:1364.7M
[11/05 18:38:25    390s] z: 2, totalTracks: 1
[11/05 18:38:25    390s] z: 4, totalTracks: 1
[11/05 18:38:25    390s] z: 6, totalTracks: 1
[11/05 18:38:25    390s] z: 8, totalTracks: 1
[11/05 18:38:25    390s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:25    390s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.7M
[11/05 18:38:25    390s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1364.7M
[11/05 18:38:25    390s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1364.7MB).
[11/05 18:38:25    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1364.7M
[11/05 18:38:25    390s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:38:25    390s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:30 mem=1364.7M
[11/05 18:38:25    390s] ### Creating RouteCongInterface, started
[11/05 18:38:25    390s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    390s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:25    390s] ### Creating LA Mngr. totSessionCpu=0:06:30 mem=1364.7M
[11/05 18:38:25    390s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:26    390s] ### Creating LA Mngr, finished. totSessionCpu=0:06:31 mem=1364.7M
[11/05 18:38:26    390s] 
[11/05 18:38:26    390s] Creating Lib Analyzer ...
[11/05 18:38:26    390s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:26    390s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:38:26    390s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:38:26    390s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:38:26    390s] 
[11/05 18:38:26    390s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:27    391s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:31 mem=1364.7M
[11/05 18:38:27    391s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:31 mem=1364.7M
[11/05 18:38:27    391s] Creating Lib Analyzer, finished. 
[11/05 18:38:27    391s] 
[11/05 18:38:27    391s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/05 18:38:27    391s] 
[11/05 18:38:27    391s] #optDebug: {0, 1.000}
[11/05 18:38:27    391s] ### Creating RouteCongInterface, finished
[11/05 18:38:27    391s] ### Creating LA Mngr. totSessionCpu=0:06:31 mem=1364.7M
[11/05 18:38:27    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:31 mem=1364.7M
[11/05 18:38:29    393s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:38:29    393s] Total-nets :: 1127, Stn-nets :: 0, ratio :: 0 %
[11/05 18:38:29    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1364.7M
[11/05 18:38:29    393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1364.7M
[11/05 18:38:29    393s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:38:29    393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.12
[11/05 18:38:29    393s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:06:33.4/0:20:40.6 (0.3), mem = 1364.7M
[11/05 18:38:29    393s] 
[11/05 18:38:29    393s] =============================================================================================
[11/05 18:38:29    393s]  Step TAT Report for DrvOpt #6
[11/05 18:38:29    393s] =============================================================================================
[11/05 18:38:29    393s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:38:29    393s] ---------------------------------------------------------------------------------------------
[11/05 18:38:29    393s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[11/05 18:38:29    393s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  32.6 % )     0:00:01.1 /  0:00:01.1    1.0
[11/05 18:38:29    393s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:29    393s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:38:29    393s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/05 18:38:29    393s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:29    393s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:29    393s] [ MISC                   ]          0:00:02.1  (  65.9 % )     0:00:02.1 /  0:00:02.1    1.0
[11/05 18:38:29    393s] ---------------------------------------------------------------------------------------------
[11/05 18:38:29    393s]  DrvOpt #6 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.2    1.0
[11/05 18:38:29    393s] ---------------------------------------------------------------------------------------------
[11/05 18:38:29    393s] 
[11/05 18:38:29    393s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/05 18:38:29    393s] End: GigaOpt high fanout net optimization
[11/05 18:38:29    393s] Deleting Lib Analyzer.
[11/05 18:38:29    393s] Begin: GigaOpt Global Optimization
[11/05 18:38:29    393s] *info: use new DP (enabled)
[11/05 18:38:29    393s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/05 18:38:29    393s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:38:29    393s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:38:29    393s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:33.5/0:20:40.7 (0.3), mem = 1364.7M
[11/05 18:38:29    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.13
[11/05 18:38:29    393s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:38:29    393s] ### Creating PhyDesignMc. totSessionCpu=0:06:33 mem=1364.7M
[11/05 18:38:29    393s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/05 18:38:29    393s] OPERPROF: Starting DPlace-Init at level 1, MEM:1364.7M
[11/05 18:38:29    393s] z: 2, totalTracks: 1
[11/05 18:38:29    393s] z: 4, totalTracks: 1
[11/05 18:38:29    393s] z: 6, totalTracks: 1
[11/05 18:38:29    393s] z: 8, totalTracks: 1
[11/05 18:38:29    393s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:29    393s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1364.7M
[11/05 18:38:29    393s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1364.7M
[11/05 18:38:29    393s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1364.7MB).
[11/05 18:38:29    393s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1364.7M
[11/05 18:38:29    393s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:38:29    393s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:33 mem=1364.7M
[11/05 18:38:29    393s] ### Creating RouteCongInterface, started
[11/05 18:38:29    393s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:29    393s] 
[11/05 18:38:29    393s] Creating Lib Analyzer ...
[11/05 18:38:29    393s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:29    393s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:38:29    393s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:38:29    393s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:38:29    393s] 
[11/05 18:38:29    393s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:29    394s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:34 mem=1364.7M
[11/05 18:38:29    394s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:34 mem=1364.7M
[11/05 18:38:29    394s] Creating Lib Analyzer, finished. 
[11/05 18:38:29    394s] 
[11/05 18:38:29    394s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:38:29    394s] 
[11/05 18:38:29    394s] #optDebug: {0, 1.000}
[11/05 18:38:29    394s] ### Creating RouteCongInterface, finished
[11/05 18:38:29    394s] {MG  {4 0 1 0.030854}  {7 0 1.4 0.147351}  {9 0 5.9 0.584586} }
[11/05 18:38:29    394s] ### Creating LA Mngr. totSessionCpu=0:06:34 mem=1364.7M
[11/05 18:38:29    394s] ### Creating LA Mngr, finished. totSessionCpu=0:06:34 mem=1364.7M
[11/05 18:38:35    399s] *info: 1 clock net excluded
[11/05 18:38:35    399s] *info: 2 special nets excluded.
[11/05 18:38:35    399s] *info: 61 no-driver nets excluded.
[11/05 18:38:35    399s] *info: 1 net with fixed/cover wires excluded.
[11/05 18:38:36    400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1383.8M
[11/05 18:38:36    400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1383.8M
[11/05 18:38:36    400s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/05 18:38:36    400s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:38:36    400s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
[11/05 18:38:36    400s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:38:36    400s] |   0.000|   0.000|    56.68%|   0:00:00.0| 1383.8M|  MyAnView|       NA| NA                           |
[11/05 18:38:36    400s] +--------+--------+----------+------------+--------+----------+---------+------------------------------+
[11/05 18:38:36    400s] 
[11/05 18:38:36    400s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1383.8M) ***
[11/05 18:38:36    400s] 
[11/05 18:38:36    400s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1383.8M) ***
[11/05 18:38:36    400s] Bottom Preferred Layer:
[11/05 18:38:36    400s] +---------------+------------+----------+
[11/05 18:38:36    400s] |     Layer     |    CLK     |   Rule   |
[11/05 18:38:36    400s] +---------------+------------+----------+
[11/05 18:38:36    400s] | metal3 (z=3)  |          1 | default  |
[11/05 18:38:36    400s] +---------------+------------+----------+
[11/05 18:38:36    400s] Via Pillar Rule:
[11/05 18:38:36    400s]     None
[11/05 18:38:36    400s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/05 18:38:36    400s] Total-nets :: 1127, Stn-nets :: 0, ratio :: 0 %
[11/05 18:38:36    400s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1364.7M
[11/05 18:38:36    400s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:1364.7M
[11/05 18:38:36    400s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:38:36    400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.13
[11/05 18:38:36    400s] *** SetupOpt [finish] : cpu/real = 0:00:07.4/0:00:07.5 (1.0), totSession cpu/real = 0:06:40.9/0:20:48.1 (0.3), mem = 1364.7M
[11/05 18:38:36    400s] 
[11/05 18:38:36    400s] =============================================================================================
[11/05 18:38:36    400s]  Step TAT Report for GlobalOpt #3
[11/05 18:38:36    400s] =============================================================================================
[11/05 18:38:36    400s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:38:36    400s] ---------------------------------------------------------------------------------------------
[11/05 18:38:36    400s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[11/05 18:38:36    400s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   7.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:38:36    400s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:36    400s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[11/05 18:38:36    400s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/05 18:38:36    400s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:36    400s] [ TransformInit          ]      1   0:00:06.7  (  89.8 % )     0:00:06.7 /  0:00:06.7    1.0
[11/05 18:38:36    400s] [ MISC                   ]          0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:38:36    400s] ---------------------------------------------------------------------------------------------
[11/05 18:38:36    400s]  GlobalOpt #3 TOTAL                 0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.4    1.0
[11/05 18:38:36    400s] ---------------------------------------------------------------------------------------------
[11/05 18:38:36    400s] 
[11/05 18:38:36    400s] End: GigaOpt Global Optimization
[11/05 18:38:36    400s] *** Timing Is met
[11/05 18:38:36    400s] *** Check timing (0:00:00.0)
[11/05 18:38:36    400s] Deleting Lib Analyzer.
[11/05 18:38:36    400s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/05 18:38:36    400s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:38:36    400s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:38:36    400s] ### Creating LA Mngr. totSessionCpu=0:06:41 mem=1362.7M
[11/05 18:38:36    400s] ### Creating LA Mngr, finished. totSessionCpu=0:06:41 mem=1362.7M
[11/05 18:38:36    400s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/05 18:38:36    400s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1362.7M
[11/05 18:38:36    400s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1362.7M
[11/05 18:38:36    401s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:36    401s] **INFO: Flow update: Design timing is met.
[11/05 18:38:36    401s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:36    401s] **INFO: Flow update: Design timing is met.
[11/05 18:38:36    401s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/05 18:38:36    401s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:38:36    401s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:38:36    401s] ### Creating LA Mngr. totSessionCpu=0:06:41 mem=1359.7M
[11/05 18:38:36    401s] ### Creating LA Mngr, finished. totSessionCpu=0:06:41 mem=1359.7M
[11/05 18:38:36    401s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:38:36    401s] ### Creating PhyDesignMc. totSessionCpu=0:06:41 mem=1378.8M
[11/05 18:38:36    401s] OPERPROF: Starting DPlace-Init at level 1, MEM:1378.8M
[11/05 18:38:36    401s] z: 2, totalTracks: 1
[11/05 18:38:36    401s] z: 4, totalTracks: 1
[11/05 18:38:36    401s] z: 6, totalTracks: 1
[11/05 18:38:36    401s] z: 8, totalTracks: 1
[11/05 18:38:36    401s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:36    401s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1378.8M
[11/05 18:38:36    401s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1378.8M
[11/05 18:38:36    401s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1378.8MB).
[11/05 18:38:36    401s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1378.8M
[11/05 18:38:36    401s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:38:36    401s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:41 mem=1378.8M
[11/05 18:38:36    401s] Begin: Area Reclaim Optimization
[11/05 18:38:36    401s] 
[11/05 18:38:36    401s] Creating Lib Analyzer ...
[11/05 18:38:37    401s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:37    401s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:38:37    401s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:38:37    401s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:38:37    401s] 
[11/05 18:38:37    401s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:37    401s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:42 mem=1382.8M
[11/05 18:38:37    401s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:42 mem=1382.8M
[11/05 18:38:37    401s] Creating Lib Analyzer, finished. 
[11/05 18:38:37    401s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:41.6/0:20:48.9 (0.3), mem = 1382.8M
[11/05 18:38:37    401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.14
[11/05 18:38:37    401s] ### Creating RouteCongInterface, started
[11/05 18:38:37    401s] 
[11/05 18:38:37    401s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/05 18:38:37    401s] 
[11/05 18:38:37    401s] #optDebug: {0, 1.000}
[11/05 18:38:37    401s] ### Creating RouteCongInterface, finished
[11/05 18:38:37    401s] ### Creating LA Mngr. totSessionCpu=0:06:42 mem=1382.8M
[11/05 18:38:37    401s] ### Creating LA Mngr, finished. totSessionCpu=0:06:42 mem=1382.8M
[11/05 18:38:37    401s] Usable buffer cells for single buffer setup transform:
[11/05 18:38:37    401s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[11/05 18:38:37    401s] Number of usable buffer cells above: 9
[11/05 18:38:38    402s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1382.8M
[11/05 18:38:38    402s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1382.8M
[11/05 18:38:38    402s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.68
[11/05 18:38:38    402s] +----------+---------+--------+--------+------------+--------+
[11/05 18:38:38    402s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/05 18:38:38    402s] +----------+---------+--------+--------+------------+--------+
[11/05 18:38:38    402s] |    56.68%|        -|   0.020|   0.000|   0:00:00.0| 1382.8M|
[11/05 18:38:38    402s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1401.9M|
[11/05 18:38:38    402s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:38:38    402s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1401.9M|
[11/05 18:38:38    402s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1401.9M|
[11/05 18:38:38    403s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1401.9M|
[11/05 18:38:38    403s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[11/05 18:38:38    403s] |    56.68%|        0|   0.020|   0.000|   0:00:00.0| 1401.9M|
[11/05 18:38:38    403s] +----------+---------+--------+--------+------------+--------+
[11/05 18:38:38    403s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 56.68
[11/05 18:38:38    403s] 
[11/05 18:38:38    403s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/05 18:38:38    403s] --------------------------------------------------------------
[11/05 18:38:38    403s] |                                   | Total     | Sequential |
[11/05 18:38:38    403s] --------------------------------------------------------------
[11/05 18:38:38    403s] | Num insts resized                 |       0  |       0    |
[11/05 18:38:38    403s] | Num insts undone                  |       0  |       0    |
[11/05 18:38:38    403s] | Num insts Downsized               |       0  |       0    |
[11/05 18:38:38    403s] | Num insts Samesized               |       0  |       0    |
[11/05 18:38:38    403s] | Num insts Upsized                 |       0  |       0    |
[11/05 18:38:38    403s] | Num multiple commits+uncommits    |       0  |       -    |
[11/05 18:38:38    403s] --------------------------------------------------------------
[11/05 18:38:38    403s] Bottom Preferred Layer:
[11/05 18:38:38    403s] +---------------+------------+----------+
[11/05 18:38:38    403s] |     Layer     |    CLK     |   Rule   |
[11/05 18:38:38    403s] +---------------+------------+----------+
[11/05 18:38:38    403s] | metal3 (z=3)  |          1 | default  |
[11/05 18:38:38    403s] +---------------+------------+----------+
[11/05 18:38:38    403s] Via Pillar Rule:
[11/05 18:38:38    403s]     None
[11/05 18:38:38    403s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[11/05 18:38:38    403s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1401.9M
[11/05 18:38:38    403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.9
[11/05 18:38:38    403s] OPERPROF: Starting RefinePlace at level 1, MEM:1401.9M
[11/05 18:38:38    403s] *** Starting refinePlace (0:06:43 mem=1401.9M) ***
[11/05 18:38:38    403s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:38:38    403s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:38:38    403s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1401.9M
[11/05 18:38:38    403s] Starting refinePlace ...
[11/05 18:38:38    403s] One DDP V2 for no tweak run.
[11/05 18:38:38    403s] 
[11/05 18:38:38    403s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:38:38    403s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:38:38    403s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1401.9MB) @(0:06:43 - 0:06:43).
[11/05 18:38:38    403s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:38:38    403s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1401.9MB
[11/05 18:38:38    403s] Statistics of distance of Instance movement in refine placement:
[11/05 18:38:38    403s]   maximum (X+Y) =         0.00 um
[11/05 18:38:38    403s]   mean    (X+Y) =         0.00 um
[11/05 18:38:38    403s] Summary Report:
[11/05 18:38:38    403s] Instances move: 0 (out of 984 movable)
[11/05 18:38:38    403s] Instances flipped: 0
[11/05 18:38:38    403s] Mean displacement: 0.00 um
[11/05 18:38:38    403s] Max displacement: 0.00 um 
[11/05 18:38:38    403s] Total instances moved : 0
[11/05 18:38:38    403s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.035, MEM:1401.9M
[11/05 18:38:38    403s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:38:38    403s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1401.9MB
[11/05 18:38:38    403s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1401.9MB) @(0:06:43 - 0:06:43).
[11/05 18:38:38    403s] *** Finished refinePlace (0:06:43 mem=1401.9M) ***
[11/05 18:38:38    403s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.9
[11/05 18:38:38    403s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.045, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1401.9M
[11/05 18:38:38    403s] *** maximum move = 0.00 um ***
[11/05 18:38:38    403s] *** Finished re-routing un-routed nets (1401.9M) ***
[11/05 18:38:38    403s] OPERPROF: Starting DPlace-Init at level 1, MEM:1401.9M
[11/05 18:38:38    403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1401.9M
[11/05 18:38:39    403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1401.9M
[11/05 18:38:39    403s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1401.9M
[11/05 18:38:39    403s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1401.9M
[11/05 18:38:39    403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1401.9M
[11/05 18:38:39    403s] 
[11/05 18:38:39    403s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1401.9M) ***
[11/05 18:38:39    403s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.14
[11/05 18:38:39    403s] *** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:06:43.1/0:20:50.4 (0.3), mem = 1401.9M
[11/05 18:38:39    403s] 
[11/05 18:38:39    403s] =============================================================================================
[11/05 18:38:39    403s]  Step TAT Report for AreaOpt #4
[11/05 18:38:39    403s] =============================================================================================
[11/05 18:38:39    403s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:38:39    403s] ---------------------------------------------------------------------------------------------
[11/05 18:38:39    403s] [ RefinePlace            ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:38:39    403s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[11/05 18:38:39    403s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  24.4 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:38:39    403s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:39    403s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[11/05 18:38:39    403s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:39    403s] [ OptSingleIteration     ]      5   0:00:00.1  (   6.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/05 18:38:39    403s] [ OptGetWeight           ]    180   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.8
[11/05 18:38:39    403s] [ OptEval                ]    180   0:00:00.6  (  27.4 % )     0:00:00.6 /  0:00:00.5    0.9
[11/05 18:38:39    403s] [ OptCommit              ]    180   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[11/05 18:38:39    403s] [ PostCommitDelayUpdate  ]    181   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.1
[11/05 18:38:39    403s] [ MISC                   ]          0:00:00.6  (  31.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/05 18:38:39    403s] ---------------------------------------------------------------------------------------------
[11/05 18:38:39    403s]  AreaOpt #4 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[11/05 18:38:39    403s] ---------------------------------------------------------------------------------------------
[11/05 18:38:39    403s] 
[11/05 18:38:39    403s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1382.8M
[11/05 18:38:39    403s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1382.8M
[11/05 18:38:39    403s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:38:39    403s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1363.78M, totSessionCpu=0:06:43).
[11/05 18:38:39    403s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1363.8M
[11/05 18:38:39    403s] All LLGs are deleted
[11/05 18:38:39    403s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1363.8M
[11/05 18:38:39    403s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1363.8M
[11/05 18:38:39    403s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1363.8M
[11/05 18:38:39    403s] ### Creating LA Mngr. totSessionCpu=0:06:43 mem=1363.8M
[11/05 18:38:39    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:43 mem=1363.8M
[11/05 18:38:39    403s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Import and model ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Create place DB ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Import place data ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read instances and placement ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read nets ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Create route DB ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       == Non-default Options ==
[11/05 18:38:39    403s] (I)       Maximum routing layer                              : 10
[11/05 18:38:39    403s] (I)       Number of threads                                  : 1
[11/05 18:38:39    403s] (I)       Method to set GCell size                           : row
[11/05 18:38:39    403s] (I)       Counted 216 PG shapes. We will not process PG shapes layer by layer.
[11/05 18:38:39    403s] (I)       Started Import route data ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Use row-based GCell size
[11/05 18:38:39    403s] (I)       Use row-based GCell align
[11/05 18:38:39    403s] (I)       GCell unit size   : 2800
[11/05 18:38:39    403s] (I)       GCell multiplier  : 1
[11/05 18:38:39    403s] (I)       GCell row height  : 2800
[11/05 18:38:39    403s] (I)       Actual row height : 2800
[11/05 18:38:39    403s] (I)       GCell align ref   : 10260 10080
[11/05 18:38:39    403s] [NR-eGR] Track table information for default rule: 
[11/05 18:38:39    403s] [NR-eGR] metal1 has no routable track
[11/05 18:38:39    403s] [NR-eGR] metal2 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal3 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal4 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal5 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal6 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal7 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal8 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal9 has single uniform track structure
[11/05 18:38:39    403s] [NR-eGR] metal10 has single uniform track structure
[11/05 18:38:39    403s] (I)       ===========================================================================
[11/05 18:38:39    403s] (I)       == Report All Rule Vias ==
[11/05 18:38:39    403s] (I)       ===========================================================================
[11/05 18:38:39    403s] (I)        Via Rule : (Default)
[11/05 18:38:39    403s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[11/05 18:38:39    403s] (I)       ---------------------------------------------------------------------------
[11/05 18:38:39    403s] (I)        1    9 : via1_8                      9 : via1_8                   
[11/05 18:38:39    403s] (I)        2   10 : via2_8                     10 : via2_8                   
[11/05 18:38:39    403s] (I)        3   19 : via3_2                     19 : via3_2                   
[11/05 18:38:39    403s] (I)        4   22 : via4_0                     22 : via4_0                   
[11/05 18:38:39    403s] (I)        5   23 : via5_0                     23 : via5_0                   
[11/05 18:38:39    403s] (I)        6   24 : via6_0                     24 : via6_0                   
[11/05 18:38:39    403s] (I)        7   25 : via7_0                     25 : via7_0                   
[11/05 18:38:39    403s] (I)        8   26 : via8_0                     26 : via8_0                   
[11/05 18:38:39    403s] (I)        9   27 : via9_0                     27 : via9_0                   
[11/05 18:38:39    403s] (I)       ===========================================================================
[11/05 18:38:39    403s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read routing blockages ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read instance blockages ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read PG blockages ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Read 92 PG shapes
[11/05 18:38:39    403s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read boundary cut boxes ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] #Routing Blockages  : 0
[11/05 18:38:39    403s] [NR-eGR] #Instance Blockages : 0
[11/05 18:38:39    403s] [NR-eGR] #PG Blockages       : 92
[11/05 18:38:39    403s] [NR-eGR] #Halo Blockages     : 0
[11/05 18:38:39    403s] [NR-eGR] #Boundary Blockages : 0
[11/05 18:38:39    403s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read blackboxes ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/05 18:38:39    403s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read prerouted ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 190
[11/05 18:38:39    403s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read unlegalized nets ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read nets ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Read numTotalNets=1127  numIgnoredNets=1
[11/05 18:38:39    403s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Set up via pillars ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       early_global_route_priority property id does not exist.
[11/05 18:38:39    403s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Model blockages into capacity
[11/05 18:38:39    403s] (I)       Read Num Blocks=92  Num Prerouted Wires=190  Num CS=0
[11/05 18:38:39    403s] (I)       Started Initialize 3D capacity ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Layer 1 (V) : #blockages 92 : #preroutes 88
[11/05 18:38:39    403s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 90
[11/05 18:38:39    403s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 12
[11/05 18:38:39    403s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/05 18:38:39    403s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/05 18:38:39    403s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[11/05 18:38:39    403s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[11/05 18:38:39    403s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/05 18:38:39    403s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[11/05 18:38:39    403s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       -- layer congestion ratio --
[11/05 18:38:39    403s] (I)       Layer 1 : 0.100000
[11/05 18:38:39    403s] (I)       Layer 2 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 3 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 4 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 5 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 6 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 7 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 8 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 9 : 0.700000
[11/05 18:38:39    403s] (I)       Layer 10 : 0.700000
[11/05 18:38:39    403s] (I)       ----------------------------
[11/05 18:38:39    403s] (I)       Number of ignored nets                =      1
[11/05 18:38:39    403s] (I)       Number of connected nets              =      0
[11/05 18:38:39    403s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[11/05 18:38:39    403s] (I)       Number of clock nets                  =      1.  Ignored: No
[11/05 18:38:39    403s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/05 18:38:39    403s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/05 18:38:39    403s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/05 18:38:39    403s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/05 18:38:39    403s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/05 18:38:39    403s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/05 18:38:39    403s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/05 18:38:39    403s] (I)       Finished Import route data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Read aux data ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Others data preparation ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Create route kernel ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Ndr track 0 does not exist
[11/05 18:38:39    403s] (I)       Ndr track 0 does not exist
[11/05 18:38:39    403s] (I)       ---------------------Grid Graph Info--------------------
[11/05 18:38:39    403s] (I)       Routing area        : (0, 0) - (130720, 129360)
[11/05 18:38:39    403s] (I)       Core area           : (10260, 10080) - (120460, 119280)
[11/05 18:38:39    403s] (I)       Site width          :   380  (dbu)
[11/05 18:38:39    403s] (I)       Row height          :  2800  (dbu)
[11/05 18:38:39    403s] (I)       GCell row height    :  2800  (dbu)
[11/05 18:38:39    403s] (I)       GCell width         :  2800  (dbu)
[11/05 18:38:39    403s] (I)       GCell height        :  2800  (dbu)
[11/05 18:38:39    403s] (I)       Grid                :    47    46    10
[11/05 18:38:39    403s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/05 18:38:39    403s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/05 18:38:39    403s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/05 18:38:39    403s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/05 18:38:39    403s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/05 18:38:39    403s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/05 18:38:39    403s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/05 18:38:39    403s] (I)       First track coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/05 18:38:39    403s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/05 18:38:39    403s] (I)       Total num of tracks :     0   344   462   233   230   233    76    77    39    38
[11/05 18:38:39    403s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/05 18:38:39    403s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/05 18:38:39    403s] (I)       --------------------------------------------------------
[11/05 18:38:39    403s] 
[11/05 18:38:39    403s] [NR-eGR] ============ Routing rule table ============
[11/05 18:38:39    403s] [NR-eGR] Rule id: 0  Nets: 1126 
[11/05 18:38:39    403s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/05 18:38:39    403s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/05 18:38:39    403s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:38:39    403s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:38:39    403s] [NR-eGR] Rule id: 1  Nets: 0 
[11/05 18:38:39    403s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[11/05 18:38:39    403s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[11/05 18:38:39    403s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[11/05 18:38:39    403s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/05 18:38:39    403s] [NR-eGR] ========================================
[11/05 18:38:39    403s] [NR-eGR] 
[11/05 18:38:39    403s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer2 : = 1232 / 15824 (7.79%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer3 : = 0 / 21714 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer4 : = 0 / 10718 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer5 : = 0 / 10810 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer6 : = 0 / 10718 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer7 : = 0 / 3572 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer8 : = 0 / 3542 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer9 : = 0 / 1833 (0.00%)
[11/05 18:38:39    403s] (I)       blocked tracks on layer10 : = 0 / 1748 (0.00%)
[11/05 18:38:39    403s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Reset routing kernel
[11/05 18:38:39    403s] (I)       Started Global Routing ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Initialization ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       totalPins=3577  totalGlobalPin=3392 (94.83%)
[11/05 18:38:39    403s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Net group 1 ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Generate topology ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       total 2D Cap : 79247 = (37929 H, 41318 V)
[11/05 18:38:39    403s] [NR-eGR] Layer group 1: route 1126 net(s) in layer range [2, 10]
[11/05 18:38:39    403s] (I)       
[11/05 18:38:39    403s] (I)       ============  Phase 1a Route ============
[11/05 18:38:39    403s] (I)       Started Phase 1a ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Pattern routing ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:38:39    403s] (I)       Started Add via demand to 2D ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       
[11/05 18:38:39    403s] (I)       ============  Phase 1b Route ============
[11/05 18:38:39    403s] (I)       Started Phase 1b ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:38:39    403s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.408800e+03um
[11/05 18:38:39    403s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       
[11/05 18:38:39    403s] (I)       ============  Phase 1c Route ============
[11/05 18:38:39    403s] (I)       Started Phase 1c ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:38:39    403s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       
[11/05 18:38:39    403s] (I)       ============  Phase 1d Route ============
[11/05 18:38:39    403s] (I)       Started Phase 1d ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:38:39    403s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       
[11/05 18:38:39    403s] (I)       ============  Phase 1e Route ============
[11/05 18:38:39    403s] (I)       Started Phase 1e ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Route legalization ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Usage: 5292 = (2536 H, 2756 V) = (6.69% H, 6.67% V) = (3.550e+03um H, 3.858e+03um V)
[11/05 18:38:39    403s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.408800e+03um
[11/05 18:38:39    403s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       
[11/05 18:38:39    403s] (I)       ============  Phase 1l Route ============
[11/05 18:38:39    403s] (I)       Started Phase 1l ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Layer assignment (1T) ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Clean cong LA ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/05 18:38:39    403s] (I)       Layer  2:      14259      3061         0         294       15289    ( 1.89%) 
[11/05 18:38:39    403s] (I)       Layer  3:      21252      3141         0           0       21160    ( 0.00%) 
[11/05 18:38:39    403s] (I)       Layer  4:      10486      1465         0         220       10355    ( 2.08%) 
[11/05 18:38:39    403s] (I)       Layer  5:      10580       151         0           0       10580    ( 0.00%) 
[11/05 18:38:39    403s] (I)       Layer  6:      10485       156         0         225       10350    ( 2.13%) 
[11/05 18:38:39    403s] (I)       Layer  7:       3496         0         0           0        3526    ( 0.00%) 
[11/05 18:38:39    403s] (I)       Layer  8:       3465         0         0          75        3450    ( 2.13%) 
[11/05 18:38:39    403s] (I)       Layer  9:       1794         0         0         281        1569    (15.19%) 
[11/05 18:38:39    403s] (I)       Layer 10:       1710         0         0         337        1425    (19.13%) 
[11/05 18:38:39    403s] (I)       Total:         77527      7974         0        1432       77704    ( 1.81%) 
[11/05 18:38:39    403s] (I)       
[11/05 18:38:39    403s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/05 18:38:39    403s] [NR-eGR]                        OverCon            
[11/05 18:38:39    403s] [NR-eGR]                         #Gcell     %Gcell
[11/05 18:38:39    403s] [NR-eGR]       Layer                (0)    OverCon 
[11/05 18:38:39    403s] [NR-eGR] ----------------------------------------------
[11/05 18:38:39    403s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR] ----------------------------------------------
[11/05 18:38:39    403s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/05 18:38:39    403s] [NR-eGR] 
[11/05 18:38:39    403s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Export 3D cong map ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       total 2D Cap : 79253 = (37929 H, 41324 V)
[11/05 18:38:39    403s] (I)       Started Export 2D cong map ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/05 18:38:39    403s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/05 18:38:39    403s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Free existing wires ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       ============= Track Assignment ============
[11/05 18:38:39    403s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Track Assignment (1T) ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[11/05 18:38:39    403s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Run Multi-thread track assignment
[11/05 18:38:39    403s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Export ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Started Export DB wires ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Started Export all nets ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Started Set wire vias ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:38:39    403s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 3587
[11/05 18:38:39    403s] [NR-eGR] metal2  (2V) length: 2.494830e+03um, number of vias: 4273
[11/05 18:38:39    403s] [NR-eGR] metal3  (3H) length: 3.587605e+03um, number of vias: 1308
[11/05 18:38:39    403s] [NR-eGR] metal4  (4V) length: 1.814975e+03um, number of vias: 76
[11/05 18:38:39    403s] [NR-eGR] metal5  (5H) length: 2.004800e+02um, number of vias: 62
[11/05 18:38:39    403s] [NR-eGR] metal6  (6V) length: 2.128350e+02um, number of vias: 3
[11/05 18:38:39    403s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/05 18:38:39    403s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/05 18:38:39    403s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/05 18:38:39    403s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[11/05 18:38:39    403s] [NR-eGR] Total length: 8.310725e+03um, number of vias: 9309
[11/05 18:38:39    403s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:38:39    403s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/05 18:38:39    403s] [NR-eGR] --------------------------------------------------------------------------
[11/05 18:38:39    403s] (I)       Started Update net boxes ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Started Update timing ( Curr Mem: 1363.78 MB )
[11/05 18:38:39    403s] (I)       Finished Update timing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1354.26 MB )
[11/05 18:38:39    403s] (I)       Finished Export ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1354.26 MB )
[11/05 18:38:39    403s] (I)       Started Postprocess design ( Curr Mem: 1354.26 MB )
[11/05 18:38:39    403s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1350.26 MB )
[11/05 18:38:39    403s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1350.26 MB )
[11/05 18:38:39    403s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:38:39    403s] PreRoute RC Extraction called for design IIR.
[11/05 18:38:39    403s] RC Extraction called in multi-corner(1) mode.
[11/05 18:38:39    403s] RCMode: PreRoute
[11/05 18:38:39    403s]       RC Corner Indexes            0   
[11/05 18:38:39    403s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:38:39    403s] Resistance Scaling Factor    : 1.00000 
[11/05 18:38:39    403s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:38:39    403s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:38:39    403s] Shrink Factor                : 1.00000
[11/05 18:38:39    403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:38:39    403s] Using capacitance table file ...
[11/05 18:38:39    403s] LayerId::1 widthSet size::4
[11/05 18:38:39    403s] LayerId::2 widthSet size::4
[11/05 18:38:39    403s] LayerId::3 widthSet size::4
[11/05 18:38:39    403s] LayerId::4 widthSet size::4
[11/05 18:38:39    403s] LayerId::5 widthSet size::4
[11/05 18:38:39    403s] LayerId::6 widthSet size::4
[11/05 18:38:39    403s] LayerId::7 widthSet size::4
[11/05 18:38:39    403s] LayerId::8 widthSet size::4
[11/05 18:38:39    403s] LayerId::9 widthSet size::4
[11/05 18:38:39    403s] LayerId::10 widthSet size::3
[11/05 18:38:39    403s] Updating RC grid for preRoute extraction ...
[11/05 18:38:39    403s] Initializing multi-corner capacitance tables ... 
[11/05 18:38:39    403s] Initializing multi-corner resistance tables ...
[11/05 18:38:39    403s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:39    403s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.244173 ; uaWl: 1.000000 ; uaWlH: 0.265525 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:38:39    403s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1350.262M)
[11/05 18:38:39    403s] Compute RC Scale Done ...
[11/05 18:38:39    403s] OPERPROF: Starting HotSpotCal at level 1, MEM:1350.3M
[11/05 18:38:39    403s] [hotspot] +------------+---------------+---------------+
[11/05 18:38:39    403s] [hotspot] |            |   max hotspot | total hotspot |
[11/05 18:38:39    403s] [hotspot] +------------+---------------+---------------+
[11/05 18:38:39    403s] [hotspot] | normalized |          0.00 |          0.00 |
[11/05 18:38:39    403s] [hotspot] +------------+---------------+---------------+
[11/05 18:38:39    403s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:38:39    403s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:38:39    403s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1350.3M
[11/05 18:38:39    403s] #################################################################################
[11/05 18:38:39    403s] # Design Stage: PreRoute
[11/05 18:38:39    403s] # Design Name: IIR
[11/05 18:38:39    403s] # Design Mode: 45nm
[11/05 18:38:39    403s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:38:39    403s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:38:39    403s] # Signoff Settings: SI Off 
[11/05 18:38:39    403s] #################################################################################
[11/05 18:38:39    404s] Calculate delays in Single mode...
[11/05 18:38:39    404s] Topological Sorting (REAL = 0:00:00.0, MEM = 1352.3M, InitMEM = 1352.3M)
[11/05 18:38:39    404s] Start delay calculation (fullDC) (1 T). (MEM=1352.28)
[11/05 18:38:39    404s] End AAE Lib Interpolated Model. (MEM=1363.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:40    404s] Total number of fetched objects 1182
[11/05 18:38:40    405s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:40    405s] End delay calculation. (MEM=1379.48 CPU=0:00:00.8 REAL=0:00:00.0)
[11/05 18:38:40    405s] End delay calculation (fullDC). (MEM=1379.48 CPU=0:00:01.0 REAL=0:00:01.0)
[11/05 18:38:40    405s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1379.5M) ***
[11/05 18:38:40    405s] Begin: GigaOpt postEco DRV Optimization
[11/05 18:38:40    405s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/05 18:38:40    405s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:38:40    405s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:38:40    405s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:45.1/0:20:52.4 (0.3), mem = 1379.5M
[11/05 18:38:40    405s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.15
[11/05 18:38:40    405s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:38:40    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:45 mem=1379.5M
[11/05 18:38:40    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1379.5M
[11/05 18:38:40    405s] z: 2, totalTracks: 1
[11/05 18:38:40    405s] z: 4, totalTracks: 1
[11/05 18:38:40    405s] z: 6, totalTracks: 1
[11/05 18:38:40    405s] z: 8, totalTracks: 1
[11/05 18:38:40    405s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:40    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1379.5M
[11/05 18:38:40    405s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1379.5M
[11/05 18:38:40    405s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:38:40    405s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1379.5M
[11/05 18:38:41    405s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.014, MEM:1411.5M
[11/05 18:38:41    405s] Fast DP-INIT is on for default
[11/05 18:38:41    405s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:38:41    405s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.022, MEM:1411.5M
[11/05 18:38:41    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1411.5M
[11/05 18:38:41    405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1411.5MB).
[11/05 18:38:41    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.033, MEM:1411.5M
[11/05 18:38:41    405s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:38:41    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:45 mem=1411.5M
[11/05 18:38:41    405s] ### Creating RouteCongInterface, started
[11/05 18:38:41    405s] 
[11/05 18:38:41    405s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/05 18:38:41    405s] 
[11/05 18:38:41    405s] #optDebug: {0, 1.000}
[11/05 18:38:41    405s] ### Creating RouteCongInterface, finished
[11/05 18:38:41    405s] ### Creating LA Mngr. totSessionCpu=0:06:45 mem=1411.5M
[11/05 18:38:41    405s] ### Creating LA Mngr, finished. totSessionCpu=0:06:45 mem=1411.5M
[11/05 18:38:43    407s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1430.6M
[11/05 18:38:43    407s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1430.6M
[11/05 18:38:43    407s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:38:43    407s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/05 18:38:43    407s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:38:43    407s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/05 18:38:43    407s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:38:43    407s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:38:43    407s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.51|     0.00|       0|       0|       0|  56.68|          |         |
[11/05 18:38:43    407s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:38:43    407s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.51|     0.00|       0|       0|       0|  56.68| 0:00:00.0|  1430.6M|
[11/05 18:38:43    407s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:38:43    407s] Bottom Preferred Layer:
[11/05 18:38:43    407s] +---------------+------------+----------+
[11/05 18:38:43    407s] |     Layer     |    CLK     |   Rule   |
[11/05 18:38:43    407s] +---------------+------------+----------+
[11/05 18:38:43    407s] | metal3 (z=3)  |          1 | default  |
[11/05 18:38:43    407s] +---------------+------------+----------+
[11/05 18:38:43    407s] Via Pillar Rule:
[11/05 18:38:43    407s]     None
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1430.6M) ***
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] Total-nets :: 1127, Stn-nets :: 0, ratio :: 0 %
[11/05 18:38:43    407s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1411.5M
[11/05 18:38:43    407s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:38:43    407s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.15
[11/05 18:38:43    407s] *** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:06:47.2/0:20:54.6 (0.3), mem = 1411.5M
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] =============================================================================================
[11/05 18:38:43    407s]  Step TAT Report for DrvOpt #7
[11/05 18:38:43    407s] =============================================================================================
[11/05 18:38:43    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:38:43    407s] ---------------------------------------------------------------------------------------------
[11/05 18:38:43    407s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/05 18:38:43    407s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:43    407s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:38:43    407s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:43    407s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:43    407s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:38:43    407s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:43    407s] [ MISC                   ]          0:00:02.1  (  95.9 % )     0:00:02.1 /  0:00:02.1    1.0
[11/05 18:38:43    407s] ---------------------------------------------------------------------------------------------
[11/05 18:38:43    407s]  DrvOpt #7 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[11/05 18:38:43    407s] ---------------------------------------------------------------------------------------------
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] End: GigaOpt postEco DRV Optimization
[11/05 18:38:43    407s] **INFO: Flow update: Design timing is met.
[11/05 18:38:43    407s] Running refinePlace -preserveRouting true -hardFence false
[11/05 18:38:43    407s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1411.5M
[11/05 18:38:43    407s] z: 2, totalTracks: 1
[11/05 18:38:43    407s] z: 4, totalTracks: 1
[11/05 18:38:43    407s] z: 6, totalTracks: 1
[11/05 18:38:43    407s] z: 8, totalTracks: 1
[11/05 18:38:43    407s] #spOpts: N=45 
[11/05 18:38:43    407s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1411.5M
[11/05 18:38:43    407s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1411.5MB).
[11/05 18:38:43    407s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:1411.5M
[11/05 18:38:43    407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.10
[11/05 18:38:43    407s] OPERPROF:   Starting RefinePlace at level 2, MEM:1411.5M
[11/05 18:38:43    407s] *** Starting refinePlace (0:06:47 mem=1411.5M) ***
[11/05 18:38:43    407s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] Starting Small incrNP...
[11/05 18:38:43    407s] User Input Parameters:
[11/05 18:38:43    407s] - Congestion Driven    : Off
[11/05 18:38:43    407s] - Timing Driven        : Off
[11/05 18:38:43    407s] - Area-Violation Based : Off
[11/05 18:38:43    407s] - Start Rollback Level : -5
[11/05 18:38:43    407s] - Legalized            : On
[11/05 18:38:43    407s] - Window Based         : Off
[11/05 18:38:43    407s] - eDen incr mode       : Off
[11/05 18:38:43    407s] - Small incr mode      : On
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1411.5M
[11/05 18:38:43    407s] default core: bins with density > 0.750 =  0.00 % ( 0 / 16 )
[11/05 18:38:43    407s] Density distribution unevenness ratio = 12.460%
[11/05 18:38:43    407s] cost 0.741892, thresh 1.000000
[11/05 18:38:43    407s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1411.5M)
[11/05 18:38:43    407s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/05 18:38:43    407s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1411.5M
[11/05 18:38:43    407s] Starting refinePlace ...
[11/05 18:38:43    407s] One DDP V2 for no tweak run.
[11/05 18:38:43    407s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/05 18:38:43    407s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:38:43    407s]    Spread Effort: high, pre-route mode, useDDP on.
[11/05 18:38:43    407s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1411.5MB) @(0:06:47 - 0:06:47).
[11/05 18:38:43    407s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:38:43    407s] wireLenOptFixPriorityInst 59 inst fixed
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:38:43    407s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:38:43    407s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1411.5MB) @(0:06:47 - 0:06:47).
[11/05 18:38:43    407s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:38:43    407s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1411.5MB
[11/05 18:38:43    407s] Statistics of distance of Instance movement in refine placement:
[11/05 18:38:43    407s]   maximum (X+Y) =         0.00 um
[11/05 18:38:43    407s]   mean    (X+Y) =         0.00 um
[11/05 18:38:43    407s] Summary Report:
[11/05 18:38:43    407s] Instances move: 0 (out of 984 movable)
[11/05 18:38:43    407s] Instances flipped: 0
[11/05 18:38:43    407s] Mean displacement: 0.00 um
[11/05 18:38:43    407s] Max displacement: 0.00 um 
[11/05 18:38:43    407s] Total instances moved : 0
[11/05 18:38:43    407s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.050, MEM:1411.5M
[11/05 18:38:43    407s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:38:43    407s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1411.5MB
[11/05 18:38:43    407s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1411.5MB) @(0:06:47 - 0:06:47).
[11/05 18:38:43    407s] *** Finished refinePlace (0:06:47 mem=1411.5M) ***
[11/05 18:38:43    407s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.10
[11/05 18:38:43    407s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.060, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.005, MEM:1411.5M
[11/05 18:38:43    407s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.077, MEM:1411.5M
[11/05 18:38:43    407s] **INFO: Flow update: Design timing is met.
[11/05 18:38:43    407s] **INFO: Flow update: Design timing is met.
[11/05 18:38:43    407s] #optDebug: fT-D <X 1 0 0 0>
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] Active setup views:
[11/05 18:38:43    407s]  MyAnView
[11/05 18:38:43    407s]   Dominating endpoints: 0
[11/05 18:38:43    407s]   Dominating TNS: -0.000
[11/05 18:38:43    407s] 
[11/05 18:38:43    407s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'preRoute' .
[11/05 18:38:43    407s] PreRoute RC Extraction called for design IIR.
[11/05 18:38:43    407s] RC Extraction called in multi-corner(1) mode.
[11/05 18:38:43    407s] RCMode: PreRoute
[11/05 18:38:43    407s]       RC Corner Indexes            0   
[11/05 18:38:43    407s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:38:43    407s] Resistance Scaling Factor    : 1.00000 
[11/05 18:38:43    407s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:38:43    407s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:38:43    407s] Shrink Factor                : 1.00000
[11/05 18:38:43    407s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/05 18:38:43    407s] Using capacitance table file ...
[11/05 18:38:43    407s] LayerId::1 widthSet size::4
[11/05 18:38:43    407s] LayerId::2 widthSet size::4
[11/05 18:38:43    407s] LayerId::3 widthSet size::4
[11/05 18:38:43    407s] LayerId::4 widthSet size::4
[11/05 18:38:43    407s] LayerId::5 widthSet size::4
[11/05 18:38:43    407s] LayerId::6 widthSet size::4
[11/05 18:38:43    407s] LayerId::7 widthSet size::4
[11/05 18:38:43    407s] LayerId::8 widthSet size::4
[11/05 18:38:43    407s] LayerId::9 widthSet size::4
[11/05 18:38:43    407s] LayerId::10 widthSet size::3
[11/05 18:38:43    407s] Updating RC grid for preRoute extraction ...
[11/05 18:38:43    407s] Initializing multi-corner capacitance tables ... 
[11/05 18:38:43    407s] Initializing multi-corner resistance tables ...
[11/05 18:38:43    407s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:43    407s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.244173 ; uaWl: 1.000000 ; uaWlH: 0.265525 ; aWlH: 0.000000 ; Pmax: 0.845100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[11/05 18:38:43    407s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1348.973M)
[11/05 18:38:43    407s] Starting delay calculation for Setup views
[11/05 18:38:43    407s] #################################################################################
[11/05 18:38:43    407s] # Design Stage: PreRoute
[11/05 18:38:43    407s] # Design Name: IIR
[11/05 18:38:43    407s] # Design Mode: 45nm
[11/05 18:38:43    407s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:38:43    407s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:38:43    407s] # Signoff Settings: SI Off 
[11/05 18:38:43    407s] #################################################################################
[11/05 18:38:43    407s] Calculate delays in Single mode...
[11/05 18:38:43    407s] Topological Sorting (REAL = 0:00:00.0, MEM = 1351.0M, InitMEM = 1351.0M)
[11/05 18:38:43    407s] Start delay calculation (fullDC) (1 T). (MEM=1350.99)
[11/05 18:38:43    407s] End AAE Lib Interpolated Model. (MEM=1362.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:44    408s] Total number of fetched objects 1182
[11/05 18:38:44    408s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:44    408s] End delay calculation. (MEM=1378.19 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:38:44    408s] End delay calculation (fullDC). (MEM=1378.19 CPU=0:00:01.0 REAL=0:00:01.0)
[11/05 18:38:44    408s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1378.2M) ***
[11/05 18:38:44    408s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:06:49 mem=1378.2M)
[11/05 18:38:44    408s] Reported timing to dir ./timingReports
[11/05 18:38:44    408s] **optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1140.4M, totSessionCpu=0:06:49 **
[11/05 18:38:44    408s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1331.2M
[11/05 18:38:44    408s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1331.2M
[11/05 18:38:47    409s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.508  |  0.508  |  2.274  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1143.1M, totSessionCpu=0:06:49 **
[11/05 18:38:47    409s] *** Finished optDesign ***
[11/05 18:38:47    409s] 
[11/05 18:38:47    409s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.4 real=0:00:28.1)
[11/05 18:38:47    409s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.5 real=0:00:07.5)
[11/05 18:38:47    409s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.1 real=0:00:02.1)
[11/05 18:38:47    409s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[11/05 18:38:47    409s] Info: pop threads available for lower-level modules during optimization.
[11/05 18:38:47    409s] Deleting Lib Analyzer.
[11/05 18:38:47    409s] Info: Destroy the CCOpt slew target map.
[11/05 18:38:47    409s] clean pInstBBox. size 0
[11/05 18:38:47    409s] All LLGs are deleted
[11/05 18:38:47    409s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1346.5M
[11/05 18:38:47    409s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1346.5M
[11/05 18:38:47    409s] 
[11/05 18:38:47    409s] =============================================================================================
[11/05 18:38:47    409s]  Final TAT Report for optDesign
[11/05 18:38:47    409s] =============================================================================================
[11/05 18:38:47    409s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:38:47    409s] ---------------------------------------------------------------------------------------------
[11/05 18:38:47    409s] [ GlobalOpt              ]      1   0:00:07.5  (  31.5 % )     0:00:07.5 /  0:00:07.4    1.0
[11/05 18:38:47    409s] [ DrvOpt                 ]      2   0:00:05.4  (  22.9 % )     0:00:05.4 /  0:00:05.4    1.0
[11/05 18:38:47    409s] [ AreaOpt                ]      1   0:00:01.9  (   7.9 % )     0:00:02.0 /  0:00:02.0    1.0
[11/05 18:38:47    409s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:38:47    409s] [ RefinePlace            ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:38:47    409s] [ TimingUpdate           ]      4   0:00:00.1  (   0.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/05 18:38:47    409s] [ FullDelayCalc          ]      1   0:00:01.2  (   4.9 % )     0:00:01.2 /  0:00:01.2    1.0
[11/05 18:38:47    409s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.4 % )     0:00:03.1 /  0:00:00.6    0.2
[11/05 18:38:47    409s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/05 18:38:47    409s] [ DrvReport              ]      2   0:00:02.7  (  11.3 % )     0:00:02.7 /  0:00:00.2    0.1
[11/05 18:38:47    409s] [ GenerateReports        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:38:47    409s] [ MISC                   ]          0:00:04.4  (  18.6 % )     0:00:04.4 /  0:00:04.4    1.0
[11/05 18:38:47    409s] ---------------------------------------------------------------------------------------------
[11/05 18:38:47    409s]  optDesign TOTAL                    0:00:23.8  ( 100.0 % )     0:00:23.8 /  0:00:21.1    0.9
[11/05 18:38:47    409s] ---------------------------------------------------------------------------------------------
[11/05 18:38:47    409s] 
[11/05 18:38:47    409s] Deleting Cell Server ...
[11/05 18:38:47    409s] <CMD> optDesign -postCTS -hold
[11/05 18:38:47    409s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1060.5M, totSessionCpu=0:06:50 **
[11/05 18:38:47    409s] **INFO: User settings:
[11/05 18:38:47    409s] setDesignMode -process                              45
[11/05 18:38:47    409s] setExtractRCMode -coupling_c_th                     0.1
[11/05 18:38:47    409s] setExtractRCMode -engine                            preRoute
[11/05 18:38:47    409s] setExtractRCMode -relative_c_th                     1
[11/05 18:38:47    409s] setExtractRCMode -total_c_th                        0
[11/05 18:38:47    409s] setUsefulSkewMode -ecoRoute                         false
[11/05 18:38:47    409s] setUsefulSkewMode -maxAllowedDelay                  1
[11/05 18:38:47    409s] setUsefulSkewMode -maxSkew                          false
[11/05 18:38:47    409s] setUsefulSkewMode -noBoundary                       false
[11/05 18:38:47    409s] setUsefulSkewMode -useCells                         {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
[11/05 18:38:47    409s] setDelayCalMode -enable_high_fanout                 true
[11/05 18:38:47    409s] setDelayCalMode -eng_copyNetPropToNewNet            true
[11/05 18:38:47    409s] setDelayCalMode -engine                             aae
[11/05 18:38:47    409s] setDelayCalMode -ignoreNetLoad                      false
[11/05 18:38:47    409s] setOptMode -activeSetupViews                        { MyAnView }
[11/05 18:38:47    409s] setOptMode -autoSetupViews                          { MyAnView}
[11/05 18:38:47    409s] setOptMode -autoTDGRSetupViews                      { MyAnView}
[11/05 18:38:47    409s] setOptMode -drcMargin                               0
[11/05 18:38:47    409s] setOptMode -fixCap                                  true
[11/05 18:38:47    409s] setOptMode -fixDrc                                  true
[11/05 18:38:47    409s] setOptMode -fixFanoutLoad                           false
[11/05 18:38:47    409s] setOptMode -fixTran                                 true
[11/05 18:38:47    409s] setOptMode -optimizeFF                              true
[11/05 18:38:47    409s] setOptMode -preserveAllSequential                   false
[11/05 18:38:47    409s] setOptMode -setupTargetSlack                        0
[11/05 18:38:47    409s] setPlaceMode -place_design_floorplan_mode           false
[11/05 18:38:47    409s] setPlaceMode -place_detail_check_route              false
[11/05 18:38:47    409s] setPlaceMode -place_detail_preserve_routing         true
[11/05 18:38:47    409s] setPlaceMode -place_detail_remove_affected_routing  false
[11/05 18:38:47    409s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/05 18:38:47    409s] setPlaceMode -place_global_clock_gate_aware         true
[11/05 18:38:47    409s] setPlaceMode -place_global_cong_effort              auto
[11/05 18:38:47    409s] setPlaceMode -place_global_ignore_scan              true
[11/05 18:38:47    409s] setPlaceMode -place_global_ignore_spare             false
[11/05 18:38:47    409s] setPlaceMode -place_global_module_aware_spare       false
[11/05 18:38:47    409s] setPlaceMode -place_global_place_io_pins            true
[11/05 18:38:47    409s] setPlaceMode -place_global_reorder_scan             true
[11/05 18:38:47    409s] setPlaceMode -powerDriven                           false
[11/05 18:38:47    409s] setPlaceMode -timingDriven                          true
[11/05 18:38:47    409s] setAnalysisMode -analysisType                       single
[11/05 18:38:47    409s] setAnalysisMode -checkType                          setup
[11/05 18:38:47    409s] setAnalysisMode -clkSrcPath                         true
[11/05 18:38:47    409s] setAnalysisMode -clockPropagation                   sdcControl
[11/05 18:38:47    409s] setAnalysisMode -usefulSkew                         true
[11/05 18:38:47    409s] setAnalysisMode -virtualIPO                         false
[11/05 18:38:47    409s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/05 18:38:47    409s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/05 18:38:47    409s] 
[11/05 18:38:47    409s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/05 18:38:47    409s] GigaOpt running with 1 threads.
[11/05 18:38:47    409s] Info: 1 threads available for lower-level modules during optimization.
[11/05 18:38:47    409s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:38:47    409s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:38:47    409s] Summary for sequential cells identification: 
[11/05 18:38:47    409s]   Identified SBFF number: 16
[11/05 18:38:47    409s]   Identified MBFF number: 0
[11/05 18:38:47    409s]   Identified SB Latch number: 0
[11/05 18:38:47    409s]   Identified MB Latch number: 0
[11/05 18:38:47    409s]   Not identified SBFF number: 0
[11/05 18:38:47    409s]   Not identified MBFF number: 0
[11/05 18:38:47    409s]   Not identified SB Latch number: 0
[11/05 18:38:47    409s]   Not identified MB Latch number: 0
[11/05 18:38:47    409s]   Number of sequential cells which are not FFs: 13
[11/05 18:38:47    409s]  Visiting view : MyAnView
[11/05 18:38:47    409s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:47    409s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:47    409s]  Visiting view : MyAnView
[11/05 18:38:47    409s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:47    409s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:47    409s]  Setting StdDelay to 10.10
[11/05 18:38:47    409s] Creating Cell Server, finished. 
[11/05 18:38:47    409s] 
[11/05 18:38:47    409s] Need call spDPlaceInit before registerPrioInstLoc.
[11/05 18:38:47    409s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:47    409s] OPERPROF: Starting DPlace-Init at level 1, MEM:1278.5M
[11/05 18:38:47    409s] z: 2, totalTracks: 1
[11/05 18:38:47    409s] z: 4, totalTracks: 1
[11/05 18:38:47    409s] z: 6, totalTracks: 1
[11/05 18:38:47    409s] z: 8, totalTracks: 1
[11/05 18:38:47    409s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:47    409s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1278.5M
[11/05 18:38:47    409s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1278.5M
[11/05 18:38:47    409s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:38:48    409s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1278.5M
[11/05 18:38:48    409s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.028, MEM:1295.2M
[11/05 18:38:48    409s] Fast DP-INIT is on for default
[11/05 18:38:48    409s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:38:48    409s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:1295.2M
[11/05 18:38:48    409s] OPERPROF:     Starting CMU at level 3, MEM:1295.2M
[11/05 18:38:48    409s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1295.2M
[11/05 18:38:48    409s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1295.2M
[11/05 18:38:48    409s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1295.2MB).
[11/05 18:38:48    409s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1295.2M
[11/05 18:38:48    409s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1295.2M
[11/05 18:38:48    409s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1295.2M
[11/05 18:38:48    409s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    409s] 
[11/05 18:38:48    409s] Creating Lib Analyzer ...
[11/05 18:38:48    409s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    409s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:38:48    409s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:38:48    409s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:38:48    409s] 
[11/05 18:38:48    409s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:48    410s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:50 mem=1299.2M
[11/05 18:38:48    410s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:50 mem=1299.2M
[11/05 18:38:48    410s] Creating Lib Analyzer, finished. 
[11/05 18:38:48    410s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1065.7M, totSessionCpu=0:06:50 **
[11/05 18:38:48    410s] *** optDesign -postCTS ***
[11/05 18:38:48    410s] DRC Margin: user margin 0.0
[11/05 18:38:48    410s] Hold Target Slack: user slack 0
[11/05 18:38:48    410s] Setup Target Slack: user slack 0;
[11/05 18:38:48    410s] setUsefulSkewMode -ecoRoute false
[11/05 18:38:48    410s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1299.2M
[11/05 18:38:48    410s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1299.2M
[11/05 18:38:48    410s] Deleting Cell Server ...
[11/05 18:38:48    410s] Deleting Lib Analyzer.
[11/05 18:38:48    410s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:38:48    410s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:38:48    410s] Summary for sequential cells identification: 
[11/05 18:38:48    410s]   Identified SBFF number: 16
[11/05 18:38:48    410s]   Identified MBFF number: 0
[11/05 18:38:48    410s]   Identified SB Latch number: 0
[11/05 18:38:48    410s]   Identified MB Latch number: 0
[11/05 18:38:48    410s]   Not identified SBFF number: 0
[11/05 18:38:48    410s]   Not identified MBFF number: 0
[11/05 18:38:48    410s]   Not identified SB Latch number: 0
[11/05 18:38:48    410s]   Not identified MB Latch number: 0
[11/05 18:38:48    410s]   Number of sequential cells which are not FFs: 13
[11/05 18:38:48    410s]  Visiting view : MyAnView
[11/05 18:38:48    410s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:48    410s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:48    410s]  Visiting view : MyAnView
[11/05 18:38:48    410s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:48    410s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:48    410s]  Setting StdDelay to 10.10
[11/05 18:38:48    410s] Creating Cell Server, finished. 
[11/05 18:38:48    410s] 
[11/05 18:38:48    410s] Deleting Cell Server ...
[11/05 18:38:48    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    410s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1299.2M
[11/05 18:38:48    410s] All LLGs are deleted
[11/05 18:38:48    410s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1299.2M
[11/05 18:38:48    410s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1299.2M
[11/05 18:38:48    410s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1299.2M
[11/05 18:38:48    410s] Start to check current routing status for nets...
[11/05 18:38:48    410s] All nets are already routed correctly.
[11/05 18:38:48    410s] End to check current routing status for nets (mem=1299.2M)
[11/05 18:38:48    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:48    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] Compute RC Scale Done ...
[11/05 18:38:49    410s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:38:49    410s] ### Creating PhyDesignMc. totSessionCpu=0:06:51 mem=1445.7M
[11/05 18:38:49    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:1445.7M
[11/05 18:38:49    410s] z: 2, totalTracks: 1
[11/05 18:38:49    410s] z: 4, totalTracks: 1
[11/05 18:38:49    410s] z: 6, totalTracks: 1
[11/05 18:38:49    410s] z: 8, totalTracks: 1
[11/05 18:38:49    410s] #spOpts: N=45 mergeVia=F 
[11/05 18:38:49    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1445.7M
[11/05 18:38:49    410s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1445.7M
[11/05 18:38:49    410s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:38:49    410s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1445.7M
[11/05 18:38:49    410s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.017, MEM:1445.7M
[11/05 18:38:49    410s] Fast DP-INIT is on for default
[11/05 18:38:49    410s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:38:49    410s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:1445.7M
[11/05 18:38:49    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1445.7M
[11/05 18:38:49    410s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1445.7MB).
[11/05 18:38:49    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.031, MEM:1445.7M
[11/05 18:38:49    410s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:38:49    410s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:51 mem=1445.7M
[11/05 18:38:49    410s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1445.7M
[11/05 18:38:49    410s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1445.7M
[11/05 18:38:49    410s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:38:49    410s] GigaOpt Hold Optimizer is used
[11/05 18:38:49    410s] End AAE Lib Interpolated Model. (MEM=1445.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:49    410s] 
[11/05 18:38:49    410s] Creating Lib Analyzer ...
[11/05 18:38:49    410s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:38:49    410s] Summary for sequential cells identification: 
[11/05 18:38:49    410s]   Identified SBFF number: 16
[11/05 18:38:49    410s]   Identified MBFF number: 0
[11/05 18:38:49    410s]   Identified SB Latch number: 0
[11/05 18:38:49    410s]   Identified MB Latch number: 0
[11/05 18:38:49    410s]   Not identified SBFF number: 0
[11/05 18:38:49    410s]   Not identified MBFF number: 0
[11/05 18:38:49    410s]   Not identified SB Latch number: 0
[11/05 18:38:49    410s]   Not identified MB Latch number: 0
[11/05 18:38:49    410s]   Number of sequential cells which are not FFs: 13
[11/05 18:38:49    410s]  Visiting view : MyAnView
[11/05 18:38:49    410s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:49    410s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:49    410s]  Visiting view : MyAnView
[11/05 18:38:49    410s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:49    410s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:49    410s]  Setting StdDelay to 10.10
[11/05 18:38:49    410s] Creating Cell Server, finished. 
[11/05 18:38:49    410s] 
[11/05 18:38:49    410s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:49    410s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:38:49    410s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:38:49    410s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:38:49    410s] 
[11/05 18:38:49    410s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:49    411s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:51 mem=1445.7M
[11/05 18:38:49    411s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:51 mem=1445.7M
[11/05 18:38:49    411s] Creating Lib Analyzer, finished. 
[11/05 18:38:49    411s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:51 mem=1445.7M ***
[11/05 18:38:49    411s] Effort level <high> specified for reg2reg path_group
[11/05 18:38:50    411s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_QeQs25/timingGraph.tgz -dir /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_QeQs25 -prefix timingGraph'
[11/05 18:38:50    411s] Done saveTimingGraph
[11/05 18:38:50    412s] Starting delay calculation for Hold views
[11/05 18:38:50    412s] #################################################################################
[11/05 18:38:50    412s] # Design Stage: PreRoute
[11/05 18:38:50    412s] # Design Name: IIR
[11/05 18:38:50    412s] # Design Mode: 45nm
[11/05 18:38:50    412s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:38:50    412s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:38:50    412s] # Signoff Settings: SI Off 
[11/05 18:38:50    412s] #################################################################################
[11/05 18:38:50    412s] Calculate delays in Single mode...
[11/05 18:38:50    412s] Topological Sorting (REAL = 0:00:00.0, MEM = 1434.1M, InitMEM = 1434.1M)
[11/05 18:38:50    412s] Start delay calculation (fullDC) (1 T). (MEM=1434.14)
[11/05 18:38:50    412s] End AAE Lib Interpolated Model. (MEM=1445.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:51    413s] Total number of fetched objects 1182
[11/05 18:38:51    413s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:51    413s] End delay calculation. (MEM=1413.65 CPU=0:00:00.7 REAL=0:00:01.0)
[11/05 18:38:51    413s] End delay calculation (fullDC). (MEM=1413.65 CPU=0:00:00.9 REAL=0:00:01.0)
[11/05 18:38:51    413s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1413.7M) ***
[11/05 18:38:51    413s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:53 mem=1413.7M)
[11/05 18:38:51    413s] 
[11/05 18:38:51    413s] Active hold views:
[11/05 18:38:51    413s]  MyAnView
[11/05 18:38:51    413s]   Dominating endpoints: 0
[11/05 18:38:51    413s]   Dominating TNS: -0.000
[11/05 18:38:51    413s] 
[11/05 18:38:51    413s] Done building cte hold timing graph (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:06:53 mem=1428.9M ***
[11/05 18:38:51    413s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:06:53 mem=1428.9M ***
[11/05 18:38:52    413s] Running 'restoreTimingGraph -file /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_QeQs25/timingGraph.tgz -dir /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_QeQs25 -prefix timingGraph'
[11/05 18:38:52    414s] Done restoreTimingGraph
[11/05 18:38:52    414s] Done building cte setup timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:06:54 mem=1440.9M ***
[11/05 18:38:53    414s] *info: category slack lower bound [L 0.0] default
[11/05 18:38:53    414s] *info: category slack lower bound [H 0.0] reg2reg 
[11/05 18:38:53    414s] --------------------------------------------------- 
[11/05 18:38:53    414s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/05 18:38:53    414s] --------------------------------------------------- 
[11/05 18:38:53    414s]          WNS    reg2regWNS
[11/05 18:38:53    414s]     0.508 ns      0.508 ns
[11/05 18:38:53    414s] --------------------------------------------------- 
[11/05 18:38:53    414s] Deleting Cell Server ...
[11/05 18:38:53    414s] Deleting Lib Analyzer.
[11/05 18:38:53    414s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:38:53    414s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:38:53    414s] Summary for sequential cells identification: 
[11/05 18:38:53    414s]   Identified SBFF number: 16
[11/05 18:38:53    414s]   Identified MBFF number: 0
[11/05 18:38:53    414s]   Identified SB Latch number: 0
[11/05 18:38:53    414s]   Identified MB Latch number: 0
[11/05 18:38:53    414s]   Not identified SBFF number: 0
[11/05 18:38:53    414s]   Not identified MBFF number: 0
[11/05 18:38:53    414s]   Not identified SB Latch number: 0
[11/05 18:38:53    414s]   Not identified MB Latch number: 0
[11/05 18:38:53    414s]   Number of sequential cells which are not FFs: 13
[11/05 18:38:53    414s]  Visiting view : MyAnView
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:53    414s]  Visiting view : MyAnView
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:53    414s]  Setting StdDelay to 10.10
[11/05 18:38:53    414s] Creating Cell Server, finished. 
[11/05 18:38:53    414s] 
[11/05 18:38:53    414s] Deleting Cell Server ...
[11/05 18:38:53    414s] 
[11/05 18:38:53    414s] Creating Lib Analyzer ...
[11/05 18:38:53    414s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:38:53    414s] Summary for sequential cells identification: 
[11/05 18:38:53    414s]   Identified SBFF number: 16
[11/05 18:38:53    414s]   Identified MBFF number: 0
[11/05 18:38:53    414s]   Identified SB Latch number: 0
[11/05 18:38:53    414s]   Identified MB Latch number: 0
[11/05 18:38:53    414s]   Not identified SBFF number: 0
[11/05 18:38:53    414s]   Not identified MBFF number: 0
[11/05 18:38:53    414s]   Not identified SB Latch number: 0
[11/05 18:38:53    414s]   Not identified MB Latch number: 0
[11/05 18:38:53    414s]   Number of sequential cells which are not FFs: 13
[11/05 18:38:53    414s]  Visiting view : MyAnView
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:53    414s]  Visiting view : MyAnView
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:53    414s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:53    414s]  Setting StdDelay to 10.10
[11/05 18:38:53    414s] Creating Cell Server, finished. 
[11/05 18:38:53    414s] 
[11/05 18:38:53    414s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:38:53    414s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:38:53    414s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:38:53    414s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:38:53    414s] 
[11/05 18:38:53    414s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:38:53    415s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:55 mem=1456.9M
[11/05 18:38:53    415s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:55 mem=1456.9M
[11/05 18:38:53    415s] Creating Lib Analyzer, finished. 
[11/05 18:38:53    415s] 
[11/05 18:38:53    415s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[11/05 18:38:53    415s] *Info: worst delay setup view: MyAnView
[11/05 18:38:53    415s] Footprint list for hold buffering (delay unit: ps)
[11/05 18:38:53    415s] =================================================================
[11/05 18:38:53    415s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/05 18:38:53    415s] ------------------------------------------------------------------
[11/05 18:38:53    415s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[11/05 18:38:53    415s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[11/05 18:38:53    415s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[11/05 18:38:53    415s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[11/05 18:38:53    415s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[11/05 18:38:53    415s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[11/05 18:38:53    415s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[11/05 18:38:53    415s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[11/05 18:38:53    415s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[11/05 18:38:53    415s] =================================================================
[11/05 18:38:53    415s] Hold Timer stdDelay = 10.1ps
[11/05 18:38:53    415s]  Visiting view : MyAnView
[11/05 18:38:53    415s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:38:53    415s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:38:53    415s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1456.9M
[11/05 18:38:53    415s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1456.9M
[11/05 18:38:53    415s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.508  |  0.508  |  2.274  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   18    |   18    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1206.8M, totSessionCpu=0:06:55 **
[11/05 18:38:53    415s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:55.2/0:21:05.2 (0.3), mem = 1428.9M
[11/05 18:38:53    415s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.16
[11/05 18:38:53    415s] ### Creating LA Mngr. totSessionCpu=0:06:55 mem=1428.9M
[11/05 18:38:53    415s] ### Creating LA Mngr, finished. totSessionCpu=0:06:55 mem=1428.9M
[11/05 18:38:53    415s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[11/05 18:38:53    415s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[11/05 18:38:53    415s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[11/05 18:38:53    415s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[11/05 18:38:53    415s] *info: Run optDesign holdfix with 1 thread.
[11/05 18:38:53    415s] Info: 1 net with fixed/cover wires excluded.
[11/05 18:38:53    415s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:38:53    415s] --------------------------------------------------- 
[11/05 18:38:53    415s]    Hold Timing Summary  - Initial 
[11/05 18:38:53    415s] --------------------------------------------------- 
[11/05 18:38:53    415s]  Target slack:       0.0000 ns
[11/05 18:38:53    415s]  View: MyAnView 
[11/05 18:38:53    415s]    WNS:       0.0399
[11/05 18:38:53    415s]    TNS:       0.0000
[11/05 18:38:53    415s]    VP :            0
[11/05 18:38:53    415s]    Worst hold path end point: VOUT_reg/D 
[11/05 18:38:53    415s] --------------------------------------------------- 
[11/05 18:38:53    415s] *** Hold timing is met. Hold fixing is not needed 
[11/05 18:38:53    415s] **INFO: total 0 insts, 0 nets marked don't touch
[11/05 18:38:53    415s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/05 18:38:53    415s] **INFO: total 0 insts, 0 nets unmarked don't touch

[11/05 18:38:53    415s] 
[11/05 18:38:53    415s] Capturing REF for hold ...
[11/05 18:38:53    415s]    Hold Timing Snapshot: (REF)
[11/05 18:38:53    415s]              All PG WNS: 0.000
[11/05 18:38:53    415s]              All PG TNS: 0.000
[11/05 18:38:53    415s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.16
[11/05 18:38:53    415s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:06:55.2/0:21:05.2 (0.3), mem = 1428.9M
[11/05 18:38:53    415s] 
[11/05 18:38:53    415s] =============================================================================================
[11/05 18:38:53    415s]  Step TAT Report for HoldOpt #1
[11/05 18:38:53    415s] =============================================================================================
[11/05 18:38:53    415s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:38:53    415s] ---------------------------------------------------------------------------------------------
[11/05 18:38:53    415s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[11/05 18:38:53    415s] [ TimingUpdate           ]      5   0:00:00.1  (   1.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/05 18:38:53    415s] [ FullDelayCalc          ]      1   0:00:00.9  (  20.4 % )     0:00:00.9 /  0:00:00.9    1.0
[11/05 18:38:53    415s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/05 18:38:53    415s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:38:53    415s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:38:53    415s] [ SlackTraversorInit     ]      4   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.1    0.9
[11/05 18:38:53    415s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:38:53    415s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  24.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/05 18:38:53    415s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.9
[11/05 18:38:53    415s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:53    415s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[11/05 18:38:53    415s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:53    415s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:53    415s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:38:53    415s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:53    415s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:53    415s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:38:53    415s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:38:53    415s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:38:53    415s] [ MISC                   ]          0:00:02.1  (  46.2 % )     0:00:02.1 /  0:00:02.0    0.9
[11/05 18:38:53    415s] ---------------------------------------------------------------------------------------------
[11/05 18:38:53    415s]  HoldOpt #1 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.4    1.0
[11/05 18:38:53    415s] ---------------------------------------------------------------------------------------------
[11/05 18:38:53    415s] 
[11/05 18:38:53    415s] 
[11/05 18:38:53    415s] Active setup views:
[11/05 18:38:53    415s]  MyAnView
[11/05 18:38:53    415s]   Dominating endpoints: 0
[11/05 18:38:53    415s]   Dominating TNS: -0.000
[11/05 18:38:53    415s] 
[11/05 18:38:53    415s] Reported timing to dir ./timingReports
[11/05 18:38:53    415s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1208.7M, totSessionCpu=0:06:55 **
[11/05 18:38:53    415s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1429.0M
[11/05 18:38:53    415s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1429.0M
[11/05 18:38:53    415s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_ALH14D/timingGraph.tgz -dir /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_ALH14D -prefix timingGraph'
[11/05 18:38:54    415s] Done saveTimingGraph
[11/05 18:38:54    415s] Starting delay calculation for Hold views
[11/05 18:38:54    416s] #################################################################################
[11/05 18:38:54    416s] # Design Stage: PreRoute
[11/05 18:38:54    416s] # Design Name: IIR
[11/05 18:38:54    416s] # Design Mode: 45nm
[11/05 18:38:54    416s] # Analysis Mode: MMMC Non-OCV 
[11/05 18:38:54    416s] # Parasitics Mode: No SPEF/RCDB 
[11/05 18:38:54    416s] # Signoff Settings: SI Off 
[11/05 18:38:54    416s] #################################################################################
[11/05 18:38:54    416s] Calculate delays in Single mode...
[11/05 18:38:54    416s] Topological Sorting (REAL = 0:00:00.0, MEM = 1418.0M, InitMEM = 1418.0M)
[11/05 18:38:54    416s] Start delay calculation (fullDC) (1 T). (MEM=1417.96)
[11/05 18:38:54    416s] End AAE Lib Interpolated Model. (MEM=1429.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:55    416s] Total number of fetched objects 1182
[11/05 18:38:55    416s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:38:55    416s] End delay calculation. (MEM=1417.29 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:38:55    416s] End delay calculation (fullDC). (MEM=1417.29 CPU=0:00:00.9 REAL=0:00:01.0)
[11/05 18:38:55    416s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1417.3M) ***
[11/05 18:38:55    417s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:57 mem=1417.3M)
[11/05 18:38:56    417s] Running 'restoreTimingGraph -file /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_ALH14D/timingGraph.tgz -dir /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_ALH14D -prefix timingGraph'
[11/05 18:38:56    418s] Done restoreTimingGraph
[11/05 18:38:59    418s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.508  |  0.508  |  2.274  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   18    |   18    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.3, REAL=0:00:06.0, MEM=1418.7M
[11/05 18:38:59    418s] **optDesign ... cpu = 0:00:09, real = 0:00:12, mem = 1210.1M, totSessionCpu=0:06:59 **
[11/05 18:38:59    418s] *** Finished optDesign ***
[11/05 18:38:59    418s] 
[11/05 18:38:59    418s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:09.0 real=0:00:11.6)
[11/05 18:38:59    418s] Info: pop threads available for lower-level modules during optimization.
[11/05 18:38:59    418s] Deleting Lib Analyzer.
[11/05 18:38:59    418s] Info: Destroy the CCOpt slew target map.
[11/05 18:38:59    418s] clean pInstBBox. size 0
[11/05 18:38:59    418s] All LLGs are deleted
[11/05 18:38:59    418s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1418.7M
[11/05 18:38:59    418s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1418.7M
[11/05 18:38:59    418s] 
[11/05 18:38:59    418s] =============================================================================================
[11/05 18:38:59    418s]  Final TAT Report for optDesign
[11/05 18:38:59    418s] =============================================================================================
[11/05 18:38:59    418s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:38:59    418s] ---------------------------------------------------------------------------------------------
[11/05 18:38:59    418s] [ HoldOpt                ]      1   0:00:03.3  (  28.0 % )     0:00:04.5 /  0:00:04.4    1.0
[11/05 18:38:59    418s] [ ViewPruning            ]      8   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/05 18:38:59    418s] [ TimingUpdate           ]      9   0:00:00.1  (   0.9 % )     0:00:02.0 /  0:00:02.0    1.0
[11/05 18:38:59    418s] [ FullDelayCalc          ]      2   0:00:01.9  (  15.9 % )     0:00:01.9 /  0:00:01.9    1.0
[11/05 18:38:59    418s] [ OptSummaryReport       ]      2   0:00:02.0  (  16.8 % )     0:00:05.9 /  0:00:03.4    0.6
[11/05 18:38:59    418s] [ TimingReport           ]      4   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[11/05 18:38:59    418s] [ DrvReport              ]      2   0:00:02.5  (  21.3 % )     0:00:02.5 /  0:00:00.1    0.0
[11/05 18:38:59    418s] [ GenerateReports        ]      2   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/05 18:38:59    418s] [ MISC                   ]          0:00:01.5  (  12.6 % )     0:00:01.5 /  0:00:01.5    1.0
[11/05 18:38:59    418s] ---------------------------------------------------------------------------------------------
[11/05 18:38:59    418s]  optDesign TOTAL                    0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:09.2    0.8
[11/05 18:38:59    418s] ---------------------------------------------------------------------------------------------
[11/05 18:38:59    418s] 
[11/05 18:38:59    418s] Deleting Cell Server ...
[11/05 18:39:24    426s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/05 18:39:24    426s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/05 18:39:24    426s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/05 18:39:24    426s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/05 18:39:24    426s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[11/05 18:39:24    426s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/05 18:39:24    426s] Running Native NanoRoute ...
[11/05 18:39:24    426s] <CMD> routeDesign -globalDetail
[11/05 18:39:24    426s] ### Time Record (routeDesign) is installed.
[11/05 18:39:24    426s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.08 (MB), peak = 1244.32 (MB)
[11/05 18:39:24    426s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/05 18:39:24    426s] **INFO: User settings:
[11/05 18:39:24    426s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/05 18:39:24    426s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/05 18:39:24    426s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[11/05 18:39:24    426s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[11/05 18:39:24    426s] setNanoRouteMode -routeWithSiDriven                             false
[11/05 18:39:24    426s] setNanoRouteMode -routeWithTimingDriven                         false
[11/05 18:39:24    426s] setNanoRouteMode -timingEngine                                  {}
[11/05 18:39:24    426s] setDesignMode -process                                          45
[11/05 18:39:24    426s] setExtractRCMode -coupling_c_th                                 0.1
[11/05 18:39:24    426s] setExtractRCMode -engine                                        preRoute
[11/05 18:39:24    426s] setExtractRCMode -relative_c_th                                 1
[11/05 18:39:24    426s] setExtractRCMode -total_c_th                                    0
[11/05 18:39:24    426s] setDelayCalMode -enable_high_fanout                             true
[11/05 18:39:24    426s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/05 18:39:24    426s] setDelayCalMode -engine                                         aae
[11/05 18:39:24    426s] setDelayCalMode -ignoreNetLoad                                  false
[11/05 18:39:24    426s] setSIMode -separate_delta_delay_on_data                         true
[11/05 18:39:24    426s] 
[11/05 18:39:24    426s] #**INFO: setDesignMode -flowEffort standard
[11/05 18:39:24    426s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/05 18:39:24    426s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/05 18:39:24    426s] OPERPROF: Starting checkPlace at level 1, MEM:1351.7M
[11/05 18:39:24    426s] z: 2, totalTracks: 1
[11/05 18:39:24    426s] z: 4, totalTracks: 1
[11/05 18:39:24    426s] z: 6, totalTracks: 1
[11/05 18:39:24    426s] z: 8, totalTracks: 1
[11/05 18:39:24    426s] #spOpts: N=45 
[11/05 18:39:24    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1351.7M
[11/05 18:39:24    426s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1351.7M
[11/05 18:39:24    426s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:39:24    426s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1351.7M
[11/05 18:39:24    426s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.034, MEM:1368.5M
[11/05 18:39:24    426s] SiteArray: non-trimmed site array dimensions = 39 x 290
[11/05 18:39:24    426s] SiteArray: use 81,920 bytes
[11/05 18:39:24    426s] SiteArray: current memory after site array memory allocation 1368.5M
[11/05 18:39:24    426s] SiteArray: FP blocked sites are writable
[11/05 18:39:24    426s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.036, MEM:1368.5M
[11/05 18:39:24    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.038, MEM:1368.5M
[11/05 18:39:24    426s] Begin checking placement ... (start mem=1351.7M, init mem=1368.5M)
[11/05 18:39:24    426s] 
[11/05 18:39:24    426s] Running CheckPlace using 1 thread in normal mode...
[11/05 18:39:24    426s] 
[11/05 18:39:24    426s] ...checkPlace normal is done!
[11/05 18:39:24    426s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1368.5M
[11/05 18:39:24    426s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1368.5M
[11/05 18:39:24    426s] *info: Placed = 984           
[11/05 18:39:24    426s] *info: Unplaced = 0           
[11/05 18:39:24    426s] Placement Density:56.68%(1705/3008)
[11/05 18:39:24    426s] Placement Density (including fixed std cells):56.68%(1705/3008)
[11/05 18:39:24    426s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1368.5M
[11/05 18:39:24    426s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1368.5M
[11/05 18:39:24    426s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1368.5M)
[11/05 18:39:24    426s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.068, MEM:1368.5M
[11/05 18:39:24    426s] 
[11/05 18:39:24    426s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/05 18:39:24    426s] *** Changed status on (1) nets in Clock.
[11/05 18:39:24    426s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1368.5M) ***
[11/05 18:39:24    426s] 
[11/05 18:39:24    426s] globalDetailRoute
[11/05 18:39:24    426s] 
[11/05 18:39:24    426s] ### Time Record (globalDetailRoute) is installed.
[11/05 18:39:24    426s] #Start globalDetailRoute on Sun Nov  5 18:39:24 2023
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] ### Time Record (Pre Callback) is installed.
[11/05 18:39:24    426s] ### Time Record (Pre Callback) is uninstalled.
[11/05 18:39:24    426s] ### Time Record (DB Import) is installed.
[11/05 18:39:24    426s] ### Time Record (Timing Data Generation) is installed.
[11/05 18:39:24    426s] ### Time Record (Timing Data Generation) is uninstalled.
[11/05 18:39:24    426s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[11/05 18:39:24    426s] ### Net info: total nets: 1188
[11/05 18:39:24    426s] ### Net info: dirty nets: 0
[11/05 18:39:24    426s] ### Net info: marked as disconnected nets: 0
[11/05 18:39:24    426s] #num needed restored net=0
[11/05 18:39:24    426s] #need_extraction net=0 (total=1188)
[11/05 18:39:24    426s] ### Net info: fully routed nets: 1
[11/05 18:39:24    426s] ### Net info: trivial (< 2 pins) nets: 61
[11/05 18:39:24    426s] ### Net info: unrouted nets: 1126
[11/05 18:39:24    426s] ### Net info: re-extraction nets: 0
[11/05 18:39:24    426s] ### Net info: ignored nets: 0
[11/05 18:39:24    426s] ### Net info: skip routing nets: 0
[11/05 18:39:24    426s] ### import design signature (20): route=1719154598 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1347764649 dirty_area=1859022788 del_dirty_area=0 cell=2023829630 placement=1506521328 pin_access=1263311446 halo=0
[11/05 18:39:24    426s] ### Time Record (DB Import) is uninstalled.
[11/05 18:39:24    426s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[11/05 18:39:24    426s] #RTESIG:78da8dcf314fc330100560667ec593db21484db973dcc4592bb102aa801519e2a4915247
[11/05 18:39:24    426s] #       b29d817f8f1113284d7be3d3a7bb7babf5dbc30142d296390f5cd03be3f1208934c95cca
[11/05 18:39:24    426s] #       5d752f53c4f9eb5edcaed64fcf2fb2acd19a2158641fe3386cd07c3973ea3fd1d8d64c43
[11/05 18:39:24    426s] #       44b031f6aebbfbe58a140859efa2edacdf600ad6ff2325690816c842f4299d355af3dfab
[11/05 18:39:24    426s] #       33860b5d815311fa1964ed309a382f15cbcbeb94be02ed6a0571ecbbe3f2ff5c560411a2
[11/05 18:39:24    426s] #       718df14db2d64da7739221dce8eca2d2a542f4d3e26f75515d2e502bba0255a9e5d98637
[11/05 18:39:24    426s] #       df5219adf2
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] ### Time Record (Data Preparation) is installed.
[11/05 18:39:24    426s] #RTESIG:78da8dd0b14ec330100660e63ec5c9ed10a4a6bd735cdb5991ba02aa80b532c44923a58e
[11/05 18:39:24    426s] #       643b43df1e1726509ad4e3e993efff6fb9fad81f8071dc10e5810a3c123c1f38a2469e73
[11/05 18:39:24    426s] #       be535b9e4694bf3fb1c572f5f2fac66509b5e98285ecb3efbb35541767ceed1754b63643
[11/05 18:39:24    426s] #       1721d8185bd73cfe72810210b2d645db58bf862158ff8f48d4c0884116a24fd351a335fd
[11/05 18:39:24    426s] #       dd3a62a8d00a2815c1eb83acee7a13c7a5203eff9dd077a05d29809ddae6349d9fa44260
[11/05 18:39:24    426s] #       211a57195f256bdd70be250998eb9d9d540a25b09f74338bb51410fd3059a22cd47cd352
[11/05 18:39:24    426s] #       e01d48a573dc4cf4f00d3d40baa4
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:39:24    426s] ### Time Record (Global Routing) is installed.
[11/05 18:39:24    426s] ### Time Record (Global Routing) is uninstalled.
[11/05 18:39:24    426s] ### Time Record (Data Preparation) is installed.
[11/05 18:39:24    426s] #Start routing data preparation on Sun Nov  5 18:39:24 2023
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #Minimum voltage of a net in the design = 0.000.
[11/05 18:39:24    426s] #Maximum voltage of a net in the design = 1.100.
[11/05 18:39:24    426s] #Voltage range [0.000 - 1.100] has 1177 nets.
[11/05 18:39:24    426s] #Voltage range [0.000 - 0.000] has 10 nets.
[11/05 18:39:24    426s] #Voltage range [1.100 - 1.100] has 1 net.
[11/05 18:39:24    426s] ### Time Record (Cell Pin Access) is installed.
[11/05 18:39:24    426s] #Rebuild pin access data for design.
[11/05 18:39:24    426s] #Initial pin access analysis.
[11/05 18:39:24    426s] #Detail pin access analysis.
[11/05 18:39:24    426s] ### Time Record (Cell Pin Access) is uninstalled.
[11/05 18:39:24    426s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[11/05 18:39:24    426s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[11/05 18:39:24    426s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[11/05 18:39:24    426s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:39:24    426s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:39:24    426s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:39:24    426s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/05 18:39:24    426s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/05 18:39:24    426s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[11/05 18:39:24    426s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[11/05 18:39:24    426s] #Monitoring time of adding inner blkg by smac
[11/05 18:39:24    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.48 (MB), peak = 1244.32 (MB)
[11/05 18:39:24    426s] #Regenerating Ggrids automatically.
[11/05 18:39:24    426s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[11/05 18:39:24    426s] #Using automatically generated G-grids.
[11/05 18:39:24    426s] #Done routing data preparation.
[11/05 18:39:24    426s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1134.48 (MB), peak = 1244.32 (MB)
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #Finished routing data preparation on Sun Nov  5 18:39:24 2023
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #Cpu time = 00:00:01
[11/05 18:39:24    426s] #Elapsed time = 00:00:01
[11/05 18:39:24    426s] #Increased memory = 3.90 (MB)
[11/05 18:39:24    426s] #Total memory = 1134.48 (MB)
[11/05 18:39:24    426s] #Peak memory = 1244.32 (MB)
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:39:24    426s] ### Time Record (Global Routing) is installed.
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #Start global routing on Sun Nov  5 18:39:24 2023
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #Start global routing initialization on Sun Nov  5 18:39:24 2023
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #Number of eco nets is 0
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] #Start global routing data preparation on Sun Nov  5 18:39:24 2023
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] ### build_merged_routing_blockage_rect_list starts on Sun Nov  5 18:39:24 2023 with memory = 1134.48 (MB), peak = 1244.32 (MB)
[11/05 18:39:24    426s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:24    426s] #Start routing resource analysis on Sun Nov  5 18:39:24 2023
[11/05 18:39:24    426s] #
[11/05 18:39:24    426s] ### init_is_bin_blocked starts on Sun Nov  5 18:39:24 2023 with memory = 1134.48 (MB), peak = 1244.32 (MB)
[11/05 18:39:24    426s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:24    426s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Nov  5 18:39:24 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### adjust_flow_cap starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### adjust_partial_route_blockage starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### set_via_blocked starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### copy_flow starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] #Routing resource analysis is done on Sun Nov  5 18:39:25 2023
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] ### report_flow_cap starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] #  Resource Analysis:
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/05 18:39:25    426s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/05 18:39:25    426s] #  --------------------------------------------------------------
[11/05 18:39:25    426s] #  metal1         H         434          28         961    52.97%
[11/05 18:39:25    426s] #  metal2         V         307          37         961     6.04%
[11/05 18:39:25    426s] #  metal3         H         462           0         961     0.00%
[11/05 18:39:25    426s] #  metal4         V         233           0         961     0.00%
[11/05 18:39:25    426s] #  metal5         H         230           0         961     0.00%
[11/05 18:39:25    426s] #  metal6         V         233           0         961     0.00%
[11/05 18:39:25    426s] #  metal7         H          76           0         961     0.00%
[11/05 18:39:25    426s] #  metal8         V          77           0         961     0.00%
[11/05 18:39:25    426s] #  metal9         H          31           0         961     0.00%
[11/05 18:39:25    426s] #  metal10        V          31           0         961     0.00%
[11/05 18:39:25    426s] #  --------------------------------------------------------------
[11/05 18:39:25    426s] #  Total                   2114       1.67%        9610     5.90%
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #  1 nets (0.08%) with 1 preferred extra spacing.
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### analyze_m2_tracks starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### report_initial_resource starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### mark_pg_pins_accessibility starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### set_net_region starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #Global routing data preparation is done on Sun Nov  5 18:39:25 2023
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] ### prepare_level starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### init level 1 starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### Level 1 hgrid = 31 X 31
[11/05 18:39:25    426s] ### prepare_level_flow starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #Global routing initialization is done on Sun Nov  5 18:39:25 2023
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    426s] #
[11/05 18:39:25    426s] #start global routing iteration 1...
[11/05 18:39:25    426s] ### init_flow_edge starts on Sun Nov  5 18:39:25 2023 with memory = 1134.61 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### routing at level 1 (topmost level) iter 0
[11/05 18:39:25    427s] ### measure_qor starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### measure_congestion starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #start global routing iteration 2...
[11/05 18:39:25    427s] ### routing at level 1 (topmost level) iter 1
[11/05 18:39:25    427s] ### measure_qor starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### measure_congestion starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] ### route_end starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Total number of trivial nets (e.g. < 2 pins) = 61 (skipped).
[11/05 18:39:25    427s] #Total number of routable nets = 1127.
[11/05 18:39:25    427s] #Total number of nets in the design = 1188.
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #1126 routable nets have only global wires.
[11/05 18:39:25    427s] #1 routable net has only detail routed wires.
[11/05 18:39:25    427s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Routed nets constraints summary:
[11/05 18:39:25    427s] #-----------------------------
[11/05 18:39:25    427s] #        Rules   Unconstrained  
[11/05 18:39:25    427s] #-----------------------------
[11/05 18:39:25    427s] #      Default            1126  
[11/05 18:39:25    427s] #-----------------------------
[11/05 18:39:25    427s] #        Total            1126  
[11/05 18:39:25    427s] #-----------------------------
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Routing constraints summary of the whole design:
[11/05 18:39:25    427s] #------------------------------------------------
[11/05 18:39:25    427s] #        Rules   Pref Extra Space   Unconstrained  
[11/05 18:39:25    427s] #------------------------------------------------
[11/05 18:39:25    427s] #      Default                  1            1126  
[11/05 18:39:25    427s] #------------------------------------------------
[11/05 18:39:25    427s] #        Total                  1            1126  
[11/05 18:39:25    427s] #------------------------------------------------
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] ### cal_base_flow starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### init_flow_edge starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### cal_flow starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### report_overcon starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #                 OverCon          
[11/05 18:39:25    427s] #                  #Gcell    %Gcell
[11/05 18:39:25    427s] #     Layer           (1)   OverCon  Flow/Cap
[11/05 18:39:25    427s] #  ----------------------------------------------
[11/05 18:39:25    427s] #  metal1        0(0.00%)   (0.00%)     0.55  
[11/05 18:39:25    427s] #  metal2        1(0.11%)   (0.11%)     0.35  
[11/05 18:39:25    427s] #  metal3        0(0.00%)   (0.00%)     0.21  
[11/05 18:39:25    427s] #  metal4        0(0.00%)   (0.00%)     0.07  
[11/05 18:39:25    427s] #  metal5        0(0.00%)   (0.00%)     0.01  
[11/05 18:39:25    427s] #  metal6        0(0.00%)   (0.00%)     0.00  
[11/05 18:39:25    427s] #  metal7        0(0.00%)   (0.00%)     0.00  
[11/05 18:39:25    427s] #  metal8        0(0.00%)   (0.00%)     0.00  
[11/05 18:39:25    427s] #  metal9        0(0.00%)   (0.00%)     0.00  
[11/05 18:39:25    427s] #  metal10       0(0.00%)   (0.00%)     0.00  
[11/05 18:39:25    427s] #  ----------------------------------------------
[11/05 18:39:25    427s] #     Total      1(0.01%)   (0.01%)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/05 18:39:25    427s] #  Overflow after GR: 0.00% H + 0.01% V
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### cal_base_flow starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### init_flow_edge starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### cal_flow starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### export_cong_map starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### PDZT_Export::export_cong_map starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### import_cong_map starts on Sun Nov  5 18:39:25 2023 with memory = 1135.13 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #Hotspot report including placement blocked areas
[11/05 18:39:25    427s] OPERPROF: Starting HotSpotCal at level 1, MEM:1372.3M
[11/05 18:39:25    427s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/05 18:39:25    427s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/05 18:39:25    427s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/05 18:39:25    427s] [hotspot] |   metal1(H)    |             56.00 |             57.00 |     5.59    11.20    56.00    56.00 |
[11/05 18:39:25    427s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[11/05 18:39:25    427s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/05 18:39:25    427s] [hotspot] |      worst     | (metal1)    56.00 | (metal1)    57.00 |                                     |
[11/05 18:39:25    427s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/05 18:39:25    427s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/05 18:39:25    427s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/05 18:39:25    427s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:39:25    427s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/05 18:39:25    427s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/05 18:39:25    427s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1372.3M
[11/05 18:39:25    427s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### update starts on Sun Nov  5 18:39:25 2023 with memory = 1135.14 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #Complete Global Routing.
[11/05 18:39:25    427s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:39:25    427s] #Total wire length = 6963 um.
[11/05 18:39:25    427s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal1 = 21 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal2 = 2658 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal3 = 3379 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal4 = 818 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal5 = 72 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal6 = 15 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal7 = 0 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:39:25    427s] #Total number of vias = 5680
[11/05 18:39:25    427s] #Up-Via Summary (total 5680):
[11/05 18:39:25    427s] #           
[11/05 18:39:25    427s] #-----------------------
[11/05 18:39:25    427s] # metal1           3480
[11/05 18:39:25    427s] # metal2           1903
[11/05 18:39:25    427s] # metal3            276
[11/05 18:39:25    427s] # metal4             13
[11/05 18:39:25    427s] # metal5              5
[11/05 18:39:25    427s] # metal6              3
[11/05 18:39:25    427s] #-----------------------
[11/05 18:39:25    427s] #                  5680 
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### report_overcon starts on Sun Nov  5 18:39:25 2023 with memory = 1135.56 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### report_overcon starts on Sun Nov  5 18:39:25 2023 with memory = 1135.56 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #Max overcon = 1 tracks.
[11/05 18:39:25    427s] #Total overcon = 0.01%.
[11/05 18:39:25    427s] #Worst layer Gcell overcon rate = 0.00%.
[11/05 18:39:25    427s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### global_route design signature (23): route=1412245724 net_attr=1137272376
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Global routing statistics:
[11/05 18:39:25    427s] #Cpu time = 00:00:00
[11/05 18:39:25    427s] #Elapsed time = 00:00:01
[11/05 18:39:25    427s] #Increased memory = 0.66 (MB)
[11/05 18:39:25    427s] #Total memory = 1135.14 (MB)
[11/05 18:39:25    427s] #Peak memory = 1244.32 (MB)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Finished global routing on Sun Nov  5 18:39:25 2023
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] ### Time Record (Global Routing) is uninstalled.
[11/05 18:39:25    427s] ### Time Record (Data Preparation) is installed.
[11/05 18:39:25    427s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:39:25    427s] ### track-assign external-init starts on Sun Nov  5 18:39:25 2023 with memory = 1135.14 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### Time Record (Track Assignment) is installed.
[11/05 18:39:25    427s] ### Time Record (Track Assignment) is uninstalled.
[11/05 18:39:25    427s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1135.14 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### track-assign engine-init starts on Sun Nov  5 18:39:25 2023 with memory = 1135.14 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] ### Time Record (Track Assignment) is installed.
[11/05 18:39:25    427s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### track-assign core-engine starts on Sun Nov  5 18:39:25 2023 with memory = 1135.14 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #Start Track Assignment.
[11/05 18:39:25    427s] #Done with 1226 horizontal wires in 1 hboxes and 1200 vertical wires in 1 hboxes.
[11/05 18:39:25    427s] #Done with 254 horizontal wires in 1 hboxes and 300 vertical wires in 1 hboxes.
[11/05 18:39:25    427s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Track assignment summary:
[11/05 18:39:25    427s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/05 18:39:25    427s] #------------------------------------------------------------------------
[11/05 18:39:25    427s] # metal1        18.74 	  0.00%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal2      2637.37 	  0.04%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal3      3200.05 	  0.07%  	  0.00% 	  0.01%
[11/05 18:39:25    427s] # metal4       738.16 	  0.02%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal5        71.70 	  0.00%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal6        15.13 	  0.00%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/05 18:39:25    427s] #------------------------------------------------------------------------
[11/05 18:39:25    427s] # All        6681.14  	  0.05% 	  0.00% 	  0.00%
[11/05 18:39:25    427s] #Complete Track Assignment.
[11/05 18:39:25    427s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:39:25    427s] #Total wire length = 7545 um.
[11/05 18:39:25    427s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal1 = 461 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal2 = 2622 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal3 = 3555 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal4 = 821 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal5 = 71 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal6 = 15 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal7 = 1 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:39:25    427s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:39:25    427s] #Total number of vias = 5680
[11/05 18:39:25    427s] #Up-Via Summary (total 5680):
[11/05 18:39:25    427s] #           
[11/05 18:39:25    427s] #-----------------------
[11/05 18:39:25    427s] # metal1           3480
[11/05 18:39:25    427s] # metal2           1903
[11/05 18:39:25    427s] # metal3            276
[11/05 18:39:25    427s] # metal4             13
[11/05 18:39:25    427s] # metal5              5
[11/05 18:39:25    427s] # metal6              3
[11/05 18:39:25    427s] #-----------------------
[11/05 18:39:25    427s] #                  5680 
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] ### track_assign design signature (26): route=915235155
[11/05 18:39:25    427s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:25    427s] ### Time Record (Track Assignment) is uninstalled.
[11/05 18:39:25    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1135.15 (MB), peak = 1244.32 (MB)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #number of short segments in preferred routing layers
[11/05 18:39:25    427s] #	
[11/05 18:39:25    427s] #	
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/05 18:39:25    427s] #Cpu time = 00:00:01
[11/05 18:39:25    427s] #Elapsed time = 00:00:01
[11/05 18:39:25    427s] #Increased memory = 4.59 (MB)
[11/05 18:39:25    427s] #Total memory = 1135.15 (MB)
[11/05 18:39:25    427s] #Peak memory = 1244.32 (MB)
[11/05 18:39:25    427s] ### Time Record (Detail Routing) is installed.
[11/05 18:39:25    427s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/05 18:39:25    427s] #
[11/05 18:39:25    427s] #Start Detail Routing..
[11/05 18:39:25    427s] #start initial detail routing ...
[11/05 18:39:25    427s] ### Design has 0 dirty nets, 523 dirty-areas)
[11/05 18:39:31    433s] #   number of violations = 0
[11/05 18:39:31    433s] #12 out of 984 instances (1.2%) need to be verified(marked ipoed), dirty area = 0.3%.
[11/05 18:39:31    433s] #26.7% of the total area is being checked for drcs
[11/05 18:39:32    434s] #26.7% of the total area was checked
[11/05 18:39:32    434s] #   number of violations = 0
[11/05 18:39:32    434s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1138.38 (MB), peak = 1244.32 (MB)
[11/05 18:39:32    434s] #Complete Detail Routing.
[11/05 18:39:32    434s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:39:32    434s] #Total wire length = 7942 um.
[11/05 18:39:32    434s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal1 = 428 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal2 = 3672 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal3 = 3080 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal4 = 669 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal5 = 74 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal6 = 17 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal7 = 3 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:39:32    434s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:39:32    434s] #Total number of vias = 5846
[11/05 18:39:32    434s] #Up-Via Summary (total 5846):
[11/05 18:39:32    434s] #           
[11/05 18:39:32    434s] #-----------------------
[11/05 18:39:32    434s] # metal1           3560
[11/05 18:39:32    434s] # metal2           2037
[11/05 18:39:32    434s] # metal3            230
[11/05 18:39:32    434s] # metal4             11
[11/05 18:39:32    434s] # metal5              5
[11/05 18:39:32    434s] # metal6              3
[11/05 18:39:32    434s] #-----------------------
[11/05 18:39:32    434s] #                  5846 
[11/05 18:39:32    434s] #
[11/05 18:39:32    434s] #Total number of DRC violations = 0
[11/05 18:39:32    434s] ### Time Record (Detail Routing) is uninstalled.
[11/05 18:39:32    434s] #Cpu time = 00:00:07
[11/05 18:39:32    434s] #Elapsed time = 00:00:07
[11/05 18:39:32    434s] #Increased memory = 1.11 (MB)
[11/05 18:39:32    434s] #Total memory = 1136.26 (MB)
[11/05 18:39:32    434s] #Peak memory = 1244.32 (MB)
[11/05 18:39:32    434s] ### Time Record (Post Route Wire Spreading) is installed.
[11/05 18:39:32    434s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/05 18:39:32    434s] #
[11/05 18:39:32    434s] #Start Post Route wire spreading..
[11/05 18:39:32    434s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/05 18:39:32    434s] #
[11/05 18:39:32    434s] #Start DRC checking..
[11/05 18:39:33    435s] #   number of violations = 0
[11/05 18:39:33    435s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1137.98 (MB), peak = 1244.32 (MB)
[11/05 18:39:33    435s] #CELL_VIEW IIR,init has no DRC violation.
[11/05 18:39:33    435s] #Total number of DRC violations = 0
[11/05 18:39:33    435s] #
[11/05 18:39:33    435s] #Start data preparation for wire spreading...
[11/05 18:39:33    435s] #
[11/05 18:39:33    435s] #Data preparation is done on Sun Nov  5 18:39:33 2023
[11/05 18:39:33    435s] #
[11/05 18:39:33    435s] ### track-assign engine-init starts on Sun Nov  5 18:39:33 2023 with memory = 1137.98 (MB), peak = 1244.32 (MB)
[11/05 18:39:33    435s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:39:33    435s] #
[11/05 18:39:33    435s] #Start Post Route Wire Spread.
[11/05 18:39:33    435s] #Done with 225 horizontal wires in 2 hboxes and 126 vertical wires in 2 hboxes.
[11/05 18:39:33    435s] #Complete Post Route Wire Spread.
[11/05 18:39:33    435s] #
[11/05 18:39:33    435s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:39:33    435s] #Total wire length = 8054 um.
[11/05 18:39:33    435s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal1 = 429 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal2 = 3711 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal3 = 3141 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal4 = 680 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal5 = 74 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal6 = 17 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal7 = 3 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:39:33    435s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:39:33    435s] #Total number of vias = 5846
[11/05 18:39:33    435s] #Up-Via Summary (total 5846):
[11/05 18:39:33    435s] #           
[11/05 18:39:33    435s] #-----------------------
[11/05 18:39:33    435s] # metal1           3560
[11/05 18:39:33    435s] # metal2           2037
[11/05 18:39:33    435s] # metal3            230
[11/05 18:39:33    435s] # metal4             11
[11/05 18:39:33    435s] # metal5              5
[11/05 18:39:33    435s] # metal6              3
[11/05 18:39:33    435s] #-----------------------
[11/05 18:39:33    435s] #                  5846 
[11/05 18:39:33    435s] #
[11/05 18:39:33    435s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/05 18:39:33    435s] #
[11/05 18:39:33    435s] #Start DRC checking..
[11/05 18:39:34    436s] #   number of violations = 0
[11/05 18:39:34    436s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1138.21 (MB), peak = 1244.32 (MB)
[11/05 18:39:34    436s] #CELL_VIEW IIR,init has no DRC violation.
[11/05 18:39:34    436s] #Total number of DRC violations = 0
[11/05 18:39:34    436s] #   number of violations = 0
[11/05 18:39:34    436s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1138.21 (MB), peak = 1244.32 (MB)
[11/05 18:39:34    436s] #CELL_VIEW IIR,init has no DRC violation.
[11/05 18:39:34    436s] #Total number of DRC violations = 0
[11/05 18:39:34    436s] #Post Route wire spread is done.
[11/05 18:39:34    436s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/05 18:39:34    436s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:39:34    436s] #Total wire length = 8054 um.
[11/05 18:39:34    436s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal1 = 429 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal2 = 3711 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal3 = 3141 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal4 = 680 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal5 = 74 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal6 = 17 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal7 = 3 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:39:34    436s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:39:34    436s] #Total number of vias = 5846
[11/05 18:39:34    436s] #Up-Via Summary (total 5846):
[11/05 18:39:34    436s] #           
[11/05 18:39:34    436s] #-----------------------
[11/05 18:39:34    436s] # metal1           3560
[11/05 18:39:34    436s] # metal2           2037
[11/05 18:39:34    436s] # metal3            230
[11/05 18:39:34    436s] # metal4             11
[11/05 18:39:34    436s] # metal5              5
[11/05 18:39:34    436s] # metal6              3
[11/05 18:39:34    436s] #-----------------------
[11/05 18:39:34    436s] #                  5846 
[11/05 18:39:34    436s] #
[11/05 18:39:34    436s] #detailRoute Statistics:
[11/05 18:39:34    436s] #Cpu time = 00:00:09
[11/05 18:39:34    436s] #Elapsed time = 00:00:09
[11/05 18:39:34    436s] #Increased memory = 0.94 (MB)
[11/05 18:39:34    436s] #Total memory = 1136.09 (MB)
[11/05 18:39:34    436s] #Peak memory = 1244.32 (MB)
[11/05 18:39:34    436s] ### global_detail_route design signature (46): route=1244764193 flt_obj=0 vio=1905142130 shield_wire=1
[11/05 18:39:34    436s] ### Time Record (DB Export) is installed.
[11/05 18:39:34    436s] ### export design design signature (47): route=1244764193 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=167787989 dirty_area=0 del_dirty_area=0 cell=2023829630 placement=1506521328 pin_access=740941654 halo=1295390141
[11/05 18:39:34    436s] ### Time Record (DB Export) is uninstalled.
[11/05 18:39:34    436s] ### Time Record (Post Callback) is installed.
[11/05 18:39:34    436s] ### Time Record (Post Callback) is uninstalled.
[11/05 18:39:34    436s] #
[11/05 18:39:34    436s] #globalDetailRoute statistics:
[11/05 18:39:34    436s] #Cpu time = 00:00:10
[11/05 18:39:34    436s] #Elapsed time = 00:00:11
[11/05 18:39:34    436s] #Increased memory = -23.52 (MB)
[11/05 18:39:34    436s] #Total memory = 1108.77 (MB)
[11/05 18:39:34    436s] #Peak memory = 1244.32 (MB)
[11/05 18:39:34    436s] #Number of warnings = 1
[11/05 18:39:34    436s] #Total number of warnings = 7
[11/05 18:39:34    436s] #Number of fails = 0
[11/05 18:39:34    436s] #Total number of fails = 0
[11/05 18:39:34    436s] #Complete globalDetailRoute on Sun Nov  5 18:39:34 2023
[11/05 18:39:34    436s] #
[11/05 18:39:34    436s] ### import design signature (48): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=740941654 halo=0
[11/05 18:39:34    436s] ### Time Record (globalDetailRoute) is uninstalled.
[11/05 18:39:35    436s] #Default setup view is reset to MyAnView.
[11/05 18:39:35    436s] #Default setup view is reset to MyAnView.
[11/05 18:39:35    436s] #routeDesign: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1086.43 (MB), peak = 1244.32 (MB)
[11/05 18:39:35    436s] *** Message Summary: 0 warning(s), 0 error(s)
[11/05 18:39:35    436s] 
[11/05 18:39:35    436s] ### Time Record (routeDesign) is uninstalled.
[11/05 18:39:35    436s] ### 
[11/05 18:39:35    436s] ###   Scalability Statistics
[11/05 18:39:35    436s] ### 
[11/05 18:39:35    436s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:39:35    436s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/05 18:39:35    436s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:39:35    436s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   Global Routing                |        00:00:00|        00:00:01|             1.0|
[11/05 18:39:35    436s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/05 18:39:35    436s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[11/05 18:39:35    436s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[11/05 18:39:35    436s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[11/05 18:39:35    436s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:39:35    436s] ### 
[11/05 18:40:39    453s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/05 18:40:54    457s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/05 18:40:54    457s] <CMD> optDesign -postRoute
[11/05 18:40:54    457s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1086.3M, totSessionCpu=0:07:38 **
[11/05 18:40:54    457s] **INFO: User settings:
[11/05 18:40:54    457s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/05 18:40:54    457s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/05 18:40:54    457s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[11/05 18:40:54    457s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/05 18:40:54    457s] setNanoRouteMode -routeWithSiDriven                             false
[11/05 18:40:54    457s] setNanoRouteMode -routeWithTimingDriven                         false
[11/05 18:40:54    457s] setNanoRouteMode -timingEngine                                  {}
[11/05 18:40:54    457s] setDesignMode -process                                          45
[11/05 18:40:54    457s] setExtractRCMode -coupling_c_th                                 0.1
[11/05 18:40:54    457s] setExtractRCMode -engine                                        preRoute
[11/05 18:40:54    457s] setExtractRCMode -relative_c_th                                 1
[11/05 18:40:54    457s] setExtractRCMode -total_c_th                                    0
[11/05 18:40:54    457s] setUsefulSkewMode -ecoRoute                                     false
[11/05 18:40:54    457s] setUsefulSkewMode -maxAllowedDelay                              1
[11/05 18:40:54    457s] setUsefulSkewMode -maxSkew                                      false
[11/05 18:40:54    457s] setUsefulSkewMode -noBoundary                                   false
[11/05 18:40:54    457s] setUsefulSkewMode -useCells                                     {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
[11/05 18:40:54    457s] setDelayCalMode -enable_high_fanout                             true
[11/05 18:40:54    457s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/05 18:40:54    457s] setDelayCalMode -engine                                         aae
[11/05 18:40:54    457s] setDelayCalMode -ignoreNetLoad                                  false
[11/05 18:40:54    457s] setOptMode -activeHoldViews                                     { MyAnView }
[11/05 18:40:54    457s] setOptMode -activeSetupViews                                    { MyAnView }
[11/05 18:40:54    457s] setOptMode -autoHoldViews                                       { MyAnView}
[11/05 18:40:54    457s] setOptMode -autoSetupViews                                      { MyAnView}
[11/05 18:40:54    457s] setOptMode -autoTDGRSetupViews                                  { MyAnView}
[11/05 18:40:54    457s] setOptMode -autoViewHoldTargetSlack                             0
[11/05 18:40:54    457s] setOptMode -drcMargin                                           0
[11/05 18:40:54    457s] setOptMode -fixCap                                              true
[11/05 18:40:54    457s] setOptMode -fixDrc                                              true
[11/05 18:40:54    457s] setOptMode -fixFanoutLoad                                       false
[11/05 18:40:54    457s] setOptMode -fixTran                                             true
[11/05 18:40:54    457s] setOptMode -optimizeFF                                          true
[11/05 18:40:54    457s] setOptMode -preserveAllSequential                               false
[11/05 18:40:54    457s] setOptMode -setupTargetSlack                                    0
[11/05 18:40:54    457s] setSIMode -separate_delta_delay_on_data                         true
[11/05 18:40:54    457s] setPlaceMode -place_design_floorplan_mode                       false
[11/05 18:40:54    457s] setPlaceMode -place_detail_check_route                          false
[11/05 18:40:54    457s] setPlaceMode -place_detail_preserve_routing                     true
[11/05 18:40:54    457s] setPlaceMode -place_detail_remove_affected_routing              false
[11/05 18:40:54    457s] setPlaceMode -place_detail_swap_eeq_cells                       false
[11/05 18:40:54    457s] setPlaceMode -place_global_clock_gate_aware                     true
[11/05 18:40:54    457s] setPlaceMode -place_global_cong_effort                          auto
[11/05 18:40:54    457s] setPlaceMode -place_global_ignore_scan                          true
[11/05 18:40:54    457s] setPlaceMode -place_global_ignore_spare                         false
[11/05 18:40:54    457s] setPlaceMode -place_global_module_aware_spare                   false
[11/05 18:40:54    457s] setPlaceMode -place_global_place_io_pins                        true
[11/05 18:40:54    457s] setPlaceMode -place_global_reorder_scan                         true
[11/05 18:40:54    457s] setPlaceMode -powerDriven                                       false
[11/05 18:40:54    457s] setPlaceMode -timingDriven                                      true
[11/05 18:40:54    457s] setAnalysisMode -analysisType                                   onChipVariation
[11/05 18:40:54    457s] setAnalysisMode -checkType                                      setup
[11/05 18:40:54    457s] setAnalysisMode -clkSrcPath                                     true
[11/05 18:40:54    457s] setAnalysisMode -clockPropagation                               sdcControl
[11/05 18:40:54    457s] setAnalysisMode -usefulSkew                                     true
[11/05 18:40:54    457s] setAnalysisMode -virtualIPO                                     false
[11/05 18:40:54    457s] 
[11/05 18:40:54    457s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/05 18:40:54    457s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/05 18:40:54    458s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:40:54    458s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:40:54    458s] Summary for sequential cells identification: 
[11/05 18:40:54    458s]   Identified SBFF number: 16
[11/05 18:40:54    458s]   Identified MBFF number: 0
[11/05 18:40:54    458s]   Identified SB Latch number: 0
[11/05 18:40:54    458s]   Identified MB Latch number: 0
[11/05 18:40:54    458s]   Not identified SBFF number: 0
[11/05 18:40:54    458s]   Not identified MBFF number: 0
[11/05 18:40:54    458s]   Not identified SB Latch number: 0
[11/05 18:40:54    458s]   Not identified MB Latch number: 0
[11/05 18:40:54    458s]   Number of sequential cells which are not FFs: 13
[11/05 18:40:54    458s]  Visiting view : MyAnView
[11/05 18:40:54    458s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:40:54    458s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:40:54    458s]  Visiting view : MyAnView
[11/05 18:40:54    458s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:40:54    458s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:40:54    458s]  Setting StdDelay to 10.10
[11/05 18:40:54    458s] Creating Cell Server, finished. 
[11/05 18:40:54    458s] 
[11/05 18:40:54    458s] Need call spDPlaceInit before registerPrioInstLoc.
[11/05 18:40:54    458s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:40:54    458s] Switching SI Aware to true by default in postroute mode   
[11/05 18:40:54    458s] GigaOpt running with 1 threads.
[11/05 18:40:54    458s] Info: 1 threads available for lower-level modules during optimization.
[11/05 18:40:54    458s] OPERPROF: Starting DPlace-Init at level 1, MEM:1345.5M
[11/05 18:40:54    458s] z: 2, totalTracks: 1
[11/05 18:40:54    458s] z: 4, totalTracks: 1
[11/05 18:40:54    458s] z: 6, totalTracks: 1
[11/05 18:40:54    458s] z: 8, totalTracks: 1
[11/05 18:40:54    458s] #spOpts: N=45 
[11/05 18:40:54    458s] All LLGs are deleted
[11/05 18:40:54    458s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1345.5M
[11/05 18:40:54    458s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:40:54    458s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:1345.5M
[11/05 18:40:54    458s] SiteArray: non-trimmed site array dimensions = 39 x 290
[11/05 18:40:54    458s] SiteArray: use 81,920 bytes
[11/05 18:40:54    458s] SiteArray: current memory after site array memory allocation 1345.5M
[11/05 18:40:54    458s] SiteArray: FP blocked sites are writable
[11/05 18:40:54    458s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:40:54    458s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:     Starting CMU at level 3, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1345.5M
[11/05 18:40:54    458s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1345.5MB).
[11/05 18:40:54    458s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.039, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1345.5M
[11/05 18:40:54    458s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1345.5M
[11/05 18:40:54    458s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:40:54    458s] LayerId::1 widthSet size::4
[11/05 18:40:54    458s] LayerId::2 widthSet size::4
[11/05 18:40:54    458s] LayerId::3 widthSet size::4
[11/05 18:40:54    458s] LayerId::4 widthSet size::4
[11/05 18:40:54    458s] LayerId::5 widthSet size::4
[11/05 18:40:54    458s] LayerId::6 widthSet size::4
[11/05 18:40:54    458s] LayerId::7 widthSet size::4
[11/05 18:40:54    458s] LayerId::8 widthSet size::4
[11/05 18:40:54    458s] LayerId::9 widthSet size::4
[11/05 18:40:54    458s] LayerId::10 widthSet size::3
[11/05 18:40:54    458s] Updating RC grid for preRoute extraction ...
[11/05 18:40:54    458s] Initializing multi-corner capacitance tables ... 
[11/05 18:40:55    458s] Initializing multi-corner resistance tables ...
[11/05 18:40:55    458s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:40:55    458s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:40:55    458s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.088101 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:40:55    458s] 
[11/05 18:40:55    458s] Creating Lib Analyzer ...
[11/05 18:40:55    458s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:40:55    458s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:40:55    458s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:40:55    458s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:40:55    458s] 
[11/05 18:40:55    458s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:40:55    459s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:39 mem=1345.5M
[11/05 18:40:55    459s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:39 mem=1345.5M
[11/05 18:40:55    459s] Creating Lib Analyzer, finished. 
[11/05 18:40:55    459s] Effort level <high> specified for reg2reg path_group
[11/05 18:40:55    459s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1048.9M, totSessionCpu=0:07:39 **
[11/05 18:40:55    459s] Existing Dirty Nets : 0
[11/05 18:40:55    459s] New Signature Flow (optDesignCheckOptions) ....
[11/05 18:40:55    459s] #Taking db snapshot
[11/05 18:40:55    459s] #Taking db snapshot ... done
[11/05 18:40:55    459s] OPERPROF: Starting checkPlace at level 1, MEM:1290.5M
[11/05 18:40:55    459s] z: 2, totalTracks: 1
[11/05 18:40:55    459s] z: 4, totalTracks: 1
[11/05 18:40:55    459s] z: 6, totalTracks: 1
[11/05 18:40:55    459s] z: 8, totalTracks: 1
[11/05 18:40:55    459s] #spOpts: N=45 
[11/05 18:40:55    459s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1290.5M
[11/05 18:40:55    459s] Begin checking placement ... (start mem=1290.5M, init mem=1290.5M)
[11/05 18:40:55    459s] 
[11/05 18:40:55    459s] Running CheckPlace using 1 thread in normal mode...
[11/05 18:40:55    459s] 
[11/05 18:40:55    459s] ...checkPlace normal is done!
[11/05 18:40:55    459s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1290.5M
[11/05 18:40:55    459s] *info: Placed = 984           
[11/05 18:40:55    459s] *info: Unplaced = 0           
[11/05 18:40:55    459s] Placement Density:56.68%(1705/3008)
[11/05 18:40:55    459s] Placement Density (including fixed std cells):56.68%(1705/3008)
[11/05 18:40:55    459s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1290.5M
[11/05 18:40:55    459s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1290.5M)
[11/05 18:40:55    459s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.043, MEM:1290.5M
[11/05 18:40:55    459s]  Initial DC engine is -> aae
[11/05 18:40:55    459s]  
[11/05 18:40:55    459s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/05 18:40:55    459s]  
[11/05 18:40:55    459s]  
[11/05 18:40:55    459s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/05 18:40:55    459s]  
[11/05 18:40:55    459s] Reset EOS DB
[11/05 18:40:55    459s] Ignoring AAE DB Resetting ...
[11/05 18:40:55    459s]  Set Options for AAE Based Opt flow 
[11/05 18:40:55    459s] *** optDesign -postRoute ***
[11/05 18:40:55    459s] DRC Margin: user margin 0.0; extra margin 0
[11/05 18:40:55    459s] Setup Target Slack: user slack 0
[11/05 18:40:55    459s] Hold Target Slack: user slack 0
[11/05 18:40:55    459s] Opt: RC extraction mode changed to 'detail'
[11/05 18:40:55    459s] All LLGs are deleted
[11/05 18:40:55    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.011, MEM:1290.5M
[11/05 18:40:55    459s] Fast DP-INIT is on for default
[11/05 18:40:55    459s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1290.5M
[11/05 18:40:55    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1290.5M
[11/05 18:40:55    459s] Multi-VT timing optimization disabled based on library information.
[11/05 18:40:55    459s] Deleting Cell Server ...
[11/05 18:40:55    459s] Deleting Lib Analyzer.
[11/05 18:40:55    459s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:40:55    459s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:40:55    459s] Summary for sequential cells identification: 
[11/05 18:40:55    459s]   Identified SBFF number: 16
[11/05 18:40:55    459s]   Identified MBFF number: 0
[11/05 18:40:55    459s]   Identified SB Latch number: 0
[11/05 18:40:55    459s]   Identified MB Latch number: 0
[11/05 18:40:55    459s]   Not identified SBFF number: 0
[11/05 18:40:55    459s]   Not identified MBFF number: 0
[11/05 18:40:55    459s]   Not identified SB Latch number: 0
[11/05 18:40:55    459s]   Not identified MB Latch number: 0
[11/05 18:40:55    459s]   Number of sequential cells which are not FFs: 13
[11/05 18:40:55    459s]  Visiting view : MyAnView
[11/05 18:40:55    459s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:40:55    459s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:40:55    459s]  Visiting view : MyAnView
[11/05 18:40:55    459s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:40:55    459s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:40:55    459s]  Setting StdDelay to 10.10
[11/05 18:40:55    459s] Creating Cell Server, finished. 
[11/05 18:40:55    459s] 
[11/05 18:40:55    459s] Deleting Cell Server ...
[11/05 18:40:55    459s] ** INFO : this run is activating 'postRoute' automaton
[11/05 18:40:55    459s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[11/05 18:40:55    459s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'postRoute' at effort level 'low' .
[11/05 18:40:55    459s] PostRoute (effortLevel low) RC Extraction called for design IIR.
[11/05 18:40:55    459s] RC Extraction called in multi-corner(1) mode.
[11/05 18:40:55    459s] Process corner(s) are loaded.
[11/05 18:40:55    459s]  Corner: my_rc
[11/05 18:40:55    459s] extractDetailRC Option : -outfile /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d  -extended
[11/05 18:40:55    459s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/05 18:40:55    459s]       RC Corner Indexes            0   
[11/05 18:40:55    459s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:40:55    459s] Coupling Cap. Scaling Factor : 1.00000 
[11/05 18:40:55    459s] Resistance Scaling Factor    : 1.00000 
[11/05 18:40:55    459s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:40:55    459s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:40:55    459s] Shrink Factor                : 1.00000
[11/05 18:40:55    459s] LayerId::1 widthSet size::4
[11/05 18:40:55    459s] LayerId::2 widthSet size::4
[11/05 18:40:55    459s] LayerId::3 widthSet size::4
[11/05 18:40:55    459s] LayerId::4 widthSet size::4
[11/05 18:40:55    459s] LayerId::5 widthSet size::4
[11/05 18:40:55    459s] LayerId::6 widthSet size::4
[11/05 18:40:55    459s] LayerId::7 widthSet size::4
[11/05 18:40:55    459s] LayerId::8 widthSet size::4
[11/05 18:40:55    459s] LayerId::9 widthSet size::4
[11/05 18:40:55    459s] LayerId::10 widthSet size::3
[11/05 18:40:55    459s] Initializing multi-corner capacitance tables ... 
[11/05 18:40:56    459s] Initializing multi-corner resistance tables ...
[11/05 18:40:56    459s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.088101 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:40:56    459s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1284.5M)
[11/05 18:40:56    459s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for storing RC.
[11/05 18:40:56    459s] Extracted 10.0192% (CPU Time= 0:00:00.4  MEM= 1322.8M)
[11/05 18:40:56    459s] Extracted 20.0144% (CPU Time= 0:00:00.4  MEM= 1346.8M)
[11/05 18:40:56    459s] Extracted 30.0215% (CPU Time= 0:00:00.4  MEM= 1346.8M)
[11/05 18:40:56    459s] Extracted 40.0168% (CPU Time= 0:00:00.4  MEM= 1346.8M)
[11/05 18:40:56    459s] Extracted 50.0239% (CPU Time= 0:00:00.4  MEM= 1346.8M)
[11/05 18:40:56    460s] Extracted 60.0192% (CPU Time= 0:00:00.4  MEM= 1346.8M)
[11/05 18:40:56    460s] Extracted 70.0144% (CPU Time= 0:00:00.4  MEM= 1346.8M)
[11/05 18:40:56    460s] Extracted 80.0215% (CPU Time= 0:00:00.5  MEM= 1346.8M)
[11/05 18:40:56    460s] Extracted 90.0168% (CPU Time= 0:00:00.5  MEM= 1346.8M)
[11/05 18:40:56    460s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1346.8M)
[11/05 18:40:56    460s] Number of Extracted Resistors     : 14200
[11/05 18:40:56    460s] Number of Extracted Ground Cap.   : 15317
[11/05 18:40:56    460s] Number of Extracted Coupling Cap. : 30654
[11/05 18:40:56    460s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1314.809M)
[11/05 18:40:56    460s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[11/05 18:40:56    460s]  Corner: my_rc
[11/05 18:40:56    460s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1314.8M)
[11/05 18:40:56    460s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb_Filter.rcdb.d' for storing RC.
[11/05 18:40:57    460s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 1127 access done (mem: 1314.809M)
[11/05 18:40:57    460s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1314.809M)
[11/05 18:40:57    460s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1314.809M)
[11/05 18:40:57    460s] processing rcdb (/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d) for hinst (top) of cell (IIR);
[11/05 18:40:58    460s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 0 access done (mem: 1314.809M)
[11/05 18:40:58    460s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1314.809M)
[11/05 18:40:58    461s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:03.0  MEM: 1314.809M)
[11/05 18:40:58    461s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1314.809M)
[11/05 18:40:58    461s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1314.8M)
[11/05 18:40:58    461s] LayerId::1 widthSet size::4
[11/05 18:40:58    461s] LayerId::2 widthSet size::4
[11/05 18:40:58    461s] LayerId::3 widthSet size::4
[11/05 18:40:58    461s] LayerId::4 widthSet size::4
[11/05 18:40:58    461s] LayerId::5 widthSet size::4
[11/05 18:40:58    461s] LayerId::6 widthSet size::4
[11/05 18:40:58    461s] LayerId::7 widthSet size::4
[11/05 18:40:58    461s] LayerId::8 widthSet size::4
[11/05 18:40:58    461s] LayerId::9 widthSet size::4
[11/05 18:40:58    461s] LayerId::10 widthSet size::3
[11/05 18:40:58    461s] Initializing multi-corner capacitance tables ... 
[11/05 18:40:58    461s] Initializing multi-corner resistance tables ...
[11/05 18:40:58    461s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.088101 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:40:58    461s] Starting delay calculation for Hold views
[11/05 18:40:58    461s] AAE DB initialization (MEM=1322.35 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/05 18:40:58    461s] #################################################################################
[11/05 18:40:58    461s] # Design Stage: PostRoute
[11/05 18:40:58    461s] # Design Name: IIR
[11/05 18:40:58    461s] # Design Mode: 45nm
[11/05 18:40:58    461s] # Analysis Mode: MMMC OCV 
[11/05 18:40:58    461s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:40:58    461s] # Signoff Settings: SI Off 
[11/05 18:40:58    461s] #################################################################################
[11/05 18:40:58    461s] Calculate late delays in OCV mode...
[11/05 18:40:58    461s] Calculate early delays in OCV mode...
[11/05 18:40:58    461s] Topological Sorting (REAL = 0:00:00.0, MEM = 1322.3M, InitMEM = 1322.3M)
[11/05 18:40:58    461s] Start delay calculation (fullDC) (1 T). (MEM=1322.35)
[11/05 18:40:58    461s] Start AAE Lib Loading. (MEM=1342.07)
[11/05 18:40:58    461s] End AAE Lib Loading. (MEM=1351.61 CPU=0:00:00.0 Real=0:00:00.0)
[11/05 18:40:58    461s] End AAE Lib Interpolated Model. (MEM=1351.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:40:58    461s] First Iteration Infinite Tw... 
[11/05 18:40:59    462s] Total number of fetched objects 1182
[11/05 18:40:59    462s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:40:59    462s] End delay calculation. (MEM=1384.83 CPU=0:00:00.8 REAL=0:00:01.0)
[11/05 18:40:59    462s] End delay calculation (fullDC). (MEM=1357.75 CPU=0:00:01.1 REAL=0:00:01.0)
[11/05 18:40:59    462s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1357.8M) ***
[11/05 18:40:59    462s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:07:43 mem=1357.8M)
[11/05 18:40:59    462s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:07:43 mem=1357.8M ***
[11/05 18:41:00    462s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[11/05 18:41:00    463s] Starting delay calculation for Setup views
[11/05 18:41:00    463s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:41:00    463s] #################################################################################
[11/05 18:41:00    463s] # Design Stage: PostRoute
[11/05 18:41:00    463s] # Design Name: IIR
[11/05 18:41:00    463s] # Design Mode: 45nm
[11/05 18:41:00    463s] # Analysis Mode: MMMC OCV 
[11/05 18:41:00    463s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:41:00    463s] # Signoff Settings: SI On 
[11/05 18:41:00    463s] #################################################################################
[11/05 18:41:00    463s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:41:00    463s] Setting infinite Tws ...
[11/05 18:41:00    463s] First Iteration Infinite Tw... 
[11/05 18:41:00    463s] Calculate early delays in OCV mode...
[11/05 18:41:00    463s] Calculate late delays in OCV mode...
[11/05 18:41:00    463s] Topological Sorting (REAL = 0:00:00.0, MEM = 1353.3M, InitMEM = 1353.3M)
[11/05 18:41:00    463s] Start delay calculation (fullDC) (1 T). (MEM=1353.29)
[11/05 18:41:00    463s] End AAE Lib Interpolated Model. (MEM=1364.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:01    464s] Total number of fetched objects 1182
[11/05 18:41:01    464s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:41:01    464s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:01    464s] End delay calculation. (MEM=1349.64 CPU=0:00:01.2 REAL=0:00:01.0)
[11/05 18:41:01    464s] End delay calculation (fullDC). (MEM=1349.64 CPU=0:00:01.3 REAL=0:00:01.0)
[11/05 18:41:01    464s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1349.6M) ***
[11/05 18:41:01    464s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1349.6M)
[11/05 18:41:01    464s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:41:01    464s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1349.6M)
[11/05 18:41:01    464s] 
[11/05 18:41:01    464s] Executing IPO callback for view pruning ..
[11/05 18:41:01    464s] Starting SI iteration 2
[11/05 18:41:02    464s] Calculate early delays in OCV mode...
[11/05 18:41:02    464s] Calculate late delays in OCV mode...
[11/05 18:41:02    464s] Start delay calculation (fullDC) (1 T). (MEM=1291.75)
[11/05 18:41:02    465s] End AAE Lib Interpolated Model. (MEM=1291.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:02    465s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:41:02    465s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:41:02    465s] Total number of fetched objects 1182
[11/05 18:41:02    465s] AAE_INFO-618: Total number of nets in the design is 1188,  0.1 percent of the nets selected for SI analysis
[11/05 18:41:02    465s] End delay calculation. (MEM=1332.9 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:02    465s] End delay calculation (fullDC). (MEM=1332.9 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:02    465s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1332.9M) ***
[11/05 18:41:02    465s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:07:45 mem=1332.9M)
[11/05 18:41:02    465s] End AAE Lib Interpolated Model. (MEM=1332.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:02    465s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1332.9M
[11/05 18:41:02    465s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1332.9M
[11/05 18:41:02    465s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1089.9M, totSessionCpu=0:07:45 **
[11/05 18:41:02    465s] Setting latch borrow mode to budget during optimization.
[11/05 18:41:02    465s] Info: Done creating the CCOpt slew target map.
[11/05 18:41:02    465s] Glitch fixing enabled
[11/05 18:41:02    465s] Running CCOpt-PRO on entire clock network
[11/05 18:41:02    465s] Net route status summary:
[11/05 18:41:02    465s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:41:02    465s]   Non-clock:  1187 (unrouted=61, trialRouted=0, noStatus=0, routed=1126, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:41:02    465s] Clock tree cells fixed by user: 0 out of 0
[11/05 18:41:02    465s] PRO...
[11/05 18:41:02    465s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/05 18:41:02    465s] Initializing clock structures...
[11/05 18:41:02    465s]   Creating own balancer
[11/05 18:41:02    465s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/05 18:41:02    465s]   Removing CTS place status from clock tree and sinks.
[11/05 18:41:02    465s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[11/05 18:41:02    465s]   Initializing legalizer
[11/05 18:41:02    465s]   Using cell based legalization.
[11/05 18:41:02    465s] OPERPROF: Starting DPlace-Init at level 1, MEM:1316.7M
[11/05 18:41:02    465s] z: 2, totalTracks: 1
[11/05 18:41:02    465s] z: 4, totalTracks: 1
[11/05 18:41:02    465s] z: 6, totalTracks: 1
[11/05 18:41:02    465s] z: 8, totalTracks: 1
[11/05 18:41:02    465s] #spOpts: N=45 mergeVia=F 
[11/05 18:41:02    465s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1316.7M
[11/05 18:41:02    465s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1316.7M
[11/05 18:41:02    465s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1316.7MB).
[11/05 18:41:02    465s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1316.7M
[11/05 18:41:02    465s] (I)       Load db... (mem=1316.7M)
[11/05 18:41:02    465s] (I)       Read data from FE... (mem=1316.7M)
[11/05 18:41:02    465s] (I)       Started Read instances and placement ( Curr Mem: 1316.71 MB )
[11/05 18:41:02    465s] (I)       Number of ignored instance 0
[11/05 18:41:02    465s] (I)       Number of inbound cells 0
[11/05 18:41:02    465s] (I)       numMoveCells=984, numMacros=0  numPads=54  numMultiRowHeightInsts=0
[11/05 18:41:02    465s] (I)       cell height: 2800, count: 984
[11/05 18:41:02    465s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1316.71 MB )
[11/05 18:41:02    465s] (I)       Read rows... (mem=1316.7M)
[11/05 18:41:02    465s] (I)       Done Read rows (cpu=0.000s, mem=1316.7M)
[11/05 18:41:02    465s] (I)       Done Read data from FE (cpu=0.000s, mem=1316.7M)
[11/05 18:41:02    465s] (I)       Done Load db (cpu=0.010s, mem=1316.7M)
[11/05 18:41:02    465s] (I)       Constructing placeable region... (mem=1316.7M)
[11/05 18:41:02    465s] (I)       Constructing bin map
[11/05 18:41:02    465s] (I)       Initialize bin information with width=28000 height=28000
[11/05 18:41:02    465s] (I)       Done constructing bin map
[11/05 18:41:02    465s] (I)       Removing 0 blocked bin with high fixed inst density
[11/05 18:41:02    465s] (I)       Compute region effective width... (mem=1316.7M)
[11/05 18:41:02    465s] (I)       Done Compute region effective width (cpu=0.000s, mem=1316.7M)
[11/05 18:41:02    465s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1316.7M)
[11/05 18:41:02    465s]   Reconstructing clock tree datastructures, skew aware...
[11/05 18:41:02    465s]     Validating CTS configuration...
[11/05 18:41:02    465s]     Checking module port directions...
[11/05 18:41:02    465s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:02    465s]     Non-default CCOpt properties:
[11/05 18:41:02    465s]     adjacent_rows_legal: true (default: false)
[11/05 18:41:02    465s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/05 18:41:02    465s]     cell_density is set for at least one object
[11/05 18:41:02    465s]     cell_halo_rows: 0 (default: 1)
[11/05 18:41:02    465s]     cell_halo_sites: 0 (default: 4)
[11/05 18:41:02    465s]     clock_nets_detailed_routed: 1 (default: false)
[11/05 18:41:02    465s]     force_design_routing_status: 1 (default: auto)
[11/05 18:41:02    465s]     route_type is set for at least one object
[11/05 18:41:02    465s]     target_insertion_delay is set for at least one object
[11/05 18:41:02    465s]     target_max_trans is set for at least one object
[11/05 18:41:02    465s]     target_skew is set for at least one object
[11/05 18:41:02    465s]     target_skew_wire is set for at least one object
[11/05 18:41:02    465s]     Route type trimming info:
[11/05 18:41:02    465s]       No route type modifications were made.
[11/05 18:41:02    465s]     Accumulated time to calculate placeable region: 0
[11/05 18:41:02    465s] (I)       Initializing Steiner engine. 
[11/05 18:41:02    465s] End AAE Lib Interpolated Model. (MEM=1316.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:02    465s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[11/05 18:41:02    465s]     Library trimming buffers in power domain auto-default and half-corner my_delay:both.late removed 0 of 3 cells
[11/05 18:41:02    465s]     Original list had 3 cells:
[11/05 18:41:02    465s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/05 18:41:02    465s]     Library trimming was not able to trim any cells:
[11/05 18:41:02    465s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/05 18:41:02    465s]     Accumulated time to calculate placeable region: 0
[11/05 18:41:02    465s]     Accumulated time to calculate placeable region: 0
[11/05 18:41:04    467s]     Clock tree balancer configuration for clock_tree MY_CLK:
[11/05 18:41:04    467s]     Non-default CCOpt properties:
[11/05 18:41:04    467s]       cell_density: 1 (default: 0.75)
[11/05 18:41:04    467s]       route_type (leaf): default_route_type_leaf (default: default)
[11/05 18:41:04    467s]       route_type (trunk): default_route_type_nonleaf (default: default)
[11/05 18:41:04    467s]       route_type (top): default_route_type_nonleaf (default: default)
[11/05 18:41:04    467s]     For power domain auto-default:
[11/05 18:41:04    467s]       Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/05 18:41:04    467s]       Inverters:   
[11/05 18:41:04    467s]       Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[11/05 18:41:04    467s]       Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[11/05 18:41:04    467s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 3008.460um^2
[11/05 18:41:04    467s]     Top Routing info:
[11/05 18:41:04    467s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:41:04    467s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/05 18:41:04    467s]     Trunk Routing info:
[11/05 18:41:04    467s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:41:04    467s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/05 18:41:04    467s]     Leaf Routing info:
[11/05 18:41:04    467s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:41:04    467s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/05 18:41:04    467s]     For timing_corner my_delay:both, late and power domain auto-default:
[11/05 18:41:04    467s]       Slew time target (leaf):    0.080ns
[11/05 18:41:04    467s]       Slew time target (trunk):   0.080ns
[11/05 18:41:04    467s]       Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
[11/05 18:41:04    467s]       Buffer unit delay: 0.047ns
[11/05 18:41:04    467s]       Buffer max distance: 596.721um
[11/05 18:41:04    467s]     Fastest wire driving cells and distances:
[11/05 18:41:04    467s]       Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=596.721um, saturatedSlew=0.068ns, speed=4381.212um per ns, cellArea=2.229um^2 per 1000um}
[11/05 18:41:04    467s]       Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=720.125um, saturatedSlew=0.063ns, speed=5688.191um per ns, cellArea=10.712um^2 per 1000um}
[11/05 18:41:04    467s]       Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=697.375um, saturatedSlew=0.060ns, speed=5899.958um per ns, cellArea=9.917um^2 per 1000um}
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Logic Sizing Table:
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     ----------------------------------------------------------
[11/05 18:41:04    467s]     Cell    Instance count    Source    Eligible library cells
[11/05 18:41:04    467s]     ----------------------------------------------------------
[11/05 18:41:04    467s]       (empty table)
[11/05 18:41:04    467s]     ----------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Clock tree balancer configuration for skew_group MY_CLK:
[11/05 18:41:04    467s]       Sources:                     pin CLK
[11/05 18:41:04    467s]       Total number of sinks:       59
[11/05 18:41:04    467s]       Delay constrained sinks:     59
[11/05 18:41:04    467s]       Non-leaf sinks:              0
[11/05 18:41:04    467s]       Ignore pins:                 0
[11/05 18:41:04    467s]      Timing corner my_delay:both.late:
[11/05 18:41:04    467s]       Skew target:                 0.500ns
[11/05 18:41:04    467s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/05 18:41:04    467s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/05 18:41:04    467s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/05 18:41:04    467s]     Primary reporting skew groups are:
[11/05 18:41:04    467s]     skew_group MY_CLK with 59 clock sinks
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Clock DAG stats initial state:
[11/05 18:41:04    467s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:41:04    467s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:41:04    467s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:41:04    467s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:41:04    467s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Layer information for route type default_route_type_leaf:
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     Layer      Preferred    Route    Res.          Cap.          RC
[11/05 18:41:04    467s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     metal1     N            H          5.429         0.115         0.623
[11/05 18:41:04    467s]     metal2     N            V          3.571         0.118         0.421
[11/05 18:41:04    467s]     metal3     Y            H          3.571         0.126         0.451
[11/05 18:41:04    467s]     metal4     Y            V          1.500         0.145         0.217
[11/05 18:41:04    467s]     metal5     N            H          1.500         0.122         0.183
[11/05 18:41:04    467s]     metal6     N            V          1.500         0.121         0.182
[11/05 18:41:04    467s]     metal7     N            H          0.188         0.155         0.029
[11/05 18:41:04    467s]     metal8     N            V          0.188         0.123         0.023
[11/05 18:41:04    467s]     metal9     N            H          0.038         0.152         0.006
[11/05 18:41:04    467s]     metal10    N            V          0.038         0.119         0.004
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:41:04    467s]     Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Layer information for route type default_route_type_nonleaf:
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     Layer      Preferred    Route    Res.          Cap.          RC
[11/05 18:41:04    467s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     metal1     N            H          5.429         0.162         0.878
[11/05 18:41:04    467s]     metal2     N            V          3.571         0.144         0.515
[11/05 18:41:04    467s]     metal3     Y            H          3.571         0.168         0.601
[11/05 18:41:04    467s]     metal4     Y            V          1.500         0.183         0.275
[11/05 18:41:04    467s]     metal5     N            H          1.500         0.168         0.253
[11/05 18:41:04    467s]     metal6     N            V          1.500         0.168         0.252
[11/05 18:41:04    467s]     metal7     N            H          0.188         0.189         0.035
[11/05 18:41:04    467s]     metal8     N            V          0.188         0.165         0.031
[11/05 18:41:04    467s]     metal9     N            H          0.038         0.198         0.007
[11/05 18:41:04    467s]     metal10    N            V          0.038         0.174         0.007
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/05 18:41:04    467s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Layer information for route type default_route_type_nonleaf:
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     Layer      Preferred    Route    Res.          Cap.          RC
[11/05 18:41:04    467s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     metal1     N            H          5.429         0.115         0.623
[11/05 18:41:04    467s]     metal2     N            V          3.571         0.118         0.421
[11/05 18:41:04    467s]     metal3     Y            H          3.571         0.126         0.451
[11/05 18:41:04    467s]     metal4     Y            V          1.500         0.145         0.217
[11/05 18:41:04    467s]     metal5     N            H          1.500         0.122         0.183
[11/05 18:41:04    467s]     metal6     N            V          1.500         0.121         0.182
[11/05 18:41:04    467s]     metal7     N            H          0.188         0.155         0.029
[11/05 18:41:04    467s]     metal8     N            V          0.188         0.123         0.023
[11/05 18:41:04    467s]     metal9     N            H          0.038         0.152         0.006
[11/05 18:41:04    467s]     metal10    N            V          0.038         0.119         0.004
[11/05 18:41:04    467s]     ----------------------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Via selection for estimated routes (rule default):
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     ---------------------------------------------------------------------
[11/05 18:41:04    467s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[11/05 18:41:04    467s]     Range                         (Ohm)    (fF)     (fs)     Only
[11/05 18:41:04    467s]     ---------------------------------------------------------------------
[11/05 18:41:04    467s]     metal1-metal2     via1_7      5.000    0.008    0.040    false
[11/05 18:41:04    467s]     metal2-metal3     via2_5      5.000    0.008    0.038    false
[11/05 18:41:04    467s]     metal3-metal4     via3_2      5.000    0.008    0.041    false
[11/05 18:41:04    467s]     metal4-metal5     via4_0      3.000    0.008    0.024    false
[11/05 18:41:04    467s]     metal5-metal6     via5_0      3.000    0.007    0.021    false
[11/05 18:41:04    467s]     metal6-metal7     via6_0      3.000    0.017    0.051    false
[11/05 18:41:04    467s]     metal7-metal8     via7_0      1.000    0.023    0.023    false
[11/05 18:41:04    467s]     metal8-metal9     via8_0      1.000    0.035    0.035    false
[11/05 18:41:04    467s]     metal9-metal10    via9_0      0.500    0.041    0.020    false
[11/05 18:41:04    467s]     ---------------------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     No ideal or dont_touch nets found in the clock tree
[11/05 18:41:04    467s]     No dont_touch hnets found in the clock tree
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Filtering reasons for cell type: buffer
[11/05 18:41:04    467s]     =======================================
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     Clock trees    Power domain    Reason                         Library cells
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Filtering reasons for cell type: inverter
[11/05 18:41:04    467s]     =========================================
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     Clock trees    Power domain    Reason                         Library cells
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
[11/05 18:41:04    467s]     CCOpt configuration status: all checks passed.
[11/05 18:41:04    467s]   Reconstructing clock tree datastructures, skew aware done.
[11/05 18:41:04    467s] Initializing clock structures done.
[11/05 18:41:04    467s] PRO...
[11/05 18:41:04    467s]   PRO active optimizations:
[11/05 18:41:04    467s]    - DRV fixing with cell sizing
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   Detected clock skew data from CTS
[11/05 18:41:04    467s]   Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:41:04    467s]   Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:04    467s]   Clock DAG stats PRO initial state:
[11/05 18:41:04    467s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:41:04    467s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:41:04    467s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:41:04    467s]     sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:41:04    467s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.163fF, total=21.163fF
[11/05 18:41:04    467s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:41:04    467s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:41:04    467s]   Clock DAG net violations PRO initial state: none
[11/05 18:41:04    467s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/05 18:41:04    467s]     Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:41:04    467s]   Primary reporting skew groups PRO initial state:
[11/05 18:41:04    467s]     skew_group default.MY_CLK: unconstrained
[11/05 18:41:04    467s]         min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:41:04    467s]         max path sink: B0_IN_REG_data_out_reg_2_/CK
[11/05 18:41:04    467s]   Skew group summary PRO initial state:
[11/05 18:41:04    467s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:41:04    467s]   Recomputing CTS skew targets...
[11/05 18:41:04    467s]   Resolving skew group constraints...
[11/05 18:41:04    467s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[11/05 18:41:04    467s]   Resolving skew group constraints done.
[11/05 18:41:04    467s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:04    467s]   PRO Fixing DRVs...
[11/05 18:41:04    467s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/05 18:41:04    467s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     PRO Statistics: Fix DRVs (cell sizing):
[11/05 18:41:04    467s]     =======================================
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Cell changes by Net Type:
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     top                0            0           0            0                    0                0
[11/05 18:41:04    467s]     trunk              0            0           0            0                    0                0
[11/05 18:41:04    467s]     leaf               0            0           0            0                    0                0
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     Total              0            0           0            0                    0                0
[11/05 18:41:04    467s]     -------------------------------------------------------------------------------------------------
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/05 18:41:04    467s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/05 18:41:04    467s]     
[11/05 18:41:04    467s]     Clock DAG stats after 'PRO Fixing DRVs':
[11/05 18:41:04    467s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:41:04    467s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:41:04    467s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:41:04    467s]       sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:41:04    467s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.163fF, total=21.163fF
[11/05 18:41:04    467s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:41:04    467s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:41:04    467s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[11/05 18:41:04    467s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[11/05 18:41:04    467s]       Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:41:04    467s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[11/05 18:41:04    467s]       skew_group default.MY_CLK: unconstrained
[11/05 18:41:04    467s]           min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:41:04    467s]           max path sink: B0_IN_REG_data_out_reg_2_/CK
[11/05 18:41:04    467s]     Skew group summary after 'PRO Fixing DRVs':
[11/05 18:41:04    467s]       skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:41:04    467s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/05 18:41:04    467s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   Slew Diagnostics: After DRV fixing
[11/05 18:41:04    467s]   ==================================
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   Global Causes:
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   -------------------------------------
[11/05 18:41:04    467s]   Cause
[11/05 18:41:04    467s]   -------------------------------------
[11/05 18:41:04    467s]   DRV fixing with buffering is disabled
[11/05 18:41:04    467s]   -------------------------------------
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   Top 5 overslews:
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   ---------------------------------
[11/05 18:41:04    467s]   Overslew    Causes    Driving Pin
[11/05 18:41:04    467s]   ---------------------------------
[11/05 18:41:04    467s]     (empty table)
[11/05 18:41:04    467s]   ---------------------------------
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   -------------------
[11/05 18:41:04    467s]   Cause    Occurences
[11/05 18:41:04    467s]   -------------------
[11/05 18:41:04    467s]     (empty table)
[11/05 18:41:04    467s]   -------------------
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   Violation diagnostics counts from the 0 nodes that have violations:
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   -------------------
[11/05 18:41:04    467s]   Cause    Occurences
[11/05 18:41:04    467s]   -------------------
[11/05 18:41:04    467s]     (empty table)
[11/05 18:41:04    467s]   -------------------
[11/05 18:41:04    467s]   
[11/05 18:41:04    467s]   Reconnecting optimized routes...
[11/05 18:41:04    467s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:04    467s]   Set dirty flag on 0 instances, 0 nets
[11/05 18:41:04    467s]   Clock tree timing engine global stage delay update for my_delay:both.late...
[11/05 18:41:04    467s] End AAE Lib Interpolated Model. (MEM=1354.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:04    467s]   Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:04    467s]   Clock DAG stats PRO final:
[11/05 18:41:04    467s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/05 18:41:04    467s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/05 18:41:04    467s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/05 18:41:04    467s]     sink capacitance : count=59, total=57.620fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
[11/05 18:41:04    467s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=21.163fF, total=21.163fF
[11/05 18:41:04    467s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=225.570um, total=225.570um
[11/05 18:41:04    467s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/05 18:41:04    467s]   Clock DAG net violations PRO final: none
[11/05 18:41:04    467s]   Clock DAG primary half-corner transition distribution PRO final:
[11/05 18:41:04    467s]     Leaf : target=0.080ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
[11/05 18:41:04    467s]   Primary reporting skew groups PRO final:
[11/05 18:41:04    467s]     skew_group default.MY_CLK: unconstrained
[11/05 18:41:04    467s]         min path sink: A1_IN_REG_data_out_reg_1_/CK
[11/05 18:41:04    467s]         max path sink: B0_IN_REG_data_out_reg_2_/CK
[11/05 18:41:04    467s]   Skew group summary PRO final:
[11/05 18:41:04    467s]     skew_group MY_CLK: insertion delay [min=0.001, max=0.006, avg=0.003, sd=0.002], skew [0.005 vs 0.500], 100% {0.001, 0.006} (wid=0.006 ws=0.005) (gid=0.000 gs=0.000)
[11/05 18:41:04    467s] PRO done.
[11/05 18:41:04    467s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/05 18:41:04    467s] numClockCells = 2, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/05 18:41:04    467s] Net route status summary:
[11/05 18:41:04    467s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:41:04    467s]   Non-clock:  1187 (unrouted=61, trialRouted=0, noStatus=0, routed=1126, fixed=0, [crossesIlmBoundary=0, tooFewTerms=61, (crossesIlmBoundary AND tooFewTerms=0)])
[11/05 18:41:04    467s] Updating delays...
[11/05 18:41:04    467s] Updating delays done.
[11/05 18:41:04    467s] PRO done. (took cpu=0:00:02.3 real=0:00:02.4)
[11/05 18:41:04    467s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1396.0M
[11/05 18:41:04    467s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.007, MEM:1396.0M
[11/05 18:41:05    467s] **INFO: Start fixing DRV (Mem = 1317.01M) ...
[11/05 18:41:05    467s] Begin: GigaOpt DRV Optimization
[11/05 18:41:05    467s] Glitch fixing enabled
[11/05 18:41:05    467s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[11/05 18:41:05    467s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:41:05    467s] End AAE Lib Interpolated Model. (MEM=1317.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:05    467s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:47.9/0:23:16.5 (0.3), mem = 1317.0M
[11/05 18:41:05    467s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.17
[11/05 18:41:05    467s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/05 18:41:05    467s] ### Creating PhyDesignMc. totSessionCpu=0:07:48 mem=1317.0M
[11/05 18:41:05    467s] OPERPROF: Starting DPlace-Init at level 1, MEM:1317.0M
[11/05 18:41:05    467s] z: 2, totalTracks: 1
[11/05 18:41:05    467s] z: 4, totalTracks: 1
[11/05 18:41:05    467s] z: 6, totalTracks: 1
[11/05 18:41:05    467s] z: 8, totalTracks: 1
[11/05 18:41:05    467s] #spOpts: N=45 mergeVia=F 
[11/05 18:41:05    467s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1317.0M
[11/05 18:41:05    467s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:1317.0M
[11/05 18:41:05    467s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1317.0MB).
[11/05 18:41:05    467s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1317.0M
[11/05 18:41:05    467s] TotalInstCnt at PhyDesignMc Initialization: 984
[11/05 18:41:05    467s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:48 mem=1317.0M
[11/05 18:41:05    467s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:05    467s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:05    468s] ### Creating RouteCongInterface, started
[11/05 18:41:05    468s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:05    468s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:05    468s] ### Creating LA Mngr. totSessionCpu=0:07:48 mem=1474.8M
[11/05 18:41:05    468s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:41:05    468s] ### Creating LA Mngr, finished. totSessionCpu=0:07:49 mem=1490.8M
[11/05 18:41:05    468s] ### Creating RouteCongInterface, finished
[11/05 18:41:05    468s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/05 18:41:05    468s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:05    468s] 
[11/05 18:41:05    468s] Creating Lib Analyzer ...
[11/05 18:41:05    468s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:05    468s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:41:05    468s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:41:05    468s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:41:05    468s] 
[11/05 18:41:05    468s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:41:06    469s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:49 mem=1490.8M
[11/05 18:41:06    469s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:49 mem=1490.8M
[11/05 18:41:06    469s] Creating Lib Analyzer, finished. 
[11/05 18:41:08    471s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[11/05 18:41:08    471s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1509.9M
[11/05 18:41:08    471s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1509.9M
[11/05 18:41:08    471s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:41:08    471s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/05 18:41:08    471s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:41:08    471s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/05 18:41:08    471s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:41:08    471s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:41:09    471s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  56.68|          |         |
[11/05 18:41:09    471s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/05 18:41:09    471s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  56.68| 0:00:00.0|  1509.9M|
[11/05 18:41:09    471s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/05 18:41:09    471s] Bottom Preferred Layer:
[11/05 18:41:09    471s] +---------------+------------+----------+
[11/05 18:41:09    471s] |     Layer     |    CLK     |   Rule   |
[11/05 18:41:09    471s] +---------------+------------+----------+
[11/05 18:41:09    471s] | metal3 (z=3)  |          1 | default  |
[11/05 18:41:09    471s] +---------------+------------+----------+
[11/05 18:41:09    471s] Via Pillar Rule:
[11/05 18:41:09    471s]     None
[11/05 18:41:09    471s] 
[11/05 18:41:09    471s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1509.9M) ***
[11/05 18:41:09    471s] 
[11/05 18:41:09    471s] Begin: glitch net info
[11/05 18:41:09    471s] glitch slack range: number of glitch nets
[11/05 18:41:09    471s] glitch slack < -0.32 : 0
[11/05 18:41:09    471s] -0.32 < glitch slack < -0.28 : 0
[11/05 18:41:09    471s] -0.28 < glitch slack < -0.24 : 0
[11/05 18:41:09    471s] -0.24 < glitch slack < -0.2 : 0
[11/05 18:41:09    471s] -0.2 < glitch slack < -0.16 : 0
[11/05 18:41:09    471s] -0.16 < glitch slack < -0.12 : 0
[11/05 18:41:09    471s] -0.12 < glitch slack < -0.08 : 0
[11/05 18:41:09    471s] -0.08 < glitch slack < -0.04 : 0
[11/05 18:41:09    471s] -0.04 < glitch slack : 0
[11/05 18:41:09    471s] End: glitch net info
[11/05 18:41:09    471s] Total-nets :: 1127, Stn-nets :: 0, ratio :: 0 %
[11/05 18:41:09    471s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1490.8M
[11/05 18:41:09    471s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1490.8M
[11/05 18:41:09    471s] TotalInstCnt at PhyDesignMc Destruction: 984
[11/05 18:41:09    471s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.17
[11/05 18:41:09    471s] *** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:07:51.9/0:23:20.5 (0.3), mem = 1490.8M
[11/05 18:41:09    471s] 
[11/05 18:41:09    471s] =============================================================================================
[11/05 18:41:09    471s]  Step TAT Report for DrvOpt #8
[11/05 18:41:09    471s] =============================================================================================
[11/05 18:41:09    471s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:41:09    471s] ---------------------------------------------------------------------------------------------
[11/05 18:41:09    471s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[11/05 18:41:09    471s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:41:09    471s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  25.9 % )     0:00:01.0 /  0:00:01.0    1.0
[11/05 18:41:09    471s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:09    471s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:41:09    471s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/05 18:41:09    471s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/05 18:41:09    471s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:41:09    471s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:41:09    471s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:09    471s] [ MISC                   ]          0:00:02.5  (  61.3 % )     0:00:02.5 /  0:00:02.5    1.0
[11/05 18:41:09    471s] ---------------------------------------------------------------------------------------------
[11/05 18:41:09    471s]  DrvOpt #8 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[11/05 18:41:09    471s] ---------------------------------------------------------------------------------------------
[11/05 18:41:09    471s] 
[11/05 18:41:09    471s] drv optimizer changes nothing and skips refinePlace
[11/05 18:41:09    471s] End: GigaOpt DRV Optimization
[11/05 18:41:09    471s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1179.9M, totSessionCpu=0:07:52 **
[11/05 18:41:09    471s] *info:
[11/05 18:41:09    471s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1411.83M).
[11/05 18:41:09    471s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1411.8M
[11/05 18:41:09    471s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1411.8M
[11/05 18:41:09    471s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1411.8M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1179.9M, totSessionCpu=0:07:52 **
[11/05 18:41:09    472s]   DRV Snapshot: (REF)
[11/05 18:41:09    472s]          Tran DRV: 0 (0)
[11/05 18:41:09    472s]           Cap DRV: 0 (0)
[11/05 18:41:09    472s]        Fanout DRV: 0 (0)
[11/05 18:41:09    472s]            Glitch: 0 (0)
[11/05 18:41:09    472s] *** Timing Is met
[11/05 18:41:09    472s] *** Check timing (0:00:00.0)
[11/05 18:41:09    472s] *** Setup timing is met (target slack 0ns)
[11/05 18:41:09    472s]   Timing Snapshot: (REF)
[11/05 18:41:09    472s]      Weighted WNS: 0.000
[11/05 18:41:09    472s]       All  PG WNS: 0.000
[11/05 18:41:09    472s]       High PG WNS: 0.000
[11/05 18:41:09    472s]       All  PG TNS: 0.000
[11/05 18:41:09    472s]       High PG TNS: 0.000
[11/05 18:41:09    472s]    Category Slack: { [L, 0.522] [H, 0.522] }
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Running postRoute recovery in preEcoRoute mode
[11/05 18:41:09    472s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1179.9M, totSessionCpu=0:07:52 **
[11/05 18:41:09    472s]   DRV Snapshot: (TGT)
[11/05 18:41:09    472s]          Tran DRV: 0 (0)
[11/05 18:41:09    472s]           Cap DRV: 0 (0)
[11/05 18:41:09    472s]        Fanout DRV: 0 (0)
[11/05 18:41:09    472s]            Glitch: 0 (0)
[11/05 18:41:09    472s] Checking DRV degradation...
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Recovery Manager:
[11/05 18:41:09    472s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/05 18:41:09    472s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/05 18:41:09    472s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/05 18:41:09    472s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/05 18:41:09    472s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1402.30M, totSessionCpu=0:07:52).
[11/05 18:41:09    472s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1180.0M, totSessionCpu=0:07:52 **
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s]   DRV Snapshot: (REF)
[11/05 18:41:09    472s]          Tran DRV: 0 (0)
[11/05 18:41:09    472s]           Cap DRV: 0 (0)
[11/05 18:41:09    472s]        Fanout DRV: 0 (0)
[11/05 18:41:09    472s]            Glitch: 0 (0)
[11/05 18:41:09    472s] Skipping post route harden opt
[11/05 18:41:09    472s] ### Creating LA Mngr. totSessionCpu=0:07:52 mem=1402.3M
[11/05 18:41:09    472s] ### Creating LA Mngr, finished. totSessionCpu=0:07:52 mem=1402.3M
[11/05 18:41:09    472s] Default Rule : ""
[11/05 18:41:09    472s] Non Default Rules :
[11/05 18:41:09    472s] Worst Slack : 0.522 ns
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Start Layer Assignment ...
[11/05 18:41:09    472s] WNS(0.522ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Select 0 cadidates out of 1188.
[11/05 18:41:09    472s] No critical nets selected. Skipped !
[11/05 18:41:09    472s] GigaOpt: setting up router preferences
[11/05 18:41:09    472s] GigaOpt: 0 nets assigned router directives
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Start Assign Priority Nets ...
[11/05 18:41:09    472s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/05 18:41:09    472s] Existing Priority Nets 0 (0.0%)
[11/05 18:41:09    472s] Assigned Priority Nets 0 (0.0%)
[11/05 18:41:09    472s] ### Creating LA Mngr. totSessionCpu=0:07:52 mem=1402.3M
[11/05 18:41:09    472s] ### Creating LA Mngr, finished. totSessionCpu=0:07:52 mem=1402.3M
[11/05 18:41:09    472s] Default Rule : ""
[11/05 18:41:09    472s] Non Default Rules :
[11/05 18:41:09    472s] Worst Slack : 0.522 ns
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Start Layer Assignment ...
[11/05 18:41:09    472s] WNS(0.522ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Select 0 cadidates out of 1188.
[11/05 18:41:09    472s] No critical nets selected. Skipped !
[11/05 18:41:09    472s] GigaOpt: setting up router preferences
[11/05 18:41:09    472s] GigaOpt: 0 nets assigned router directives
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Start Assign Priority Nets ...
[11/05 18:41:09    472s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/05 18:41:09    472s] Existing Priority Nets 0 (0.0%)
[11/05 18:41:09    472s] Assigned Priority Nets 0 (0.0%)
[11/05 18:41:09    472s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1488.2M
[11/05 18:41:09    472s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1488.2M
[11/05 18:41:09    472s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1102.2M, totSessionCpu=0:07:53 **
[11/05 18:41:09    472s] Running refinePlace -preserveRouting true -hardFence false
[11/05 18:41:09    472s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1337.2M
[11/05 18:41:09    472s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1337.2M
[11/05 18:41:09    472s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1337.2M
[11/05 18:41:09    472s] z: 2, totalTracks: 1
[11/05 18:41:09    472s] z: 4, totalTracks: 1
[11/05 18:41:09    472s] z: 6, totalTracks: 1
[11/05 18:41:09    472s] z: 8, totalTracks: 1
[11/05 18:41:09    472s] #spOpts: N=45 
[11/05 18:41:09    472s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1337.2M
[11/05 18:41:09    472s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1337.2M
[11/05 18:41:09    472s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1337.2MB).
[11/05 18:41:09    472s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.013, MEM:1337.2M
[11/05 18:41:09    472s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.013, MEM:1337.2M
[11/05 18:41:09    472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25464.11
[11/05 18:41:09    472s] OPERPROF:   Starting RefinePlace at level 2, MEM:1337.2M
[11/05 18:41:09    472s] *** Starting refinePlace (0:07:53 mem=1337.2M) ***
[11/05 18:41:09    472s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:41:09    472s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1337.2M
[11/05 18:41:09    472s] Starting refinePlace ...
[11/05 18:41:09    472s] One DDP V2 for no tweak run.
[11/05 18:41:09    472s] ** Cut row section cpu time 0:00:00.0.
[11/05 18:41:09    472s]    Spread Effort: high, post-route mode, useDDP on.
[11/05 18:41:09    472s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1337.2MB) @(0:07:53 - 0:07:53).
[11/05 18:41:09    472s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:41:09    472s] wireLenOptFixPriorityInst 59 inst fixed
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/05 18:41:09    472s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:41:09    472s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1337.2MB) @(0:07:53 - 0:07:53).
[11/05 18:41:09    472s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/05 18:41:09    472s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1337.2MB
[11/05 18:41:09    472s] Statistics of distance of Instance movement in refine placement:
[11/05 18:41:09    472s]   maximum (X+Y) =         0.00 um
[11/05 18:41:09    472s]   mean    (X+Y) =         0.00 um
[11/05 18:41:09    472s] Summary Report:
[11/05 18:41:09    472s] Instances move: 0 (out of 984 movable)
[11/05 18:41:09    472s] Instances flipped: 0
[11/05 18:41:09    472s] Mean displacement: 0.00 um
[11/05 18:41:09    472s] Max displacement: 0.00 um 
[11/05 18:41:09    472s] Total instances moved : 0
[11/05 18:41:09    472s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.070, REAL:0.071, MEM:1337.2M
[11/05 18:41:09    472s] Total net bbox length = 6.775e+03 (3.116e+03 3.659e+03) (ext = 6.557e+02)
[11/05 18:41:09    472s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1337.2MB
[11/05 18:41:09    472s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1337.2MB) @(0:07:53 - 0:07:53).
[11/05 18:41:09    472s] *** Finished refinePlace (0:07:53 mem=1337.2M) ***
[11/05 18:41:09    472s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25464.11
[11/05 18:41:09    472s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.080, MEM:1337.2M
[11/05 18:41:09    472s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1337.2M
[11/05 18:41:09    472s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:1337.2M
[11/05 18:41:09    472s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.101, MEM:1337.2M
[11/05 18:41:09    472s] -routeWithEco false                       # bool, default=false
[11/05 18:41:09    472s] -routeWithEco true                        # bool, default=false, user setting
[11/05 18:41:09    472s] -routeSelectedNetOnly false               # bool, default=false
[11/05 18:41:09    472s] -routeWithTimingDriven false              # bool, default=false, user setting
[11/05 18:41:09    472s] -routeWithSiDriven false                  # bool, default=false, user setting
[11/05 18:41:09    472s] Existing Dirty Nets : 0
[11/05 18:41:09    472s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/05 18:41:09    472s] Reset Dirty Nets : 0
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] globalDetailRoute
[11/05 18:41:09    472s] 
[11/05 18:41:09    472s] ### Time Record (globalDetailRoute) is installed.
[11/05 18:41:09    472s] #Start globalDetailRoute on Sun Nov  5 18:41:09 2023
[11/05 18:41:09    472s] #
[11/05 18:41:09    472s] ### Time Record (Pre Callback) is installed.
[11/05 18:41:09    472s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 1127 access done (mem: 1337.234M)
[11/05 18:41:09    472s] ### Time Record (Pre Callback) is uninstalled.
[11/05 18:41:09    472s] ### Time Record (DB Import) is installed.
[11/05 18:41:09    472s] ### Time Record (Timing Data Generation) is installed.
[11/05 18:41:09    472s] ### Time Record (Timing Data Generation) is uninstalled.
[11/05 18:41:09    472s] ### Net info: total nets: 1188
[11/05 18:41:09    472s] ### Net info: dirty nets: 0
[11/05 18:41:09    472s] ### Net info: marked as disconnected nets: 0
[11/05 18:41:09    472s] #num needed restored net=0
[11/05 18:41:09    472s] #need_extraction net=0 (total=1188)
[11/05 18:41:09    472s] ### Net info: fully routed nets: 1127
[11/05 18:41:09    472s] ### Net info: trivial (< 2 pins) nets: 61
[11/05 18:41:09    472s] ### Net info: unrouted nets: 0
[11/05 18:41:09    472s] ### Net info: re-extraction nets: 0
[11/05 18:41:09    472s] ### Net info: ignored nets: 0
[11/05 18:41:09    472s] ### Net info: skip routing nets: 0
[11/05 18:41:09    472s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/05 18:41:09    472s] ### import design signature (49): route=1563725856 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1064630871 dirty_area=0 del_dirty_area=0 cell=2023829630 placement=1506521328 pin_access=740941654 halo=0
[11/05 18:41:10    472s] ### Time Record (DB Import) is uninstalled.
[11/05 18:41:10    472s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[11/05 18:41:10    472s] #RTESIG:78da8dd2c16ec2300c06e09d790a2b70281205db0d4d7a45e2ba21b4ed8a024d115249a5
[11/05 18:41:10    472s] #       263df0f60bda691390fa687dfa635b99cebeb77b108c4ba2dc53810782f73d236ae49c79
[11/05 18:41:10    472s] #       ad561c5b947f6dc4643afbd87d725941635a6f213b765dbb80fae6ccf57282da36666803
[11/05 18:41:10    472s] #       781bc2c59de7bfbc440d8204643ef4b1bb80c1dbfe9fd19afe463e3054680514a7c47b41
[11/05 18:41:10    472s] #       d6b49d098fa5244ec7495623901e91542a04e18371b5e9ebb8a875c3f5992410ae7336a1
[11/05 18:41:10    472s] #       24847e78f9a69294363a6d2ad669538cb8545554e920892382e2f6e2e97779fb01dd8fcf
[11/05 18:41:10    472s] #       64
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #Skip comparing routing design signature in db-snapshot flow
[11/05 18:41:10    472s] ### Time Record (Data Preparation) is installed.
[11/05 18:41:10    472s] #RTESIG:78da8d90c14ec3300c8639f31456ba4327adcc76b326bd4eda15d0045ca740d369529b4a
[11/05 18:41:10    472s] #       4d7ad8db93c109b42df5f1d7a7cff69f2d3e767b108c4f4485a7120f04cf7b46d4c805f3
[11/05 18:41:10    472s] #       46ad394654bc6fc563b678797de3aa86d674de42fe390cdd0a9ab333fde90b1adb9aa90b
[11/05 18:41:10    472s] #       e06d0827775cfee2156a102420f7618ce90a266fc77f8cd6f4577985a1522ba078255e06
[11/05 18:41:10    472s] #       f2b61b4cb84e4ae2b44eb29a01e919a64a21081f8c6bccd8c447ad9bfa5b24817083b309
[11/05 18:41:10    472s] #       4a4218a7bb3b1556207e2ebbdf2c294969994e3335eb3453cea8b42eebb448e20c51ac49
[11/05 18:41:10    472s] #       dcfcfee11b19bfdc16
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:41:10    472s] ### Time Record (Global Routing) is installed.
[11/05 18:41:10    472s] ### Time Record (Global Routing) is uninstalled.
[11/05 18:41:10    472s] ### Time Record (Data Preparation) is installed.
[11/05 18:41:10    472s] #Start routing data preparation on Sun Nov  5 18:41:10 2023
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #Minimum voltage of a net in the design = 0.000.
[11/05 18:41:10    472s] #Maximum voltage of a net in the design = 1.100.
[11/05 18:41:10    472s] #Voltage range [0.000 - 1.100] has 1177 nets.
[11/05 18:41:10    472s] #Voltage range [0.000 - 0.000] has 10 nets.
[11/05 18:41:10    472s] #Voltage range [1.100 - 1.100] has 1 net.
[11/05 18:41:10    472s] ### Time Record (Cell Pin Access) is installed.
[11/05 18:41:10    472s] #Initial pin access analysis.
[11/05 18:41:10    472s] #Detail pin access analysis.
[11/05 18:41:10    472s] ### Time Record (Cell Pin Access) is uninstalled.
[11/05 18:41:10    472s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[11/05 18:41:10    472s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[11/05 18:41:10    472s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[11/05 18:41:10    472s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:41:10    472s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:41:10    472s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/05 18:41:10    472s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/05 18:41:10    472s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/05 18:41:10    472s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[11/05 18:41:10    472s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[11/05 18:41:10    472s] #Monitoring time of adding inner blkg by smac
[11/05 18:41:10    472s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.14 (MB), peak = 1244.32 (MB)
[11/05 18:41:10    472s] #Regenerating Ggrids automatically.
[11/05 18:41:10    472s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[11/05 18:41:10    472s] #Using automatically generated G-grids.
[11/05 18:41:10    472s] #Done routing data preparation.
[11/05 18:41:10    472s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.14 (MB), peak = 1244.32 (MB)
[11/05 18:41:10    472s] #Found 0 nets for post-route si or timing fixing.
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #Finished routing data preparation on Sun Nov  5 18:41:10 2023
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #Cpu time = 00:00:00
[11/05 18:41:10    472s] #Elapsed time = 00:00:00
[11/05 18:41:10    472s] #Increased memory = 3.86 (MB)
[11/05 18:41:10    472s] #Total memory = 1101.14 (MB)
[11/05 18:41:10    472s] #Peak memory = 1244.32 (MB)
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:41:10    472s] ### Time Record (Global Routing) is installed.
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #Start global routing on Sun Nov  5 18:41:10 2023
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #Start global routing initialization on Sun Nov  5 18:41:10 2023
[11/05 18:41:10    472s] #
[11/05 18:41:10    472s] #WARNING (NRGR-22) Design is already detail routed.
[11/05 18:41:10    472s] ### Time Record (Global Routing) is uninstalled.
[11/05 18:41:10    472s] ### Time Record (Data Preparation) is installed.
[11/05 18:41:10    472s] ### Time Record (Data Preparation) is uninstalled.
[11/05 18:41:10    472s] ### track-assign external-init starts on Sun Nov  5 18:41:10 2023 with memory = 1101.14 (MB), peak = 1244.32 (MB)
[11/05 18:41:10    472s] ### Time Record (Track Assignment) is installed.
[11/05 18:41:10    472s] ### Time Record (Track Assignment) is uninstalled.
[11/05 18:41:10    472s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:41:10    472s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/05 18:41:10    472s] #Cpu time = 00:00:00
[11/05 18:41:10    472s] #Elapsed time = 00:00:00
[11/05 18:41:10    472s] #Increased memory = 3.94 (MB)
[11/05 18:41:10    472s] #Total memory = 1101.14 (MB)
[11/05 18:41:10    472s] #Peak memory = 1244.32 (MB)
[11/05 18:41:10    472s] ### Time Record (Detail Routing) is installed.
[11/05 18:41:10    472s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #Start Detail Routing..
[11/05 18:41:10    473s] #start initial detail routing ...
[11/05 18:41:10    473s] ### Design has 0 dirty nets, has valid drcs
[11/05 18:41:10    473s] #   number of violations = 0
[11/05 18:41:10    473s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.26 (MB), peak = 1244.32 (MB)
[11/05 18:41:10    473s] #Complete Detail Routing.
[11/05 18:41:10    473s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:41:10    473s] #Total wire length = 8054 um.
[11/05 18:41:10    473s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal1 = 429 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal2 = 3711 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal3 = 3141 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal4 = 680 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal5 = 74 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal6 = 17 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal7 = 3 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:41:10    473s] #Total number of vias = 5846
[11/05 18:41:10    473s] #Up-Via Summary (total 5846):
[11/05 18:41:10    473s] #           
[11/05 18:41:10    473s] #-----------------------
[11/05 18:41:10    473s] # metal1           3560
[11/05 18:41:10    473s] # metal2           2037
[11/05 18:41:10    473s] # metal3            230
[11/05 18:41:10    473s] # metal4             11
[11/05 18:41:10    473s] # metal5              5
[11/05 18:41:10    473s] # metal6              3
[11/05 18:41:10    473s] #-----------------------
[11/05 18:41:10    473s] #                  5846 
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #Total number of DRC violations = 0
[11/05 18:41:10    473s] ### Time Record (Detail Routing) is uninstalled.
[11/05 18:41:10    473s] #Cpu time = 00:00:00
[11/05 18:41:10    473s] #Elapsed time = 00:00:00
[11/05 18:41:10    473s] #Increased memory = 0.00 (MB)
[11/05 18:41:10    473s] #Total memory = 1101.14 (MB)
[11/05 18:41:10    473s] #Peak memory = 1244.32 (MB)
[11/05 18:41:10    473s] ### Time Record (Post Route Wire Spreading) is installed.
[11/05 18:41:10    473s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #Start Post Route wire spreading..
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #Start data preparation for wire spreading...
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #Data preparation is done on Sun Nov  5 18:41:10 2023
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] ### track-assign engine-init starts on Sun Nov  5 18:41:10 2023 with memory = 1103.26 (MB), peak = 1244.32 (MB)
[11/05 18:41:10    473s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #Start Post Route Wire Spread.
[11/05 18:41:10    473s] #Done with 49 horizontal wires in 2 hboxes and 24 vertical wires in 2 hboxes.
[11/05 18:41:10    473s] #Complete Post Route Wire Spread.
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:41:10    473s] #Total wire length = 8072 um.
[11/05 18:41:10    473s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal1 = 429 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal2 = 3718 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal3 = 3150 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal4 = 681 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal5 = 74 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal6 = 17 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal7 = 3 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:41:10    473s] #Total number of vias = 5846
[11/05 18:41:10    473s] #Up-Via Summary (total 5846):
[11/05 18:41:10    473s] #           
[11/05 18:41:10    473s] #-----------------------
[11/05 18:41:10    473s] # metal1           3560
[11/05 18:41:10    473s] # metal2           2037
[11/05 18:41:10    473s] # metal3            230
[11/05 18:41:10    473s] # metal4             11
[11/05 18:41:10    473s] # metal5              5
[11/05 18:41:10    473s] # metal6              3
[11/05 18:41:10    473s] #-----------------------
[11/05 18:41:10    473s] #                  5846 
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #   number of violations = 0
[11/05 18:41:10    473s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1102.93 (MB), peak = 1244.32 (MB)
[11/05 18:41:10    473s] #CELL_VIEW IIR,init has no DRC violation.
[11/05 18:41:10    473s] #Total number of DRC violations = 0
[11/05 18:41:10    473s] #Post Route wire spread is done.
[11/05 18:41:10    473s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/05 18:41:10    473s] #Total number of nets with non-default rule or having extra spacing = 1
[11/05 18:41:10    473s] #Total wire length = 8072 um.
[11/05 18:41:10    473s] #Total half perimeter of net bounding box = 7957 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal1 = 429 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal2 = 3718 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal3 = 3150 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal4 = 681 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal5 = 74 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal6 = 17 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal7 = 3 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal8 = 0 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal9 = 0 um.
[11/05 18:41:10    473s] #Total wire length on LAYER metal10 = 0 um.
[11/05 18:41:10    473s] #Total number of vias = 5846
[11/05 18:41:10    473s] #Up-Via Summary (total 5846):
[11/05 18:41:10    473s] #           
[11/05 18:41:10    473s] #-----------------------
[11/05 18:41:10    473s] # metal1           3560
[11/05 18:41:10    473s] # metal2           2037
[11/05 18:41:10    473s] # metal3            230
[11/05 18:41:10    473s] # metal4             11
[11/05 18:41:10    473s] # metal5              5
[11/05 18:41:10    473s] # metal6              3
[11/05 18:41:10    473s] #-----------------------
[11/05 18:41:10    473s] #                  5846 
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #detailRoute Statistics:
[11/05 18:41:10    473s] #Cpu time = 00:00:01
[11/05 18:41:10    473s] #Elapsed time = 00:00:01
[11/05 18:41:10    473s] #Increased memory = -0.33 (MB)
[11/05 18:41:10    473s] #Total memory = 1100.81 (MB)
[11/05 18:41:10    473s] #Peak memory = 1244.32 (MB)
[11/05 18:41:10    473s] #Skip updating routing design signature in db-snapshot flow
[11/05 18:41:10    473s] ### global_detail_route design signature (62): route=2140962231 flt_obj=0 vio=1905142130 shield_wire=1
[11/05 18:41:10    473s] ### Time Record (DB Export) is installed.
[11/05 18:41:10    473s] ### export design design signature (63): route=2140962231 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=816657954 dirty_area=0 del_dirty_area=0 cell=2023829630 placement=1506521328 pin_access=740941654 halo=1295390141
[11/05 18:41:10    473s] ### Time Record (DB Export) is uninstalled.
[11/05 18:41:10    473s] ### Time Record (Post Callback) is installed.
[11/05 18:41:10    473s] ### Time Record (Post Callback) is uninstalled.
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] #globalDetailRoute statistics:
[11/05 18:41:10    473s] #Cpu time = 00:00:01
[11/05 18:41:10    473s] #Elapsed time = 00:00:01
[11/05 18:41:10    473s] #Increased memory = -2.09 (MB)
[11/05 18:41:10    473s] #Total memory = 1100.31 (MB)
[11/05 18:41:10    473s] #Peak memory = 1244.32 (MB)
[11/05 18:41:10    473s] #Number of warnings = 1
[11/05 18:41:10    473s] #Total number of warnings = 8
[11/05 18:41:10    473s] #Number of fails = 0
[11/05 18:41:10    473s] #Total number of fails = 0
[11/05 18:41:10    473s] #Complete globalDetailRoute on Sun Nov  5 18:41:10 2023
[11/05 18:41:10    473s] #
[11/05 18:41:10    473s] ### import design signature (64): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=740941654 halo=0
[11/05 18:41:10    473s] ### Time Record (globalDetailRoute) is uninstalled.
[11/05 18:41:10    473s] ### 
[11/05 18:41:10    473s] ###   Scalability Statistics
[11/05 18:41:10    473s] ### 
[11/05 18:41:10    473s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:41:10    473s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/05 18:41:10    473s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:41:10    473s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[11/05 18:41:10    473s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[11/05 18:41:10    473s] ### --------------------------------+----------------+----------------+----------------+
[11/05 18:41:10    473s] ### 
[11/05 18:41:10    473s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1100.3M, totSessionCpu=0:07:54 **
[11/05 18:41:10    473s] 
[11/05 18:41:10    473s] =============================================================================================
[11/05 18:41:10    473s]  Step TAT Report for EcoRoute #1
[11/05 18:41:10    473s] =============================================================================================
[11/05 18:41:10    473s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:41:10    473s] ---------------------------------------------------------------------------------------------
[11/05 18:41:10    473s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:10    473s] [ DetailRoute            ]      1   0:00:00.3  (  27.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/05 18:41:10    473s] [ MISC                   ]          0:00:00.7  (  72.8 % )     0:00:00.7 /  0:00:00.7    1.0
[11/05 18:41:10    473s] ---------------------------------------------------------------------------------------------
[11/05 18:41:10    473s]  EcoRoute #1 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/05 18:41:10    473s] ---------------------------------------------------------------------------------------------
[11/05 18:41:10    473s] 
[11/05 18:41:10    473s] -routeWithEco false                       # bool, default=false
[11/05 18:41:10    473s] -routeSelectedNetOnly false               # bool, default=false
[11/05 18:41:10    473s] -routeWithTimingDriven false              # bool, default=false, user setting
[11/05 18:41:10    473s] -routeWithSiDriven false                  # bool, default=false, user setting
[11/05 18:41:10    473s] New Signature Flow (restoreNanoRouteOptions) ....
[11/05 18:41:10    473s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[11/05 18:41:10    473s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'postRoute' at effort level 'low' .
[11/05 18:41:10    473s] PostRoute (effortLevel low) RC Extraction called for design IIR.
[11/05 18:41:10    473s] RC Extraction called in multi-corner(1) mode.
[11/05 18:41:10    473s] Process corner(s) are loaded.
[11/05 18:41:10    473s]  Corner: my_rc
[11/05 18:41:10    473s] extractDetailRC Option : -outfile /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d -maxResLength 200  -extended
[11/05 18:41:10    473s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/05 18:41:10    473s]       RC Corner Indexes            0   
[11/05 18:41:10    473s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:41:10    473s] Coupling Cap. Scaling Factor : 1.00000 
[11/05 18:41:10    473s] Resistance Scaling Factor    : 1.00000 
[11/05 18:41:10    473s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:41:10    473s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:41:10    473s] Shrink Factor                : 1.00000
[11/05 18:41:10    473s] LayerId::1 widthSet size::4
[11/05 18:41:10    473s] LayerId::2 widthSet size::4
[11/05 18:41:10    473s] LayerId::3 widthSet size::4
[11/05 18:41:10    473s] LayerId::4 widthSet size::4
[11/05 18:41:10    473s] LayerId::5 widthSet size::4
[11/05 18:41:10    473s] LayerId::6 widthSet size::4
[11/05 18:41:10    473s] LayerId::7 widthSet size::4
[11/05 18:41:10    473s] LayerId::8 widthSet size::4
[11/05 18:41:10    473s] LayerId::9 widthSet size::4
[11/05 18:41:10    473s] LayerId::10 widthSet size::3
[11/05 18:41:10    473s] Initializing multi-corner capacitance tables ... 
[11/05 18:41:11    473s] Initializing multi-corner resistance tables ...
[11/05 18:41:11    473s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:41:11    473s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1339.2M)
[11/05 18:41:11    474s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for storing RC.
[11/05 18:41:11    474s] Extracted 10.0142% (CPU Time= 0:00:00.4  MEM= 1377.6M)
[11/05 18:41:11    474s] Extracted 20.0165% (CPU Time= 0:00:00.4  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 30.0189% (CPU Time= 0:00:00.4  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 40.0213% (CPU Time= 0:00:00.4  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 50.0236% (CPU Time= 0:00:00.4  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 60.0142% (CPU Time= 0:00:00.5  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 70.0165% (CPU Time= 0:00:00.5  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 80.0189% (CPU Time= 0:00:00.5  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 90.0213% (CPU Time= 0:00:00.5  MEM= 1401.6M)
[11/05 18:41:11    474s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1401.6M)
[11/05 18:41:11    474s] Number of Extracted Resistors     : 14314
[11/05 18:41:11    474s] Number of Extracted Ground Cap.   : 15431
[11/05 18:41:11    474s] Number of Extracted Coupling Cap. : 30858
[11/05 18:41:11    474s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1370.324M)
[11/05 18:41:11    474s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[11/05 18:41:11    474s]  Corner: my_rc
[11/05 18:41:11    474s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1370.3M)
[11/05 18:41:11    474s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb_Filter.rcdb.d' for storing RC.
[11/05 18:41:11    474s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 1127 access done (mem: 1370.324M)
[11/05 18:41:12    474s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1370.324M)
[11/05 18:41:12    474s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1370.324M)
[11/05 18:41:12    474s] processing rcdb (/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d) for hinst (top) of cell (IIR);
[11/05 18:41:12    475s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 0 access done (mem: 1370.324M)
[11/05 18:41:12    475s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1370.324M)
[11/05 18:41:12    475s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 1370.324M)
[11/05 18:41:12    475s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1059.4M, totSessionCpu=0:07:55 **
[11/05 18:41:12    475s] Starting delay calculation for Setup views
[11/05 18:41:12    475s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:41:13    475s] #################################################################################
[11/05 18:41:13    475s] # Design Stage: PostRoute
[11/05 18:41:13    475s] # Design Name: IIR
[11/05 18:41:13    475s] # Design Mode: 45nm
[11/05 18:41:13    475s] # Analysis Mode: MMMC OCV 
[11/05 18:41:13    475s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:41:13    475s] # Signoff Settings: SI On 
[11/05 18:41:13    475s] #################################################################################
[11/05 18:41:13    475s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:41:13    475s] Setting infinite Tws ...
[11/05 18:41:13    475s] First Iteration Infinite Tw... 
[11/05 18:41:13    475s] Calculate early delays in OCV mode...
[11/05 18:41:13    475s] Calculate late delays in OCV mode...
[11/05 18:41:13    475s] Topological Sorting (REAL = 0:00:00.0, MEM = 1318.1M, InitMEM = 1318.1M)
[11/05 18:41:13    475s] Start delay calculation (fullDC) (1 T). (MEM=1318.12)
[11/05 18:41:13    475s] LayerId::1 widthSet size::4
[11/05 18:41:13    475s] LayerId::2 widthSet size::4
[11/05 18:41:13    475s] LayerId::3 widthSet size::4
[11/05 18:41:13    475s] LayerId::4 widthSet size::4
[11/05 18:41:13    475s] LayerId::5 widthSet size::4
[11/05 18:41:13    475s] LayerId::6 widthSet size::4
[11/05 18:41:13    475s] LayerId::7 widthSet size::4
[11/05 18:41:13    475s] LayerId::8 widthSet size::4
[11/05 18:41:13    475s] LayerId::9 widthSet size::4
[11/05 18:41:13    475s] LayerId::10 widthSet size::3
[11/05 18:41:13    475s] Initializing multi-corner capacitance tables ... 
[11/05 18:41:13    475s] Initializing multi-corner resistance tables ...
[11/05 18:41:13    475s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:41:13    475s] End AAE Lib Interpolated Model. (MEM=1329.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:13    475s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1329.730M)
[11/05 18:41:13    475s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1329.7M)
[11/05 18:41:14    477s] Total number of fetched objects 1182
[11/05 18:41:14    477s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:41:14    477s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:14    477s] End delay calculation. (MEM=1345.41 CPU=0:00:01.2 REAL=0:00:01.0)
[11/05 18:41:14    477s] End delay calculation (fullDC). (MEM=1345.41 CPU=0:00:01.7 REAL=0:00:01.0)
[11/05 18:41:14    477s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 1345.4M) ***
[11/05 18:41:14    477s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1345.4M)
[11/05 18:41:14    477s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:41:14    477s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1345.4M)
[11/05 18:41:14    477s] Starting SI iteration 2
[11/05 18:41:15    477s] Calculate early delays in OCV mode...
[11/05 18:41:15    477s] Calculate late delays in OCV mode...
[11/05 18:41:15    477s] Start delay calculation (fullDC) (1 T). (MEM=1310.53)
[11/05 18:41:15    477s] End AAE Lib Interpolated Model. (MEM=1310.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:15    477s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:41:15    477s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:41:15    477s] Total number of fetched objects 1182
[11/05 18:41:15    477s] AAE_INFO-618: Total number of nets in the design is 1188,  0.1 percent of the nets selected for SI analysis
[11/05 18:41:15    477s] End delay calculation. (MEM=1351.68 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:15    477s] End delay calculation (fullDC). (MEM=1351.68 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:15    477s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1351.7M) ***
[11/05 18:41:15    477s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:07:58 mem=1351.7M)
[11/05 18:41:15    477s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1351.7M
[11/05 18:41:15    477s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1351.7M
[11/05 18:41:15    477s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1105.2M, totSessionCpu=0:07:58 **
[11/05 18:41:15    477s] Executing marking Critical Nets1
[11/05 18:41:15    477s] Footprint XOR2_X1 has at least 2 pins...
[11/05 18:41:15    477s] Footprint XNOR2_X1 has at least 3 pins...
[11/05 18:41:15    477s] Footprint TLAT_X1 has at least 4 pins...
[11/05 18:41:15    477s] Footprint SDFF_X1 has at least 5 pins...
[11/05 18:41:15    477s] *** Number of Vt Cells Partition = 1
[11/05 18:41:15    477s] Running postRoute recovery in postEcoRoute mode
[11/05 18:41:15    477s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1105.2M, totSessionCpu=0:07:58 **
[11/05 18:41:15    477s]   Timing/DRV Snapshot: (TGT)
[11/05 18:41:15    477s]      Weighted WNS: 0.000
[11/05 18:41:15    477s]       All  PG WNS: 0.000
[11/05 18:41:15    477s]       High PG WNS: 0.000
[11/05 18:41:15    477s]       All  PG TNS: 0.000
[11/05 18:41:15    477s]       High PG TNS: 0.000
[11/05 18:41:15    477s]          Tran DRV: 0 (0)
[11/05 18:41:15    477s]           Cap DRV: 0 (0)
[11/05 18:41:15    477s]        Fanout DRV: 0 (0)
[11/05 18:41:15    477s]            Glitch: 0 (0)
[11/05 18:41:15    477s]    Category Slack: { [L, 0.522] [H, 0.522] }
[11/05 18:41:15    477s] 
[11/05 18:41:15    477s] Checking setup slack degradation ...
[11/05 18:41:15    477s] 
[11/05 18:41:15    477s] Recovery Manager:
[11/05 18:41:15    477s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[11/05 18:41:15    477s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[11/05 18:41:15    477s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/05 18:41:15    477s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/05 18:41:15    477s] 
[11/05 18:41:15    477s] Checking DRV degradation...
[11/05 18:41:15    477s] 
[11/05 18:41:15    477s] Recovery Manager:
[11/05 18:41:15    477s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/05 18:41:15    477s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/05 18:41:15    477s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/05 18:41:15    477s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/05 18:41:15    477s] 
[11/05 18:41:15    477s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/05 18:41:15    477s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1326.94M, totSessionCpu=0:07:58).
[11/05 18:41:15    477s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1105.2M, totSessionCpu=0:07:58 **
[11/05 18:41:15    477s] 
[11/05 18:41:15    477s] Latch borrow mode reset to max_borrow
[11/05 18:41:15    477s] Reported timing to dir ./timingReports
[11/05 18:41:15    477s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1105.3M, totSessionCpu=0:07:58 **
[11/05 18:41:15    477s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1326.9M
[11/05 18:41:15    477s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1326.9M
[11/05 18:41:18    478s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:24, mem = 1105.3M, totSessionCpu=0:07:58 **
[11/05 18:41:18    478s]  ReSet Options after AAE Based Opt flow 
[11/05 18:41:18    478s] Opt: RC extraction mode changed to 'detail'
[11/05 18:41:18    478s] *** Finished optDesign ***
[11/05 18:41:18    478s] 
[11/05 18:41:18    478s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.3 real=0:00:24.2)
[11/05 18:41:18    478s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:18    478s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.3 real=0:00:04.5)
[11/05 18:41:18    478s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:04.1 real=0:00:04.2)
[11/05 18:41:18    478s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:18    478s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[11/05 18:41:18    478s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[11/05 18:41:18    478s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/05 18:41:18    478s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[11/05 18:41:18    478s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[11/05 18:41:18    478s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[11/05 18:41:18    478s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:18    478s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/05 18:41:18    478s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:18    478s] Info: pop threads available for lower-level modules during optimization.
[11/05 18:41:18    478s] Deleting Lib Analyzer.
[11/05 18:41:18    478s] Info: Destroy the CCOpt slew target map.
[11/05 18:41:18    478s] clean pInstBBox. size 0
[11/05 18:41:18    478s] All LLGs are deleted
[11/05 18:41:18    478s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1326.9M
[11/05 18:41:18    478s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1326.9M
[11/05 18:41:18    478s] 
[11/05 18:41:18    478s] =============================================================================================
[11/05 18:41:18    478s]  Final TAT Report for optDesign
[11/05 18:41:18    478s] =============================================================================================
[11/05 18:41:18    478s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:41:18    478s] ---------------------------------------------------------------------------------------------
[11/05 18:41:18    478s] [ DrvOpt                 ]      1   0:00:04.0  (  16.7 % )     0:00:04.0 /  0:00:04.0    1.0
[11/05 18:41:18    478s] [ ClockDrv               ]      1   0:00:02.4  (  10.0 % )     0:00:02.4 /  0:00:02.4    1.0
[11/05 18:41:18    478s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:18    478s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:41:18    478s] [ RefinePlace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:41:18    478s] [ LayerAssignment        ]      2   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/05 18:41:18    478s] [ EcoRoute               ]      1   0:00:00.9  (   3.9 % )     0:00:00.9 /  0:00:00.9    1.0
[11/05 18:41:18    478s] [ ExtractRC              ]      2   0:00:04.2  (  17.5 % )     0:00:04.2 /  0:00:03.0    0.7
[11/05 18:41:18    478s] [ TimingUpdate           ]     13   0:00:00.5  (   2.1 % )     0:00:05.7 /  0:00:05.7    1.0
[11/05 18:41:18    478s] [ FullDelayCalc          ]      3   0:00:05.2  (  21.6 % )     0:00:05.2 /  0:00:05.2    1.0
[11/05 18:41:18    478s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.6 % )     0:00:03.5 /  0:00:00.9    0.2
[11/05 18:41:18    478s] [ TimingReport           ]      5   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/05 18:41:18    478s] [ DrvReport              ]      5   0:00:02.9  (  12.2 % )     0:00:02.9 /  0:00:00.3    0.1
[11/05 18:41:18    478s] [ GenerateReports        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:41:18    478s] [ MISC                   ]          0:00:02.8  (  11.8 % )     0:00:02.8 /  0:00:02.8    1.0
[11/05 18:41:18    478s] ---------------------------------------------------------------------------------------------
[11/05 18:41:18    478s]  optDesign TOTAL                    0:00:24.1  ( 100.0 % )     0:00:24.1 /  0:00:20.2    0.8
[11/05 18:41:18    478s] ---------------------------------------------------------------------------------------------
[11/05 18:41:18    478s] 
[11/05 18:41:18    478s] Deleting Cell Server ...
[11/05 18:41:18    478s] <CMD> optDesign -postRoute -hold
[11/05 18:41:18    478s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1100.9M, totSessionCpu=0:07:59 **
[11/05 18:41:18    478s] **INFO: User settings:
[11/05 18:41:18    478s] setNanoRouteMode -drouteAntennaFactor                           1
[11/05 18:41:18    478s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/05 18:41:18    478s] setNanoRouteMode -drouteStartIteration                          0
[11/05 18:41:18    478s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/05 18:41:18    478s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[11/05 18:41:18    478s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/05 18:41:18    478s] setNanoRouteMode -routeWithSiDriven                             false
[11/05 18:41:18    478s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[11/05 18:41:18    478s] setNanoRouteMode -routeWithTimingDriven                         false
[11/05 18:41:18    478s] setNanoRouteMode -timingEngine                                  {}
[11/05 18:41:18    478s] setDesignMode -process                                          45
[11/05 18:41:18    478s] setExtractRCMode -coupled                                       true
[11/05 18:41:18    478s] setExtractRCMode -coupling_c_th                                 0.1
[11/05 18:41:18    478s] setExtractRCMode -engine                                        postRoute
[11/05 18:41:18    478s] setExtractRCMode -noCleanRCDB                                   true
[11/05 18:41:18    478s] setExtractRCMode -nrNetInMemory                                 100000
[11/05 18:41:18    478s] setExtractRCMode -relative_c_th                                 1
[11/05 18:41:18    478s] setExtractRCMode -total_c_th                                    0
[11/05 18:41:18    478s] setUsefulSkewMode -ecoRoute                                     false
[11/05 18:41:18    478s] setUsefulSkewMode -maxAllowedDelay                              1
[11/05 18:41:18    478s] setUsefulSkewMode -maxSkew                                      false
[11/05 18:41:18    478s] setUsefulSkewMode -noBoundary                                   false
[11/05 18:41:18    478s] setUsefulSkewMode -useCells                                     {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
[11/05 18:41:18    478s] setDelayCalMode -enable_high_fanout                             true
[11/05 18:41:18    478s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[11/05 18:41:18    478s] setDelayCalMode -engine                                         aae
[11/05 18:41:18    478s] setDelayCalMode -ignoreNetLoad                                  false
[11/05 18:41:18    478s] setDelayCalMode -SIAware                                        true
[11/05 18:41:18    478s] setOptMode -activeSetupViews                                    { MyAnView }
[11/05 18:41:18    478s] setOptMode -autoSetupViews                                      { MyAnView}
[11/05 18:41:18    478s] setOptMode -autoTDGRSetupViews                                  { MyAnView}
[11/05 18:41:18    478s] setOptMode -deleteInst                                          true
[11/05 18:41:18    478s] setOptMode -drcMargin                                           0
[11/05 18:41:18    478s] setOptMode -fixCap                                              true
[11/05 18:41:18    478s] setOptMode -fixDrc                                              true
[11/05 18:41:18    478s] setOptMode -fixFanoutLoad                                       false
[11/05 18:41:18    478s] setOptMode -fixTran                                             true
[11/05 18:41:18    478s] setOptMode -optimizeFF                                          true
[11/05 18:41:18    478s] setOptMode -preserveAllSequential                               false
[11/05 18:41:18    478s] setOptMode -setupTargetSlack                                    0
[11/05 18:41:18    478s] setSIMode -separate_delta_delay_on_data                         true
[11/05 18:41:18    478s] setSIMode -si_reselection                                       slack
[11/05 18:41:18    478s] setPlaceMode -place_design_floorplan_mode                       false
[11/05 18:41:18    478s] setPlaceMode -place_detail_check_route                          false
[11/05 18:41:18    478s] setPlaceMode -place_detail_preserve_routing                     true
[11/05 18:41:18    478s] setPlaceMode -place_detail_remove_affected_routing              false
[11/05 18:41:18    478s] setPlaceMode -place_detail_swap_eeq_cells                       false
[11/05 18:41:18    478s] setPlaceMode -place_global_clock_gate_aware                     true
[11/05 18:41:18    478s] setPlaceMode -place_global_cong_effort                          auto
[11/05 18:41:18    478s] setPlaceMode -place_global_ignore_scan                          true
[11/05 18:41:18    478s] setPlaceMode -place_global_ignore_spare                         false
[11/05 18:41:18    478s] setPlaceMode -place_global_module_aware_spare                   false
[11/05 18:41:18    478s] setPlaceMode -place_global_place_io_pins                        true
[11/05 18:41:18    478s] setPlaceMode -place_global_reorder_scan                         true
[11/05 18:41:18    478s] setPlaceMode -powerDriven                                       false
[11/05 18:41:18    478s] setPlaceMode -timingDriven                                      true
[11/05 18:41:18    478s] setAnalysisMode -analysisType                                   onChipVariation
[11/05 18:41:18    478s] setAnalysisMode -checkType                                      setup
[11/05 18:41:18    478s] setAnalysisMode -clkSrcPath                                     true
[11/05 18:41:18    478s] setAnalysisMode -clockPropagation                               sdcControl
[11/05 18:41:18    478s] setAnalysisMode -usefulSkew                                     true
[11/05 18:41:18    478s] setAnalysisMode -virtualIPO                                     false
[11/05 18:41:18    478s] 
[11/05 18:41:18    478s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/05 18:41:18    478s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/05 18:41:18    478s] GigaOpt running with 1 threads.
[11/05 18:41:18    478s] Info: 1 threads available for lower-level modules during optimization.
[11/05 18:41:18    478s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:41:18    478s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:41:18    478s] Summary for sequential cells identification: 
[11/05 18:41:18    478s]   Identified SBFF number: 16
[11/05 18:41:18    478s]   Identified MBFF number: 0
[11/05 18:41:18    478s]   Identified SB Latch number: 0
[11/05 18:41:18    478s]   Identified MB Latch number: 0
[11/05 18:41:18    478s]   Not identified SBFF number: 0
[11/05 18:41:18    478s]   Not identified MBFF number: 0
[11/05 18:41:18    478s]   Not identified SB Latch number: 0
[11/05 18:41:18    478s]   Not identified MB Latch number: 0
[11/05 18:41:18    478s]   Number of sequential cells which are not FFs: 13
[11/05 18:41:18    478s]  Visiting view : MyAnView
[11/05 18:41:18    478s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:18    478s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:18    478s]  Visiting view : MyAnView
[11/05 18:41:18    478s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:18    478s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:18    478s]  Setting StdDelay to 10.10
[11/05 18:41:18    478s] Creating Cell Server, finished. 
[11/05 18:41:18    478s] 
[11/05 18:41:18    478s] Need call spDPlaceInit before registerPrioInstLoc.
[11/05 18:41:18    478s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:18    478s] OPERPROF: Starting DPlace-Init at level 1, MEM:1322.9M
[11/05 18:41:18    478s] z: 2, totalTracks: 1
[11/05 18:41:18    478s] z: 4, totalTracks: 1
[11/05 18:41:18    478s] z: 6, totalTracks: 1
[11/05 18:41:18    478s] z: 8, totalTracks: 1
[11/05 18:41:18    478s] #spOpts: N=45 mergeVia=F 
[11/05 18:41:18    478s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1322.9M
[11/05 18:41:18    478s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1322.9M
[11/05 18:41:18    478s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:41:18    478s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1322.9M
[11/05 18:41:18    478s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:1339.7M
[11/05 18:41:18    478s] Fast DP-INIT is on for default
[11/05 18:41:18    478s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:41:18    478s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1339.7M
[11/05 18:41:18    478s] OPERPROF:     Starting CMU at level 3, MEM:1339.7M
[11/05 18:41:18    478s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1339.7M
[11/05 18:41:18    478s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1339.7M
[11/05 18:41:18    478s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1339.7MB).
[11/05 18:41:18    478s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.028, MEM:1339.7M
[11/05 18:41:18    478s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1339.7M
[11/05 18:41:18    478s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1339.7M
[11/05 18:41:18    478s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:18    478s] 
[11/05 18:41:18    478s] Creating Lib Analyzer ...
[11/05 18:41:18    478s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:18    478s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:41:18    478s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:41:18    478s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:41:18    478s] 
[11/05 18:41:18    478s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:41:19    479s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:59 mem=1343.7M
[11/05 18:41:19    479s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:59 mem=1343.7M
[11/05 18:41:19    479s] Creating Lib Analyzer, finished. 
[11/05 18:41:19    479s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1107.3M, totSessionCpu=0:07:59 **
[11/05 18:41:19    479s] Existing Dirty Nets : 0
[11/05 18:41:19    479s] New Signature Flow (optDesignCheckOptions) ....
[11/05 18:41:19    479s] #Taking db snapshot
[11/05 18:41:19    479s] #Taking db snapshot ... done
[11/05 18:41:19    479s] OPERPROF: Starting checkPlace at level 1, MEM:1343.7M
[11/05 18:41:19    479s] z: 2, totalTracks: 1
[11/05 18:41:19    479s] z: 4, totalTracks: 1
[11/05 18:41:19    479s] z: 6, totalTracks: 1
[11/05 18:41:19    479s] z: 8, totalTracks: 1
[11/05 18:41:19    479s] #spOpts: N=45 
[11/05 18:41:19    479s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1343.7M
[11/05 18:41:19    479s] Begin checking placement ... (start mem=1343.7M, init mem=1343.7M)
[11/05 18:41:19    479s] 
[11/05 18:41:19    479s] Running CheckPlace using 1 thread in normal mode...
[11/05 18:41:19    479s] 
[11/05 18:41:19    479s] ...checkPlace normal is done!
[11/05 18:41:19    479s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:1343.7M
[11/05 18:41:19    479s] *info: Placed = 984           
[11/05 18:41:19    479s] *info: Unplaced = 0           
[11/05 18:41:19    479s] Placement Density:56.68%(1705/3008)
[11/05 18:41:19    479s] Placement Density (including fixed std cells):56.68%(1705/3008)
[11/05 18:41:19    479s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1343.7M
[11/05 18:41:19    479s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1343.7M)
[11/05 18:41:19    479s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.040, MEM:1343.7M
[11/05 18:41:19    479s]  Initial DC engine is -> aae
[11/05 18:41:19    479s]  
[11/05 18:41:19    479s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/05 18:41:19    479s]  
[11/05 18:41:19    479s]  
[11/05 18:41:19    479s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/05 18:41:19    479s]  
[11/05 18:41:19    479s] Reset EOS DB
[11/05 18:41:19    479s] Ignoring AAE DB Resetting ...
[11/05 18:41:19    479s]  Set Options for AAE Based Opt flow 
[11/05 18:41:19    479s] *** optDesign -postRoute ***
[11/05 18:41:19    479s] DRC Margin: user margin 0.0; extra margin 0
[11/05 18:41:19    479s] Setup Target Slack: user slack 0
[11/05 18:41:19    479s] Hold Target Slack: user slack 0
[11/05 18:41:19    479s] All LLGs are deleted
[11/05 18:41:19    479s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.012, MEM:1343.7M
[11/05 18:41:19    479s] Fast DP-INIT is on for default
[11/05 18:41:19    479s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1343.7M
[11/05 18:41:19    479s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1343.7M
[11/05 18:41:19    479s] Deleting Cell Server ...
[11/05 18:41:19    479s] Deleting Lib Analyzer.
[11/05 18:41:19    479s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:41:19    479s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:41:19    479s] Summary for sequential cells identification: 
[11/05 18:41:19    479s]   Identified SBFF number: 16
[11/05 18:41:19    479s]   Identified MBFF number: 0
[11/05 18:41:19    479s]   Identified SB Latch number: 0
[11/05 18:41:19    479s]   Identified MB Latch number: 0
[11/05 18:41:19    479s]   Not identified SBFF number: 0
[11/05 18:41:19    479s]   Not identified MBFF number: 0
[11/05 18:41:19    479s]   Not identified SB Latch number: 0
[11/05 18:41:19    479s]   Not identified MB Latch number: 0
[11/05 18:41:19    479s]   Number of sequential cells which are not FFs: 13
[11/05 18:41:19    479s]  Visiting view : MyAnView
[11/05 18:41:19    479s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:19    479s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:19    479s]  Visiting view : MyAnView
[11/05 18:41:19    479s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:19    479s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:19    479s]  Setting StdDelay to 10.10
[11/05 18:41:19    479s] Creating Cell Server, finished. 
[11/05 18:41:19    479s] 
[11/05 18:41:19    479s] Deleting Cell Server ...
[11/05 18:41:19    479s] ** INFO : this run is activating 'postRoute' automaton
[11/05 18:41:19    479s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 1127 access done (mem: 1343.707M)
[11/05 18:41:19    479s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[11/05 18:41:19    479s] Extraction called for design 'IIR' of instances=984 and nets=1188 using extraction engine 'postRoute' at effort level 'low' .
[11/05 18:41:19    479s] PostRoute (effortLevel low) RC Extraction called for design IIR.
[11/05 18:41:19    479s] RC Extraction called in multi-corner(1) mode.
[11/05 18:41:19    479s] Process corner(s) are loaded.
[11/05 18:41:19    479s]  Corner: my_rc
[11/05 18:41:19    479s] extractDetailRC Option : -outfile /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d -maxResLength 200  -extended
[11/05 18:41:19    479s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/05 18:41:19    479s]       RC Corner Indexes            0   
[11/05 18:41:19    479s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:41:19    479s] Coupling Cap. Scaling Factor : 1.00000 
[11/05 18:41:19    479s] Resistance Scaling Factor    : 1.00000 
[11/05 18:41:19    479s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:41:19    479s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:41:19    479s] Shrink Factor                : 1.00000
[11/05 18:41:19    479s] LayerId::1 widthSet size::4
[11/05 18:41:19    479s] LayerId::2 widthSet size::4
[11/05 18:41:19    479s] LayerId::3 widthSet size::4
[11/05 18:41:19    479s] LayerId::4 widthSet size::4
[11/05 18:41:19    479s] LayerId::5 widthSet size::4
[11/05 18:41:19    479s] LayerId::6 widthSet size::4
[11/05 18:41:19    479s] LayerId::7 widthSet size::4
[11/05 18:41:19    479s] LayerId::8 widthSet size::4
[11/05 18:41:19    479s] LayerId::9 widthSet size::4
[11/05 18:41:19    479s] LayerId::10 widthSet size::3
[11/05 18:41:19    479s] Initializing multi-corner capacitance tables ... 
[11/05 18:41:19    479s] Initializing multi-corner resistance tables ...
[11/05 18:41:19    479s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:41:19    479s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1334.7M)
[11/05 18:41:19    479s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for storing RC.
[11/05 18:41:20    479s] Extracted 10.0142% (CPU Time= 0:00:00.4  MEM= 1373.1M)
[11/05 18:41:20    479s] Extracted 20.0165% (CPU Time= 0:00:00.4  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 30.0189% (CPU Time= 0:00:00.4  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 40.0213% (CPU Time= 0:00:00.4  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 50.0236% (CPU Time= 0:00:00.5  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 60.0142% (CPU Time= 0:00:00.5  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 70.0165% (CPU Time= 0:00:00.5  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 80.0189% (CPU Time= 0:00:00.5  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 90.0213% (CPU Time= 0:00:00.5  MEM= 1397.1M)
[11/05 18:41:20    479s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1397.1M)
[11/05 18:41:20    479s] Number of Extracted Resistors     : 14314
[11/05 18:41:20    479s] Number of Extracted Ground Cap.   : 15431
[11/05 18:41:20    479s] Number of Extracted Coupling Cap. : 30858
[11/05 18:41:20    479s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1365.043M)
[11/05 18:41:20    479s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[11/05 18:41:20    479s]  Corner: my_rc
[11/05 18:41:20    479s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1365.0M)
[11/05 18:41:20    479s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb_Filter.rcdb.d' for storing RC.
[11/05 18:41:20    480s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 1127 access done (mem: 1365.043M)
[11/05 18:41:20    480s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1365.043M)
[11/05 18:41:20    480s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1365.043M)
[11/05 18:41:20    480s] processing rcdb (/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d) for hinst (top) of cell (IIR);
[11/05 18:41:21    480s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 0 access done (mem: 1365.043M)
[11/05 18:41:21    480s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1365.043M)
[11/05 18:41:21    480s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 1365.043M)
[11/05 18:41:21    480s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1347.3M
[11/05 18:41:21    480s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:1347.3M
[11/05 18:41:21    480s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1347.3M
[11/05 18:41:21    480s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1347.3M
[11/05 18:41:21    480s] GigaOpt Hold Optimizer is used
[11/05 18:41:21    480s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d' for reading (mem: 1347.316M)
[11/05 18:41:21    480s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1347.3M)
[11/05 18:41:21    480s] LayerId::1 widthSet size::4
[11/05 18:41:21    480s] LayerId::2 widthSet size::4
[11/05 18:41:21    480s] LayerId::3 widthSet size::4
[11/05 18:41:21    480s] LayerId::4 widthSet size::4
[11/05 18:41:21    480s] LayerId::5 widthSet size::4
[11/05 18:41:21    480s] LayerId::6 widthSet size::4
[11/05 18:41:21    480s] LayerId::7 widthSet size::4
[11/05 18:41:21    480s] LayerId::8 widthSet size::4
[11/05 18:41:21    480s] LayerId::9 widthSet size::4
[11/05 18:41:21    480s] LayerId::10 widthSet size::3
[11/05 18:41:21    480s] Initializing multi-corner capacitance tables ... 
[11/05 18:41:22    481s] Initializing multi-corner resistance tables ...
[11/05 18:41:22    481s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:41:22    481s] End AAE Lib Interpolated Model. (MEM=1347.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:22    481s] 
[11/05 18:41:22    481s] Creating Lib Analyzer ...
[11/05 18:41:22    481s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:41:22    481s] Summary for sequential cells identification: 
[11/05 18:41:22    481s]   Identified SBFF number: 16
[11/05 18:41:22    481s]   Identified MBFF number: 0
[11/05 18:41:22    481s]   Identified SB Latch number: 0
[11/05 18:41:22    481s]   Identified MB Latch number: 0
[11/05 18:41:22    481s]   Not identified SBFF number: 0
[11/05 18:41:22    481s]   Not identified MBFF number: 0
[11/05 18:41:22    481s]   Not identified SB Latch number: 0
[11/05 18:41:22    481s]   Not identified MB Latch number: 0
[11/05 18:41:22    481s]   Number of sequential cells which are not FFs: 13
[11/05 18:41:22    481s]  Visiting view : MyAnView
[11/05 18:41:22    481s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:22    481s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:22    481s]  Visiting view : MyAnView
[11/05 18:41:22    481s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:22    481s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:22    481s]  Setting StdDelay to 10.10
[11/05 18:41:22    481s] Creating Cell Server, finished. 
[11/05 18:41:22    481s] 
[11/05 18:41:22    481s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:22    481s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:41:22    481s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:41:22    481s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:41:22    481s] 
[11/05 18:41:22    481s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:41:22    481s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:02 mem=1347.3M
[11/05 18:41:22    481s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:02 mem=1347.3M
[11/05 18:41:22    481s] Creating Lib Analyzer, finished. 
[11/05 18:41:22    481s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:08:02 mem=1347.3M ***
[11/05 18:41:22    481s] Effort level <high> specified for reg2reg path_group
[11/05 18:41:23    482s] Starting delay calculation for Hold views
[11/05 18:41:23    482s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:41:23    482s] #################################################################################
[11/05 18:41:23    482s] # Design Stage: PostRoute
[11/05 18:41:23    482s] # Design Name: IIR
[11/05 18:41:23    482s] # Design Mode: 45nm
[11/05 18:41:23    482s] # Analysis Mode: MMMC OCV 
[11/05 18:41:23    482s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:41:23    482s] # Signoff Settings: SI On 
[11/05 18:41:23    482s] #################################################################################
[11/05 18:41:23    482s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:41:23    482s] Setting infinite Tws ...
[11/05 18:41:23    482s] First Iteration Infinite Tw... 
[11/05 18:41:23    482s] Calculate late delays in OCV mode...
[11/05 18:41:23    482s] Calculate early delays in OCV mode...
[11/05 18:41:23    482s] Topological Sorting (REAL = 0:00:00.0, MEM = 1345.3M, InitMEM = 1345.3M)
[11/05 18:41:23    482s] Start delay calculation (fullDC) (1 T). (MEM=1345.31)
[11/05 18:41:23    482s] End AAE Lib Interpolated Model. (MEM=1356.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:24    483s] Total number of fetched objects 1182
[11/05 18:41:24    483s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:41:24    483s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:24    483s] End delay calculation. (MEM=1363.07 CPU=0:00:01.2 REAL=0:00:01.0)
[11/05 18:41:24    483s] End delay calculation (fullDC). (MEM=1363.07 CPU=0:00:01.3 REAL=0:00:01.0)
[11/05 18:41:24    483s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1363.1M) ***
[11/05 18:41:24    483s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1363.1M)
[11/05 18:41:24    483s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:41:24    483s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1363.1M)
[11/05 18:41:24    483s] 
[11/05 18:41:24    483s] Executing IPO callback for view pruning ..
[11/05 18:41:24    483s] Starting SI iteration 2
[11/05 18:41:24    483s] Calculate late delays in OCV mode...
[11/05 18:41:24    483s] Calculate early delays in OCV mode...
[11/05 18:41:24    483s] Start delay calculation (fullDC) (1 T). (MEM=1309.18)
[11/05 18:41:24    483s] End AAE Lib Interpolated Model. (MEM=1309.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:24    484s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:41:24    484s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:41:24    484s] Total number of fetched objects 1182
[11/05 18:41:24    484s] AAE_INFO-618: Total number of nets in the design is 1188,  0.1 percent of the nets selected for SI analysis
[11/05 18:41:24    484s] End delay calculation. (MEM=1350.33 CPU=0:00:00.0 REAL=0:00:00.0)
[11/05 18:41:24    484s] End delay calculation (fullDC). (MEM=1350.33 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:24    484s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1350.3M) ***
[11/05 18:41:25    484s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:08:04 mem=1350.3M)
[11/05 18:41:25    484s] 
[11/05 18:41:25    484s] Active hold views:
[11/05 18:41:25    484s]  MyAnView
[11/05 18:41:25    484s]   Dominating endpoints: 0
[11/05 18:41:25    484s]   Dominating TNS: -0.000
[11/05 18:41:25    484s] 
[11/05 18:41:25    484s] Done building cte hold timing graph (fixHold) cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:08:04 mem=1365.6M ***
[11/05 18:41:25    484s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:08:04 mem=1365.6M ***
[11/05 18:41:25    484s] Starting delay calculation for Setup views
[11/05 18:41:25    484s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:41:25    484s] #################################################################################
[11/05 18:41:25    484s] # Design Stage: PostRoute
[11/05 18:41:25    484s] # Design Name: IIR
[11/05 18:41:25    484s] # Design Mode: 45nm
[11/05 18:41:25    484s] # Analysis Mode: MMMC OCV 
[11/05 18:41:25    484s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:41:25    484s] # Signoff Settings: SI On 
[11/05 18:41:25    484s] #################################################################################
[11/05 18:41:25    484s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:41:25    484s] Setting infinite Tws ...
[11/05 18:41:25    484s] First Iteration Infinite Tw... 
[11/05 18:41:25    484s] Calculate early delays in OCV mode...
[11/05 18:41:25    484s] Calculate late delays in OCV mode...
[11/05 18:41:25    484s] Topological Sorting (REAL = 0:00:00.0, MEM = 1345.9M, InitMEM = 1345.9M)
[11/05 18:41:25    484s] Start delay calculation (fullDC) (1 T). (MEM=1345.87)
[11/05 18:41:25    484s] End AAE Lib Interpolated Model. (MEM=1357.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:26    485s] Total number of fetched objects 1182
[11/05 18:41:26    485s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:41:26    485s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:26    485s] End delay calculation. (MEM=1342.21 CPU=0:00:01.1 REAL=0:00:01.0)
[11/05 18:41:26    485s] End delay calculation (fullDC). (MEM=1342.21 CPU=0:00:01.3 REAL=0:00:01.0)
[11/05 18:41:26    485s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1342.2M) ***
[11/05 18:41:26    486s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1342.2M)
[11/05 18:41:26    486s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:41:26    486s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1342.2M)
[11/05 18:41:26    486s] 
[11/05 18:41:26    486s] Executing IPO callback for view pruning ..
[11/05 18:41:26    486s] Starting SI iteration 2
[11/05 18:41:27    486s] Calculate early delays in OCV mode...
[11/05 18:41:27    486s] Calculate late delays in OCV mode...
[11/05 18:41:27    486s] Start delay calculation (fullDC) (1 T). (MEM=1310.33)
[11/05 18:41:27    486s] End AAE Lib Interpolated Model. (MEM=1310.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:27    486s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:41:27    486s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:41:27    486s] Total number of fetched objects 1182
[11/05 18:41:27    486s] AAE_INFO-618: Total number of nets in the design is 1188,  0.1 percent of the nets selected for SI analysis
[11/05 18:41:27    486s] End delay calculation. (MEM=1352.49 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:27    486s] End delay calculation (fullDC). (MEM=1352.49 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:27    486s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1352.5M) ***
[11/05 18:41:27    486s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:08:06 mem=1352.5M)
[11/05 18:41:27    486s] Done building cte setup timing graph (fixHold) cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:08:06 mem=1352.5M ***
[11/05 18:41:27    486s] *info: category slack lower bound [L 0.0] default
[11/05 18:41:27    486s] *info: category slack lower bound [H 0.0] reg2reg 
[11/05 18:41:27    486s] --------------------------------------------------- 
[11/05 18:41:27    486s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/05 18:41:27    486s] --------------------------------------------------- 
[11/05 18:41:27    486s]          WNS    reg2regWNS
[11/05 18:41:27    486s]     0.522 ns      0.522 ns
[11/05 18:41:27    486s] --------------------------------------------------- 
[11/05 18:41:27    486s]   Timing/DRV Snapshot: (REF)
[11/05 18:41:27    486s]      Weighted WNS: 0.000
[11/05 18:41:27    486s]       All  PG WNS: 0.000
[11/05 18:41:27    486s]       High PG WNS: 0.000
[11/05 18:41:27    486s]       All  PG TNS: 0.000
[11/05 18:41:27    486s]       High PG TNS: 0.000
[11/05 18:41:27    486s]          Tran DRV: 0 (0)
[11/05 18:41:27    486s]           Cap DRV: 0 (0)
[11/05 18:41:27    486s]        Fanout DRV: 0 (0)
[11/05 18:41:27    486s]            Glitch: 0 (0)
[11/05 18:41:27    486s]    Category Slack: { [L, 0.522] [H, 0.522] }
[11/05 18:41:27    486s] 
[11/05 18:41:27    486s] Setting latch borrow mode to budget during optimization.
[11/05 18:41:27    486s] Deleting Cell Server ...
[11/05 18:41:27    486s] Deleting Lib Analyzer.
[11/05 18:41:27    486s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/05 18:41:27    486s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:41:27    486s] Summary for sequential cells identification: 
[11/05 18:41:27    486s]   Identified SBFF number: 16
[11/05 18:41:27    486s]   Identified MBFF number: 0
[11/05 18:41:27    486s]   Identified SB Latch number: 0
[11/05 18:41:27    486s]   Identified MB Latch number: 0
[11/05 18:41:27    486s]   Not identified SBFF number: 0
[11/05 18:41:27    486s]   Not identified MBFF number: 0
[11/05 18:41:27    486s]   Not identified SB Latch number: 0
[11/05 18:41:27    486s]   Not identified MB Latch number: 0
[11/05 18:41:27    486s]   Number of sequential cells which are not FFs: 13
[11/05 18:41:27    486s]  Visiting view : MyAnView
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:27    486s]  Visiting view : MyAnView
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:27    486s]  Setting StdDelay to 10.10
[11/05 18:41:27    486s] Creating Cell Server, finished. 
[11/05 18:41:27    486s] 
[11/05 18:41:27    486s] Deleting Cell Server ...
[11/05 18:41:27    486s] 
[11/05 18:41:27    486s] Creating Lib Analyzer ...
[11/05 18:41:27    486s] Creating Cell Server ...(0, 0, 0, 0)
[11/05 18:41:27    486s] Summary for sequential cells identification: 
[11/05 18:41:27    486s]   Identified SBFF number: 16
[11/05 18:41:27    486s]   Identified MBFF number: 0
[11/05 18:41:27    486s]   Identified SB Latch number: 0
[11/05 18:41:27    486s]   Identified MB Latch number: 0
[11/05 18:41:27    486s]   Not identified SBFF number: 0
[11/05 18:41:27    486s]   Not identified MBFF number: 0
[11/05 18:41:27    486s]   Not identified SB Latch number: 0
[11/05 18:41:27    486s]   Not identified MB Latch number: 0
[11/05 18:41:27    486s]   Number of sequential cells which are not FFs: 13
[11/05 18:41:27    486s]  Visiting view : MyAnView
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:27    486s]  Visiting view : MyAnView
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:27    486s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:27    486s]  Setting StdDelay to 10.10
[11/05 18:41:27    486s] Creating Cell Server, finished. 
[11/05 18:41:27    486s] 
[11/05 18:41:27    486s] **Info: Trial Route has Max Route Layer 15/10.
[11/05 18:41:27    486s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/05 18:41:27    486s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/05 18:41:27    486s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/05 18:41:27    486s] 
[11/05 18:41:27    486s] {RT my_rc 0 10 10 {4 1} {7 0} {9 0} 3}
[11/05 18:41:28    487s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:07 mem=1383.8M
[11/05 18:41:28    487s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:07 mem=1383.8M
[11/05 18:41:28    487s] Creating Lib Analyzer, finished. 
[11/05 18:41:28    487s] 
[11/05 18:41:28    487s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[11/05 18:41:28    487s] *Info: worst delay setup view: MyAnView
[11/05 18:41:28    487s] Footprint list for hold buffering (delay unit: ps)
[11/05 18:41:28    487s] =================================================================
[11/05 18:41:28    487s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/05 18:41:28    487s] ------------------------------------------------------------------
[11/05 18:41:28    487s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[11/05 18:41:28    487s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[11/05 18:41:28    487s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[11/05 18:41:28    487s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[11/05 18:41:28    487s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[11/05 18:41:28    487s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[11/05 18:41:28    487s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[11/05 18:41:28    487s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[11/05 18:41:28    487s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[11/05 18:41:28    487s] =================================================================
[11/05 18:41:28    487s] Hold Timer stdDelay = 10.1ps
[11/05 18:41:28    487s]  Visiting view : MyAnView
[11/05 18:41:28    487s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[11/05 18:41:28    487s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[11/05 18:41:28    487s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1383.8M
[11/05 18:41:28    487s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1383.8M
[11/05 18:41:28    487s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.043  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   18    |   18    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1119.7M, totSessionCpu=0:08:07 **
[11/05 18:41:28    487s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:07.3/0:23:39.6 (0.3), mem = 1343.8M
[11/05 18:41:28    487s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25464.18
[11/05 18:41:28    487s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[11/05 18:41:28    487s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[11/05 18:41:28    487s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[11/05 18:41:28    487s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[11/05 18:41:28    487s] *info: Run optDesign holdfix with 1 thread.
[11/05 18:41:28    487s] Info: 1 clock net  excluded from IPO operation.
[11/05 18:41:28    487s] --------------------------------------------------- 
[11/05 18:41:28    487s]    Hold Timing Summary  - Initial 
[11/05 18:41:28    487s] --------------------------------------------------- 
[11/05 18:41:28    487s]  Target slack:       0.0000 ns
[11/05 18:41:28    487s]  View: MyAnView 
[11/05 18:41:28    487s]    WNS:       0.0426
[11/05 18:41:28    487s]    TNS:       0.0000
[11/05 18:41:28    487s]    VP :            0
[11/05 18:41:28    487s]    Worst hold path end point: VOUT_reg/D 
[11/05 18:41:28    487s] --------------------------------------------------- 
[11/05 18:41:28    487s] *** Hold timing is met. Hold fixing is not needed 
[11/05 18:41:28    487s] **INFO: total 0 insts, 0 nets marked don't touch
[11/05 18:41:28    487s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[11/05 18:41:28    487s] **INFO: total 0 insts, 0 nets unmarked don't touch

[11/05 18:41:28    487s] 
[11/05 18:41:28    487s] Capturing REF for hold ...
[11/05 18:41:28    487s]    Hold Timing Snapshot: (REF)
[11/05 18:41:28    487s]              All PG WNS: 0.000
[11/05 18:41:28    487s]              All PG TNS: 0.000
[11/05 18:41:28    487s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25464.18
[11/05 18:41:28    487s] *** HoldOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:08:07.6/0:23:40.0 (0.3), mem = 1507.8M
[11/05 18:41:28    487s] 
[11/05 18:41:28    487s] =============================================================================================
[11/05 18:41:28    487s]  Step TAT Report for HoldOpt #2
[11/05 18:41:28    487s] =============================================================================================
[11/05 18:41:28    487s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:41:28    487s] ---------------------------------------------------------------------------------------------
[11/05 18:41:28    487s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:41:28    487s] [ TimingUpdate           ]      4   0:00:00.3  (   4.2 % )     0:00:03.8 /  0:00:03.8    1.0
[11/05 18:41:28    487s] [ FullDelayCalc          ]      2   0:00:03.5  (  51.8 % )     0:00:03.5 /  0:00:03.5    1.0
[11/05 18:41:28    487s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/05 18:41:28    487s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.1
[11/05 18:41:28    487s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:41:28    487s] [ SlackTraversorInit     ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:41:28    487s] [ CellServerInit         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/05 18:41:28    487s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  16.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/05 18:41:28    487s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:28    487s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/05 18:41:28    487s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[11/05 18:41:28    487s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:28    487s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:28    487s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:41:28    487s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:28    487s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:28    487s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:28    487s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:41:28    487s] [ GenerateDrvReportData  ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/05 18:41:28    487s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[11/05 18:41:28    487s] [ MISC                   ]          0:00:01.1  (  17.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/05 18:41:28    487s] ---------------------------------------------------------------------------------------------
[11/05 18:41:28    487s]  HoldOpt #2 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[11/05 18:41:28    487s] ---------------------------------------------------------------------------------------------
[11/05 18:41:28    487s] 
[11/05 18:41:28    487s] Latch borrow mode reset to max_borrow
[11/05 18:41:28    487s] Reported timing to dir ./timingReports
[11/05 18:41:28    487s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1198.0M, totSessionCpu=0:08:08 **
[11/05 18:41:28    487s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1421.8M
[11/05 18:41:28    487s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1421.8M
[11/05 18:41:28    487s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_mVIlTk/timingGraph.tgz -dir /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_mVIlTk -prefix timingGraph'
[11/05 18:41:29    488s] Done saveTimingGraph
[11/05 18:41:29    488s] Starting delay calculation for Hold views
[11/05 18:41:29    488s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:41:29    488s] #################################################################################
[11/05 18:41:29    488s] # Design Stage: PostRoute
[11/05 18:41:29    488s] # Design Name: IIR
[11/05 18:41:29    488s] # Design Mode: 45nm
[11/05 18:41:29    488s] # Analysis Mode: MMMC OCV 
[11/05 18:41:29    488s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:41:29    488s] # Signoff Settings: SI On 
[11/05 18:41:29    488s] #################################################################################
[11/05 18:41:29    488s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:41:29    488s] Setting infinite Tws ...
[11/05 18:41:29    488s] First Iteration Infinite Tw... 
[11/05 18:41:29    488s] Calculate late delays in OCV mode...
[11/05 18:41:29    488s] Calculate early delays in OCV mode...
[11/05 18:41:29    488s] Topological Sorting (REAL = 0:00:00.0, MEM = 1432.6M, InitMEM = 1432.6M)
[11/05 18:41:29    488s] Start delay calculation (fullDC) (1 T). (MEM=1432.62)
[11/05 18:41:29    488s] End AAE Lib Interpolated Model. (MEM=1444.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:30    489s] Total number of fetched objects 1182
[11/05 18:41:30    489s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:41:30    489s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:30    489s] End delay calculation. (MEM=1432.04 CPU=0:00:01.1 REAL=0:00:01.0)
[11/05 18:41:30    489s] End delay calculation (fullDC). (MEM=1432.04 CPU=0:00:01.3 REAL=0:00:01.0)
[11/05 18:41:30    489s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1432.0M) ***
[11/05 18:41:30    489s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1432.0M)
[11/05 18:41:30    489s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:41:30    489s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1432.0M)
[11/05 18:41:30    489s] Starting SI iteration 2
[11/05 18:41:31    490s] Calculate late delays in OCV mode...
[11/05 18:41:31    490s] Calculate early delays in OCV mode...
[11/05 18:41:31    490s] Start delay calculation (fullDC) (1 T). (MEM=1392.16)
[11/05 18:41:31    490s] End AAE Lib Interpolated Model. (MEM=1392.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:41:31    490s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:41:31    490s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:41:31    490s] Total number of fetched objects 1182
[11/05 18:41:31    490s] AAE_INFO-618: Total number of nets in the design is 1188,  0.1 percent of the nets selected for SI analysis
[11/05 18:41:31    490s] End delay calculation. (MEM=1434.32 CPU=0:00:00.0 REAL=0:00:00.0)
[11/05 18:41:31    490s] End delay calculation (fullDC). (MEM=1434.32 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:41:31    490s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1434.3M) ***
[11/05 18:41:31    490s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:08:10 mem=1434.3M)
[11/05 18:41:31    490s] Running 'restoreTimingGraph -file /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_mVIlTk/timingGraph.tgz -dir /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/opt_timing_graph_mVIlTk -prefix timingGraph'
[11/05 18:41:32    491s] Done restoreTimingGraph
[11/05 18:41:35    492s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.043  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   18    |   18    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.684%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.4, REAL=0:00:07.0, MEM=1478.9M
[11/05 18:41:35    492s] **optDesign ... cpu = 0:00:14, real = 0:00:17, mem = 1263.9M, totSessionCpu=0:08:12 **
[11/05 18:41:35    492s]  ReSet Options after AAE Based Opt flow 
[11/05 18:41:35    492s] *** Finished optDesign ***
[11/05 18:41:35    492s] 
[11/05 18:41:35    492s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.6 real=0:00:17.1)
[11/05 18:41:35    492s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:35    492s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:01.7 real=0:00:02.3)
[11/05 18:41:35    492s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:35    492s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.8 real=0:00:06.8)
[11/05 18:41:35    492s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/05 18:41:35    492s] Info: pop threads available for lower-level modules during optimization.
[11/05 18:41:35    492s] Deleting Lib Analyzer.
[11/05 18:41:35    492s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1478.9M)
[11/05 18:41:35    492s] Info: Destroy the CCOpt slew target map.
[11/05 18:41:35    492s] clean pInstBBox. size 0
[11/05 18:41:36    492s] All LLGs are deleted
[11/05 18:41:36    492s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1478.9M
[11/05 18:41:36    492s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1478.9M
[11/05 18:41:36    492s] 
[11/05 18:41:36    492s] =============================================================================================
[11/05 18:41:36    492s]  Final TAT Report for optDesign
[11/05 18:41:36    492s] =============================================================================================
[11/05 18:41:36    492s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:41:36    492s] ---------------------------------------------------------------------------------------------
[11/05 18:41:36    492s] [ HoldOpt                ]      1   0:00:02.8  (  16.2 % )     0:00:06.7 /  0:00:06.7    1.0
[11/05 18:41:36    492s] [ ViewPruning            ]     10   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/05 18:41:36    492s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:41:36    492s] [ ExtractRC              ]      1   0:00:02.2  (  13.1 % )     0:00:02.2 /  0:00:01.6    0.7
[11/05 18:41:36    492s] [ TimingUpdate           ]      8   0:00:00.4  (   2.4 % )     0:00:05.6 /  0:00:05.6    1.0
[11/05 18:41:36    492s] [ FullDelayCalc          ]      3   0:00:05.2  (  30.5 % )     0:00:05.2 /  0:00:05.2    1.0
[11/05 18:41:36    492s] [ OptSummaryReport       ]      2   0:00:02.2  (  12.8 % )     0:00:07.2 /  0:00:04.4    0.6
[11/05 18:41:36    492s] [ TimingReport           ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/05 18:41:36    492s] [ DrvReport              ]      2   0:00:02.8  (  16.5 % )     0:00:02.8 /  0:00:00.1    0.1
[11/05 18:41:36    492s] [ GenerateReports        ]      2   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/05 18:41:36    492s] [ MISC                   ]          0:00:01.0  (   5.6 % )     0:00:01.0 /  0:00:00.9    1.0
[11/05 18:41:36    492s] ---------------------------------------------------------------------------------------------
[11/05 18:41:36    492s]  optDesign TOTAL                    0:00:17.2  ( 100.0 % )     0:00:17.2 /  0:00:13.7    0.8
[11/05 18:41:36    492s] ---------------------------------------------------------------------------------------------
[11/05 18:41:36    492s] 
[11/05 18:41:36    492s] Deleting Cell Server ...
[11/05 18:41:53    497s] <CMD> getFillerMode -quiet
[11/05 18:42:16    503s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[11/05 18:42:16    503s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/05 18:42:16    503s] Type 'man IMPSP-5217' for more detail.
[11/05 18:42:16    503s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1478.9M
[11/05 18:42:16    503s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1478.9M
[11/05 18:42:16    503s] z: 2, totalTracks: 1
[11/05 18:42:16    503s] z: 4, totalTracks: 1
[11/05 18:42:16    503s] z: 6, totalTracks: 1
[11/05 18:42:16    503s] z: 8, totalTracks: 1
[11/05 18:42:16    503s] #spOpts: N=45 
[11/05 18:42:16    503s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1478.9M
[11/05 18:42:16    503s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1478.9M
[11/05 18:42:16    503s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/05 18:42:16    503s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1478.9M
[11/05 18:42:16    503s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.080, REAL:0.039, MEM:1495.7M
[11/05 18:42:16    503s] SiteArray: non-trimmed site array dimensions = 39 x 290
[11/05 18:42:16    503s] SiteArray: use 81,920 bytes
[11/05 18:42:16    503s] SiteArray: current memory after site array memory allocation 1495.7M
[11/05 18:42:16    503s] SiteArray: FP blocked sites are writable
[11/05 18:42:16    503s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/05 18:42:16    503s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1495.7M
[11/05 18:42:16    504s] Process 14352 wires and vias for routing blockage and capacity analysis
[11/05 18:42:16    504s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.012, MEM:1495.7M
[11/05 18:42:16    504s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.110, REAL:0.076, MEM:1495.7M
[11/05 18:42:16    504s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.078, MEM:1495.7M
[11/05 18:42:16    504s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1495.7MB).
[11/05 18:42:16    504s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.089, MEM:1495.7M
[11/05 18:42:16    504s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1495.7M
[11/05 18:42:16    504s]   Signal wire search tree: 14314 elements. (cpu=0:00:00.0, mem=0.0M)
[11/05 18:42:16    504s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.008, MEM:1495.7M
[11/05 18:42:16    504s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1495.7M
[11/05 18:42:16    504s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1495.7M
[11/05 18:42:16    504s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1495.7M
[11/05 18:42:16    504s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1495.7M
[11/05 18:42:16    504s] AddFiller init all instances time CPU:0.000, REAL:0.000
[11/05 18:42:17    504s] AddFiller main function time CPU:0.337, REAL:0.341
[11/05 18:42:17    504s] Filler instance commit time CPU:0.116, REAL:0.115
[11/05 18:42:17    504s] *INFO: Adding fillers to top-module.
[11/05 18:42:17    504s] *INFO:   Added 47 filler insts (cell FILLCELL_X32 / prefix FILLER).
[11/05 18:42:17    504s] *INFO:   Added 35 filler insts (cell FILLCELL_X16 / prefix FILLER).
[11/05 18:42:17    504s] *INFO:   Added 53 filler insts (cell FILLCELL_X8 / prefix FILLER).
[11/05 18:42:17    504s] *INFO:   Added 199 filler insts (cell FILLCELL_X4 / prefix FILLER).
[11/05 18:42:17    504s] *INFO:   Added 1615 filler insts (cell FILLCELL_X1 / prefix FILLER).
[11/05 18:42:17    504s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[11/05 18:42:17    504s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.400, REAL:0.342, MEM:1495.7M
[11/05 18:42:17    504s] *INFO: Total 1949 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[11/05 18:42:17    504s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.400, REAL:0.343, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1495.7M
[11/05 18:42:17    504s] For 1949 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/05 18:42:17    504s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.002, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.400, REAL:0.346, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.400, REAL:0.346, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:1495.7M
[11/05 18:42:17    504s] All LLGs are deleted
[11/05 18:42:17    504s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1495.7M
[11/05 18:42:17    504s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.550, REAL:0.458, MEM:1495.7M
[11/05 18:42:50    514s] <CMD> saveDesign IIR
[11/05 18:42:50    514s] The in-memory database contained RC information but was not saved. To save 
[11/05 18:42:50    514s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/05 18:42:50    514s] so it should only be saved when it is really desired.
[11/05 18:42:50    514s] #% Begin save design ... (date=11/05 18:42:50, mem=1183.7M)
[11/05 18:42:50    514s] % Begin Save ccopt configuration ... (date=11/05 18:42:50, mem=1186.7M)
[11/05 18:42:50    514s] % End Save ccopt configuration ... (date=11/05 18:42:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1187.8M, current mem=1187.8M)
[11/05 18:42:50    514s] % Begin Save netlist data ... (date=11/05 18:42:50, mem=1187.8M)
[11/05 18:42:50    514s] Writing Binary DB to IIR.dat/IIR.v.bin in single-threaded mode...
[11/05 18:42:51    514s] % End Save netlist data ... (date=11/05 18:42:50, total cpu=0:00:00.0, real=0:00:01.0, peak res=1187.8M, current mem=1187.8M)
[11/05 18:42:51    514s] Saving symbol-table file ...
[11/05 18:42:51    514s] Saving congestion map file IIR.dat/IIR.route.congmap.gz ...
[11/05 18:42:51    514s] % Begin Save AAE data ... (date=11/05 18:42:51, mem=1188.1M)
[11/05 18:42:51    514s] Saving AAE Data ...
[11/05 18:42:51    514s] % End Save AAE data ... (date=11/05 18:42:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1188.2M, current mem=1188.2M)
[11/05 18:42:52    515s] Saving preference file IIR.dat/gui.pref.tcl ...
[11/05 18:42:52    515s] Saving mode setting ...
[11/05 18:42:52    515s] Saving global file ...
[11/05 18:42:52    515s] % Begin Save floorplan data ... (date=11/05 18:42:52, mem=1188.9M)
[11/05 18:42:52    515s] Saving floorplan file ...
[11/05 18:42:52    515s] % End Save floorplan data ... (date=11/05 18:42:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1188.9M, current mem=1188.9M)
[11/05 18:42:52    515s] Saving PG file IIR.dat/IIR.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Sun Nov  5 18:42:52 2023)
[11/05 18:42:53    515s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1425.2M) ***
[11/05 18:42:53    515s] Saving Drc markers ...
[11/05 18:42:53    515s] ... No Drc file written since there is no markers found.
[11/05 18:42:53    515s] % Begin Save placement data ... (date=11/05 18:42:53, mem=1189.0M)
[11/05 18:42:53    515s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/05 18:42:53    515s] Save Adaptive View Pruning View Names to Binary file
[11/05 18:42:53    515s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1428.2M) ***
[11/05 18:42:53    515s] % End Save placement data ... (date=11/05 18:42:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1189.0M, current mem=1189.0M)
[11/05 18:42:53    515s] % Begin Save routing data ... (date=11/05 18:42:53, mem=1189.0M)
[11/05 18:42:53    515s] Saving route file ...
[11/05 18:42:53    515s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1425.2M) ***
[11/05 18:42:53    515s] % End Save routing data ... (date=11/05 18:42:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1189.1M, current mem=1189.1M)
[11/05 18:42:53    515s] Saving property file IIR.dat/IIR.prop
[11/05 18:42:53    515s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1428.2M) ***
[11/05 18:42:54    515s] #Saving pin access data to file IIR.dat/IIR.apa ...
[11/05 18:42:54    515s] #
[11/05 18:42:54    515s] % Begin Save power constraints data ... (date=11/05 18:42:54, mem=1189.6M)
[11/05 18:42:54    515s] % End Save power constraints data ... (date=11/05 18:42:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1189.6M, current mem=1189.6M)
[11/05 18:43:06    527s] Generated self-contained design IIR.dat
[11/05 18:43:06    527s] #% End save design ... (date=11/05 18:43:06, total cpu=0:00:13.1, real=0:00:16.0, peak res=1196.5M, current mem=1196.5M)
[11/05 18:43:06    527s] *** Message Summary: 0 warning(s), 0 error(s)
[11/05 18:43:06    527s] 
[11/05 18:44:31    552s] <CMD> reset_parasitics
[11/05 18:44:31    552s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_PahMkV.rcdb.d': 1127 access done (mem: 1478.934M)
[11/05 18:44:31    552s] Performing RC Extraction ...
[11/05 18:44:31    552s] <CMD> extractRC
[11/05 18:44:31    552s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[11/05 18:44:31    552s] Extraction called for design 'IIR' of instances=2933 and nets=1188 using extraction engine 'postRoute' at effort level 'low' .
[11/05 18:44:31    552s] PostRoute (effortLevel low) RC Extraction called for design IIR.
[11/05 18:44:31    552s] RC Extraction called in multi-corner(1) mode.
[11/05 18:44:31    552s] Process corner(s) are loaded.
[11/05 18:44:31    552s]  Corner: my_rc
[11/05 18:44:31    552s] extractDetailRC Option : -outfile /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d -maxResLength 200  -extended
[11/05 18:44:31    552s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/05 18:44:31    552s]       RC Corner Indexes            0   
[11/05 18:44:31    552s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:44:31    552s] Coupling Cap. Scaling Factor : 1.00000 
[11/05 18:44:31    552s] Resistance Scaling Factor    : 1.00000 
[11/05 18:44:31    552s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:44:31    552s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:44:31    552s] Shrink Factor                : 1.00000
[11/05 18:44:31    552s] LayerId::1 widthSet size::4
[11/05 18:44:31    552s] LayerId::2 widthSet size::4
[11/05 18:44:31    552s] LayerId::3 widthSet size::4
[11/05 18:44:31    552s] LayerId::4 widthSet size::4
[11/05 18:44:31    552s] LayerId::5 widthSet size::4
[11/05 18:44:31    552s] LayerId::6 widthSet size::4
[11/05 18:44:31    552s] LayerId::7 widthSet size::4
[11/05 18:44:31    552s] LayerId::8 widthSet size::4
[11/05 18:44:31    552s] LayerId::9 widthSet size::4
[11/05 18:44:31    552s] LayerId::10 widthSet size::3
[11/05 18:44:31    552s] Initializing multi-corner capacitance tables ... 
[11/05 18:44:31    552s] Initializing multi-corner resistance tables ...
[11/05 18:44:31    552s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:44:31    552s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1464.9M)
[11/05 18:44:31    552s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for storing RC.
[11/05 18:44:31    552s] Extracted 10.0142% (CPU Time= 0:00:00.4  MEM= 1504.6M)
[11/05 18:44:31    552s] Extracted 20.0165% (CPU Time= 0:00:00.4  MEM= 1528.6M)
[11/05 18:44:31    552s] Extracted 30.0189% (CPU Time= 0:00:00.4  MEM= 1528.6M)
[11/05 18:44:31    552s] Extracted 40.0213% (CPU Time= 0:00:00.4  MEM= 1528.6M)
[11/05 18:44:32    552s] Extracted 50.0236% (CPU Time= 0:00:00.5  MEM= 1528.6M)
[11/05 18:44:32    552s] Extracted 60.0142% (CPU Time= 0:00:00.5  MEM= 1528.6M)
[11/05 18:44:32    552s] Extracted 70.0165% (CPU Time= 0:00:00.5  MEM= 1528.6M)
[11/05 18:44:32    552s] Extracted 80.0189% (CPU Time= 0:00:00.5  MEM= 1528.6M)
[11/05 18:44:32    552s] Extracted 90.0213% (CPU Time= 0:00:00.5  MEM= 1528.6M)
[11/05 18:44:32    552s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1528.6M)
[11/05 18:44:32    552s] Number of Extracted Resistors     : 14314
[11/05 18:44:32    552s] Number of Extracted Ground Cap.   : 15431
[11/05 18:44:32    552s] Number of Extracted Coupling Cap. : 30858
[11/05 18:44:32    552s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1496.566M)
[11/05 18:44:32    552s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[11/05 18:44:32    552s]  Corner: my_rc
[11/05 18:44:32    553s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1496.6M)
[11/05 18:44:32    553s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb_Filter.rcdb.d' for storing RC.
[11/05 18:44:32    553s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d': 1127 access done (mem: 1496.566M)
[11/05 18:44:33    553s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1496.566M)
[11/05 18:44:33    553s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1496.566M)
[11/05 18:44:33    553s] processing rcdb (/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d) for hinst (top) of cell (IIR);
[11/05 18:44:34    553s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d': 0 access done (mem: 1496.566M)
[11/05 18:44:34    553s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1496.566M)
[11/05 18:44:34    553s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:03.0  MEM: 1496.566M)
[11/05 18:45:18    566s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/05 18:45:18    566s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix IIR_postRoute -outDir timingReports
[11/05 18:45:18    567s]  Reset EOS DB
[11/05 18:45:18    567s] Ignoring AAE DB Resetting ...
[11/05 18:45:18    567s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[11/05 18:45:18    567s] Extraction called for design 'IIR' of instances=2933 and nets=1188 using extraction engine 'postRoute' at effort level 'low' .
[11/05 18:45:18    567s] PostRoute (effortLevel low) RC Extraction called for design IIR.
[11/05 18:45:18    567s] RC Extraction called in multi-corner(1) mode.
[11/05 18:45:18    567s] Process corner(s) are loaded.
[11/05 18:45:18    567s]  Corner: my_rc
[11/05 18:45:18    567s] extractDetailRC Option : -outfile /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d -maxResLength 200  -extended
[11/05 18:45:18    567s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/05 18:45:18    567s]       RC Corner Indexes            0   
[11/05 18:45:18    567s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:45:18    567s] Coupling Cap. Scaling Factor : 1.00000 
[11/05 18:45:18    567s] Resistance Scaling Factor    : 1.00000 
[11/05 18:45:18    567s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:45:18    567s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:45:18    567s] Shrink Factor                : 1.00000
[11/05 18:45:18    567s] LayerId::1 widthSet size::4
[11/05 18:45:18    567s] LayerId::2 widthSet size::4
[11/05 18:45:18    567s] LayerId::3 widthSet size::4
[11/05 18:45:18    567s] LayerId::4 widthSet size::4
[11/05 18:45:18    567s] LayerId::5 widthSet size::4
[11/05 18:45:18    567s] LayerId::6 widthSet size::4
[11/05 18:45:18    567s] LayerId::7 widthSet size::4
[11/05 18:45:18    567s] LayerId::8 widthSet size::4
[11/05 18:45:18    567s] LayerId::9 widthSet size::4
[11/05 18:45:18    567s] LayerId::10 widthSet size::3
[11/05 18:45:18    567s] Initializing multi-corner capacitance tables ... 
[11/05 18:45:18    567s] Initializing multi-corner resistance tables ...
[11/05 18:45:18    567s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:45:18    567s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1436.8M)
[11/05 18:45:18    567s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for storing RC.
[11/05 18:45:18    567s] Extracted 10.0142% (CPU Time= 0:00:00.4  MEM= 1459.2M)
[11/05 18:45:18    567s] Extracted 20.0165% (CPU Time= 0:00:00.5  MEM= 1483.2M)
[11/05 18:45:18    567s] Extracted 30.0189% (CPU Time= 0:00:00.5  MEM= 1483.2M)
[11/05 18:45:18    567s] Extracted 40.0213% (CPU Time= 0:00:00.5  MEM= 1483.2M)
[11/05 18:45:18    567s] Extracted 50.0236% (CPU Time= 0:00:00.5  MEM= 1483.2M)
[11/05 18:45:18    567s] Extracted 60.0142% (CPU Time= 0:00:00.5  MEM= 1483.2M)
[11/05 18:45:18    567s] Extracted 70.0165% (CPU Time= 0:00:00.5  MEM= 1483.2M)
[11/05 18:45:18    567s] Extracted 80.0189% (CPU Time= 0:00:00.6  MEM= 1483.2M)
[11/05 18:45:18    567s] Extracted 90.0213% (CPU Time= 0:00:00.6  MEM= 1483.2M)
[11/05 18:45:19    567s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 1483.2M)
[11/05 18:45:19    567s] Number of Extracted Resistors     : 14314
[11/05 18:45:19    567s] Number of Extracted Ground Cap.   : 15431
[11/05 18:45:19    567s] Number of Extracted Coupling Cap. : 30858
[11/05 18:45:19    567s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1463.168M)
[11/05 18:45:19    567s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[11/05 18:45:19    567s]  Corner: my_rc
[11/05 18:45:19    567s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1463.2M)
[11/05 18:45:19    567s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb_Filter.rcdb.d' for storing RC.
[11/05 18:45:19    567s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d': 1127 access done (mem: 1467.168M)
[11/05 18:45:19    567s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1467.168M)
[11/05 18:45:19    567s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1467.168M)
[11/05 18:45:19    567s] processing rcdb (/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d) for hinst (top) of cell (IIR);
[11/05 18:45:20    568s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d': 0 access done (mem: 1467.168M)
[11/05 18:45:20    568s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1467.168M)
[11/05 18:45:20    568s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1467.168M)
[11/05 18:45:20    568s] Starting delay calculation for Setup views
[11/05 18:45:20    568s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:45:20    568s] #################################################################################
[11/05 18:45:20    568s] # Design Stage: PostRoute
[11/05 18:45:20    568s] # Design Name: IIR
[11/05 18:45:20    568s] # Design Mode: 45nm
[11/05 18:45:20    568s] # Analysis Mode: MMMC OCV 
[11/05 18:45:20    568s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:45:20    568s] # Signoff Settings: SI On 
[11/05 18:45:20    568s] #################################################################################
[11/05 18:45:20    569s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:45:20    569s] Setting infinite Tws ...
[11/05 18:45:20    569s] First Iteration Infinite Tw... 
[11/05 18:45:20    569s] Calculate early delays in OCV mode...
[11/05 18:45:20    569s] Calculate late delays in OCV mode...
[11/05 18:45:20    569s] Topological Sorting (REAL = 0:00:00.0, MEM = 1465.2M, InitMEM = 1465.2M)
[11/05 18:45:20    569s] Start delay calculation (fullDC) (1 T). (MEM=1465.17)
[11/05 18:45:20    569s] LayerId::1 widthSet size::4
[11/05 18:45:20    569s] LayerId::2 widthSet size::4
[11/05 18:45:20    569s] LayerId::3 widthSet size::4
[11/05 18:45:20    569s] LayerId::4 widthSet size::4
[11/05 18:45:20    569s] LayerId::5 widthSet size::4
[11/05 18:45:20    569s] LayerId::6 widthSet size::4
[11/05 18:45:20    569s] LayerId::7 widthSet size::4
[11/05 18:45:20    569s] LayerId::8 widthSet size::4
[11/05 18:45:20    569s] LayerId::9 widthSet size::4
[11/05 18:45:20    569s] LayerId::10 widthSet size::3
[11/05 18:45:21    569s] Initializing multi-corner capacitance tables ... 
[11/05 18:45:21    569s] Initializing multi-corner resistance tables ...
[11/05 18:45:21    569s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:45:21    569s] End AAE Lib Interpolated Model. (MEM=1476.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:45:21    569s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1476.777M)
[11/05 18:45:21    569s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1476.8M)
[11/05 18:45:22    570s] Total number of fetched objects 1182
[11/05 18:45:22    570s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:45:22    570s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:45:22    570s] End delay calculation. (MEM=1482.92 CPU=0:00:01.2 REAL=0:00:01.0)
[11/05 18:45:22    570s] End delay calculation (fullDC). (MEM=1482.92 CPU=0:00:01.7 REAL=0:00:02.0)
[11/05 18:45:22    570s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1482.9M) ***
[11/05 18:45:22    570s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1482.9M)
[11/05 18:45:22    570s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:45:22    570s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1482.9M)
[11/05 18:45:22    570s] Starting SI iteration 2
[11/05 18:45:22    571s] Calculate early delays in OCV mode...
[11/05 18:45:22    571s] Calculate late delays in OCV mode...
[11/05 18:45:22    571s] Start delay calculation (fullDC) (1 T). (MEM=1376.04)
[11/05 18:45:22    571s] End AAE Lib Interpolated Model. (MEM=1376.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:45:23    571s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:45:23    571s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:45:23    571s] Total number of fetched objects 1182
[11/05 18:45:23    571s] AAE_INFO-618: Total number of nets in the design is 1188,  0.1 percent of the nets selected for SI analysis
[11/05 18:45:23    571s] End delay calculation. (MEM=1417.18 CPU=0:00:00.1 REAL=0:00:01.0)
[11/05 18:45:23    571s] End delay calculation (fullDC). (MEM=1417.18 CPU=0:00:00.1 REAL=0:00:01.0)
[11/05 18:45:23    571s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1417.2M) ***
[11/05 18:45:23    571s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:09:31 mem=1417.2M)
[11/05 18:45:23    571s] Effort level <high> specified for reg2reg path_group
[11/05 18:45:23    571s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1378.2M
[11/05 18:45:23    571s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1378.2M
[11/05 18:45:23    571s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1378.2M
[11/05 18:45:23    571s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.013, MEM:1410.2M
[11/05 18:45:23    571s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1410.2M
[11/05 18:45:23    571s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1410.2M
[11/05 18:45:23    571s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1410.2M
[11/05 18:45:23    571s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.026, MEM:1410.2M
[11/05 18:45:23    571s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1410.2M
[11/05 18:45:23    571s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1410.2M
[11/05 18:45:26    571s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.522  |  0.522  |  2.273  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   125   |   18    |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/05 18:45:26    571s] Density: 56.684%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[11/05 18:45:26    571s] Total CPU time: 4.88 sec
[11/05 18:45:26    571s] Total Real time: 8.0 sec
[11/05 18:45:26    571s] Total Memory Usage: 1408.199219 Mbytes
[11/05 18:45:26    571s] Info: pop threads available for lower-level modules during optimization.
[11/05 18:45:26    571s] Reset AAE Options
[11/05 18:45:26    571s] 
[11/05 18:45:26    571s] =============================================================================================
[11/05 18:45:26    571s]  Final TAT Report for timeDesign
[11/05 18:45:26    571s] =============================================================================================
[11/05 18:45:26    571s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:45:26    571s] ---------------------------------------------------------------------------------------------
[11/05 18:45:26    571s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:45:26    571s] [ ExtractRC              ]      1   0:00:02.3  (  28.1 % )     0:00:02.3 /  0:00:01.7    0.8
[11/05 18:45:26    571s] [ TimingUpdate           ]      2   0:00:00.1  (   1.2 % )     0:00:02.5 /  0:00:02.5    1.0
[11/05 18:45:26    571s] [ FullDelayCalc          ]      1   0:00:02.4  (  29.5 % )     0:00:02.4 /  0:00:02.4    1.0
[11/05 18:45:26    571s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:03.3 /  0:00:00.5    0.2
[11/05 18:45:26    571s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:45:26    571s] [ DrvReport              ]      1   0:00:02.5  (  30.4 % )     0:00:02.9 /  0:00:00.1    0.0
[11/05 18:45:26    571s] [ GenerateReports        ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:45:26    571s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/05 18:45:26    571s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/05 18:45:26    571s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/05 18:45:26    571s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/05 18:45:26    571s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.0    0.0
[11/05 18:45:26    571s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/05 18:45:26    571s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:45:26    571s] [ MISC                   ]          0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/05 18:45:26    571s] ---------------------------------------------------------------------------------------------
[11/05 18:45:26    571s]  timeDesign TOTAL                   0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:04.9    0.6
[11/05 18:45:26    571s] ---------------------------------------------------------------------------------------------
[11/05 18:45:26    571s] 
[11/05 18:45:39    575s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/05 18:45:39    575s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix IIR_postRoute -outDir timingReports
[11/05 18:45:39    575s]  Reset EOS DB
[11/05 18:45:39    575s] Ignoring AAE DB Resetting ...
[11/05 18:45:39    575s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d': 1127 access done (mem: 1411.746M)
[11/05 18:45:39    575s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[11/05 18:45:39    575s] Extraction called for design 'IIR' of instances=2933 and nets=1188 using extraction engine 'postRoute' at effort level 'low' .
[11/05 18:45:39    575s] PostRoute (effortLevel low) RC Extraction called for design IIR.
[11/05 18:45:39    575s] RC Extraction called in multi-corner(1) mode.
[11/05 18:45:39    575s] Process corner(s) are loaded.
[11/05 18:45:39    575s]  Corner: my_rc
[11/05 18:45:39    575s] extractDetailRC Option : -outfile /tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d -maxResLength 200  -extended
[11/05 18:45:39    575s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/05 18:45:39    575s]       RC Corner Indexes            0   
[11/05 18:45:39    575s] Capacitance Scaling Factor   : 1.00000 
[11/05 18:45:39    575s] Coupling Cap. Scaling Factor : 1.00000 
[11/05 18:45:39    575s] Resistance Scaling Factor    : 1.00000 
[11/05 18:45:39    575s] Clock Cap. Scaling Factor    : 1.00000 
[11/05 18:45:39    575s] Clock Res. Scaling Factor    : 1.00000 
[11/05 18:45:39    575s] Shrink Factor                : 1.00000
[11/05 18:45:39    575s] LayerId::1 widthSet size::4
[11/05 18:45:39    575s] LayerId::2 widthSet size::4
[11/05 18:45:39    575s] LayerId::3 widthSet size::4
[11/05 18:45:39    575s] LayerId::4 widthSet size::4
[11/05 18:45:39    575s] LayerId::5 widthSet size::4
[11/05 18:45:39    575s] LayerId::6 widthSet size::4
[11/05 18:45:39    575s] LayerId::7 widthSet size::4
[11/05 18:45:39    575s] LayerId::8 widthSet size::4
[11/05 18:45:39    575s] LayerId::9 widthSet size::4
[11/05 18:45:39    575s] LayerId::10 widthSet size::3
[11/05 18:45:39    575s] Initializing multi-corner capacitance tables ... 
[11/05 18:45:39    575s] Initializing multi-corner resistance tables ...
[11/05 18:45:39    575s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:45:39    575s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1409.7M)
[11/05 18:45:39    575s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for storing RC.
[11/05 18:45:39    575s] Extracted 10.0142% (CPU Time= 0:00:00.4  MEM= 1448.1M)
[11/05 18:45:39    575s] Extracted 20.0165% (CPU Time= 0:00:00.4  MEM= 1472.1M)
[11/05 18:45:39    575s] Extracted 30.0189% (CPU Time= 0:00:00.4  MEM= 1472.1M)
[11/05 18:45:39    575s] Extracted 40.0213% (CPU Time= 0:00:00.5  MEM= 1472.1M)
[11/05 18:45:39    575s] Extracted 50.0236% (CPU Time= 0:00:00.5  MEM= 1472.1M)
[11/05 18:45:39    576s] Extracted 60.0142% (CPU Time= 0:00:00.5  MEM= 1472.1M)
[11/05 18:45:39    576s] Extracted 70.0165% (CPU Time= 0:00:00.5  MEM= 1472.1M)
[11/05 18:45:39    576s] Extracted 80.0189% (CPU Time= 0:00:00.5  MEM= 1472.1M)
[11/05 18:45:39    576s] Extracted 90.0213% (CPU Time= 0:00:00.6  MEM= 1472.1M)
[11/05 18:45:40    576s] Extracted 100% (CPU Time= 0:00:00.6  MEM= 1472.1M)
[11/05 18:45:40    576s] Number of Extracted Resistors     : 14314
[11/05 18:45:40    576s] Number of Extracted Ground Cap.   : 15431
[11/05 18:45:40    576s] Number of Extracted Coupling Cap. : 30858
[11/05 18:45:40    576s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1440.082M)
[11/05 18:45:40    576s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[11/05 18:45:40    576s]  Corner: my_rc
[11/05 18:45:40    576s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1440.1M)
[11/05 18:45:40    576s] Creating parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb_Filter.rcdb.d' for storing RC.
[11/05 18:45:40    576s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d': 1127 access done (mem: 1440.082M)
[11/05 18:45:40    576s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1440.082M)
[11/05 18:45:40    576s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1440.082M)
[11/05 18:45:40    576s] processing rcdb (/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d) for hinst (top) of cell (IIR);
[11/05 18:45:41    577s] Closing parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d': 0 access done (mem: 1440.082M)
[11/05 18:45:41    577s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1440.082M)
[11/05 18:45:41    577s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 1440.082M)
[11/05 18:45:41    577s] Effort level <high> specified for reg2reg path_group
[11/05 18:45:42    577s] All LLGs are deleted
[11/05 18:45:42    577s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.016, MEM:1389.9M
[11/05 18:45:42    577s] Fast DP-INIT is on for default
[11/05 18:45:42    577s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1389.9M
[11/05 18:45:42    577s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1389.9M
[11/05 18:45:42    577s] Starting delay calculation for Hold views
[11/05 18:45:42    577s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:45:42    577s] #################################################################################
[11/05 18:45:42    577s] # Design Stage: PostRoute
[11/05 18:45:42    577s] # Design Name: IIR
[11/05 18:45:42    577s] # Design Mode: 45nm
[11/05 18:45:42    577s] # Analysis Mode: MMMC OCV 
[11/05 18:45:42    577s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:45:42    577s] # Signoff Settings: SI On 
[11/05 18:45:42    577s] #################################################################################
[11/05 18:45:42    577s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:45:42    577s] Setting infinite Tws ...
[11/05 18:45:42    577s] First Iteration Infinite Tw... 
[11/05 18:45:42    577s] Calculate late delays in OCV mode...
[11/05 18:45:42    577s] Calculate early delays in OCV mode...
[11/05 18:45:42    577s] Topological Sorting (REAL = 0:00:00.0, MEM = 1387.9M, InitMEM = 1387.9M)
[11/05 18:45:42    577s] Start delay calculation (fullDC) (1 T). (MEM=1387.88)
[11/05 18:45:42    577s] LayerId::1 widthSet size::4
[11/05 18:45:42    577s] LayerId::2 widthSet size::4
[11/05 18:45:42    577s] LayerId::3 widthSet size::4
[11/05 18:45:42    577s] LayerId::4 widthSet size::4
[11/05 18:45:42    577s] LayerId::5 widthSet size::4
[11/05 18:45:42    577s] LayerId::6 widthSet size::4
[11/05 18:45:42    577s] LayerId::7 widthSet size::4
[11/05 18:45:42    577s] LayerId::8 widthSet size::4
[11/05 18:45:42    577s] LayerId::9 widthSet size::4
[11/05 18:45:42    577s] LayerId::10 widthSet size::3
[11/05 18:45:42    577s] Initializing multi-corner capacitance tables ... 
[11/05 18:45:42    577s] Initializing multi-corner resistance tables ...
[11/05 18:45:42    577s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.087975 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 83 ; 
[11/05 18:45:42    577s] End AAE Lib Interpolated Model. (MEM=1399.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:45:42    577s] Opening parasitic data file '/tmp/innovus_temp_25464_isaserver_isa01_2023_2024_yRr1YC/IIR_25464_iRLb7W.rcdb.d' for reading (mem: 1399.484M)
[11/05 18:45:42    577s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1399.5M)
[11/05 18:45:44    579s] Total number of fetched objects 1182
[11/05 18:45:44    579s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:45:44    579s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:45:44    579s] End delay calculation. (MEM=1415.17 CPU=0:00:01.2 REAL=0:00:02.0)
[11/05 18:45:44    579s] End delay calculation (fullDC). (MEM=1415.17 CPU=0:00:01.7 REAL=0:00:02.0)
[11/05 18:45:44    579s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1415.2M) ***
[11/05 18:45:44    579s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1415.2M)
[11/05 18:45:44    579s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:45:44    579s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1415.2M)
[11/05 18:45:44    579s] Starting SI iteration 2
[11/05 18:45:44    579s] Calculate late delays in OCV mode...
[11/05 18:45:44    579s] Calculate early delays in OCV mode...
[11/05 18:45:44    579s] Start delay calculation (fullDC) (1 T). (MEM=1378.29)
[11/05 18:45:44    579s] End AAE Lib Interpolated Model. (MEM=1378.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:45:44    579s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:45:44    579s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:45:44    579s] Total number of fetched objects 1182
[11/05 18:45:44    579s] AAE_INFO-618: Total number of nets in the design is 1188,  0.1 percent of the nets selected for SI analysis
[11/05 18:45:44    579s] End delay calculation. (MEM=1419.44 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:45:44    579s] End delay calculation (fullDC). (MEM=1419.44 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:45:44    579s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1419.4M) ***
[11/05 18:45:44    579s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:09:40 mem=1419.4M)
[11/05 18:45:44    579s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.043  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   18    |   18    |    0    |
+--------------------+---------+---------+---------+

Density: 56.684%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[11/05 18:45:45    579s] Total CPU time: 4.37 sec
[11/05 18:45:45    579s] Total Real time: 6.0 sec
[11/05 18:45:45    579s] Total Memory Usage: 1351.707031 Mbytes
[11/05 18:45:45    579s] Reset AAE Options
[11/05 18:45:45    579s] 
[11/05 18:45:45    579s] =============================================================================================
[11/05 18:45:45    579s]  Final TAT Report for timeDesign
[11/05 18:45:45    579s] =============================================================================================
[11/05 18:45:45    579s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/05 18:45:45    579s] ---------------------------------------------------------------------------------------------
[11/05 18:45:45    579s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   13.7
[11/05 18:45:45    579s] [ ExtractRC              ]      1   0:00:02.7  (  45.4 % )     0:00:02.7 /  0:00:01.7    0.6
[11/05 18:45:45    579s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:02.7 /  0:00:02.2    0.8
[11/05 18:45:45    579s] [ FullDelayCalc          ]      1   0:00:02.7  (  44.6 % )     0:00:02.7 /  0:00:02.1    0.8
[11/05 18:45:45    579s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:02.9 /  0:00:02.3    0.8
[11/05 18:45:45    579s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/05 18:45:45    579s] [ GenerateReports        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/05 18:45:45    579s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[11/05 18:45:45    579s] [ MISC                   ]          0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:00.3    0.9
[11/05 18:45:45    579s] ---------------------------------------------------------------------------------------------
[11/05 18:45:45    579s]  timeDesign TOTAL                   0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:04.4    0.7
[11/05 18:45:45    579s] ---------------------------------------------------------------------------------------------
[11/05 18:45:45    579s] 
[11/05 18:46:18    589s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/05 18:46:18    589s] VERIFY_CONNECTIVITY use new engine.
[11/05 18:46:18    589s] 
[11/05 18:46:18    589s] ******** Start: VERIFY CONNECTIVITY ********
[11/05 18:46:18    589s] Start Time: Sun Nov  5 18:46:18 2023
[11/05 18:46:18    589s] 
[11/05 18:46:18    589s] Design Name: IIR
[11/05 18:46:18    589s] Database Units: 2000
[11/05 18:46:18    589s] Design Boundary: (0.0000, 0.0000) (65.3600, 64.6800)
[11/05 18:46:18    589s] Error Limit = 1000; Warning Limit = 50
[11/05 18:46:18    589s] Check all nets
[11/05 18:46:18    589s] 
[11/05 18:46:18    589s] Begin Summary 
[11/05 18:46:18    589s]   Found no problems or warnings.
[11/05 18:46:18    589s] End Summary
[11/05 18:46:18    589s] 
[11/05 18:46:18    589s] End Time: Sun Nov  5 18:46:18 2023
[11/05 18:46:18    589s] Time Elapsed: 0:00:00.0
[11/05 18:46:18    589s] 
[11/05 18:46:18    589s] ******** End: VERIFY CONNECTIVITY ********
[11/05 18:46:18    589s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/05 18:46:18    589s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[11/05 18:46:18    589s] 
[11/05 18:46:37    595s] <CMD> getMultiCpuUsage -localCpu
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -quiet -area
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -check_only -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/05 18:46:37    595s] <CMD> get_verify_drc_mode -limit -quiet
[11/05 18:46:42    596s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report IIR.drc.rpt -limit 1000
[11/05 18:46:42    596s] <CMD> verify_drc
[11/05 18:46:42    596s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/05 18:46:42    596s] #-report IIR.drc.rpt                     # string, default="", user setting
[11/05 18:46:42    596s]  *** Starting Verify DRC (MEM: 1353.5) ***
[11/05 18:46:42    596s] 
[11/05 18:46:42    596s]   VERIFY DRC ...... Starting Verification
[11/05 18:46:42    596s]   VERIFY DRC ...... Initializing
[11/05 18:46:42    596s]   VERIFY DRC ...... Deleting Existing Violations
[11/05 18:46:42    596s]   VERIFY DRC ...... Creating Sub-Areas
[11/05 18:46:42    596s]   VERIFY DRC ...... Using new threading
[11/05 18:46:42    596s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 65.360 64.680} 1 of 1
[11/05 18:46:42    597s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/05 18:46:42    597s] 
[11/05 18:46:42    597s]   Verification Complete : 0 Viols.
[11/05 18:46:42    597s] 
[11/05 18:46:42    597s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[11/05 18:46:42    597s] 
[11/05 18:46:42    597s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/05 18:47:11    606s] <CMD> reportGateCount -level 5 -limit 100 -outfile IIR.gateCount
[11/05 18:47:11    606s] Gate area 0.7980 um^2
[11/05 18:47:11    606s] [0] IIR Gates=2137 Cells=984 Area=1705.3 um^2
[11/05 18:47:11    606s] [1] mult_208 Gates=574 Cells=330 Area=458.1 um^2
[11/05 18:47:11    606s] [1] mult_193 Gates=556 Cells=295 Area=443.7 um^2
[11/05 18:47:11    606s] [1] mult_204 Gates=495 Cells=217 Area=395.0 um^2
[11/05 18:47:27    610s] <CMD> saveNetlist IIR.v
[11/05 18:47:27    610s] Writing Netlist "IIR.v" ...
[11/05 18:47:39    614s] <CMD> all_hold_analysis_views 
[11/05 18:47:39    614s] <CMD> all_setup_analysis_views 
[11/05 18:47:44    616s] <CMD> write_sdf  -ideal_clock_network IIR.sdf
[11/05 18:47:44    616s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/05 18:47:44    616s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:47:44    616s] #################################################################################
[11/05 18:47:44    616s] # Design Stage: PostRoute
[11/05 18:47:44    616s] # Design Name: IIR
[11/05 18:47:44    616s] # Design Mode: 45nm
[11/05 18:47:44    616s] # Analysis Mode: MMMC OCV 
[11/05 18:47:44    616s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:47:44    616s] # Signoff Settings: SI On 
[11/05 18:47:44    616s] #################################################################################
[11/05 18:47:44    616s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:47:44    616s] Setting infinite Tws ...
[11/05 18:47:44    616s] First Iteration Infinite Tw... 
[11/05 18:47:44    616s] Topological Sorting (REAL = 0:00:00.0, MEM = 1359.0M, InitMEM = 1359.0M)
[11/05 18:47:44    616s] Start delay calculation (fullDC) (1 T). (MEM=1359)
[11/05 18:47:44    616s] End AAE Lib Interpolated Model. (MEM=1367.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:47:46    617s] Total number of fetched objects 1182
[11/05 18:47:46    617s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:47:46    617s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:47:46    617s] End delay calculation. (MEM=1420.93 CPU=0:00:01.2 REAL=0:00:02.0)
[11/05 18:47:46    617s] End delay calculation (fullDC). (MEM=1420.93 CPU=0:00:01.3 REAL=0:00:02.0)
[11/05 18:47:46    617s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1420.9M) ***
[11/05 18:47:46    617s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1420.9M)
[11/05 18:47:46    617s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:47:46    617s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1420.9M)
[11/05 18:47:46    617s] Starting SI iteration 2
[11/05 18:47:46    617s] Start delay calculation (fullDC) (1 T). (MEM=1380.93)
[11/05 18:47:46    617s] End AAE Lib Interpolated Model. (MEM=1380.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:47:46    618s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:47:46    618s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:47:46    618s] Total number of fetched objects 1182
[11/05 18:47:46    618s] AAE_INFO-618: Total number of nets in the design is 1188,  0.2 percent of the nets selected for SI analysis
[11/05 18:47:46    618s] End delay calculation. (MEM=1424.09 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:47:46    618s] End delay calculation (fullDC). (MEM=1424.09 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:47:46    618s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1424.1M) ***
[11/05 18:48:57    638s] <CMD> write_sdf -ideal_clock_network -recompute_delay_calc myiir.sdf
[11/05 18:48:57    638s] Starting SI iteration 1 using Infinite Timing Windows
[11/05 18:48:57    638s] #################################################################################
[11/05 18:48:57    638s] # Design Stage: PostRoute
[11/05 18:48:57    638s] # Design Name: IIR
[11/05 18:48:57    638s] # Design Mode: 45nm
[11/05 18:48:57    638s] # Analysis Mode: MMMC OCV 
[11/05 18:48:57    638s] # Parasitics Mode: SPEF/RCDB 
[11/05 18:48:57    638s] # Signoff Settings: SI On 
[11/05 18:48:57    638s] #################################################################################
[11/05 18:48:58    638s] AAE_INFO: 1 threads acquired from CTE.
[11/05 18:48:58    638s] Setting infinite Tws ...
[11/05 18:48:58    638s] First Iteration Infinite Tw... 
[11/05 18:48:58    638s] Topological Sorting (REAL = 0:00:00.0, MEM = 1415.9M, InitMEM = 1415.9M)
[11/05 18:48:58    638s] Start delay calculation (fullDC) (1 T). (MEM=1415.88)
[11/05 18:48:58    638s] End AAE Lib Interpolated Model. (MEM=1424.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:48:59    640s] Total number of fetched objects 1182
[11/05 18:48:59    640s] AAE_INFO-618: Total number of nets in the design is 1188,  100.0 percent of the nets selected for SI analysis
[11/05 18:48:59    640s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:48:59    640s] End delay calculation. (MEM=1424.09 CPU=0:00:01.4 REAL=0:00:01.0)
[11/05 18:48:59    640s] End delay calculation (fullDC). (MEM=1424.09 CPU=0:00:01.6 REAL=0:00:01.0)
[11/05 18:48:59    640s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1424.1M) ***
[11/05 18:48:59    640s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1424.1M)
[11/05 18:48:59    640s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/05 18:48:59    640s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1424.1M)
[11/05 18:48:59    640s] Starting SI iteration 2
[11/05 18:48:59    640s] Start delay calculation (fullDC) (1 T). (MEM=1384.09)
[11/05 18:48:59    640s] End AAE Lib Interpolated Model. (MEM=1384.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/05 18:48:59    640s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/05 18:48:59    640s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1182. 
[11/05 18:48:59    640s] Total number of fetched objects 1182
[11/05 18:48:59    640s] AAE_INFO-618: Total number of nets in the design is 1188,  0.2 percent of the nets selected for SI analysis
[11/05 18:48:59    640s] End delay calculation. (MEM=1426.25 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:48:59    640s] End delay calculation (fullDC). (MEM=1426.25 CPU=0:00:00.1 REAL=0:00:00.0)
[11/05 18:48:59    640s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1426.2M) ***
[11/05 18:49:31    648s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Nov  5 18:49:31 2023
  Total CPU time:     0:11:17
  Total real time:    0:31:49
  Peak memory (main): 1268.03MB

[11/05 18:49:31    648s] 
[11/05 18:49:31    648s] *** Memory Usage v#2 (Current mem = 1418.035M, initial mem = 272.285M) ***
[11/05 18:49:31    648s] 
[11/05 18:49:31    648s] *** Summary of all messages that are not suppressed in this session:
[11/05 18:49:31    648s] Severity  ID               Count  Summary                                  
[11/05 18:49:31    648s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/05 18:49:31    648s] WARNING   IMPEXT-3518          6  The lower process node is set (using com...
[11/05 18:49:31    648s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/05 18:49:31    648s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/05 18:49:31    648s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/05 18:49:31    648s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/05 18:49:31    648s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[11/05 18:49:31    648s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/05 18:49:31    648s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/05 18:49:31    648s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[11/05 18:49:31    648s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[11/05 18:49:31    648s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/05 18:49:31    648s] WARNING   SDF-808              1  The software is currently operating in a...
[11/05 18:49:31    648s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/05 18:49:31    648s] ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
[11/05 18:49:31    648s] ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
[11/05 18:49:31    648s] ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
[11/05 18:49:31    648s] *** Message Summary: 32 warning(s), 6 error(s)
[11/05 18:49:31    648s] 
[11/05 18:49:31    648s] --- Ending "Innovus" (totcpu=0:10:49, real=0:31:47, mem=1418.0M) ---
