#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 24 23:34:47 2021
# Process ID: 23992
# Current directory: C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.runs/synth_1
# Command line: vivado.exe -log UartRx_Basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UartRx_Basys3.tcl
# Log file: C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.runs/synth_1/UartRx_Basys3.vds
# Journal file: C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UartRx_Basys3.tcl -notrace
Command: synth_design -top UartRx_Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UartRx_Basys3' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx_Basys3.vhd:31]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'UartRx' declared at 'C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx.vhd:31' bound to instance 'UART_RX' of component 'UartRx' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx_Basys3.vhd:165]
INFO: [Synth 8-638] synthesizing module 'UartRx' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx.vhd:46]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UartRx' (1#1) [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx.vhd:46]
INFO: [Synth 8-3491] module 'dataDriver' declared at 'C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/dataDriver.vhd:29' bound to instance 'DATA_DRIVER' of component 'dataDriver' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx_Basys3.vhd:181]
INFO: [Synth 8-638] synthesizing module 'dataDriver' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/dataDriver.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'dataDriver' (2#1) [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/dataDriver.vhd:45]
INFO: [Synth 8-3491] module 'LedDriver' declared at 'C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/new/LedDriver.vhd:16' bound to instance 'LED_DRIVER' of component 'LedDriver' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx_Basys3.vhd:198]
INFO: [Synth 8-638] synthesizing module 'LedDriver' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/new/LedDriver.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'LedDriver' (3#1) [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/new/LedDriver.vhd:26]
INFO: [Synth 8-3491] module 'segRegister' declared at 'C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/segRegister.vhd:16' bound to instance 'SEG_REGISTER' of component 'segRegister' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx_Basys3.vhd:212]
INFO: [Synth 8-638] synthesizing module 'segRegister' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/segRegister.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'segRegister' (4#1) [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/segRegister.vhd:38]
INFO: [Synth 8-3491] module 'SevenSegmentDriver' declared at 'C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/SevenSegmentDriver.vhd:22' bound to instance 'SEG_DRIVER' of component 'SevenSegmentDriver' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx_Basys3.vhd:234]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDriver' [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/SevenSegmentDriver.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDriver' (5#1) [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/SevenSegmentDriver.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'UartRx_Basys3' (6#1) [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/sources_1/imports/Downloads/UartRx_Basys3.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1014.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/constrs_1/imports/Labs/basys3-master.xdc]
Finished Parsing XDC File [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/constrs_1/imports/Labs/basys3-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.srcs/constrs_1/imports/Labs/basys3-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UartRx_Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UartRx_Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1049.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.047 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.047 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.047 ; gain = 34.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartRx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.047 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  13 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1049.047 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1049.047 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1055.449 ; gain = 40.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    15|
|4     |LUT2   |    22|
|5     |LUT3   |    30|
|6     |LUT4   |    16|
|7     |LUT5   |    48|
|8     |LUT6   |    56|
|9     |FDCE   |    60|
|10    |FDPE   |    11|
|11    |FDRE   |    35|
|12    |FDSE   |    16|
|13    |IBUF   |     3|
|14    |OBUF   |    27|
|15    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1065.141 ; gain = 16.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1065.141 ; gain = 50.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1073.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1073.973 ; gain = 59.031
INFO: [Common 17-1381] The checkpoint 'C:/Users/tstan/Documents/Classes Spring 2021/VHDL/temp/CPE3020_PROJ/3020_Project.runs/synth_1/UartRx_Basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UartRx_Basys3_utilization_synth.rpt -pb UartRx_Basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 23:35:32 2021...
