
---------- Begin Simulation Statistics ----------
final_tick                                 1077467200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165530                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   287708                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.30                       # Real time elapsed on the host
host_tick_rate                               87617063                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2035589                       # Number of instructions simulated
sim_ops                                       3538075                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001077                       # Number of seconds simulated
sim_ticks                                  1077467200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               432031                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23900                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            459177                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          432031                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195320                       # Number of indirect misses.
system.cpu.branchPred.lookups                  484289                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10862                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11817                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2339175                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1910370                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23975                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     340491                       # Number of branches committed
system.cpu.commit.bw_lim_events                588759                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          878615                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2035589                       # Number of instructions committed
system.cpu.commit.committedOps                3538075                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2306138                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.534199                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725279                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1152857     49.99%     49.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       172162      7.47%     57.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       166203      7.21%     64.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       226157      9.81%     74.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       588759     25.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2306138                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73149                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9079                       # Number of function calls committed.
system.cpu.commit.int_insts                   3483462                       # Number of committed integer instructions.
system.cpu.commit.loads                        485146                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20374      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2783660     78.68%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1275      0.04%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38043      1.08%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2859      0.08%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.18%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11173      0.32%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.34%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1124      0.03%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          466044     13.17%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         156347      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19102      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12073      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3538075                       # Class of committed instruction
system.cpu.commit.refs                         653566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2035589                       # Number of Instructions Simulated
system.cpu.committedOps                       3538075                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.323287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.323287                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7802                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33943                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49081                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4463                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1023054                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4629895                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287342                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1123649                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24034                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87852                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      568259                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2147                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      187024                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      484289                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    235332                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2200236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4463                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2797833                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           531                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48068                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179788                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             321026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247573                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038670                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2545931                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.926471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1217471     47.82%     47.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72866      2.86%     50.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57996      2.28%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74588      2.93%     55.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1123010     44.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2545931                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    119117                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65530                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213995600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213995600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8670400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8670400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       565200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       565200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4484400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4463600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4444800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76988000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76955600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76962400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76960000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1629303600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          147738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28247                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370895                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.509286                       # Inst execution rate
system.cpu.iew.exec_refs                       756879                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     187017                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695915                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                600030                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                949                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               563                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               197019                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4416619                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                569862                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34189                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4065517                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3342                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9734                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24034                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15982                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39532                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114882                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28598                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8211                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5711202                       # num instructions consuming a value
system.cpu.iew.wb_count                       4043771                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566143                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3233359                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.501213                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4050758                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6301549                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3497479                       # number of integer regfile writes
system.cpu.ipc                               0.755694                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.755694                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26447      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3209939     78.30%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1312      0.03%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42040      1.03%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4430      0.11%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6801      0.17%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14825      0.36%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13775      0.34%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7051      0.17%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2198      0.05%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               555294     13.54%     94.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176199      4.30%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24825      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13349      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4099709                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89465                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              180253                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86122                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             130105                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3983797                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10582924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3957649                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5165118                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4415444                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4099709                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1175                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          878533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17831                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            443                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1310801                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2545931                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610299                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670427                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1163057     45.68%     45.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              168617      6.62%     52.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              295279     11.60%     63.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              335378     13.17%     77.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              583600     22.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2545931                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.521980                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      235422                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           329                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12917                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3715                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               600030                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              197019                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1532976                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2693669                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  840324                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4852189                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               23                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  45161                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   336823                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16052                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4568                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11914244                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4555975                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6237611                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1153748                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73525                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24034                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                171722                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1385399                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154151                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7238575                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19280                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                870                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    203784                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            918                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6134069                       # The number of ROB reads
system.cpu.rob.rob_writes                     9074103                       # The number of ROB writes
system.cpu.timesIdled                            1474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37556                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              425                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          680                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            680                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              120                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12029                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1336                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7909                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1335                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12029                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       940800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       940800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  940800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13364                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11207254                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28999946                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17350                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4097                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23370                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                968                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2068                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2068                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17350                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7640                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49330                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56970                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       168384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1250816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1419200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10301                       # Total snoops (count)
system.l2bus.snoopTraffic                       85760                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29715                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014673                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120241                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29279     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      436      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29715                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20142798                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18603718                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3160398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       232038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           232038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       232038                       # number of overall hits
system.cpu.icache.overall_hits::total          232038                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3293                       # number of overall misses
system.cpu.icache.overall_misses::total          3293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162708000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162708000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162708000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162708000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       235331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       235331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       235331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       235331                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013993                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013993                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013993                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013993                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49410.264197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49410.264197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49410.264197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49410.264197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          660                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2633                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2633                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2633                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2633                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131361600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131361600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131361600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131361600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011188                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011188                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011188                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011188                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49890.467148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49890.467148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49890.467148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49890.467148                       # average overall mshr miss latency
system.cpu.icache.replacements                   2377                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       232038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          232038                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162708000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162708000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       235331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       235331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49410.264197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49410.264197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131361600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131361600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011188                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49890.467148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49890.467148                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.444196                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              202057                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.005048                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.444196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            473295                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           473295                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       660569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           660569                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       660569                       # number of overall hits
system.cpu.dcache.overall_hits::total          660569                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35310                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35310                       # number of overall misses
system.cpu.dcache.overall_misses::total         35310                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1715987200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1715987200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1715987200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1715987200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       695879                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695879                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050742                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48597.768338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48597.768338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48597.768338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48597.768338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29976                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               733                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.894952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1746                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2760                       # number of writebacks
system.cpu.dcache.writebacks::total              2760                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22707                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22707                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16785                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579211200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579211200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579211200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241228423                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    820439623                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018111                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018111                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45958.200428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45958.200428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45958.200428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57682.549737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48879.334108                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15761                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       494248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          494248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1612055200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1612055200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48547.105945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48547.105945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478132800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478132800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45380.865604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45380.865604                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103932000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103932000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       168425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       168425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49397.338403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49397.338403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101078400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101078400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48901.015965                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48901.015965                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4182                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4182                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241228423                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241228423                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57682.549737                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57682.549737                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.947200                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              630535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15761                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.006028                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   753.714223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   223.232977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.736049                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.218001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          836                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.183594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1408543                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1408543                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             819                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4976                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          807                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6602                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            819                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4976                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          807                       # number of overall hits
system.l2cache.overall_hits::total               6602                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1811                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7626                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3375                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12812                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1811                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7626                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3375                       # number of overall misses
system.l2cache.overall_misses::total            12812                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121293200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521993600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232196175                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    875482975                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121293200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521993600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232196175                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    875482975                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2630                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12602                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4182                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19414                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2630                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12602                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4182                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19414                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.688593                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605142                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.807030                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659936                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.688593                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605142                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.807030                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659936                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66975.814467                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68449.200105                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68798.866667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68333.045192                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66975.814467                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68449.200105                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68798.866667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68333.045192                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   10                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1336                       # number of writebacks
system.l2cache.writebacks::total                 1336                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             20                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            20                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1811                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7617                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3364                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12792                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1811                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7617                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3364                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          572                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13364                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    106805200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460775600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204900985                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    772481785                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    106805200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460775600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204900985                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34114670                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    806596455                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.688593                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604428                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.804400                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658906                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.688593                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604428                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.804400                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688369                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58975.814467                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60493.055009                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60909.924197                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60387.881879                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58975.814467                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60493.055009                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60909.924197                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59641.031469                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60355.915519                       # average overall mshr miss latency
system.l2cache.replacements                      9329                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          341                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          341                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          572                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          572                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34114670                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34114670                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59641.031469                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59641.031469                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          730                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              730                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92464800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92464800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647002                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647002                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69106.726457                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69106.726457                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81747200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81747200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645551                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645551                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61233.857678                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61233.857678                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          819                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4246                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          807                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5872                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1811                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6288                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3375                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11474                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121293200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429528800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232196175                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    783018175                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2630                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10534                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4182                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17346                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.688593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596924                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.807030                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661478                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66975.814467                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68309.287532                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68798.866667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68242.825083                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1811                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6282                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3364                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11457                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    106805200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379028400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204900985                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    690734585                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.688593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596355                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.804400                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58975.814467                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60335.625597                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60909.924197                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60289.306537                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3714.811011                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25356                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9329                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.717976                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.444062                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   273.744070                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2354.554757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   930.895674                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.172448                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003282                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066832                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.574842                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227269                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1117                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2979                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          967                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          977                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272705                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727295                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313777                       # Number of tag accesses
system.l2cache.tags.data_accesses              313777                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1077467200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       215296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              855296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85504                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85504                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1811                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7617                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3364                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13364                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1336                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1336                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107570792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          452438831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199816755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33975976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              793802354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107570792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107570792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79356476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79356476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79356476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107570792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         452438831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199816755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33975976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             873158830                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11367274000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180804                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   410054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   104.93                       # Real time elapsed on the host
host_tick_rate                               98062753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18971933                       # Number of instructions simulated
sim_ops                                      43027275                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010290                       # Number of seconds simulated
sim_ticks                                 10289806800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3246697                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159794                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4091414                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3128268                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3246697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118429                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4107633                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4479                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14771                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  51515156                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20309109                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            159794                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2883398                       # Number of branches committed
system.cpu.commit.bw_lim_events               4350752                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9372180                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             16936344                       # Number of instructions committed
system.cpu.commit.committedOps               39489200                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     23316477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.693618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.228272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1531538      6.57%      6.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13309107     57.08%     63.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3598155     15.43%     79.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       526925      2.26%     81.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4350752     18.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23316477                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3625                       # Number of function calls committed.
system.cpu.commit.int_insts                  37292169                       # Number of committed integer instructions.
system.cpu.commit.loads                        407936                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      2196868      5.56%      5.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         25143389     63.67%     69.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          864000      2.19%     71.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10611217     26.87%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          407814      1.03%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         265492      0.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          39489200                       # Class of committed instruction
system.cpu.commit.refs                         673500                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    16936344                       # Number of Instructions Simulated
system.cpu.committedOps                      39489200                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.518894                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.518894                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              10602156                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               50194173                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2365462                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   7513516                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 159816                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               5081392                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      416038                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      268848                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     4107633                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1779763                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      23773676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8730                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       22406741                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  319632                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.159678                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1788850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3132747                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.871027                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           25722342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.116809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10977478     42.68%     42.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   784957      3.05%     45.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   766885      2.98%     48.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   641532      2.49%     51.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 12551490     48.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25722342                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       844                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      526                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1769658000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1769658000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1769657600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1769657600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1769658000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1769658000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)   2348899200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)   2348905200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     68798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     68799200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     68796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     68793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    15591100000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               163426                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2914066                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.599010                       # Inst execution rate
system.cpu.iew.exec_refs                       684878                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     268848                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2247034                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                420960                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               508                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               277773                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            48861381                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                416030                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             47362                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              41133748                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 159816                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    21                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6844                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13024                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12210                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        77571                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          85855                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 124305175                       # num instructions consuming a value
system.cpu.iew.wb_count                      41130686                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.287861                       # average fanout of values written-back
system.cpu.iew.wb_producers                  35782655                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.598891                       # insts written-back per cycle
system.cpu.iew.wb_sent                       41131176                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                106137118                       # number of integer regfile reads
system.cpu.int_regfile_writes                60522064                       # number of integer regfile writes
system.cpu.ipc                               0.658374                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.658374                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2203360      5.35%      5.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              26544870     64.46%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               897994      2.18%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10846517     26.34%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  52      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  102      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   88      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  33      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 62      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               417400      1.01%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              270251      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             236      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               41181110                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     722                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1459                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          652                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1492                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               38977028                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          108093380                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     41130034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          58232091                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   48861360                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  41181110                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9372180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10277                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     36063386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      25722342                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.600986                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.082575                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3114120     12.11%     12.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10897071     42.36%     54.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6862327     26.68%     81.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2835911     11.03%     92.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2012913      7.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25722342                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.600851                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1779763                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            133337                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           124914                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               420960                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              277773                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2242096                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         25724517                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 2521024                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              78036705                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                6988428                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4354524                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             198993282                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               49654436                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            97723103                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  10430686                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    103                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 159816                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               8255947                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 19686396                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1514                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        131298633                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12860392                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     67827105                       # The number of ROB reads
system.cpu.rob.rob_writes                   100128629                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            153                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            87                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.reqLayer2.occupancy               41200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              96800                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  75                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               109                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  1                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 1                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             76                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     229                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                46                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                123                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032520                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.178103                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      119     96.75%     96.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  123                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                69196                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1779696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1779696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1779696                       # number of overall hits
system.cpu.icache.overall_hits::total         1779696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             67                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total            67                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3109600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3109600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3109600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3109600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1779763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1779763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1779763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1779763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46411.940299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46411.940299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46411.940299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46411.940299                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2136000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2136000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50857.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50857.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1779696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1779696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3109600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3109600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1779763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1779763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46411.940299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46411.940299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2136000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2136000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 399                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.731707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3559567                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3559567                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       674580                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           674580                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       674580                       # number of overall hits
system.cpu.dcache.overall_hits::total          674580                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           62                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           62                       # number of overall misses
system.cpu.dcache.overall_misses::total            62                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2313600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2313600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2313600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2313600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       674642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       674642                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       674642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       674642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000092                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37316.129032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37316.129032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37316.129032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37316.129032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           29                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1105200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1105200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1105200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1124396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33490.909091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33490.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33490.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32125.600000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       409017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          409017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2247200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2247200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       409078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       409078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36839.344262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36839.344262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1039600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1039600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32487.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32487.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       265563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         265563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        66400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        66400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       265564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       265564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        66400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        66400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        65600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        65600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        65600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        65600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 441                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.600000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   837.999541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   186.000459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.818359                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.181641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          837                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1349319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1349319                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            32                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                46                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           32                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               46                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2002800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       906000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2908800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2002800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       906000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2908800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           42                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              77                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           42                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             77                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.761905                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.424242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.597403                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.761905                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.424242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.597403                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62587.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64714.285714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 63234.782609                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62587.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64714.285714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 63234.782609                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1754800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       794000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2548800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1754800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       794000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2548800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.597403                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.597403                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54837.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56714.285714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55408.695652                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54837.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56714.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55408.695652                       # average overall mshr miss latency
system.l2cache.replacements                        46                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              1                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data        64400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total        64400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data        56400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total        56400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56400                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56400                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2002800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       841600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2844400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.761905                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.406250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.592105                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62587.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64738.461538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63208.888889                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1754800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       737600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2492400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.406250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.592105                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54837.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56738.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55386.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    188                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   46                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.086957                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.000088                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   948.983689                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2006.602952                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   973.413233                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.000039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.231685                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.489893                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237650                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031494                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1102                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2992                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.269043                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.730957                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1270                       # Number of tag accesses
system.l2cache.tags.data_accesses                1270                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10289806800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   45                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             192812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              87076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 279889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        192812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            192812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           24879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 24879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           24879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            192812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             87076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                304768                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11422980800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               43638714                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416056                       # Number of bytes of host memory used
host_op_rate                                 98923756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.44                       # Real time elapsed on the host
host_tick_rate                              127817619                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19015597                       # Number of instructions simulated
sim_ops                                      43112571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000056                       # Number of seconds simulated
sim_ticks                                    55706800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                14004                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1937                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13328                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3852                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14004                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10152                       # Number of indirect misses.
system.cpu.branchPred.lookups                   15422                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     878                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1661                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     53933                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    33930                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1992                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8824                       # Number of branches committed
system.cpu.commit.bw_lim_events                 11972                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           34137                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                43664                       # Number of instructions committed
system.cpu.commit.committedOps                  85296                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        81535                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.046127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.512848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        49791     61.07%     61.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7939      9.74%     70.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6030      7.40%     78.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5803      7.12%     85.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        11972     14.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        81535                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4307                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  605                       # Number of function calls committed.
system.cpu.commit.int_insts                     83138                       # Number of committed integer instructions.
system.cpu.commit.loads                         11836                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          587      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            63041     73.91%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             179      0.21%     74.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              645      0.76%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            190      0.22%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.28%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.15%     76.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             410      0.48%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             502      0.59%     77.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            532      0.62%     77.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.12%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           14      0.02%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10642     12.48%     90.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6032      7.07%     97.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1194      1.40%     98.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          865      1.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             85296                       # Class of committed instruction
system.cpu.commit.refs                          18733                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       43664                       # Number of Instructions Simulated
system.cpu.committedOps                         85296                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.189515                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.189515                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           67                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          210                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          356                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21809                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 133501                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    31927                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33768                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2015                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1969                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       15176                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           128                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8106                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                       15422                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9652                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         54146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   796                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          74009                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           343                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4030                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.110737                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              34902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4730                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.531418                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              91488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.580601                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.889262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    51767     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2553      2.79%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2101      2.30%     61.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2417      2.64%     64.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    32650     35.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                91488                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      6380                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3772                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5324800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5324800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5325200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5325200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5325200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5324800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       178400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       178800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        56800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       222400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       219200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       218400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       222400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2418400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2429600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2426800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2426000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       43118800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           47779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2442                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10320                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.762765                       # Inst execution rate
system.cpu.iew.exec_refs                        23235                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8088                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14050                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 16896                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                221                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                51                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9145                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              119419                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 15147                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2827                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                106228                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   140                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2015                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   216                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              636                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5062                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2248                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2244                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            198                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    115493                       # num instructions consuming a value
system.cpu.iew.wb_count                        104714                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.623085                       # average fanout of values written-back
system.cpu.iew.wb_producers                     71962                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.751894                       # insts written-back per cycle
system.cpu.iew.wb_sent                         105350                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   154311                       # number of integer regfile reads
system.cpu.int_regfile_writes                   83654                       # number of integer regfile writes
system.cpu.ipc                               0.313527                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.313527                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1258      1.15%      1.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 79872     73.24%     74.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  180      0.17%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   713      0.65%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 305      0.28%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.24%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  157      0.14%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  638      0.59%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  647      0.59%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 563      0.52%     77.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                187      0.17%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              14      0.01%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14083     12.91%     90.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7424      6.81%     97.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1786      1.64%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            959      0.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 109052                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5702                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               11492                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5280                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               8919                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 102092                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             298927                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        99434                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            144662                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     119077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    109052                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 342                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           34134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               824                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            204                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         91488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.191981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.557305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               52062     56.91%     56.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7530      8.23%     65.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8215      8.98%     74.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9632     10.53%     84.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14049     15.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           91488                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.783043                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9712                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               310                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              257                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                16896                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9145                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   45305                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           139267                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   16157                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                100012                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    544                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    33430                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    366                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   169                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                326169                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 128884                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              148821                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     34096                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1722                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2015                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2952                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    48834                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9076                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           190782                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2838                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                159                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2961                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            174                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       188996                       # The number of ROB reads
system.cpu.rob.rob_writes                      248896                       # The number of ROB writes
system.cpu.timesIdled                             770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           87                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3428                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               87                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           44                       # Transaction distribution
system.membus.trans_dist::CleanEvict              643                       # Transaction distribution
system.membus.trans_dist::ReadExReq                34                       # Transaction distribution
system.membus.trans_dist::ReadExResp               34                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           702                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        49920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        49920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 736                       # Request fanout histogram
system.membus.reqLayer2.occupancy              639642                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1587458                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1676                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           136                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2326                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 38                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                38                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1676                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4035                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1107                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5142                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        86080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   115584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               748                       # Total snoops (count)
system.l2bus.snoopTraffic                        2816                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2462                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036962                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.188706                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2371     96.30%     96.30% # Request fanout histogram
system.l2bus.snoop_fanout::1                       91      3.70%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2462                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              443598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1460751                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1614798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        55706800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8077                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8077                       # number of overall hits
system.cpu.icache.overall_hits::total            8077                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1575                       # number of overall misses
system.cpu.icache.overall_misses::total          1575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52942800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52942800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52942800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52942800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9652                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9652                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.163179                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.163179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.163179                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.163179                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33614.476190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33614.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33614.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33614.476190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          230                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          230                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          230                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          230                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1345                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42956800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42956800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42956800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42956800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.139349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.139349                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.139349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.139349                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31938.141264                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31938.141264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31938.141264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31938.141264                       # average overall mshr miss latency
system.cpu.icache.replacements                   1345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8077                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8077                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52942800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52942800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.163179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.163179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33614.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33614.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42956800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42956800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.139349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.139349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31938.141264                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31938.141264                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1821374                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1137.647720                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20649                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        20748                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20748                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20748                       # number of overall hits
system.cpu.dcache.overall_hits::total           20748                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          639                       # number of overall misses
system.cpu.dcache.overall_misses::total           639                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29234800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29234800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29234800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29234800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21387                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21387                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21387                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21387                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029878                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45750.860720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45750.860720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45750.860720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45750.860720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                31                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           92                       # number of writebacks
system.cpu.dcache.writebacks::total                92                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          317                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14446400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14446400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14446400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3213151                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17659551                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017253                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44864.596273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44864.596273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44864.596273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68364.914894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47857.861789                       # average overall mshr miss latency
system.cpu.dcache.replacements                    369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26636400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26636400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44320.133111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44320.133111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11878400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11878400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41825.352113                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41825.352113                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           38                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2598400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2598400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68378.947368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68378.947368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2568000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2568000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005498                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67578.947368                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67578.947368                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           47                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3213151                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3213151                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68364.914894                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 68364.914894                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              742110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            532.742283                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   853.792026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   170.207974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.833781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.166219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          589                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.147461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             43143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            43143                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             838                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             133                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 977                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            838                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            133                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                977                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           507                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           189                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               737                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          507                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          189                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           41                       # number of overall misses
system.l2cache.overall_misses::total              737                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     34297600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12927600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3139958                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     50365158                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     34297600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12927600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3139958                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     50365158                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1345                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          322                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1714                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1345                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          322                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           47                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1714                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.376952                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.586957                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.872340                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.429988                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.376952                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.586957                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.872340                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.429988                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67648.126233                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        68400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 76584.341463                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68338.070556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67648.126233                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        68400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 76584.341463                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68338.070556                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             44                       # number of writebacks
system.l2cache.writebacks::total                   44                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          507                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          188                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          736                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          507                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          188                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          736                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30241600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11367200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2811958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44420758                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30241600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11367200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2811958                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     44420758                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.376952                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.583851                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.872340                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.429405                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.376952                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.583851                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.872340                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.429405                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59648.126233                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60463.829787                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68584.341463                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60354.290761                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59648.126233                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60463.829787                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68584.341463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60354.290761                       # average overall mshr miss latency
system.l2cache.replacements                       748                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           92                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           92                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           92                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           92                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           26                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           34                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             34                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2488800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2488800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           38                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.894737                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.894737                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        73200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        73200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           34                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           34                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2216800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2216800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.894737                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        65200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        65200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          838                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          129                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          973                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          507                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          703                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     34297600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10438800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3139958                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     47876358                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1345                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          284                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1676                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.376952                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.545775                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.872340                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.419451                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67648.126233                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67347.096774                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 76584.341463                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68102.927454                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          507                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          702                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30241600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9150400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2811958                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     42203958                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.376952                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.542254                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.872340                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.418854                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59648.126233                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59418.181818                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68584.341463                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60119.598291                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15763                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4844                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.254129                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.022001                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1170.155037                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1900.913984                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   869.795858                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   114.113121                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.285682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464090                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.212353                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027860                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          882                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3214                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          839                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2507                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.215332                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.784668                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28164                       # Number of tag accesses
system.l2cache.tags.data_accesses               28164                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     55706800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               47104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32448                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2816                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              507                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              188                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           41                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  736                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            44                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  44                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          582478261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          215987994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     47103765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              845570020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     582478261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         582478261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        50550382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              50550382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        50550382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         582478261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         215987994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     47103765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             896120402                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
