//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30, texmode_independent
.address_size 64

	// .globl	gpu_decompress

.entry gpu_decompress(
	.param .u64 .ptr .global .align 4 gpu_decompress_param_0,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_1,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_2,
	.param .u64 gpu_decompress_param_3
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<44>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [gpu_decompress_param_0];
	ld.param.u64 	%rd6, [gpu_decompress_param_1];
	ld.param.u64 	%rd7, [gpu_decompress_param_2];
	ld.param.u64 	%rd8, [gpu_decompress_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.b32	%r25, %envreg3;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r1, %r26, %r27;
	cvt.s64.s32	%rd10, %r1;
	setp.ge.u64	%p1, %rd10, %rd8;
	@%p1 bra 	BB0_12;

	mul.wide.s32 	%rd11, %r1, 12;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r2, [%rd12];
	ld.global.u32 	%r3, [%rd12+4];
	ld.global.u32 	%r4, [%rd12+8];
	mov.u64 	%rd13, 0;
	st.local.u32 	[%rd1+4], %rd13;
	st.local.u32 	[%rd1], %rd13;
	st.local.u32 	[%rd1+12], %rd13;
	st.local.u32 	[%rd1+8], %rd13;
	st.local.u32 	[%rd1+20], %rd13;
	st.local.u32 	[%rd1+16], %rd13;
	st.local.u32 	[%rd1+28], %rd13;
	st.local.u32 	[%rd1+24], %rd13;
	st.local.u32 	[%rd1+36], %rd13;
	st.local.u32 	[%rd1+32], %rd13;
	st.local.u32 	[%rd1+44], %rd13;
	st.local.u32 	[%rd1+40], %rd13;
	st.local.u32 	[%rd1+52], %rd13;
	st.local.u32 	[%rd1+48], %rd13;
	st.local.u32 	[%rd1+60], %rd13;
	st.local.u32 	[%rd1+56], %rd13;
	st.local.u32 	[%rd1+68], %rd13;
	st.local.u32 	[%rd1+64], %rd13;
	st.local.u32 	[%rd1+76], %rd13;
	st.local.u32 	[%rd1+72], %rd13;
	st.local.u32 	[%rd1+84], %rd13;
	st.local.u32 	[%rd1+80], %rd13;
	st.local.u32 	[%rd1+92], %rd13;
	st.local.u32 	[%rd1+88], %rd13;
	st.local.u32 	[%rd1+100], %rd13;
	st.local.u32 	[%rd1+96], %rd13;
	st.local.u32 	[%rd1+108], %rd13;
	st.local.u32 	[%rd1+104], %rd13;
	st.local.u32 	[%rd1+116], %rd13;
	st.local.u32 	[%rd1+112], %rd13;
	st.local.u32 	[%rd1+124], %rd13;
	st.local.u32 	[%rd1+120], %rd13;
	st.local.u32 	[%rd1+132], %rd13;
	st.local.u32 	[%rd1+128], %rd13;
	st.local.u32 	[%rd1+140], %rd13;
	st.local.u32 	[%rd1+136], %rd13;
	st.local.u32 	[%rd1+148], %rd13;
	st.local.u32 	[%rd1+144], %rd13;
	st.local.u32 	[%rd1+156], %rd13;
	st.local.u32 	[%rd1+152], %rd13;
	st.local.u32 	[%rd1+164], %rd13;
	st.local.u32 	[%rd1+160], %rd13;
	st.local.u32 	[%rd1+172], %rd13;
	st.local.u32 	[%rd1+168], %rd13;
	st.local.u32 	[%rd1+180], %rd13;
	st.local.u32 	[%rd1+176], %rd13;
	st.local.u32 	[%rd1+188], %rd13;
	st.local.u32 	[%rd1+184], %rd13;
	st.local.u32 	[%rd1+196], %rd13;
	st.local.u32 	[%rd1+192], %rd13;
	st.local.u32 	[%rd1+204], %rd13;
	st.local.u32 	[%rd1+200], %rd13;
	st.local.u32 	[%rd1+212], %rd13;
	st.local.u32 	[%rd1+208], %rd13;
	st.local.u32 	[%rd1+220], %rd13;
	st.local.u32 	[%rd1+216], %rd13;
	st.local.u32 	[%rd1+228], %rd13;
	st.local.u32 	[%rd1+224], %rd13;
	st.local.u32 	[%rd1+236], %rd13;
	st.local.u32 	[%rd1+232], %rd13;
	st.local.u32 	[%rd1+244], %rd13;
	st.local.u32 	[%rd1+240], %rd13;
	st.local.u32 	[%rd1+252], %rd13;
	st.local.u32 	[%rd1+248], %rd13;
	setp.eq.s32	%p2, %r3, 0;
	@%p2 bra 	BB0_10;

	and.b32  	%r5, %r3, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.u32 	%r54, 0;
	@%p3 bra 	BB0_8;

	setp.eq.s32	%p4, %r5, 1;
	mov.u32 	%r50, 0;
	@%p4 bra 	BB0_7;

	setp.eq.s32	%p5, %r5, 2;
	mov.u32 	%r48, 0;
	@%p5 bra 	BB0_6;

	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.u32 	%r32, [%rd15];
	st.local.u32 	[%rd1], %r32;
	add.s32 	%r2, %r2, 1;
	mov.u32 	%r48, 1;

BB0_6:
	mul.wide.u32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.u32 	%r33, [%rd17];
	mul.wide.u32 	%rd18, %r48, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.local.u32 	[%rd19], %r33;
	add.s32 	%r50, %r48, 1;
	add.s32 	%r2, %r2, 1;

BB0_7:
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.global.u32 	%r34, [%rd21];
	mul.wide.u32 	%rd22, %r50, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.local.u32 	[%rd23], %r34;
	add.s32 	%r54, %r50, 1;
	add.s32 	%r2, %r2, 1;

BB0_8:
	setp.lt.u32	%p6, %r3, 4;
	@%p6 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.u32 	%r35, [%rd25];
	mul.wide.u32 	%rd26, %r54, 4;
	add.s64 	%rd27, %rd1, %rd26;
	st.local.u32 	[%rd27], %r35;
	add.s32 	%r36, %r2, 1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd6, %rd28;
	ld.global.u32 	%r37, [%rd29];
	add.s32 	%r38, %r54, 1;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.local.u32 	[%rd31], %r37;
	add.s32 	%r39, %r2, 2;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.u32 	%r40, [%rd33];
	add.s32 	%r41, %r54, 2;
	mul.wide.u32 	%rd34, %r41, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.local.u32 	[%rd35], %r40;
	add.s32 	%r42, %r2, 3;
	mul.wide.u32 	%rd36, %r42, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.u32 	%r43, [%rd37];
	add.s32 	%r44, %r54, 3;
	mul.wide.u32 	%rd38, %r44, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r43;
	add.s32 	%r2, %r2, 4;
	add.s32 	%r54, %r54, 4;
	setp.lt.u32	%p7, %r54, %r3;
	@%p7 bra 	BB0_9;

BB0_10:
	st.local.u32 	[%rd1+256], %r4;
	mul.wide.s32 	%rd40, %r1, 260;
	add.s64 	%rd4, %rd7, %rd40;
	mov.u32 	%r55, 0;
	mov.pred 	%p8, 0;
	@%p8 bra 	BB0_12;

BB0_11:
	mul.wide.s32 	%rd41, %r55, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.u32 	%r46, [%rd42];
	add.s64 	%rd43, %rd4, %rd41;
	st.global.u32 	[%rd43], %r46;
	add.s32 	%r55, %r55, 1;
	setp.lt.u32	%p9, %r55, 65;
	@%p9 bra 	BB0_11;

BB0_12:
	ret;
}

	// .globl	gpu_memset
.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB1_2:
	ret;
}

	// .globl	gpu_atinit
.entry gpu_atinit(
	.param .u64 .ptr .global .align 4 gpu_atinit_param_0,
	.param .u64 gpu_atinit_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [gpu_atinit_param_0];
	ld.param.u64 	%rd3, [gpu_atinit_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r1, %r5, %r6;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB2_2;

	cvt.u32.u64	%r7, %rd1;
	shr.u64 	%rd4, %rd1, 32;
	cvt.u32.u64	%r8, %rd4;
	xor.b32  	%r9, %r7, 1549556828;
	xor.b32  	%r10, %r8, 909522486;
	mul.wide.s32 	%rd5, %r1, 260;
	add.s64 	%rd6, %rd2, %rd5;
	st.global.u32 	[%rd6], %r9;
	st.global.u32 	[%rd6+4], %r10;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd6+8], %r11;
	st.global.u32 	[%rd6+12], %r11;
	st.global.u32 	[%rd6+16], %r11;
	st.global.u32 	[%rd6+20], %r11;
	st.global.u32 	[%rd6+24], %r11;
	st.global.u32 	[%rd6+28], %r11;
	st.global.u32 	[%rd6+32], %r11;
	st.global.u32 	[%rd6+36], %r11;
	st.global.u32 	[%rd6+40], %r11;
	st.global.u32 	[%rd6+44], %r11;
	st.global.u32 	[%rd6+48], %r11;
	st.global.u32 	[%rd6+52], %r11;
	st.global.u32 	[%rd6+56], %r11;
	st.global.u32 	[%rd6+60], %r11;
	st.global.u32 	[%rd6+64], %r11;
	st.global.u32 	[%rd6+68], %r11;
	st.global.u32 	[%rd6+72], %r11;
	st.global.u32 	[%rd6+76], %r11;
	st.global.u32 	[%rd6+80], %r11;
	st.global.u32 	[%rd6+84], %r11;
	st.global.u32 	[%rd6+88], %r11;
	st.global.u32 	[%rd6+92], %r11;
	st.global.u32 	[%rd6+96], %r11;
	st.global.u32 	[%rd6+100], %r11;
	st.global.u32 	[%rd6+104], %r11;
	st.global.u32 	[%rd6+108], %r11;
	st.global.u32 	[%rd6+112], %r11;
	st.global.u32 	[%rd6+116], %r11;
	st.global.u32 	[%rd6+120], %r11;
	st.global.u32 	[%rd6+124], %r11;
	st.global.u32 	[%rd6+128], %r11;
	st.global.u32 	[%rd6+132], %r11;
	st.global.u32 	[%rd6+136], %r11;
	st.global.u32 	[%rd6+140], %r11;
	st.global.u32 	[%rd6+144], %r11;
	st.global.u32 	[%rd6+148], %r11;
	st.global.u32 	[%rd6+152], %r11;
	st.global.u32 	[%rd6+156], %r11;
	st.global.u32 	[%rd6+160], %r11;
	st.global.u32 	[%rd6+164], %r11;
	st.global.u32 	[%rd6+168], %r11;
	st.global.u32 	[%rd6+172], %r11;
	st.global.u32 	[%rd6+176], %r11;
	st.global.u32 	[%rd6+180], %r11;
	st.global.u32 	[%rd6+184], %r11;
	st.global.u32 	[%rd6+188], %r11;
	st.global.u32 	[%rd6+192], %r11;
	st.global.u32 	[%rd6+196], %r11;
	st.global.u32 	[%rd6+200], %r11;
	st.global.u32 	[%rd6+204], %r11;
	st.global.u32 	[%rd6+208], %r11;
	st.global.u32 	[%rd6+212], %r11;
	st.global.u32 	[%rd6+216], %r11;
	st.global.u32 	[%rd6+220], %r11;
	st.global.u32 	[%rd6+224], %r11;
	st.global.u32 	[%rd6+228], %r11;
	st.global.u32 	[%rd6+232], %r11;
	st.global.u32 	[%rd6+236], %r11;
	st.global.u32 	[%rd6+240], %r11;
	st.global.u32 	[%rd6+244], %r11;
	st.global.u32 	[%rd6+248], %r11;
	st.global.u32 	[%rd6+252], %r11;
	mov.u32 	%r12, 7;
	st.global.u32 	[%rd6+256], %r12;

BB2_2:
	ret;
}

	// .globl	m01000_m04
.entry m01000_m04(
	.param .u64 .ptr .global .align 4 m01000_m04_param_0,
	.param .u64 .ptr .global .align 4 m01000_m04_param_1,
	.param .u64 .ptr .global .align 4 m01000_m04_param_2,
	.param .u64 .ptr .const .align 16 m01000_m04_param_3,
	.param .u64 .ptr .global .align 1 m01000_m04_param_4,
	.param .u64 .ptr .global .align 1 m01000_m04_param_5,
	.param .u64 .ptr .global .align 4 m01000_m04_param_6,
	.param .u64 .ptr .global .align 4 m01000_m04_param_7,
	.param .u64 .ptr .global .align 4 m01000_m04_param_8,
	.param .u64 .ptr .global .align 4 m01000_m04_param_9,
	.param .u64 .ptr .global .align 4 m01000_m04_param_10,
	.param .u64 .ptr .global .align 4 m01000_m04_param_11,
	.param .u64 .ptr .global .align 4 m01000_m04_param_12,
	.param .u64 .ptr .global .align 4 m01000_m04_param_13,
	.param .u64 .ptr .global .align 8 m01000_m04_param_14,
	.param .u64 .ptr .global .align 4 m01000_m04_param_15,
	.param .u64 .ptr .global .align 4 m01000_m04_param_16,
	.param .u64 .ptr .global .align 4 m01000_m04_param_17,
	.param .u64 .ptr .global .align 1 m01000_m04_param_18,
	.param .u64 .ptr .global .align 4 m01000_m04_param_19,
	.param .u64 .ptr .global .align 16 m01000_m04_param_20,
	.param .u64 .ptr .global .align 16 m01000_m04_param_21,
	.param .u64 .ptr .global .align 16 m01000_m04_param_22,
	.param .u64 .ptr .global .align 16 m01000_m04_param_23,
	.param .u32 m01000_m04_param_24,
	.param .u32 m01000_m04_param_25,
	.param .u32 m01000_m04_param_26,
	.param .u32 m01000_m04_param_27,
	.param .u32 m01000_m04_param_28,
	.param .u32 m01000_m04_param_29,
	.param .u32 m01000_m04_param_30,
	.param .u32 m01000_m04_param_31,
	.param .u32 m01000_m04_param_32,
	.param .u32 m01000_m04_param_33,
	.param .u64 m01000_m04_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<1518>;
	.reg .b64 	%rd<122>;


	ld.param.u64 	%rd9, [m01000_m04_param_0];
	ld.param.u64 	%rd11, [m01000_m04_param_6];
	ld.param.u64 	%rd12, [m01000_m04_param_7];
	ld.param.u64 	%rd13, [m01000_m04_param_8];
	ld.param.u64 	%rd14, [m01000_m04_param_9];
	ld.param.u64 	%rd15, [m01000_m04_param_10];
	ld.param.u64 	%rd16, [m01000_m04_param_11];
	ld.param.u64 	%rd17, [m01000_m04_param_12];
	ld.param.u64 	%rd18, [m01000_m04_param_13];
	ld.param.u64 	%rd19, [m01000_m04_param_14];
	ld.param.u64 	%rd20, [m01000_m04_param_15];
	ld.param.u64 	%rd21, [m01000_m04_param_16];
	ld.param.u64 	%rd22, [m01000_m04_param_19];
	ld.param.u32 	%r153, [m01000_m04_param_24];
	ld.param.u32 	%r154, [m01000_m04_param_25];
	ld.param.u32 	%r155, [m01000_m04_param_26];
	ld.param.u32 	%r156, [m01000_m04_param_27];
	ld.param.u32 	%r157, [m01000_m04_param_30];
	ld.param.u32 	%r158, [m01000_m04_param_31];
	ld.param.u32 	%r159, [m01000_m04_param_32];
	ld.param.u64 	%rd23, [m01000_m04_param_34];
	mov.b32	%r160, %envreg3;
	mov.u32 	%r161, %ctaid.x;
	mov.u32 	%r162, %ntid.x;
	mad.lo.s32 	%r163, %r161, %r162, %r160;
	mov.u32 	%r164, %tid.x;
	add.s32 	%r1, %r163, %r164;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd23;
	@%p1 bra 	BB3_115;

	setp.eq.s32	%p2, %r157, 0;
	@%p2 bra 	BB3_115;

	mul.wide.s32 	%rd24, %r1, 260;
	add.s64 	%rd25, %rd9, %rd24;
	ld.global.u32 	%r5, [%rd25];
	ld.global.u32 	%r166, [%rd25+4];
	ld.global.u32 	%r167, [%rd25+8];
	ld.global.u32 	%r168, [%rd25+12];
	ld.global.u32 	%r21, [%rd25+56];
	and.b32  	%r54, %r154, 31;
	and.b32  	%r55, %r155, 31;
	mov.u32 	%r1501, 0;

BB3_3:
	add.s32 	%r1493, %r168, 1859775393;
	add.s32 	%r1492, %r166, 1859775393;
	add.s32 	%r1491, %r167, 1859775393;
	add.s32 	%r1490, %r168, 1518500249;
	add.s32 	%r1489, %r167, 1518500249;
	add.s32 	%r1488, %r166, 1518500249;
	add.s32 	%r1487, %r168, -271733879;
	add.s32 	%r1486, %r167, -1732584194;
	add.s32 	%r1485, %r166, 271733878;
	add.s32 	%r1484, %r21, 1859775393;
	add.s32 	%r1483, %r21, 1518500249;
	ld.param.u64 	%rd121, [m01000_m04_param_3];
	shr.u32 	%r169, %r1501, 2;
	mul.wide.u32 	%rd26, %r169, 16;
	add.s64 	%rd27, %rd121, %rd26;
	ld.const.v4.u32 	{%r170, %r171, %r172, %r173}, [%rd27];
	or.b32  	%r178, %r5, %r173;
	or.b32  	%r179, %r5, %r172;
	or.b32  	%r180, %r5, %r171;
	or.b32  	%r181, %r5, %r170;
	add.s32 	%r182, %r181, -1;
	add.s32 	%r183, %r180, -1;
	add.s32 	%r184, %r179, -1;
	add.s32 	%r185, %r178, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 3;
	shr.b32 	%rhs, %r185, 29;
	add.u32 	%r186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 3;
	shr.b32 	%rhs, %r184, 29;
	add.u32 	%r187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r183, 3;
	shr.b32 	%rhs, %r183, 29;
	add.u32 	%r188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 3;
	shr.b32 	%rhs, %r182, 29;
	add.u32 	%r189, %lhs, %rhs;
	}
	and.b32  	%r190, %r189, 2004318071;
	and.b32  	%r191, %r188, 2004318071;
	and.b32  	%r192, %r187, 2004318071;
	and.b32  	%r193, %r186, 2004318071;
	xor.b32  	%r194, %r193, -1732584194;
	xor.b32  	%r195, %r192, -1732584194;
	xor.b32  	%r196, %r191, -1732584194;
	xor.b32  	%r197, %r190, -1732584194;
	add.s32 	%r198, %r1485, %r197;
	add.s32 	%r199, %r1485, %r196;
	add.s32 	%r200, %r1485, %r195;
	add.s32 	%r201, %r1485, %r194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 7;
	shr.b32 	%rhs, %r201, 25;
	add.u32 	%r202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r200, 7;
	shr.b32 	%rhs, %r200, 25;
	add.u32 	%r203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 7;
	shr.b32 	%rhs, %r199, 25;
	add.u32 	%r204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 7;
	shr.b32 	%rhs, %r198, 25;
	add.u32 	%r205, %lhs, %rhs;
	}
	xor.b32  	%r206, %r186, -271733879;
	xor.b32  	%r207, %r187, -271733879;
	xor.b32  	%r208, %r188, -271733879;
	xor.b32  	%r209, %r189, -271733879;
	and.b32  	%r210, %r209, %r205;
	and.b32  	%r211, %r208, %r204;
	and.b32  	%r212, %r207, %r203;
	and.b32  	%r213, %r206, %r202;
	xor.b32  	%r214, %r213, -271733879;
	xor.b32  	%r215, %r212, -271733879;
	xor.b32  	%r216, %r211, -271733879;
	xor.b32  	%r217, %r210, -271733879;
	add.s32 	%r218, %r1486, %r217;
	add.s32 	%r219, %r1486, %r216;
	add.s32 	%r220, %r1486, %r215;
	add.s32 	%r221, %r1486, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 11;
	shr.b32 	%rhs, %r221, 21;
	add.u32 	%r222, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r220, 11;
	shr.b32 	%rhs, %r220, 21;
	add.u32 	%r223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r219, 11;
	shr.b32 	%rhs, %r219, 21;
	add.u32 	%r224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r218, 11;
	shr.b32 	%rhs, %r218, 21;
	add.u32 	%r225, %lhs, %rhs;
	}
	xor.b32  	%r226, %r186, %r202;
	xor.b32  	%r227, %r187, %r203;
	xor.b32  	%r228, %r188, %r204;
	xor.b32  	%r229, %r189, %r205;
	and.b32  	%r230, %r229, %r225;
	and.b32  	%r231, %r228, %r224;
	and.b32  	%r232, %r227, %r223;
	and.b32  	%r233, %r226, %r222;
	xor.b32  	%r234, %r233, %r186;
	xor.b32  	%r235, %r232, %r187;
	xor.b32  	%r236, %r231, %r188;
	xor.b32  	%r237, %r230, %r189;
	add.s32 	%r238, %r1487, %r237;
	add.s32 	%r239, %r1487, %r236;
	add.s32 	%r240, %r1487, %r235;
	add.s32 	%r241, %r1487, %r234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r241, 19;
	shr.b32 	%rhs, %r241, 13;
	add.u32 	%r242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r240, 19;
	shr.b32 	%rhs, %r240, 13;
	add.u32 	%r243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 19;
	shr.b32 	%rhs, %r239, 13;
	add.u32 	%r244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r238, 19;
	shr.b32 	%rhs, %r238, 13;
	add.u32 	%r245, %lhs, %rhs;
	}
	xor.b32  	%r246, %r202, %r222;
	xor.b32  	%r247, %r203, %r223;
	xor.b32  	%r248, %r204, %r224;
	xor.b32  	%r249, %r205, %r225;
	and.b32  	%r250, %r249, %r245;
	and.b32  	%r251, %r248, %r244;
	and.b32  	%r252, %r247, %r243;
	and.b32  	%r253, %r246, %r242;
	xor.b32  	%r254, %r253, %r202;
	xor.b32  	%r255, %r252, %r203;
	xor.b32  	%r256, %r251, %r204;
	xor.b32  	%r257, %r250, %r205;
	add.s32 	%r258, %r189, %r257;
	add.s32 	%r259, %r188, %r256;
	add.s32 	%r260, %r187, %r255;
	add.s32 	%r261, %r186, %r254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r261, 3;
	shr.b32 	%rhs, %r261, 29;
	add.u32 	%r262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r260, 3;
	shr.b32 	%rhs, %r260, 29;
	add.u32 	%r263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r259, 3;
	shr.b32 	%rhs, %r259, 29;
	add.u32 	%r264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r258, 3;
	shr.b32 	%rhs, %r258, 29;
	add.u32 	%r265, %lhs, %rhs;
	}
	xor.b32  	%r266, %r222, %r242;
	xor.b32  	%r267, %r223, %r243;
	xor.b32  	%r268, %r224, %r244;
	xor.b32  	%r269, %r225, %r245;
	and.b32  	%r270, %r269, %r265;
	and.b32  	%r271, %r268, %r264;
	and.b32  	%r272, %r267, %r263;
	and.b32  	%r273, %r266, %r262;
	xor.b32  	%r274, %r273, %r222;
	xor.b32  	%r275, %r272, %r223;
	xor.b32  	%r276, %r271, %r224;
	xor.b32  	%r277, %r270, %r225;
	add.s32 	%r278, %r205, %r277;
	add.s32 	%r279, %r204, %r276;
	add.s32 	%r280, %r203, %r275;
	add.s32 	%r281, %r202, %r274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r281, 7;
	shr.b32 	%rhs, %r281, 25;
	add.u32 	%r282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 7;
	shr.b32 	%rhs, %r280, 25;
	add.u32 	%r283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 7;
	shr.b32 	%rhs, %r279, 25;
	add.u32 	%r284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 7;
	shr.b32 	%rhs, %r278, 25;
	add.u32 	%r285, %lhs, %rhs;
	}
	xor.b32  	%r286, %r242, %r262;
	xor.b32  	%r287, %r243, %r263;
	xor.b32  	%r288, %r244, %r264;
	xor.b32  	%r289, %r245, %r265;
	and.b32  	%r290, %r289, %r285;
	and.b32  	%r291, %r288, %r284;
	and.b32  	%r292, %r287, %r283;
	and.b32  	%r293, %r286, %r282;
	xor.b32  	%r294, %r293, %r242;
	xor.b32  	%r295, %r292, %r243;
	xor.b32  	%r296, %r291, %r244;
	xor.b32  	%r297, %r290, %r245;
	add.s32 	%r298, %r225, %r297;
	add.s32 	%r299, %r224, %r296;
	add.s32 	%r300, %r223, %r295;
	add.s32 	%r301, %r222, %r294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r301, 11;
	shr.b32 	%rhs, %r301, 21;
	add.u32 	%r302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 11;
	shr.b32 	%rhs, %r300, 21;
	add.u32 	%r303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 11;
	shr.b32 	%rhs, %r299, 21;
	add.u32 	%r304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 11;
	shr.b32 	%rhs, %r298, 21;
	add.u32 	%r305, %lhs, %rhs;
	}
	xor.b32  	%r306, %r262, %r282;
	xor.b32  	%r307, %r263, %r283;
	xor.b32  	%r308, %r264, %r284;
	xor.b32  	%r309, %r265, %r285;
	and.b32  	%r310, %r309, %r305;
	and.b32  	%r311, %r308, %r304;
	and.b32  	%r312, %r307, %r303;
	and.b32  	%r313, %r306, %r302;
	xor.b32  	%r314, %r313, %r262;
	xor.b32  	%r315, %r312, %r263;
	xor.b32  	%r316, %r311, %r264;
	xor.b32  	%r317, %r310, %r265;
	add.s32 	%r318, %r245, %r317;
	add.s32 	%r319, %r244, %r316;
	add.s32 	%r320, %r243, %r315;
	add.s32 	%r321, %r242, %r314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 19;
	shr.b32 	%rhs, %r321, 13;
	add.u32 	%r322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r320, 19;
	shr.b32 	%rhs, %r320, 13;
	add.u32 	%r323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 19;
	shr.b32 	%rhs, %r319, 13;
	add.u32 	%r324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 19;
	shr.b32 	%rhs, %r318, 13;
	add.u32 	%r325, %lhs, %rhs;
	}
	xor.b32  	%r326, %r282, %r302;
	xor.b32  	%r327, %r283, %r303;
	xor.b32  	%r328, %r284, %r304;
	xor.b32  	%r329, %r285, %r305;
	and.b32  	%r330, %r329, %r325;
	and.b32  	%r331, %r328, %r324;
	and.b32  	%r332, %r327, %r323;
	and.b32  	%r333, %r326, %r322;
	xor.b32  	%r334, %r333, %r282;
	xor.b32  	%r335, %r332, %r283;
	xor.b32  	%r336, %r331, %r284;
	xor.b32  	%r337, %r330, %r285;
	add.s32 	%r338, %r265, %r337;
	add.s32 	%r339, %r264, %r336;
	add.s32 	%r340, %r263, %r335;
	add.s32 	%r341, %r262, %r334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 3;
	shr.b32 	%rhs, %r341, 29;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 3;
	shr.b32 	%rhs, %r340, 29;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 3;
	shr.b32 	%rhs, %r339, 29;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 3;
	shr.b32 	%rhs, %r338, 29;
	add.u32 	%r345, %lhs, %rhs;
	}
	xor.b32  	%r346, %r302, %r322;
	xor.b32  	%r347, %r303, %r323;
	xor.b32  	%r348, %r304, %r324;
	xor.b32  	%r349, %r305, %r325;
	and.b32  	%r350, %r349, %r345;
	and.b32  	%r351, %r348, %r344;
	and.b32  	%r352, %r347, %r343;
	and.b32  	%r353, %r346, %r342;
	xor.b32  	%r354, %r353, %r302;
	xor.b32  	%r355, %r352, %r303;
	xor.b32  	%r356, %r351, %r304;
	xor.b32  	%r357, %r350, %r305;
	add.s32 	%r358, %r285, %r357;
	add.s32 	%r359, %r284, %r356;
	add.s32 	%r360, %r283, %r355;
	add.s32 	%r361, %r282, %r354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 7;
	shr.b32 	%rhs, %r361, 25;
	add.u32 	%r362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 7;
	shr.b32 	%rhs, %r360, 25;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 7;
	shr.b32 	%rhs, %r359, 25;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r358, 7;
	shr.b32 	%rhs, %r358, 25;
	add.u32 	%r365, %lhs, %rhs;
	}
	xor.b32  	%r366, %r322, %r342;
	xor.b32  	%r367, %r323, %r343;
	xor.b32  	%r368, %r324, %r344;
	xor.b32  	%r369, %r325, %r345;
	and.b32  	%r370, %r369, %r365;
	and.b32  	%r371, %r368, %r364;
	and.b32  	%r372, %r367, %r363;
	and.b32  	%r373, %r366, %r362;
	xor.b32  	%r374, %r373, %r322;
	xor.b32  	%r375, %r372, %r323;
	xor.b32  	%r376, %r371, %r324;
	xor.b32  	%r377, %r370, %r325;
	add.s32 	%r378, %r305, %r377;
	add.s32 	%r379, %r304, %r376;
	add.s32 	%r380, %r303, %r375;
	add.s32 	%r381, %r302, %r374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 11;
	shr.b32 	%rhs, %r381, 21;
	add.u32 	%r382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 11;
	shr.b32 	%rhs, %r380, 21;
	add.u32 	%r383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 11;
	shr.b32 	%rhs, %r379, 21;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r378, 11;
	shr.b32 	%rhs, %r378, 21;
	add.u32 	%r385, %lhs, %rhs;
	}
	xor.b32  	%r386, %r342, %r362;
	xor.b32  	%r387, %r343, %r363;
	xor.b32  	%r388, %r344, %r364;
	xor.b32  	%r389, %r345, %r365;
	and.b32  	%r390, %r389, %r385;
	and.b32  	%r391, %r388, %r384;
	and.b32  	%r392, %r387, %r383;
	and.b32  	%r393, %r386, %r382;
	xor.b32  	%r394, %r393, %r342;
	xor.b32  	%r395, %r392, %r343;
	xor.b32  	%r396, %r391, %r344;
	xor.b32  	%r397, %r390, %r345;
	add.s32 	%r398, %r325, %r397;
	add.s32 	%r399, %r324, %r396;
	add.s32 	%r400, %r323, %r395;
	add.s32 	%r401, %r322, %r394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r401, 19;
	shr.b32 	%rhs, %r401, 13;
	add.u32 	%r402, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r400, 19;
	shr.b32 	%rhs, %r400, 13;
	add.u32 	%r403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r399, 19;
	shr.b32 	%rhs, %r399, 13;
	add.u32 	%r404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 19;
	shr.b32 	%rhs, %r398, 13;
	add.u32 	%r405, %lhs, %rhs;
	}
	xor.b32  	%r406, %r362, %r382;
	xor.b32  	%r407, %r363, %r383;
	xor.b32  	%r408, %r364, %r384;
	xor.b32  	%r409, %r365, %r385;
	and.b32  	%r410, %r409, %r405;
	and.b32  	%r411, %r408, %r404;
	and.b32  	%r412, %r407, %r403;
	and.b32  	%r413, %r406, %r402;
	xor.b32  	%r414, %r413, %r362;
	xor.b32  	%r415, %r412, %r363;
	xor.b32  	%r416, %r411, %r364;
	xor.b32  	%r417, %r410, %r365;
	add.s32 	%r418, %r345, %r417;
	add.s32 	%r419, %r344, %r416;
	add.s32 	%r420, %r343, %r415;
	add.s32 	%r421, %r342, %r414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 3;
	shr.b32 	%rhs, %r421, 29;
	add.u32 	%r422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 3;
	shr.b32 	%rhs, %r420, 29;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r419, 3;
	shr.b32 	%rhs, %r419, 29;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 3;
	shr.b32 	%rhs, %r418, 29;
	add.u32 	%r425, %lhs, %rhs;
	}
	xor.b32  	%r426, %r382, %r402;
	xor.b32  	%r427, %r383, %r403;
	xor.b32  	%r428, %r384, %r404;
	xor.b32  	%r429, %r385, %r405;
	and.b32  	%r430, %r429, %r425;
	and.b32  	%r431, %r428, %r424;
	and.b32  	%r432, %r427, %r423;
	and.b32  	%r433, %r426, %r422;
	xor.b32  	%r434, %r433, %r382;
	xor.b32  	%r435, %r432, %r383;
	xor.b32  	%r436, %r431, %r384;
	xor.b32  	%r437, %r430, %r385;
	add.s32 	%r438, %r365, %r437;
	add.s32 	%r439, %r364, %r436;
	add.s32 	%r440, %r363, %r435;
	add.s32 	%r441, %r362, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 7;
	shr.b32 	%rhs, %r441, 25;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 7;
	shr.b32 	%rhs, %r440, 25;
	add.u32 	%r443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 7;
	shr.b32 	%rhs, %r439, 25;
	add.u32 	%r444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 7;
	shr.b32 	%rhs, %r438, 25;
	add.u32 	%r445, %lhs, %rhs;
	}
	xor.b32  	%r446, %r402, %r422;
	xor.b32  	%r447, %r403, %r423;
	xor.b32  	%r448, %r404, %r424;
	xor.b32  	%r449, %r405, %r425;
	and.b32  	%r450, %r449, %r445;
	and.b32  	%r451, %r448, %r444;
	and.b32  	%r452, %r447, %r443;
	and.b32  	%r453, %r446, %r442;
	xor.b32  	%r454, %r453, %r402;
	xor.b32  	%r455, %r452, %r403;
	xor.b32  	%r456, %r451, %r404;
	xor.b32  	%r457, %r450, %r405;
	add.s32 	%r458, %r382, %r21;
	add.s32 	%r459, %r383, %r21;
	add.s32 	%r460, %r384, %r21;
	add.s32 	%r461, %r385, %r21;
	add.s32 	%r462, %r461, %r457;
	add.s32 	%r463, %r460, %r456;
	add.s32 	%r464, %r459, %r455;
	add.s32 	%r465, %r458, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 11;
	shr.b32 	%rhs, %r465, 21;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 11;
	shr.b32 	%rhs, %r464, 21;
	add.u32 	%r467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 11;
	shr.b32 	%rhs, %r463, 21;
	add.u32 	%r468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 11;
	shr.b32 	%rhs, %r462, 21;
	add.u32 	%r469, %lhs, %rhs;
	}
	xor.b32  	%r470, %r422, %r442;
	xor.b32  	%r471, %r423, %r443;
	xor.b32  	%r472, %r424, %r444;
	xor.b32  	%r473, %r425, %r445;
	and.b32  	%r474, %r473, %r469;
	and.b32  	%r475, %r472, %r468;
	and.b32  	%r476, %r471, %r467;
	and.b32  	%r477, %r470, %r466;
	xor.b32  	%r478, %r477, %r422;
	xor.b32  	%r479, %r476, %r423;
	xor.b32  	%r480, %r475, %r424;
	xor.b32  	%r481, %r474, %r425;
	add.s32 	%r482, %r405, %r481;
	add.s32 	%r483, %r404, %r480;
	add.s32 	%r484, %r403, %r479;
	add.s32 	%r485, %r402, %r478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 19;
	shr.b32 	%rhs, %r485, 13;
	add.u32 	%r486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 19;
	shr.b32 	%rhs, %r484, 13;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 19;
	shr.b32 	%rhs, %r483, 13;
	add.u32 	%r488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 19;
	shr.b32 	%rhs, %r482, 13;
	add.u32 	%r489, %lhs, %rhs;
	}
	add.s32 	%r490, %r425, %r181;
	add.s32 	%r491, %r424, %r180;
	add.s32 	%r492, %r423, %r179;
	add.s32 	%r493, %r422, %r178;
	xor.b32  	%r494, %r489, %r445;
	xor.b32  	%r495, %r488, %r444;
	xor.b32  	%r496, %r487, %r443;
	xor.b32  	%r497, %r486, %r442;
	xor.b32  	%r498, %r489, %r469;
	xor.b32  	%r499, %r488, %r468;
	xor.b32  	%r500, %r487, %r467;
	xor.b32  	%r501, %r486, %r466;
	and.b32  	%r502, %r501, %r497;
	and.b32  	%r503, %r500, %r496;
	and.b32  	%r504, %r499, %r495;
	and.b32  	%r505, %r498, %r494;
	xor.b32  	%r506, %r505, %r489;
	xor.b32  	%r507, %r504, %r488;
	xor.b32  	%r508, %r503, %r487;
	xor.b32  	%r509, %r502, %r486;
	add.s32 	%r510, %r493, %r509;
	add.s32 	%r511, %r492, %r508;
	add.s32 	%r512, %r491, %r507;
	add.s32 	%r513, %r490, %r506;
	add.s32 	%r514, %r513, 1518500249;
	add.s32 	%r515, %r512, 1518500249;
	add.s32 	%r516, %r511, 1518500249;
	add.s32 	%r517, %r510, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 3;
	shr.b32 	%rhs, %r517, 29;
	add.u32 	%r518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 3;
	shr.b32 	%rhs, %r516, 29;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 3;
	shr.b32 	%rhs, %r515, 29;
	add.u32 	%r520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 3;
	shr.b32 	%rhs, %r514, 29;
	add.u32 	%r521, %lhs, %rhs;
	}
	xor.b32  	%r522, %r521, %r469;
	xor.b32  	%r523, %r520, %r468;
	xor.b32  	%r524, %r519, %r467;
	xor.b32  	%r525, %r518, %r466;
	xor.b32  	%r526, %r521, %r489;
	xor.b32  	%r527, %r520, %r488;
	xor.b32  	%r528, %r519, %r487;
	xor.b32  	%r529, %r518, %r486;
	and.b32  	%r530, %r529, %r525;
	and.b32  	%r531, %r528, %r524;
	and.b32  	%r532, %r527, %r523;
	and.b32  	%r533, %r526, %r522;
	xor.b32  	%r534, %r533, %r521;
	xor.b32  	%r535, %r532, %r520;
	xor.b32  	%r536, %r531, %r519;
	xor.b32  	%r537, %r530, %r518;
	add.s32 	%r538, %r442, %r537;
	add.s32 	%r539, %r443, %r536;
	add.s32 	%r540, %r444, %r535;
	add.s32 	%r541, %r445, %r534;
	add.s32 	%r542, %r541, 1518500249;
	add.s32 	%r543, %r540, 1518500249;
	add.s32 	%r544, %r539, 1518500249;
	add.s32 	%r545, %r538, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 5;
	shr.b32 	%rhs, %r545, 27;
	add.u32 	%r546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 5;
	shr.b32 	%rhs, %r544, 27;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 5;
	shr.b32 	%rhs, %r543, 27;
	add.u32 	%r548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 5;
	shr.b32 	%rhs, %r542, 27;
	add.u32 	%r549, %lhs, %rhs;
	}
	xor.b32  	%r550, %r549, %r489;
	xor.b32  	%r551, %r548, %r488;
	xor.b32  	%r552, %r547, %r487;
	xor.b32  	%r553, %r546, %r486;
	xor.b32  	%r554, %r549, %r521;
	xor.b32  	%r555, %r548, %r520;
	xor.b32  	%r556, %r547, %r519;
	xor.b32  	%r557, %r546, %r518;
	and.b32  	%r558, %r557, %r553;
	and.b32  	%r559, %r556, %r552;
	and.b32  	%r560, %r555, %r551;
	and.b32  	%r561, %r554, %r550;
	xor.b32  	%r562, %r561, %r549;
	xor.b32  	%r563, %r560, %r548;
	xor.b32  	%r564, %r559, %r547;
	xor.b32  	%r565, %r558, %r546;
	add.s32 	%r566, %r466, %r565;
	add.s32 	%r567, %r467, %r564;
	add.s32 	%r568, %r468, %r563;
	add.s32 	%r569, %r469, %r562;
	add.s32 	%r570, %r569, 1518500249;
	add.s32 	%r571, %r568, 1518500249;
	add.s32 	%r572, %r567, 1518500249;
	add.s32 	%r573, %r566, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 9;
	shr.b32 	%rhs, %r573, 23;
	add.u32 	%r574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 9;
	shr.b32 	%rhs, %r572, 23;
	add.u32 	%r575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r571, 9;
	shr.b32 	%rhs, %r571, 23;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r570, 9;
	shr.b32 	%rhs, %r570, 23;
	add.u32 	%r577, %lhs, %rhs;
	}
	xor.b32  	%r578, %r577, %r521;
	xor.b32  	%r579, %r576, %r520;
	xor.b32  	%r580, %r575, %r519;
	xor.b32  	%r581, %r574, %r518;
	xor.b32  	%r582, %r577, %r549;
	xor.b32  	%r583, %r576, %r548;
	xor.b32  	%r584, %r575, %r547;
	xor.b32  	%r585, %r574, %r546;
	and.b32  	%r586, %r585, %r581;
	and.b32  	%r587, %r584, %r580;
	and.b32  	%r588, %r583, %r579;
	and.b32  	%r589, %r582, %r578;
	xor.b32  	%r590, %r589, %r577;
	xor.b32  	%r591, %r588, %r576;
	xor.b32  	%r592, %r587, %r575;
	xor.b32  	%r593, %r586, %r574;
	add.s32 	%r594, %r486, %r593;
	add.s32 	%r595, %r487, %r592;
	add.s32 	%r596, %r488, %r591;
	add.s32 	%r597, %r489, %r590;
	add.s32 	%r598, %r597, 1518500249;
	add.s32 	%r599, %r596, 1518500249;
	add.s32 	%r600, %r595, 1518500249;
	add.s32 	%r601, %r594, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r598, 13;
	shr.b32 	%rhs, %r598, 19;
	add.u32 	%r602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 13;
	shr.b32 	%rhs, %r599, 19;
	add.u32 	%r603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 13;
	shr.b32 	%rhs, %r600, 19;
	add.u32 	%r604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 13;
	shr.b32 	%rhs, %r601, 19;
	add.u32 	%r605, %lhs, %rhs;
	}
	xor.b32  	%r606, %r605, %r546;
	xor.b32  	%r607, %r604, %r547;
	xor.b32  	%r608, %r603, %r548;
	xor.b32  	%r609, %r602, %r549;
	xor.b32  	%r610, %r605, %r574;
	xor.b32  	%r611, %r604, %r575;
	xor.b32  	%r612, %r603, %r576;
	xor.b32  	%r613, %r602, %r577;
	and.b32  	%r614, %r613, %r609;
	and.b32  	%r615, %r612, %r608;
	and.b32  	%r616, %r611, %r607;
	and.b32  	%r617, %r610, %r606;
	xor.b32  	%r618, %r617, %r605;
	xor.b32  	%r619, %r616, %r604;
	xor.b32  	%r620, %r615, %r603;
	xor.b32  	%r621, %r614, %r602;
	add.s32 	%r622, %r518, %r1488;
	add.s32 	%r623, %r519, %r1488;
	add.s32 	%r624, %r520, %r1488;
	add.s32 	%r625, %r521, %r1488;
	add.s32 	%r626, %r625, %r621;
	add.s32 	%r627, %r624, %r620;
	add.s32 	%r628, %r623, %r619;
	add.s32 	%r629, %r622, %r618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r629, 3;
	shr.b32 	%rhs, %r629, 29;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 3;
	shr.b32 	%rhs, %r628, 29;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 3;
	shr.b32 	%rhs, %r627, 29;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 3;
	shr.b32 	%rhs, %r626, 29;
	add.u32 	%r633, %lhs, %rhs;
	}
	xor.b32  	%r634, %r633, %r577;
	xor.b32  	%r635, %r632, %r576;
	xor.b32  	%r636, %r631, %r575;
	xor.b32  	%r637, %r630, %r574;
	xor.b32  	%r638, %r633, %r602;
	xor.b32  	%r639, %r632, %r603;
	xor.b32  	%r640, %r631, %r604;
	xor.b32  	%r641, %r630, %r605;
	and.b32  	%r642, %r641, %r637;
	and.b32  	%r643, %r640, %r636;
	and.b32  	%r644, %r639, %r635;
	and.b32  	%r645, %r638, %r634;
	xor.b32  	%r646, %r645, %r633;
	xor.b32  	%r647, %r644, %r632;
	xor.b32  	%r648, %r643, %r631;
	xor.b32  	%r649, %r642, %r630;
	add.s32 	%r650, %r546, %r649;
	add.s32 	%r651, %r547, %r648;
	add.s32 	%r652, %r548, %r647;
	add.s32 	%r653, %r549, %r646;
	add.s32 	%r654, %r653, 1518500249;
	add.s32 	%r655, %r652, 1518500249;
	add.s32 	%r656, %r651, 1518500249;
	add.s32 	%r657, %r650, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 5;
	shr.b32 	%rhs, %r657, 27;
	add.u32 	%r658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r656, 5;
	shr.b32 	%rhs, %r656, 27;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 5;
	shr.b32 	%rhs, %r655, 27;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 5;
	shr.b32 	%rhs, %r654, 27;
	add.u32 	%r661, %lhs, %rhs;
	}
	xor.b32  	%r662, %r661, %r602;
	xor.b32  	%r663, %r660, %r603;
	xor.b32  	%r664, %r659, %r604;
	xor.b32  	%r665, %r658, %r605;
	xor.b32  	%r666, %r661, %r633;
	xor.b32  	%r667, %r660, %r632;
	xor.b32  	%r668, %r659, %r631;
	xor.b32  	%r669, %r658, %r630;
	and.b32  	%r670, %r669, %r665;
	and.b32  	%r671, %r668, %r664;
	and.b32  	%r672, %r667, %r663;
	and.b32  	%r673, %r666, %r662;
	xor.b32  	%r674, %r673, %r661;
	xor.b32  	%r675, %r672, %r660;
	xor.b32  	%r676, %r671, %r659;
	xor.b32  	%r677, %r670, %r658;
	add.s32 	%r678, %r574, %r677;
	add.s32 	%r679, %r575, %r676;
	add.s32 	%r680, %r576, %r675;
	add.s32 	%r681, %r577, %r674;
	add.s32 	%r682, %r681, 1518500249;
	add.s32 	%r683, %r680, 1518500249;
	add.s32 	%r684, %r679, 1518500249;
	add.s32 	%r685, %r678, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 9;
	shr.b32 	%rhs, %r685, 23;
	add.u32 	%r686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 9;
	shr.b32 	%rhs, %r684, 23;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r683, 9;
	shr.b32 	%rhs, %r683, 23;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 9;
	shr.b32 	%rhs, %r682, 23;
	add.u32 	%r689, %lhs, %rhs;
	}
	xor.b32  	%r690, %r689, %r633;
	xor.b32  	%r691, %r688, %r632;
	xor.b32  	%r692, %r687, %r631;
	xor.b32  	%r693, %r686, %r630;
	xor.b32  	%r694, %r689, %r661;
	xor.b32  	%r695, %r688, %r660;
	xor.b32  	%r696, %r687, %r659;
	xor.b32  	%r697, %r686, %r658;
	and.b32  	%r698, %r697, %r693;
	and.b32  	%r699, %r696, %r692;
	and.b32  	%r700, %r695, %r691;
	and.b32  	%r701, %r694, %r690;
	xor.b32  	%r702, %r701, %r689;
	xor.b32  	%r703, %r700, %r688;
	xor.b32  	%r704, %r699, %r687;
	xor.b32  	%r705, %r698, %r686;
	add.s32 	%r706, %r605, %r705;
	add.s32 	%r707, %r604, %r704;
	add.s32 	%r708, %r603, %r703;
	add.s32 	%r709, %r602, %r702;
	add.s32 	%r710, %r709, 1518500249;
	add.s32 	%r711, %r708, 1518500249;
	add.s32 	%r712, %r707, 1518500249;
	add.s32 	%r713, %r706, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 13;
	shr.b32 	%rhs, %r710, 19;
	add.u32 	%r714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 13;
	shr.b32 	%rhs, %r711, 19;
	add.u32 	%r715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r712, 13;
	shr.b32 	%rhs, %r712, 19;
	add.u32 	%r716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 13;
	shr.b32 	%rhs, %r713, 19;
	add.u32 	%r717, %lhs, %rhs;
	}
	xor.b32  	%r718, %r717, %r658;
	xor.b32  	%r719, %r716, %r659;
	xor.b32  	%r720, %r715, %r660;
	xor.b32  	%r721, %r714, %r661;
	xor.b32  	%r722, %r717, %r686;
	xor.b32  	%r723, %r716, %r687;
	xor.b32  	%r724, %r715, %r688;
	xor.b32  	%r725, %r714, %r689;
	and.b32  	%r726, %r725, %r721;
	and.b32  	%r727, %r724, %r720;
	and.b32  	%r728, %r723, %r719;
	and.b32  	%r729, %r722, %r718;
	xor.b32  	%r730, %r729, %r717;
	xor.b32  	%r731, %r728, %r716;
	xor.b32  	%r732, %r727, %r715;
	xor.b32  	%r733, %r726, %r714;
	add.s32 	%r734, %r630, %r1489;
	add.s32 	%r735, %r631, %r1489;
	add.s32 	%r736, %r632, %r1489;
	add.s32 	%r737, %r633, %r1489;
	add.s32 	%r738, %r737, %r733;
	add.s32 	%r739, %r736, %r732;
	add.s32 	%r740, %r735, %r731;
	add.s32 	%r741, %r734, %r730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 3;
	shr.b32 	%rhs, %r741, 29;
	add.u32 	%r742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 3;
	shr.b32 	%rhs, %r740, 29;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 3;
	shr.b32 	%rhs, %r739, 29;
	add.u32 	%r744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 3;
	shr.b32 	%rhs, %r738, 29;
	add.u32 	%r745, %lhs, %rhs;
	}
	xor.b32  	%r746, %r745, %r689;
	xor.b32  	%r747, %r744, %r688;
	xor.b32  	%r748, %r743, %r687;
	xor.b32  	%r749, %r742, %r686;
	xor.b32  	%r750, %r745, %r714;
	xor.b32  	%r751, %r744, %r715;
	xor.b32  	%r752, %r743, %r716;
	xor.b32  	%r753, %r742, %r717;
	and.b32  	%r754, %r753, %r749;
	and.b32  	%r755, %r752, %r748;
	and.b32  	%r756, %r751, %r747;
	and.b32  	%r757, %r750, %r746;
	xor.b32  	%r758, %r757, %r745;
	xor.b32  	%r759, %r756, %r744;
	xor.b32  	%r760, %r755, %r743;
	xor.b32  	%r761, %r754, %r742;
	add.s32 	%r762, %r658, %r761;
	add.s32 	%r763, %r659, %r760;
	add.s32 	%r764, %r660, %r759;
	add.s32 	%r765, %r661, %r758;
	add.s32 	%r766, %r765, 1518500249;
	add.s32 	%r767, %r764, 1518500249;
	add.s32 	%r768, %r763, 1518500249;
	add.s32 	%r769, %r762, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r769, 5;
	shr.b32 	%rhs, %r769, 27;
	add.u32 	%r770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 5;
	shr.b32 	%rhs, %r768, 27;
	add.u32 	%r771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 5;
	shr.b32 	%rhs, %r767, 27;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 5;
	shr.b32 	%rhs, %r766, 27;
	add.u32 	%r773, %lhs, %rhs;
	}
	xor.b32  	%r774, %r773, %r714;
	xor.b32  	%r775, %r772, %r715;
	xor.b32  	%r776, %r771, %r716;
	xor.b32  	%r777, %r770, %r717;
	xor.b32  	%r778, %r773, %r745;
	xor.b32  	%r779, %r772, %r744;
	xor.b32  	%r780, %r771, %r743;
	xor.b32  	%r781, %r770, %r742;
	and.b32  	%r782, %r781, %r777;
	and.b32  	%r783, %r780, %r776;
	and.b32  	%r784, %r779, %r775;
	and.b32  	%r785, %r778, %r774;
	xor.b32  	%r786, %r785, %r773;
	xor.b32  	%r787, %r784, %r772;
	xor.b32  	%r788, %r783, %r771;
	xor.b32  	%r789, %r782, %r770;
	add.s32 	%r790, %r686, %r789;
	add.s32 	%r791, %r687, %r788;
	add.s32 	%r792, %r688, %r787;
	add.s32 	%r793, %r689, %r786;
	add.s32 	%r794, %r793, 1518500249;
	add.s32 	%r795, %r792, 1518500249;
	add.s32 	%r796, %r791, 1518500249;
	add.s32 	%r797, %r790, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 9;
	shr.b32 	%rhs, %r794, 23;
	add.u32 	%r798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 9;
	shr.b32 	%rhs, %r795, 23;
	add.u32 	%r799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 9;
	shr.b32 	%rhs, %r796, 23;
	add.u32 	%r800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 9;
	shr.b32 	%rhs, %r797, 23;
	add.u32 	%r801, %lhs, %rhs;
	}
	xor.b32  	%r802, %r801, %r742;
	xor.b32  	%r803, %r800, %r743;
	xor.b32  	%r804, %r799, %r744;
	xor.b32  	%r805, %r798, %r745;
	xor.b32  	%r806, %r801, %r770;
	xor.b32  	%r807, %r800, %r771;
	xor.b32  	%r808, %r799, %r772;
	xor.b32  	%r809, %r798, %r773;
	and.b32  	%r810, %r809, %r805;
	and.b32  	%r811, %r808, %r804;
	and.b32  	%r812, %r807, %r803;
	and.b32  	%r813, %r806, %r802;
	xor.b32  	%r814, %r813, %r801;
	xor.b32  	%r815, %r812, %r800;
	xor.b32  	%r816, %r811, %r799;
	xor.b32  	%r817, %r810, %r798;
	add.s32 	%r818, %r717, %r1483;
	add.s32 	%r819, %r716, %r1483;
	add.s32 	%r820, %r715, %r1483;
	add.s32 	%r821, %r714, %r1483;
	add.s32 	%r822, %r821, %r817;
	add.s32 	%r823, %r820, %r816;
	add.s32 	%r824, %r819, %r815;
	add.s32 	%r825, %r818, %r814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 13;
	shr.b32 	%rhs, %r822, 19;
	add.u32 	%r826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 13;
	shr.b32 	%rhs, %r823, 19;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 13;
	shr.b32 	%rhs, %r824, 19;
	add.u32 	%r828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 13;
	shr.b32 	%rhs, %r825, 19;
	add.u32 	%r829, %lhs, %rhs;
	}
	xor.b32  	%r830, %r829, %r770;
	xor.b32  	%r831, %r828, %r771;
	xor.b32  	%r832, %r827, %r772;
	xor.b32  	%r833, %r826, %r773;
	xor.b32  	%r834, %r829, %r801;
	xor.b32  	%r835, %r828, %r800;
	xor.b32  	%r836, %r827, %r799;
	xor.b32  	%r837, %r826, %r798;
	and.b32  	%r838, %r837, %r833;
	and.b32  	%r839, %r836, %r832;
	and.b32  	%r840, %r835, %r831;
	and.b32  	%r841, %r834, %r830;
	xor.b32  	%r842, %r841, %r829;
	xor.b32  	%r843, %r840, %r828;
	xor.b32  	%r844, %r839, %r827;
	xor.b32  	%r845, %r838, %r826;
	add.s32 	%r846, %r742, %r1490;
	add.s32 	%r847, %r743, %r1490;
	add.s32 	%r848, %r744, %r1490;
	add.s32 	%r849, %r745, %r1490;
	add.s32 	%r850, %r849, %r845;
	add.s32 	%r851, %r848, %r844;
	add.s32 	%r852, %r847, %r843;
	add.s32 	%r853, %r846, %r842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r853, 3;
	shr.b32 	%rhs, %r853, 29;
	add.u32 	%r854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 3;
	shr.b32 	%rhs, %r852, 29;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 3;
	shr.b32 	%rhs, %r851, 29;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 3;
	shr.b32 	%rhs, %r850, 29;
	add.u32 	%r857, %lhs, %rhs;
	}
	xor.b32  	%r858, %r857, %r798;
	xor.b32  	%r859, %r856, %r799;
	xor.b32  	%r860, %r855, %r800;
	xor.b32  	%r861, %r854, %r801;
	xor.b32  	%r862, %r857, %r826;
	xor.b32  	%r863, %r856, %r827;
	xor.b32  	%r864, %r855, %r828;
	xor.b32  	%r865, %r854, %r829;
	and.b32  	%r866, %r865, %r861;
	and.b32  	%r867, %r864, %r860;
	and.b32  	%r868, %r863, %r859;
	and.b32  	%r869, %r862, %r858;
	xor.b32  	%r870, %r869, %r857;
	xor.b32  	%r871, %r868, %r856;
	xor.b32  	%r872, %r867, %r855;
	xor.b32  	%r873, %r866, %r854;
	add.s32 	%r874, %r770, %r873;
	add.s32 	%r875, %r771, %r872;
	add.s32 	%r876, %r772, %r871;
	add.s32 	%r877, %r773, %r870;
	add.s32 	%r878, %r877, 1518500249;
	add.s32 	%r879, %r876, 1518500249;
	add.s32 	%r880, %r875, 1518500249;
	add.s32 	%r881, %r874, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 5;
	shr.b32 	%rhs, %r881, 27;
	add.u32 	%r882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 5;
	shr.b32 	%rhs, %r880, 27;
	add.u32 	%r883, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 5;
	shr.b32 	%rhs, %r879, 27;
	add.u32 	%r884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 5;
	shr.b32 	%rhs, %r878, 27;
	add.u32 	%r885, %lhs, %rhs;
	}
	xor.b32  	%r886, %r885, %r826;
	xor.b32  	%r887, %r884, %r827;
	xor.b32  	%r888, %r883, %r828;
	xor.b32  	%r889, %r882, %r829;
	xor.b32  	%r890, %r885, %r857;
	xor.b32  	%r891, %r884, %r856;
	xor.b32  	%r892, %r883, %r855;
	xor.b32  	%r893, %r882, %r854;
	and.b32  	%r894, %r893, %r889;
	and.b32  	%r895, %r892, %r888;
	and.b32  	%r896, %r891, %r887;
	and.b32  	%r897, %r890, %r886;
	xor.b32  	%r898, %r897, %r885;
	xor.b32  	%r899, %r896, %r884;
	xor.b32  	%r900, %r895, %r883;
	xor.b32  	%r901, %r894, %r882;
	add.s32 	%r902, %r801, %r901;
	add.s32 	%r903, %r800, %r900;
	add.s32 	%r904, %r799, %r899;
	add.s32 	%r905, %r798, %r898;
	add.s32 	%r906, %r905, 1518500249;
	add.s32 	%r907, %r904, 1518500249;
	add.s32 	%r908, %r903, 1518500249;
	add.s32 	%r909, %r902, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 9;
	shr.b32 	%rhs, %r909, 23;
	add.u32 	%r910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r908, 9;
	shr.b32 	%rhs, %r908, 23;
	add.u32 	%r911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 9;
	shr.b32 	%rhs, %r907, 23;
	add.u32 	%r912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 9;
	shr.b32 	%rhs, %r906, 23;
	add.u32 	%r913, %lhs, %rhs;
	}
	xor.b32  	%r914, %r913, %r857;
	xor.b32  	%r915, %r912, %r856;
	xor.b32  	%r916, %r911, %r855;
	xor.b32  	%r917, %r910, %r854;
	xor.b32  	%r918, %r913, %r885;
	xor.b32  	%r919, %r912, %r884;
	xor.b32  	%r920, %r911, %r883;
	xor.b32  	%r921, %r910, %r882;
	and.b32  	%r922, %r921, %r917;
	and.b32  	%r923, %r920, %r916;
	and.b32  	%r924, %r919, %r915;
	and.b32  	%r925, %r918, %r914;
	xor.b32  	%r926, %r925, %r913;
	xor.b32  	%r927, %r924, %r912;
	xor.b32  	%r928, %r923, %r911;
	xor.b32  	%r929, %r922, %r910;
	add.s32 	%r930, %r829, %r929;
	add.s32 	%r931, %r828, %r928;
	add.s32 	%r932, %r827, %r927;
	add.s32 	%r933, %r826, %r926;
	add.s32 	%r934, %r933, 1518500249;
	add.s32 	%r935, %r932, 1518500249;
	add.s32 	%r936, %r931, 1518500249;
	add.s32 	%r937, %r930, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r934, 13;
	shr.b32 	%rhs, %r934, 19;
	add.u32 	%r938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 13;
	shr.b32 	%rhs, %r935, 19;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 13;
	shr.b32 	%rhs, %r936, 19;
	add.u32 	%r940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r937, 13;
	shr.b32 	%rhs, %r937, 19;
	add.u32 	%r941, %lhs, %rhs;
	}
	add.s32 	%r942, %r857, %r181;
	add.s32 	%r943, %r856, %r180;
	add.s32 	%r944, %r855, %r179;
	add.s32 	%r945, %r854, %r178;
	xor.b32  	%r946, %r941, %r910;
	xor.b32  	%r947, %r940, %r911;
	xor.b32  	%r948, %r939, %r912;
	xor.b32  	%r949, %r938, %r913;
	xor.b32  	%r950, %r949, %r885;
	xor.b32  	%r951, %r948, %r884;
	xor.b32  	%r952, %r947, %r883;
	xor.b32  	%r953, %r946, %r882;
	add.s32 	%r954, %r945, %r953;
	add.s32 	%r955, %r944, %r952;
	add.s32 	%r956, %r943, %r951;
	add.s32 	%r957, %r942, %r950;
	add.s32 	%r958, %r957, 1859775393;
	add.s32 	%r959, %r956, 1859775393;
	add.s32 	%r960, %r955, 1859775393;
	add.s32 	%r961, %r954, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 3;
	shr.b32 	%rhs, %r958, 29;
	add.u32 	%r962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r959, 3;
	shr.b32 	%rhs, %r959, 29;
	add.u32 	%r963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r960, 3;
	shr.b32 	%rhs, %r960, 29;
	add.u32 	%r964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r961, 3;
	shr.b32 	%rhs, %r961, 29;
	add.u32 	%r965, %lhs, %rhs;
	}
	xor.b32  	%r966, %r965, %r941;
	xor.b32  	%r967, %r964, %r940;
	xor.b32  	%r968, %r963, %r939;
	xor.b32  	%r969, %r962, %r938;
	xor.b32  	%r970, %r969, %r913;
	xor.b32  	%r971, %r968, %r912;
	xor.b32  	%r972, %r967, %r911;
	xor.b32  	%r973, %r966, %r910;
	add.s32 	%r974, %r882, %r973;
	add.s32 	%r975, %r883, %r972;
	add.s32 	%r976, %r884, %r971;
	add.s32 	%r977, %r885, %r970;
	add.s32 	%r978, %r977, 1859775393;
	add.s32 	%r979, %r976, 1859775393;
	add.s32 	%r980, %r975, 1859775393;
	add.s32 	%r981, %r974, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r978, 9;
	shr.b32 	%rhs, %r978, 23;
	add.u32 	%r982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 9;
	shr.b32 	%rhs, %r979, 23;
	add.u32 	%r983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r980, 9;
	shr.b32 	%rhs, %r980, 23;
	add.u32 	%r984, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 9;
	shr.b32 	%rhs, %r981, 23;
	add.u32 	%r985, %lhs, %rhs;
	}
	xor.b32  	%r986, %r985, %r965;
	xor.b32  	%r987, %r984, %r964;
	xor.b32  	%r988, %r983, %r963;
	xor.b32  	%r989, %r982, %r962;
	xor.b32  	%r990, %r989, %r938;
	xor.b32  	%r991, %r988, %r939;
	xor.b32  	%r992, %r987, %r940;
	xor.b32  	%r993, %r986, %r941;
	add.s32 	%r994, %r910, %r993;
	add.s32 	%r995, %r911, %r992;
	add.s32 	%r996, %r912, %r991;
	add.s32 	%r997, %r913, %r990;
	add.s32 	%r998, %r997, 1859775393;
	add.s32 	%r999, %r996, 1859775393;
	add.s32 	%r1000, %r995, 1859775393;
	add.s32 	%r1001, %r994, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 11;
	shr.b32 	%rhs, %r998, 21;
	add.u32 	%r1002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 11;
	shr.b32 	%rhs, %r999, 21;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 11;
	shr.b32 	%rhs, %r1000, 21;
	add.u32 	%r1004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 11;
	shr.b32 	%rhs, %r1001, 21;
	add.u32 	%r1005, %lhs, %rhs;
	}
	xor.b32  	%r1006, %r1005, %r985;
	xor.b32  	%r1007, %r1004, %r984;
	xor.b32  	%r1008, %r1003, %r983;
	xor.b32  	%r1009, %r1002, %r982;
	xor.b32  	%r1010, %r1009, %r962;
	xor.b32  	%r1011, %r1008, %r963;
	xor.b32  	%r1012, %r1007, %r964;
	xor.b32  	%r1013, %r1006, %r965;
	add.s32 	%r1014, %r941, %r1013;
	add.s32 	%r1015, %r940, %r1012;
	add.s32 	%r1016, %r939, %r1011;
	add.s32 	%r1017, %r938, %r1010;
	add.s32 	%r1018, %r1017, 1859775393;
	add.s32 	%r1019, %r1016, 1859775393;
	add.s32 	%r1020, %r1015, 1859775393;
	add.s32 	%r1021, %r1014, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 15;
	shr.b32 	%rhs, %r1021, 17;
	add.u32 	%r1022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 15;
	shr.b32 	%rhs, %r1020, 17;
	add.u32 	%r1023, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 15;
	shr.b32 	%rhs, %r1019, 17;
	add.u32 	%r1024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1018, 15;
	shr.b32 	%rhs, %r1018, 17;
	add.u32 	%r1025, %lhs, %rhs;
	}
	xor.b32  	%r1026, %r1025, %r1002;
	xor.b32  	%r1027, %r1024, %r1003;
	xor.b32  	%r1028, %r1023, %r1004;
	xor.b32  	%r1029, %r1022, %r1005;
	xor.b32  	%r1030, %r1029, %r985;
	xor.b32  	%r1031, %r1028, %r984;
	xor.b32  	%r1032, %r1027, %r983;
	xor.b32  	%r1033, %r1026, %r982;
	add.s32 	%r1034, %r965, %r1491;
	add.s32 	%r1035, %r964, %r1491;
	add.s32 	%r1036, %r963, %r1491;
	add.s32 	%r1037, %r962, %r1491;
	add.s32 	%r1038, %r1037, %r1033;
	add.s32 	%r1039, %r1036, %r1032;
	add.s32 	%r1040, %r1035, %r1031;
	add.s32 	%r1041, %r1034, %r1030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 3;
	shr.b32 	%rhs, %r1038, 29;
	add.u32 	%r1042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 3;
	shr.b32 	%rhs, %r1039, 29;
	add.u32 	%r1043, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 3;
	shr.b32 	%rhs, %r1040, 29;
	add.u32 	%r1044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 3;
	shr.b32 	%rhs, %r1041, 29;
	add.u32 	%r1045, %lhs, %rhs;
	}
	xor.b32  	%r1046, %r1045, %r1022;
	xor.b32  	%r1047, %r1044, %r1023;
	xor.b32  	%r1048, %r1043, %r1024;
	xor.b32  	%r1049, %r1042, %r1025;
	xor.b32  	%r1050, %r1049, %r1002;
	xor.b32  	%r1051, %r1048, %r1003;
	xor.b32  	%r1052, %r1047, %r1004;
	xor.b32  	%r1053, %r1046, %r1005;
	add.s32 	%r1054, %r985, %r1053;
	add.s32 	%r1055, %r984, %r1052;
	add.s32 	%r1056, %r983, %r1051;
	add.s32 	%r1057, %r982, %r1050;
	add.s32 	%r1058, %r1057, 1859775393;
	add.s32 	%r1059, %r1056, 1859775393;
	add.s32 	%r1060, %r1055, 1859775393;
	add.s32 	%r1061, %r1054, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 9;
	shr.b32 	%rhs, %r1058, 23;
	add.u32 	%r1062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 9;
	shr.b32 	%rhs, %r1059, 23;
	add.u32 	%r1063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 9;
	shr.b32 	%rhs, %r1060, 23;
	add.u32 	%r1064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 9;
	shr.b32 	%rhs, %r1061, 23;
	add.u32 	%r1065, %lhs, %rhs;
	}
	xor.b32  	%r1066, %r1065, %r1045;
	xor.b32  	%r1067, %r1064, %r1044;
	xor.b32  	%r1068, %r1063, %r1043;
	xor.b32  	%r1069, %r1062, %r1042;
	xor.b32  	%r1070, %r1069, %r1025;
	xor.b32  	%r1071, %r1068, %r1024;
	xor.b32  	%r1072, %r1067, %r1023;
	xor.b32  	%r1073, %r1066, %r1022;
	add.s32 	%r1074, %r1005, %r1073;
	add.s32 	%r1075, %r1004, %r1072;
	add.s32 	%r1076, %r1003, %r1071;
	add.s32 	%r1077, %r1002, %r1070;
	add.s32 	%r1078, %r1077, 1859775393;
	add.s32 	%r1079, %r1076, 1859775393;
	add.s32 	%r1080, %r1075, 1859775393;
	add.s32 	%r1081, %r1074, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 11;
	shr.b32 	%rhs, %r1081, 21;
	add.u32 	%r1082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 11;
	shr.b32 	%rhs, %r1080, 21;
	add.u32 	%r1083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 11;
	shr.b32 	%rhs, %r1079, 21;
	add.u32 	%r1084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1078, 11;
	shr.b32 	%rhs, %r1078, 21;
	add.u32 	%r1085, %lhs, %rhs;
	}
	xor.b32  	%r1086, %r1085, %r1062;
	xor.b32  	%r1087, %r1084, %r1063;
	xor.b32  	%r1088, %r1083, %r1064;
	xor.b32  	%r1089, %r1082, %r1065;
	xor.b32  	%r1090, %r1089, %r1045;
	xor.b32  	%r1091, %r1088, %r1044;
	xor.b32  	%r1092, %r1087, %r1043;
	xor.b32  	%r1093, %r1086, %r1042;
	add.s32 	%r1094, %r1022, %r1484;
	add.s32 	%r1095, %r1023, %r1484;
	add.s32 	%r1096, %r1024, %r1484;
	add.s32 	%r1097, %r1025, %r1484;
	add.s32 	%r1098, %r1097, %r1093;
	add.s32 	%r1099, %r1096, %r1092;
	add.s32 	%r1100, %r1095, %r1091;
	add.s32 	%r1101, %r1094, %r1090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 15;
	shr.b32 	%rhs, %r1101, 17;
	add.u32 	%r1102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 15;
	shr.b32 	%rhs, %r1100, 17;
	add.u32 	%r1103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 15;
	shr.b32 	%rhs, %r1099, 17;
	add.u32 	%r1104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 15;
	shr.b32 	%rhs, %r1098, 17;
	add.u32 	%r1105, %lhs, %rhs;
	}
	xor.b32  	%r1106, %r1105, %r1085;
	xor.b32  	%r1107, %r1104, %r1084;
	xor.b32  	%r1108, %r1103, %r1083;
	xor.b32  	%r1109, %r1102, %r1082;
	xor.b32  	%r1110, %r1109, %r1065;
	xor.b32  	%r1111, %r1108, %r1064;
	xor.b32  	%r1112, %r1107, %r1063;
	xor.b32  	%r1113, %r1106, %r1062;
	add.s32 	%r1114, %r1045, %r1492;
	add.s32 	%r1115, %r1044, %r1492;
	add.s32 	%r1116, %r1043, %r1492;
	add.s32 	%r1117, %r1042, %r1492;
	add.s32 	%r1118, %r1117, %r1113;
	add.s32 	%r1119, %r1116, %r1112;
	add.s32 	%r1120, %r1115, %r1111;
	add.s32 	%r1121, %r1114, %r1110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1118, 3;
	shr.b32 	%rhs, %r1118, 29;
	add.u32 	%r1122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 3;
	shr.b32 	%rhs, %r1119, 29;
	add.u32 	%r1123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 3;
	shr.b32 	%rhs, %r1120, 29;
	add.u32 	%r1124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 3;
	shr.b32 	%rhs, %r1121, 29;
	add.u32 	%r1125, %lhs, %rhs;
	}
	xor.b32  	%r1126, %r1125, %r1102;
	xor.b32  	%r1127, %r1124, %r1103;
	xor.b32  	%r1128, %r1123, %r1104;
	xor.b32  	%r1129, %r1122, %r1105;
	xor.b32  	%r1130, %r1129, %r1085;
	xor.b32  	%r1131, %r1128, %r1084;
	xor.b32  	%r1132, %r1127, %r1083;
	xor.b32  	%r1133, %r1126, %r1082;
	add.s32 	%r1134, %r1065, %r1133;
	add.s32 	%r1135, %r1064, %r1132;
	add.s32 	%r1136, %r1063, %r1131;
	add.s32 	%r1137, %r1062, %r1130;
	add.s32 	%r1138, %r1137, 1859775393;
	add.s32 	%r1139, %r1136, 1859775393;
	add.s32 	%r1140, %r1135, 1859775393;
	add.s32 	%r1141, %r1134, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1138, 9;
	shr.b32 	%rhs, %r1138, 23;
	add.u32 	%r1142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 9;
	shr.b32 	%rhs, %r1139, 23;
	add.u32 	%r1143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 9;
	shr.b32 	%rhs, %r1140, 23;
	add.u32 	%r1144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 9;
	shr.b32 	%rhs, %r1141, 23;
	add.u32 	%r1145, %lhs, %rhs;
	}
	xor.b32  	%r1146, %r1145, %r1125;
	xor.b32  	%r1147, %r1144, %r1124;
	xor.b32  	%r1148, %r1143, %r1123;
	xor.b32  	%r1149, %r1142, %r1122;
	xor.b32  	%r1150, %r1149, %r1105;
	xor.b32  	%r1151, %r1148, %r1104;
	xor.b32  	%r1152, %r1147, %r1103;
	xor.b32  	%r1153, %r1146, %r1102;
	add.s32 	%r1154, %r1082, %r1153;
	add.s32 	%r1155, %r1083, %r1152;
	add.s32 	%r1156, %r1084, %r1151;
	add.s32 	%r1157, %r1085, %r1150;
	add.s32 	%r1158, %r1157, 1859775393;
	add.s32 	%r1159, %r1156, 1859775393;
	add.s32 	%r1160, %r1155, 1859775393;
	add.s32 	%r1161, %r1154, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 11;
	shr.b32 	%rhs, %r1158, 21;
	add.u32 	%r1162, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 11;
	shr.b32 	%rhs, %r1159, 21;
	add.u32 	%r1163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1160, 11;
	shr.b32 	%rhs, %r1160, 21;
	add.u32 	%r1164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 11;
	shr.b32 	%rhs, %r1161, 21;
	add.u32 	%r1165, %lhs, %rhs;
	}
	xor.b32  	%r1166, %r1165, %r1145;
	xor.b32  	%r1167, %r1164, %r1144;
	xor.b32  	%r1168, %r1163, %r1143;
	xor.b32  	%r1169, %r1162, %r1142;
	xor.b32  	%r1170, %r1169, %r1122;
	xor.b32  	%r1171, %r1168, %r1123;
	xor.b32  	%r1172, %r1167, %r1124;
	xor.b32  	%r1173, %r1166, %r1125;
	add.s32 	%r1174, %r1102, %r1173;
	add.s32 	%r1175, %r1103, %r1172;
	add.s32 	%r1176, %r1104, %r1171;
	add.s32 	%r1177, %r1105, %r1170;
	add.s32 	%r1178, %r1177, 1859775393;
	add.s32 	%r1179, %r1176, 1859775393;
	add.s32 	%r1180, %r1175, 1859775393;
	add.s32 	%r1181, %r1174, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 15;
	shr.b32 	%rhs, %r1181, 17;
	add.u32 	%r1182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1180, 15;
	shr.b32 	%rhs, %r1180, 17;
	add.u32 	%r1183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 15;
	shr.b32 	%rhs, %r1179, 17;
	add.u32 	%r1184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 15;
	shr.b32 	%rhs, %r1178, 17;
	add.u32 	%r1185, %lhs, %rhs;
	}
	xor.b32  	%r1186, %r1185, %r1162;
	xor.b32  	%r1187, %r1184, %r1163;
	xor.b32  	%r1188, %r1183, %r1164;
	xor.b32  	%r1189, %r1182, %r1165;
	xor.b32  	%r1190, %r1189, %r1145;
	xor.b32  	%r1191, %r1188, %r1144;
	xor.b32  	%r1192, %r1187, %r1143;
	xor.b32  	%r1193, %r1186, %r1142;
	add.s32 	%r1194, %r1125, %r1493;
	add.s32 	%r1195, %r1124, %r1493;
	add.s32 	%r1196, %r1123, %r1493;
	add.s32 	%r1197, %r1122, %r1493;
	add.s32 	%r1198, %r1197, %r1193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1198, 3;
	shr.b32 	%rhs, %r1198, 29;
	add.u32 	%r57, %lhs, %rhs;
	}
	add.s32 	%r1199, %r1196, %r1192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 3;
	shr.b32 	%rhs, %r1199, 29;
	add.u32 	%r58, %lhs, %rhs;
	}
	add.s32 	%r1200, %r1195, %r1191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1200, 3;
	shr.b32 	%rhs, %r1200, 29;
	add.u32 	%r59, %lhs, %rhs;
	}
	add.s32 	%r1201, %r1194, %r1190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 3;
	shr.b32 	%rhs, %r1201, 29;
	add.u32 	%r60, %lhs, %rhs;
	}
	xor.b32  	%r1202, %r60, %r1182;
	xor.b32  	%r1203, %r59, %r1183;
	xor.b32  	%r1204, %r58, %r1184;
	xor.b32  	%r1205, %r57, %r1185;
	xor.b32  	%r1206, %r1205, %r1162;
	xor.b32  	%r1207, %r1204, %r1163;
	xor.b32  	%r1208, %r1203, %r1164;
	xor.b32  	%r1209, %r1202, %r1165;
	add.s32 	%r1210, %r1145, %r1209;
	add.s32 	%r1211, %r1144, %r1208;
	add.s32 	%r1212, %r1143, %r1207;
	add.s32 	%r1213, %r1142, %r1206;
	add.s32 	%r1214, %r1213, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 9;
	shr.b32 	%rhs, %r1214, 23;
	add.u32 	%r61, %lhs, %rhs;
	}
	add.s32 	%r1215, %r1212, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 9;
	shr.b32 	%rhs, %r1215, 23;
	add.u32 	%r62, %lhs, %rhs;
	}
	add.s32 	%r1216, %r1211, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1216, 9;
	shr.b32 	%rhs, %r1216, 23;
	add.u32 	%r63, %lhs, %rhs;
	}
	add.s32 	%r1217, %r1210, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1217, 9;
	shr.b32 	%rhs, %r1217, 23;
	add.u32 	%r64, %lhs, %rhs;
	}
	xor.b32  	%r1218, %r64, %r60;
	xor.b32  	%r1219, %r63, %r59;
	xor.b32  	%r1220, %r62, %r58;
	xor.b32  	%r1221, %r61, %r57;
	xor.b32  	%r1222, %r1221, %r1185;
	xor.b32  	%r1223, %r1220, %r1184;
	xor.b32  	%r1224, %r1219, %r1183;
	xor.b32  	%r1225, %r1218, %r1182;
	add.s32 	%r1226, %r1165, %r1225;
	add.s32 	%r1227, %r1164, %r1224;
	add.s32 	%r1228, %r1163, %r1223;
	add.s32 	%r1229, %r1162, %r1222;
	add.s32 	%r1230, %r1229, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 11;
	shr.b32 	%rhs, %r1230, 21;
	add.u32 	%r65, %lhs, %rhs;
	}
	add.s32 	%r1231, %r1228, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 11;
	shr.b32 	%rhs, %r1231, 21;
	add.u32 	%r66, %lhs, %rhs;
	}
	add.s32 	%r1232, %r1227, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 11;
	shr.b32 	%rhs, %r1232, 21;
	add.u32 	%r67, %lhs, %rhs;
	}
	add.s32 	%r1233, %r1226, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 11;
	shr.b32 	%rhs, %r1233, 21;
	add.u32 	%r68, %lhs, %rhs;
	}
	xor.b32  	%r1234, %r68, %r64;
	xor.b32  	%r1235, %r67, %r63;
	xor.b32  	%r1236, %r66, %r62;
	xor.b32  	%r1237, %r65, %r61;
	xor.b32  	%r1238, %r1237, %r57;
	xor.b32  	%r1239, %r1236, %r58;
	xor.b32  	%r1240, %r1235, %r59;
	xor.b32  	%r1241, %r1234, %r60;
	add.s32 	%r1242, %r1182, %r1241;
	add.s32 	%r1243, %r1183, %r1240;
	add.s32 	%r1244, %r1184, %r1239;
	add.s32 	%r1245, %r1185, %r1238;
	add.s32 	%r1246, %r1245, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 15;
	shr.b32 	%rhs, %r1246, 17;
	add.u32 	%r69, %lhs, %rhs;
	}
	add.s32 	%r1247, %r1244, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 15;
	shr.b32 	%rhs, %r1247, 17;
	add.u32 	%r70, %lhs, %rhs;
	}
	add.s32 	%r1248, %r1243, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 15;
	shr.b32 	%rhs, %r1248, 17;
	add.u32 	%r71, %lhs, %rhs;
	}
	add.s32 	%r1249, %r1242, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1249, 15;
	shr.b32 	%rhs, %r1249, 17;
	add.u32 	%r72, %lhs, %rhs;
	}
	shr.u32 	%r1250, %r57, %r54;
	and.b32  	%r1251, %r1250, %r153;
	mul.wide.u32 	%rd28, %r1251, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r1252, %r57, 31;
	mov.u32 	%r1253, 1;
	shl.b32 	%r73, %r1253, %r1252;
	ld.global.u32 	%r1254, [%rd29];
	and.b32  	%r1255, %r1254, %r73;
	setp.eq.s32	%p3, %r1255, 0;
	@%p3 bra 	BB3_30;

	mov.u32 	%r1494, 1;
	shr.u32 	%r1256, %r61, %r54;
	and.b32  	%r1257, %r1256, %r153;
	mul.wide.u32 	%rd30, %r1257, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r1258, %r61, 31;
	shl.b32 	%r74, %r1494, %r1258;
	ld.global.u32 	%r1260, [%rd31];
	and.b32  	%r1261, %r1260, %r74;
	setp.eq.s32	%p4, %r1261, 0;
	@%p4 bra 	BB3_30;

	mov.u32 	%r1495, 1;
	shr.u32 	%r1262, %r65, %r54;
	and.b32  	%r1263, %r1262, %r153;
	mul.wide.u32 	%rd32, %r1263, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r1264, %r65, 31;
	shl.b32 	%r75, %r1495, %r1264;
	ld.global.u32 	%r1266, [%rd33];
	and.b32  	%r1267, %r1266, %r75;
	setp.eq.s32	%p5, %r1267, 0;
	@%p5 bra 	BB3_30;

	mov.u32 	%r1496, 1;
	shr.u32 	%r1268, %r69, %r54;
	and.b32  	%r1269, %r1268, %r153;
	mul.wide.u32 	%rd34, %r1269, 4;
	add.s64 	%rd35, %rd14, %rd34;
	and.b32  	%r1270, %r69, 31;
	shl.b32 	%r76, %r1496, %r1270;
	ld.global.u32 	%r1272, [%rd35];
	and.b32  	%r1273, %r1272, %r76;
	setp.eq.s32	%p6, %r1273, 0;
	@%p6 bra 	BB3_30;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1198, 3;
	shr.b32 	%rhs, %r1198, 29;
	add.u32 	%r1480, %lhs, %rhs;
	}
	and.b32  	%r1479, %r1480, 31;
	mov.u32 	%r1478, 1;
	shl.b32 	%r1477, %r1478, %r1479;
	shr.u32 	%r1274, %r1480, %r55;
	and.b32  	%r1275, %r1274, %r153;
	mul.wide.u32 	%rd36, %r1275, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r1276, [%rd37];
	and.b32  	%r1277, %r1276, %r1477;
	setp.eq.s32	%p7, %r1277, 0;
	@%p7 bra 	BB3_30;

	shr.u32 	%r1278, %r61, %r55;
	and.b32  	%r1279, %r1278, %r153;
	mul.wide.u32 	%rd38, %r1279, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r1280, [%rd39];
	and.b32  	%r1281, %r1280, %r74;
	setp.eq.s32	%p8, %r1281, 0;
	@%p8 bra 	BB3_30;

	shr.u32 	%r1282, %r65, %r55;
	and.b32  	%r1283, %r1282, %r153;
	mul.wide.u32 	%rd40, %r1283, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r1284, [%rd41];
	and.b32  	%r1285, %r1284, %r75;
	setp.eq.s32	%p9, %r1285, 0;
	@%p9 bra 	BB3_30;

	shr.u32 	%r1286, %r69, %r55;
	and.b32  	%r1287, %r1286, %r153;
	mul.wide.u32 	%rd42, %r1287, 4;
	add.s64 	%rd43, %rd18, %rd42;
	ld.global.u32 	%r1288, [%rd43];
	and.b32  	%r1289, %r1288, %r76;
	setp.eq.s32	%p10, %r1289, 0;
	@%p10 bra 	BB3_30;

	setp.eq.s32	%p11, %r158, 0;
	mov.u32 	%r1503, 0;
	mov.u32 	%r1290, -1;
	mov.u32 	%r1502, %r158;
	@%p11 bra 	BB3_24;

BB3_12:
	mov.u32 	%r1504, 1;
	shr.u32 	%r79, %r1502, 1;
	add.s32 	%r1505, %r79, %r1503;
	cvt.u64.u32	%rd44, %r1505;
	cvt.u64.u32	%rd45, %r159;
	add.s64 	%rd46, %rd44, %rd45;
	shl.b64 	%rd47, %rd46, 4;
	add.s64 	%rd2, %rd20, %rd47;
	ld.global.u32 	%r81, [%rd2+4];
	setp.gt.u32	%p12, %r69, %r81;
	@%p12 bra 	BB3_22;

	setp.lt.u32	%p13, %r69, %r81;
	mov.u32 	%r1293, -1;
	@%p13 bra 	BB3_14;
	bra.uni 	BB3_15;

BB3_14:
	mov.u32 	%r1504, %r1293;
	bra.uni 	BB3_22;

BB3_15:
	mov.u32 	%r1504, 1;
	ld.global.u32 	%r82, [%rd2+8];
	setp.gt.u32	%p14, %r65, %r82;
	@%p14 bra 	BB3_22;

	setp.lt.u32	%p15, %r65, %r82;
	@%p15 bra 	BB3_17;
	bra.uni 	BB3_18;

BB3_17:
	mov.u32 	%r1504, %r1293;
	bra.uni 	BB3_22;

BB3_18:
	mov.u32 	%r1504, 1;
	ld.global.u32 	%r83, [%rd2+12];
	setp.gt.u32	%p16, %r61, %r83;
	@%p16 bra 	BB3_22;

	setp.lt.u32	%p17, %r61, %r83;
	mov.u32 	%r1504, %r1293;
	@%p17 bra 	BB3_22;

	mov.u32 	%r1504, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1198, 3;
	shr.b32 	%rhs, %r1198, 29;
	add.u32 	%r1481, %lhs, %rhs;
	}
	ld.global.u32 	%r84, [%rd2];
	setp.gt.u32	%p18, %r1481, %r84;
	@%p18 bra 	BB3_22;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1198, 3;
	shr.b32 	%rhs, %r1198, 29;
	add.u32 	%r1482, %lhs, %rhs;
	}
	setp.lt.u32	%p19, %r1482, %r84;
	selp.b32	%r1504, -1, 0, %p19;

BB3_22:
	add.s32 	%r1299, %r79, 1;
	setp.gt.s32	%p20, %r1504, 0;
	selp.b32	%r1300, %r1299, 0, %p20;
	add.s32 	%r1503, %r1300, %r1503;
	selp.b32	%r1301, -1, 0, %p20;
	add.s32 	%r1302, %r1301, %r1502;
	shr.u32 	%r1502, %r1302, 1;
	setp.eq.s32	%p21, %r1504, 0;
	@%p21 bra 	BB3_25;

	setp.ne.s32	%p22, %r1502, 0;
	@%p22 bra 	BB3_12;

BB3_24:
	mov.u32 	%r1505, %r1290;

BB3_25:
	setp.eq.s32	%p23, %r1505, -1;
	@%p23 bra 	BB3_30;

	add.s32 	%r90, %r1505, %r159;
	mul.wide.u32 	%rd48, %r90, 4;
	add.s64 	%rd49, %rd21, %rd48;
	atom.global.add.u32 	%r1304, [%rd49], 1;
	setp.ne.s32	%p24, %r1304, 0;
	@%p24 bra 	BB3_30;

	atom.global.add.u32 	%r91, [%rd22], 1;
	setp.lt.u32	%p25, %r91, %r158;
	@%p25 bra 	BB3_29;
	bra.uni 	BB3_28;

BB3_29:
	mul.wide.u32 	%rd50, %r91, 24;
	add.s64 	%rd51, %rd19, %rd50;
	st.global.v2.u32 	[%rd51+16], {%r1505, %r90};
	st.global.v2.u32 	[%rd51+8], {%r1501, %r156};
	st.global.u64 	[%rd51], %rd1;
	bra.uni 	BB3_30;

BB3_28:
	atom.global.add.u32 	%r1305, [%rd22], -1;

BB3_30:
	shr.u32 	%r1306, %r58, %r54;
	and.b32  	%r1307, %r1306, %r153;
	mul.wide.u32 	%rd52, %r1307, 4;
	add.s64 	%rd53, %rd11, %rd52;
	and.b32  	%r1308, %r58, 31;
	mov.u32 	%r1309, 1;
	shl.b32 	%r92, %r1309, %r1308;
	ld.global.u32 	%r1310, [%rd53];
	and.b32  	%r1311, %r1310, %r92;
	setp.eq.s32	%p26, %r1311, 0;
	@%p26 bra 	BB3_58;

	shr.u32 	%r1312, %r62, %r54;
	and.b32  	%r1313, %r1312, %r153;
	mul.wide.u32 	%rd54, %r1313, 4;
	add.s64 	%rd55, %rd12, %rd54;
	and.b32  	%r1314, %r62, 31;
	shl.b32 	%r93, %r1309, %r1314;
	ld.global.u32 	%r1316, [%rd55];
	and.b32  	%r1317, %r1316, %r93;
	setp.eq.s32	%p27, %r1317, 0;
	@%p27 bra 	BB3_58;

	shr.u32 	%r1318, %r66, %r54;
	and.b32  	%r1319, %r1318, %r153;
	mul.wide.u32 	%rd56, %r1319, 4;
	add.s64 	%rd57, %rd13, %rd56;
	and.b32  	%r1320, %r66, 31;
	shl.b32 	%r94, %r1309, %r1320;
	ld.global.u32 	%r1322, [%rd57];
	and.b32  	%r1323, %r1322, %r94;
	setp.eq.s32	%p28, %r1323, 0;
	@%p28 bra 	BB3_58;

	shr.u32 	%r1324, %r70, %r54;
	and.b32  	%r1325, %r1324, %r153;
	mul.wide.u32 	%rd58, %r1325, 4;
	add.s64 	%rd59, %rd14, %rd58;
	and.b32  	%r1326, %r70, 31;
	shl.b32 	%r95, %r1309, %r1326;
	ld.global.u32 	%r1328, [%rd59];
	and.b32  	%r1329, %r1328, %r95;
	setp.eq.s32	%p29, %r1329, 0;
	@%p29 bra 	BB3_58;

	shr.u32 	%r1330, %r58, %r55;
	and.b32  	%r1331, %r1330, %r153;
	mul.wide.u32 	%rd60, %r1331, 4;
	add.s64 	%rd61, %rd15, %rd60;
	ld.global.u32 	%r1332, [%rd61];
	and.b32  	%r1333, %r1332, %r92;
	setp.eq.s32	%p30, %r1333, 0;
	@%p30 bra 	BB3_58;

	shr.u32 	%r1334, %r62, %r55;
	and.b32  	%r1335, %r1334, %r153;
	mul.wide.u32 	%rd62, %r1335, 4;
	add.s64 	%rd63, %rd16, %rd62;
	ld.global.u32 	%r1336, [%rd63];
	and.b32  	%r1337, %r1336, %r93;
	setp.eq.s32	%p31, %r1337, 0;
	@%p31 bra 	BB3_58;

	shr.u32 	%r1338, %r66, %r55;
	and.b32  	%r1339, %r1338, %r153;
	mul.wide.u32 	%rd64, %r1339, 4;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.u32 	%r1340, [%rd65];
	and.b32  	%r1341, %r1340, %r94;
	setp.eq.s32	%p32, %r1341, 0;
	@%p32 bra 	BB3_58;

	shr.u32 	%r1342, %r70, %r55;
	and.b32  	%r1343, %r1342, %r153;
	mul.wide.u32 	%rd66, %r1343, 4;
	add.s64 	%rd67, %rd18, %rd66;
	ld.global.u32 	%r1344, [%rd67];
	and.b32  	%r1345, %r1344, %r95;
	setp.eq.s32	%p33, %r1345, 0;
	@%p33 bra 	BB3_58;

	setp.eq.s32	%p34, %r158, 0;
	cvt.u64.u32	%rd3, %r159;
	mov.u32 	%r1507, 0;
	mov.u32 	%r1346, -1;
	mov.u32 	%r1506, %r158;
	@%p34 bra 	BB3_51;

BB3_39:
	shr.u32 	%r98, %r1506, 1;
	add.s32 	%r1509, %r98, %r1507;
	cvt.u64.u32	%rd68, %r1509;
	add.s64 	%rd69, %rd68, %rd3;
	shl.b64 	%rd70, %rd69, 4;
	add.s64 	%rd4, %rd20, %rd70;
	ld.global.u32 	%r100, [%rd4+4];
	setp.gt.u32	%p35, %r70, %r100;
	mov.u32 	%r1508, %r1309;
	@%p35 bra 	BB3_49;

	setp.lt.u32	%p36, %r70, %r100;
	mov.u32 	%r1349, -1;
	@%p36 bra 	BB3_41;
	bra.uni 	BB3_42;

BB3_41:
	mov.u32 	%r1508, %r1349;
	bra.uni 	BB3_49;

BB3_42:
	ld.global.u32 	%r101, [%rd4+8];
	setp.gt.u32	%p37, %r66, %r101;
	mov.u32 	%r1508, %r1309;
	@%p37 bra 	BB3_49;

	setp.lt.u32	%p38, %r66, %r101;
	@%p38 bra 	BB3_44;
	bra.uni 	BB3_45;

BB3_44:
	mov.u32 	%r1508, %r1349;
	bra.uni 	BB3_49;

BB3_45:
	ld.global.u32 	%r102, [%rd4+12];
	setp.gt.u32	%p39, %r62, %r102;
	mov.u32 	%r1508, %r1309;
	@%p39 bra 	BB3_49;

	setp.lt.u32	%p40, %r62, %r102;
	mov.u32 	%r1508, %r1349;
	@%p40 bra 	BB3_49;

	ld.global.u32 	%r103, [%rd4];
	setp.gt.u32	%p41, %r58, %r103;
	mov.u32 	%r1508, %r1309;
	@%p41 bra 	BB3_49;

	setp.lt.u32	%p42, %r58, %r103;
	selp.b32	%r1508, -1, 0, %p42;

BB3_49:
	add.s32 	%r1355, %r98, 1;
	setp.gt.s32	%p43, %r1508, 0;
	selp.b32	%r1356, %r1355, 0, %p43;
	add.s32 	%r1507, %r1356, %r1507;
	selp.b32	%r1357, -1, 0, %p43;
	add.s32 	%r1358, %r1357, %r1506;
	shr.u32 	%r1506, %r1358, 1;
	setp.eq.s32	%p44, %r1508, 0;
	@%p44 bra 	BB3_52;

	setp.ne.s32	%p45, %r1506, 0;
	@%p45 bra 	BB3_39;

BB3_51:
	mov.u32 	%r1509, %r1346;

BB3_52:
	setp.eq.s32	%p46, %r1509, -1;
	@%p46 bra 	BB3_58;

	add.s32 	%r109, %r1509, %r159;
	add.s32 	%r110, %r1501, 1;
	setp.ge.u32	%p47, %r110, %r157;
	@%p47 bra 	BB3_58;

	mul.wide.u32 	%rd71, %r109, 4;
	add.s64 	%rd72, %rd21, %rd71;
	atom.global.add.u32 	%r1360, [%rd72], 1;
	setp.ne.s32	%p48, %r1360, 0;
	@%p48 bra 	BB3_58;

	atom.global.add.u32 	%r111, [%rd22], 1;
	setp.lt.u32	%p49, %r111, %r158;
	@%p49 bra 	BB3_57;
	bra.uni 	BB3_56;

BB3_57:
	mul.wide.u32 	%rd73, %r111, 24;
	add.s64 	%rd74, %rd19, %rd73;
	st.global.v2.u32 	[%rd74+16], {%r1509, %r109};
	add.s32 	%r1474, %r1501, 1;
	st.global.v2.u32 	[%rd74+8], {%r1474, %r156};
	st.global.u64 	[%rd74], %rd1;
	bra.uni 	BB3_58;

BB3_56:
	atom.global.add.u32 	%r1361, [%rd22], -1;

BB3_58:
	shr.u32 	%r1362, %r59, %r54;
	and.b32  	%r1363, %r1362, %r153;
	mul.wide.u32 	%rd75, %r1363, 4;
	add.s64 	%rd76, %rd11, %rd75;
	and.b32  	%r1364, %r59, 31;
	mov.u32 	%r1365, 1;
	shl.b32 	%r112, %r1365, %r1364;
	ld.global.u32 	%r1366, [%rd76];
	and.b32  	%r1367, %r1366, %r112;
	setp.eq.s32	%p50, %r1367, 0;
	@%p50 bra 	BB3_86;

	shr.u32 	%r1368, %r63, %r54;
	and.b32  	%r1369, %r1368, %r153;
	mul.wide.u32 	%rd77, %r1369, 4;
	add.s64 	%rd78, %rd12, %rd77;
	and.b32  	%r1370, %r63, 31;
	shl.b32 	%r113, %r1365, %r1370;
	ld.global.u32 	%r1372, [%rd78];
	and.b32  	%r1373, %r1372, %r113;
	setp.eq.s32	%p51, %r1373, 0;
	@%p51 bra 	BB3_86;

	shr.u32 	%r1374, %r67, %r54;
	and.b32  	%r1375, %r1374, %r153;
	mul.wide.u32 	%rd79, %r1375, 4;
	add.s64 	%rd80, %rd13, %rd79;
	and.b32  	%r1376, %r67, 31;
	shl.b32 	%r114, %r1365, %r1376;
	ld.global.u32 	%r1378, [%rd80];
	and.b32  	%r1379, %r1378, %r114;
	setp.eq.s32	%p52, %r1379, 0;
	@%p52 bra 	BB3_86;

	shr.u32 	%r1380, %r71, %r54;
	and.b32  	%r1381, %r1380, %r153;
	mul.wide.u32 	%rd81, %r1381, 4;
	add.s64 	%rd82, %rd14, %rd81;
	and.b32  	%r1382, %r71, 31;
	shl.b32 	%r115, %r1365, %r1382;
	ld.global.u32 	%r1384, [%rd82];
	and.b32  	%r1385, %r1384, %r115;
	setp.eq.s32	%p53, %r1385, 0;
	@%p53 bra 	BB3_86;

	shr.u32 	%r1386, %r59, %r55;
	and.b32  	%r1387, %r1386, %r153;
	mul.wide.u32 	%rd83, %r1387, 4;
	add.s64 	%rd84, %rd15, %rd83;
	ld.global.u32 	%r1388, [%rd84];
	and.b32  	%r1389, %r1388, %r112;
	setp.eq.s32	%p54, %r1389, 0;
	@%p54 bra 	BB3_86;

	shr.u32 	%r1390, %r63, %r55;
	and.b32  	%r1391, %r1390, %r153;
	mul.wide.u32 	%rd85, %r1391, 4;
	add.s64 	%rd86, %rd16, %rd85;
	ld.global.u32 	%r1392, [%rd86];
	and.b32  	%r1393, %r1392, %r113;
	setp.eq.s32	%p55, %r1393, 0;
	@%p55 bra 	BB3_86;

	shr.u32 	%r1394, %r67, %r55;
	and.b32  	%r1395, %r1394, %r153;
	mul.wide.u32 	%rd87, %r1395, 4;
	add.s64 	%rd88, %rd17, %rd87;
	ld.global.u32 	%r1396, [%rd88];
	and.b32  	%r1397, %r1396, %r114;
	setp.eq.s32	%p56, %r1397, 0;
	@%p56 bra 	BB3_86;

	shr.u32 	%r1398, %r71, %r55;
	and.b32  	%r1399, %r1398, %r153;
	mul.wide.u32 	%rd89, %r1399, 4;
	add.s64 	%rd90, %rd18, %rd89;
	ld.global.u32 	%r1400, [%rd90];
	and.b32  	%r1401, %r1400, %r115;
	setp.eq.s32	%p57, %r1401, 0;
	@%p57 bra 	BB3_86;

	setp.eq.s32	%p58, %r158, 0;
	cvt.u64.u32	%rd5, %r159;
	mov.u32 	%r1511, 0;
	mov.u32 	%r1402, -1;
	mov.u32 	%r1510, %r158;
	@%p58 bra 	BB3_79;

BB3_67:
	shr.u32 	%r118, %r1510, 1;
	add.s32 	%r1513, %r118, %r1511;
	cvt.u64.u32	%rd91, %r1513;
	add.s64 	%rd92, %rd91, %rd5;
	shl.b64 	%rd93, %rd92, 4;
	add.s64 	%rd6, %rd20, %rd93;
	ld.global.u32 	%r120, [%rd6+4];
	setp.gt.u32	%p59, %r71, %r120;
	mov.u32 	%r1512, %r1365;
	@%p59 bra 	BB3_77;

	setp.lt.u32	%p60, %r71, %r120;
	mov.u32 	%r1405, -1;
	@%p60 bra 	BB3_69;
	bra.uni 	BB3_70;

BB3_69:
	mov.u32 	%r1512, %r1405;
	bra.uni 	BB3_77;

BB3_70:
	ld.global.u32 	%r121, [%rd6+8];
	setp.gt.u32	%p61, %r67, %r121;
	mov.u32 	%r1512, %r1365;
	@%p61 bra 	BB3_77;

	setp.lt.u32	%p62, %r67, %r121;
	@%p62 bra 	BB3_72;
	bra.uni 	BB3_73;

BB3_72:
	mov.u32 	%r1512, %r1405;
	bra.uni 	BB3_77;

BB3_73:
	ld.global.u32 	%r122, [%rd6+12];
	setp.gt.u32	%p63, %r63, %r122;
	mov.u32 	%r1512, %r1365;
	@%p63 bra 	BB3_77;

	setp.lt.u32	%p64, %r63, %r122;
	mov.u32 	%r1512, %r1405;
	@%p64 bra 	BB3_77;

	ld.global.u32 	%r123, [%rd6];
	setp.gt.u32	%p65, %r59, %r123;
	mov.u32 	%r1512, %r1365;
	@%p65 bra 	BB3_77;

	setp.lt.u32	%p66, %r59, %r123;
	selp.b32	%r1512, -1, 0, %p66;

BB3_77:
	add.s32 	%r1411, %r118, 1;
	setp.gt.s32	%p67, %r1512, 0;
	selp.b32	%r1412, %r1411, 0, %p67;
	add.s32 	%r1511, %r1412, %r1511;
	selp.b32	%r1413, -1, 0, %p67;
	add.s32 	%r1414, %r1413, %r1510;
	shr.u32 	%r1510, %r1414, 1;
	setp.eq.s32	%p68, %r1512, 0;
	@%p68 bra 	BB3_80;

	setp.ne.s32	%p69, %r1510, 0;
	@%p69 bra 	BB3_67;

BB3_79:
	mov.u32 	%r1513, %r1402;

BB3_80:
	setp.eq.s32	%p70, %r1513, -1;
	@%p70 bra 	BB3_86;

	add.s32 	%r129, %r1513, %r159;
	add.s32 	%r130, %r1501, 2;
	setp.ge.u32	%p71, %r130, %r157;
	@%p71 bra 	BB3_86;

	mul.wide.u32 	%rd94, %r129, 4;
	add.s64 	%rd95, %rd21, %rd94;
	atom.global.add.u32 	%r1416, [%rd95], 1;
	setp.ne.s32	%p72, %r1416, 0;
	@%p72 bra 	BB3_86;

	atom.global.add.u32 	%r131, [%rd22], 1;
	setp.lt.u32	%p73, %r131, %r158;
	@%p73 bra 	BB3_85;
	bra.uni 	BB3_84;

BB3_85:
	mul.wide.u32 	%rd96, %r131, 24;
	add.s64 	%rd97, %rd19, %rd96;
	st.global.v2.u32 	[%rd97+16], {%r1513, %r129};
	add.s32 	%r1475, %r1501, 2;
	st.global.v2.u32 	[%rd97+8], {%r1475, %r156};
	st.global.u64 	[%rd97], %rd1;
	bra.uni 	BB3_86;

BB3_84:
	atom.global.add.u32 	%r1417, [%rd22], -1;

BB3_86:
	shr.u32 	%r1418, %r60, %r54;
	and.b32  	%r1419, %r1418, %r153;
	mul.wide.u32 	%rd98, %r1419, 4;
	add.s64 	%rd99, %rd11, %rd98;
	and.b32  	%r1420, %r60, 31;
	mov.u32 	%r1421, 1;
	shl.b32 	%r132, %r1421, %r1420;
	ld.global.u32 	%r1422, [%rd99];
	and.b32  	%r1423, %r1422, %r132;
	setp.eq.s32	%p74, %r1423, 0;
	@%p74 bra 	BB3_114;

	shr.u32 	%r1424, %r64, %r54;
	and.b32  	%r1425, %r1424, %r153;
	mul.wide.u32 	%rd100, %r1425, 4;
	add.s64 	%rd101, %rd12, %rd100;
	and.b32  	%r1426, %r64, 31;
	shl.b32 	%r133, %r1421, %r1426;
	ld.global.u32 	%r1428, [%rd101];
	and.b32  	%r1429, %r1428, %r133;
	setp.eq.s32	%p75, %r1429, 0;
	@%p75 bra 	BB3_114;

	shr.u32 	%r1430, %r68, %r54;
	and.b32  	%r1431, %r1430, %r153;
	mul.wide.u32 	%rd102, %r1431, 4;
	add.s64 	%rd103, %rd13, %rd102;
	and.b32  	%r1432, %r68, 31;
	shl.b32 	%r134, %r1421, %r1432;
	ld.global.u32 	%r1434, [%rd103];
	and.b32  	%r1435, %r1434, %r134;
	setp.eq.s32	%p76, %r1435, 0;
	@%p76 bra 	BB3_114;

	shr.u32 	%r1436, %r72, %r54;
	and.b32  	%r1437, %r1436, %r153;
	mul.wide.u32 	%rd104, %r1437, 4;
	add.s64 	%rd105, %rd14, %rd104;
	and.b32  	%r1438, %r72, 31;
	shl.b32 	%r135, %r1421, %r1438;
	ld.global.u32 	%r1440, [%rd105];
	and.b32  	%r1441, %r1440, %r135;
	setp.eq.s32	%p77, %r1441, 0;
	@%p77 bra 	BB3_114;

	shr.u32 	%r1442, %r60, %r55;
	and.b32  	%r1443, %r1442, %r153;
	mul.wide.u32 	%rd106, %r1443, 4;
	add.s64 	%rd107, %rd15, %rd106;
	ld.global.u32 	%r1444, [%rd107];
	and.b32  	%r1445, %r1444, %r132;
	setp.eq.s32	%p78, %r1445, 0;
	@%p78 bra 	BB3_114;

	shr.u32 	%r1446, %r64, %r55;
	and.b32  	%r1447, %r1446, %r153;
	mul.wide.u32 	%rd108, %r1447, 4;
	add.s64 	%rd109, %rd16, %rd108;
	ld.global.u32 	%r1448, [%rd109];
	and.b32  	%r1449, %r1448, %r133;
	setp.eq.s32	%p79, %r1449, 0;
	@%p79 bra 	BB3_114;

	shr.u32 	%r1450, %r68, %r55;
	and.b32  	%r1451, %r1450, %r153;
	mul.wide.u32 	%rd110, %r1451, 4;
	add.s64 	%rd111, %rd17, %rd110;
	ld.global.u32 	%r1452, [%rd111];
	and.b32  	%r1453, %r1452, %r134;
	setp.eq.s32	%p80, %r1453, 0;
	@%p80 bra 	BB3_114;

	shr.u32 	%r1454, %r72, %r55;
	and.b32  	%r1455, %r1454, %r153;
	mul.wide.u32 	%rd112, %r1455, 4;
	add.s64 	%rd113, %rd18, %rd112;
	ld.global.u32 	%r1456, [%rd113];
	and.b32  	%r1457, %r1456, %r135;
	setp.eq.s32	%p81, %r1457, 0;
	@%p81 bra 	BB3_114;

	setp.eq.s32	%p82, %r158, 0;
	cvt.u64.u32	%rd7, %r159;
	mov.u32 	%r1515, 0;
	mov.u32 	%r1458, -1;
	mov.u32 	%r1514, %r158;
	@%p82 bra 	BB3_107;

BB3_95:
	shr.u32 	%r138, %r1514, 1;
	add.s32 	%r1517, %r138, %r1515;
	cvt.u64.u32	%rd114, %r1517;
	add.s64 	%rd115, %rd114, %rd7;
	shl.b64 	%rd116, %rd115, 4;
	add.s64 	%rd8, %rd20, %rd116;
	ld.global.u32 	%r140, [%rd8+4];
	setp.gt.u32	%p83, %r72, %r140;
	mov.u32 	%r1516, %r1421;
	@%p83 bra 	BB3_105;

	setp.lt.u32	%p84, %r72, %r140;
	mov.u32 	%r1461, -1;
	@%p84 bra 	BB3_97;
	bra.uni 	BB3_98;

BB3_97:
	mov.u32 	%r1516, %r1461;
	bra.uni 	BB3_105;

BB3_98:
	ld.global.u32 	%r141, [%rd8+8];
	setp.gt.u32	%p85, %r68, %r141;
	mov.u32 	%r1516, %r1421;
	@%p85 bra 	BB3_105;

	setp.lt.u32	%p86, %r68, %r141;
	@%p86 bra 	BB3_100;
	bra.uni 	BB3_101;

BB3_100:
	mov.u32 	%r1516, %r1461;
	bra.uni 	BB3_105;

BB3_101:
	ld.global.u32 	%r142, [%rd8+12];
	setp.gt.u32	%p87, %r64, %r142;
	mov.u32 	%r1516, %r1421;
	@%p87 bra 	BB3_105;

	setp.lt.u32	%p88, %r64, %r142;
	mov.u32 	%r1516, %r1461;
	@%p88 bra 	BB3_105;

	ld.global.u32 	%r143, [%rd8];
	setp.gt.u32	%p89, %r60, %r143;
	mov.u32 	%r1516, %r1421;
	@%p89 bra 	BB3_105;

	setp.lt.u32	%p90, %r60, %r143;
	selp.b32	%r1516, -1, 0, %p90;

BB3_105:
	add.s32 	%r1467, %r138, 1;
	setp.gt.s32	%p91, %r1516, 0;
	selp.b32	%r1468, %r1467, 0, %p91;
	add.s32 	%r1515, %r1468, %r1515;
	selp.b32	%r1469, -1, 0, %p91;
	add.s32 	%r1470, %r1469, %r1514;
	shr.u32 	%r1514, %r1470, 1;
	setp.eq.s32	%p92, %r1516, 0;
	@%p92 bra 	BB3_108;

	setp.ne.s32	%p93, %r1514, 0;
	@%p93 bra 	BB3_95;

BB3_107:
	mov.u32 	%r1517, %r1458;

BB3_108:
	setp.eq.s32	%p94, %r1517, -1;
	@%p94 bra 	BB3_114;

	add.s32 	%r149, %r1517, %r159;
	add.s32 	%r150, %r1501, 3;
	setp.ge.u32	%p95, %r150, %r157;
	@%p95 bra 	BB3_114;

	mul.wide.u32 	%rd117, %r149, 4;
	add.s64 	%rd118, %rd21, %rd117;
	atom.global.add.u32 	%r1472, [%rd118], 1;
	setp.ne.s32	%p96, %r1472, 0;
	@%p96 bra 	BB3_114;

	atom.global.add.u32 	%r151, [%rd22], 1;
	setp.lt.u32	%p97, %r151, %r158;
	@%p97 bra 	BB3_113;
	bra.uni 	BB3_112;

BB3_113:
	mul.wide.u32 	%rd119, %r151, 24;
	add.s64 	%rd120, %rd19, %rd119;
	st.global.v2.u32 	[%rd120+16], {%r1517, %r149};
	add.s32 	%r1476, %r1501, 3;
	st.global.v2.u32 	[%rd120+8], {%r1476, %r156};
	st.global.u64 	[%rd120], %rd1;
	bra.uni 	BB3_114;

BB3_112:
	atom.global.add.u32 	%r1473, [%rd22], -1;

BB3_114:
	add.s32 	%r1501, %r1501, 4;
	setp.lt.u32	%p98, %r1501, %r157;
	@%p98 bra 	BB3_3;

BB3_115:
	ret;
}

	// .globl	m01000_m08
.entry m01000_m08(
	.param .u64 .ptr .global .align 4 m01000_m08_param_0,
	.param .u64 .ptr .global .align 4 m01000_m08_param_1,
	.param .u64 .ptr .global .align 4 m01000_m08_param_2,
	.param .u64 .ptr .const .align 16 m01000_m08_param_3,
	.param .u64 .ptr .global .align 1 m01000_m08_param_4,
	.param .u64 .ptr .global .align 1 m01000_m08_param_5,
	.param .u64 .ptr .global .align 4 m01000_m08_param_6,
	.param .u64 .ptr .global .align 4 m01000_m08_param_7,
	.param .u64 .ptr .global .align 4 m01000_m08_param_8,
	.param .u64 .ptr .global .align 4 m01000_m08_param_9,
	.param .u64 .ptr .global .align 4 m01000_m08_param_10,
	.param .u64 .ptr .global .align 4 m01000_m08_param_11,
	.param .u64 .ptr .global .align 4 m01000_m08_param_12,
	.param .u64 .ptr .global .align 4 m01000_m08_param_13,
	.param .u64 .ptr .global .align 8 m01000_m08_param_14,
	.param .u64 .ptr .global .align 4 m01000_m08_param_15,
	.param .u64 .ptr .global .align 4 m01000_m08_param_16,
	.param .u64 .ptr .global .align 4 m01000_m08_param_17,
	.param .u64 .ptr .global .align 1 m01000_m08_param_18,
	.param .u64 .ptr .global .align 4 m01000_m08_param_19,
	.param .u64 .ptr .global .align 16 m01000_m08_param_20,
	.param .u64 .ptr .global .align 16 m01000_m08_param_21,
	.param .u64 .ptr .global .align 16 m01000_m08_param_22,
	.param .u64 .ptr .global .align 16 m01000_m08_param_23,
	.param .u32 m01000_m08_param_24,
	.param .u32 m01000_m08_param_25,
	.param .u32 m01000_m08_param_26,
	.param .u32 m01000_m08_param_27,
	.param .u32 m01000_m08_param_28,
	.param .u32 m01000_m08_param_29,
	.param .u32 m01000_m08_param_30,
	.param .u32 m01000_m08_param_31,
	.param .u32 m01000_m08_param_32,
	.param .u32 m01000_m08_param_33,
	.param .u64 m01000_m08_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<1590>;
	.reg .b64 	%rd<122>;


	ld.param.u64 	%rd9, [m01000_m08_param_0];
	ld.param.u64 	%rd11, [m01000_m08_param_6];
	ld.param.u64 	%rd12, [m01000_m08_param_7];
	ld.param.u64 	%rd13, [m01000_m08_param_8];
	ld.param.u64 	%rd14, [m01000_m08_param_9];
	ld.param.u64 	%rd15, [m01000_m08_param_10];
	ld.param.u64 	%rd16, [m01000_m08_param_11];
	ld.param.u64 	%rd17, [m01000_m08_param_12];
	ld.param.u64 	%rd18, [m01000_m08_param_13];
	ld.param.u64 	%rd19, [m01000_m08_param_14];
	ld.param.u64 	%rd20, [m01000_m08_param_15];
	ld.param.u64 	%rd21, [m01000_m08_param_16];
	ld.param.u64 	%rd22, [m01000_m08_param_19];
	ld.param.u32 	%r201, [m01000_m08_param_24];
	ld.param.u32 	%r202, [m01000_m08_param_25];
	ld.param.u32 	%r203, [m01000_m08_param_26];
	ld.param.u32 	%r204, [m01000_m08_param_27];
	ld.param.u32 	%r205, [m01000_m08_param_30];
	ld.param.u32 	%r206, [m01000_m08_param_31];
	ld.param.u32 	%r207, [m01000_m08_param_32];
	ld.param.u64 	%rd23, [m01000_m08_param_34];
	mov.b32	%r208, %envreg3;
	mov.u32 	%r209, %ctaid.x;
	mov.u32 	%r210, %ntid.x;
	mad.lo.s32 	%r211, %r209, %r210, %r208;
	mov.u32 	%r212, %tid.x;
	add.s32 	%r1, %r211, %r212;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd23;
	@%p1 bra 	BB4_115;

	setp.eq.s32	%p2, %r205, 0;
	@%p2 bra 	BB4_115;

	mul.wide.s32 	%rd24, %r1, 260;
	add.s64 	%rd25, %rd9, %rd24;
	ld.global.u32 	%r5, [%rd25];
	ld.global.u32 	%r214, [%rd25+4];
	ld.global.u32 	%r215, [%rd25+8];
	ld.global.u32 	%r216, [%rd25+12];
	ld.global.u32 	%r21, [%rd25+16];
	ld.global.u32 	%r25, [%rd25+20];
	ld.global.u32 	%r29, [%rd25+24];
	ld.global.u32 	%r33, [%rd25+28];
	ld.global.u32 	%r37, [%rd25+56];
	and.b32  	%r102, %r202, 31;
	and.b32  	%r103, %r203, 31;
	mov.u32 	%r1573, 0;

BB4_3:
	add.s32 	%r1565, %r216, 1859775393;
	add.s32 	%r1564, %r214, 1859775393;
	add.s32 	%r1563, %r215, 1859775393;
	add.s32 	%r1562, %r216, 1518500249;
	add.s32 	%r1561, %r215, 1518500249;
	add.s32 	%r1560, %r214, 1518500249;
	add.s32 	%r1559, %r216, -271733879;
	add.s32 	%r1558, %r215, -1732584194;
	add.s32 	%r1557, %r214, 271733878;
	add.s32 	%r1556, %r33, 1859775393;
	add.s32 	%r1555, %r25, 1859775393;
	add.s32 	%r1554, %r37, 1859775393;
	add.s32 	%r1553, %r29, 1859775393;
	add.s32 	%r1552, %r21, 1859775393;
	add.s32 	%r1551, %r33, 1518500249;
	add.s32 	%r1550, %r37, 1518500249;
	add.s32 	%r1549, %r29, 1518500249;
	add.s32 	%r1548, %r25, 1518500249;
	add.s32 	%r1547, %r21, 1518500249;
	ld.param.u64 	%rd121, [m01000_m08_param_3];
	shr.u32 	%r217, %r1573, 2;
	mul.wide.u32 	%rd26, %r217, 16;
	add.s64 	%rd27, %rd121, %rd26;
	ld.const.v4.u32 	{%r218, %r219, %r220, %r221}, [%rd27];
	or.b32  	%r226, %r5, %r221;
	or.b32  	%r227, %r5, %r220;
	or.b32  	%r228, %r5, %r219;
	or.b32  	%r229, %r5, %r218;
	add.s32 	%r230, %r229, -1;
	add.s32 	%r231, %r228, -1;
	add.s32 	%r232, %r227, -1;
	add.s32 	%r233, %r226, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 3;
	shr.b32 	%rhs, %r233, 29;
	add.u32 	%r234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 3;
	shr.b32 	%rhs, %r232, 29;
	add.u32 	%r235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r231, 3;
	shr.b32 	%rhs, %r231, 29;
	add.u32 	%r236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r230, 3;
	shr.b32 	%rhs, %r230, 29;
	add.u32 	%r237, %lhs, %rhs;
	}
	and.b32  	%r238, %r237, 2004318071;
	and.b32  	%r239, %r236, 2004318071;
	and.b32  	%r240, %r235, 2004318071;
	and.b32  	%r241, %r234, 2004318071;
	xor.b32  	%r242, %r241, -1732584194;
	xor.b32  	%r243, %r240, -1732584194;
	xor.b32  	%r244, %r239, -1732584194;
	xor.b32  	%r245, %r238, -1732584194;
	add.s32 	%r246, %r1557, %r245;
	add.s32 	%r247, %r1557, %r244;
	add.s32 	%r248, %r1557, %r243;
	add.s32 	%r249, %r1557, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 7;
	shr.b32 	%rhs, %r249, 25;
	add.u32 	%r250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r248, 7;
	shr.b32 	%rhs, %r248, 25;
	add.u32 	%r251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r247, 7;
	shr.b32 	%rhs, %r247, 25;
	add.u32 	%r252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r246, 7;
	shr.b32 	%rhs, %r246, 25;
	add.u32 	%r253, %lhs, %rhs;
	}
	xor.b32  	%r254, %r234, -271733879;
	xor.b32  	%r255, %r235, -271733879;
	xor.b32  	%r256, %r236, -271733879;
	xor.b32  	%r257, %r237, -271733879;
	and.b32  	%r258, %r257, %r253;
	and.b32  	%r259, %r256, %r252;
	and.b32  	%r260, %r255, %r251;
	and.b32  	%r261, %r254, %r250;
	xor.b32  	%r262, %r261, -271733879;
	xor.b32  	%r263, %r260, -271733879;
	xor.b32  	%r264, %r259, -271733879;
	xor.b32  	%r265, %r258, -271733879;
	add.s32 	%r266, %r1558, %r265;
	add.s32 	%r267, %r1558, %r264;
	add.s32 	%r268, %r1558, %r263;
	add.s32 	%r269, %r1558, %r262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r269, 11;
	shr.b32 	%rhs, %r269, 21;
	add.u32 	%r270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 11;
	shr.b32 	%rhs, %r268, 21;
	add.u32 	%r271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 11;
	shr.b32 	%rhs, %r267, 21;
	add.u32 	%r272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r266, 11;
	shr.b32 	%rhs, %r266, 21;
	add.u32 	%r273, %lhs, %rhs;
	}
	xor.b32  	%r274, %r234, %r250;
	xor.b32  	%r275, %r235, %r251;
	xor.b32  	%r276, %r236, %r252;
	xor.b32  	%r277, %r237, %r253;
	and.b32  	%r278, %r277, %r273;
	and.b32  	%r279, %r276, %r272;
	and.b32  	%r280, %r275, %r271;
	and.b32  	%r281, %r274, %r270;
	xor.b32  	%r282, %r281, %r234;
	xor.b32  	%r283, %r280, %r235;
	xor.b32  	%r284, %r279, %r236;
	xor.b32  	%r285, %r278, %r237;
	add.s32 	%r286, %r1559, %r285;
	add.s32 	%r287, %r1559, %r284;
	add.s32 	%r288, %r1559, %r283;
	add.s32 	%r289, %r1559, %r282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 19;
	shr.b32 	%rhs, %r289, 13;
	add.u32 	%r290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 19;
	shr.b32 	%rhs, %r288, 13;
	add.u32 	%r291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 19;
	shr.b32 	%rhs, %r287, 13;
	add.u32 	%r292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r286, 19;
	shr.b32 	%rhs, %r286, 13;
	add.u32 	%r293, %lhs, %rhs;
	}
	xor.b32  	%r294, %r250, %r270;
	xor.b32  	%r295, %r251, %r271;
	xor.b32  	%r296, %r252, %r272;
	xor.b32  	%r297, %r253, %r273;
	and.b32  	%r298, %r297, %r293;
	and.b32  	%r299, %r296, %r292;
	and.b32  	%r300, %r295, %r291;
	and.b32  	%r301, %r294, %r290;
	xor.b32  	%r302, %r301, %r250;
	xor.b32  	%r303, %r300, %r251;
	xor.b32  	%r304, %r299, %r252;
	xor.b32  	%r305, %r298, %r253;
	add.s32 	%r306, %r234, %r21;
	add.s32 	%r307, %r235, %r21;
	add.s32 	%r308, %r236, %r21;
	add.s32 	%r309, %r237, %r21;
	add.s32 	%r310, %r309, %r305;
	add.s32 	%r311, %r308, %r304;
	add.s32 	%r312, %r307, %r303;
	add.s32 	%r313, %r306, %r302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 3;
	shr.b32 	%rhs, %r313, 29;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 3;
	shr.b32 	%rhs, %r312, 29;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r311, 3;
	shr.b32 	%rhs, %r311, 29;
	add.u32 	%r316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r310, 3;
	shr.b32 	%rhs, %r310, 29;
	add.u32 	%r317, %lhs, %rhs;
	}
	xor.b32  	%r318, %r270, %r290;
	xor.b32  	%r319, %r271, %r291;
	xor.b32  	%r320, %r272, %r292;
	xor.b32  	%r321, %r273, %r293;
	and.b32  	%r322, %r321, %r317;
	and.b32  	%r323, %r320, %r316;
	and.b32  	%r324, %r319, %r315;
	and.b32  	%r325, %r318, %r314;
	xor.b32  	%r326, %r325, %r270;
	xor.b32  	%r327, %r324, %r271;
	xor.b32  	%r328, %r323, %r272;
	xor.b32  	%r329, %r322, %r273;
	add.s32 	%r330, %r250, %r25;
	add.s32 	%r331, %r251, %r25;
	add.s32 	%r332, %r252, %r25;
	add.s32 	%r333, %r253, %r25;
	add.s32 	%r334, %r333, %r329;
	add.s32 	%r335, %r332, %r328;
	add.s32 	%r336, %r331, %r327;
	add.s32 	%r337, %r330, %r326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 7;
	shr.b32 	%rhs, %r337, 25;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r336, 7;
	shr.b32 	%rhs, %r336, 25;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 7;
	shr.b32 	%rhs, %r335, 25;
	add.u32 	%r340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 7;
	shr.b32 	%rhs, %r334, 25;
	add.u32 	%r341, %lhs, %rhs;
	}
	xor.b32  	%r342, %r290, %r314;
	xor.b32  	%r343, %r291, %r315;
	xor.b32  	%r344, %r292, %r316;
	xor.b32  	%r345, %r293, %r317;
	and.b32  	%r346, %r345, %r341;
	and.b32  	%r347, %r344, %r340;
	and.b32  	%r348, %r343, %r339;
	and.b32  	%r349, %r342, %r338;
	xor.b32  	%r350, %r349, %r290;
	xor.b32  	%r351, %r348, %r291;
	xor.b32  	%r352, %r347, %r292;
	xor.b32  	%r353, %r346, %r293;
	add.s32 	%r354, %r270, %r29;
	add.s32 	%r355, %r271, %r29;
	add.s32 	%r356, %r272, %r29;
	add.s32 	%r357, %r273, %r29;
	add.s32 	%r358, %r357, %r353;
	add.s32 	%r359, %r356, %r352;
	add.s32 	%r360, %r355, %r351;
	add.s32 	%r361, %r354, %r350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 11;
	shr.b32 	%rhs, %r361, 21;
	add.u32 	%r362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 11;
	shr.b32 	%rhs, %r360, 21;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 11;
	shr.b32 	%rhs, %r359, 21;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r358, 11;
	shr.b32 	%rhs, %r358, 21;
	add.u32 	%r365, %lhs, %rhs;
	}
	xor.b32  	%r366, %r314, %r338;
	xor.b32  	%r367, %r315, %r339;
	xor.b32  	%r368, %r316, %r340;
	xor.b32  	%r369, %r317, %r341;
	and.b32  	%r370, %r369, %r365;
	and.b32  	%r371, %r368, %r364;
	and.b32  	%r372, %r367, %r363;
	and.b32  	%r373, %r366, %r362;
	xor.b32  	%r374, %r373, %r314;
	xor.b32  	%r375, %r372, %r315;
	xor.b32  	%r376, %r371, %r316;
	xor.b32  	%r377, %r370, %r317;
	add.s32 	%r378, %r290, %r33;
	add.s32 	%r379, %r291, %r33;
	add.s32 	%r380, %r292, %r33;
	add.s32 	%r381, %r293, %r33;
	add.s32 	%r382, %r381, %r377;
	add.s32 	%r383, %r380, %r376;
	add.s32 	%r384, %r379, %r375;
	add.s32 	%r385, %r378, %r374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 19;
	shr.b32 	%rhs, %r385, 13;
	add.u32 	%r386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 19;
	shr.b32 	%rhs, %r384, 13;
	add.u32 	%r387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 19;
	shr.b32 	%rhs, %r383, 13;
	add.u32 	%r388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 19;
	shr.b32 	%rhs, %r382, 13;
	add.u32 	%r389, %lhs, %rhs;
	}
	xor.b32  	%r390, %r338, %r362;
	xor.b32  	%r391, %r339, %r363;
	xor.b32  	%r392, %r340, %r364;
	xor.b32  	%r393, %r341, %r365;
	and.b32  	%r394, %r393, %r389;
	and.b32  	%r395, %r392, %r388;
	and.b32  	%r396, %r391, %r387;
	and.b32  	%r397, %r390, %r386;
	xor.b32  	%r398, %r397, %r338;
	xor.b32  	%r399, %r396, %r339;
	xor.b32  	%r400, %r395, %r340;
	xor.b32  	%r401, %r394, %r341;
	add.s32 	%r402, %r317, %r401;
	add.s32 	%r403, %r316, %r400;
	add.s32 	%r404, %r315, %r399;
	add.s32 	%r405, %r314, %r398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r405, 3;
	shr.b32 	%rhs, %r405, 29;
	add.u32 	%r406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r404, 3;
	shr.b32 	%rhs, %r404, 29;
	add.u32 	%r407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r403, 3;
	shr.b32 	%rhs, %r403, 29;
	add.u32 	%r408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 3;
	shr.b32 	%rhs, %r402, 29;
	add.u32 	%r409, %lhs, %rhs;
	}
	xor.b32  	%r410, %r362, %r386;
	xor.b32  	%r411, %r363, %r387;
	xor.b32  	%r412, %r364, %r388;
	xor.b32  	%r413, %r365, %r389;
	and.b32  	%r414, %r413, %r409;
	and.b32  	%r415, %r412, %r408;
	and.b32  	%r416, %r411, %r407;
	and.b32  	%r417, %r410, %r406;
	xor.b32  	%r418, %r417, %r362;
	xor.b32  	%r419, %r416, %r363;
	xor.b32  	%r420, %r415, %r364;
	xor.b32  	%r421, %r414, %r365;
	add.s32 	%r422, %r341, %r421;
	add.s32 	%r423, %r340, %r420;
	add.s32 	%r424, %r339, %r419;
	add.s32 	%r425, %r338, %r418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 7;
	shr.b32 	%rhs, %r425, 25;
	add.u32 	%r426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 7;
	shr.b32 	%rhs, %r424, 25;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 7;
	shr.b32 	%rhs, %r423, 25;
	add.u32 	%r428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 7;
	shr.b32 	%rhs, %r422, 25;
	add.u32 	%r429, %lhs, %rhs;
	}
	xor.b32  	%r430, %r386, %r406;
	xor.b32  	%r431, %r387, %r407;
	xor.b32  	%r432, %r388, %r408;
	xor.b32  	%r433, %r389, %r409;
	and.b32  	%r434, %r433, %r429;
	and.b32  	%r435, %r432, %r428;
	and.b32  	%r436, %r431, %r427;
	and.b32  	%r437, %r430, %r426;
	xor.b32  	%r438, %r437, %r386;
	xor.b32  	%r439, %r436, %r387;
	xor.b32  	%r440, %r435, %r388;
	xor.b32  	%r441, %r434, %r389;
	add.s32 	%r442, %r365, %r441;
	add.s32 	%r443, %r364, %r440;
	add.s32 	%r444, %r363, %r439;
	add.s32 	%r445, %r362, %r438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 11;
	shr.b32 	%rhs, %r445, 21;
	add.u32 	%r446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 11;
	shr.b32 	%rhs, %r444, 21;
	add.u32 	%r447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r443, 11;
	shr.b32 	%rhs, %r443, 21;
	add.u32 	%r448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 11;
	shr.b32 	%rhs, %r442, 21;
	add.u32 	%r449, %lhs, %rhs;
	}
	xor.b32  	%r450, %r406, %r426;
	xor.b32  	%r451, %r407, %r427;
	xor.b32  	%r452, %r408, %r428;
	xor.b32  	%r453, %r409, %r429;
	and.b32  	%r454, %r453, %r449;
	and.b32  	%r455, %r452, %r448;
	and.b32  	%r456, %r451, %r447;
	and.b32  	%r457, %r450, %r446;
	xor.b32  	%r458, %r457, %r406;
	xor.b32  	%r459, %r456, %r407;
	xor.b32  	%r460, %r455, %r408;
	xor.b32  	%r461, %r454, %r409;
	add.s32 	%r462, %r389, %r461;
	add.s32 	%r463, %r388, %r460;
	add.s32 	%r464, %r387, %r459;
	add.s32 	%r465, %r386, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 19;
	shr.b32 	%rhs, %r465, 13;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 19;
	shr.b32 	%rhs, %r464, 13;
	add.u32 	%r467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 19;
	shr.b32 	%rhs, %r463, 13;
	add.u32 	%r468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 19;
	shr.b32 	%rhs, %r462, 13;
	add.u32 	%r469, %lhs, %rhs;
	}
	xor.b32  	%r470, %r426, %r446;
	xor.b32  	%r471, %r427, %r447;
	xor.b32  	%r472, %r428, %r448;
	xor.b32  	%r473, %r429, %r449;
	and.b32  	%r474, %r473, %r469;
	and.b32  	%r475, %r472, %r468;
	and.b32  	%r476, %r471, %r467;
	and.b32  	%r477, %r470, %r466;
	xor.b32  	%r478, %r477, %r426;
	xor.b32  	%r479, %r476, %r427;
	xor.b32  	%r480, %r475, %r428;
	xor.b32  	%r481, %r474, %r429;
	add.s32 	%r482, %r409, %r481;
	add.s32 	%r483, %r408, %r480;
	add.s32 	%r484, %r407, %r479;
	add.s32 	%r485, %r406, %r478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 3;
	shr.b32 	%rhs, %r485, 29;
	add.u32 	%r486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 3;
	shr.b32 	%rhs, %r484, 29;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 3;
	shr.b32 	%rhs, %r483, 29;
	add.u32 	%r488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 3;
	shr.b32 	%rhs, %r482, 29;
	add.u32 	%r489, %lhs, %rhs;
	}
	xor.b32  	%r490, %r446, %r466;
	xor.b32  	%r491, %r447, %r467;
	xor.b32  	%r492, %r448, %r468;
	xor.b32  	%r493, %r449, %r469;
	and.b32  	%r494, %r493, %r489;
	and.b32  	%r495, %r492, %r488;
	and.b32  	%r496, %r491, %r487;
	and.b32  	%r497, %r490, %r486;
	xor.b32  	%r498, %r497, %r446;
	xor.b32  	%r499, %r496, %r447;
	xor.b32  	%r500, %r495, %r448;
	xor.b32  	%r501, %r494, %r449;
	add.s32 	%r502, %r429, %r501;
	add.s32 	%r503, %r428, %r500;
	add.s32 	%r504, %r427, %r499;
	add.s32 	%r505, %r426, %r498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 7;
	shr.b32 	%rhs, %r505, 25;
	add.u32 	%r506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 7;
	shr.b32 	%rhs, %r504, 25;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 7;
	shr.b32 	%rhs, %r503, 25;
	add.u32 	%r508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 7;
	shr.b32 	%rhs, %r502, 25;
	add.u32 	%r509, %lhs, %rhs;
	}
	xor.b32  	%r510, %r466, %r486;
	xor.b32  	%r511, %r467, %r487;
	xor.b32  	%r512, %r468, %r488;
	xor.b32  	%r513, %r469, %r489;
	and.b32  	%r514, %r513, %r509;
	and.b32  	%r515, %r512, %r508;
	and.b32  	%r516, %r511, %r507;
	and.b32  	%r517, %r510, %r506;
	xor.b32  	%r518, %r517, %r466;
	xor.b32  	%r519, %r516, %r467;
	xor.b32  	%r520, %r515, %r468;
	xor.b32  	%r521, %r514, %r469;
	add.s32 	%r522, %r446, %r37;
	add.s32 	%r523, %r447, %r37;
	add.s32 	%r524, %r448, %r37;
	add.s32 	%r525, %r449, %r37;
	add.s32 	%r526, %r525, %r521;
	add.s32 	%r527, %r524, %r520;
	add.s32 	%r528, %r523, %r519;
	add.s32 	%r529, %r522, %r518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 11;
	shr.b32 	%rhs, %r529, 21;
	add.u32 	%r530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 11;
	shr.b32 	%rhs, %r528, 21;
	add.u32 	%r531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 11;
	shr.b32 	%rhs, %r527, 21;
	add.u32 	%r532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r526, 11;
	shr.b32 	%rhs, %r526, 21;
	add.u32 	%r533, %lhs, %rhs;
	}
	xor.b32  	%r534, %r486, %r506;
	xor.b32  	%r535, %r487, %r507;
	xor.b32  	%r536, %r488, %r508;
	xor.b32  	%r537, %r489, %r509;
	and.b32  	%r538, %r537, %r533;
	and.b32  	%r539, %r536, %r532;
	and.b32  	%r540, %r535, %r531;
	and.b32  	%r541, %r534, %r530;
	xor.b32  	%r542, %r541, %r486;
	xor.b32  	%r543, %r540, %r487;
	xor.b32  	%r544, %r539, %r488;
	xor.b32  	%r545, %r538, %r489;
	add.s32 	%r546, %r469, %r545;
	add.s32 	%r547, %r468, %r544;
	add.s32 	%r548, %r467, %r543;
	add.s32 	%r549, %r466, %r542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 19;
	shr.b32 	%rhs, %r549, 13;
	add.u32 	%r550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 19;
	shr.b32 	%rhs, %r548, 13;
	add.u32 	%r551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 19;
	shr.b32 	%rhs, %r547, 13;
	add.u32 	%r552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 19;
	shr.b32 	%rhs, %r546, 13;
	add.u32 	%r553, %lhs, %rhs;
	}
	add.s32 	%r554, %r489, %r229;
	add.s32 	%r555, %r488, %r228;
	add.s32 	%r556, %r487, %r227;
	add.s32 	%r557, %r486, %r226;
	xor.b32  	%r558, %r553, %r509;
	xor.b32  	%r559, %r552, %r508;
	xor.b32  	%r560, %r551, %r507;
	xor.b32  	%r561, %r550, %r506;
	xor.b32  	%r562, %r553, %r533;
	xor.b32  	%r563, %r552, %r532;
	xor.b32  	%r564, %r551, %r531;
	xor.b32  	%r565, %r550, %r530;
	and.b32  	%r566, %r565, %r561;
	and.b32  	%r567, %r564, %r560;
	and.b32  	%r568, %r563, %r559;
	and.b32  	%r569, %r562, %r558;
	xor.b32  	%r570, %r569, %r553;
	xor.b32  	%r571, %r568, %r552;
	xor.b32  	%r572, %r567, %r551;
	xor.b32  	%r573, %r566, %r550;
	add.s32 	%r574, %r557, %r573;
	add.s32 	%r575, %r556, %r572;
	add.s32 	%r576, %r555, %r571;
	add.s32 	%r577, %r554, %r570;
	add.s32 	%r578, %r577, 1518500249;
	add.s32 	%r579, %r576, 1518500249;
	add.s32 	%r580, %r575, 1518500249;
	add.s32 	%r581, %r574, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 3;
	shr.b32 	%rhs, %r578, 29;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 3;
	shr.b32 	%rhs, %r579, 29;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r580, 3;
	shr.b32 	%rhs, %r580, 29;
	add.u32 	%r584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 3;
	shr.b32 	%rhs, %r581, 29;
	add.u32 	%r585, %lhs, %rhs;
	}
	xor.b32  	%r586, %r585, %r530;
	xor.b32  	%r587, %r584, %r531;
	xor.b32  	%r588, %r583, %r532;
	xor.b32  	%r589, %r582, %r533;
	xor.b32  	%r590, %r585, %r550;
	xor.b32  	%r591, %r584, %r551;
	xor.b32  	%r592, %r583, %r552;
	xor.b32  	%r593, %r582, %r553;
	and.b32  	%r594, %r593, %r589;
	and.b32  	%r595, %r592, %r588;
	and.b32  	%r596, %r591, %r587;
	and.b32  	%r597, %r590, %r586;
	xor.b32  	%r598, %r597, %r585;
	xor.b32  	%r599, %r596, %r584;
	xor.b32  	%r600, %r595, %r583;
	xor.b32  	%r601, %r594, %r582;
	add.s32 	%r602, %r506, %r1547;
	add.s32 	%r603, %r507, %r1547;
	add.s32 	%r604, %r508, %r1547;
	add.s32 	%r605, %r509, %r1547;
	add.s32 	%r606, %r605, %r601;
	add.s32 	%r607, %r604, %r600;
	add.s32 	%r608, %r603, %r599;
	add.s32 	%r609, %r602, %r598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 5;
	shr.b32 	%rhs, %r609, 27;
	add.u32 	%r610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 5;
	shr.b32 	%rhs, %r608, 27;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 5;
	shr.b32 	%rhs, %r607, 27;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 5;
	shr.b32 	%rhs, %r606, 27;
	add.u32 	%r613, %lhs, %rhs;
	}
	xor.b32  	%r614, %r613, %r553;
	xor.b32  	%r615, %r612, %r552;
	xor.b32  	%r616, %r611, %r551;
	xor.b32  	%r617, %r610, %r550;
	xor.b32  	%r618, %r613, %r582;
	xor.b32  	%r619, %r612, %r583;
	xor.b32  	%r620, %r611, %r584;
	xor.b32  	%r621, %r610, %r585;
	and.b32  	%r622, %r621, %r617;
	and.b32  	%r623, %r620, %r616;
	and.b32  	%r624, %r619, %r615;
	and.b32  	%r625, %r618, %r614;
	xor.b32  	%r626, %r625, %r613;
	xor.b32  	%r627, %r624, %r612;
	xor.b32  	%r628, %r623, %r611;
	xor.b32  	%r629, %r622, %r610;
	add.s32 	%r630, %r530, %r629;
	add.s32 	%r631, %r531, %r628;
	add.s32 	%r632, %r532, %r627;
	add.s32 	%r633, %r533, %r626;
	add.s32 	%r634, %r633, 1518500249;
	add.s32 	%r635, %r632, 1518500249;
	add.s32 	%r636, %r631, 1518500249;
	add.s32 	%r637, %r630, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 9;
	shr.b32 	%rhs, %r637, 23;
	add.u32 	%r638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 9;
	shr.b32 	%rhs, %r636, 23;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 9;
	shr.b32 	%rhs, %r635, 23;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 9;
	shr.b32 	%rhs, %r634, 23;
	add.u32 	%r641, %lhs, %rhs;
	}
	xor.b32  	%r642, %r641, %r582;
	xor.b32  	%r643, %r640, %r583;
	xor.b32  	%r644, %r639, %r584;
	xor.b32  	%r645, %r638, %r585;
	xor.b32  	%r646, %r641, %r613;
	xor.b32  	%r647, %r640, %r612;
	xor.b32  	%r648, %r639, %r611;
	xor.b32  	%r649, %r638, %r610;
	and.b32  	%r650, %r649, %r645;
	and.b32  	%r651, %r648, %r644;
	and.b32  	%r652, %r647, %r643;
	and.b32  	%r653, %r646, %r642;
	xor.b32  	%r654, %r653, %r641;
	xor.b32  	%r655, %r652, %r640;
	xor.b32  	%r656, %r651, %r639;
	xor.b32  	%r657, %r650, %r638;
	add.s32 	%r658, %r550, %r657;
	add.s32 	%r659, %r551, %r656;
	add.s32 	%r660, %r552, %r655;
	add.s32 	%r661, %r553, %r654;
	add.s32 	%r662, %r661, 1518500249;
	add.s32 	%r663, %r660, 1518500249;
	add.s32 	%r664, %r659, 1518500249;
	add.s32 	%r665, %r658, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 13;
	shr.b32 	%rhs, %r662, 19;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 13;
	shr.b32 	%rhs, %r663, 19;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 13;
	shr.b32 	%rhs, %r664, 19;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 13;
	shr.b32 	%rhs, %r665, 19;
	add.u32 	%r669, %lhs, %rhs;
	}
	xor.b32  	%r670, %r669, %r610;
	xor.b32  	%r671, %r668, %r611;
	xor.b32  	%r672, %r667, %r612;
	xor.b32  	%r673, %r666, %r613;
	xor.b32  	%r674, %r669, %r638;
	xor.b32  	%r675, %r668, %r639;
	xor.b32  	%r676, %r667, %r640;
	xor.b32  	%r677, %r666, %r641;
	and.b32  	%r678, %r677, %r673;
	and.b32  	%r679, %r676, %r672;
	and.b32  	%r680, %r675, %r671;
	and.b32  	%r681, %r674, %r670;
	xor.b32  	%r682, %r681, %r669;
	xor.b32  	%r683, %r680, %r668;
	xor.b32  	%r684, %r679, %r667;
	xor.b32  	%r685, %r678, %r666;
	add.s32 	%r686, %r585, %r1560;
	add.s32 	%r687, %r584, %r1560;
	add.s32 	%r688, %r583, %r1560;
	add.s32 	%r689, %r582, %r1560;
	add.s32 	%r690, %r689, %r685;
	add.s32 	%r691, %r688, %r684;
	add.s32 	%r692, %r687, %r683;
	add.s32 	%r693, %r686, %r682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 3;
	shr.b32 	%rhs, %r690, 29;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 3;
	shr.b32 	%rhs, %r691, 29;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 3;
	shr.b32 	%rhs, %r692, 29;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 3;
	shr.b32 	%rhs, %r693, 29;
	add.u32 	%r697, %lhs, %rhs;
	}
	xor.b32  	%r698, %r697, %r638;
	xor.b32  	%r699, %r696, %r639;
	xor.b32  	%r700, %r695, %r640;
	xor.b32  	%r701, %r694, %r641;
	xor.b32  	%r702, %r697, %r669;
	xor.b32  	%r703, %r696, %r668;
	xor.b32  	%r704, %r695, %r667;
	xor.b32  	%r705, %r694, %r666;
	and.b32  	%r706, %r705, %r701;
	and.b32  	%r707, %r704, %r700;
	and.b32  	%r708, %r703, %r699;
	and.b32  	%r709, %r702, %r698;
	xor.b32  	%r710, %r709, %r697;
	xor.b32  	%r711, %r708, %r696;
	xor.b32  	%r712, %r707, %r695;
	xor.b32  	%r713, %r706, %r694;
	add.s32 	%r714, %r610, %r1548;
	add.s32 	%r715, %r611, %r1548;
	add.s32 	%r716, %r612, %r1548;
	add.s32 	%r717, %r613, %r1548;
	add.s32 	%r718, %r717, %r713;
	add.s32 	%r719, %r716, %r712;
	add.s32 	%r720, %r715, %r711;
	add.s32 	%r721, %r714, %r710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 5;
	shr.b32 	%rhs, %r721, 27;
	add.u32 	%r722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 5;
	shr.b32 	%rhs, %r720, 27;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 5;
	shr.b32 	%rhs, %r719, 27;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 5;
	shr.b32 	%rhs, %r718, 27;
	add.u32 	%r725, %lhs, %rhs;
	}
	xor.b32  	%r726, %r725, %r666;
	xor.b32  	%r727, %r724, %r667;
	xor.b32  	%r728, %r723, %r668;
	xor.b32  	%r729, %r722, %r669;
	xor.b32  	%r730, %r725, %r694;
	xor.b32  	%r731, %r724, %r695;
	xor.b32  	%r732, %r723, %r696;
	xor.b32  	%r733, %r722, %r697;
	and.b32  	%r734, %r733, %r729;
	and.b32  	%r735, %r732, %r728;
	and.b32  	%r736, %r731, %r727;
	and.b32  	%r737, %r730, %r726;
	xor.b32  	%r738, %r737, %r725;
	xor.b32  	%r739, %r736, %r724;
	xor.b32  	%r740, %r735, %r723;
	xor.b32  	%r741, %r734, %r722;
	add.s32 	%r742, %r638, %r741;
	add.s32 	%r743, %r639, %r740;
	add.s32 	%r744, %r640, %r739;
	add.s32 	%r745, %r641, %r738;
	add.s32 	%r746, %r745, 1518500249;
	add.s32 	%r747, %r744, 1518500249;
	add.s32 	%r748, %r743, 1518500249;
	add.s32 	%r749, %r742, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 9;
	shr.b32 	%rhs, %r749, 23;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 9;
	shr.b32 	%rhs, %r748, 23;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 9;
	shr.b32 	%rhs, %r747, 23;
	add.u32 	%r752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r746, 9;
	shr.b32 	%rhs, %r746, 23;
	add.u32 	%r753, %lhs, %rhs;
	}
	xor.b32  	%r754, %r753, %r694;
	xor.b32  	%r755, %r752, %r695;
	xor.b32  	%r756, %r751, %r696;
	xor.b32  	%r757, %r750, %r697;
	xor.b32  	%r758, %r753, %r725;
	xor.b32  	%r759, %r752, %r724;
	xor.b32  	%r760, %r751, %r723;
	xor.b32  	%r761, %r750, %r722;
	and.b32  	%r762, %r761, %r757;
	and.b32  	%r763, %r760, %r756;
	and.b32  	%r764, %r759, %r755;
	and.b32  	%r765, %r758, %r754;
	xor.b32  	%r766, %r765, %r753;
	xor.b32  	%r767, %r764, %r752;
	xor.b32  	%r768, %r763, %r751;
	xor.b32  	%r769, %r762, %r750;
	add.s32 	%r770, %r669, %r769;
	add.s32 	%r771, %r668, %r768;
	add.s32 	%r772, %r667, %r767;
	add.s32 	%r773, %r666, %r766;
	add.s32 	%r774, %r773, 1518500249;
	add.s32 	%r775, %r772, 1518500249;
	add.s32 	%r776, %r771, 1518500249;
	add.s32 	%r777, %r770, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 13;
	shr.b32 	%rhs, %r774, 19;
	add.u32 	%r778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 13;
	shr.b32 	%rhs, %r775, 19;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 13;
	shr.b32 	%rhs, %r776, 19;
	add.u32 	%r780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 13;
	shr.b32 	%rhs, %r777, 19;
	add.u32 	%r781, %lhs, %rhs;
	}
	xor.b32  	%r782, %r781, %r722;
	xor.b32  	%r783, %r780, %r723;
	xor.b32  	%r784, %r779, %r724;
	xor.b32  	%r785, %r778, %r725;
	xor.b32  	%r786, %r781, %r750;
	xor.b32  	%r787, %r780, %r751;
	xor.b32  	%r788, %r779, %r752;
	xor.b32  	%r789, %r778, %r753;
	and.b32  	%r790, %r789, %r785;
	and.b32  	%r791, %r788, %r784;
	and.b32  	%r792, %r787, %r783;
	and.b32  	%r793, %r786, %r782;
	xor.b32  	%r794, %r793, %r781;
	xor.b32  	%r795, %r792, %r780;
	xor.b32  	%r796, %r791, %r779;
	xor.b32  	%r797, %r790, %r778;
	add.s32 	%r798, %r697, %r1561;
	add.s32 	%r799, %r696, %r1561;
	add.s32 	%r800, %r695, %r1561;
	add.s32 	%r801, %r694, %r1561;
	add.s32 	%r802, %r801, %r797;
	add.s32 	%r803, %r800, %r796;
	add.s32 	%r804, %r799, %r795;
	add.s32 	%r805, %r798, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 3;
	shr.b32 	%rhs, %r802, 29;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 3;
	shr.b32 	%rhs, %r803, 29;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 3;
	shr.b32 	%rhs, %r804, 29;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 3;
	shr.b32 	%rhs, %r805, 29;
	add.u32 	%r809, %lhs, %rhs;
	}
	xor.b32  	%r810, %r809, %r750;
	xor.b32  	%r811, %r808, %r751;
	xor.b32  	%r812, %r807, %r752;
	xor.b32  	%r813, %r806, %r753;
	xor.b32  	%r814, %r809, %r781;
	xor.b32  	%r815, %r808, %r780;
	xor.b32  	%r816, %r807, %r779;
	xor.b32  	%r817, %r806, %r778;
	and.b32  	%r818, %r817, %r813;
	and.b32  	%r819, %r816, %r812;
	and.b32  	%r820, %r815, %r811;
	and.b32  	%r821, %r814, %r810;
	xor.b32  	%r822, %r821, %r809;
	xor.b32  	%r823, %r820, %r808;
	xor.b32  	%r824, %r819, %r807;
	xor.b32  	%r825, %r818, %r806;
	add.s32 	%r826, %r722, %r1549;
	add.s32 	%r827, %r723, %r1549;
	add.s32 	%r828, %r724, %r1549;
	add.s32 	%r829, %r725, %r1549;
	add.s32 	%r830, %r829, %r825;
	add.s32 	%r831, %r828, %r824;
	add.s32 	%r832, %r827, %r823;
	add.s32 	%r833, %r826, %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 5;
	shr.b32 	%rhs, %r833, 27;
	add.u32 	%r834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 5;
	shr.b32 	%rhs, %r832, 27;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 5;
	shr.b32 	%rhs, %r831, 27;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 5;
	shr.b32 	%rhs, %r830, 27;
	add.u32 	%r837, %lhs, %rhs;
	}
	xor.b32  	%r838, %r837, %r778;
	xor.b32  	%r839, %r836, %r779;
	xor.b32  	%r840, %r835, %r780;
	xor.b32  	%r841, %r834, %r781;
	xor.b32  	%r842, %r837, %r806;
	xor.b32  	%r843, %r836, %r807;
	xor.b32  	%r844, %r835, %r808;
	xor.b32  	%r845, %r834, %r809;
	and.b32  	%r846, %r845, %r841;
	and.b32  	%r847, %r844, %r840;
	and.b32  	%r848, %r843, %r839;
	and.b32  	%r849, %r842, %r838;
	xor.b32  	%r850, %r849, %r837;
	xor.b32  	%r851, %r848, %r836;
	xor.b32  	%r852, %r847, %r835;
	xor.b32  	%r853, %r846, %r834;
	add.s32 	%r854, %r750, %r853;
	add.s32 	%r855, %r751, %r852;
	add.s32 	%r856, %r752, %r851;
	add.s32 	%r857, %r753, %r850;
	add.s32 	%r858, %r857, 1518500249;
	add.s32 	%r859, %r856, 1518500249;
	add.s32 	%r860, %r855, 1518500249;
	add.s32 	%r861, %r854, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 9;
	shr.b32 	%rhs, %r858, 23;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 9;
	shr.b32 	%rhs, %r859, 23;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 9;
	shr.b32 	%rhs, %r860, 23;
	add.u32 	%r864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 9;
	shr.b32 	%rhs, %r861, 23;
	add.u32 	%r865, %lhs, %rhs;
	}
	xor.b32  	%r866, %r865, %r809;
	xor.b32  	%r867, %r864, %r808;
	xor.b32  	%r868, %r863, %r807;
	xor.b32  	%r869, %r862, %r806;
	xor.b32  	%r870, %r865, %r834;
	xor.b32  	%r871, %r864, %r835;
	xor.b32  	%r872, %r863, %r836;
	xor.b32  	%r873, %r862, %r837;
	and.b32  	%r874, %r873, %r869;
	and.b32  	%r875, %r872, %r868;
	and.b32  	%r876, %r871, %r867;
	and.b32  	%r877, %r870, %r866;
	xor.b32  	%r878, %r877, %r865;
	xor.b32  	%r879, %r876, %r864;
	xor.b32  	%r880, %r875, %r863;
	xor.b32  	%r881, %r874, %r862;
	add.s32 	%r882, %r781, %r1550;
	add.s32 	%r883, %r780, %r1550;
	add.s32 	%r884, %r779, %r1550;
	add.s32 	%r885, %r778, %r1550;
	add.s32 	%r886, %r885, %r881;
	add.s32 	%r887, %r884, %r880;
	add.s32 	%r888, %r883, %r879;
	add.s32 	%r889, %r882, %r878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 13;
	shr.b32 	%rhs, %r886, 19;
	add.u32 	%r890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 13;
	shr.b32 	%rhs, %r887, 19;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 13;
	shr.b32 	%rhs, %r888, 19;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 13;
	shr.b32 	%rhs, %r889, 19;
	add.u32 	%r893, %lhs, %rhs;
	}
	xor.b32  	%r894, %r893, %r834;
	xor.b32  	%r895, %r892, %r835;
	xor.b32  	%r896, %r891, %r836;
	xor.b32  	%r897, %r890, %r837;
	xor.b32  	%r898, %r893, %r865;
	xor.b32  	%r899, %r892, %r864;
	xor.b32  	%r900, %r891, %r863;
	xor.b32  	%r901, %r890, %r862;
	and.b32  	%r902, %r901, %r897;
	and.b32  	%r903, %r900, %r896;
	and.b32  	%r904, %r899, %r895;
	and.b32  	%r905, %r898, %r894;
	xor.b32  	%r906, %r905, %r893;
	xor.b32  	%r907, %r904, %r892;
	xor.b32  	%r908, %r903, %r891;
	xor.b32  	%r909, %r902, %r890;
	add.s32 	%r910, %r809, %r1562;
	add.s32 	%r911, %r808, %r1562;
	add.s32 	%r912, %r807, %r1562;
	add.s32 	%r913, %r806, %r1562;
	add.s32 	%r914, %r913, %r909;
	add.s32 	%r915, %r912, %r908;
	add.s32 	%r916, %r911, %r907;
	add.s32 	%r917, %r910, %r906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 3;
	shr.b32 	%rhs, %r914, 29;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 3;
	shr.b32 	%rhs, %r915, 29;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 3;
	shr.b32 	%rhs, %r916, 29;
	add.u32 	%r920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 3;
	shr.b32 	%rhs, %r917, 29;
	add.u32 	%r921, %lhs, %rhs;
	}
	xor.b32  	%r922, %r921, %r865;
	xor.b32  	%r923, %r920, %r864;
	xor.b32  	%r924, %r919, %r863;
	xor.b32  	%r925, %r918, %r862;
	xor.b32  	%r926, %r921, %r893;
	xor.b32  	%r927, %r920, %r892;
	xor.b32  	%r928, %r919, %r891;
	xor.b32  	%r929, %r918, %r890;
	and.b32  	%r930, %r929, %r925;
	and.b32  	%r931, %r928, %r924;
	and.b32  	%r932, %r927, %r923;
	and.b32  	%r933, %r926, %r922;
	xor.b32  	%r934, %r933, %r921;
	xor.b32  	%r935, %r932, %r920;
	xor.b32  	%r936, %r931, %r919;
	xor.b32  	%r937, %r930, %r918;
	add.s32 	%r938, %r834, %r1551;
	add.s32 	%r939, %r835, %r1551;
	add.s32 	%r940, %r836, %r1551;
	add.s32 	%r941, %r837, %r1551;
	add.s32 	%r942, %r941, %r937;
	add.s32 	%r943, %r940, %r936;
	add.s32 	%r944, %r939, %r935;
	add.s32 	%r945, %r938, %r934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 5;
	shr.b32 	%rhs, %r945, 27;
	add.u32 	%r946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 5;
	shr.b32 	%rhs, %r944, 27;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 5;
	shr.b32 	%rhs, %r943, 27;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 5;
	shr.b32 	%rhs, %r942, 27;
	add.u32 	%r949, %lhs, %rhs;
	}
	xor.b32  	%r950, %r949, %r890;
	xor.b32  	%r951, %r948, %r891;
	xor.b32  	%r952, %r947, %r892;
	xor.b32  	%r953, %r946, %r893;
	xor.b32  	%r954, %r949, %r918;
	xor.b32  	%r955, %r948, %r919;
	xor.b32  	%r956, %r947, %r920;
	xor.b32  	%r957, %r946, %r921;
	and.b32  	%r958, %r957, %r953;
	and.b32  	%r959, %r956, %r952;
	and.b32  	%r960, %r955, %r951;
	and.b32  	%r961, %r954, %r950;
	xor.b32  	%r962, %r961, %r949;
	xor.b32  	%r963, %r960, %r948;
	xor.b32  	%r964, %r959, %r947;
	xor.b32  	%r965, %r958, %r946;
	add.s32 	%r966, %r865, %r965;
	add.s32 	%r967, %r864, %r964;
	add.s32 	%r968, %r863, %r963;
	add.s32 	%r969, %r862, %r962;
	add.s32 	%r970, %r969, 1518500249;
	add.s32 	%r971, %r968, 1518500249;
	add.s32 	%r972, %r967, 1518500249;
	add.s32 	%r973, %r966, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 9;
	shr.b32 	%rhs, %r973, 23;
	add.u32 	%r974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 9;
	shr.b32 	%rhs, %r972, 23;
	add.u32 	%r975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 9;
	shr.b32 	%rhs, %r971, 23;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 9;
	shr.b32 	%rhs, %r970, 23;
	add.u32 	%r977, %lhs, %rhs;
	}
	xor.b32  	%r978, %r977, %r918;
	xor.b32  	%r979, %r976, %r919;
	xor.b32  	%r980, %r975, %r920;
	xor.b32  	%r981, %r974, %r921;
	xor.b32  	%r982, %r977, %r949;
	xor.b32  	%r983, %r976, %r948;
	xor.b32  	%r984, %r975, %r947;
	xor.b32  	%r985, %r974, %r946;
	and.b32  	%r986, %r985, %r981;
	and.b32  	%r987, %r984, %r980;
	and.b32  	%r988, %r983, %r979;
	and.b32  	%r989, %r982, %r978;
	xor.b32  	%r990, %r989, %r977;
	xor.b32  	%r991, %r988, %r976;
	xor.b32  	%r992, %r987, %r975;
	xor.b32  	%r993, %r986, %r974;
	add.s32 	%r994, %r893, %r993;
	add.s32 	%r995, %r892, %r992;
	add.s32 	%r996, %r891, %r991;
	add.s32 	%r997, %r890, %r990;
	add.s32 	%r998, %r997, 1518500249;
	add.s32 	%r999, %r996, 1518500249;
	add.s32 	%r1000, %r995, 1518500249;
	add.s32 	%r1001, %r994, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 13;
	shr.b32 	%rhs, %r998, 19;
	add.u32 	%r1002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 13;
	shr.b32 	%rhs, %r999, 19;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 13;
	shr.b32 	%rhs, %r1000, 19;
	add.u32 	%r1004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 13;
	shr.b32 	%rhs, %r1001, 19;
	add.u32 	%r1005, %lhs, %rhs;
	}
	add.s32 	%r1006, %r918, %r229;
	add.s32 	%r1007, %r919, %r228;
	add.s32 	%r1008, %r920, %r227;
	add.s32 	%r1009, %r921, %r226;
	xor.b32  	%r1010, %r1005, %r974;
	xor.b32  	%r1011, %r1004, %r975;
	xor.b32  	%r1012, %r1003, %r976;
	xor.b32  	%r1013, %r1002, %r977;
	xor.b32  	%r1014, %r1013, %r949;
	xor.b32  	%r1015, %r1012, %r948;
	xor.b32  	%r1016, %r1011, %r947;
	xor.b32  	%r1017, %r1010, %r946;
	add.s32 	%r1018, %r1009, %r1017;
	add.s32 	%r1019, %r1008, %r1016;
	add.s32 	%r1020, %r1007, %r1015;
	add.s32 	%r1021, %r1006, %r1014;
	add.s32 	%r1022, %r1021, 1859775393;
	add.s32 	%r1023, %r1020, 1859775393;
	add.s32 	%r1024, %r1019, 1859775393;
	add.s32 	%r1025, %r1018, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 3;
	shr.b32 	%rhs, %r1022, 29;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 3;
	shr.b32 	%rhs, %r1023, 29;
	add.u32 	%r1027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 3;
	shr.b32 	%rhs, %r1024, 29;
	add.u32 	%r1028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 3;
	shr.b32 	%rhs, %r1025, 29;
	add.u32 	%r1029, %lhs, %rhs;
	}
	xor.b32  	%r1030, %r1029, %r1005;
	xor.b32  	%r1031, %r1028, %r1004;
	xor.b32  	%r1032, %r1027, %r1003;
	xor.b32  	%r1033, %r1026, %r1002;
	xor.b32  	%r1034, %r1033, %r977;
	xor.b32  	%r1035, %r1032, %r976;
	xor.b32  	%r1036, %r1031, %r975;
	xor.b32  	%r1037, %r1030, %r974;
	add.s32 	%r1038, %r946, %r1037;
	add.s32 	%r1039, %r947, %r1036;
	add.s32 	%r1040, %r948, %r1035;
	add.s32 	%r1041, %r949, %r1034;
	add.s32 	%r1042, %r1041, 1859775393;
	add.s32 	%r1043, %r1040, 1859775393;
	add.s32 	%r1044, %r1039, 1859775393;
	add.s32 	%r1045, %r1038, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 9;
	shr.b32 	%rhs, %r1045, 23;
	add.u32 	%r1046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 9;
	shr.b32 	%rhs, %r1044, 23;
	add.u32 	%r1047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 9;
	shr.b32 	%rhs, %r1043, 23;
	add.u32 	%r1048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1042, 9;
	shr.b32 	%rhs, %r1042, 23;
	add.u32 	%r1049, %lhs, %rhs;
	}
	xor.b32  	%r1050, %r1049, %r1026;
	xor.b32  	%r1051, %r1048, %r1027;
	xor.b32  	%r1052, %r1047, %r1028;
	xor.b32  	%r1053, %r1046, %r1029;
	xor.b32  	%r1054, %r1053, %r1005;
	xor.b32  	%r1055, %r1052, %r1004;
	xor.b32  	%r1056, %r1051, %r1003;
	xor.b32  	%r1057, %r1050, %r1002;
	add.s32 	%r1058, %r974, %r1552;
	add.s32 	%r1059, %r975, %r1552;
	add.s32 	%r1060, %r976, %r1552;
	add.s32 	%r1061, %r977, %r1552;
	add.s32 	%r1062, %r1061, %r1057;
	add.s32 	%r1063, %r1060, %r1056;
	add.s32 	%r1064, %r1059, %r1055;
	add.s32 	%r1065, %r1058, %r1054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 11;
	shr.b32 	%rhs, %r1062, 21;
	add.u32 	%r1066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 11;
	shr.b32 	%rhs, %r1063, 21;
	add.u32 	%r1067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 11;
	shr.b32 	%rhs, %r1064, 21;
	add.u32 	%r1068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 11;
	shr.b32 	%rhs, %r1065, 21;
	add.u32 	%r1069, %lhs, %rhs;
	}
	xor.b32  	%r1070, %r1069, %r1046;
	xor.b32  	%r1071, %r1068, %r1047;
	xor.b32  	%r1072, %r1067, %r1048;
	xor.b32  	%r1073, %r1066, %r1049;
	xor.b32  	%r1074, %r1073, %r1026;
	xor.b32  	%r1075, %r1072, %r1027;
	xor.b32  	%r1076, %r1071, %r1028;
	xor.b32  	%r1077, %r1070, %r1029;
	add.s32 	%r1078, %r1005, %r1077;
	add.s32 	%r1079, %r1004, %r1076;
	add.s32 	%r1080, %r1003, %r1075;
	add.s32 	%r1081, %r1002, %r1074;
	add.s32 	%r1082, %r1081, 1859775393;
	add.s32 	%r1083, %r1080, 1859775393;
	add.s32 	%r1084, %r1079, 1859775393;
	add.s32 	%r1085, %r1078, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 15;
	shr.b32 	%rhs, %r1085, 17;
	add.u32 	%r1086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 15;
	shr.b32 	%rhs, %r1084, 17;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 15;
	shr.b32 	%rhs, %r1083, 17;
	add.u32 	%r1088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 15;
	shr.b32 	%rhs, %r1082, 17;
	add.u32 	%r1089, %lhs, %rhs;
	}
	xor.b32  	%r1090, %r1089, %r1066;
	xor.b32  	%r1091, %r1088, %r1067;
	xor.b32  	%r1092, %r1087, %r1068;
	xor.b32  	%r1093, %r1086, %r1069;
	xor.b32  	%r1094, %r1093, %r1046;
	xor.b32  	%r1095, %r1092, %r1047;
	xor.b32  	%r1096, %r1091, %r1048;
	xor.b32  	%r1097, %r1090, %r1049;
	add.s32 	%r1098, %r1029, %r1563;
	add.s32 	%r1099, %r1028, %r1563;
	add.s32 	%r1100, %r1027, %r1563;
	add.s32 	%r1101, %r1026, %r1563;
	add.s32 	%r1102, %r1101, %r1097;
	add.s32 	%r1103, %r1100, %r1096;
	add.s32 	%r1104, %r1099, %r1095;
	add.s32 	%r1105, %r1098, %r1094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 3;
	shr.b32 	%rhs, %r1102, 29;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 3;
	shr.b32 	%rhs, %r1103, 29;
	add.u32 	%r1107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 3;
	shr.b32 	%rhs, %r1104, 29;
	add.u32 	%r1108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 3;
	shr.b32 	%rhs, %r1105, 29;
	add.u32 	%r1109, %lhs, %rhs;
	}
	xor.b32  	%r1110, %r1109, %r1086;
	xor.b32  	%r1111, %r1108, %r1087;
	xor.b32  	%r1112, %r1107, %r1088;
	xor.b32  	%r1113, %r1106, %r1089;
	xor.b32  	%r1114, %r1113, %r1066;
	xor.b32  	%r1115, %r1112, %r1067;
	xor.b32  	%r1116, %r1111, %r1068;
	xor.b32  	%r1117, %r1110, %r1069;
	add.s32 	%r1118, %r1046, %r1117;
	add.s32 	%r1119, %r1047, %r1116;
	add.s32 	%r1120, %r1048, %r1115;
	add.s32 	%r1121, %r1049, %r1114;
	add.s32 	%r1122, %r1121, 1859775393;
	add.s32 	%r1123, %r1120, 1859775393;
	add.s32 	%r1124, %r1119, 1859775393;
	add.s32 	%r1125, %r1118, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1125, 9;
	shr.b32 	%rhs, %r1125, 23;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 9;
	shr.b32 	%rhs, %r1124, 23;
	add.u32 	%r1127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1123, 9;
	shr.b32 	%rhs, %r1123, 23;
	add.u32 	%r1128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 9;
	shr.b32 	%rhs, %r1122, 23;
	add.u32 	%r1129, %lhs, %rhs;
	}
	xor.b32  	%r1130, %r1129, %r1106;
	xor.b32  	%r1131, %r1128, %r1107;
	xor.b32  	%r1132, %r1127, %r1108;
	xor.b32  	%r1133, %r1126, %r1109;
	xor.b32  	%r1134, %r1133, %r1086;
	xor.b32  	%r1135, %r1132, %r1087;
	xor.b32  	%r1136, %r1131, %r1088;
	xor.b32  	%r1137, %r1130, %r1089;
	add.s32 	%r1138, %r1069, %r1553;
	add.s32 	%r1139, %r1068, %r1553;
	add.s32 	%r1140, %r1067, %r1553;
	add.s32 	%r1141, %r1066, %r1553;
	add.s32 	%r1142, %r1141, %r1137;
	add.s32 	%r1143, %r1140, %r1136;
	add.s32 	%r1144, %r1139, %r1135;
	add.s32 	%r1145, %r1138, %r1134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 11;
	shr.b32 	%rhs, %r1145, 21;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 11;
	shr.b32 	%rhs, %r1144, 21;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 11;
	shr.b32 	%rhs, %r1143, 21;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1142, 11;
	shr.b32 	%rhs, %r1142, 21;
	add.u32 	%r1149, %lhs, %rhs;
	}
	xor.b32  	%r1150, %r1149, %r1129;
	xor.b32  	%r1151, %r1148, %r1128;
	xor.b32  	%r1152, %r1147, %r1127;
	xor.b32  	%r1153, %r1146, %r1126;
	xor.b32  	%r1154, %r1153, %r1109;
	xor.b32  	%r1155, %r1152, %r1108;
	xor.b32  	%r1156, %r1151, %r1107;
	xor.b32  	%r1157, %r1150, %r1106;
	add.s32 	%r1158, %r1086, %r1554;
	add.s32 	%r1159, %r1087, %r1554;
	add.s32 	%r1160, %r1088, %r1554;
	add.s32 	%r1161, %r1089, %r1554;
	add.s32 	%r1162, %r1161, %r1157;
	add.s32 	%r1163, %r1160, %r1156;
	add.s32 	%r1164, %r1159, %r1155;
	add.s32 	%r1165, %r1158, %r1154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 15;
	shr.b32 	%rhs, %r1165, 17;
	add.u32 	%r1166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 15;
	shr.b32 	%rhs, %r1164, 17;
	add.u32 	%r1167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 15;
	shr.b32 	%rhs, %r1163, 17;
	add.u32 	%r1168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1162, 15;
	shr.b32 	%rhs, %r1162, 17;
	add.u32 	%r1169, %lhs, %rhs;
	}
	xor.b32  	%r1170, %r1169, %r1149;
	xor.b32  	%r1171, %r1168, %r1148;
	xor.b32  	%r1172, %r1167, %r1147;
	xor.b32  	%r1173, %r1166, %r1146;
	xor.b32  	%r1174, %r1173, %r1126;
	xor.b32  	%r1175, %r1172, %r1127;
	xor.b32  	%r1176, %r1171, %r1128;
	xor.b32  	%r1177, %r1170, %r1129;
	add.s32 	%r1178, %r1109, %r1564;
	add.s32 	%r1179, %r1108, %r1564;
	add.s32 	%r1180, %r1107, %r1564;
	add.s32 	%r1181, %r1106, %r1564;
	add.s32 	%r1182, %r1181, %r1177;
	add.s32 	%r1183, %r1180, %r1176;
	add.s32 	%r1184, %r1179, %r1175;
	add.s32 	%r1185, %r1178, %r1174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 3;
	shr.b32 	%rhs, %r1182, 29;
	add.u32 	%r1186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 3;
	shr.b32 	%rhs, %r1183, 29;
	add.u32 	%r1187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1184, 3;
	shr.b32 	%rhs, %r1184, 29;
	add.u32 	%r1188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 3;
	shr.b32 	%rhs, %r1185, 29;
	add.u32 	%r1189, %lhs, %rhs;
	}
	xor.b32  	%r1190, %r1189, %r1166;
	xor.b32  	%r1191, %r1188, %r1167;
	xor.b32  	%r1192, %r1187, %r1168;
	xor.b32  	%r1193, %r1186, %r1169;
	xor.b32  	%r1194, %r1193, %r1149;
	xor.b32  	%r1195, %r1192, %r1148;
	xor.b32  	%r1196, %r1191, %r1147;
	xor.b32  	%r1197, %r1190, %r1146;
	add.s32 	%r1198, %r1126, %r1197;
	add.s32 	%r1199, %r1127, %r1196;
	add.s32 	%r1200, %r1128, %r1195;
	add.s32 	%r1201, %r1129, %r1194;
	add.s32 	%r1202, %r1201, 1859775393;
	add.s32 	%r1203, %r1200, 1859775393;
	add.s32 	%r1204, %r1199, 1859775393;
	add.s32 	%r1205, %r1198, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1205, 9;
	shr.b32 	%rhs, %r1205, 23;
	add.u32 	%r1206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 9;
	shr.b32 	%rhs, %r1204, 23;
	add.u32 	%r1207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1203, 9;
	shr.b32 	%rhs, %r1203, 23;
	add.u32 	%r1208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 9;
	shr.b32 	%rhs, %r1202, 23;
	add.u32 	%r1209, %lhs, %rhs;
	}
	xor.b32  	%r1210, %r1209, %r1186;
	xor.b32  	%r1211, %r1208, %r1187;
	xor.b32  	%r1212, %r1207, %r1188;
	xor.b32  	%r1213, %r1206, %r1189;
	xor.b32  	%r1214, %r1213, %r1166;
	xor.b32  	%r1215, %r1212, %r1167;
	xor.b32  	%r1216, %r1211, %r1168;
	xor.b32  	%r1217, %r1210, %r1169;
	add.s32 	%r1218, %r1146, %r1555;
	add.s32 	%r1219, %r1147, %r1555;
	add.s32 	%r1220, %r1148, %r1555;
	add.s32 	%r1221, %r1149, %r1555;
	add.s32 	%r1222, %r1221, %r1217;
	add.s32 	%r1223, %r1220, %r1216;
	add.s32 	%r1224, %r1219, %r1215;
	add.s32 	%r1225, %r1218, %r1214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1222, 11;
	shr.b32 	%rhs, %r1222, 21;
	add.u32 	%r1226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 11;
	shr.b32 	%rhs, %r1223, 21;
	add.u32 	%r1227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 11;
	shr.b32 	%rhs, %r1224, 21;
	add.u32 	%r1228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 11;
	shr.b32 	%rhs, %r1225, 21;
	add.u32 	%r1229, %lhs, %rhs;
	}
	xor.b32  	%r1230, %r1229, %r1206;
	xor.b32  	%r1231, %r1228, %r1207;
	xor.b32  	%r1232, %r1227, %r1208;
	xor.b32  	%r1233, %r1226, %r1209;
	xor.b32  	%r1234, %r1233, %r1186;
	xor.b32  	%r1235, %r1232, %r1187;
	xor.b32  	%r1236, %r1231, %r1188;
	xor.b32  	%r1237, %r1230, %r1189;
	add.s32 	%r1238, %r1166, %r1237;
	add.s32 	%r1239, %r1167, %r1236;
	add.s32 	%r1240, %r1168, %r1235;
	add.s32 	%r1241, %r1169, %r1234;
	add.s32 	%r1242, %r1241, 1859775393;
	add.s32 	%r1243, %r1240, 1859775393;
	add.s32 	%r1244, %r1239, 1859775393;
	add.s32 	%r1245, %r1238, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 15;
	shr.b32 	%rhs, %r1245, 17;
	add.u32 	%r1246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 15;
	shr.b32 	%rhs, %r1244, 17;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 15;
	shr.b32 	%rhs, %r1243, 17;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1242, 15;
	shr.b32 	%rhs, %r1242, 17;
	add.u32 	%r1249, %lhs, %rhs;
	}
	xor.b32  	%r1250, %r1249, %r1226;
	xor.b32  	%r1251, %r1248, %r1227;
	xor.b32  	%r1252, %r1247, %r1228;
	xor.b32  	%r1253, %r1246, %r1229;
	xor.b32  	%r1254, %r1253, %r1206;
	xor.b32  	%r1255, %r1252, %r1207;
	xor.b32  	%r1256, %r1251, %r1208;
	xor.b32  	%r1257, %r1250, %r1209;
	add.s32 	%r1258, %r1189, %r1565;
	add.s32 	%r1259, %r1188, %r1565;
	add.s32 	%r1260, %r1187, %r1565;
	add.s32 	%r1261, %r1186, %r1565;
	add.s32 	%r1262, %r1261, %r1257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 3;
	shr.b32 	%rhs, %r1262, 29;
	add.u32 	%r105, %lhs, %rhs;
	}
	add.s32 	%r1263, %r1260, %r1256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 3;
	shr.b32 	%rhs, %r1263, 29;
	add.u32 	%r106, %lhs, %rhs;
	}
	add.s32 	%r1264, %r1259, %r1255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 3;
	shr.b32 	%rhs, %r1264, 29;
	add.u32 	%r107, %lhs, %rhs;
	}
	add.s32 	%r1265, %r1258, %r1254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 3;
	shr.b32 	%rhs, %r1265, 29;
	add.u32 	%r108, %lhs, %rhs;
	}
	xor.b32  	%r1266, %r108, %r1246;
	xor.b32  	%r1267, %r107, %r1247;
	xor.b32  	%r1268, %r106, %r1248;
	xor.b32  	%r1269, %r105, %r1249;
	xor.b32  	%r1270, %r1269, %r1226;
	xor.b32  	%r1271, %r1268, %r1227;
	xor.b32  	%r1272, %r1267, %r1228;
	xor.b32  	%r1273, %r1266, %r1229;
	add.s32 	%r1274, %r1206, %r1273;
	add.s32 	%r1275, %r1207, %r1272;
	add.s32 	%r1276, %r1208, %r1271;
	add.s32 	%r1277, %r1209, %r1270;
	add.s32 	%r1278, %r1277, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1278, 9;
	shr.b32 	%rhs, %r1278, 23;
	add.u32 	%r109, %lhs, %rhs;
	}
	add.s32 	%r1279, %r1276, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1279, 9;
	shr.b32 	%rhs, %r1279, 23;
	add.u32 	%r110, %lhs, %rhs;
	}
	add.s32 	%r1280, %r1275, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 9;
	shr.b32 	%rhs, %r1280, 23;
	add.u32 	%r111, %lhs, %rhs;
	}
	add.s32 	%r1281, %r1274, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 9;
	shr.b32 	%rhs, %r1281, 23;
	add.u32 	%r112, %lhs, %rhs;
	}
	xor.b32  	%r1282, %r109, %r105;
	xor.b32  	%r1283, %r110, %r106;
	xor.b32  	%r1284, %r111, %r107;
	xor.b32  	%r1285, %r112, %r108;
	xor.b32  	%r1286, %r1285, %r1246;
	xor.b32  	%r1287, %r1284, %r1247;
	xor.b32  	%r1288, %r1283, %r1248;
	xor.b32  	%r1289, %r1282, %r1249;
	add.s32 	%r1290, %r1229, %r1556;
	add.s32 	%r1291, %r1228, %r1556;
	add.s32 	%r1292, %r1227, %r1556;
	add.s32 	%r1293, %r1226, %r1556;
	add.s32 	%r1294, %r1293, %r1289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 11;
	shr.b32 	%rhs, %r1294, 21;
	add.u32 	%r113, %lhs, %rhs;
	}
	add.s32 	%r1295, %r1292, %r1288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 11;
	shr.b32 	%rhs, %r1295, 21;
	add.u32 	%r114, %lhs, %rhs;
	}
	add.s32 	%r1296, %r1291, %r1287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1296, 11;
	shr.b32 	%rhs, %r1296, 21;
	add.u32 	%r115, %lhs, %rhs;
	}
	add.s32 	%r1297, %r1290, %r1286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1297, 11;
	shr.b32 	%rhs, %r1297, 21;
	add.u32 	%r116, %lhs, %rhs;
	}
	xor.b32  	%r1298, %r116, %r112;
	xor.b32  	%r1299, %r115, %r111;
	xor.b32  	%r1300, %r114, %r110;
	xor.b32  	%r1301, %r113, %r109;
	xor.b32  	%r1302, %r1301, %r105;
	xor.b32  	%r1303, %r1300, %r106;
	xor.b32  	%r1304, %r1299, %r107;
	xor.b32  	%r1305, %r1298, %r108;
	add.s32 	%r1306, %r1246, %r1305;
	add.s32 	%r1307, %r1247, %r1304;
	add.s32 	%r1308, %r1248, %r1303;
	add.s32 	%r1309, %r1249, %r1302;
	add.s32 	%r1310, %r1309, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1310, 15;
	shr.b32 	%rhs, %r1310, 17;
	add.u32 	%r117, %lhs, %rhs;
	}
	add.s32 	%r1311, %r1308, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 15;
	shr.b32 	%rhs, %r1311, 17;
	add.u32 	%r118, %lhs, %rhs;
	}
	add.s32 	%r1312, %r1307, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 15;
	shr.b32 	%rhs, %r1312, 17;
	add.u32 	%r119, %lhs, %rhs;
	}
	add.s32 	%r1313, %r1306, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1313, 15;
	shr.b32 	%rhs, %r1313, 17;
	add.u32 	%r120, %lhs, %rhs;
	}
	shr.u32 	%r1314, %r105, %r102;
	and.b32  	%r1315, %r1314, %r201;
	mul.wide.u32 	%rd28, %r1315, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r1316, %r105, 31;
	mov.u32 	%r1317, 1;
	shl.b32 	%r121, %r1317, %r1316;
	ld.global.u32 	%r1318, [%rd29];
	and.b32  	%r1319, %r1318, %r121;
	setp.eq.s32	%p3, %r1319, 0;
	@%p3 bra 	BB4_30;

	mov.u32 	%r1566, 1;
	shr.u32 	%r1320, %r109, %r102;
	and.b32  	%r1321, %r1320, %r201;
	mul.wide.u32 	%rd30, %r1321, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r1322, %r109, 31;
	shl.b32 	%r122, %r1566, %r1322;
	ld.global.u32 	%r1324, [%rd31];
	and.b32  	%r1325, %r1324, %r122;
	setp.eq.s32	%p4, %r1325, 0;
	@%p4 bra 	BB4_30;

	mov.u32 	%r1567, 1;
	shr.u32 	%r1326, %r113, %r102;
	and.b32  	%r1327, %r1326, %r201;
	mul.wide.u32 	%rd32, %r1327, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r1328, %r113, 31;
	shl.b32 	%r123, %r1567, %r1328;
	ld.global.u32 	%r1330, [%rd33];
	and.b32  	%r1331, %r1330, %r123;
	setp.eq.s32	%p5, %r1331, 0;
	@%p5 bra 	BB4_30;

	mov.u32 	%r1568, 1;
	shr.u32 	%r1332, %r117, %r102;
	and.b32  	%r1333, %r1332, %r201;
	mul.wide.u32 	%rd34, %r1333, 4;
	add.s64 	%rd35, %rd14, %rd34;
	and.b32  	%r1334, %r117, 31;
	shl.b32 	%r124, %r1568, %r1334;
	ld.global.u32 	%r1336, [%rd35];
	and.b32  	%r1337, %r1336, %r124;
	setp.eq.s32	%p6, %r1337, 0;
	@%p6 bra 	BB4_30;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 3;
	shr.b32 	%rhs, %r1262, 29;
	add.u32 	%r1544, %lhs, %rhs;
	}
	and.b32  	%r1543, %r1544, 31;
	mov.u32 	%r1542, 1;
	shl.b32 	%r1541, %r1542, %r1543;
	shr.u32 	%r1338, %r1544, %r103;
	and.b32  	%r1339, %r1338, %r201;
	mul.wide.u32 	%rd36, %r1339, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r1340, [%rd37];
	and.b32  	%r1341, %r1340, %r1541;
	setp.eq.s32	%p7, %r1341, 0;
	@%p7 bra 	BB4_30;

	shr.u32 	%r1342, %r109, %r103;
	and.b32  	%r1343, %r1342, %r201;
	mul.wide.u32 	%rd38, %r1343, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r1344, [%rd39];
	and.b32  	%r1345, %r1344, %r122;
	setp.eq.s32	%p8, %r1345, 0;
	@%p8 bra 	BB4_30;

	shr.u32 	%r1346, %r113, %r103;
	and.b32  	%r1347, %r1346, %r201;
	mul.wide.u32 	%rd40, %r1347, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r1348, [%rd41];
	and.b32  	%r1349, %r1348, %r123;
	setp.eq.s32	%p9, %r1349, 0;
	@%p9 bra 	BB4_30;

	shr.u32 	%r1350, %r117, %r103;
	and.b32  	%r1351, %r1350, %r201;
	mul.wide.u32 	%rd42, %r1351, 4;
	add.s64 	%rd43, %rd18, %rd42;
	ld.global.u32 	%r1352, [%rd43];
	and.b32  	%r1353, %r1352, %r124;
	setp.eq.s32	%p10, %r1353, 0;
	@%p10 bra 	BB4_30;

	setp.eq.s32	%p11, %r206, 0;
	mov.u32 	%r1575, 0;
	mov.u32 	%r1354, -1;
	mov.u32 	%r1574, %r206;
	@%p11 bra 	BB4_24;

BB4_12:
	mov.u32 	%r1576, 1;
	shr.u32 	%r127, %r1574, 1;
	add.s32 	%r1577, %r127, %r1575;
	cvt.u64.u32	%rd44, %r1577;
	cvt.u64.u32	%rd45, %r207;
	add.s64 	%rd46, %rd44, %rd45;
	shl.b64 	%rd47, %rd46, 4;
	add.s64 	%rd2, %rd20, %rd47;
	ld.global.u32 	%r129, [%rd2+4];
	setp.gt.u32	%p12, %r117, %r129;
	@%p12 bra 	BB4_22;

	setp.lt.u32	%p13, %r117, %r129;
	mov.u32 	%r1357, -1;
	@%p13 bra 	BB4_14;
	bra.uni 	BB4_15;

BB4_14:
	mov.u32 	%r1576, %r1357;
	bra.uni 	BB4_22;

BB4_15:
	mov.u32 	%r1576, 1;
	ld.global.u32 	%r130, [%rd2+8];
	setp.gt.u32	%p14, %r113, %r130;
	@%p14 bra 	BB4_22;

	setp.lt.u32	%p15, %r113, %r130;
	@%p15 bra 	BB4_17;
	bra.uni 	BB4_18;

BB4_17:
	mov.u32 	%r1576, %r1357;
	bra.uni 	BB4_22;

BB4_18:
	mov.u32 	%r1576, 1;
	ld.global.u32 	%r131, [%rd2+12];
	setp.gt.u32	%p16, %r109, %r131;
	@%p16 bra 	BB4_22;

	setp.lt.u32	%p17, %r109, %r131;
	mov.u32 	%r1576, %r1357;
	@%p17 bra 	BB4_22;

	mov.u32 	%r1576, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 3;
	shr.b32 	%rhs, %r1262, 29;
	add.u32 	%r1545, %lhs, %rhs;
	}
	ld.global.u32 	%r132, [%rd2];
	setp.gt.u32	%p18, %r1545, %r132;
	@%p18 bra 	BB4_22;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 3;
	shr.b32 	%rhs, %r1262, 29;
	add.u32 	%r1546, %lhs, %rhs;
	}
	setp.lt.u32	%p19, %r1546, %r132;
	selp.b32	%r1576, -1, 0, %p19;

BB4_22:
	add.s32 	%r1363, %r127, 1;
	setp.gt.s32	%p20, %r1576, 0;
	selp.b32	%r1364, %r1363, 0, %p20;
	add.s32 	%r1575, %r1364, %r1575;
	selp.b32	%r1365, -1, 0, %p20;
	add.s32 	%r1366, %r1365, %r1574;
	shr.u32 	%r1574, %r1366, 1;
	setp.eq.s32	%p21, %r1576, 0;
	@%p21 bra 	BB4_25;

	setp.ne.s32	%p22, %r1574, 0;
	@%p22 bra 	BB4_12;

BB4_24:
	mov.u32 	%r1577, %r1354;

BB4_25:
	setp.eq.s32	%p23, %r1577, -1;
	@%p23 bra 	BB4_30;

	add.s32 	%r138, %r1577, %r207;
	mul.wide.u32 	%rd48, %r138, 4;
	add.s64 	%rd49, %rd21, %rd48;
	atom.global.add.u32 	%r1368, [%rd49], 1;
	setp.ne.s32	%p24, %r1368, 0;
	@%p24 bra 	BB4_30;

	atom.global.add.u32 	%r139, [%rd22], 1;
	setp.lt.u32	%p25, %r139, %r206;
	@%p25 bra 	BB4_29;
	bra.uni 	BB4_28;

BB4_29:
	mul.wide.u32 	%rd50, %r139, 24;
	add.s64 	%rd51, %rd19, %rd50;
	st.global.v2.u32 	[%rd51+16], {%r1577, %r138};
	st.global.v2.u32 	[%rd51+8], {%r1573, %r204};
	st.global.u64 	[%rd51], %rd1;
	bra.uni 	BB4_30;

BB4_28:
	atom.global.add.u32 	%r1369, [%rd22], -1;

BB4_30:
	shr.u32 	%r1370, %r106, %r102;
	and.b32  	%r1371, %r1370, %r201;
	mul.wide.u32 	%rd52, %r1371, 4;
	add.s64 	%rd53, %rd11, %rd52;
	and.b32  	%r1372, %r106, 31;
	mov.u32 	%r1373, 1;
	shl.b32 	%r140, %r1373, %r1372;
	ld.global.u32 	%r1374, [%rd53];
	and.b32  	%r1375, %r1374, %r140;
	setp.eq.s32	%p26, %r1375, 0;
	@%p26 bra 	BB4_58;

	shr.u32 	%r1376, %r110, %r102;
	and.b32  	%r1377, %r1376, %r201;
	mul.wide.u32 	%rd54, %r1377, 4;
	add.s64 	%rd55, %rd12, %rd54;
	and.b32  	%r1378, %r110, 31;
	shl.b32 	%r141, %r1373, %r1378;
	ld.global.u32 	%r1380, [%rd55];
	and.b32  	%r1381, %r1380, %r141;
	setp.eq.s32	%p27, %r1381, 0;
	@%p27 bra 	BB4_58;

	shr.u32 	%r1382, %r114, %r102;
	and.b32  	%r1383, %r1382, %r201;
	mul.wide.u32 	%rd56, %r1383, 4;
	add.s64 	%rd57, %rd13, %rd56;
	and.b32  	%r1384, %r114, 31;
	shl.b32 	%r142, %r1373, %r1384;
	ld.global.u32 	%r1386, [%rd57];
	and.b32  	%r1387, %r1386, %r142;
	setp.eq.s32	%p28, %r1387, 0;
	@%p28 bra 	BB4_58;

	shr.u32 	%r1388, %r118, %r102;
	and.b32  	%r1389, %r1388, %r201;
	mul.wide.u32 	%rd58, %r1389, 4;
	add.s64 	%rd59, %rd14, %rd58;
	and.b32  	%r1390, %r118, 31;
	shl.b32 	%r143, %r1373, %r1390;
	ld.global.u32 	%r1392, [%rd59];
	and.b32  	%r1393, %r1392, %r143;
	setp.eq.s32	%p29, %r1393, 0;
	@%p29 bra 	BB4_58;

	shr.u32 	%r1394, %r106, %r103;
	and.b32  	%r1395, %r1394, %r201;
	mul.wide.u32 	%rd60, %r1395, 4;
	add.s64 	%rd61, %rd15, %rd60;
	ld.global.u32 	%r1396, [%rd61];
	and.b32  	%r1397, %r1396, %r140;
	setp.eq.s32	%p30, %r1397, 0;
	@%p30 bra 	BB4_58;

	shr.u32 	%r1398, %r110, %r103;
	and.b32  	%r1399, %r1398, %r201;
	mul.wide.u32 	%rd62, %r1399, 4;
	add.s64 	%rd63, %rd16, %rd62;
	ld.global.u32 	%r1400, [%rd63];
	and.b32  	%r1401, %r1400, %r141;
	setp.eq.s32	%p31, %r1401, 0;
	@%p31 bra 	BB4_58;

	shr.u32 	%r1402, %r114, %r103;
	and.b32  	%r1403, %r1402, %r201;
	mul.wide.u32 	%rd64, %r1403, 4;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.u32 	%r1404, [%rd65];
	and.b32  	%r1405, %r1404, %r142;
	setp.eq.s32	%p32, %r1405, 0;
	@%p32 bra 	BB4_58;

	shr.u32 	%r1406, %r118, %r103;
	and.b32  	%r1407, %r1406, %r201;
	mul.wide.u32 	%rd66, %r1407, 4;
	add.s64 	%rd67, %rd18, %rd66;
	ld.global.u32 	%r1408, [%rd67];
	and.b32  	%r1409, %r1408, %r143;
	setp.eq.s32	%p33, %r1409, 0;
	@%p33 bra 	BB4_58;

	setp.eq.s32	%p34, %r206, 0;
	cvt.u64.u32	%rd3, %r207;
	mov.u32 	%r1579, 0;
	mov.u32 	%r1410, -1;
	mov.u32 	%r1578, %r206;
	@%p34 bra 	BB4_51;

BB4_39:
	shr.u32 	%r146, %r1578, 1;
	add.s32 	%r1581, %r146, %r1579;
	cvt.u64.u32	%rd68, %r1581;
	add.s64 	%rd69, %rd68, %rd3;
	shl.b64 	%rd70, %rd69, 4;
	add.s64 	%rd4, %rd20, %rd70;
	ld.global.u32 	%r148, [%rd4+4];
	setp.gt.u32	%p35, %r118, %r148;
	mov.u32 	%r1580, %r1373;
	@%p35 bra 	BB4_49;

	setp.lt.u32	%p36, %r118, %r148;
	mov.u32 	%r1413, -1;
	@%p36 bra 	BB4_41;
	bra.uni 	BB4_42;

BB4_41:
	mov.u32 	%r1580, %r1413;
	bra.uni 	BB4_49;

BB4_42:
	ld.global.u32 	%r149, [%rd4+8];
	setp.gt.u32	%p37, %r114, %r149;
	mov.u32 	%r1580, %r1373;
	@%p37 bra 	BB4_49;

	setp.lt.u32	%p38, %r114, %r149;
	@%p38 bra 	BB4_44;
	bra.uni 	BB4_45;

BB4_44:
	mov.u32 	%r1580, %r1413;
	bra.uni 	BB4_49;

BB4_45:
	ld.global.u32 	%r150, [%rd4+12];
	setp.gt.u32	%p39, %r110, %r150;
	mov.u32 	%r1580, %r1373;
	@%p39 bra 	BB4_49;

	setp.lt.u32	%p40, %r110, %r150;
	mov.u32 	%r1580, %r1413;
	@%p40 bra 	BB4_49;

	ld.global.u32 	%r151, [%rd4];
	setp.gt.u32	%p41, %r106, %r151;
	mov.u32 	%r1580, %r1373;
	@%p41 bra 	BB4_49;

	setp.lt.u32	%p42, %r106, %r151;
	selp.b32	%r1580, -1, 0, %p42;

BB4_49:
	add.s32 	%r1419, %r146, 1;
	setp.gt.s32	%p43, %r1580, 0;
	selp.b32	%r1420, %r1419, 0, %p43;
	add.s32 	%r1579, %r1420, %r1579;
	selp.b32	%r1421, -1, 0, %p43;
	add.s32 	%r1422, %r1421, %r1578;
	shr.u32 	%r1578, %r1422, 1;
	setp.eq.s32	%p44, %r1580, 0;
	@%p44 bra 	BB4_52;

	setp.ne.s32	%p45, %r1578, 0;
	@%p45 bra 	BB4_39;

BB4_51:
	mov.u32 	%r1581, %r1410;

BB4_52:
	setp.eq.s32	%p46, %r1581, -1;
	@%p46 bra 	BB4_58;

	add.s32 	%r157, %r1581, %r207;
	add.s32 	%r158, %r1573, 1;
	setp.ge.u32	%p47, %r158, %r205;
	@%p47 bra 	BB4_58;

	mul.wide.u32 	%rd71, %r157, 4;
	add.s64 	%rd72, %rd21, %rd71;
	atom.global.add.u32 	%r1424, [%rd72], 1;
	setp.ne.s32	%p48, %r1424, 0;
	@%p48 bra 	BB4_58;

	atom.global.add.u32 	%r159, [%rd22], 1;
	setp.lt.u32	%p49, %r159, %r206;
	@%p49 bra 	BB4_57;
	bra.uni 	BB4_56;

BB4_57:
	mul.wide.u32 	%rd73, %r159, 24;
	add.s64 	%rd74, %rd19, %rd73;
	st.global.v2.u32 	[%rd74+16], {%r1581, %r157};
	add.s32 	%r1538, %r1573, 1;
	st.global.v2.u32 	[%rd74+8], {%r1538, %r204};
	st.global.u64 	[%rd74], %rd1;
	bra.uni 	BB4_58;

BB4_56:
	atom.global.add.u32 	%r1425, [%rd22], -1;

BB4_58:
	shr.u32 	%r1426, %r107, %r102;
	and.b32  	%r1427, %r1426, %r201;
	mul.wide.u32 	%rd75, %r1427, 4;
	add.s64 	%rd76, %rd11, %rd75;
	and.b32  	%r1428, %r107, 31;
	mov.u32 	%r1429, 1;
	shl.b32 	%r160, %r1429, %r1428;
	ld.global.u32 	%r1430, [%rd76];
	and.b32  	%r1431, %r1430, %r160;
	setp.eq.s32	%p50, %r1431, 0;
	@%p50 bra 	BB4_86;

	shr.u32 	%r1432, %r111, %r102;
	and.b32  	%r1433, %r1432, %r201;
	mul.wide.u32 	%rd77, %r1433, 4;
	add.s64 	%rd78, %rd12, %rd77;
	and.b32  	%r1434, %r111, 31;
	shl.b32 	%r161, %r1429, %r1434;
	ld.global.u32 	%r1436, [%rd78];
	and.b32  	%r1437, %r1436, %r161;
	setp.eq.s32	%p51, %r1437, 0;
	@%p51 bra 	BB4_86;

	shr.u32 	%r1438, %r115, %r102;
	and.b32  	%r1439, %r1438, %r201;
	mul.wide.u32 	%rd79, %r1439, 4;
	add.s64 	%rd80, %rd13, %rd79;
	and.b32  	%r1440, %r115, 31;
	shl.b32 	%r162, %r1429, %r1440;
	ld.global.u32 	%r1442, [%rd80];
	and.b32  	%r1443, %r1442, %r162;
	setp.eq.s32	%p52, %r1443, 0;
	@%p52 bra 	BB4_86;

	shr.u32 	%r1444, %r119, %r102;
	and.b32  	%r1445, %r1444, %r201;
	mul.wide.u32 	%rd81, %r1445, 4;
	add.s64 	%rd82, %rd14, %rd81;
	and.b32  	%r1446, %r119, 31;
	shl.b32 	%r163, %r1429, %r1446;
	ld.global.u32 	%r1448, [%rd82];
	and.b32  	%r1449, %r1448, %r163;
	setp.eq.s32	%p53, %r1449, 0;
	@%p53 bra 	BB4_86;

	shr.u32 	%r1450, %r107, %r103;
	and.b32  	%r1451, %r1450, %r201;
	mul.wide.u32 	%rd83, %r1451, 4;
	add.s64 	%rd84, %rd15, %rd83;
	ld.global.u32 	%r1452, [%rd84];
	and.b32  	%r1453, %r1452, %r160;
	setp.eq.s32	%p54, %r1453, 0;
	@%p54 bra 	BB4_86;

	shr.u32 	%r1454, %r111, %r103;
	and.b32  	%r1455, %r1454, %r201;
	mul.wide.u32 	%rd85, %r1455, 4;
	add.s64 	%rd86, %rd16, %rd85;
	ld.global.u32 	%r1456, [%rd86];
	and.b32  	%r1457, %r1456, %r161;
	setp.eq.s32	%p55, %r1457, 0;
	@%p55 bra 	BB4_86;

	shr.u32 	%r1458, %r115, %r103;
	and.b32  	%r1459, %r1458, %r201;
	mul.wide.u32 	%rd87, %r1459, 4;
	add.s64 	%rd88, %rd17, %rd87;
	ld.global.u32 	%r1460, [%rd88];
	and.b32  	%r1461, %r1460, %r162;
	setp.eq.s32	%p56, %r1461, 0;
	@%p56 bra 	BB4_86;

	shr.u32 	%r1462, %r119, %r103;
	and.b32  	%r1463, %r1462, %r201;
	mul.wide.u32 	%rd89, %r1463, 4;
	add.s64 	%rd90, %rd18, %rd89;
	ld.global.u32 	%r1464, [%rd90];
	and.b32  	%r1465, %r1464, %r163;
	setp.eq.s32	%p57, %r1465, 0;
	@%p57 bra 	BB4_86;

	setp.eq.s32	%p58, %r206, 0;
	cvt.u64.u32	%rd5, %r207;
	mov.u32 	%r1583, 0;
	mov.u32 	%r1466, -1;
	mov.u32 	%r1582, %r206;
	@%p58 bra 	BB4_79;

BB4_67:
	shr.u32 	%r166, %r1582, 1;
	add.s32 	%r1585, %r166, %r1583;
	cvt.u64.u32	%rd91, %r1585;
	add.s64 	%rd92, %rd91, %rd5;
	shl.b64 	%rd93, %rd92, 4;
	add.s64 	%rd6, %rd20, %rd93;
	ld.global.u32 	%r168, [%rd6+4];
	setp.gt.u32	%p59, %r119, %r168;
	mov.u32 	%r1584, %r1429;
	@%p59 bra 	BB4_77;

	setp.lt.u32	%p60, %r119, %r168;
	mov.u32 	%r1469, -1;
	@%p60 bra 	BB4_69;
	bra.uni 	BB4_70;

BB4_69:
	mov.u32 	%r1584, %r1469;
	bra.uni 	BB4_77;

BB4_70:
	ld.global.u32 	%r169, [%rd6+8];
	setp.gt.u32	%p61, %r115, %r169;
	mov.u32 	%r1584, %r1429;
	@%p61 bra 	BB4_77;

	setp.lt.u32	%p62, %r115, %r169;
	@%p62 bra 	BB4_72;
	bra.uni 	BB4_73;

BB4_72:
	mov.u32 	%r1584, %r1469;
	bra.uni 	BB4_77;

BB4_73:
	ld.global.u32 	%r170, [%rd6+12];
	setp.gt.u32	%p63, %r111, %r170;
	mov.u32 	%r1584, %r1429;
	@%p63 bra 	BB4_77;

	setp.lt.u32	%p64, %r111, %r170;
	mov.u32 	%r1584, %r1469;
	@%p64 bra 	BB4_77;

	ld.global.u32 	%r171, [%rd6];
	setp.gt.u32	%p65, %r107, %r171;
	mov.u32 	%r1584, %r1429;
	@%p65 bra 	BB4_77;

	setp.lt.u32	%p66, %r107, %r171;
	selp.b32	%r1584, -1, 0, %p66;

BB4_77:
	add.s32 	%r1475, %r166, 1;
	setp.gt.s32	%p67, %r1584, 0;
	selp.b32	%r1476, %r1475, 0, %p67;
	add.s32 	%r1583, %r1476, %r1583;
	selp.b32	%r1477, -1, 0, %p67;
	add.s32 	%r1478, %r1477, %r1582;
	shr.u32 	%r1582, %r1478, 1;
	setp.eq.s32	%p68, %r1584, 0;
	@%p68 bra 	BB4_80;

	setp.ne.s32	%p69, %r1582, 0;
	@%p69 bra 	BB4_67;

BB4_79:
	mov.u32 	%r1585, %r1466;

BB4_80:
	setp.eq.s32	%p70, %r1585, -1;
	@%p70 bra 	BB4_86;

	add.s32 	%r177, %r1585, %r207;
	add.s32 	%r178, %r1573, 2;
	setp.ge.u32	%p71, %r178, %r205;
	@%p71 bra 	BB4_86;

	mul.wide.u32 	%rd94, %r177, 4;
	add.s64 	%rd95, %rd21, %rd94;
	atom.global.add.u32 	%r1480, [%rd95], 1;
	setp.ne.s32	%p72, %r1480, 0;
	@%p72 bra 	BB4_86;

	atom.global.add.u32 	%r179, [%rd22], 1;
	setp.lt.u32	%p73, %r179, %r206;
	@%p73 bra 	BB4_85;
	bra.uni 	BB4_84;

BB4_85:
	mul.wide.u32 	%rd96, %r179, 24;
	add.s64 	%rd97, %rd19, %rd96;
	st.global.v2.u32 	[%rd97+16], {%r1585, %r177};
	add.s32 	%r1539, %r1573, 2;
	st.global.v2.u32 	[%rd97+8], {%r1539, %r204};
	st.global.u64 	[%rd97], %rd1;
	bra.uni 	BB4_86;

BB4_84:
	atom.global.add.u32 	%r1481, [%rd22], -1;

BB4_86:
	shr.u32 	%r1482, %r108, %r102;
	and.b32  	%r1483, %r1482, %r201;
	mul.wide.u32 	%rd98, %r1483, 4;
	add.s64 	%rd99, %rd11, %rd98;
	and.b32  	%r1484, %r108, 31;
	mov.u32 	%r1485, 1;
	shl.b32 	%r180, %r1485, %r1484;
	ld.global.u32 	%r1486, [%rd99];
	and.b32  	%r1487, %r1486, %r180;
	setp.eq.s32	%p74, %r1487, 0;
	@%p74 bra 	BB4_114;

	shr.u32 	%r1488, %r112, %r102;
	and.b32  	%r1489, %r1488, %r201;
	mul.wide.u32 	%rd100, %r1489, 4;
	add.s64 	%rd101, %rd12, %rd100;
	and.b32  	%r1490, %r112, 31;
	shl.b32 	%r181, %r1485, %r1490;
	ld.global.u32 	%r1492, [%rd101];
	and.b32  	%r1493, %r1492, %r181;
	setp.eq.s32	%p75, %r1493, 0;
	@%p75 bra 	BB4_114;

	shr.u32 	%r1494, %r116, %r102;
	and.b32  	%r1495, %r1494, %r201;
	mul.wide.u32 	%rd102, %r1495, 4;
	add.s64 	%rd103, %rd13, %rd102;
	and.b32  	%r1496, %r116, 31;
	shl.b32 	%r182, %r1485, %r1496;
	ld.global.u32 	%r1498, [%rd103];
	and.b32  	%r1499, %r1498, %r182;
	setp.eq.s32	%p76, %r1499, 0;
	@%p76 bra 	BB4_114;

	shr.u32 	%r1500, %r120, %r102;
	and.b32  	%r1501, %r1500, %r201;
	mul.wide.u32 	%rd104, %r1501, 4;
	add.s64 	%rd105, %rd14, %rd104;
	and.b32  	%r1502, %r120, 31;
	shl.b32 	%r183, %r1485, %r1502;
	ld.global.u32 	%r1504, [%rd105];
	and.b32  	%r1505, %r1504, %r183;
	setp.eq.s32	%p77, %r1505, 0;
	@%p77 bra 	BB4_114;

	shr.u32 	%r1506, %r108, %r103;
	and.b32  	%r1507, %r1506, %r201;
	mul.wide.u32 	%rd106, %r1507, 4;
	add.s64 	%rd107, %rd15, %rd106;
	ld.global.u32 	%r1508, [%rd107];
	and.b32  	%r1509, %r1508, %r180;
	setp.eq.s32	%p78, %r1509, 0;
	@%p78 bra 	BB4_114;

	shr.u32 	%r1510, %r112, %r103;
	and.b32  	%r1511, %r1510, %r201;
	mul.wide.u32 	%rd108, %r1511, 4;
	add.s64 	%rd109, %rd16, %rd108;
	ld.global.u32 	%r1512, [%rd109];
	and.b32  	%r1513, %r1512, %r181;
	setp.eq.s32	%p79, %r1513, 0;
	@%p79 bra 	BB4_114;

	shr.u32 	%r1514, %r116, %r103;
	and.b32  	%r1515, %r1514, %r201;
	mul.wide.u32 	%rd110, %r1515, 4;
	add.s64 	%rd111, %rd17, %rd110;
	ld.global.u32 	%r1516, [%rd111];
	and.b32  	%r1517, %r1516, %r182;
	setp.eq.s32	%p80, %r1517, 0;
	@%p80 bra 	BB4_114;

	shr.u32 	%r1518, %r120, %r103;
	and.b32  	%r1519, %r1518, %r201;
	mul.wide.u32 	%rd112, %r1519, 4;
	add.s64 	%rd113, %rd18, %rd112;
	ld.global.u32 	%r1520, [%rd113];
	and.b32  	%r1521, %r1520, %r183;
	setp.eq.s32	%p81, %r1521, 0;
	@%p81 bra 	BB4_114;

	setp.eq.s32	%p82, %r206, 0;
	cvt.u64.u32	%rd7, %r207;
	mov.u32 	%r1587, 0;
	mov.u32 	%r1522, -1;
	mov.u32 	%r1586, %r206;
	@%p82 bra 	BB4_107;

BB4_95:
	shr.u32 	%r186, %r1586, 1;
	add.s32 	%r1589, %r186, %r1587;
	cvt.u64.u32	%rd114, %r1589;
	add.s64 	%rd115, %rd114, %rd7;
	shl.b64 	%rd116, %rd115, 4;
	add.s64 	%rd8, %rd20, %rd116;
	ld.global.u32 	%r188, [%rd8+4];
	setp.gt.u32	%p83, %r120, %r188;
	mov.u32 	%r1588, %r1485;
	@%p83 bra 	BB4_105;

	setp.lt.u32	%p84, %r120, %r188;
	mov.u32 	%r1525, -1;
	@%p84 bra 	BB4_97;
	bra.uni 	BB4_98;

BB4_97:
	mov.u32 	%r1588, %r1525;
	bra.uni 	BB4_105;

BB4_98:
	ld.global.u32 	%r189, [%rd8+8];
	setp.gt.u32	%p85, %r116, %r189;
	mov.u32 	%r1588, %r1485;
	@%p85 bra 	BB4_105;

	setp.lt.u32	%p86, %r116, %r189;
	@%p86 bra 	BB4_100;
	bra.uni 	BB4_101;

BB4_100:
	mov.u32 	%r1588, %r1525;
	bra.uni 	BB4_105;

BB4_101:
	ld.global.u32 	%r190, [%rd8+12];
	setp.gt.u32	%p87, %r112, %r190;
	mov.u32 	%r1588, %r1485;
	@%p87 bra 	BB4_105;

	setp.lt.u32	%p88, %r112, %r190;
	mov.u32 	%r1588, %r1525;
	@%p88 bra 	BB4_105;

	ld.global.u32 	%r191, [%rd8];
	setp.gt.u32	%p89, %r108, %r191;
	mov.u32 	%r1588, %r1485;
	@%p89 bra 	BB4_105;

	setp.lt.u32	%p90, %r108, %r191;
	selp.b32	%r1588, -1, 0, %p90;

BB4_105:
	add.s32 	%r1531, %r186, 1;
	setp.gt.s32	%p91, %r1588, 0;
	selp.b32	%r1532, %r1531, 0, %p91;
	add.s32 	%r1587, %r1532, %r1587;
	selp.b32	%r1533, -1, 0, %p91;
	add.s32 	%r1534, %r1533, %r1586;
	shr.u32 	%r1586, %r1534, 1;
	setp.eq.s32	%p92, %r1588, 0;
	@%p92 bra 	BB4_108;

	setp.ne.s32	%p93, %r1586, 0;
	@%p93 bra 	BB4_95;

BB4_107:
	mov.u32 	%r1589, %r1522;

BB4_108:
	setp.eq.s32	%p94, %r1589, -1;
	@%p94 bra 	BB4_114;

	add.s32 	%r197, %r1589, %r207;
	add.s32 	%r198, %r1573, 3;
	setp.ge.u32	%p95, %r198, %r205;
	@%p95 bra 	BB4_114;

	mul.wide.u32 	%rd117, %r197, 4;
	add.s64 	%rd118, %rd21, %rd117;
	atom.global.add.u32 	%r1536, [%rd118], 1;
	setp.ne.s32	%p96, %r1536, 0;
	@%p96 bra 	BB4_114;

	atom.global.add.u32 	%r199, [%rd22], 1;
	setp.lt.u32	%p97, %r199, %r206;
	@%p97 bra 	BB4_113;
	bra.uni 	BB4_112;

BB4_113:
	mul.wide.u32 	%rd119, %r199, 24;
	add.s64 	%rd120, %rd19, %rd119;
	st.global.v2.u32 	[%rd120+16], {%r1589, %r197};
	add.s32 	%r1540, %r1573, 3;
	st.global.v2.u32 	[%rd120+8], {%r1540, %r204};
	st.global.u64 	[%rd120], %rd1;
	bra.uni 	BB4_114;

BB4_112:
	atom.global.add.u32 	%r1537, [%rd22], -1;

BB4_114:
	add.s32 	%r1573, %r1573, 4;
	setp.lt.u32	%p98, %r1573, %r205;
	@%p98 bra 	BB4_3;

BB4_115:
	ret;
}

	// .globl	m01000_m16
.entry m01000_m16(
	.param .u64 .ptr .global .align 4 m01000_m16_param_0,
	.param .u64 .ptr .global .align 4 m01000_m16_param_1,
	.param .u64 .ptr .global .align 4 m01000_m16_param_2,
	.param .u64 .ptr .const .align 16 m01000_m16_param_3,
	.param .u64 .ptr .global .align 1 m01000_m16_param_4,
	.param .u64 .ptr .global .align 1 m01000_m16_param_5,
	.param .u64 .ptr .global .align 4 m01000_m16_param_6,
	.param .u64 .ptr .global .align 4 m01000_m16_param_7,
	.param .u64 .ptr .global .align 4 m01000_m16_param_8,
	.param .u64 .ptr .global .align 4 m01000_m16_param_9,
	.param .u64 .ptr .global .align 4 m01000_m16_param_10,
	.param .u64 .ptr .global .align 4 m01000_m16_param_11,
	.param .u64 .ptr .global .align 4 m01000_m16_param_12,
	.param .u64 .ptr .global .align 4 m01000_m16_param_13,
	.param .u64 .ptr .global .align 8 m01000_m16_param_14,
	.param .u64 .ptr .global .align 4 m01000_m16_param_15,
	.param .u64 .ptr .global .align 4 m01000_m16_param_16,
	.param .u64 .ptr .global .align 4 m01000_m16_param_17,
	.param .u64 .ptr .global .align 1 m01000_m16_param_18,
	.param .u64 .ptr .global .align 4 m01000_m16_param_19,
	.param .u64 .ptr .global .align 16 m01000_m16_param_20,
	.param .u64 .ptr .global .align 16 m01000_m16_param_21,
	.param .u64 .ptr .global .align 16 m01000_m16_param_22,
	.param .u64 .ptr .global .align 16 m01000_m16_param_23,
	.param .u32 m01000_m16_param_24,
	.param .u32 m01000_m16_param_25,
	.param .u32 m01000_m16_param_26,
	.param .u32 m01000_m16_param_27,
	.param .u32 m01000_m16_param_28,
	.param .u32 m01000_m16_param_29,
	.param .u32 m01000_m16_param_30,
	.param .u32 m01000_m16_param_31,
	.param .u32 m01000_m16_param_32,
	.param .u32 m01000_m16_param_33,
	.param .u64 m01000_m16_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<1716>;
	.reg .b64 	%rd<122>;


	ld.param.u64 	%rd9, [m01000_m16_param_0];
	ld.param.u64 	%rd11, [m01000_m16_param_6];
	ld.param.u64 	%rd12, [m01000_m16_param_7];
	ld.param.u64 	%rd13, [m01000_m16_param_8];
	ld.param.u64 	%rd14, [m01000_m16_param_9];
	ld.param.u64 	%rd15, [m01000_m16_param_10];
	ld.param.u64 	%rd16, [m01000_m16_param_11];
	ld.param.u64 	%rd17, [m01000_m16_param_12];
	ld.param.u64 	%rd18, [m01000_m16_param_13];
	ld.param.u64 	%rd19, [m01000_m16_param_14];
	ld.param.u64 	%rd20, [m01000_m16_param_15];
	ld.param.u64 	%rd21, [m01000_m16_param_16];
	ld.param.u64 	%rd22, [m01000_m16_param_19];
	ld.param.u32 	%r285, [m01000_m16_param_24];
	ld.param.u32 	%r286, [m01000_m16_param_25];
	ld.param.u32 	%r287, [m01000_m16_param_26];
	ld.param.u32 	%r288, [m01000_m16_param_27];
	ld.param.u32 	%r289, [m01000_m16_param_30];
	ld.param.u32 	%r290, [m01000_m16_param_31];
	ld.param.u32 	%r291, [m01000_m16_param_32];
	ld.param.u64 	%rd23, [m01000_m16_param_34];
	mov.b32	%r292, %envreg3;
	mov.u32 	%r293, %ctaid.x;
	mov.u32 	%r294, %ntid.x;
	mad.lo.s32 	%r295, %r293, %r294, %r292;
	mov.u32 	%r296, %tid.x;
	add.s32 	%r1, %r295, %r296;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd23;
	@%p1 bra 	BB5_115;

	setp.eq.s32	%p2, %r289, 0;
	@%p2 bra 	BB5_115;

	mul.wide.s32 	%rd24, %r1, 260;
	add.s64 	%rd25, %rd9, %rd24;
	ld.global.u32 	%r5, [%rd25];
	ld.global.u32 	%r298, [%rd25+4];
	ld.global.u32 	%r299, [%rd25+8];
	ld.global.u32 	%r300, [%rd25+12];
	ld.global.u32 	%r21, [%rd25+16];
	ld.global.u32 	%r25, [%rd25+20];
	ld.global.u32 	%r29, [%rd25+24];
	ld.global.u32 	%r33, [%rd25+28];
	ld.global.u32 	%r37, [%rd25+32];
	ld.global.u32 	%r41, [%rd25+36];
	ld.global.u32 	%r45, [%rd25+40];
	ld.global.u32 	%r49, [%rd25+44];
	ld.global.u32 	%r53, [%rd25+48];
	ld.global.u32 	%r57, [%rd25+52];
	ld.global.u32 	%r61, [%rd25+56];
	ld.global.u32 	%r65, [%rd25+60];
	and.b32  	%r186, %r286, 31;
	and.b32  	%r187, %r287, 31;
	mov.u32 	%r1699, 0;

BB5_3:
	add.s32 	%r1691, %r300, 1859775393;
	add.s32 	%r1690, %r298, 1859775393;
	add.s32 	%r1689, %r299, 1859775393;
	add.s32 	%r1688, %r300, 1518500249;
	add.s32 	%r1687, %r299, 1518500249;
	add.s32 	%r1686, %r298, 1518500249;
	add.s32 	%r1685, %r300, -271733879;
	add.s32 	%r1684, %r299, -1732584194;
	add.s32 	%r1683, %r298, 271733878;
	add.s32 	%r1682, %r65, 1859775393;
	add.s32 	%r1681, %r33, 1859775393;
	add.s32 	%r1680, %r49, 1859775393;
	add.s32 	%r1679, %r57, 1859775393;
	add.s32 	%r1678, %r25, 1859775393;
	add.s32 	%r1677, %r41, 1859775393;
	add.s32 	%r1676, %r61, 1859775393;
	add.s32 	%r1675, %r29, 1859775393;
	add.s32 	%r1674, %r45, 1859775393;
	add.s32 	%r1673, %r53, 1859775393;
	add.s32 	%r1672, %r21, 1859775393;
	add.s32 	%r1671, %r37, 1859775393;
	add.s32 	%r1670, %r65, 1518500249;
	add.s32 	%r1669, %r49, 1518500249;
	add.s32 	%r1668, %r33, 1518500249;
	add.s32 	%r1667, %r61, 1518500249;
	add.s32 	%r1666, %r45, 1518500249;
	add.s32 	%r1665, %r29, 1518500249;
	add.s32 	%r1664, %r57, 1518500249;
	add.s32 	%r1663, %r41, 1518500249;
	add.s32 	%r1662, %r25, 1518500249;
	add.s32 	%r1661, %r53, 1518500249;
	add.s32 	%r1660, %r37, 1518500249;
	add.s32 	%r1659, %r21, 1518500249;
	ld.param.u64 	%rd121, [m01000_m16_param_3];
	shr.u32 	%r301, %r1699, 2;
	mul.wide.u32 	%rd26, %r301, 16;
	add.s64 	%rd27, %rd121, %rd26;
	ld.const.v4.u32 	{%r302, %r303, %r304, %r305}, [%rd27];
	or.b32  	%r310, %r5, %r305;
	or.b32  	%r311, %r5, %r304;
	or.b32  	%r312, %r5, %r303;
	or.b32  	%r313, %r5, %r302;
	add.s32 	%r314, %r313, -1;
	add.s32 	%r315, %r312, -1;
	add.s32 	%r316, %r311, -1;
	add.s32 	%r317, %r310, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 3;
	shr.b32 	%rhs, %r317, 29;
	add.u32 	%r318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r316, 3;
	shr.b32 	%rhs, %r316, 29;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 3;
	shr.b32 	%rhs, %r315, 29;
	add.u32 	%r320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 3;
	shr.b32 	%rhs, %r314, 29;
	add.u32 	%r321, %lhs, %rhs;
	}
	and.b32  	%r322, %r321, 2004318071;
	and.b32  	%r323, %r320, 2004318071;
	and.b32  	%r324, %r319, 2004318071;
	and.b32  	%r325, %r318, 2004318071;
	xor.b32  	%r326, %r325, -1732584194;
	xor.b32  	%r327, %r324, -1732584194;
	xor.b32  	%r328, %r323, -1732584194;
	xor.b32  	%r329, %r322, -1732584194;
	add.s32 	%r330, %r1683, %r329;
	add.s32 	%r331, %r1683, %r328;
	add.s32 	%r332, %r1683, %r327;
	add.s32 	%r333, %r1683, %r326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 7;
	shr.b32 	%rhs, %r333, 25;
	add.u32 	%r334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 7;
	shr.b32 	%rhs, %r332, 25;
	add.u32 	%r335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 7;
	shr.b32 	%rhs, %r331, 25;
	add.u32 	%r336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r330, 7;
	shr.b32 	%rhs, %r330, 25;
	add.u32 	%r337, %lhs, %rhs;
	}
	xor.b32  	%r338, %r318, -271733879;
	xor.b32  	%r339, %r319, -271733879;
	xor.b32  	%r340, %r320, -271733879;
	xor.b32  	%r341, %r321, -271733879;
	and.b32  	%r342, %r341, %r337;
	and.b32  	%r343, %r340, %r336;
	and.b32  	%r344, %r339, %r335;
	and.b32  	%r345, %r338, %r334;
	xor.b32  	%r346, %r345, -271733879;
	xor.b32  	%r347, %r344, -271733879;
	xor.b32  	%r348, %r343, -271733879;
	xor.b32  	%r349, %r342, -271733879;
	add.s32 	%r350, %r1684, %r349;
	add.s32 	%r351, %r1684, %r348;
	add.s32 	%r352, %r1684, %r347;
	add.s32 	%r353, %r1684, %r346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 11;
	shr.b32 	%rhs, %r353, 21;
	add.u32 	%r354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r352, 11;
	shr.b32 	%rhs, %r352, 21;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r351, 11;
	shr.b32 	%rhs, %r351, 21;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 11;
	shr.b32 	%rhs, %r350, 21;
	add.u32 	%r357, %lhs, %rhs;
	}
	xor.b32  	%r358, %r318, %r334;
	xor.b32  	%r359, %r319, %r335;
	xor.b32  	%r360, %r320, %r336;
	xor.b32  	%r361, %r321, %r337;
	and.b32  	%r362, %r361, %r357;
	and.b32  	%r363, %r360, %r356;
	and.b32  	%r364, %r359, %r355;
	and.b32  	%r365, %r358, %r354;
	xor.b32  	%r366, %r365, %r318;
	xor.b32  	%r367, %r364, %r319;
	xor.b32  	%r368, %r363, %r320;
	xor.b32  	%r369, %r362, %r321;
	add.s32 	%r370, %r1685, %r369;
	add.s32 	%r371, %r1685, %r368;
	add.s32 	%r372, %r1685, %r367;
	add.s32 	%r373, %r1685, %r366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r373, 19;
	shr.b32 	%rhs, %r373, 13;
	add.u32 	%r374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 19;
	shr.b32 	%rhs, %r372, 13;
	add.u32 	%r375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r371, 19;
	shr.b32 	%rhs, %r371, 13;
	add.u32 	%r376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 19;
	shr.b32 	%rhs, %r370, 13;
	add.u32 	%r377, %lhs, %rhs;
	}
	xor.b32  	%r378, %r334, %r354;
	xor.b32  	%r379, %r335, %r355;
	xor.b32  	%r380, %r336, %r356;
	xor.b32  	%r381, %r337, %r357;
	and.b32  	%r382, %r381, %r377;
	and.b32  	%r383, %r380, %r376;
	and.b32  	%r384, %r379, %r375;
	and.b32  	%r385, %r378, %r374;
	xor.b32  	%r386, %r385, %r334;
	xor.b32  	%r387, %r384, %r335;
	xor.b32  	%r388, %r383, %r336;
	xor.b32  	%r389, %r382, %r337;
	add.s32 	%r390, %r318, %r21;
	add.s32 	%r391, %r319, %r21;
	add.s32 	%r392, %r320, %r21;
	add.s32 	%r393, %r321, %r21;
	add.s32 	%r394, %r393, %r389;
	add.s32 	%r395, %r392, %r388;
	add.s32 	%r396, %r391, %r387;
	add.s32 	%r397, %r390, %r386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 3;
	shr.b32 	%rhs, %r397, 29;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 3;
	shr.b32 	%rhs, %r396, 29;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 3;
	shr.b32 	%rhs, %r395, 29;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 3;
	shr.b32 	%rhs, %r394, 29;
	add.u32 	%r401, %lhs, %rhs;
	}
	xor.b32  	%r402, %r354, %r374;
	xor.b32  	%r403, %r355, %r375;
	xor.b32  	%r404, %r356, %r376;
	xor.b32  	%r405, %r357, %r377;
	and.b32  	%r406, %r405, %r401;
	and.b32  	%r407, %r404, %r400;
	and.b32  	%r408, %r403, %r399;
	and.b32  	%r409, %r402, %r398;
	xor.b32  	%r410, %r409, %r354;
	xor.b32  	%r411, %r408, %r355;
	xor.b32  	%r412, %r407, %r356;
	xor.b32  	%r413, %r406, %r357;
	add.s32 	%r414, %r334, %r25;
	add.s32 	%r415, %r335, %r25;
	add.s32 	%r416, %r336, %r25;
	add.s32 	%r417, %r337, %r25;
	add.s32 	%r418, %r417, %r413;
	add.s32 	%r419, %r416, %r412;
	add.s32 	%r420, %r415, %r411;
	add.s32 	%r421, %r414, %r410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 7;
	shr.b32 	%rhs, %r421, 25;
	add.u32 	%r422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 7;
	shr.b32 	%rhs, %r420, 25;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r419, 7;
	shr.b32 	%rhs, %r419, 25;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 7;
	shr.b32 	%rhs, %r418, 25;
	add.u32 	%r425, %lhs, %rhs;
	}
	xor.b32  	%r426, %r374, %r398;
	xor.b32  	%r427, %r375, %r399;
	xor.b32  	%r428, %r376, %r400;
	xor.b32  	%r429, %r377, %r401;
	and.b32  	%r430, %r429, %r425;
	and.b32  	%r431, %r428, %r424;
	and.b32  	%r432, %r427, %r423;
	and.b32  	%r433, %r426, %r422;
	xor.b32  	%r434, %r433, %r374;
	xor.b32  	%r435, %r432, %r375;
	xor.b32  	%r436, %r431, %r376;
	xor.b32  	%r437, %r430, %r377;
	add.s32 	%r438, %r354, %r29;
	add.s32 	%r439, %r355, %r29;
	add.s32 	%r440, %r356, %r29;
	add.s32 	%r441, %r357, %r29;
	add.s32 	%r442, %r441, %r437;
	add.s32 	%r443, %r440, %r436;
	add.s32 	%r444, %r439, %r435;
	add.s32 	%r445, %r438, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 11;
	shr.b32 	%rhs, %r445, 21;
	add.u32 	%r446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 11;
	shr.b32 	%rhs, %r444, 21;
	add.u32 	%r447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r443, 11;
	shr.b32 	%rhs, %r443, 21;
	add.u32 	%r448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 11;
	shr.b32 	%rhs, %r442, 21;
	add.u32 	%r449, %lhs, %rhs;
	}
	xor.b32  	%r450, %r398, %r422;
	xor.b32  	%r451, %r399, %r423;
	xor.b32  	%r452, %r400, %r424;
	xor.b32  	%r453, %r401, %r425;
	and.b32  	%r454, %r453, %r449;
	and.b32  	%r455, %r452, %r448;
	and.b32  	%r456, %r451, %r447;
	and.b32  	%r457, %r450, %r446;
	xor.b32  	%r458, %r457, %r398;
	xor.b32  	%r459, %r456, %r399;
	xor.b32  	%r460, %r455, %r400;
	xor.b32  	%r461, %r454, %r401;
	add.s32 	%r462, %r374, %r33;
	add.s32 	%r463, %r375, %r33;
	add.s32 	%r464, %r376, %r33;
	add.s32 	%r465, %r377, %r33;
	add.s32 	%r466, %r465, %r461;
	add.s32 	%r467, %r464, %r460;
	add.s32 	%r468, %r463, %r459;
	add.s32 	%r469, %r462, %r458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 19;
	shr.b32 	%rhs, %r469, 13;
	add.u32 	%r470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 19;
	shr.b32 	%rhs, %r468, 13;
	add.u32 	%r471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r467, 19;
	shr.b32 	%rhs, %r467, 13;
	add.u32 	%r472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 19;
	shr.b32 	%rhs, %r466, 13;
	add.u32 	%r473, %lhs, %rhs;
	}
	xor.b32  	%r474, %r422, %r446;
	xor.b32  	%r475, %r423, %r447;
	xor.b32  	%r476, %r424, %r448;
	xor.b32  	%r477, %r425, %r449;
	and.b32  	%r478, %r477, %r473;
	and.b32  	%r479, %r476, %r472;
	and.b32  	%r480, %r475, %r471;
	and.b32  	%r481, %r474, %r470;
	xor.b32  	%r482, %r481, %r422;
	xor.b32  	%r483, %r480, %r423;
	xor.b32  	%r484, %r479, %r424;
	xor.b32  	%r485, %r478, %r425;
	add.s32 	%r486, %r398, %r37;
	add.s32 	%r487, %r399, %r37;
	add.s32 	%r488, %r400, %r37;
	add.s32 	%r489, %r401, %r37;
	add.s32 	%r490, %r489, %r485;
	add.s32 	%r491, %r488, %r484;
	add.s32 	%r492, %r487, %r483;
	add.s32 	%r493, %r486, %r482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 3;
	shr.b32 	%rhs, %r493, 29;
	add.u32 	%r494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 3;
	shr.b32 	%rhs, %r492, 29;
	add.u32 	%r495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 3;
	shr.b32 	%rhs, %r491, 29;
	add.u32 	%r496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 3;
	shr.b32 	%rhs, %r490, 29;
	add.u32 	%r497, %lhs, %rhs;
	}
	xor.b32  	%r498, %r446, %r470;
	xor.b32  	%r499, %r447, %r471;
	xor.b32  	%r500, %r448, %r472;
	xor.b32  	%r501, %r449, %r473;
	and.b32  	%r502, %r501, %r497;
	and.b32  	%r503, %r500, %r496;
	and.b32  	%r504, %r499, %r495;
	and.b32  	%r505, %r498, %r494;
	xor.b32  	%r506, %r505, %r446;
	xor.b32  	%r507, %r504, %r447;
	xor.b32  	%r508, %r503, %r448;
	xor.b32  	%r509, %r502, %r449;
	add.s32 	%r510, %r422, %r41;
	add.s32 	%r511, %r423, %r41;
	add.s32 	%r512, %r424, %r41;
	add.s32 	%r513, %r425, %r41;
	add.s32 	%r514, %r513, %r509;
	add.s32 	%r515, %r512, %r508;
	add.s32 	%r516, %r511, %r507;
	add.s32 	%r517, %r510, %r506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 7;
	shr.b32 	%rhs, %r517, 25;
	add.u32 	%r518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 7;
	shr.b32 	%rhs, %r516, 25;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 7;
	shr.b32 	%rhs, %r515, 25;
	add.u32 	%r520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 7;
	shr.b32 	%rhs, %r514, 25;
	add.u32 	%r521, %lhs, %rhs;
	}
	xor.b32  	%r522, %r470, %r494;
	xor.b32  	%r523, %r471, %r495;
	xor.b32  	%r524, %r472, %r496;
	xor.b32  	%r525, %r473, %r497;
	and.b32  	%r526, %r525, %r521;
	and.b32  	%r527, %r524, %r520;
	and.b32  	%r528, %r523, %r519;
	and.b32  	%r529, %r522, %r518;
	xor.b32  	%r530, %r529, %r470;
	xor.b32  	%r531, %r528, %r471;
	xor.b32  	%r532, %r527, %r472;
	xor.b32  	%r533, %r526, %r473;
	add.s32 	%r534, %r446, %r45;
	add.s32 	%r535, %r447, %r45;
	add.s32 	%r536, %r448, %r45;
	add.s32 	%r537, %r449, %r45;
	add.s32 	%r538, %r537, %r533;
	add.s32 	%r539, %r536, %r532;
	add.s32 	%r540, %r535, %r531;
	add.s32 	%r541, %r534, %r530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 11;
	shr.b32 	%rhs, %r541, 21;
	add.u32 	%r542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 11;
	shr.b32 	%rhs, %r540, 21;
	add.u32 	%r543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r539, 11;
	shr.b32 	%rhs, %r539, 21;
	add.u32 	%r544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 11;
	shr.b32 	%rhs, %r538, 21;
	add.u32 	%r545, %lhs, %rhs;
	}
	xor.b32  	%r546, %r494, %r518;
	xor.b32  	%r547, %r495, %r519;
	xor.b32  	%r548, %r496, %r520;
	xor.b32  	%r549, %r497, %r521;
	and.b32  	%r550, %r549, %r545;
	and.b32  	%r551, %r548, %r544;
	and.b32  	%r552, %r547, %r543;
	and.b32  	%r553, %r546, %r542;
	xor.b32  	%r554, %r553, %r494;
	xor.b32  	%r555, %r552, %r495;
	xor.b32  	%r556, %r551, %r496;
	xor.b32  	%r557, %r550, %r497;
	add.s32 	%r558, %r470, %r49;
	add.s32 	%r559, %r471, %r49;
	add.s32 	%r560, %r472, %r49;
	add.s32 	%r561, %r473, %r49;
	add.s32 	%r562, %r561, %r557;
	add.s32 	%r563, %r560, %r556;
	add.s32 	%r564, %r559, %r555;
	add.s32 	%r565, %r558, %r554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 19;
	shr.b32 	%rhs, %r565, 13;
	add.u32 	%r566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 19;
	shr.b32 	%rhs, %r564, 13;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 19;
	shr.b32 	%rhs, %r563, 13;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 19;
	shr.b32 	%rhs, %r562, 13;
	add.u32 	%r569, %lhs, %rhs;
	}
	xor.b32  	%r570, %r518, %r542;
	xor.b32  	%r571, %r519, %r543;
	xor.b32  	%r572, %r520, %r544;
	xor.b32  	%r573, %r521, %r545;
	and.b32  	%r574, %r573, %r569;
	and.b32  	%r575, %r572, %r568;
	and.b32  	%r576, %r571, %r567;
	and.b32  	%r577, %r570, %r566;
	xor.b32  	%r578, %r577, %r518;
	xor.b32  	%r579, %r576, %r519;
	xor.b32  	%r580, %r575, %r520;
	xor.b32  	%r581, %r574, %r521;
	add.s32 	%r582, %r494, %r53;
	add.s32 	%r583, %r495, %r53;
	add.s32 	%r584, %r496, %r53;
	add.s32 	%r585, %r497, %r53;
	add.s32 	%r586, %r585, %r581;
	add.s32 	%r587, %r584, %r580;
	add.s32 	%r588, %r583, %r579;
	add.s32 	%r589, %r582, %r578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 3;
	shr.b32 	%rhs, %r589, 29;
	add.u32 	%r590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 3;
	shr.b32 	%rhs, %r588, 29;
	add.u32 	%r591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 3;
	shr.b32 	%rhs, %r587, 29;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 3;
	shr.b32 	%rhs, %r586, 29;
	add.u32 	%r593, %lhs, %rhs;
	}
	xor.b32  	%r594, %r542, %r566;
	xor.b32  	%r595, %r543, %r567;
	xor.b32  	%r596, %r544, %r568;
	xor.b32  	%r597, %r545, %r569;
	and.b32  	%r598, %r597, %r593;
	and.b32  	%r599, %r596, %r592;
	and.b32  	%r600, %r595, %r591;
	and.b32  	%r601, %r594, %r590;
	xor.b32  	%r602, %r601, %r542;
	xor.b32  	%r603, %r600, %r543;
	xor.b32  	%r604, %r599, %r544;
	xor.b32  	%r605, %r598, %r545;
	add.s32 	%r606, %r518, %r57;
	add.s32 	%r607, %r519, %r57;
	add.s32 	%r608, %r520, %r57;
	add.s32 	%r609, %r521, %r57;
	add.s32 	%r610, %r609, %r605;
	add.s32 	%r611, %r608, %r604;
	add.s32 	%r612, %r607, %r603;
	add.s32 	%r613, %r606, %r602;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 7;
	shr.b32 	%rhs, %r613, 25;
	add.u32 	%r614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 7;
	shr.b32 	%rhs, %r612, 25;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 7;
	shr.b32 	%rhs, %r611, 25;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 7;
	shr.b32 	%rhs, %r610, 25;
	add.u32 	%r617, %lhs, %rhs;
	}
	xor.b32  	%r618, %r566, %r590;
	xor.b32  	%r619, %r567, %r591;
	xor.b32  	%r620, %r568, %r592;
	xor.b32  	%r621, %r569, %r593;
	and.b32  	%r622, %r621, %r617;
	and.b32  	%r623, %r620, %r616;
	and.b32  	%r624, %r619, %r615;
	and.b32  	%r625, %r618, %r614;
	xor.b32  	%r626, %r625, %r566;
	xor.b32  	%r627, %r624, %r567;
	xor.b32  	%r628, %r623, %r568;
	xor.b32  	%r629, %r622, %r569;
	add.s32 	%r630, %r542, %r61;
	add.s32 	%r631, %r543, %r61;
	add.s32 	%r632, %r544, %r61;
	add.s32 	%r633, %r545, %r61;
	add.s32 	%r634, %r633, %r629;
	add.s32 	%r635, %r632, %r628;
	add.s32 	%r636, %r631, %r627;
	add.s32 	%r637, %r630, %r626;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 11;
	shr.b32 	%rhs, %r637, 21;
	add.u32 	%r638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 11;
	shr.b32 	%rhs, %r636, 21;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 11;
	shr.b32 	%rhs, %r635, 21;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 11;
	shr.b32 	%rhs, %r634, 21;
	add.u32 	%r641, %lhs, %rhs;
	}
	xor.b32  	%r642, %r590, %r614;
	xor.b32  	%r643, %r591, %r615;
	xor.b32  	%r644, %r592, %r616;
	xor.b32  	%r645, %r593, %r617;
	and.b32  	%r646, %r645, %r641;
	and.b32  	%r647, %r644, %r640;
	and.b32  	%r648, %r643, %r639;
	and.b32  	%r649, %r642, %r638;
	xor.b32  	%r650, %r649, %r590;
	xor.b32  	%r651, %r648, %r591;
	xor.b32  	%r652, %r647, %r592;
	xor.b32  	%r653, %r646, %r593;
	add.s32 	%r654, %r566, %r65;
	add.s32 	%r655, %r567, %r65;
	add.s32 	%r656, %r568, %r65;
	add.s32 	%r657, %r569, %r65;
	add.s32 	%r658, %r657, %r653;
	add.s32 	%r659, %r656, %r652;
	add.s32 	%r660, %r655, %r651;
	add.s32 	%r661, %r654, %r650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 19;
	shr.b32 	%rhs, %r661, 13;
	add.u32 	%r662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 19;
	shr.b32 	%rhs, %r660, 13;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 19;
	shr.b32 	%rhs, %r659, 13;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 19;
	shr.b32 	%rhs, %r658, 13;
	add.u32 	%r665, %lhs, %rhs;
	}
	add.s32 	%r666, %r593, %r313;
	add.s32 	%r667, %r592, %r312;
	add.s32 	%r668, %r591, %r311;
	add.s32 	%r669, %r590, %r310;
	xor.b32  	%r670, %r665, %r617;
	xor.b32  	%r671, %r664, %r616;
	xor.b32  	%r672, %r663, %r615;
	xor.b32  	%r673, %r662, %r614;
	xor.b32  	%r674, %r665, %r641;
	xor.b32  	%r675, %r664, %r640;
	xor.b32  	%r676, %r663, %r639;
	xor.b32  	%r677, %r662, %r638;
	and.b32  	%r678, %r677, %r673;
	and.b32  	%r679, %r676, %r672;
	and.b32  	%r680, %r675, %r671;
	and.b32  	%r681, %r674, %r670;
	xor.b32  	%r682, %r681, %r665;
	xor.b32  	%r683, %r680, %r664;
	xor.b32  	%r684, %r679, %r663;
	xor.b32  	%r685, %r678, %r662;
	add.s32 	%r686, %r669, %r685;
	add.s32 	%r687, %r668, %r684;
	add.s32 	%r688, %r667, %r683;
	add.s32 	%r689, %r666, %r682;
	add.s32 	%r690, %r689, 1518500249;
	add.s32 	%r691, %r688, 1518500249;
	add.s32 	%r692, %r687, 1518500249;
	add.s32 	%r693, %r686, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 3;
	shr.b32 	%rhs, %r690, 29;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 3;
	shr.b32 	%rhs, %r691, 29;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 3;
	shr.b32 	%rhs, %r692, 29;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 3;
	shr.b32 	%rhs, %r693, 29;
	add.u32 	%r697, %lhs, %rhs;
	}
	xor.b32  	%r698, %r697, %r638;
	xor.b32  	%r699, %r696, %r639;
	xor.b32  	%r700, %r695, %r640;
	xor.b32  	%r701, %r694, %r641;
	xor.b32  	%r702, %r697, %r662;
	xor.b32  	%r703, %r696, %r663;
	xor.b32  	%r704, %r695, %r664;
	xor.b32  	%r705, %r694, %r665;
	and.b32  	%r706, %r705, %r701;
	and.b32  	%r707, %r704, %r700;
	and.b32  	%r708, %r703, %r699;
	and.b32  	%r709, %r702, %r698;
	xor.b32  	%r710, %r709, %r697;
	xor.b32  	%r711, %r708, %r696;
	xor.b32  	%r712, %r707, %r695;
	xor.b32  	%r713, %r706, %r694;
	add.s32 	%r714, %r614, %r1659;
	add.s32 	%r715, %r615, %r1659;
	add.s32 	%r716, %r616, %r1659;
	add.s32 	%r717, %r617, %r1659;
	add.s32 	%r718, %r717, %r713;
	add.s32 	%r719, %r716, %r712;
	add.s32 	%r720, %r715, %r711;
	add.s32 	%r721, %r714, %r710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 5;
	shr.b32 	%rhs, %r718, 27;
	add.u32 	%r722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 5;
	shr.b32 	%rhs, %r719, 27;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 5;
	shr.b32 	%rhs, %r720, 27;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 5;
	shr.b32 	%rhs, %r721, 27;
	add.u32 	%r725, %lhs, %rhs;
	}
	xor.b32  	%r726, %r725, %r662;
	xor.b32  	%r727, %r724, %r663;
	xor.b32  	%r728, %r723, %r664;
	xor.b32  	%r729, %r722, %r665;
	xor.b32  	%r730, %r725, %r697;
	xor.b32  	%r731, %r724, %r696;
	xor.b32  	%r732, %r723, %r695;
	xor.b32  	%r733, %r722, %r694;
	and.b32  	%r734, %r733, %r729;
	and.b32  	%r735, %r732, %r728;
	and.b32  	%r736, %r731, %r727;
	and.b32  	%r737, %r730, %r726;
	xor.b32  	%r738, %r737, %r725;
	xor.b32  	%r739, %r736, %r724;
	xor.b32  	%r740, %r735, %r723;
	xor.b32  	%r741, %r734, %r722;
	add.s32 	%r742, %r638, %r1660;
	add.s32 	%r743, %r639, %r1660;
	add.s32 	%r744, %r640, %r1660;
	add.s32 	%r745, %r641, %r1660;
	add.s32 	%r746, %r745, %r741;
	add.s32 	%r747, %r744, %r740;
	add.s32 	%r748, %r743, %r739;
	add.s32 	%r749, %r742, %r738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r746, 9;
	shr.b32 	%rhs, %r746, 23;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 9;
	shr.b32 	%rhs, %r747, 23;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 9;
	shr.b32 	%rhs, %r748, 23;
	add.u32 	%r752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 9;
	shr.b32 	%rhs, %r749, 23;
	add.u32 	%r753, %lhs, %rhs;
	}
	xor.b32  	%r754, %r753, %r697;
	xor.b32  	%r755, %r752, %r696;
	xor.b32  	%r756, %r751, %r695;
	xor.b32  	%r757, %r750, %r694;
	xor.b32  	%r758, %r753, %r725;
	xor.b32  	%r759, %r752, %r724;
	xor.b32  	%r760, %r751, %r723;
	xor.b32  	%r761, %r750, %r722;
	and.b32  	%r762, %r761, %r757;
	and.b32  	%r763, %r760, %r756;
	and.b32  	%r764, %r759, %r755;
	and.b32  	%r765, %r758, %r754;
	xor.b32  	%r766, %r765, %r753;
	xor.b32  	%r767, %r764, %r752;
	xor.b32  	%r768, %r763, %r751;
	xor.b32  	%r769, %r762, %r750;
	add.s32 	%r770, %r662, %r1661;
	add.s32 	%r771, %r663, %r1661;
	add.s32 	%r772, %r664, %r1661;
	add.s32 	%r773, %r665, %r1661;
	add.s32 	%r774, %r773, %r769;
	add.s32 	%r775, %r772, %r768;
	add.s32 	%r776, %r771, %r767;
	add.s32 	%r777, %r770, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 13;
	shr.b32 	%rhs, %r774, 19;
	add.u32 	%r778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 13;
	shr.b32 	%rhs, %r775, 19;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 13;
	shr.b32 	%rhs, %r776, 19;
	add.u32 	%r780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 13;
	shr.b32 	%rhs, %r777, 19;
	add.u32 	%r781, %lhs, %rhs;
	}
	xor.b32  	%r782, %r781, %r725;
	xor.b32  	%r783, %r780, %r724;
	xor.b32  	%r784, %r779, %r723;
	xor.b32  	%r785, %r778, %r722;
	xor.b32  	%r786, %r781, %r753;
	xor.b32  	%r787, %r780, %r752;
	xor.b32  	%r788, %r779, %r751;
	xor.b32  	%r789, %r778, %r750;
	and.b32  	%r790, %r789, %r785;
	and.b32  	%r791, %r788, %r784;
	and.b32  	%r792, %r787, %r783;
	and.b32  	%r793, %r786, %r782;
	xor.b32  	%r794, %r793, %r781;
	xor.b32  	%r795, %r792, %r780;
	xor.b32  	%r796, %r791, %r779;
	xor.b32  	%r797, %r790, %r778;
	add.s32 	%r798, %r697, %r1686;
	add.s32 	%r799, %r696, %r1686;
	add.s32 	%r800, %r695, %r1686;
	add.s32 	%r801, %r694, %r1686;
	add.s32 	%r802, %r801, %r797;
	add.s32 	%r803, %r800, %r796;
	add.s32 	%r804, %r799, %r795;
	add.s32 	%r805, %r798, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 3;
	shr.b32 	%rhs, %r802, 29;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 3;
	shr.b32 	%rhs, %r803, 29;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 3;
	shr.b32 	%rhs, %r804, 29;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 3;
	shr.b32 	%rhs, %r805, 29;
	add.u32 	%r809, %lhs, %rhs;
	}
	xor.b32  	%r810, %r809, %r753;
	xor.b32  	%r811, %r808, %r752;
	xor.b32  	%r812, %r807, %r751;
	xor.b32  	%r813, %r806, %r750;
	xor.b32  	%r814, %r809, %r781;
	xor.b32  	%r815, %r808, %r780;
	xor.b32  	%r816, %r807, %r779;
	xor.b32  	%r817, %r806, %r778;
	and.b32  	%r818, %r817, %r813;
	and.b32  	%r819, %r816, %r812;
	and.b32  	%r820, %r815, %r811;
	and.b32  	%r821, %r814, %r810;
	xor.b32  	%r822, %r821, %r809;
	xor.b32  	%r823, %r820, %r808;
	xor.b32  	%r824, %r819, %r807;
	xor.b32  	%r825, %r818, %r806;
	add.s32 	%r826, %r725, %r1662;
	add.s32 	%r827, %r724, %r1662;
	add.s32 	%r828, %r723, %r1662;
	add.s32 	%r829, %r722, %r1662;
	add.s32 	%r830, %r829, %r825;
	add.s32 	%r831, %r828, %r824;
	add.s32 	%r832, %r827, %r823;
	add.s32 	%r833, %r826, %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 5;
	shr.b32 	%rhs, %r830, 27;
	add.u32 	%r834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 5;
	shr.b32 	%rhs, %r831, 27;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 5;
	shr.b32 	%rhs, %r832, 27;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 5;
	shr.b32 	%rhs, %r833, 27;
	add.u32 	%r837, %lhs, %rhs;
	}
	xor.b32  	%r838, %r837, %r781;
	xor.b32  	%r839, %r836, %r780;
	xor.b32  	%r840, %r835, %r779;
	xor.b32  	%r841, %r834, %r778;
	xor.b32  	%r842, %r837, %r809;
	xor.b32  	%r843, %r836, %r808;
	xor.b32  	%r844, %r835, %r807;
	xor.b32  	%r845, %r834, %r806;
	and.b32  	%r846, %r845, %r841;
	and.b32  	%r847, %r844, %r840;
	and.b32  	%r848, %r843, %r839;
	and.b32  	%r849, %r842, %r838;
	xor.b32  	%r850, %r849, %r837;
	xor.b32  	%r851, %r848, %r836;
	xor.b32  	%r852, %r847, %r835;
	xor.b32  	%r853, %r846, %r834;
	add.s32 	%r854, %r753, %r1663;
	add.s32 	%r855, %r752, %r1663;
	add.s32 	%r856, %r751, %r1663;
	add.s32 	%r857, %r750, %r1663;
	add.s32 	%r858, %r857, %r853;
	add.s32 	%r859, %r856, %r852;
	add.s32 	%r860, %r855, %r851;
	add.s32 	%r861, %r854, %r850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 9;
	shr.b32 	%rhs, %r858, 23;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 9;
	shr.b32 	%rhs, %r859, 23;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 9;
	shr.b32 	%rhs, %r860, 23;
	add.u32 	%r864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 9;
	shr.b32 	%rhs, %r861, 23;
	add.u32 	%r865, %lhs, %rhs;
	}
	xor.b32  	%r866, %r865, %r809;
	xor.b32  	%r867, %r864, %r808;
	xor.b32  	%r868, %r863, %r807;
	xor.b32  	%r869, %r862, %r806;
	xor.b32  	%r870, %r865, %r837;
	xor.b32  	%r871, %r864, %r836;
	xor.b32  	%r872, %r863, %r835;
	xor.b32  	%r873, %r862, %r834;
	and.b32  	%r874, %r873, %r869;
	and.b32  	%r875, %r872, %r868;
	and.b32  	%r876, %r871, %r867;
	and.b32  	%r877, %r870, %r866;
	xor.b32  	%r878, %r877, %r865;
	xor.b32  	%r879, %r876, %r864;
	xor.b32  	%r880, %r875, %r863;
	xor.b32  	%r881, %r874, %r862;
	add.s32 	%r882, %r781, %r1664;
	add.s32 	%r883, %r780, %r1664;
	add.s32 	%r884, %r779, %r1664;
	add.s32 	%r885, %r778, %r1664;
	add.s32 	%r886, %r885, %r881;
	add.s32 	%r887, %r884, %r880;
	add.s32 	%r888, %r883, %r879;
	add.s32 	%r889, %r882, %r878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 13;
	shr.b32 	%rhs, %r886, 19;
	add.u32 	%r890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 13;
	shr.b32 	%rhs, %r887, 19;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 13;
	shr.b32 	%rhs, %r888, 19;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 13;
	shr.b32 	%rhs, %r889, 19;
	add.u32 	%r893, %lhs, %rhs;
	}
	xor.b32  	%r894, %r893, %r837;
	xor.b32  	%r895, %r892, %r836;
	xor.b32  	%r896, %r891, %r835;
	xor.b32  	%r897, %r890, %r834;
	xor.b32  	%r898, %r893, %r865;
	xor.b32  	%r899, %r892, %r864;
	xor.b32  	%r900, %r891, %r863;
	xor.b32  	%r901, %r890, %r862;
	and.b32  	%r902, %r901, %r897;
	and.b32  	%r903, %r900, %r896;
	and.b32  	%r904, %r899, %r895;
	and.b32  	%r905, %r898, %r894;
	xor.b32  	%r906, %r905, %r893;
	xor.b32  	%r907, %r904, %r892;
	xor.b32  	%r908, %r903, %r891;
	xor.b32  	%r909, %r902, %r890;
	add.s32 	%r910, %r809, %r1687;
	add.s32 	%r911, %r808, %r1687;
	add.s32 	%r912, %r807, %r1687;
	add.s32 	%r913, %r806, %r1687;
	add.s32 	%r914, %r913, %r909;
	add.s32 	%r915, %r912, %r908;
	add.s32 	%r916, %r911, %r907;
	add.s32 	%r917, %r910, %r906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 3;
	shr.b32 	%rhs, %r914, 29;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 3;
	shr.b32 	%rhs, %r915, 29;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 3;
	shr.b32 	%rhs, %r916, 29;
	add.u32 	%r920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 3;
	shr.b32 	%rhs, %r917, 29;
	add.u32 	%r921, %lhs, %rhs;
	}
	xor.b32  	%r922, %r921, %r865;
	xor.b32  	%r923, %r920, %r864;
	xor.b32  	%r924, %r919, %r863;
	xor.b32  	%r925, %r918, %r862;
	xor.b32  	%r926, %r921, %r893;
	xor.b32  	%r927, %r920, %r892;
	xor.b32  	%r928, %r919, %r891;
	xor.b32  	%r929, %r918, %r890;
	and.b32  	%r930, %r929, %r925;
	and.b32  	%r931, %r928, %r924;
	and.b32  	%r932, %r927, %r923;
	and.b32  	%r933, %r926, %r922;
	xor.b32  	%r934, %r933, %r921;
	xor.b32  	%r935, %r932, %r920;
	xor.b32  	%r936, %r931, %r919;
	xor.b32  	%r937, %r930, %r918;
	add.s32 	%r938, %r837, %r1665;
	add.s32 	%r939, %r836, %r1665;
	add.s32 	%r940, %r835, %r1665;
	add.s32 	%r941, %r834, %r1665;
	add.s32 	%r942, %r941, %r937;
	add.s32 	%r943, %r940, %r936;
	add.s32 	%r944, %r939, %r935;
	add.s32 	%r945, %r938, %r934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 5;
	shr.b32 	%rhs, %r942, 27;
	add.u32 	%r946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 5;
	shr.b32 	%rhs, %r943, 27;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 5;
	shr.b32 	%rhs, %r944, 27;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 5;
	shr.b32 	%rhs, %r945, 27;
	add.u32 	%r949, %lhs, %rhs;
	}
	xor.b32  	%r950, %r949, %r893;
	xor.b32  	%r951, %r948, %r892;
	xor.b32  	%r952, %r947, %r891;
	xor.b32  	%r953, %r946, %r890;
	xor.b32  	%r954, %r949, %r921;
	xor.b32  	%r955, %r948, %r920;
	xor.b32  	%r956, %r947, %r919;
	xor.b32  	%r957, %r946, %r918;
	and.b32  	%r958, %r957, %r953;
	and.b32  	%r959, %r956, %r952;
	and.b32  	%r960, %r955, %r951;
	and.b32  	%r961, %r954, %r950;
	xor.b32  	%r962, %r961, %r949;
	xor.b32  	%r963, %r960, %r948;
	xor.b32  	%r964, %r959, %r947;
	xor.b32  	%r965, %r958, %r946;
	add.s32 	%r966, %r865, %r1666;
	add.s32 	%r967, %r864, %r1666;
	add.s32 	%r968, %r863, %r1666;
	add.s32 	%r969, %r862, %r1666;
	add.s32 	%r970, %r969, %r965;
	add.s32 	%r971, %r968, %r964;
	add.s32 	%r972, %r967, %r963;
	add.s32 	%r973, %r966, %r962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 9;
	shr.b32 	%rhs, %r970, 23;
	add.u32 	%r974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 9;
	shr.b32 	%rhs, %r971, 23;
	add.u32 	%r975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 9;
	shr.b32 	%rhs, %r972, 23;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 9;
	shr.b32 	%rhs, %r973, 23;
	add.u32 	%r977, %lhs, %rhs;
	}
	xor.b32  	%r978, %r977, %r921;
	xor.b32  	%r979, %r976, %r920;
	xor.b32  	%r980, %r975, %r919;
	xor.b32  	%r981, %r974, %r918;
	xor.b32  	%r982, %r977, %r949;
	xor.b32  	%r983, %r976, %r948;
	xor.b32  	%r984, %r975, %r947;
	xor.b32  	%r985, %r974, %r946;
	and.b32  	%r986, %r985, %r981;
	and.b32  	%r987, %r984, %r980;
	and.b32  	%r988, %r983, %r979;
	and.b32  	%r989, %r982, %r978;
	xor.b32  	%r990, %r989, %r977;
	xor.b32  	%r991, %r988, %r976;
	xor.b32  	%r992, %r987, %r975;
	xor.b32  	%r993, %r986, %r974;
	add.s32 	%r994, %r893, %r1667;
	add.s32 	%r995, %r892, %r1667;
	add.s32 	%r996, %r891, %r1667;
	add.s32 	%r997, %r890, %r1667;
	add.s32 	%r998, %r997, %r993;
	add.s32 	%r999, %r996, %r992;
	add.s32 	%r1000, %r995, %r991;
	add.s32 	%r1001, %r994, %r990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 13;
	shr.b32 	%rhs, %r998, 19;
	add.u32 	%r1002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 13;
	shr.b32 	%rhs, %r999, 19;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 13;
	shr.b32 	%rhs, %r1000, 19;
	add.u32 	%r1004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 13;
	shr.b32 	%rhs, %r1001, 19;
	add.u32 	%r1005, %lhs, %rhs;
	}
	xor.b32  	%r1006, %r1005, %r949;
	xor.b32  	%r1007, %r1004, %r948;
	xor.b32  	%r1008, %r1003, %r947;
	xor.b32  	%r1009, %r1002, %r946;
	xor.b32  	%r1010, %r1005, %r977;
	xor.b32  	%r1011, %r1004, %r976;
	xor.b32  	%r1012, %r1003, %r975;
	xor.b32  	%r1013, %r1002, %r974;
	and.b32  	%r1014, %r1013, %r1009;
	and.b32  	%r1015, %r1012, %r1008;
	and.b32  	%r1016, %r1011, %r1007;
	and.b32  	%r1017, %r1010, %r1006;
	xor.b32  	%r1018, %r1017, %r1005;
	xor.b32  	%r1019, %r1016, %r1004;
	xor.b32  	%r1020, %r1015, %r1003;
	xor.b32  	%r1021, %r1014, %r1002;
	add.s32 	%r1022, %r921, %r1688;
	add.s32 	%r1023, %r920, %r1688;
	add.s32 	%r1024, %r919, %r1688;
	add.s32 	%r1025, %r918, %r1688;
	add.s32 	%r1026, %r1025, %r1021;
	add.s32 	%r1027, %r1024, %r1020;
	add.s32 	%r1028, %r1023, %r1019;
	add.s32 	%r1029, %r1022, %r1018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 3;
	shr.b32 	%rhs, %r1026, 29;
	add.u32 	%r1030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 3;
	shr.b32 	%rhs, %r1027, 29;
	add.u32 	%r1031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1028, 3;
	shr.b32 	%rhs, %r1028, 29;
	add.u32 	%r1032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 3;
	shr.b32 	%rhs, %r1029, 29;
	add.u32 	%r1033, %lhs, %rhs;
	}
	xor.b32  	%r1034, %r1033, %r977;
	xor.b32  	%r1035, %r1032, %r976;
	xor.b32  	%r1036, %r1031, %r975;
	xor.b32  	%r1037, %r1030, %r974;
	xor.b32  	%r1038, %r1033, %r1005;
	xor.b32  	%r1039, %r1032, %r1004;
	xor.b32  	%r1040, %r1031, %r1003;
	xor.b32  	%r1041, %r1030, %r1002;
	and.b32  	%r1042, %r1041, %r1037;
	and.b32  	%r1043, %r1040, %r1036;
	and.b32  	%r1044, %r1039, %r1035;
	and.b32  	%r1045, %r1038, %r1034;
	xor.b32  	%r1046, %r1045, %r1033;
	xor.b32  	%r1047, %r1044, %r1032;
	xor.b32  	%r1048, %r1043, %r1031;
	xor.b32  	%r1049, %r1042, %r1030;
	add.s32 	%r1050, %r949, %r1668;
	add.s32 	%r1051, %r948, %r1668;
	add.s32 	%r1052, %r947, %r1668;
	add.s32 	%r1053, %r946, %r1668;
	add.s32 	%r1054, %r1053, %r1049;
	add.s32 	%r1055, %r1052, %r1048;
	add.s32 	%r1056, %r1051, %r1047;
	add.s32 	%r1057, %r1050, %r1046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1054, 5;
	shr.b32 	%rhs, %r1054, 27;
	add.u32 	%r1058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1055, 5;
	shr.b32 	%rhs, %r1055, 27;
	add.u32 	%r1059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1056, 5;
	shr.b32 	%rhs, %r1056, 27;
	add.u32 	%r1060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 5;
	shr.b32 	%rhs, %r1057, 27;
	add.u32 	%r1061, %lhs, %rhs;
	}
	xor.b32  	%r1062, %r1061, %r1005;
	xor.b32  	%r1063, %r1060, %r1004;
	xor.b32  	%r1064, %r1059, %r1003;
	xor.b32  	%r1065, %r1058, %r1002;
	xor.b32  	%r1066, %r1061, %r1033;
	xor.b32  	%r1067, %r1060, %r1032;
	xor.b32  	%r1068, %r1059, %r1031;
	xor.b32  	%r1069, %r1058, %r1030;
	and.b32  	%r1070, %r1069, %r1065;
	and.b32  	%r1071, %r1068, %r1064;
	and.b32  	%r1072, %r1067, %r1063;
	and.b32  	%r1073, %r1066, %r1062;
	xor.b32  	%r1074, %r1073, %r1061;
	xor.b32  	%r1075, %r1072, %r1060;
	xor.b32  	%r1076, %r1071, %r1059;
	xor.b32  	%r1077, %r1070, %r1058;
	add.s32 	%r1078, %r977, %r1669;
	add.s32 	%r1079, %r976, %r1669;
	add.s32 	%r1080, %r975, %r1669;
	add.s32 	%r1081, %r974, %r1669;
	add.s32 	%r1082, %r1081, %r1077;
	add.s32 	%r1083, %r1080, %r1076;
	add.s32 	%r1084, %r1079, %r1075;
	add.s32 	%r1085, %r1078, %r1074;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 9;
	shr.b32 	%rhs, %r1082, 23;
	add.u32 	%r1086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 9;
	shr.b32 	%rhs, %r1083, 23;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 9;
	shr.b32 	%rhs, %r1084, 23;
	add.u32 	%r1088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 9;
	shr.b32 	%rhs, %r1085, 23;
	add.u32 	%r1089, %lhs, %rhs;
	}
	xor.b32  	%r1090, %r1089, %r1033;
	xor.b32  	%r1091, %r1088, %r1032;
	xor.b32  	%r1092, %r1087, %r1031;
	xor.b32  	%r1093, %r1086, %r1030;
	xor.b32  	%r1094, %r1089, %r1061;
	xor.b32  	%r1095, %r1088, %r1060;
	xor.b32  	%r1096, %r1087, %r1059;
	xor.b32  	%r1097, %r1086, %r1058;
	and.b32  	%r1098, %r1097, %r1093;
	and.b32  	%r1099, %r1096, %r1092;
	and.b32  	%r1100, %r1095, %r1091;
	and.b32  	%r1101, %r1094, %r1090;
	xor.b32  	%r1102, %r1101, %r1089;
	xor.b32  	%r1103, %r1100, %r1088;
	xor.b32  	%r1104, %r1099, %r1087;
	xor.b32  	%r1105, %r1098, %r1086;
	add.s32 	%r1106, %r1005, %r1670;
	add.s32 	%r1107, %r1004, %r1670;
	add.s32 	%r1108, %r1003, %r1670;
	add.s32 	%r1109, %r1002, %r1670;
	add.s32 	%r1110, %r1109, %r1105;
	add.s32 	%r1111, %r1108, %r1104;
	add.s32 	%r1112, %r1107, %r1103;
	add.s32 	%r1113, %r1106, %r1102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1110, 13;
	shr.b32 	%rhs, %r1110, 19;
	add.u32 	%r1114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1111, 13;
	shr.b32 	%rhs, %r1111, 19;
	add.u32 	%r1115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 13;
	shr.b32 	%rhs, %r1112, 19;
	add.u32 	%r1116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 13;
	shr.b32 	%rhs, %r1113, 19;
	add.u32 	%r1117, %lhs, %rhs;
	}
	add.s32 	%r1118, %r1030, %r313;
	add.s32 	%r1119, %r1031, %r312;
	add.s32 	%r1120, %r1032, %r311;
	add.s32 	%r1121, %r1033, %r310;
	xor.b32  	%r1122, %r1117, %r1089;
	xor.b32  	%r1123, %r1116, %r1088;
	xor.b32  	%r1124, %r1115, %r1087;
	xor.b32  	%r1125, %r1114, %r1086;
	xor.b32  	%r1126, %r1125, %r1058;
	xor.b32  	%r1127, %r1124, %r1059;
	xor.b32  	%r1128, %r1123, %r1060;
	xor.b32  	%r1129, %r1122, %r1061;
	add.s32 	%r1130, %r1121, %r1129;
	add.s32 	%r1131, %r1120, %r1128;
	add.s32 	%r1132, %r1119, %r1127;
	add.s32 	%r1133, %r1118, %r1126;
	add.s32 	%r1134, %r1133, 1859775393;
	add.s32 	%r1135, %r1132, 1859775393;
	add.s32 	%r1136, %r1131, 1859775393;
	add.s32 	%r1137, %r1130, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 3;
	shr.b32 	%rhs, %r1137, 29;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 3;
	shr.b32 	%rhs, %r1136, 29;
	add.u32 	%r1139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 3;
	shr.b32 	%rhs, %r1135, 29;
	add.u32 	%r1140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 3;
	shr.b32 	%rhs, %r1134, 29;
	add.u32 	%r1141, %lhs, %rhs;
	}
	xor.b32  	%r1142, %r1141, %r1114;
	xor.b32  	%r1143, %r1140, %r1115;
	xor.b32  	%r1144, %r1139, %r1116;
	xor.b32  	%r1145, %r1138, %r1117;
	xor.b32  	%r1146, %r1145, %r1089;
	xor.b32  	%r1147, %r1144, %r1088;
	xor.b32  	%r1148, %r1143, %r1087;
	xor.b32  	%r1149, %r1142, %r1086;
	add.s32 	%r1150, %r1061, %r1671;
	add.s32 	%r1151, %r1060, %r1671;
	add.s32 	%r1152, %r1059, %r1671;
	add.s32 	%r1153, %r1058, %r1671;
	add.s32 	%r1154, %r1153, %r1149;
	add.s32 	%r1155, %r1152, %r1148;
	add.s32 	%r1156, %r1151, %r1147;
	add.s32 	%r1157, %r1150, %r1146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 9;
	shr.b32 	%rhs, %r1157, 23;
	add.u32 	%r1158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 9;
	shr.b32 	%rhs, %r1156, 23;
	add.u32 	%r1159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1155, 9;
	shr.b32 	%rhs, %r1155, 23;
	add.u32 	%r1160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 9;
	shr.b32 	%rhs, %r1154, 23;
	add.u32 	%r1161, %lhs, %rhs;
	}
	xor.b32  	%r1162, %r1161, %r1141;
	xor.b32  	%r1163, %r1160, %r1140;
	xor.b32  	%r1164, %r1159, %r1139;
	xor.b32  	%r1165, %r1158, %r1138;
	xor.b32  	%r1166, %r1165, %r1117;
	xor.b32  	%r1167, %r1164, %r1116;
	xor.b32  	%r1168, %r1163, %r1115;
	xor.b32  	%r1169, %r1162, %r1114;
	add.s32 	%r1170, %r1089, %r1672;
	add.s32 	%r1171, %r1088, %r1672;
	add.s32 	%r1172, %r1087, %r1672;
	add.s32 	%r1173, %r1086, %r1672;
	add.s32 	%r1174, %r1173, %r1169;
	add.s32 	%r1175, %r1172, %r1168;
	add.s32 	%r1176, %r1171, %r1167;
	add.s32 	%r1177, %r1170, %r1166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 11;
	shr.b32 	%rhs, %r1177, 21;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 11;
	shr.b32 	%rhs, %r1176, 21;
	add.u32 	%r1179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1175, 11;
	shr.b32 	%rhs, %r1175, 21;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 11;
	shr.b32 	%rhs, %r1174, 21;
	add.u32 	%r1181, %lhs, %rhs;
	}
	xor.b32  	%r1182, %r1181, %r1161;
	xor.b32  	%r1183, %r1180, %r1160;
	xor.b32  	%r1184, %r1179, %r1159;
	xor.b32  	%r1185, %r1178, %r1158;
	xor.b32  	%r1186, %r1185, %r1138;
	xor.b32  	%r1187, %r1184, %r1139;
	xor.b32  	%r1188, %r1183, %r1140;
	xor.b32  	%r1189, %r1182, %r1141;
	add.s32 	%r1190, %r1117, %r1673;
	add.s32 	%r1191, %r1116, %r1673;
	add.s32 	%r1192, %r1115, %r1673;
	add.s32 	%r1193, %r1114, %r1673;
	add.s32 	%r1194, %r1193, %r1189;
	add.s32 	%r1195, %r1192, %r1188;
	add.s32 	%r1196, %r1191, %r1187;
	add.s32 	%r1197, %r1190, %r1186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1197, 15;
	shr.b32 	%rhs, %r1197, 17;
	add.u32 	%r1198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 15;
	shr.b32 	%rhs, %r1196, 17;
	add.u32 	%r1199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 15;
	shr.b32 	%rhs, %r1195, 17;
	add.u32 	%r1200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 15;
	shr.b32 	%rhs, %r1194, 17;
	add.u32 	%r1201, %lhs, %rhs;
	}
	xor.b32  	%r1202, %r1201, %r1181;
	xor.b32  	%r1203, %r1200, %r1180;
	xor.b32  	%r1204, %r1199, %r1179;
	xor.b32  	%r1205, %r1198, %r1178;
	xor.b32  	%r1206, %r1205, %r1158;
	xor.b32  	%r1207, %r1204, %r1159;
	xor.b32  	%r1208, %r1203, %r1160;
	xor.b32  	%r1209, %r1202, %r1161;
	add.s32 	%r1210, %r1138, %r1689;
	add.s32 	%r1211, %r1139, %r1689;
	add.s32 	%r1212, %r1140, %r1689;
	add.s32 	%r1213, %r1141, %r1689;
	add.s32 	%r1214, %r1213, %r1209;
	add.s32 	%r1215, %r1212, %r1208;
	add.s32 	%r1216, %r1211, %r1207;
	add.s32 	%r1217, %r1210, %r1206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1217, 3;
	shr.b32 	%rhs, %r1217, 29;
	add.u32 	%r1218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1216, 3;
	shr.b32 	%rhs, %r1216, 29;
	add.u32 	%r1219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 3;
	shr.b32 	%rhs, %r1215, 29;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 3;
	shr.b32 	%rhs, %r1214, 29;
	add.u32 	%r1221, %lhs, %rhs;
	}
	xor.b32  	%r1222, %r1221, %r1201;
	xor.b32  	%r1223, %r1220, %r1200;
	xor.b32  	%r1224, %r1219, %r1199;
	xor.b32  	%r1225, %r1218, %r1198;
	xor.b32  	%r1226, %r1225, %r1178;
	xor.b32  	%r1227, %r1224, %r1179;
	xor.b32  	%r1228, %r1223, %r1180;
	xor.b32  	%r1229, %r1222, %r1181;
	add.s32 	%r1230, %r1158, %r1674;
	add.s32 	%r1231, %r1159, %r1674;
	add.s32 	%r1232, %r1160, %r1674;
	add.s32 	%r1233, %r1161, %r1674;
	add.s32 	%r1234, %r1233, %r1229;
	add.s32 	%r1235, %r1232, %r1228;
	add.s32 	%r1236, %r1231, %r1227;
	add.s32 	%r1237, %r1230, %r1226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1237, 9;
	shr.b32 	%rhs, %r1237, 23;
	add.u32 	%r1238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 9;
	shr.b32 	%rhs, %r1236, 23;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 9;
	shr.b32 	%rhs, %r1235, 23;
	add.u32 	%r1240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 9;
	shr.b32 	%rhs, %r1234, 23;
	add.u32 	%r1241, %lhs, %rhs;
	}
	xor.b32  	%r1242, %r1241, %r1221;
	xor.b32  	%r1243, %r1240, %r1220;
	xor.b32  	%r1244, %r1239, %r1219;
	xor.b32  	%r1245, %r1238, %r1218;
	xor.b32  	%r1246, %r1245, %r1198;
	xor.b32  	%r1247, %r1244, %r1199;
	xor.b32  	%r1248, %r1243, %r1200;
	xor.b32  	%r1249, %r1242, %r1201;
	add.s32 	%r1250, %r1178, %r1675;
	add.s32 	%r1251, %r1179, %r1675;
	add.s32 	%r1252, %r1180, %r1675;
	add.s32 	%r1253, %r1181, %r1675;
	add.s32 	%r1254, %r1253, %r1249;
	add.s32 	%r1255, %r1252, %r1248;
	add.s32 	%r1256, %r1251, %r1247;
	add.s32 	%r1257, %r1250, %r1246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 11;
	shr.b32 	%rhs, %r1257, 21;
	add.u32 	%r1258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 11;
	shr.b32 	%rhs, %r1256, 21;
	add.u32 	%r1259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 11;
	shr.b32 	%rhs, %r1255, 21;
	add.u32 	%r1260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1254, 11;
	shr.b32 	%rhs, %r1254, 21;
	add.u32 	%r1261, %lhs, %rhs;
	}
	xor.b32  	%r1262, %r1261, %r1241;
	xor.b32  	%r1263, %r1260, %r1240;
	xor.b32  	%r1264, %r1259, %r1239;
	xor.b32  	%r1265, %r1258, %r1238;
	xor.b32  	%r1266, %r1265, %r1218;
	xor.b32  	%r1267, %r1264, %r1219;
	xor.b32  	%r1268, %r1263, %r1220;
	xor.b32  	%r1269, %r1262, %r1221;
	add.s32 	%r1270, %r1198, %r1676;
	add.s32 	%r1271, %r1199, %r1676;
	add.s32 	%r1272, %r1200, %r1676;
	add.s32 	%r1273, %r1201, %r1676;
	add.s32 	%r1274, %r1273, %r1269;
	add.s32 	%r1275, %r1272, %r1268;
	add.s32 	%r1276, %r1271, %r1267;
	add.s32 	%r1277, %r1270, %r1266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 15;
	shr.b32 	%rhs, %r1277, 17;
	add.u32 	%r1278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 15;
	shr.b32 	%rhs, %r1276, 17;
	add.u32 	%r1279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 15;
	shr.b32 	%rhs, %r1275, 17;
	add.u32 	%r1280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 15;
	shr.b32 	%rhs, %r1274, 17;
	add.u32 	%r1281, %lhs, %rhs;
	}
	xor.b32  	%r1282, %r1281, %r1261;
	xor.b32  	%r1283, %r1280, %r1260;
	xor.b32  	%r1284, %r1279, %r1259;
	xor.b32  	%r1285, %r1278, %r1258;
	xor.b32  	%r1286, %r1285, %r1238;
	xor.b32  	%r1287, %r1284, %r1239;
	xor.b32  	%r1288, %r1283, %r1240;
	xor.b32  	%r1289, %r1282, %r1241;
	add.s32 	%r1290, %r1218, %r1690;
	add.s32 	%r1291, %r1219, %r1690;
	add.s32 	%r1292, %r1220, %r1690;
	add.s32 	%r1293, %r1221, %r1690;
	add.s32 	%r1294, %r1293, %r1289;
	add.s32 	%r1295, %r1292, %r1288;
	add.s32 	%r1296, %r1291, %r1287;
	add.s32 	%r1297, %r1290, %r1286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1297, 3;
	shr.b32 	%rhs, %r1297, 29;
	add.u32 	%r1298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1296, 3;
	shr.b32 	%rhs, %r1296, 29;
	add.u32 	%r1299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 3;
	shr.b32 	%rhs, %r1295, 29;
	add.u32 	%r1300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 3;
	shr.b32 	%rhs, %r1294, 29;
	add.u32 	%r1301, %lhs, %rhs;
	}
	xor.b32  	%r1302, %r1301, %r1281;
	xor.b32  	%r1303, %r1300, %r1280;
	xor.b32  	%r1304, %r1299, %r1279;
	xor.b32  	%r1305, %r1298, %r1278;
	xor.b32  	%r1306, %r1305, %r1258;
	xor.b32  	%r1307, %r1304, %r1259;
	xor.b32  	%r1308, %r1303, %r1260;
	xor.b32  	%r1309, %r1302, %r1261;
	add.s32 	%r1310, %r1238, %r1677;
	add.s32 	%r1311, %r1239, %r1677;
	add.s32 	%r1312, %r1240, %r1677;
	add.s32 	%r1313, %r1241, %r1677;
	add.s32 	%r1314, %r1313, %r1309;
	add.s32 	%r1315, %r1312, %r1308;
	add.s32 	%r1316, %r1311, %r1307;
	add.s32 	%r1317, %r1310, %r1306;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 9;
	shr.b32 	%rhs, %r1317, 23;
	add.u32 	%r1318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 9;
	shr.b32 	%rhs, %r1316, 23;
	add.u32 	%r1319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1315, 9;
	shr.b32 	%rhs, %r1315, 23;
	add.u32 	%r1320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 9;
	shr.b32 	%rhs, %r1314, 23;
	add.u32 	%r1321, %lhs, %rhs;
	}
	xor.b32  	%r1322, %r1321, %r1301;
	xor.b32  	%r1323, %r1320, %r1300;
	xor.b32  	%r1324, %r1319, %r1299;
	xor.b32  	%r1325, %r1318, %r1298;
	xor.b32  	%r1326, %r1325, %r1278;
	xor.b32  	%r1327, %r1324, %r1279;
	xor.b32  	%r1328, %r1323, %r1280;
	xor.b32  	%r1329, %r1322, %r1281;
	add.s32 	%r1330, %r1258, %r1678;
	add.s32 	%r1331, %r1259, %r1678;
	add.s32 	%r1332, %r1260, %r1678;
	add.s32 	%r1333, %r1261, %r1678;
	add.s32 	%r1334, %r1333, %r1329;
	add.s32 	%r1335, %r1332, %r1328;
	add.s32 	%r1336, %r1331, %r1327;
	add.s32 	%r1337, %r1330, %r1326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 11;
	shr.b32 	%rhs, %r1337, 21;
	add.u32 	%r1338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1336, 11;
	shr.b32 	%rhs, %r1336, 21;
	add.u32 	%r1339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1335, 11;
	shr.b32 	%rhs, %r1335, 21;
	add.u32 	%r1340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 11;
	shr.b32 	%rhs, %r1334, 21;
	add.u32 	%r1341, %lhs, %rhs;
	}
	xor.b32  	%r1342, %r1341, %r1321;
	xor.b32  	%r1343, %r1340, %r1320;
	xor.b32  	%r1344, %r1339, %r1319;
	xor.b32  	%r1345, %r1338, %r1318;
	xor.b32  	%r1346, %r1345, %r1298;
	xor.b32  	%r1347, %r1344, %r1299;
	xor.b32  	%r1348, %r1343, %r1300;
	xor.b32  	%r1349, %r1342, %r1301;
	add.s32 	%r1350, %r1278, %r1679;
	add.s32 	%r1351, %r1279, %r1679;
	add.s32 	%r1352, %r1280, %r1679;
	add.s32 	%r1353, %r1281, %r1679;
	add.s32 	%r1354, %r1353, %r1349;
	add.s32 	%r1355, %r1352, %r1348;
	add.s32 	%r1356, %r1351, %r1347;
	add.s32 	%r1357, %r1350, %r1346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 15;
	shr.b32 	%rhs, %r1357, 17;
	add.u32 	%r1358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 15;
	shr.b32 	%rhs, %r1356, 17;
	add.u32 	%r1359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1355, 15;
	shr.b32 	%rhs, %r1355, 17;
	add.u32 	%r1360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 15;
	shr.b32 	%rhs, %r1354, 17;
	add.u32 	%r1361, %lhs, %rhs;
	}
	xor.b32  	%r1362, %r1361, %r1341;
	xor.b32  	%r1363, %r1360, %r1340;
	xor.b32  	%r1364, %r1359, %r1339;
	xor.b32  	%r1365, %r1358, %r1338;
	xor.b32  	%r1366, %r1365, %r1318;
	xor.b32  	%r1367, %r1364, %r1319;
	xor.b32  	%r1368, %r1363, %r1320;
	xor.b32  	%r1369, %r1362, %r1321;
	add.s32 	%r1370, %r1298, %r1691;
	add.s32 	%r1371, %r1299, %r1691;
	add.s32 	%r1372, %r1300, %r1691;
	add.s32 	%r1373, %r1301, %r1691;
	add.s32 	%r1374, %r1373, %r1369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 3;
	shr.b32 	%rhs, %r1374, 29;
	add.u32 	%r189, %lhs, %rhs;
	}
	add.s32 	%r1375, %r1372, %r1368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 3;
	shr.b32 	%rhs, %r1375, 29;
	add.u32 	%r190, %lhs, %rhs;
	}
	add.s32 	%r1376, %r1371, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1376, 3;
	shr.b32 	%rhs, %r1376, 29;
	add.u32 	%r191, %lhs, %rhs;
	}
	add.s32 	%r1377, %r1370, %r1366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1377, 3;
	shr.b32 	%rhs, %r1377, 29;
	add.u32 	%r192, %lhs, %rhs;
	}
	xor.b32  	%r1378, %r189, %r1361;
	xor.b32  	%r1379, %r190, %r1360;
	xor.b32  	%r1380, %r191, %r1359;
	xor.b32  	%r1381, %r192, %r1358;
	xor.b32  	%r1382, %r1381, %r1338;
	xor.b32  	%r1383, %r1380, %r1339;
	xor.b32  	%r1384, %r1379, %r1340;
	xor.b32  	%r1385, %r1378, %r1341;
	add.s32 	%r1386, %r1318, %r1680;
	add.s32 	%r1387, %r1319, %r1680;
	add.s32 	%r1388, %r1320, %r1680;
	add.s32 	%r1389, %r1321, %r1680;
	add.s32 	%r1390, %r1389, %r1385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1390, 9;
	shr.b32 	%rhs, %r1390, 23;
	add.u32 	%r193, %lhs, %rhs;
	}
	add.s32 	%r1391, %r1388, %r1384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1391, 9;
	shr.b32 	%rhs, %r1391, 23;
	add.u32 	%r194, %lhs, %rhs;
	}
	add.s32 	%r1392, %r1387, %r1383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 9;
	shr.b32 	%rhs, %r1392, 23;
	add.u32 	%r195, %lhs, %rhs;
	}
	add.s32 	%r1393, %r1386, %r1382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 9;
	shr.b32 	%rhs, %r1393, 23;
	add.u32 	%r196, %lhs, %rhs;
	}
	xor.b32  	%r1394, %r193, %r189;
	xor.b32  	%r1395, %r194, %r190;
	xor.b32  	%r1396, %r195, %r191;
	xor.b32  	%r1397, %r196, %r192;
	xor.b32  	%r1398, %r1397, %r1358;
	xor.b32  	%r1399, %r1396, %r1359;
	xor.b32  	%r1400, %r1395, %r1360;
	xor.b32  	%r1401, %r1394, %r1361;
	add.s32 	%r1402, %r1338, %r1681;
	add.s32 	%r1403, %r1339, %r1681;
	add.s32 	%r1404, %r1340, %r1681;
	add.s32 	%r1405, %r1341, %r1681;
	add.s32 	%r1406, %r1405, %r1401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 11;
	shr.b32 	%rhs, %r1406, 21;
	add.u32 	%r197, %lhs, %rhs;
	}
	add.s32 	%r1407, %r1404, %r1400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1407, 11;
	shr.b32 	%rhs, %r1407, 21;
	add.u32 	%r198, %lhs, %rhs;
	}
	add.s32 	%r1408, %r1403, %r1399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1408, 11;
	shr.b32 	%rhs, %r1408, 21;
	add.u32 	%r199, %lhs, %rhs;
	}
	add.s32 	%r1409, %r1402, %r1398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1409, 11;
	shr.b32 	%rhs, %r1409, 21;
	add.u32 	%r200, %lhs, %rhs;
	}
	xor.b32  	%r1410, %r197, %r193;
	xor.b32  	%r1411, %r198, %r194;
	xor.b32  	%r1412, %r199, %r195;
	xor.b32  	%r1413, %r200, %r196;
	xor.b32  	%r1414, %r1413, %r192;
	xor.b32  	%r1415, %r1412, %r191;
	xor.b32  	%r1416, %r1411, %r190;
	xor.b32  	%r1417, %r1410, %r189;
	add.s32 	%r1418, %r1358, %r1682;
	add.s32 	%r1419, %r1359, %r1682;
	add.s32 	%r1420, %r1360, %r1682;
	add.s32 	%r1421, %r1361, %r1682;
	add.s32 	%r1422, %r1421, %r1417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1422, 15;
	shr.b32 	%rhs, %r1422, 17;
	add.u32 	%r201, %lhs, %rhs;
	}
	add.s32 	%r1423, %r1420, %r1416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 15;
	shr.b32 	%rhs, %r1423, 17;
	add.u32 	%r202, %lhs, %rhs;
	}
	add.s32 	%r1424, %r1419, %r1415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 15;
	shr.b32 	%rhs, %r1424, 17;
	add.u32 	%r203, %lhs, %rhs;
	}
	add.s32 	%r1425, %r1418, %r1414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1425, 15;
	shr.b32 	%rhs, %r1425, 17;
	add.u32 	%r204, %lhs, %rhs;
	}
	shr.u32 	%r1426, %r189, %r186;
	and.b32  	%r1427, %r1426, %r285;
	mul.wide.u32 	%rd28, %r1427, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r1428, %r189, 31;
	mov.u32 	%r1429, 1;
	shl.b32 	%r205, %r1429, %r1428;
	ld.global.u32 	%r1430, [%rd29];
	and.b32  	%r1431, %r1430, %r205;
	setp.eq.s32	%p3, %r1431, 0;
	@%p3 bra 	BB5_30;

	mov.u32 	%r1692, 1;
	shr.u32 	%r1432, %r193, %r186;
	and.b32  	%r1433, %r1432, %r285;
	mul.wide.u32 	%rd30, %r1433, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r1434, %r193, 31;
	shl.b32 	%r206, %r1692, %r1434;
	ld.global.u32 	%r1436, [%rd31];
	and.b32  	%r1437, %r1436, %r206;
	setp.eq.s32	%p4, %r1437, 0;
	@%p4 bra 	BB5_30;

	mov.u32 	%r1693, 1;
	shr.u32 	%r1438, %r197, %r186;
	and.b32  	%r1439, %r1438, %r285;
	mul.wide.u32 	%rd32, %r1439, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r1440, %r197, 31;
	shl.b32 	%r207, %r1693, %r1440;
	ld.global.u32 	%r1442, [%rd33];
	and.b32  	%r1443, %r1442, %r207;
	setp.eq.s32	%p5, %r1443, 0;
	@%p5 bra 	BB5_30;

	mov.u32 	%r1694, 1;
	shr.u32 	%r1444, %r201, %r186;
	and.b32  	%r1445, %r1444, %r285;
	mul.wide.u32 	%rd34, %r1445, 4;
	add.s64 	%rd35, %rd14, %rd34;
	and.b32  	%r1446, %r201, 31;
	shl.b32 	%r208, %r1694, %r1446;
	ld.global.u32 	%r1448, [%rd35];
	and.b32  	%r1449, %r1448, %r208;
	setp.eq.s32	%p6, %r1449, 0;
	@%p6 bra 	BB5_30;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 3;
	shr.b32 	%rhs, %r1374, 29;
	add.u32 	%r1656, %lhs, %rhs;
	}
	and.b32  	%r1655, %r1656, 31;
	mov.u32 	%r1654, 1;
	shl.b32 	%r1653, %r1654, %r1655;
	shr.u32 	%r1450, %r1656, %r187;
	and.b32  	%r1451, %r1450, %r285;
	mul.wide.u32 	%rd36, %r1451, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r1452, [%rd37];
	and.b32  	%r1453, %r1452, %r1653;
	setp.eq.s32	%p7, %r1453, 0;
	@%p7 bra 	BB5_30;

	shr.u32 	%r1454, %r193, %r187;
	and.b32  	%r1455, %r1454, %r285;
	mul.wide.u32 	%rd38, %r1455, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r1456, [%rd39];
	and.b32  	%r1457, %r1456, %r206;
	setp.eq.s32	%p8, %r1457, 0;
	@%p8 bra 	BB5_30;

	shr.u32 	%r1458, %r197, %r187;
	and.b32  	%r1459, %r1458, %r285;
	mul.wide.u32 	%rd40, %r1459, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r1460, [%rd41];
	and.b32  	%r1461, %r1460, %r207;
	setp.eq.s32	%p9, %r1461, 0;
	@%p9 bra 	BB5_30;

	shr.u32 	%r1462, %r201, %r187;
	and.b32  	%r1463, %r1462, %r285;
	mul.wide.u32 	%rd42, %r1463, 4;
	add.s64 	%rd43, %rd18, %rd42;
	ld.global.u32 	%r1464, [%rd43];
	and.b32  	%r1465, %r1464, %r208;
	setp.eq.s32	%p10, %r1465, 0;
	@%p10 bra 	BB5_30;

	setp.eq.s32	%p11, %r290, 0;
	mov.u32 	%r1701, 0;
	mov.u32 	%r1466, -1;
	mov.u32 	%r1700, %r290;
	@%p11 bra 	BB5_24;

BB5_12:
	mov.u32 	%r1702, 1;
	shr.u32 	%r211, %r1700, 1;
	add.s32 	%r1703, %r211, %r1701;
	cvt.u64.u32	%rd44, %r1703;
	cvt.u64.u32	%rd45, %r291;
	add.s64 	%rd46, %rd44, %rd45;
	shl.b64 	%rd47, %rd46, 4;
	add.s64 	%rd2, %rd20, %rd47;
	ld.global.u32 	%r213, [%rd2+4];
	setp.gt.u32	%p12, %r201, %r213;
	@%p12 bra 	BB5_22;

	setp.lt.u32	%p13, %r201, %r213;
	mov.u32 	%r1469, -1;
	@%p13 bra 	BB5_14;
	bra.uni 	BB5_15;

BB5_14:
	mov.u32 	%r1702, %r1469;
	bra.uni 	BB5_22;

BB5_15:
	mov.u32 	%r1702, 1;
	ld.global.u32 	%r214, [%rd2+8];
	setp.gt.u32	%p14, %r197, %r214;
	@%p14 bra 	BB5_22;

	setp.lt.u32	%p15, %r197, %r214;
	@%p15 bra 	BB5_17;
	bra.uni 	BB5_18;

BB5_17:
	mov.u32 	%r1702, %r1469;
	bra.uni 	BB5_22;

BB5_18:
	mov.u32 	%r1702, 1;
	ld.global.u32 	%r215, [%rd2+12];
	setp.gt.u32	%p16, %r193, %r215;
	@%p16 bra 	BB5_22;

	setp.lt.u32	%p17, %r193, %r215;
	mov.u32 	%r1702, %r1469;
	@%p17 bra 	BB5_22;

	mov.u32 	%r1702, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 3;
	shr.b32 	%rhs, %r1374, 29;
	add.u32 	%r1657, %lhs, %rhs;
	}
	ld.global.u32 	%r216, [%rd2];
	setp.gt.u32	%p18, %r1657, %r216;
	@%p18 bra 	BB5_22;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1374, 3;
	shr.b32 	%rhs, %r1374, 29;
	add.u32 	%r1658, %lhs, %rhs;
	}
	setp.lt.u32	%p19, %r1658, %r216;
	selp.b32	%r1702, -1, 0, %p19;

BB5_22:
	add.s32 	%r1475, %r211, 1;
	setp.gt.s32	%p20, %r1702, 0;
	selp.b32	%r1476, %r1475, 0, %p20;
	add.s32 	%r1701, %r1476, %r1701;
	selp.b32	%r1477, -1, 0, %p20;
	add.s32 	%r1478, %r1477, %r1700;
	shr.u32 	%r1700, %r1478, 1;
	setp.eq.s32	%p21, %r1702, 0;
	@%p21 bra 	BB5_25;

	setp.ne.s32	%p22, %r1700, 0;
	@%p22 bra 	BB5_12;

BB5_24:
	mov.u32 	%r1703, %r1466;

BB5_25:
	setp.eq.s32	%p23, %r1703, -1;
	@%p23 bra 	BB5_30;

	add.s32 	%r222, %r1703, %r291;
	mul.wide.u32 	%rd48, %r222, 4;
	add.s64 	%rd49, %rd21, %rd48;
	atom.global.add.u32 	%r1480, [%rd49], 1;
	setp.ne.s32	%p24, %r1480, 0;
	@%p24 bra 	BB5_30;

	atom.global.add.u32 	%r223, [%rd22], 1;
	setp.lt.u32	%p25, %r223, %r290;
	@%p25 bra 	BB5_29;
	bra.uni 	BB5_28;

BB5_29:
	mul.wide.u32 	%rd50, %r223, 24;
	add.s64 	%rd51, %rd19, %rd50;
	st.global.v2.u32 	[%rd51+16], {%r1703, %r222};
	st.global.v2.u32 	[%rd51+8], {%r1699, %r288};
	st.global.u64 	[%rd51], %rd1;
	bra.uni 	BB5_30;

BB5_28:
	atom.global.add.u32 	%r1481, [%rd22], -1;

BB5_30:
	shr.u32 	%r1482, %r190, %r186;
	and.b32  	%r1483, %r1482, %r285;
	mul.wide.u32 	%rd52, %r1483, 4;
	add.s64 	%rd53, %rd11, %rd52;
	and.b32  	%r1484, %r190, 31;
	mov.u32 	%r1485, 1;
	shl.b32 	%r224, %r1485, %r1484;
	ld.global.u32 	%r1486, [%rd53];
	and.b32  	%r1487, %r1486, %r224;
	setp.eq.s32	%p26, %r1487, 0;
	@%p26 bra 	BB5_58;

	shr.u32 	%r1488, %r194, %r186;
	and.b32  	%r1489, %r1488, %r285;
	mul.wide.u32 	%rd54, %r1489, 4;
	add.s64 	%rd55, %rd12, %rd54;
	and.b32  	%r1490, %r194, 31;
	shl.b32 	%r225, %r1485, %r1490;
	ld.global.u32 	%r1492, [%rd55];
	and.b32  	%r1493, %r1492, %r225;
	setp.eq.s32	%p27, %r1493, 0;
	@%p27 bra 	BB5_58;

	shr.u32 	%r1494, %r198, %r186;
	and.b32  	%r1495, %r1494, %r285;
	mul.wide.u32 	%rd56, %r1495, 4;
	add.s64 	%rd57, %rd13, %rd56;
	and.b32  	%r1496, %r198, 31;
	shl.b32 	%r226, %r1485, %r1496;
	ld.global.u32 	%r1498, [%rd57];
	and.b32  	%r1499, %r1498, %r226;
	setp.eq.s32	%p28, %r1499, 0;
	@%p28 bra 	BB5_58;

	shr.u32 	%r1500, %r202, %r186;
	and.b32  	%r1501, %r1500, %r285;
	mul.wide.u32 	%rd58, %r1501, 4;
	add.s64 	%rd59, %rd14, %rd58;
	and.b32  	%r1502, %r202, 31;
	shl.b32 	%r227, %r1485, %r1502;
	ld.global.u32 	%r1504, [%rd59];
	and.b32  	%r1505, %r1504, %r227;
	setp.eq.s32	%p29, %r1505, 0;
	@%p29 bra 	BB5_58;

	shr.u32 	%r1506, %r190, %r187;
	and.b32  	%r1507, %r1506, %r285;
	mul.wide.u32 	%rd60, %r1507, 4;
	add.s64 	%rd61, %rd15, %rd60;
	ld.global.u32 	%r1508, [%rd61];
	and.b32  	%r1509, %r1508, %r224;
	setp.eq.s32	%p30, %r1509, 0;
	@%p30 bra 	BB5_58;

	shr.u32 	%r1510, %r194, %r187;
	and.b32  	%r1511, %r1510, %r285;
	mul.wide.u32 	%rd62, %r1511, 4;
	add.s64 	%rd63, %rd16, %rd62;
	ld.global.u32 	%r1512, [%rd63];
	and.b32  	%r1513, %r1512, %r225;
	setp.eq.s32	%p31, %r1513, 0;
	@%p31 bra 	BB5_58;

	shr.u32 	%r1514, %r198, %r187;
	and.b32  	%r1515, %r1514, %r285;
	mul.wide.u32 	%rd64, %r1515, 4;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.u32 	%r1516, [%rd65];
	and.b32  	%r1517, %r1516, %r226;
	setp.eq.s32	%p32, %r1517, 0;
	@%p32 bra 	BB5_58;

	shr.u32 	%r1518, %r202, %r187;
	and.b32  	%r1519, %r1518, %r285;
	mul.wide.u32 	%rd66, %r1519, 4;
	add.s64 	%rd67, %rd18, %rd66;
	ld.global.u32 	%r1520, [%rd67];
	and.b32  	%r1521, %r1520, %r227;
	setp.eq.s32	%p33, %r1521, 0;
	@%p33 bra 	BB5_58;

	setp.eq.s32	%p34, %r290, 0;
	cvt.u64.u32	%rd3, %r291;
	mov.u32 	%r1705, 0;
	mov.u32 	%r1522, -1;
	mov.u32 	%r1704, %r290;
	@%p34 bra 	BB5_51;

BB5_39:
	shr.u32 	%r230, %r1704, 1;
	add.s32 	%r1707, %r230, %r1705;
	cvt.u64.u32	%rd68, %r1707;
	add.s64 	%rd69, %rd68, %rd3;
	shl.b64 	%rd70, %rd69, 4;
	add.s64 	%rd4, %rd20, %rd70;
	ld.global.u32 	%r232, [%rd4+4];
	setp.gt.u32	%p35, %r202, %r232;
	mov.u32 	%r1706, %r1485;
	@%p35 bra 	BB5_49;

	setp.lt.u32	%p36, %r202, %r232;
	mov.u32 	%r1525, -1;
	@%p36 bra 	BB5_41;
	bra.uni 	BB5_42;

BB5_41:
	mov.u32 	%r1706, %r1525;
	bra.uni 	BB5_49;

BB5_42:
	ld.global.u32 	%r233, [%rd4+8];
	setp.gt.u32	%p37, %r198, %r233;
	mov.u32 	%r1706, %r1485;
	@%p37 bra 	BB5_49;

	setp.lt.u32	%p38, %r198, %r233;
	@%p38 bra 	BB5_44;
	bra.uni 	BB5_45;

BB5_44:
	mov.u32 	%r1706, %r1525;
	bra.uni 	BB5_49;

BB5_45:
	ld.global.u32 	%r234, [%rd4+12];
	setp.gt.u32	%p39, %r194, %r234;
	mov.u32 	%r1706, %r1485;
	@%p39 bra 	BB5_49;

	setp.lt.u32	%p40, %r194, %r234;
	mov.u32 	%r1706, %r1525;
	@%p40 bra 	BB5_49;

	ld.global.u32 	%r235, [%rd4];
	setp.gt.u32	%p41, %r190, %r235;
	mov.u32 	%r1706, %r1485;
	@%p41 bra 	BB5_49;

	setp.lt.u32	%p42, %r190, %r235;
	selp.b32	%r1706, -1, 0, %p42;

BB5_49:
	add.s32 	%r1531, %r230, 1;
	setp.gt.s32	%p43, %r1706, 0;
	selp.b32	%r1532, %r1531, 0, %p43;
	add.s32 	%r1705, %r1532, %r1705;
	selp.b32	%r1533, -1, 0, %p43;
	add.s32 	%r1534, %r1533, %r1704;
	shr.u32 	%r1704, %r1534, 1;
	setp.eq.s32	%p44, %r1706, 0;
	@%p44 bra 	BB5_52;

	setp.ne.s32	%p45, %r1704, 0;
	@%p45 bra 	BB5_39;

BB5_51:
	mov.u32 	%r1707, %r1522;

BB5_52:
	setp.eq.s32	%p46, %r1707, -1;
	@%p46 bra 	BB5_58;

	add.s32 	%r241, %r1707, %r291;
	add.s32 	%r242, %r1699, 1;
	setp.ge.u32	%p47, %r242, %r289;
	@%p47 bra 	BB5_58;

	mul.wide.u32 	%rd71, %r241, 4;
	add.s64 	%rd72, %rd21, %rd71;
	atom.global.add.u32 	%r1536, [%rd72], 1;
	setp.ne.s32	%p48, %r1536, 0;
	@%p48 bra 	BB5_58;

	atom.global.add.u32 	%r243, [%rd22], 1;
	setp.lt.u32	%p49, %r243, %r290;
	@%p49 bra 	BB5_57;
	bra.uni 	BB5_56;

BB5_57:
	mul.wide.u32 	%rd73, %r243, 24;
	add.s64 	%rd74, %rd19, %rd73;
	st.global.v2.u32 	[%rd74+16], {%r1707, %r241};
	add.s32 	%r1650, %r1699, 1;
	st.global.v2.u32 	[%rd74+8], {%r1650, %r288};
	st.global.u64 	[%rd74], %rd1;
	bra.uni 	BB5_58;

BB5_56:
	atom.global.add.u32 	%r1537, [%rd22], -1;

BB5_58:
	shr.u32 	%r1538, %r191, %r186;
	and.b32  	%r1539, %r1538, %r285;
	mul.wide.u32 	%rd75, %r1539, 4;
	add.s64 	%rd76, %rd11, %rd75;
	and.b32  	%r1540, %r191, 31;
	mov.u32 	%r1541, 1;
	shl.b32 	%r244, %r1541, %r1540;
	ld.global.u32 	%r1542, [%rd76];
	and.b32  	%r1543, %r1542, %r244;
	setp.eq.s32	%p50, %r1543, 0;
	@%p50 bra 	BB5_86;

	shr.u32 	%r1544, %r195, %r186;
	and.b32  	%r1545, %r1544, %r285;
	mul.wide.u32 	%rd77, %r1545, 4;
	add.s64 	%rd78, %rd12, %rd77;
	and.b32  	%r1546, %r195, 31;
	shl.b32 	%r245, %r1541, %r1546;
	ld.global.u32 	%r1548, [%rd78];
	and.b32  	%r1549, %r1548, %r245;
	setp.eq.s32	%p51, %r1549, 0;
	@%p51 bra 	BB5_86;

	shr.u32 	%r1550, %r199, %r186;
	and.b32  	%r1551, %r1550, %r285;
	mul.wide.u32 	%rd79, %r1551, 4;
	add.s64 	%rd80, %rd13, %rd79;
	and.b32  	%r1552, %r199, 31;
	shl.b32 	%r246, %r1541, %r1552;
	ld.global.u32 	%r1554, [%rd80];
	and.b32  	%r1555, %r1554, %r246;
	setp.eq.s32	%p52, %r1555, 0;
	@%p52 bra 	BB5_86;

	shr.u32 	%r1556, %r203, %r186;
	and.b32  	%r1557, %r1556, %r285;
	mul.wide.u32 	%rd81, %r1557, 4;
	add.s64 	%rd82, %rd14, %rd81;
	and.b32  	%r1558, %r203, 31;
	shl.b32 	%r247, %r1541, %r1558;
	ld.global.u32 	%r1560, [%rd82];
	and.b32  	%r1561, %r1560, %r247;
	setp.eq.s32	%p53, %r1561, 0;
	@%p53 bra 	BB5_86;

	shr.u32 	%r1562, %r191, %r187;
	and.b32  	%r1563, %r1562, %r285;
	mul.wide.u32 	%rd83, %r1563, 4;
	add.s64 	%rd84, %rd15, %rd83;
	ld.global.u32 	%r1564, [%rd84];
	and.b32  	%r1565, %r1564, %r244;
	setp.eq.s32	%p54, %r1565, 0;
	@%p54 bra 	BB5_86;

	shr.u32 	%r1566, %r195, %r187;
	and.b32  	%r1567, %r1566, %r285;
	mul.wide.u32 	%rd85, %r1567, 4;
	add.s64 	%rd86, %rd16, %rd85;
	ld.global.u32 	%r1568, [%rd86];
	and.b32  	%r1569, %r1568, %r245;
	setp.eq.s32	%p55, %r1569, 0;
	@%p55 bra 	BB5_86;

	shr.u32 	%r1570, %r199, %r187;
	and.b32  	%r1571, %r1570, %r285;
	mul.wide.u32 	%rd87, %r1571, 4;
	add.s64 	%rd88, %rd17, %rd87;
	ld.global.u32 	%r1572, [%rd88];
	and.b32  	%r1573, %r1572, %r246;
	setp.eq.s32	%p56, %r1573, 0;
	@%p56 bra 	BB5_86;

	shr.u32 	%r1574, %r203, %r187;
	and.b32  	%r1575, %r1574, %r285;
	mul.wide.u32 	%rd89, %r1575, 4;
	add.s64 	%rd90, %rd18, %rd89;
	ld.global.u32 	%r1576, [%rd90];
	and.b32  	%r1577, %r1576, %r247;
	setp.eq.s32	%p57, %r1577, 0;
	@%p57 bra 	BB5_86;

	setp.eq.s32	%p58, %r290, 0;
	cvt.u64.u32	%rd5, %r291;
	mov.u32 	%r1709, 0;
	mov.u32 	%r1578, -1;
	mov.u32 	%r1708, %r290;
	@%p58 bra 	BB5_79;

BB5_67:
	shr.u32 	%r250, %r1708, 1;
	add.s32 	%r1711, %r250, %r1709;
	cvt.u64.u32	%rd91, %r1711;
	add.s64 	%rd92, %rd91, %rd5;
	shl.b64 	%rd93, %rd92, 4;
	add.s64 	%rd6, %rd20, %rd93;
	ld.global.u32 	%r252, [%rd6+4];
	setp.gt.u32	%p59, %r203, %r252;
	mov.u32 	%r1710, %r1541;
	@%p59 bra 	BB5_77;

	setp.lt.u32	%p60, %r203, %r252;
	mov.u32 	%r1581, -1;
	@%p60 bra 	BB5_69;
	bra.uni 	BB5_70;

BB5_69:
	mov.u32 	%r1710, %r1581;
	bra.uni 	BB5_77;

BB5_70:
	ld.global.u32 	%r253, [%rd6+8];
	setp.gt.u32	%p61, %r199, %r253;
	mov.u32 	%r1710, %r1541;
	@%p61 bra 	BB5_77;

	setp.lt.u32	%p62, %r199, %r253;
	@%p62 bra 	BB5_72;
	bra.uni 	BB5_73;

BB5_72:
	mov.u32 	%r1710, %r1581;
	bra.uni 	BB5_77;

BB5_73:
	ld.global.u32 	%r254, [%rd6+12];
	setp.gt.u32	%p63, %r195, %r254;
	mov.u32 	%r1710, %r1541;
	@%p63 bra 	BB5_77;

	setp.lt.u32	%p64, %r195, %r254;
	mov.u32 	%r1710, %r1581;
	@%p64 bra 	BB5_77;

	ld.global.u32 	%r255, [%rd6];
	setp.gt.u32	%p65, %r191, %r255;
	mov.u32 	%r1710, %r1541;
	@%p65 bra 	BB5_77;

	setp.lt.u32	%p66, %r191, %r255;
	selp.b32	%r1710, -1, 0, %p66;

BB5_77:
	add.s32 	%r1587, %r250, 1;
	setp.gt.s32	%p67, %r1710, 0;
	selp.b32	%r1588, %r1587, 0, %p67;
	add.s32 	%r1709, %r1588, %r1709;
	selp.b32	%r1589, -1, 0, %p67;
	add.s32 	%r1590, %r1589, %r1708;
	shr.u32 	%r1708, %r1590, 1;
	setp.eq.s32	%p68, %r1710, 0;
	@%p68 bra 	BB5_80;

	setp.ne.s32	%p69, %r1708, 0;
	@%p69 bra 	BB5_67;

BB5_79:
	mov.u32 	%r1711, %r1578;

BB5_80:
	setp.eq.s32	%p70, %r1711, -1;
	@%p70 bra 	BB5_86;

	add.s32 	%r261, %r1711, %r291;
	add.s32 	%r262, %r1699, 2;
	setp.ge.u32	%p71, %r262, %r289;
	@%p71 bra 	BB5_86;

	mul.wide.u32 	%rd94, %r261, 4;
	add.s64 	%rd95, %rd21, %rd94;
	atom.global.add.u32 	%r1592, [%rd95], 1;
	setp.ne.s32	%p72, %r1592, 0;
	@%p72 bra 	BB5_86;

	atom.global.add.u32 	%r263, [%rd22], 1;
	setp.lt.u32	%p73, %r263, %r290;
	@%p73 bra 	BB5_85;
	bra.uni 	BB5_84;

BB5_85:
	mul.wide.u32 	%rd96, %r263, 24;
	add.s64 	%rd97, %rd19, %rd96;
	st.global.v2.u32 	[%rd97+16], {%r1711, %r261};
	add.s32 	%r1651, %r1699, 2;
	st.global.v2.u32 	[%rd97+8], {%r1651, %r288};
	st.global.u64 	[%rd97], %rd1;
	bra.uni 	BB5_86;

BB5_84:
	atom.global.add.u32 	%r1593, [%rd22], -1;

BB5_86:
	shr.u32 	%r1594, %r192, %r186;
	and.b32  	%r1595, %r1594, %r285;
	mul.wide.u32 	%rd98, %r1595, 4;
	add.s64 	%rd99, %rd11, %rd98;
	and.b32  	%r1596, %r192, 31;
	mov.u32 	%r1597, 1;
	shl.b32 	%r264, %r1597, %r1596;
	ld.global.u32 	%r1598, [%rd99];
	and.b32  	%r1599, %r1598, %r264;
	setp.eq.s32	%p74, %r1599, 0;
	@%p74 bra 	BB5_114;

	shr.u32 	%r1600, %r196, %r186;
	and.b32  	%r1601, %r1600, %r285;
	mul.wide.u32 	%rd100, %r1601, 4;
	add.s64 	%rd101, %rd12, %rd100;
	and.b32  	%r1602, %r196, 31;
	shl.b32 	%r265, %r1597, %r1602;
	ld.global.u32 	%r1604, [%rd101];
	and.b32  	%r1605, %r1604, %r265;
	setp.eq.s32	%p75, %r1605, 0;
	@%p75 bra 	BB5_114;

	shr.u32 	%r1606, %r200, %r186;
	and.b32  	%r1607, %r1606, %r285;
	mul.wide.u32 	%rd102, %r1607, 4;
	add.s64 	%rd103, %rd13, %rd102;
	and.b32  	%r1608, %r200, 31;
	shl.b32 	%r266, %r1597, %r1608;
	ld.global.u32 	%r1610, [%rd103];
	and.b32  	%r1611, %r1610, %r266;
	setp.eq.s32	%p76, %r1611, 0;
	@%p76 bra 	BB5_114;

	shr.u32 	%r1612, %r204, %r186;
	and.b32  	%r1613, %r1612, %r285;
	mul.wide.u32 	%rd104, %r1613, 4;
	add.s64 	%rd105, %rd14, %rd104;
	and.b32  	%r1614, %r204, 31;
	shl.b32 	%r267, %r1597, %r1614;
	ld.global.u32 	%r1616, [%rd105];
	and.b32  	%r1617, %r1616, %r267;
	setp.eq.s32	%p77, %r1617, 0;
	@%p77 bra 	BB5_114;

	shr.u32 	%r1618, %r192, %r187;
	and.b32  	%r1619, %r1618, %r285;
	mul.wide.u32 	%rd106, %r1619, 4;
	add.s64 	%rd107, %rd15, %rd106;
	ld.global.u32 	%r1620, [%rd107];
	and.b32  	%r1621, %r1620, %r264;
	setp.eq.s32	%p78, %r1621, 0;
	@%p78 bra 	BB5_114;

	shr.u32 	%r1622, %r196, %r187;
	and.b32  	%r1623, %r1622, %r285;
	mul.wide.u32 	%rd108, %r1623, 4;
	add.s64 	%rd109, %rd16, %rd108;
	ld.global.u32 	%r1624, [%rd109];
	and.b32  	%r1625, %r1624, %r265;
	setp.eq.s32	%p79, %r1625, 0;
	@%p79 bra 	BB5_114;

	shr.u32 	%r1626, %r200, %r187;
	and.b32  	%r1627, %r1626, %r285;
	mul.wide.u32 	%rd110, %r1627, 4;
	add.s64 	%rd111, %rd17, %rd110;
	ld.global.u32 	%r1628, [%rd111];
	and.b32  	%r1629, %r1628, %r266;
	setp.eq.s32	%p80, %r1629, 0;
	@%p80 bra 	BB5_114;

	shr.u32 	%r1630, %r204, %r187;
	and.b32  	%r1631, %r1630, %r285;
	mul.wide.u32 	%rd112, %r1631, 4;
	add.s64 	%rd113, %rd18, %rd112;
	ld.global.u32 	%r1632, [%rd113];
	and.b32  	%r1633, %r1632, %r267;
	setp.eq.s32	%p81, %r1633, 0;
	@%p81 bra 	BB5_114;

	setp.eq.s32	%p82, %r290, 0;
	cvt.u64.u32	%rd7, %r291;
	mov.u32 	%r1713, 0;
	mov.u32 	%r1634, -1;
	mov.u32 	%r1712, %r290;
	@%p82 bra 	BB5_107;

BB5_95:
	shr.u32 	%r270, %r1712, 1;
	add.s32 	%r1715, %r270, %r1713;
	cvt.u64.u32	%rd114, %r1715;
	add.s64 	%rd115, %rd114, %rd7;
	shl.b64 	%rd116, %rd115, 4;
	add.s64 	%rd8, %rd20, %rd116;
	ld.global.u32 	%r272, [%rd8+4];
	setp.gt.u32	%p83, %r204, %r272;
	mov.u32 	%r1714, %r1597;
	@%p83 bra 	BB5_105;

	setp.lt.u32	%p84, %r204, %r272;
	mov.u32 	%r1637, -1;
	@%p84 bra 	BB5_97;
	bra.uni 	BB5_98;

BB5_97:
	mov.u32 	%r1714, %r1637;
	bra.uni 	BB5_105;

BB5_98:
	ld.global.u32 	%r273, [%rd8+8];
	setp.gt.u32	%p85, %r200, %r273;
	mov.u32 	%r1714, %r1597;
	@%p85 bra 	BB5_105;

	setp.lt.u32	%p86, %r200, %r273;
	@%p86 bra 	BB5_100;
	bra.uni 	BB5_101;

BB5_100:
	mov.u32 	%r1714, %r1637;
	bra.uni 	BB5_105;

BB5_101:
	ld.global.u32 	%r274, [%rd8+12];
	setp.gt.u32	%p87, %r196, %r274;
	mov.u32 	%r1714, %r1597;
	@%p87 bra 	BB5_105;

	setp.lt.u32	%p88, %r196, %r274;
	mov.u32 	%r1714, %r1637;
	@%p88 bra 	BB5_105;

	ld.global.u32 	%r275, [%rd8];
	setp.gt.u32	%p89, %r192, %r275;
	mov.u32 	%r1714, %r1597;
	@%p89 bra 	BB5_105;

	setp.lt.u32	%p90, %r192, %r275;
	selp.b32	%r1714, -1, 0, %p90;

BB5_105:
	add.s32 	%r1643, %r270, 1;
	setp.gt.s32	%p91, %r1714, 0;
	selp.b32	%r1644, %r1643, 0, %p91;
	add.s32 	%r1713, %r1644, %r1713;
	selp.b32	%r1645, -1, 0, %p91;
	add.s32 	%r1646, %r1645, %r1712;
	shr.u32 	%r1712, %r1646, 1;
	setp.eq.s32	%p92, %r1714, 0;
	@%p92 bra 	BB5_108;

	setp.ne.s32	%p93, %r1712, 0;
	@%p93 bra 	BB5_95;

BB5_107:
	mov.u32 	%r1715, %r1634;

BB5_108:
	setp.eq.s32	%p94, %r1715, -1;
	@%p94 bra 	BB5_114;

	add.s32 	%r281, %r1715, %r291;
	add.s32 	%r282, %r1699, 3;
	setp.ge.u32	%p95, %r282, %r289;
	@%p95 bra 	BB5_114;

	mul.wide.u32 	%rd117, %r281, 4;
	add.s64 	%rd118, %rd21, %rd117;
	atom.global.add.u32 	%r1648, [%rd118], 1;
	setp.ne.s32	%p96, %r1648, 0;
	@%p96 bra 	BB5_114;

	atom.global.add.u32 	%r283, [%rd22], 1;
	setp.lt.u32	%p97, %r283, %r290;
	@%p97 bra 	BB5_113;
	bra.uni 	BB5_112;

BB5_113:
	mul.wide.u32 	%rd119, %r283, 24;
	add.s64 	%rd120, %rd19, %rd119;
	st.global.v2.u32 	[%rd120+16], {%r1715, %r281};
	add.s32 	%r1652, %r1699, 3;
	st.global.v2.u32 	[%rd120+8], {%r1652, %r288};
	st.global.u64 	[%rd120], %rd1;
	bra.uni 	BB5_114;

BB5_112:
	atom.global.add.u32 	%r1649, [%rd22], -1;

BB5_114:
	add.s32 	%r1699, %r1699, 4;
	setp.lt.u32	%p98, %r1699, %r289;
	@%p98 bra 	BB5_3;

BB5_115:
	ret;
}

	// .globl	m01000_s04
.entry m01000_s04(
	.param .u64 .ptr .global .align 4 m01000_s04_param_0,
	.param .u64 .ptr .global .align 4 m01000_s04_param_1,
	.param .u64 .ptr .global .align 4 m01000_s04_param_2,
	.param .u64 .ptr .const .align 16 m01000_s04_param_3,
	.param .u64 .ptr .global .align 1 m01000_s04_param_4,
	.param .u64 .ptr .global .align 1 m01000_s04_param_5,
	.param .u64 .ptr .global .align 4 m01000_s04_param_6,
	.param .u64 .ptr .global .align 4 m01000_s04_param_7,
	.param .u64 .ptr .global .align 4 m01000_s04_param_8,
	.param .u64 .ptr .global .align 4 m01000_s04_param_9,
	.param .u64 .ptr .global .align 4 m01000_s04_param_10,
	.param .u64 .ptr .global .align 4 m01000_s04_param_11,
	.param .u64 .ptr .global .align 4 m01000_s04_param_12,
	.param .u64 .ptr .global .align 4 m01000_s04_param_13,
	.param .u64 .ptr .global .align 8 m01000_s04_param_14,
	.param .u64 .ptr .global .align 4 m01000_s04_param_15,
	.param .u64 .ptr .global .align 4 m01000_s04_param_16,
	.param .u64 .ptr .global .align 4 m01000_s04_param_17,
	.param .u64 .ptr .global .align 1 m01000_s04_param_18,
	.param .u64 .ptr .global .align 4 m01000_s04_param_19,
	.param .u64 .ptr .global .align 16 m01000_s04_param_20,
	.param .u64 .ptr .global .align 16 m01000_s04_param_21,
	.param .u64 .ptr .global .align 16 m01000_s04_param_22,
	.param .u64 .ptr .global .align 16 m01000_s04_param_23,
	.param .u32 m01000_s04_param_24,
	.param .u32 m01000_s04_param_25,
	.param .u32 m01000_s04_param_26,
	.param .u32 m01000_s04_param_27,
	.param .u32 m01000_s04_param_28,
	.param .u32 m01000_s04_param_29,
	.param .u32 m01000_s04_param_30,
	.param .u32 m01000_s04_param_31,
	.param .u32 m01000_s04_param_32,
	.param .u32 m01000_s04_param_33,
	.param .u64 m01000_s04_param_34
)
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<1359>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd2, [m01000_s04_param_0];
	ld.param.u64 	%rd4, [m01000_s04_param_14];
	ld.param.u64 	%rd5, [m01000_s04_param_15];
	ld.param.u64 	%rd6, [m01000_s04_param_16];
	ld.param.u64 	%rd7, [m01000_s04_param_19];
	ld.param.u32 	%r139, [m01000_s04_param_27];
	ld.param.u32 	%r140, [m01000_s04_param_30];
	ld.param.u32 	%r141, [m01000_s04_param_31];
	ld.param.u32 	%r142, [m01000_s04_param_32];
	ld.param.u64 	%rd8, [m01000_s04_param_34];
	mov.b32	%r143, %envreg3;
	mov.u32 	%r144, %ctaid.x;
	mov.u32 	%r145, %ntid.x;
	mad.lo.s32 	%r146, %r144, %r145, %r143;
	mov.u32 	%r147, %tid.x;
	add.s32 	%r1, %r146, %r147;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB6_27;

	mul.wide.u32 	%rd9, %r142, 16;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd10+4];
	ld.global.u32 	%r3, [%rd10+8];
	ld.global.u32 	%r4, [%rd10+12];
	ld.global.u32 	%r5, [%rd10];
	setp.eq.s32	%p2, %r140, 0;
	@%p2 bra 	BB6_27;

	mul.wide.s32 	%rd11, %r1, 260;
	add.s64 	%rd12, %rd2, %rd11;
	xor.b32  	%r149, %r3, %r4;
	xor.b32  	%r150, %r149, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 17;
	shr.b32 	%rhs, %r2, 15;
	add.u32 	%r151, %lhs, %rhs;
	}
	sub.s32 	%r152, %r151, %r150;
	add.s32 	%r153, %r152, -1859775393;
	xor.b32  	%r154, %r5, %r4;
	xor.b32  	%r155, %r154, %r153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 21;
	shr.b32 	%rhs, %r3, 11;
	add.u32 	%r156, %lhs, %rhs;
	}
	sub.s32 	%r157, %r156, %r155;
	add.s32 	%r158, %r157, -1859775393;
	xor.b32  	%r159, %r153, %r5;
	xor.b32  	%r160, %r159, %r158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 23;
	shr.b32 	%rhs, %r4, 9;
	add.u32 	%r161, %lhs, %rhs;
	}
	sub.s32 	%r162, %r161, %r160;
	add.s32 	%r163, %r162, -1859775393;
	ld.global.u32 	%r164, [%rd12+12];
	mov.u32 	%r165, -1859775393;
	sub.s32 	%r166, %r165, %r164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 29;
	shr.b32 	%rhs, %r5, 3;
	add.u32 	%r167, %lhs, %rhs;
	}
	add.s32 	%r168, %r166, %r167;
	xor.b32  	%r169, %r158, %r153;
	xor.b32  	%r170, %r169, %r163;
	sub.s32 	%r171, %r168, %r170;
	xor.b32  	%r172, %r163, %r158;
	xor.b32  	%r173, %r172, %r171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r153, 17;
	shr.b32 	%rhs, %r153, 15;
	add.u32 	%r174, %lhs, %rhs;
	}
	sub.s32 	%r175, %r174, %r173;
	add.s32 	%r176, %r175, -1859775393;
	xor.b32  	%r177, %r171, %r163;
	xor.b32  	%r178, %r177, %r176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r158, 21;
	shr.b32 	%rhs, %r158, 11;
	add.u32 	%r179, %lhs, %rhs;
	}
	sub.s32 	%r180, %r179, %r178;
	add.s32 	%r181, %r180, -1859775393;
	xor.b32  	%r182, %r176, %r171;
	xor.b32  	%r183, %r182, %r181;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r163, 23;
	shr.b32 	%rhs, %r163, 9;
	add.u32 	%r184, %lhs, %rhs;
	}
	sub.s32 	%r185, %r184, %r183;
	add.s32 	%r186, %r185, -1859775393;
	ld.global.u32 	%r187, [%rd12+4];
	sub.s32 	%r188, %r165, %r187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r171, 29;
	shr.b32 	%rhs, %r171, 3;
	add.u32 	%r189, %lhs, %rhs;
	}
	add.s32 	%r190, %r188, %r189;
	xor.b32  	%r191, %r181, %r176;
	xor.b32  	%r192, %r191, %r186;
	sub.s32 	%r193, %r190, %r192;
	ld.global.u32 	%r49, [%rd12+56];
	sub.s32 	%r194, %r165, %r49;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r176, 17;
	shr.b32 	%rhs, %r176, 15;
	add.u32 	%r195, %lhs, %rhs;
	}
	add.s32 	%r196, %r194, %r195;
	xor.b32  	%r197, %r186, %r181;
	xor.b32  	%r198, %r197, %r193;
	sub.s32 	%r199, %r196, %r198;
	xor.b32  	%r200, %r193, %r186;
	xor.b32  	%r201, %r200, %r199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 21;
	shr.b32 	%rhs, %r181, 11;
	add.u32 	%r202, %lhs, %rhs;
	}
	sub.s32 	%r203, %r202, %r201;
	add.s32 	%r204, %r203, -1859775393;
	xor.b32  	%r205, %r199, %r193;
	xor.b32  	%r206, %r205, %r204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r186, 23;
	shr.b32 	%rhs, %r186, 9;
	add.u32 	%r207, %lhs, %rhs;
	}
	sub.s32 	%r208, %r207, %r206;
	add.s32 	%r209, %r208, -1859775393;
	ld.global.u32 	%r210, [%rd12+8];
	sub.s32 	%r211, %r165, %r210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r193, 29;
	shr.b32 	%rhs, %r193, 3;
	add.u32 	%r212, %lhs, %rhs;
	}
	add.s32 	%r213, %r211, %r212;
	xor.b32  	%r214, %r204, %r199;
	xor.b32  	%r215, %r214, %r209;
	sub.s32 	%r216, %r213, %r215;
	xor.b32  	%r217, %r209, %r204;
	xor.b32  	%r218, %r217, %r216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 17;
	shr.b32 	%rhs, %r199, 15;
	add.u32 	%r219, %lhs, %rhs;
	}
	sub.s32 	%r220, %r219, %r218;
	add.s32 	%r221, %r220, -1859775393;
	xor.b32  	%r222, %r216, %r209;
	xor.b32  	%r223, %r222, %r221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r204, 21;
	shr.b32 	%rhs, %r204, 11;
	add.u32 	%r224, %lhs, %rhs;
	}
	sub.s32 	%r225, %r224, %r223;
	xor.b32  	%r226, %r221, %r216;
	add.s32 	%r26, %r225, -1859775393;
	xor.b32  	%r227, %r226, %r26;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 23;
	shr.b32 	%rhs, %r209, 9;
	add.u32 	%r228, %lhs, %rhs;
	}
	sub.s32 	%r229, %r228, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 19;
	shr.b32 	%rhs, %r221, 13;
	add.u32 	%r231, %lhs, %rhs;
	}
	ld.global.u32 	%r9, [%rd12];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r216, 29;
	shr.b32 	%rhs, %r216, 3;
	add.u32 	%r232, %lhs, %rhs;
	}
	add.s32 	%r233, %r232, -1859775393;
	xor.b32  	%r234, %r26, %r221;
	add.s32 	%r30, %r229, -1859775393;
	xor.b32  	%r235, %r234, %r30;
	sub.s32 	%r10, %r233, %r235;
	add.s32 	%r14, %r231, -1518500249;
	mov.u32 	%r1358, 0;

BB6_3:
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 23;
	shr.b32 	%rhs, %r26, 9;
	add.u32 	%r1351, %lhs, %rhs;
	}
	add.s32 	%r1350, %r1351, -1518500249;
	add.s32 	%r1349, %r210, 1518500249;
	add.s32 	%r1348, %r187, 1518500249;
	add.s32 	%r1347, %r164, -271733879;
	add.s32 	%r1346, %r210, -1732584194;
	add.s32 	%r1345, %r187, 271733878;
	and.b32  	%r1344, %r30, %r26;
	ld.param.u64 	%rd31, [m01000_s04_param_3];
	shr.u32 	%r236, %r1358, 2;
	mul.wide.u32 	%rd13, %r236, 16;
	add.s64 	%rd14, %rd31, %rd13;
	ld.const.v4.u32 	{%r237, %r238, %r239, %r240}, [%rd14];
	or.b32  	%r86, %r9, %r240;
	or.b32  	%r85, %r9, %r239;
	or.b32  	%r84, %r9, %r238;
	or.b32  	%r83, %r9, %r237;
	sub.s32 	%r87, %r10, %r83;
	sub.s32 	%r88, %r10, %r84;
	sub.s32 	%r89, %r10, %r85;
	sub.s32 	%r90, %r10, %r86;
	and.b32  	%r245, %r26, %r90;
	and.b32  	%r246, %r26, %r89;
	and.b32  	%r247, %r26, %r88;
	and.b32  	%r248, %r26, %r87;
	or.b32  	%r249, %r1344, %r248;
	or.b32  	%r250, %r1344, %r247;
	or.b32  	%r251, %r1344, %r246;
	or.b32  	%r252, %r1344, %r245;
	and.b32  	%r253, %r30, %r87;
	and.b32  	%r254, %r30, %r88;
	and.b32  	%r255, %r30, %r89;
	and.b32  	%r256, %r30, %r90;
	or.b32  	%r257, %r252, %r256;
	or.b32  	%r258, %r251, %r255;
	or.b32  	%r259, %r250, %r254;
	or.b32  	%r260, %r249, %r253;
	sub.s32 	%r91, %r14, %r260;
	sub.s32 	%r92, %r14, %r259;
	sub.s32 	%r93, %r14, %r258;
	sub.s32 	%r94, %r14, %r257;
	and.b32  	%r261, %r30, %r94;
	and.b32  	%r262, %r30, %r93;
	and.b32  	%r263, %r30, %r92;
	and.b32  	%r264, %r30, %r91;
	or.b32  	%r265, %r253, %r264;
	or.b32  	%r266, %r254, %r263;
	or.b32  	%r267, %r255, %r262;
	or.b32  	%r268, %r256, %r261;
	and.b32  	%r269, %r87, %r91;
	and.b32  	%r270, %r88, %r92;
	and.b32  	%r271, %r89, %r93;
	and.b32  	%r272, %r90, %r94;
	or.b32  	%r273, %r268, %r272;
	or.b32  	%r274, %r267, %r271;
	or.b32  	%r275, %r266, %r270;
	or.b32  	%r276, %r265, %r269;
	add.s32 	%r277, %r83, -1;
	add.s32 	%r278, %r84, -1;
	add.s32 	%r279, %r85, -1;
	add.s32 	%r280, %r86, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 3;
	shr.b32 	%rhs, %r280, 29;
	add.u32 	%r281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 3;
	shr.b32 	%rhs, %r279, 29;
	add.u32 	%r282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 3;
	shr.b32 	%rhs, %r278, 29;
	add.u32 	%r283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 3;
	shr.b32 	%rhs, %r277, 29;
	add.u32 	%r284, %lhs, %rhs;
	}
	and.b32  	%r285, %r284, 2004318071;
	and.b32  	%r286, %r283, 2004318071;
	and.b32  	%r287, %r282, 2004318071;
	and.b32  	%r288, %r281, 2004318071;
	xor.b32  	%r289, %r288, -1732584194;
	xor.b32  	%r290, %r287, -1732584194;
	xor.b32  	%r291, %r286, -1732584194;
	xor.b32  	%r292, %r285, -1732584194;
	add.s32 	%r293, %r1345, %r292;
	add.s32 	%r294, %r1345, %r291;
	add.s32 	%r295, %r1345, %r290;
	add.s32 	%r296, %r1345, %r289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 7;
	shr.b32 	%rhs, %r296, 25;
	add.u32 	%r297, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 7;
	shr.b32 	%rhs, %r295, 25;
	add.u32 	%r298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 7;
	shr.b32 	%rhs, %r294, 25;
	add.u32 	%r299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 7;
	shr.b32 	%rhs, %r293, 25;
	add.u32 	%r300, %lhs, %rhs;
	}
	xor.b32  	%r301, %r281, -271733879;
	xor.b32  	%r302, %r282, -271733879;
	xor.b32  	%r303, %r283, -271733879;
	xor.b32  	%r304, %r284, -271733879;
	and.b32  	%r305, %r304, %r300;
	and.b32  	%r306, %r303, %r299;
	and.b32  	%r307, %r302, %r298;
	and.b32  	%r308, %r301, %r297;
	xor.b32  	%r309, %r308, -271733879;
	xor.b32  	%r310, %r307, -271733879;
	xor.b32  	%r311, %r306, -271733879;
	xor.b32  	%r312, %r305, -271733879;
	add.s32 	%r313, %r1346, %r312;
	add.s32 	%r314, %r1346, %r311;
	add.s32 	%r315, %r1346, %r310;
	add.s32 	%r316, %r1346, %r309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r316, 11;
	shr.b32 	%rhs, %r316, 21;
	add.u32 	%r317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 11;
	shr.b32 	%rhs, %r315, 21;
	add.u32 	%r318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 11;
	shr.b32 	%rhs, %r314, 21;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 11;
	shr.b32 	%rhs, %r313, 21;
	add.u32 	%r320, %lhs, %rhs;
	}
	xor.b32  	%r321, %r281, %r297;
	xor.b32  	%r322, %r282, %r298;
	xor.b32  	%r323, %r283, %r299;
	xor.b32  	%r324, %r284, %r300;
	and.b32  	%r325, %r324, %r320;
	and.b32  	%r326, %r323, %r319;
	and.b32  	%r327, %r322, %r318;
	and.b32  	%r328, %r321, %r317;
	xor.b32  	%r329, %r328, %r281;
	xor.b32  	%r330, %r327, %r282;
	xor.b32  	%r331, %r326, %r283;
	xor.b32  	%r332, %r325, %r284;
	add.s32 	%r333, %r1347, %r332;
	add.s32 	%r334, %r1347, %r331;
	add.s32 	%r335, %r1347, %r330;
	add.s32 	%r336, %r1347, %r329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r336, 19;
	shr.b32 	%rhs, %r336, 13;
	add.u32 	%r337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 19;
	shr.b32 	%rhs, %r335, 13;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 19;
	shr.b32 	%rhs, %r334, 13;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 19;
	shr.b32 	%rhs, %r333, 13;
	add.u32 	%r340, %lhs, %rhs;
	}
	xor.b32  	%r341, %r297, %r317;
	xor.b32  	%r342, %r298, %r318;
	xor.b32  	%r343, %r299, %r319;
	xor.b32  	%r344, %r300, %r320;
	and.b32  	%r345, %r344, %r340;
	and.b32  	%r346, %r343, %r339;
	and.b32  	%r347, %r342, %r338;
	and.b32  	%r348, %r341, %r337;
	xor.b32  	%r349, %r348, %r297;
	xor.b32  	%r350, %r347, %r298;
	xor.b32  	%r351, %r346, %r299;
	xor.b32  	%r352, %r345, %r300;
	add.s32 	%r353, %r284, %r352;
	add.s32 	%r354, %r283, %r351;
	add.s32 	%r355, %r282, %r350;
	add.s32 	%r356, %r281, %r349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 3;
	shr.b32 	%rhs, %r356, 29;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 3;
	shr.b32 	%rhs, %r355, 29;
	add.u32 	%r358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 3;
	shr.b32 	%rhs, %r354, 29;
	add.u32 	%r359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 3;
	shr.b32 	%rhs, %r353, 29;
	add.u32 	%r360, %lhs, %rhs;
	}
	xor.b32  	%r361, %r317, %r337;
	xor.b32  	%r362, %r318, %r338;
	xor.b32  	%r363, %r319, %r339;
	xor.b32  	%r364, %r320, %r340;
	and.b32  	%r365, %r364, %r360;
	and.b32  	%r366, %r363, %r359;
	and.b32  	%r367, %r362, %r358;
	and.b32  	%r368, %r361, %r357;
	xor.b32  	%r369, %r368, %r317;
	xor.b32  	%r370, %r367, %r318;
	xor.b32  	%r371, %r366, %r319;
	xor.b32  	%r372, %r365, %r320;
	add.s32 	%r373, %r300, %r372;
	add.s32 	%r374, %r299, %r371;
	add.s32 	%r375, %r298, %r370;
	add.s32 	%r376, %r297, %r369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 7;
	shr.b32 	%rhs, %r376, 25;
	add.u32 	%r377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r375, 7;
	shr.b32 	%rhs, %r375, 25;
	add.u32 	%r378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 7;
	shr.b32 	%rhs, %r374, 25;
	add.u32 	%r379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r373, 7;
	shr.b32 	%rhs, %r373, 25;
	add.u32 	%r380, %lhs, %rhs;
	}
	xor.b32  	%r381, %r337, %r357;
	xor.b32  	%r382, %r338, %r358;
	xor.b32  	%r383, %r339, %r359;
	xor.b32  	%r384, %r340, %r360;
	and.b32  	%r385, %r384, %r380;
	and.b32  	%r386, %r383, %r379;
	and.b32  	%r387, %r382, %r378;
	and.b32  	%r388, %r381, %r377;
	xor.b32  	%r389, %r388, %r337;
	xor.b32  	%r390, %r387, %r338;
	xor.b32  	%r391, %r386, %r339;
	xor.b32  	%r392, %r385, %r340;
	add.s32 	%r393, %r320, %r392;
	add.s32 	%r394, %r319, %r391;
	add.s32 	%r395, %r318, %r390;
	add.s32 	%r396, %r317, %r389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 11;
	shr.b32 	%rhs, %r396, 21;
	add.u32 	%r397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 11;
	shr.b32 	%rhs, %r395, 21;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 11;
	shr.b32 	%rhs, %r394, 21;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 11;
	shr.b32 	%rhs, %r393, 21;
	add.u32 	%r400, %lhs, %rhs;
	}
	xor.b32  	%r401, %r357, %r377;
	xor.b32  	%r402, %r358, %r378;
	xor.b32  	%r403, %r359, %r379;
	xor.b32  	%r404, %r360, %r380;
	and.b32  	%r405, %r404, %r400;
	and.b32  	%r406, %r403, %r399;
	and.b32  	%r407, %r402, %r398;
	and.b32  	%r408, %r401, %r397;
	xor.b32  	%r409, %r408, %r357;
	xor.b32  	%r410, %r407, %r358;
	xor.b32  	%r411, %r406, %r359;
	xor.b32  	%r412, %r405, %r360;
	add.s32 	%r413, %r340, %r412;
	add.s32 	%r414, %r339, %r411;
	add.s32 	%r415, %r338, %r410;
	add.s32 	%r416, %r337, %r409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r416, 19;
	shr.b32 	%rhs, %r416, 13;
	add.u32 	%r417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r415, 19;
	shr.b32 	%rhs, %r415, 13;
	add.u32 	%r418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 19;
	shr.b32 	%rhs, %r414, 13;
	add.u32 	%r419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 19;
	shr.b32 	%rhs, %r413, 13;
	add.u32 	%r420, %lhs, %rhs;
	}
	xor.b32  	%r421, %r377, %r397;
	xor.b32  	%r422, %r378, %r398;
	xor.b32  	%r423, %r379, %r399;
	xor.b32  	%r424, %r380, %r400;
	and.b32  	%r425, %r424, %r420;
	and.b32  	%r426, %r423, %r419;
	and.b32  	%r427, %r422, %r418;
	and.b32  	%r428, %r421, %r417;
	xor.b32  	%r429, %r428, %r377;
	xor.b32  	%r430, %r427, %r378;
	xor.b32  	%r431, %r426, %r379;
	xor.b32  	%r432, %r425, %r380;
	add.s32 	%r433, %r360, %r432;
	add.s32 	%r434, %r359, %r431;
	add.s32 	%r435, %r358, %r430;
	add.s32 	%r436, %r357, %r429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 3;
	shr.b32 	%rhs, %r436, 29;
	add.u32 	%r437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 3;
	shr.b32 	%rhs, %r435, 29;
	add.u32 	%r438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 3;
	shr.b32 	%rhs, %r434, 29;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 3;
	shr.b32 	%rhs, %r433, 29;
	add.u32 	%r440, %lhs, %rhs;
	}
	xor.b32  	%r441, %r397, %r417;
	xor.b32  	%r442, %r398, %r418;
	xor.b32  	%r443, %r399, %r419;
	xor.b32  	%r444, %r400, %r420;
	and.b32  	%r445, %r444, %r440;
	and.b32  	%r446, %r443, %r439;
	and.b32  	%r447, %r442, %r438;
	and.b32  	%r448, %r441, %r437;
	xor.b32  	%r449, %r448, %r397;
	xor.b32  	%r450, %r447, %r398;
	xor.b32  	%r451, %r446, %r399;
	xor.b32  	%r452, %r445, %r400;
	add.s32 	%r453, %r380, %r452;
	add.s32 	%r454, %r379, %r451;
	add.s32 	%r455, %r378, %r450;
	add.s32 	%r456, %r377, %r449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r456, 7;
	shr.b32 	%rhs, %r456, 25;
	add.u32 	%r457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r455, 7;
	shr.b32 	%rhs, %r455, 25;
	add.u32 	%r458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 7;
	shr.b32 	%rhs, %r454, 25;
	add.u32 	%r459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 7;
	shr.b32 	%rhs, %r453, 25;
	add.u32 	%r460, %lhs, %rhs;
	}
	xor.b32  	%r461, %r417, %r437;
	xor.b32  	%r462, %r418, %r438;
	xor.b32  	%r463, %r419, %r439;
	xor.b32  	%r464, %r420, %r440;
	and.b32  	%r465, %r464, %r460;
	and.b32  	%r466, %r463, %r459;
	and.b32  	%r467, %r462, %r458;
	and.b32  	%r468, %r461, %r457;
	xor.b32  	%r469, %r468, %r417;
	xor.b32  	%r470, %r467, %r418;
	xor.b32  	%r471, %r466, %r419;
	xor.b32  	%r472, %r465, %r420;
	add.s32 	%r473, %r400, %r472;
	add.s32 	%r474, %r399, %r471;
	add.s32 	%r475, %r398, %r470;
	add.s32 	%r476, %r397, %r469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 11;
	shr.b32 	%rhs, %r476, 21;
	add.u32 	%r477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r475, 11;
	shr.b32 	%rhs, %r475, 21;
	add.u32 	%r478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 11;
	shr.b32 	%rhs, %r474, 21;
	add.u32 	%r479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r473, 11;
	shr.b32 	%rhs, %r473, 21;
	add.u32 	%r480, %lhs, %rhs;
	}
	xor.b32  	%r481, %r437, %r457;
	xor.b32  	%r482, %r438, %r458;
	xor.b32  	%r483, %r439, %r459;
	xor.b32  	%r484, %r440, %r460;
	and.b32  	%r485, %r484, %r480;
	and.b32  	%r486, %r483, %r479;
	and.b32  	%r487, %r482, %r478;
	and.b32  	%r488, %r481, %r477;
	xor.b32  	%r489, %r488, %r437;
	xor.b32  	%r490, %r487, %r438;
	xor.b32  	%r491, %r486, %r439;
	xor.b32  	%r492, %r485, %r440;
	add.s32 	%r493, %r420, %r492;
	add.s32 	%r494, %r419, %r491;
	add.s32 	%r495, %r418, %r490;
	add.s32 	%r496, %r417, %r489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 19;
	shr.b32 	%rhs, %r496, 13;
	add.u32 	%r497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 19;
	shr.b32 	%rhs, %r495, 13;
	add.u32 	%r498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 19;
	shr.b32 	%rhs, %r494, 13;
	add.u32 	%r499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 19;
	shr.b32 	%rhs, %r493, 13;
	add.u32 	%r500, %lhs, %rhs;
	}
	xor.b32  	%r501, %r457, %r477;
	xor.b32  	%r502, %r458, %r478;
	xor.b32  	%r503, %r459, %r479;
	xor.b32  	%r504, %r460, %r480;
	and.b32  	%r505, %r504, %r500;
	and.b32  	%r506, %r503, %r499;
	and.b32  	%r507, %r502, %r498;
	and.b32  	%r508, %r501, %r497;
	xor.b32  	%r509, %r508, %r457;
	xor.b32  	%r510, %r507, %r458;
	xor.b32  	%r511, %r506, %r459;
	xor.b32  	%r512, %r505, %r460;
	add.s32 	%r513, %r440, %r512;
	add.s32 	%r514, %r439, %r511;
	add.s32 	%r515, %r438, %r510;
	add.s32 	%r516, %r437, %r509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 3;
	shr.b32 	%rhs, %r516, 29;
	add.u32 	%r517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 3;
	shr.b32 	%rhs, %r515, 29;
	add.u32 	%r518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 3;
	shr.b32 	%rhs, %r514, 29;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r513, 3;
	shr.b32 	%rhs, %r513, 29;
	add.u32 	%r520, %lhs, %rhs;
	}
	xor.b32  	%r521, %r477, %r497;
	xor.b32  	%r522, %r478, %r498;
	xor.b32  	%r523, %r479, %r499;
	xor.b32  	%r524, %r480, %r500;
	and.b32  	%r525, %r524, %r520;
	and.b32  	%r526, %r523, %r519;
	and.b32  	%r527, %r522, %r518;
	and.b32  	%r528, %r521, %r517;
	xor.b32  	%r529, %r528, %r477;
	xor.b32  	%r530, %r527, %r478;
	xor.b32  	%r531, %r526, %r479;
	xor.b32  	%r532, %r525, %r480;
	add.s32 	%r533, %r460, %r532;
	add.s32 	%r534, %r459, %r531;
	add.s32 	%r535, %r458, %r530;
	add.s32 	%r536, %r457, %r529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 7;
	shr.b32 	%rhs, %r536, 25;
	add.u32 	%r537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 7;
	shr.b32 	%rhs, %r535, 25;
	add.u32 	%r538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 7;
	shr.b32 	%rhs, %r534, 25;
	add.u32 	%r539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 7;
	shr.b32 	%rhs, %r533, 25;
	add.u32 	%r540, %lhs, %rhs;
	}
	xor.b32  	%r541, %r497, %r517;
	xor.b32  	%r542, %r498, %r518;
	xor.b32  	%r543, %r499, %r519;
	xor.b32  	%r544, %r500, %r520;
	and.b32  	%r545, %r544, %r540;
	and.b32  	%r546, %r543, %r539;
	and.b32  	%r547, %r542, %r538;
	and.b32  	%r548, %r541, %r537;
	xor.b32  	%r549, %r548, %r497;
	xor.b32  	%r550, %r547, %r498;
	xor.b32  	%r551, %r546, %r499;
	xor.b32  	%r552, %r545, %r500;
	add.s32 	%r553, %r477, %r49;
	add.s32 	%r554, %r478, %r49;
	add.s32 	%r555, %r479, %r49;
	add.s32 	%r556, %r480, %r49;
	add.s32 	%r557, %r556, %r552;
	add.s32 	%r558, %r555, %r551;
	add.s32 	%r559, %r554, %r550;
	add.s32 	%r560, %r553, %r549;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 11;
	shr.b32 	%rhs, %r560, 21;
	add.u32 	%r561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 11;
	shr.b32 	%rhs, %r559, 21;
	add.u32 	%r562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 11;
	shr.b32 	%rhs, %r558, 21;
	add.u32 	%r563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 11;
	shr.b32 	%rhs, %r557, 21;
	add.u32 	%r564, %lhs, %rhs;
	}
	xor.b32  	%r565, %r517, %r537;
	xor.b32  	%r566, %r518, %r538;
	xor.b32  	%r567, %r519, %r539;
	xor.b32  	%r568, %r520, %r540;
	and.b32  	%r569, %r568, %r564;
	and.b32  	%r570, %r567, %r563;
	and.b32  	%r571, %r566, %r562;
	and.b32  	%r572, %r565, %r561;
	xor.b32  	%r573, %r572, %r517;
	xor.b32  	%r574, %r571, %r518;
	xor.b32  	%r575, %r570, %r519;
	xor.b32  	%r576, %r569, %r520;
	add.s32 	%r577, %r500, %r576;
	add.s32 	%r578, %r499, %r575;
	add.s32 	%r579, %r498, %r574;
	add.s32 	%r580, %r497, %r573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r580, 19;
	shr.b32 	%rhs, %r580, 13;
	add.u32 	%r581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 19;
	shr.b32 	%rhs, %r579, 13;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 19;
	shr.b32 	%rhs, %r578, 13;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 19;
	shr.b32 	%rhs, %r577, 13;
	add.u32 	%r584, %lhs, %rhs;
	}
	add.s32 	%r585, %r520, %r83;
	add.s32 	%r586, %r519, %r84;
	add.s32 	%r587, %r518, %r85;
	add.s32 	%r588, %r517, %r86;
	xor.b32  	%r589, %r584, %r540;
	xor.b32  	%r590, %r583, %r539;
	xor.b32  	%r591, %r582, %r538;
	xor.b32  	%r592, %r581, %r537;
	xor.b32  	%r593, %r584, %r564;
	xor.b32  	%r594, %r583, %r563;
	xor.b32  	%r595, %r582, %r562;
	xor.b32  	%r596, %r581, %r561;
	and.b32  	%r597, %r596, %r592;
	and.b32  	%r598, %r595, %r591;
	and.b32  	%r599, %r594, %r590;
	and.b32  	%r600, %r593, %r589;
	xor.b32  	%r601, %r600, %r584;
	xor.b32  	%r602, %r599, %r583;
	xor.b32  	%r603, %r598, %r582;
	xor.b32  	%r604, %r597, %r581;
	add.s32 	%r605, %r588, %r604;
	add.s32 	%r606, %r587, %r603;
	add.s32 	%r607, %r586, %r602;
	add.s32 	%r608, %r585, %r601;
	add.s32 	%r609, %r608, 1518500249;
	add.s32 	%r610, %r607, 1518500249;
	add.s32 	%r611, %r606, 1518500249;
	add.s32 	%r612, %r605, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 3;
	shr.b32 	%rhs, %r612, 29;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 3;
	shr.b32 	%rhs, %r611, 29;
	add.u32 	%r614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 3;
	shr.b32 	%rhs, %r610, 29;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 3;
	shr.b32 	%rhs, %r609, 29;
	add.u32 	%r616, %lhs, %rhs;
	}
	xor.b32  	%r617, %r616, %r564;
	xor.b32  	%r618, %r615, %r563;
	xor.b32  	%r619, %r614, %r562;
	xor.b32  	%r620, %r613, %r561;
	xor.b32  	%r621, %r616, %r584;
	xor.b32  	%r622, %r615, %r583;
	xor.b32  	%r623, %r614, %r582;
	xor.b32  	%r624, %r613, %r581;
	and.b32  	%r625, %r624, %r620;
	and.b32  	%r626, %r623, %r619;
	and.b32  	%r627, %r622, %r618;
	and.b32  	%r628, %r621, %r617;
	xor.b32  	%r629, %r628, %r616;
	xor.b32  	%r630, %r627, %r615;
	xor.b32  	%r631, %r626, %r614;
	xor.b32  	%r632, %r625, %r613;
	add.s32 	%r633, %r537, %r632;
	add.s32 	%r634, %r538, %r631;
	add.s32 	%r635, %r539, %r630;
	add.s32 	%r636, %r540, %r629;
	add.s32 	%r637, %r636, 1518500249;
	add.s32 	%r638, %r635, 1518500249;
	add.s32 	%r639, %r634, 1518500249;
	add.s32 	%r640, %r633, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 5;
	shr.b32 	%rhs, %r640, 27;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 5;
	shr.b32 	%rhs, %r639, 27;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 5;
	shr.b32 	%rhs, %r638, 27;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 5;
	shr.b32 	%rhs, %r637, 27;
	add.u32 	%r644, %lhs, %rhs;
	}
	xor.b32  	%r645, %r644, %r584;
	xor.b32  	%r646, %r643, %r583;
	xor.b32  	%r647, %r642, %r582;
	xor.b32  	%r648, %r641, %r581;
	xor.b32  	%r649, %r644, %r616;
	xor.b32  	%r650, %r643, %r615;
	xor.b32  	%r651, %r642, %r614;
	xor.b32  	%r652, %r641, %r613;
	and.b32  	%r653, %r652, %r648;
	and.b32  	%r654, %r651, %r647;
	and.b32  	%r655, %r650, %r646;
	and.b32  	%r656, %r649, %r645;
	xor.b32  	%r657, %r656, %r644;
	xor.b32  	%r658, %r655, %r643;
	xor.b32  	%r659, %r654, %r642;
	xor.b32  	%r660, %r653, %r641;
	add.s32 	%r661, %r561, %r660;
	add.s32 	%r662, %r562, %r659;
	add.s32 	%r663, %r563, %r658;
	add.s32 	%r664, %r564, %r657;
	add.s32 	%r665, %r664, 1518500249;
	add.s32 	%r666, %r663, 1518500249;
	add.s32 	%r667, %r662, 1518500249;
	add.s32 	%r668, %r661, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 9;
	shr.b32 	%rhs, %r668, 23;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r667, 9;
	shr.b32 	%rhs, %r667, 23;
	add.u32 	%r670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 9;
	shr.b32 	%rhs, %r666, 23;
	add.u32 	%r671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 9;
	shr.b32 	%rhs, %r665, 23;
	add.u32 	%r672, %lhs, %rhs;
	}
	xor.b32  	%r673, %r672, %r616;
	xor.b32  	%r674, %r671, %r615;
	xor.b32  	%r675, %r670, %r614;
	xor.b32  	%r676, %r669, %r613;
	xor.b32  	%r677, %r672, %r644;
	xor.b32  	%r678, %r671, %r643;
	xor.b32  	%r679, %r670, %r642;
	xor.b32  	%r680, %r669, %r641;
	and.b32  	%r681, %r680, %r676;
	and.b32  	%r682, %r679, %r675;
	and.b32  	%r683, %r678, %r674;
	and.b32  	%r684, %r677, %r673;
	xor.b32  	%r685, %r684, %r672;
	xor.b32  	%r686, %r683, %r671;
	xor.b32  	%r687, %r682, %r670;
	xor.b32  	%r688, %r681, %r669;
	add.s32 	%r689, %r581, %r688;
	add.s32 	%r690, %r582, %r687;
	add.s32 	%r691, %r583, %r686;
	add.s32 	%r692, %r584, %r685;
	add.s32 	%r693, %r692, 1518500249;
	add.s32 	%r694, %r691, 1518500249;
	add.s32 	%r695, %r690, 1518500249;
	add.s32 	%r696, %r689, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 13;
	shr.b32 	%rhs, %r693, 19;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 13;
	shr.b32 	%rhs, %r694, 19;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r695, 13;
	shr.b32 	%rhs, %r695, 19;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 13;
	shr.b32 	%rhs, %r696, 19;
	add.u32 	%r700, %lhs, %rhs;
	}
	xor.b32  	%r701, %r700, %r641;
	xor.b32  	%r702, %r699, %r642;
	xor.b32  	%r703, %r698, %r643;
	xor.b32  	%r704, %r697, %r644;
	xor.b32  	%r705, %r700, %r669;
	xor.b32  	%r706, %r699, %r670;
	xor.b32  	%r707, %r698, %r671;
	xor.b32  	%r708, %r697, %r672;
	and.b32  	%r709, %r708, %r704;
	and.b32  	%r710, %r707, %r703;
	and.b32  	%r711, %r706, %r702;
	and.b32  	%r712, %r705, %r701;
	xor.b32  	%r713, %r712, %r700;
	xor.b32  	%r714, %r711, %r699;
	xor.b32  	%r715, %r710, %r698;
	xor.b32  	%r716, %r709, %r697;
	add.s32 	%r717, %r613, %r1348;
	add.s32 	%r718, %r614, %r1348;
	add.s32 	%r719, %r615, %r1348;
	add.s32 	%r720, %r616, %r1348;
	add.s32 	%r721, %r720, %r716;
	add.s32 	%r722, %r719, %r715;
	add.s32 	%r723, %r718, %r714;
	add.s32 	%r724, %r717, %r713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 3;
	shr.b32 	%rhs, %r724, 29;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 3;
	shr.b32 	%rhs, %r723, 29;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 3;
	shr.b32 	%rhs, %r722, 29;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 3;
	shr.b32 	%rhs, %r721, 29;
	add.u32 	%r728, %lhs, %rhs;
	}
	xor.b32  	%r729, %r728, %r672;
	xor.b32  	%r730, %r727, %r671;
	xor.b32  	%r731, %r726, %r670;
	xor.b32  	%r732, %r725, %r669;
	xor.b32  	%r733, %r728, %r697;
	xor.b32  	%r734, %r727, %r698;
	xor.b32  	%r735, %r726, %r699;
	xor.b32  	%r736, %r725, %r700;
	and.b32  	%r737, %r736, %r732;
	and.b32  	%r738, %r735, %r731;
	and.b32  	%r739, %r734, %r730;
	and.b32  	%r740, %r733, %r729;
	xor.b32  	%r741, %r740, %r728;
	xor.b32  	%r742, %r739, %r727;
	xor.b32  	%r743, %r738, %r726;
	xor.b32  	%r744, %r737, %r725;
	add.s32 	%r745, %r641, %r744;
	add.s32 	%r746, %r642, %r743;
	add.s32 	%r747, %r643, %r742;
	add.s32 	%r748, %r644, %r741;
	add.s32 	%r749, %r748, 1518500249;
	add.s32 	%r750, %r747, 1518500249;
	add.s32 	%r751, %r746, 1518500249;
	add.s32 	%r752, %r745, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 5;
	shr.b32 	%rhs, %r752, 27;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 5;
	shr.b32 	%rhs, %r751, 27;
	add.u32 	%r754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 5;
	shr.b32 	%rhs, %r750, 27;
	add.u32 	%r755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 5;
	shr.b32 	%rhs, %r749, 27;
	add.u32 	%r756, %lhs, %rhs;
	}
	xor.b32  	%r757, %r756, %r697;
	xor.b32  	%r758, %r755, %r698;
	xor.b32  	%r759, %r754, %r699;
	xor.b32  	%r760, %r753, %r700;
	xor.b32  	%r761, %r756, %r728;
	xor.b32  	%r762, %r755, %r727;
	xor.b32  	%r763, %r754, %r726;
	xor.b32  	%r764, %r753, %r725;
	and.b32  	%r765, %r764, %r760;
	and.b32  	%r766, %r763, %r759;
	and.b32  	%r767, %r762, %r758;
	and.b32  	%r768, %r761, %r757;
	xor.b32  	%r769, %r768, %r756;
	xor.b32  	%r770, %r767, %r755;
	xor.b32  	%r771, %r766, %r754;
	xor.b32  	%r772, %r765, %r753;
	add.s32 	%r773, %r669, %r772;
	add.s32 	%r774, %r670, %r771;
	add.s32 	%r775, %r671, %r770;
	add.s32 	%r776, %r672, %r769;
	add.s32 	%r777, %r776, 1518500249;
	add.s32 	%r778, %r775, 1518500249;
	add.s32 	%r779, %r774, 1518500249;
	add.s32 	%r780, %r773, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r780, 9;
	shr.b32 	%rhs, %r780, 23;
	add.u32 	%r781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 9;
	shr.b32 	%rhs, %r779, 23;
	add.u32 	%r782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 9;
	shr.b32 	%rhs, %r778, 23;
	add.u32 	%r783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 9;
	shr.b32 	%rhs, %r777, 23;
	add.u32 	%r784, %lhs, %rhs;
	}
	xor.b32  	%r785, %r784, %r728;
	xor.b32  	%r786, %r783, %r727;
	xor.b32  	%r787, %r782, %r726;
	xor.b32  	%r788, %r781, %r725;
	xor.b32  	%r789, %r784, %r756;
	xor.b32  	%r790, %r783, %r755;
	xor.b32  	%r791, %r782, %r754;
	xor.b32  	%r792, %r781, %r753;
	and.b32  	%r793, %r792, %r788;
	and.b32  	%r794, %r791, %r787;
	and.b32  	%r795, %r790, %r786;
	and.b32  	%r796, %r789, %r785;
	xor.b32  	%r797, %r796, %r784;
	xor.b32  	%r798, %r795, %r783;
	xor.b32  	%r799, %r794, %r782;
	xor.b32  	%r800, %r793, %r781;
	add.s32 	%r801, %r700, %r800;
	add.s32 	%r802, %r699, %r799;
	add.s32 	%r803, %r698, %r798;
	add.s32 	%r804, %r697, %r797;
	add.s32 	%r805, %r804, 1518500249;
	add.s32 	%r806, %r803, 1518500249;
	add.s32 	%r807, %r802, 1518500249;
	add.s32 	%r808, %r801, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 13;
	shr.b32 	%rhs, %r805, 19;
	add.u32 	%r95, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 13;
	shr.b32 	%rhs, %r806, 19;
	add.u32 	%r96, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r807, 13;
	shr.b32 	%rhs, %r807, 19;
	add.u32 	%r97, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 13;
	shr.b32 	%rhs, %r808, 19;
	add.u32 	%r98, %lhs, %rhs;
	}
	xor.b32  	%r809, %r98, %r753;
	xor.b32  	%r810, %r97, %r754;
	xor.b32  	%r811, %r96, %r755;
	xor.b32  	%r812, %r95, %r756;
	xor.b32  	%r813, %r98, %r781;
	xor.b32  	%r814, %r97, %r782;
	xor.b32  	%r815, %r96, %r783;
	xor.b32  	%r816, %r95, %r784;
	and.b32  	%r817, %r816, %r812;
	and.b32  	%r818, %r815, %r811;
	and.b32  	%r819, %r814, %r810;
	and.b32  	%r820, %r813, %r809;
	xor.b32  	%r821, %r820, %r98;
	xor.b32  	%r822, %r819, %r97;
	xor.b32  	%r823, %r818, %r96;
	xor.b32  	%r824, %r817, %r95;
	add.s32 	%r825, %r725, %r1349;
	add.s32 	%r826, %r726, %r1349;
	add.s32 	%r827, %r727, %r1349;
	add.s32 	%r828, %r728, %r1349;
	add.s32 	%r829, %r828, %r824;
	add.s32 	%r830, %r827, %r823;
	add.s32 	%r831, %r826, %r822;
	add.s32 	%r832, %r825, %r821;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 3;
	shr.b32 	%rhs, %r832, 29;
	add.u32 	%r102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 3;
	shr.b32 	%rhs, %r831, 29;
	add.u32 	%r101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 3;
	shr.b32 	%rhs, %r830, 29;
	add.u32 	%r100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 3;
	shr.b32 	%rhs, %r829, 29;
	add.u32 	%r99, %lhs, %rhs;
	}
	xor.b32  	%r833, %r99, %r784;
	xor.b32  	%r834, %r100, %r783;
	xor.b32  	%r835, %r101, %r782;
	xor.b32  	%r836, %r102, %r781;
	xor.b32  	%r837, %r99, %r95;
	xor.b32  	%r838, %r100, %r96;
	xor.b32  	%r839, %r101, %r97;
	xor.b32  	%r840, %r102, %r98;
	and.b32  	%r841, %r840, %r836;
	and.b32  	%r842, %r839, %r835;
	and.b32  	%r843, %r838, %r834;
	and.b32  	%r844, %r837, %r833;
	xor.b32  	%r845, %r844, %r99;
	xor.b32  	%r846, %r843, %r100;
	xor.b32  	%r847, %r842, %r101;
	xor.b32  	%r848, %r841, %r102;
	add.s32 	%r849, %r753, %r848;
	add.s32 	%r850, %r754, %r847;
	add.s32 	%r851, %r755, %r846;
	add.s32 	%r852, %r756, %r845;
	add.s32 	%r853, %r852, 1518500249;
	add.s32 	%r854, %r851, 1518500249;
	add.s32 	%r855, %r850, 1518500249;
	add.s32 	%r856, %r849, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 5;
	shr.b32 	%rhs, %r856, 27;
	add.u32 	%r106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 5;
	shr.b32 	%rhs, %r855, 27;
	add.u32 	%r105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 5;
	shr.b32 	%rhs, %r854, 27;
	add.u32 	%r104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r853, 5;
	shr.b32 	%rhs, %r853, 27;
	add.u32 	%r103, %lhs, %rhs;
	}
	xor.b32  	%r857, %r103, %r95;
	xor.b32  	%r858, %r104, %r96;
	xor.b32  	%r859, %r105, %r97;
	xor.b32  	%r860, %r106, %r98;
	xor.b32  	%r861, %r103, %r99;
	xor.b32  	%r862, %r104, %r100;
	xor.b32  	%r863, %r105, %r101;
	xor.b32  	%r864, %r106, %r102;
	and.b32  	%r865, %r864, %r860;
	and.b32  	%r866, %r863, %r859;
	and.b32  	%r867, %r862, %r858;
	and.b32  	%r868, %r861, %r857;
	xor.b32  	%r869, %r868, %r103;
	xor.b32  	%r870, %r867, %r104;
	xor.b32  	%r871, %r866, %r105;
	xor.b32  	%r872, %r865, %r106;
	add.s32 	%r873, %r781, %r872;
	add.s32 	%r874, %r782, %r871;
	add.s32 	%r875, %r783, %r870;
	add.s32 	%r876, %r784, %r869;
	add.s32 	%r877, %r876, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r877, 9;
	shr.b32 	%rhs, %r877, 23;
	add.u32 	%r107, %lhs, %rhs;
	}
	add.s32 	%r878, %r875, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 9;
	shr.b32 	%rhs, %r878, 23;
	add.u32 	%r108, %lhs, %rhs;
	}
	add.s32 	%r879, %r874, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 9;
	shr.b32 	%rhs, %r879, 23;
	add.u32 	%r109, %lhs, %rhs;
	}
	add.s32 	%r880, %r873, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 9;
	shr.b32 	%rhs, %r880, 23;
	add.u32 	%r110, %lhs, %rhs;
	}
	sub.s32 	%r881, %r1350, %r276;
	setp.ne.s32	%p3, %r107, %r881;
	sub.s32 	%r882, %r1350, %r275;
	setp.ne.s32	%p4, %r108, %r882;
	and.pred  	%p5, %p3, %p4;
	sub.s32 	%r883, %r1350, %r274;
	setp.ne.s32	%p6, %r109, %r883;
	and.pred  	%p7, %p5, %p6;
	sub.s32 	%r884, %r1350, %r273;
	setp.ne.s32	%p8, %r110, %r884;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB6_26;

	add.s32 	%r1352, %r49, 1518500249;
	xor.b32  	%r885, %r110, %r102;
	xor.b32  	%r886, %r109, %r101;
	xor.b32  	%r887, %r108, %r100;
	xor.b32  	%r888, %r107, %r99;
	xor.b32  	%r889, %r110, %r106;
	xor.b32  	%r890, %r109, %r105;
	xor.b32  	%r891, %r108, %r104;
	xor.b32  	%r892, %r107, %r103;
	and.b32  	%r893, %r892, %r888;
	and.b32  	%r894, %r891, %r887;
	and.b32  	%r895, %r890, %r886;
	and.b32  	%r896, %r889, %r885;
	xor.b32  	%r897, %r896, %r110;
	xor.b32  	%r898, %r895, %r109;
	xor.b32  	%r899, %r894, %r108;
	xor.b32  	%r900, %r893, %r107;
	add.s32 	%r901, %r98, %r1352;
	add.s32 	%r902, %r97, %r1352;
	add.s32 	%r903, %r96, %r1352;
	add.s32 	%r904, %r95, %r1352;
	add.s32 	%r905, %r904, %r900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 13;
	shr.b32 	%rhs, %r905, 19;
	add.u32 	%r111, %lhs, %rhs;
	}
	add.s32 	%r906, %r903, %r899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 13;
	shr.b32 	%rhs, %r906, 19;
	add.u32 	%r112, %lhs, %rhs;
	}
	add.s32 	%r907, %r902, %r898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 13;
	shr.b32 	%rhs, %r907, 19;
	add.u32 	%r113, %lhs, %rhs;
	}
	add.s32 	%r908, %r901, %r897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r908, 13;
	shr.b32 	%rhs, %r908, 19;
	add.u32 	%r114, %lhs, %rhs;
	}
	setp.ne.s32	%p10, %r111, %r91;
	setp.ne.s32	%p11, %r112, %r92;
	and.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r113, %r93;
	and.pred  	%p14, %p12, %p13;
	setp.ne.s32	%p15, %r114, %r94;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB6_26;

	add.s32 	%r1353, %r164, 1518500249;
	xor.b32  	%r909, %r114, %r106;
	xor.b32  	%r910, %r113, %r105;
	xor.b32  	%r911, %r112, %r104;
	xor.b32  	%r912, %r111, %r103;
	xor.b32  	%r913, %r114, %r110;
	xor.b32  	%r914, %r113, %r109;
	xor.b32  	%r915, %r112, %r108;
	xor.b32  	%r916, %r111, %r107;
	and.b32  	%r917, %r916, %r912;
	and.b32  	%r918, %r915, %r911;
	and.b32  	%r919, %r914, %r910;
	and.b32  	%r920, %r913, %r909;
	xor.b32  	%r921, %r920, %r114;
	xor.b32  	%r922, %r919, %r113;
	xor.b32  	%r923, %r918, %r112;
	xor.b32  	%r924, %r917, %r111;
	add.s32 	%r925, %r102, %r1353;
	add.s32 	%r926, %r101, %r1353;
	add.s32 	%r927, %r100, %r1353;
	add.s32 	%r928, %r99, %r1353;
	add.s32 	%r929, %r928, %r924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r929, 3;
	shr.b32 	%rhs, %r929, 29;
	add.u32 	%r115, %lhs, %rhs;
	}
	add.s32 	%r930, %r927, %r923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r930, 3;
	shr.b32 	%rhs, %r930, 29;
	add.u32 	%r116, %lhs, %rhs;
	}
	add.s32 	%r931, %r926, %r922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 3;
	shr.b32 	%rhs, %r931, 29;
	add.u32 	%r117, %lhs, %rhs;
	}
	add.s32 	%r932, %r925, %r921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r932, 3;
	shr.b32 	%rhs, %r932, 29;
	add.u32 	%r118, %lhs, %rhs;
	}
	setp.ne.s32	%p17, %r115, %r87;
	setp.ne.s32	%p18, %r116, %r88;
	and.pred  	%p19, %p17, %p18;
	setp.ne.s32	%p20, %r117, %r89;
	and.pred  	%p21, %p19, %p20;
	setp.ne.s32	%p22, %r118, %r90;
	and.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB6_26;

	add.s32 	%r1357, %r164, 1859775393;
	add.s32 	%r1356, %r187, 1859775393;
	add.s32 	%r1355, %r210, 1859775393;
	add.s32 	%r1354, %r49, 1859775393;
	xor.b32  	%r933, %r115, %r107;
	xor.b32  	%r934, %r116, %r108;
	xor.b32  	%r935, %r117, %r109;
	xor.b32  	%r936, %r118, %r110;
	xor.b32  	%r937, %r115, %r111;
	xor.b32  	%r938, %r116, %r112;
	xor.b32  	%r939, %r117, %r113;
	xor.b32  	%r940, %r118, %r114;
	and.b32  	%r941, %r940, %r936;
	and.b32  	%r942, %r939, %r935;
	and.b32  	%r943, %r938, %r934;
	and.b32  	%r944, %r937, %r933;
	xor.b32  	%r945, %r944, %r115;
	xor.b32  	%r946, %r943, %r116;
	xor.b32  	%r947, %r942, %r117;
	xor.b32  	%r948, %r941, %r118;
	add.s32 	%r949, %r106, %r948;
	add.s32 	%r950, %r105, %r947;
	add.s32 	%r951, %r104, %r946;
	add.s32 	%r952, %r103, %r945;
	add.s32 	%r953, %r952, 1518500249;
	add.s32 	%r954, %r951, 1518500249;
	add.s32 	%r955, %r950, 1518500249;
	add.s32 	%r956, %r949, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 5;
	shr.b32 	%rhs, %r956, 27;
	add.u32 	%r957, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 5;
	shr.b32 	%rhs, %r955, 27;
	add.u32 	%r958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 5;
	shr.b32 	%rhs, %r954, 27;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r953, 5;
	shr.b32 	%rhs, %r953, 27;
	add.u32 	%r960, %lhs, %rhs;
	}
	xor.b32  	%r961, %r960, %r111;
	xor.b32  	%r962, %r959, %r112;
	xor.b32  	%r963, %r958, %r113;
	xor.b32  	%r964, %r957, %r114;
	xor.b32  	%r965, %r960, %r115;
	xor.b32  	%r966, %r959, %r116;
	xor.b32  	%r967, %r958, %r117;
	xor.b32  	%r968, %r957, %r118;
	and.b32  	%r969, %r968, %r964;
	and.b32  	%r970, %r967, %r963;
	and.b32  	%r971, %r966, %r962;
	and.b32  	%r972, %r965, %r961;
	xor.b32  	%r973, %r972, %r960;
	xor.b32  	%r974, %r971, %r959;
	xor.b32  	%r975, %r970, %r958;
	xor.b32  	%r976, %r969, %r957;
	add.s32 	%r977, %r110, %r976;
	add.s32 	%r978, %r109, %r975;
	add.s32 	%r979, %r108, %r974;
	add.s32 	%r980, %r107, %r973;
	add.s32 	%r981, %r980, 1518500249;
	add.s32 	%r982, %r979, 1518500249;
	add.s32 	%r983, %r978, 1518500249;
	add.s32 	%r984, %r977, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 9;
	shr.b32 	%rhs, %r984, 23;
	add.u32 	%r985, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r983, 9;
	shr.b32 	%rhs, %r983, 23;
	add.u32 	%r986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 9;
	shr.b32 	%rhs, %r982, 23;
	add.u32 	%r987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 9;
	shr.b32 	%rhs, %r981, 23;
	add.u32 	%r988, %lhs, %rhs;
	}
	xor.b32  	%r989, %r988, %r115;
	xor.b32  	%r990, %r987, %r116;
	xor.b32  	%r991, %r986, %r117;
	xor.b32  	%r992, %r985, %r118;
	xor.b32  	%r993, %r988, %r960;
	xor.b32  	%r994, %r987, %r959;
	xor.b32  	%r995, %r986, %r958;
	xor.b32  	%r996, %r985, %r957;
	and.b32  	%r997, %r996, %r992;
	and.b32  	%r998, %r995, %r991;
	and.b32  	%r999, %r994, %r990;
	and.b32  	%r1000, %r993, %r989;
	xor.b32  	%r1001, %r1000, %r988;
	xor.b32  	%r1002, %r999, %r987;
	xor.b32  	%r1003, %r998, %r986;
	xor.b32  	%r1004, %r997, %r985;
	add.s32 	%r1005, %r114, %r1004;
	add.s32 	%r1006, %r113, %r1003;
	add.s32 	%r1007, %r112, %r1002;
	add.s32 	%r1008, %r111, %r1001;
	add.s32 	%r1009, %r1008, 1518500249;
	add.s32 	%r1010, %r1007, 1518500249;
	add.s32 	%r1011, %r1006, 1518500249;
	add.s32 	%r1012, %r1005, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 13;
	shr.b32 	%rhs, %r1009, 19;
	add.u32 	%r1013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 13;
	shr.b32 	%rhs, %r1010, 19;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1011, 13;
	shr.b32 	%rhs, %r1011, 19;
	add.u32 	%r1015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 13;
	shr.b32 	%rhs, %r1012, 19;
	add.u32 	%r1016, %lhs, %rhs;
	}
	xor.b32  	%r1017, %r1016, %r985;
	xor.b32  	%r1018, %r1015, %r986;
	xor.b32  	%r1019, %r1014, %r987;
	xor.b32  	%r1020, %r1013, %r988;
	xor.b32  	%r1021, %r1020, %r960;
	xor.b32  	%r1022, %r1019, %r959;
	xor.b32  	%r1023, %r1018, %r958;
	xor.b32  	%r1024, %r1017, %r957;
	add.s32 	%r1025, %r115, %r83;
	add.s32 	%r1026, %r116, %r84;
	add.s32 	%r1027, %r117, %r85;
	add.s32 	%r1028, %r118, %r86;
	add.s32 	%r1029, %r1028, %r1024;
	add.s32 	%r1030, %r1027, %r1023;
	add.s32 	%r1031, %r1026, %r1022;
	add.s32 	%r1032, %r1025, %r1021;
	add.s32 	%r1033, %r1032, 1859775393;
	add.s32 	%r1034, %r1031, 1859775393;
	add.s32 	%r1035, %r1030, 1859775393;
	add.s32 	%r1036, %r1029, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 3;
	shr.b32 	%rhs, %r1033, 29;
	add.u32 	%r1037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 3;
	shr.b32 	%rhs, %r1034, 29;
	add.u32 	%r1038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 3;
	shr.b32 	%rhs, %r1035, 29;
	add.u32 	%r1039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 3;
	shr.b32 	%rhs, %r1036, 29;
	add.u32 	%r1040, %lhs, %rhs;
	}
	xor.b32  	%r1041, %r1040, %r1016;
	xor.b32  	%r1042, %r1039, %r1015;
	xor.b32  	%r1043, %r1038, %r1014;
	xor.b32  	%r1044, %r1037, %r1013;
	xor.b32  	%r1045, %r1044, %r988;
	xor.b32  	%r1046, %r1043, %r987;
	xor.b32  	%r1047, %r1042, %r986;
	xor.b32  	%r1048, %r1041, %r985;
	add.s32 	%r1049, %r957, %r1048;
	add.s32 	%r1050, %r958, %r1047;
	add.s32 	%r1051, %r959, %r1046;
	add.s32 	%r1052, %r960, %r1045;
	add.s32 	%r1053, %r1052, 1859775393;
	add.s32 	%r1054, %r1051, 1859775393;
	add.s32 	%r1055, %r1050, 1859775393;
	add.s32 	%r1056, %r1049, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 9;
	shr.b32 	%rhs, %r1053, 23;
	add.u32 	%r1057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1054, 9;
	shr.b32 	%rhs, %r1054, 23;
	add.u32 	%r1058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1055, 9;
	shr.b32 	%rhs, %r1055, 23;
	add.u32 	%r1059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1056, 9;
	shr.b32 	%rhs, %r1056, 23;
	add.u32 	%r1060, %lhs, %rhs;
	}
	xor.b32  	%r1061, %r1060, %r1040;
	xor.b32  	%r1062, %r1059, %r1039;
	xor.b32  	%r1063, %r1058, %r1038;
	xor.b32  	%r1064, %r1057, %r1037;
	xor.b32  	%r1065, %r1064, %r1013;
	xor.b32  	%r1066, %r1063, %r1014;
	xor.b32  	%r1067, %r1062, %r1015;
	xor.b32  	%r1068, %r1061, %r1016;
	add.s32 	%r1069, %r985, %r1068;
	add.s32 	%r1070, %r986, %r1067;
	add.s32 	%r1071, %r987, %r1066;
	add.s32 	%r1072, %r988, %r1065;
	add.s32 	%r1073, %r1072, 1859775393;
	add.s32 	%r1074, %r1071, 1859775393;
	add.s32 	%r1075, %r1070, 1859775393;
	add.s32 	%r1076, %r1069, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 11;
	shr.b32 	%rhs, %r1073, 21;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 11;
	shr.b32 	%rhs, %r1074, 21;
	add.u32 	%r1078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 11;
	shr.b32 	%rhs, %r1075, 21;
	add.u32 	%r1079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 11;
	shr.b32 	%rhs, %r1076, 21;
	add.u32 	%r1080, %lhs, %rhs;
	}
	xor.b32  	%r1081, %r1080, %r1060;
	xor.b32  	%r1082, %r1079, %r1059;
	xor.b32  	%r1083, %r1078, %r1058;
	xor.b32  	%r1084, %r1077, %r1057;
	xor.b32  	%r1085, %r1084, %r1037;
	xor.b32  	%r1086, %r1083, %r1038;
	xor.b32  	%r1087, %r1082, %r1039;
	xor.b32  	%r1088, %r1081, %r1040;
	add.s32 	%r1089, %r1016, %r1088;
	add.s32 	%r1090, %r1015, %r1087;
	add.s32 	%r1091, %r1014, %r1086;
	add.s32 	%r1092, %r1013, %r1085;
	add.s32 	%r1093, %r1092, 1859775393;
	add.s32 	%r1094, %r1091, 1859775393;
	add.s32 	%r1095, %r1090, 1859775393;
	add.s32 	%r1096, %r1089, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 15;
	shr.b32 	%rhs, %r1096, 17;
	add.u32 	%r1097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 15;
	shr.b32 	%rhs, %r1095, 17;
	add.u32 	%r1098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 15;
	shr.b32 	%rhs, %r1094, 17;
	add.u32 	%r1099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1093, 15;
	shr.b32 	%rhs, %r1093, 17;
	add.u32 	%r1100, %lhs, %rhs;
	}
	xor.b32  	%r1101, %r1100, %r1077;
	xor.b32  	%r1102, %r1099, %r1078;
	xor.b32  	%r1103, %r1098, %r1079;
	xor.b32  	%r1104, %r1097, %r1080;
	xor.b32  	%r1105, %r1104, %r1060;
	xor.b32  	%r1106, %r1103, %r1059;
	xor.b32  	%r1107, %r1102, %r1058;
	xor.b32  	%r1108, %r1101, %r1057;
	add.s32 	%r1109, %r1040, %r1355;
	add.s32 	%r1110, %r1039, %r1355;
	add.s32 	%r1111, %r1038, %r1355;
	add.s32 	%r1112, %r1037, %r1355;
	add.s32 	%r1113, %r1112, %r1108;
	add.s32 	%r1114, %r1111, %r1107;
	add.s32 	%r1115, %r1110, %r1106;
	add.s32 	%r1116, %r1109, %r1105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 3;
	shr.b32 	%rhs, %r1113, 29;
	add.u32 	%r1117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 3;
	shr.b32 	%rhs, %r1114, 29;
	add.u32 	%r1118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 3;
	shr.b32 	%rhs, %r1115, 29;
	add.u32 	%r1119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 3;
	shr.b32 	%rhs, %r1116, 29;
	add.u32 	%r1120, %lhs, %rhs;
	}
	xor.b32  	%r1121, %r1120, %r1097;
	xor.b32  	%r1122, %r1119, %r1098;
	xor.b32  	%r1123, %r1118, %r1099;
	xor.b32  	%r1124, %r1117, %r1100;
	xor.b32  	%r1125, %r1124, %r1077;
	xor.b32  	%r1126, %r1123, %r1078;
	xor.b32  	%r1127, %r1122, %r1079;
	xor.b32  	%r1128, %r1121, %r1080;
	add.s32 	%r1129, %r1060, %r1128;
	add.s32 	%r1130, %r1059, %r1127;
	add.s32 	%r1131, %r1058, %r1126;
	add.s32 	%r1132, %r1057, %r1125;
	add.s32 	%r1133, %r1132, 1859775393;
	add.s32 	%r1134, %r1131, 1859775393;
	add.s32 	%r1135, %r1130, 1859775393;
	add.s32 	%r1136, %r1129, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1133, 9;
	shr.b32 	%rhs, %r1133, 23;
	add.u32 	%r1137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 9;
	shr.b32 	%rhs, %r1134, 23;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 9;
	shr.b32 	%rhs, %r1135, 23;
	add.u32 	%r1139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 9;
	shr.b32 	%rhs, %r1136, 23;
	add.u32 	%r1140, %lhs, %rhs;
	}
	xor.b32  	%r1141, %r1140, %r1120;
	xor.b32  	%r1142, %r1139, %r1119;
	xor.b32  	%r1143, %r1138, %r1118;
	xor.b32  	%r1144, %r1137, %r1117;
	xor.b32  	%r1145, %r1144, %r1100;
	xor.b32  	%r1146, %r1143, %r1099;
	xor.b32  	%r1147, %r1142, %r1098;
	xor.b32  	%r1148, %r1141, %r1097;
	add.s32 	%r1149, %r1080, %r1148;
	add.s32 	%r1150, %r1079, %r1147;
	add.s32 	%r1151, %r1078, %r1146;
	add.s32 	%r1152, %r1077, %r1145;
	add.s32 	%r1153, %r1152, 1859775393;
	add.s32 	%r1154, %r1151, 1859775393;
	add.s32 	%r1155, %r1150, 1859775393;
	add.s32 	%r1156, %r1149, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 11;
	shr.b32 	%rhs, %r1156, 21;
	add.u32 	%r1157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1155, 11;
	shr.b32 	%rhs, %r1155, 21;
	add.u32 	%r1158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 11;
	shr.b32 	%rhs, %r1154, 21;
	add.u32 	%r1159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1153, 11;
	shr.b32 	%rhs, %r1153, 21;
	add.u32 	%r1160, %lhs, %rhs;
	}
	xor.b32  	%r1161, %r1160, %r1137;
	xor.b32  	%r1162, %r1159, %r1138;
	xor.b32  	%r1163, %r1158, %r1139;
	xor.b32  	%r1164, %r1157, %r1140;
	xor.b32  	%r1165, %r1164, %r1120;
	xor.b32  	%r1166, %r1163, %r1119;
	xor.b32  	%r1167, %r1162, %r1118;
	xor.b32  	%r1168, %r1161, %r1117;
	add.s32 	%r1169, %r1097, %r1354;
	add.s32 	%r1170, %r1098, %r1354;
	add.s32 	%r1171, %r1099, %r1354;
	add.s32 	%r1172, %r1100, %r1354;
	add.s32 	%r1173, %r1172, %r1168;
	add.s32 	%r1174, %r1171, %r1167;
	add.s32 	%r1175, %r1170, %r1166;
	add.s32 	%r1176, %r1169, %r1165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 15;
	shr.b32 	%rhs, %r1176, 17;
	add.u32 	%r1177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1175, 15;
	shr.b32 	%rhs, %r1175, 17;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 15;
	shr.b32 	%rhs, %r1174, 17;
	add.u32 	%r1179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 15;
	shr.b32 	%rhs, %r1173, 17;
	add.u32 	%r1180, %lhs, %rhs;
	}
	xor.b32  	%r1181, %r1180, %r1160;
	xor.b32  	%r1182, %r1179, %r1159;
	xor.b32  	%r1183, %r1178, %r1158;
	xor.b32  	%r1184, %r1177, %r1157;
	xor.b32  	%r1185, %r1184, %r1140;
	xor.b32  	%r1186, %r1183, %r1139;
	xor.b32  	%r1187, %r1182, %r1138;
	xor.b32  	%r1188, %r1181, %r1137;
	add.s32 	%r1189, %r1120, %r1356;
	add.s32 	%r1190, %r1119, %r1356;
	add.s32 	%r1191, %r1118, %r1356;
	add.s32 	%r1192, %r1117, %r1356;
	add.s32 	%r1193, %r1192, %r1188;
	add.s32 	%r1194, %r1191, %r1187;
	add.s32 	%r1195, %r1190, %r1186;
	add.s32 	%r1196, %r1189, %r1185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1193, 3;
	shr.b32 	%rhs, %r1193, 29;
	add.u32 	%r1197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 3;
	shr.b32 	%rhs, %r1194, 29;
	add.u32 	%r1198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 3;
	shr.b32 	%rhs, %r1195, 29;
	add.u32 	%r1199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 3;
	shr.b32 	%rhs, %r1196, 29;
	add.u32 	%r1200, %lhs, %rhs;
	}
	xor.b32  	%r1201, %r1200, %r1177;
	xor.b32  	%r1202, %r1199, %r1178;
	xor.b32  	%r1203, %r1198, %r1179;
	xor.b32  	%r1204, %r1197, %r1180;
	xor.b32  	%r1205, %r1204, %r1160;
	xor.b32  	%r1206, %r1203, %r1159;
	xor.b32  	%r1207, %r1202, %r1158;
	xor.b32  	%r1208, %r1201, %r1157;
	add.s32 	%r1209, %r1140, %r1208;
	add.s32 	%r1210, %r1139, %r1207;
	add.s32 	%r1211, %r1138, %r1206;
	add.s32 	%r1212, %r1137, %r1205;
	add.s32 	%r1213, %r1212, 1859775393;
	add.s32 	%r1214, %r1211, 1859775393;
	add.s32 	%r1215, %r1210, 1859775393;
	add.s32 	%r1216, %r1209, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1213, 9;
	shr.b32 	%rhs, %r1213, 23;
	add.u32 	%r1217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 9;
	shr.b32 	%rhs, %r1214, 23;
	add.u32 	%r1218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 9;
	shr.b32 	%rhs, %r1215, 23;
	add.u32 	%r1219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1216, 9;
	shr.b32 	%rhs, %r1216, 23;
	add.u32 	%r1220, %lhs, %rhs;
	}
	xor.b32  	%r1221, %r1220, %r1200;
	xor.b32  	%r1222, %r1219, %r1199;
	xor.b32  	%r1223, %r1218, %r1198;
	xor.b32  	%r1224, %r1217, %r1197;
	xor.b32  	%r1225, %r1224, %r1180;
	xor.b32  	%r1226, %r1223, %r1179;
	xor.b32  	%r1227, %r1222, %r1178;
	xor.b32  	%r1228, %r1221, %r1177;
	add.s32 	%r1229, %r1157, %r1228;
	add.s32 	%r1230, %r1158, %r1227;
	add.s32 	%r1231, %r1159, %r1226;
	add.s32 	%r1232, %r1160, %r1225;
	add.s32 	%r1233, %r1232, 1859775393;
	add.s32 	%r1234, %r1231, 1859775393;
	add.s32 	%r1235, %r1230, 1859775393;
	add.s32 	%r1236, %r1229, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 11;
	shr.b32 	%rhs, %r1233, 21;
	add.u32 	%r1237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 11;
	shr.b32 	%rhs, %r1234, 21;
	add.u32 	%r1238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 11;
	shr.b32 	%rhs, %r1235, 21;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 11;
	shr.b32 	%rhs, %r1236, 21;
	add.u32 	%r1240, %lhs, %rhs;
	}
	xor.b32  	%r1241, %r1240, %r1220;
	xor.b32  	%r1242, %r1239, %r1219;
	xor.b32  	%r1243, %r1238, %r1218;
	xor.b32  	%r1244, %r1237, %r1217;
	xor.b32  	%r1245, %r1244, %r1197;
	xor.b32  	%r1246, %r1243, %r1198;
	xor.b32  	%r1247, %r1242, %r1199;
	xor.b32  	%r1248, %r1241, %r1200;
	add.s32 	%r1249, %r1177, %r1248;
	add.s32 	%r1250, %r1178, %r1247;
	add.s32 	%r1251, %r1179, %r1246;
	add.s32 	%r1252, %r1180, %r1245;
	add.s32 	%r1253, %r1252, 1859775393;
	add.s32 	%r1254, %r1251, 1859775393;
	add.s32 	%r1255, %r1250, 1859775393;
	add.s32 	%r1256, %r1249, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 15;
	shr.b32 	%rhs, %r1256, 17;
	add.u32 	%r1257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 15;
	shr.b32 	%rhs, %r1255, 17;
	add.u32 	%r1258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1254, 15;
	shr.b32 	%rhs, %r1254, 17;
	add.u32 	%r1259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1253, 15;
	shr.b32 	%rhs, %r1253, 17;
	add.u32 	%r1260, %lhs, %rhs;
	}
	xor.b32  	%r1261, %r1260, %r1237;
	xor.b32  	%r1262, %r1259, %r1238;
	xor.b32  	%r1263, %r1258, %r1239;
	xor.b32  	%r1264, %r1257, %r1240;
	xor.b32  	%r1265, %r1264, %r1220;
	xor.b32  	%r1266, %r1263, %r1219;
	xor.b32  	%r1267, %r1262, %r1218;
	xor.b32  	%r1268, %r1261, %r1217;
	add.s32 	%r1269, %r1200, %r1357;
	add.s32 	%r1270, %r1199, %r1357;
	add.s32 	%r1271, %r1198, %r1357;
	add.s32 	%r1272, %r1197, %r1357;
	add.s32 	%r1273, %r1272, %r1268;
	add.s32 	%r1274, %r1271, %r1267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 3;
	shr.b32 	%rhs, %r1274, 29;
	add.u32 	%r119, %lhs, %rhs;
	}
	add.s32 	%r1275, %r1270, %r1266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 3;
	shr.b32 	%rhs, %r1275, 29;
	add.u32 	%r120, %lhs, %rhs;
	}
	add.s32 	%r1276, %r1269, %r1265;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 3;
	shr.b32 	%rhs, %r1276, 29;
	add.u32 	%r121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1273, 3;
	shr.b32 	%rhs, %r1273, 29;
	add.u32 	%r1277, %lhs, %rhs;
	}
	xor.b32  	%r1278, %r121, %r1257;
	xor.b32  	%r1279, %r120, %r1258;
	xor.b32  	%r1280, %r119, %r1259;
	xor.b32  	%r1281, %r1277, %r1260;
	xor.b32  	%r1282, %r1281, %r1237;
	xor.b32  	%r1283, %r1280, %r1238;
	xor.b32  	%r1284, %r1279, %r1239;
	xor.b32  	%r1285, %r1278, %r1240;
	add.s32 	%r1286, %r1220, %r1285;
	add.s32 	%r1287, %r1219, %r1284;
	add.s32 	%r1288, %r1218, %r1283;
	add.s32 	%r1289, %r1217, %r1282;
	add.s32 	%r1290, %r1289, 1859775393;
	add.s32 	%r1291, %r1288, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 9;
	shr.b32 	%rhs, %r1291, 23;
	add.u32 	%r122, %lhs, %rhs;
	}
	add.s32 	%r1292, %r1287, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 9;
	shr.b32 	%rhs, %r1292, 23;
	add.u32 	%r123, %lhs, %rhs;
	}
	add.s32 	%r1293, %r1286, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 9;
	shr.b32 	%rhs, %r1293, 23;
	add.u32 	%r124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1290, 9;
	shr.b32 	%rhs, %r1290, 23;
	add.u32 	%r1294, %lhs, %rhs;
	}
	xor.b32  	%r1295, %r124, %r121;
	xor.b32  	%r1296, %r123, %r120;
	xor.b32  	%r1297, %r122, %r119;
	xor.b32  	%r1298, %r1294, %r1277;
	xor.b32  	%r1299, %r1298, %r1260;
	xor.b32  	%r1300, %r1297, %r1259;
	xor.b32  	%r1301, %r1296, %r1258;
	xor.b32  	%r1302, %r1295, %r1257;
	add.s32 	%r1303, %r1240, %r1302;
	add.s32 	%r1304, %r1239, %r1301;
	add.s32 	%r1305, %r1238, %r1300;
	add.s32 	%r1306, %r1237, %r1299;
	add.s32 	%r1307, %r1306, 1859775393;
	add.s32 	%r1308, %r1305, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1308, 11;
	shr.b32 	%rhs, %r1308, 21;
	add.u32 	%r125, %lhs, %rhs;
	}
	add.s32 	%r1309, %r1304, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 11;
	shr.b32 	%rhs, %r1309, 21;
	add.u32 	%r126, %lhs, %rhs;
	}
	add.s32 	%r1310, %r1303, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1310, 11;
	shr.b32 	%rhs, %r1310, 21;
	add.u32 	%r127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 11;
	shr.b32 	%rhs, %r1307, 21;
	add.u32 	%r1311, %lhs, %rhs;
	}
	xor.b32  	%r1312, %r127, %r124;
	xor.b32  	%r1313, %r126, %r123;
	xor.b32  	%r1314, %r125, %r122;
	xor.b32  	%r1315, %r1311, %r1294;
	xor.b32  	%r1316, %r1315, %r1277;
	xor.b32  	%r1317, %r1314, %r119;
	xor.b32  	%r1318, %r1313, %r120;
	xor.b32  	%r1319, %r1312, %r121;
	add.s32 	%r1320, %r1257, %r1319;
	add.s32 	%r1321, %r1258, %r1318;
	add.s32 	%r1322, %r1259, %r1317;
	add.s32 	%r1323, %r1260, %r1316;
	add.s32 	%r1324, %r1323, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1324, 15;
	shr.b32 	%rhs, %r1324, 17;
	add.u32 	%r1325, %lhs, %rhs;
	}
	add.s32 	%r1326, %r1322, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1326, 15;
	shr.b32 	%rhs, %r1326, 17;
	add.u32 	%r128, %lhs, %rhs;
	}
	add.s32 	%r1327, %r1321, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 15;
	shr.b32 	%rhs, %r1327, 17;
	add.u32 	%r129, %lhs, %rhs;
	}
	add.s32 	%r1328, %r1320, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 15;
	shr.b32 	%rhs, %r1328, 17;
	add.u32 	%r130, %lhs, %rhs;
	}
	setp.ne.s32	%p24, %r1277, %r5;
	setp.ne.s32	%p25, %r1294, %r4;
	or.pred  	%p26, %p24, %p25;
	setp.ne.s32	%p27, %r1311, %r3;
	or.pred  	%p28, %p26, %p27;
	setp.ne.s32	%p29, %r1325, %r2;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB6_11;

	mul.wide.u32 	%rd15, %r142, 4;
	add.s64 	%rd16, %rd6, %rd15;
	atom.global.add.u32 	%r1329, [%rd16], 1;
	setp.ne.s32	%p31, %r1329, 0;
	@%p31 bra 	BB6_11;

	atom.global.add.u32 	%r131, [%rd7], 1;
	setp.lt.u32	%p32, %r131, %r141;
	@%p32 bra 	BB6_10;
	bra.uni 	BB6_9;

BB6_10:
	mul.wide.u32 	%rd17, %r131, 24;
	mov.u32 	%r1331, 0;
	add.s64 	%rd18, %rd4, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r1331, %r142};
	st.global.v2.u32 	[%rd18+8], {%r1358, %r139};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB6_11;

BB6_9:
	atom.global.add.u32 	%r1330, [%rd7], -1;

BB6_11:
	setp.eq.s32	%p33, %r119, %r5;
	setp.eq.s32	%p34, %r122, %r4;
	and.pred  	%p35, %p33, %p34;
	setp.eq.s32	%p36, %r125, %r3;
	and.pred  	%p37, %p35, %p36;
	setp.eq.s32	%p38, %r128, %r2;
	and.pred  	%p39, %p37, %p38;
	add.s32 	%r132, %r1358, 1;
	setp.lt.u32	%p40, %r132, %r140;
	and.pred  	%p41, %p39, %p40;
	@!%p41 bra 	BB6_16;
	bra.uni 	BB6_12;

BB6_12:
	mul.wide.u32 	%rd19, %r142, 4;
	add.s64 	%rd20, %rd6, %rd19;
	atom.global.add.u32 	%r1332, [%rd20], 1;
	setp.ne.s32	%p42, %r1332, 0;
	@%p42 bra 	BB6_16;

	atom.global.add.u32 	%r133, [%rd7], 1;
	setp.lt.u32	%p43, %r133, %r141;
	@%p43 bra 	BB6_15;
	bra.uni 	BB6_14;

BB6_15:
	mul.wide.u32 	%rd21, %r133, 24;
	mov.u32 	%r1334, 0;
	add.s64 	%rd22, %rd4, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r1334, %r142};
	add.s32 	%r1341, %r1358, 1;
	st.global.v2.u32 	[%rd22+8], {%r1341, %r139};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB6_16;

BB6_14:
	atom.global.add.u32 	%r1333, [%rd7], -1;

BB6_16:
	setp.eq.s32	%p44, %r120, %r5;
	setp.eq.s32	%p45, %r123, %r4;
	and.pred  	%p46, %p44, %p45;
	setp.eq.s32	%p47, %r126, %r3;
	and.pred  	%p48, %p46, %p47;
	setp.eq.s32	%p49, %r129, %r2;
	and.pred  	%p50, %p48, %p49;
	add.s32 	%r134, %r1358, 2;
	setp.lt.u32	%p51, %r134, %r140;
	and.pred  	%p52, %p50, %p51;
	@!%p52 bra 	BB6_21;
	bra.uni 	BB6_17;

BB6_17:
	mul.wide.u32 	%rd23, %r142, 4;
	add.s64 	%rd24, %rd6, %rd23;
	atom.global.add.u32 	%r1335, [%rd24], 1;
	setp.ne.s32	%p53, %r1335, 0;
	@%p53 bra 	BB6_21;

	atom.global.add.u32 	%r135, [%rd7], 1;
	setp.lt.u32	%p54, %r135, %r141;
	@%p54 bra 	BB6_20;
	bra.uni 	BB6_19;

BB6_20:
	mul.wide.u32 	%rd25, %r135, 24;
	mov.u32 	%r1337, 0;
	add.s64 	%rd26, %rd4, %rd25;
	st.global.v2.u32 	[%rd26+16], {%r1337, %r142};
	add.s32 	%r1342, %r1358, 2;
	st.global.v2.u32 	[%rd26+8], {%r1342, %r139};
	st.global.u64 	[%rd26], %rd1;
	bra.uni 	BB6_21;

BB6_19:
	atom.global.add.u32 	%r1336, [%rd7], -1;

BB6_21:
	setp.eq.s32	%p55, %r121, %r5;
	setp.eq.s32	%p56, %r124, %r4;
	and.pred  	%p57, %p55, %p56;
	setp.eq.s32	%p58, %r127, %r3;
	and.pred  	%p59, %p57, %p58;
	setp.eq.s32	%p60, %r130, %r2;
	and.pred  	%p61, %p59, %p60;
	add.s32 	%r136, %r1358, 3;
	setp.lt.u32	%p62, %r136, %r140;
	and.pred  	%p63, %p61, %p62;
	@!%p63 bra 	BB6_26;
	bra.uni 	BB6_22;

BB6_22:
	mul.wide.u32 	%rd27, %r142, 4;
	add.s64 	%rd28, %rd6, %rd27;
	atom.global.add.u32 	%r1338, [%rd28], 1;
	setp.ne.s32	%p64, %r1338, 0;
	@%p64 bra 	BB6_26;

	atom.global.add.u32 	%r137, [%rd7], 1;
	setp.lt.u32	%p65, %r137, %r141;
	@%p65 bra 	BB6_25;
	bra.uni 	BB6_24;

BB6_25:
	mul.wide.u32 	%rd29, %r137, 24;
	mov.u32 	%r1340, 0;
	add.s64 	%rd30, %rd4, %rd29;
	st.global.v2.u32 	[%rd30+16], {%r1340, %r142};
	add.s32 	%r1343, %r1358, 3;
	st.global.v2.u32 	[%rd30+8], {%r1343, %r139};
	st.global.u64 	[%rd30], %rd1;
	bra.uni 	BB6_26;

BB6_24:
	atom.global.add.u32 	%r1339, [%rd7], -1;

BB6_26:
	add.s32 	%r1358, %r1358, 4;
	setp.lt.u32	%p66, %r1358, %r140;
	@%p66 bra 	BB6_3;

BB6_27:
	ret;
}

	// .globl	m01000_s08
.entry m01000_s08(
	.param .u64 .ptr .global .align 4 m01000_s08_param_0,
	.param .u64 .ptr .global .align 4 m01000_s08_param_1,
	.param .u64 .ptr .global .align 4 m01000_s08_param_2,
	.param .u64 .ptr .const .align 16 m01000_s08_param_3,
	.param .u64 .ptr .global .align 1 m01000_s08_param_4,
	.param .u64 .ptr .global .align 1 m01000_s08_param_5,
	.param .u64 .ptr .global .align 4 m01000_s08_param_6,
	.param .u64 .ptr .global .align 4 m01000_s08_param_7,
	.param .u64 .ptr .global .align 4 m01000_s08_param_8,
	.param .u64 .ptr .global .align 4 m01000_s08_param_9,
	.param .u64 .ptr .global .align 4 m01000_s08_param_10,
	.param .u64 .ptr .global .align 4 m01000_s08_param_11,
	.param .u64 .ptr .global .align 4 m01000_s08_param_12,
	.param .u64 .ptr .global .align 4 m01000_s08_param_13,
	.param .u64 .ptr .global .align 8 m01000_s08_param_14,
	.param .u64 .ptr .global .align 4 m01000_s08_param_15,
	.param .u64 .ptr .global .align 4 m01000_s08_param_16,
	.param .u64 .ptr .global .align 4 m01000_s08_param_17,
	.param .u64 .ptr .global .align 1 m01000_s08_param_18,
	.param .u64 .ptr .global .align 4 m01000_s08_param_19,
	.param .u64 .ptr .global .align 16 m01000_s08_param_20,
	.param .u64 .ptr .global .align 16 m01000_s08_param_21,
	.param .u64 .ptr .global .align 16 m01000_s08_param_22,
	.param .u64 .ptr .global .align 16 m01000_s08_param_23,
	.param .u32 m01000_s08_param_24,
	.param .u32 m01000_s08_param_25,
	.param .u32 m01000_s08_param_26,
	.param .u32 m01000_s08_param_27,
	.param .u32 m01000_s08_param_28,
	.param .u32 m01000_s08_param_29,
	.param .u32 m01000_s08_param_30,
	.param .u32 m01000_s08_param_31,
	.param .u32 m01000_s08_param_32,
	.param .u32 m01000_s08_param_33,
	.param .u64 m01000_s08_param_34
)
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<1435>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd2, [m01000_s08_param_0];
	ld.param.u64 	%rd4, [m01000_s08_param_14];
	ld.param.u64 	%rd5, [m01000_s08_param_15];
	ld.param.u64 	%rd6, [m01000_s08_param_16];
	ld.param.u64 	%rd7, [m01000_s08_param_19];
	ld.param.u32 	%r187, [m01000_s08_param_27];
	ld.param.u32 	%r188, [m01000_s08_param_30];
	ld.param.u32 	%r189, [m01000_s08_param_31];
	ld.param.u32 	%r190, [m01000_s08_param_32];
	ld.param.u64 	%rd8, [m01000_s08_param_34];
	mov.b32	%r191, %envreg3;
	mov.u32 	%r192, %ctaid.x;
	mov.u32 	%r193, %ntid.x;
	mad.lo.s32 	%r194, %r192, %r193, %r191;
	mov.u32 	%r195, %tid.x;
	add.s32 	%r1, %r194, %r195;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB7_27;

	mul.wide.u32 	%rd9, %r190, 16;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd10+4];
	ld.global.u32 	%r3, [%rd10+8];
	ld.global.u32 	%r4, [%rd10+12];
	ld.global.u32 	%r5, [%rd10];
	setp.eq.s32	%p2, %r188, 0;
	@%p2 bra 	BB7_27;

	mul.wide.s32 	%rd11, %r1, 260;
	add.s64 	%rd12, %rd2, %rd11;
	xor.b32  	%r197, %r3, %r4;
	xor.b32  	%r198, %r197, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 17;
	shr.b32 	%rhs, %r2, 15;
	add.u32 	%r199, %lhs, %rhs;
	}
	sub.s32 	%r200, %r199, %r198;
	add.s32 	%r201, %r200, -1859775393;
	ld.global.u32 	%r61, [%rd12+28];
	mov.u32 	%r202, -1859775393;
	sub.s32 	%r203, %r202, %r61;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 21;
	shr.b32 	%rhs, %r3, 11;
	add.u32 	%r204, %lhs, %rhs;
	}
	add.s32 	%r205, %r203, %r204;
	xor.b32  	%r206, %r5, %r4;
	xor.b32  	%r207, %r206, %r201;
	sub.s32 	%r208, %r205, %r207;
	xor.b32  	%r209, %r201, %r5;
	xor.b32  	%r210, %r209, %r208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 23;
	shr.b32 	%rhs, %r4, 9;
	add.u32 	%r211, %lhs, %rhs;
	}
	sub.s32 	%r212, %r211, %r210;
	add.s32 	%r213, %r212, -1859775393;
	ld.global.u32 	%r214, [%rd12+12];
	sub.s32 	%r215, %r202, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 29;
	shr.b32 	%rhs, %r5, 3;
	add.u32 	%r216, %lhs, %rhs;
	}
	add.s32 	%r217, %r215, %r216;
	xor.b32  	%r218, %r208, %r201;
	xor.b32  	%r219, %r218, %r213;
	sub.s32 	%r220, %r217, %r219;
	xor.b32  	%r221, %r213, %r208;
	xor.b32  	%r222, %r221, %r220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 17;
	shr.b32 	%rhs, %r201, 15;
	add.u32 	%r223, %lhs, %rhs;
	}
	sub.s32 	%r224, %r223, %r222;
	add.s32 	%r225, %r224, -1859775393;
	ld.global.u32 	%r53, [%rd12+20];
	sub.s32 	%r226, %r202, %r53;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r208, 21;
	shr.b32 	%rhs, %r208, 11;
	add.u32 	%r227, %lhs, %rhs;
	}
	add.s32 	%r228, %r226, %r227;
	xor.b32  	%r229, %r220, %r213;
	xor.b32  	%r230, %r229, %r225;
	sub.s32 	%r231, %r228, %r230;
	xor.b32  	%r232, %r225, %r220;
	xor.b32  	%r233, %r232, %r231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 23;
	shr.b32 	%rhs, %r213, 9;
	add.u32 	%r234, %lhs, %rhs;
	}
	sub.s32 	%r235, %r234, %r233;
	add.s32 	%r236, %r235, -1859775393;
	ld.global.u32 	%r237, [%rd12+4];
	sub.s32 	%r238, %r202, %r237;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r220, 29;
	shr.b32 	%rhs, %r220, 3;
	add.u32 	%r239, %lhs, %rhs;
	}
	add.s32 	%r240, %r238, %r239;
	xor.b32  	%r241, %r231, %r225;
	xor.b32  	%r242, %r241, %r236;
	sub.s32 	%r243, %r240, %r242;
	ld.global.u32 	%r65, [%rd12+56];
	sub.s32 	%r244, %r202, %r65;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 17;
	shr.b32 	%rhs, %r225, 15;
	add.u32 	%r245, %lhs, %rhs;
	}
	add.s32 	%r246, %r244, %r245;
	xor.b32  	%r247, %r236, %r231;
	xor.b32  	%r248, %r247, %r243;
	sub.s32 	%r249, %r246, %r248;
	ld.global.u32 	%r57, [%rd12+24];
	sub.s32 	%r250, %r202, %r57;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r231, 21;
	shr.b32 	%rhs, %r231, 11;
	add.u32 	%r251, %lhs, %rhs;
	}
	add.s32 	%r252, %r250, %r251;
	xor.b32  	%r253, %r243, %r236;
	xor.b32  	%r254, %r253, %r249;
	sub.s32 	%r255, %r252, %r254;
	xor.b32  	%r256, %r249, %r243;
	xor.b32  	%r257, %r256, %r255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r236, 23;
	shr.b32 	%rhs, %r236, 9;
	add.u32 	%r258, %lhs, %rhs;
	}
	sub.s32 	%r259, %r258, %r257;
	add.s32 	%r260, %r259, -1859775393;
	ld.global.u32 	%r261, [%rd12+8];
	sub.s32 	%r262, %r202, %r261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 29;
	shr.b32 	%rhs, %r243, 3;
	add.u32 	%r263, %lhs, %rhs;
	}
	add.s32 	%r264, %r262, %r263;
	xor.b32  	%r265, %r255, %r249;
	xor.b32  	%r266, %r265, %r260;
	sub.s32 	%r267, %r264, %r266;
	xor.b32  	%r268, %r260, %r255;
	xor.b32  	%r269, %r268, %r267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 17;
	shr.b32 	%rhs, %r249, 15;
	add.u32 	%r270, %lhs, %rhs;
	}
	sub.s32 	%r271, %r270, %r269;
	add.s32 	%r272, %r271, -1859775393;
	ld.global.u32 	%r49, [%rd12+16];
	sub.s32 	%r273, %r202, %r49;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 21;
	shr.b32 	%rhs, %r255, 11;
	add.u32 	%r274, %lhs, %rhs;
	}
	add.s32 	%r275, %r273, %r274;
	xor.b32  	%r276, %r267, %r260;
	xor.b32  	%r277, %r276, %r272;
	xor.b32  	%r278, %r272, %r267;
	sub.s32 	%r26, %r275, %r277;
	xor.b32  	%r279, %r278, %r26;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r260, 23;
	shr.b32 	%rhs, %r260, 9;
	add.u32 	%r280, %lhs, %rhs;
	}
	sub.s32 	%r281, %r280, %r279;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r272, 19;
	shr.b32 	%rhs, %r272, 13;
	add.u32 	%r283, %lhs, %rhs;
	}
	ld.global.u32 	%r9, [%rd12];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 29;
	shr.b32 	%rhs, %r267, 3;
	add.u32 	%r284, %lhs, %rhs;
	}
	add.s32 	%r285, %r284, -1859775393;
	xor.b32  	%r286, %r26, %r272;
	add.s32 	%r30, %r281, -1859775393;
	xor.b32  	%r287, %r286, %r30;
	sub.s32 	%r10, %r285, %r287;
	add.s32 	%r14, %r283, -1518500249;
	mov.u32 	%r1434, 0;

BB7_3:
	add.s32 	%r1422, %r261, 1518500249;
	add.s32 	%r1421, %r237, 1518500249;
	add.s32 	%r1420, %r214, -271733879;
	add.s32 	%r1419, %r261, -1732584194;
	add.s32 	%r1418, %r237, 271733878;
	and.b32  	%r1417, %r30, %r26;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 23;
	shr.b32 	%rhs, %r26, 9;
	add.u32 	%r1416, %lhs, %rhs;
	}
	add.s32 	%r1415, %r1416, -1518500249;
	add.s32 	%r1414, %r57, 1518500249;
	add.s32 	%r1413, %r53, 1518500249;
	add.s32 	%r1412, %r49, 1518500249;
	ld.param.u64 	%rd31, [m01000_s08_param_3];
	shr.u32 	%r288, %r1434, 2;
	mul.wide.u32 	%rd13, %r288, 16;
	add.s64 	%rd14, %rd31, %rd13;
	ld.const.v4.u32 	{%r289, %r290, %r291, %r292}, [%rd14];
	or.b32  	%r134, %r9, %r292;
	or.b32  	%r133, %r9, %r291;
	or.b32  	%r132, %r9, %r290;
	or.b32  	%r131, %r9, %r289;
	sub.s32 	%r135, %r10, %r131;
	sub.s32 	%r136, %r10, %r132;
	sub.s32 	%r137, %r10, %r133;
	sub.s32 	%r138, %r10, %r134;
	and.b32  	%r297, %r26, %r138;
	and.b32  	%r298, %r26, %r137;
	and.b32  	%r299, %r26, %r136;
	and.b32  	%r300, %r26, %r135;
	or.b32  	%r301, %r1417, %r300;
	or.b32  	%r302, %r1417, %r299;
	or.b32  	%r303, %r1417, %r298;
	or.b32  	%r304, %r1417, %r297;
	and.b32  	%r305, %r30, %r135;
	and.b32  	%r306, %r30, %r136;
	and.b32  	%r307, %r30, %r137;
	and.b32  	%r308, %r30, %r138;
	or.b32  	%r309, %r304, %r308;
	or.b32  	%r310, %r303, %r307;
	or.b32  	%r311, %r302, %r306;
	or.b32  	%r312, %r301, %r305;
	sub.s32 	%r139, %r14, %r312;
	sub.s32 	%r140, %r14, %r311;
	sub.s32 	%r141, %r14, %r310;
	sub.s32 	%r142, %r14, %r309;
	and.b32  	%r313, %r30, %r142;
	and.b32  	%r314, %r30, %r141;
	and.b32  	%r315, %r30, %r140;
	and.b32  	%r316, %r30, %r139;
	or.b32  	%r317, %r305, %r316;
	or.b32  	%r318, %r306, %r315;
	or.b32  	%r319, %r307, %r314;
	or.b32  	%r320, %r308, %r313;
	and.b32  	%r321, %r135, %r139;
	and.b32  	%r322, %r136, %r140;
	and.b32  	%r323, %r137, %r141;
	and.b32  	%r324, %r138, %r142;
	or.b32  	%r325, %r320, %r324;
	or.b32  	%r326, %r319, %r323;
	or.b32  	%r327, %r318, %r322;
	or.b32  	%r328, %r317, %r321;
	add.s32 	%r329, %r131, -1;
	add.s32 	%r330, %r132, -1;
	add.s32 	%r331, %r133, -1;
	add.s32 	%r332, %r134, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 3;
	shr.b32 	%rhs, %r332, 29;
	add.u32 	%r333, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 3;
	shr.b32 	%rhs, %r331, 29;
	add.u32 	%r334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r330, 3;
	shr.b32 	%rhs, %r330, 29;
	add.u32 	%r335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 3;
	shr.b32 	%rhs, %r329, 29;
	add.u32 	%r336, %lhs, %rhs;
	}
	and.b32  	%r337, %r336, 2004318071;
	and.b32  	%r338, %r335, 2004318071;
	and.b32  	%r339, %r334, 2004318071;
	and.b32  	%r340, %r333, 2004318071;
	xor.b32  	%r341, %r340, -1732584194;
	xor.b32  	%r342, %r339, -1732584194;
	xor.b32  	%r343, %r338, -1732584194;
	xor.b32  	%r344, %r337, -1732584194;
	add.s32 	%r345, %r1418, %r344;
	add.s32 	%r346, %r1418, %r343;
	add.s32 	%r347, %r1418, %r342;
	add.s32 	%r348, %r1418, %r341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 7;
	shr.b32 	%rhs, %r348, 25;
	add.u32 	%r349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 7;
	shr.b32 	%rhs, %r347, 25;
	add.u32 	%r350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 7;
	shr.b32 	%rhs, %r346, 25;
	add.u32 	%r351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r345, 7;
	shr.b32 	%rhs, %r345, 25;
	add.u32 	%r352, %lhs, %rhs;
	}
	xor.b32  	%r353, %r333, -271733879;
	xor.b32  	%r354, %r334, -271733879;
	xor.b32  	%r355, %r335, -271733879;
	xor.b32  	%r356, %r336, -271733879;
	and.b32  	%r357, %r356, %r352;
	and.b32  	%r358, %r355, %r351;
	and.b32  	%r359, %r354, %r350;
	and.b32  	%r360, %r353, %r349;
	xor.b32  	%r361, %r360, -271733879;
	xor.b32  	%r362, %r359, -271733879;
	xor.b32  	%r363, %r358, -271733879;
	xor.b32  	%r364, %r357, -271733879;
	add.s32 	%r365, %r1419, %r364;
	add.s32 	%r366, %r1419, %r363;
	add.s32 	%r367, %r1419, %r362;
	add.s32 	%r368, %r1419, %r361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r368, 11;
	shr.b32 	%rhs, %r368, 21;
	add.u32 	%r369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r367, 11;
	shr.b32 	%rhs, %r367, 21;
	add.u32 	%r370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 11;
	shr.b32 	%rhs, %r366, 21;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 11;
	shr.b32 	%rhs, %r365, 21;
	add.u32 	%r372, %lhs, %rhs;
	}
	xor.b32  	%r373, %r333, %r349;
	xor.b32  	%r374, %r334, %r350;
	xor.b32  	%r375, %r335, %r351;
	xor.b32  	%r376, %r336, %r352;
	and.b32  	%r377, %r376, %r372;
	and.b32  	%r378, %r375, %r371;
	and.b32  	%r379, %r374, %r370;
	and.b32  	%r380, %r373, %r369;
	xor.b32  	%r381, %r380, %r333;
	xor.b32  	%r382, %r379, %r334;
	xor.b32  	%r383, %r378, %r335;
	xor.b32  	%r384, %r377, %r336;
	add.s32 	%r385, %r1420, %r384;
	add.s32 	%r386, %r1420, %r383;
	add.s32 	%r387, %r1420, %r382;
	add.s32 	%r388, %r1420, %r381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 19;
	shr.b32 	%rhs, %r388, 13;
	add.u32 	%r389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 19;
	shr.b32 	%rhs, %r387, 13;
	add.u32 	%r390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 19;
	shr.b32 	%rhs, %r386, 13;
	add.u32 	%r391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 19;
	shr.b32 	%rhs, %r385, 13;
	add.u32 	%r392, %lhs, %rhs;
	}
	xor.b32  	%r393, %r349, %r369;
	xor.b32  	%r394, %r350, %r370;
	xor.b32  	%r395, %r351, %r371;
	xor.b32  	%r396, %r352, %r372;
	and.b32  	%r397, %r396, %r392;
	and.b32  	%r398, %r395, %r391;
	and.b32  	%r399, %r394, %r390;
	and.b32  	%r400, %r393, %r389;
	xor.b32  	%r401, %r400, %r349;
	xor.b32  	%r402, %r399, %r350;
	xor.b32  	%r403, %r398, %r351;
	xor.b32  	%r404, %r397, %r352;
	add.s32 	%r405, %r333, %r49;
	add.s32 	%r406, %r334, %r49;
	add.s32 	%r407, %r335, %r49;
	add.s32 	%r408, %r336, %r49;
	add.s32 	%r409, %r408, %r404;
	add.s32 	%r410, %r407, %r403;
	add.s32 	%r411, %r406, %r402;
	add.s32 	%r412, %r405, %r401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 3;
	shr.b32 	%rhs, %r412, 29;
	add.u32 	%r413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 3;
	shr.b32 	%rhs, %r411, 29;
	add.u32 	%r414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 3;
	shr.b32 	%rhs, %r410, 29;
	add.u32 	%r415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 3;
	shr.b32 	%rhs, %r409, 29;
	add.u32 	%r416, %lhs, %rhs;
	}
	xor.b32  	%r417, %r369, %r389;
	xor.b32  	%r418, %r370, %r390;
	xor.b32  	%r419, %r371, %r391;
	xor.b32  	%r420, %r372, %r392;
	and.b32  	%r421, %r420, %r416;
	and.b32  	%r422, %r419, %r415;
	and.b32  	%r423, %r418, %r414;
	and.b32  	%r424, %r417, %r413;
	xor.b32  	%r425, %r424, %r369;
	xor.b32  	%r426, %r423, %r370;
	xor.b32  	%r427, %r422, %r371;
	xor.b32  	%r428, %r421, %r372;
	add.s32 	%r429, %r349, %r53;
	add.s32 	%r430, %r350, %r53;
	add.s32 	%r431, %r351, %r53;
	add.s32 	%r432, %r352, %r53;
	add.s32 	%r433, %r432, %r428;
	add.s32 	%r434, %r431, %r427;
	add.s32 	%r435, %r430, %r426;
	add.s32 	%r436, %r429, %r425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 7;
	shr.b32 	%rhs, %r436, 25;
	add.u32 	%r437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 7;
	shr.b32 	%rhs, %r435, 25;
	add.u32 	%r438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 7;
	shr.b32 	%rhs, %r434, 25;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 7;
	shr.b32 	%rhs, %r433, 25;
	add.u32 	%r440, %lhs, %rhs;
	}
	xor.b32  	%r441, %r389, %r413;
	xor.b32  	%r442, %r390, %r414;
	xor.b32  	%r443, %r391, %r415;
	xor.b32  	%r444, %r392, %r416;
	and.b32  	%r445, %r444, %r440;
	and.b32  	%r446, %r443, %r439;
	and.b32  	%r447, %r442, %r438;
	and.b32  	%r448, %r441, %r437;
	xor.b32  	%r449, %r448, %r389;
	xor.b32  	%r450, %r447, %r390;
	xor.b32  	%r451, %r446, %r391;
	xor.b32  	%r452, %r445, %r392;
	add.s32 	%r453, %r369, %r57;
	add.s32 	%r454, %r370, %r57;
	add.s32 	%r455, %r371, %r57;
	add.s32 	%r456, %r372, %r57;
	add.s32 	%r457, %r456, %r452;
	add.s32 	%r458, %r455, %r451;
	add.s32 	%r459, %r454, %r450;
	add.s32 	%r460, %r453, %r449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r460, 11;
	shr.b32 	%rhs, %r460, 21;
	add.u32 	%r461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 11;
	shr.b32 	%rhs, %r459, 21;
	add.u32 	%r462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 11;
	shr.b32 	%rhs, %r458, 21;
	add.u32 	%r463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 11;
	shr.b32 	%rhs, %r457, 21;
	add.u32 	%r464, %lhs, %rhs;
	}
	xor.b32  	%r465, %r413, %r437;
	xor.b32  	%r466, %r414, %r438;
	xor.b32  	%r467, %r415, %r439;
	xor.b32  	%r468, %r416, %r440;
	and.b32  	%r469, %r468, %r464;
	and.b32  	%r470, %r467, %r463;
	and.b32  	%r471, %r466, %r462;
	and.b32  	%r472, %r465, %r461;
	xor.b32  	%r473, %r472, %r413;
	xor.b32  	%r474, %r471, %r414;
	xor.b32  	%r475, %r470, %r415;
	xor.b32  	%r476, %r469, %r416;
	add.s32 	%r477, %r389, %r61;
	add.s32 	%r478, %r390, %r61;
	add.s32 	%r479, %r391, %r61;
	add.s32 	%r480, %r392, %r61;
	add.s32 	%r481, %r480, %r476;
	add.s32 	%r482, %r479, %r475;
	add.s32 	%r483, %r478, %r474;
	add.s32 	%r484, %r477, %r473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 19;
	shr.b32 	%rhs, %r484, 13;
	add.u32 	%r485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 19;
	shr.b32 	%rhs, %r483, 13;
	add.u32 	%r486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 19;
	shr.b32 	%rhs, %r482, 13;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 19;
	shr.b32 	%rhs, %r481, 13;
	add.u32 	%r488, %lhs, %rhs;
	}
	xor.b32  	%r489, %r437, %r461;
	xor.b32  	%r490, %r438, %r462;
	xor.b32  	%r491, %r439, %r463;
	xor.b32  	%r492, %r440, %r464;
	and.b32  	%r493, %r492, %r488;
	and.b32  	%r494, %r491, %r487;
	and.b32  	%r495, %r490, %r486;
	and.b32  	%r496, %r489, %r485;
	xor.b32  	%r497, %r496, %r437;
	xor.b32  	%r498, %r495, %r438;
	xor.b32  	%r499, %r494, %r439;
	xor.b32  	%r500, %r493, %r440;
	add.s32 	%r501, %r416, %r500;
	add.s32 	%r502, %r415, %r499;
	add.s32 	%r503, %r414, %r498;
	add.s32 	%r504, %r413, %r497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 3;
	shr.b32 	%rhs, %r504, 29;
	add.u32 	%r505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 3;
	shr.b32 	%rhs, %r503, 29;
	add.u32 	%r506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 3;
	shr.b32 	%rhs, %r502, 29;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r501, 3;
	shr.b32 	%rhs, %r501, 29;
	add.u32 	%r508, %lhs, %rhs;
	}
	xor.b32  	%r509, %r461, %r485;
	xor.b32  	%r510, %r462, %r486;
	xor.b32  	%r511, %r463, %r487;
	xor.b32  	%r512, %r464, %r488;
	and.b32  	%r513, %r512, %r508;
	and.b32  	%r514, %r511, %r507;
	and.b32  	%r515, %r510, %r506;
	and.b32  	%r516, %r509, %r505;
	xor.b32  	%r517, %r516, %r461;
	xor.b32  	%r518, %r515, %r462;
	xor.b32  	%r519, %r514, %r463;
	xor.b32  	%r520, %r513, %r464;
	add.s32 	%r521, %r440, %r520;
	add.s32 	%r522, %r439, %r519;
	add.s32 	%r523, %r438, %r518;
	add.s32 	%r524, %r437, %r517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 7;
	shr.b32 	%rhs, %r524, 25;
	add.u32 	%r525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 7;
	shr.b32 	%rhs, %r523, 25;
	add.u32 	%r526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 7;
	shr.b32 	%rhs, %r522, 25;
	add.u32 	%r527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 7;
	shr.b32 	%rhs, %r521, 25;
	add.u32 	%r528, %lhs, %rhs;
	}
	xor.b32  	%r529, %r485, %r505;
	xor.b32  	%r530, %r486, %r506;
	xor.b32  	%r531, %r487, %r507;
	xor.b32  	%r532, %r488, %r508;
	and.b32  	%r533, %r532, %r528;
	and.b32  	%r534, %r531, %r527;
	and.b32  	%r535, %r530, %r526;
	and.b32  	%r536, %r529, %r525;
	xor.b32  	%r537, %r536, %r485;
	xor.b32  	%r538, %r535, %r486;
	xor.b32  	%r539, %r534, %r487;
	xor.b32  	%r540, %r533, %r488;
	add.s32 	%r541, %r464, %r540;
	add.s32 	%r542, %r463, %r539;
	add.s32 	%r543, %r462, %r538;
	add.s32 	%r544, %r461, %r537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 11;
	shr.b32 	%rhs, %r544, 21;
	add.u32 	%r545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 11;
	shr.b32 	%rhs, %r543, 21;
	add.u32 	%r546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 11;
	shr.b32 	%rhs, %r542, 21;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 11;
	shr.b32 	%rhs, %r541, 21;
	add.u32 	%r548, %lhs, %rhs;
	}
	xor.b32  	%r549, %r505, %r525;
	xor.b32  	%r550, %r506, %r526;
	xor.b32  	%r551, %r507, %r527;
	xor.b32  	%r552, %r508, %r528;
	and.b32  	%r553, %r552, %r548;
	and.b32  	%r554, %r551, %r547;
	and.b32  	%r555, %r550, %r546;
	and.b32  	%r556, %r549, %r545;
	xor.b32  	%r557, %r556, %r505;
	xor.b32  	%r558, %r555, %r506;
	xor.b32  	%r559, %r554, %r507;
	xor.b32  	%r560, %r553, %r508;
	add.s32 	%r561, %r488, %r560;
	add.s32 	%r562, %r487, %r559;
	add.s32 	%r563, %r486, %r558;
	add.s32 	%r564, %r485, %r557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 19;
	shr.b32 	%rhs, %r564, 13;
	add.u32 	%r565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 19;
	shr.b32 	%rhs, %r563, 13;
	add.u32 	%r566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 19;
	shr.b32 	%rhs, %r562, 13;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r561, 19;
	shr.b32 	%rhs, %r561, 13;
	add.u32 	%r568, %lhs, %rhs;
	}
	xor.b32  	%r569, %r525, %r545;
	xor.b32  	%r570, %r526, %r546;
	xor.b32  	%r571, %r527, %r547;
	xor.b32  	%r572, %r528, %r548;
	and.b32  	%r573, %r572, %r568;
	and.b32  	%r574, %r571, %r567;
	and.b32  	%r575, %r570, %r566;
	and.b32  	%r576, %r569, %r565;
	xor.b32  	%r577, %r576, %r525;
	xor.b32  	%r578, %r575, %r526;
	xor.b32  	%r579, %r574, %r527;
	xor.b32  	%r580, %r573, %r528;
	add.s32 	%r581, %r508, %r580;
	add.s32 	%r582, %r507, %r579;
	add.s32 	%r583, %r506, %r578;
	add.s32 	%r584, %r505, %r577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 3;
	shr.b32 	%rhs, %r584, 29;
	add.u32 	%r585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 3;
	shr.b32 	%rhs, %r583, 29;
	add.u32 	%r586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r582, 3;
	shr.b32 	%rhs, %r582, 29;
	add.u32 	%r587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 3;
	shr.b32 	%rhs, %r581, 29;
	add.u32 	%r588, %lhs, %rhs;
	}
	xor.b32  	%r589, %r545, %r565;
	xor.b32  	%r590, %r546, %r566;
	xor.b32  	%r591, %r547, %r567;
	xor.b32  	%r592, %r548, %r568;
	and.b32  	%r593, %r592, %r588;
	and.b32  	%r594, %r591, %r587;
	and.b32  	%r595, %r590, %r586;
	and.b32  	%r596, %r589, %r585;
	xor.b32  	%r597, %r596, %r545;
	xor.b32  	%r598, %r595, %r546;
	xor.b32  	%r599, %r594, %r547;
	xor.b32  	%r600, %r593, %r548;
	add.s32 	%r601, %r528, %r600;
	add.s32 	%r602, %r527, %r599;
	add.s32 	%r603, %r526, %r598;
	add.s32 	%r604, %r525, %r597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 7;
	shr.b32 	%rhs, %r604, 25;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r603, 7;
	shr.b32 	%rhs, %r603, 25;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 7;
	shr.b32 	%rhs, %r602, 25;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 7;
	shr.b32 	%rhs, %r601, 25;
	add.u32 	%r608, %lhs, %rhs;
	}
	xor.b32  	%r609, %r565, %r585;
	xor.b32  	%r610, %r566, %r586;
	xor.b32  	%r611, %r567, %r587;
	xor.b32  	%r612, %r568, %r588;
	and.b32  	%r613, %r612, %r608;
	and.b32  	%r614, %r611, %r607;
	and.b32  	%r615, %r610, %r606;
	and.b32  	%r616, %r609, %r605;
	xor.b32  	%r617, %r616, %r565;
	xor.b32  	%r618, %r615, %r566;
	xor.b32  	%r619, %r614, %r567;
	xor.b32  	%r620, %r613, %r568;
	add.s32 	%r621, %r545, %r65;
	add.s32 	%r622, %r546, %r65;
	add.s32 	%r623, %r547, %r65;
	add.s32 	%r624, %r548, %r65;
	add.s32 	%r625, %r624, %r620;
	add.s32 	%r626, %r623, %r619;
	add.s32 	%r627, %r622, %r618;
	add.s32 	%r628, %r621, %r617;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 11;
	shr.b32 	%rhs, %r628, 21;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 11;
	shr.b32 	%rhs, %r627, 21;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 11;
	shr.b32 	%rhs, %r626, 21;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 11;
	shr.b32 	%rhs, %r625, 21;
	add.u32 	%r632, %lhs, %rhs;
	}
	xor.b32  	%r633, %r585, %r605;
	xor.b32  	%r634, %r586, %r606;
	xor.b32  	%r635, %r587, %r607;
	xor.b32  	%r636, %r588, %r608;
	and.b32  	%r637, %r636, %r632;
	and.b32  	%r638, %r635, %r631;
	and.b32  	%r639, %r634, %r630;
	and.b32  	%r640, %r633, %r629;
	xor.b32  	%r641, %r640, %r585;
	xor.b32  	%r642, %r639, %r586;
	xor.b32  	%r643, %r638, %r587;
	xor.b32  	%r644, %r637, %r588;
	add.s32 	%r645, %r568, %r644;
	add.s32 	%r646, %r567, %r643;
	add.s32 	%r647, %r566, %r642;
	add.s32 	%r648, %r565, %r641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 19;
	shr.b32 	%rhs, %r648, 13;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 19;
	shr.b32 	%rhs, %r647, 13;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 19;
	shr.b32 	%rhs, %r646, 13;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r645, 19;
	shr.b32 	%rhs, %r645, 13;
	add.u32 	%r652, %lhs, %rhs;
	}
	add.s32 	%r653, %r588, %r131;
	add.s32 	%r654, %r587, %r132;
	add.s32 	%r655, %r586, %r133;
	add.s32 	%r656, %r585, %r134;
	xor.b32  	%r657, %r652, %r608;
	xor.b32  	%r658, %r651, %r607;
	xor.b32  	%r659, %r650, %r606;
	xor.b32  	%r660, %r649, %r605;
	xor.b32  	%r661, %r652, %r632;
	xor.b32  	%r662, %r651, %r631;
	xor.b32  	%r663, %r650, %r630;
	xor.b32  	%r664, %r649, %r629;
	and.b32  	%r665, %r664, %r660;
	and.b32  	%r666, %r663, %r659;
	and.b32  	%r667, %r662, %r658;
	and.b32  	%r668, %r661, %r657;
	xor.b32  	%r669, %r668, %r652;
	xor.b32  	%r670, %r667, %r651;
	xor.b32  	%r671, %r666, %r650;
	xor.b32  	%r672, %r665, %r649;
	add.s32 	%r673, %r656, %r672;
	add.s32 	%r674, %r655, %r671;
	add.s32 	%r675, %r654, %r670;
	add.s32 	%r676, %r653, %r669;
	add.s32 	%r677, %r676, 1518500249;
	add.s32 	%r678, %r675, 1518500249;
	add.s32 	%r679, %r674, 1518500249;
	add.s32 	%r680, %r673, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 3;
	shr.b32 	%rhs, %r677, 29;
	add.u32 	%r681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 3;
	shr.b32 	%rhs, %r678, 29;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 3;
	shr.b32 	%rhs, %r679, 29;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 3;
	shr.b32 	%rhs, %r680, 29;
	add.u32 	%r684, %lhs, %rhs;
	}
	xor.b32  	%r685, %r684, %r629;
	xor.b32  	%r686, %r683, %r630;
	xor.b32  	%r687, %r682, %r631;
	xor.b32  	%r688, %r681, %r632;
	xor.b32  	%r689, %r684, %r649;
	xor.b32  	%r690, %r683, %r650;
	xor.b32  	%r691, %r682, %r651;
	xor.b32  	%r692, %r681, %r652;
	and.b32  	%r693, %r692, %r688;
	and.b32  	%r694, %r691, %r687;
	and.b32  	%r695, %r690, %r686;
	and.b32  	%r696, %r689, %r685;
	xor.b32  	%r697, %r696, %r684;
	xor.b32  	%r698, %r695, %r683;
	xor.b32  	%r699, %r694, %r682;
	xor.b32  	%r700, %r693, %r681;
	add.s32 	%r701, %r605, %r1412;
	add.s32 	%r702, %r606, %r1412;
	add.s32 	%r703, %r607, %r1412;
	add.s32 	%r704, %r608, %r1412;
	add.s32 	%r705, %r704, %r700;
	add.s32 	%r706, %r703, %r699;
	add.s32 	%r707, %r702, %r698;
	add.s32 	%r708, %r701, %r697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 5;
	shr.b32 	%rhs, %r708, 27;
	add.u32 	%r709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 5;
	shr.b32 	%rhs, %r707, 27;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 5;
	shr.b32 	%rhs, %r706, 27;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 5;
	shr.b32 	%rhs, %r705, 27;
	add.u32 	%r712, %lhs, %rhs;
	}
	xor.b32  	%r713, %r712, %r652;
	xor.b32  	%r714, %r711, %r651;
	xor.b32  	%r715, %r710, %r650;
	xor.b32  	%r716, %r709, %r649;
	xor.b32  	%r717, %r712, %r681;
	xor.b32  	%r718, %r711, %r682;
	xor.b32  	%r719, %r710, %r683;
	xor.b32  	%r720, %r709, %r684;
	and.b32  	%r721, %r720, %r716;
	and.b32  	%r722, %r719, %r715;
	and.b32  	%r723, %r718, %r714;
	and.b32  	%r724, %r717, %r713;
	xor.b32  	%r725, %r724, %r712;
	xor.b32  	%r726, %r723, %r711;
	xor.b32  	%r727, %r722, %r710;
	xor.b32  	%r728, %r721, %r709;
	add.s32 	%r729, %r629, %r728;
	add.s32 	%r730, %r630, %r727;
	add.s32 	%r731, %r631, %r726;
	add.s32 	%r732, %r632, %r725;
	add.s32 	%r733, %r732, 1518500249;
	add.s32 	%r734, %r731, 1518500249;
	add.s32 	%r735, %r730, 1518500249;
	add.s32 	%r736, %r729, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 9;
	shr.b32 	%rhs, %r736, 23;
	add.u32 	%r737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 9;
	shr.b32 	%rhs, %r735, 23;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 9;
	shr.b32 	%rhs, %r734, 23;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 9;
	shr.b32 	%rhs, %r733, 23;
	add.u32 	%r740, %lhs, %rhs;
	}
	xor.b32  	%r741, %r740, %r681;
	xor.b32  	%r742, %r739, %r682;
	xor.b32  	%r743, %r738, %r683;
	xor.b32  	%r744, %r737, %r684;
	xor.b32  	%r745, %r740, %r712;
	xor.b32  	%r746, %r739, %r711;
	xor.b32  	%r747, %r738, %r710;
	xor.b32  	%r748, %r737, %r709;
	and.b32  	%r749, %r748, %r744;
	and.b32  	%r750, %r747, %r743;
	and.b32  	%r751, %r746, %r742;
	and.b32  	%r752, %r745, %r741;
	xor.b32  	%r753, %r752, %r740;
	xor.b32  	%r754, %r751, %r739;
	xor.b32  	%r755, %r750, %r738;
	xor.b32  	%r756, %r749, %r737;
	add.s32 	%r757, %r649, %r756;
	add.s32 	%r758, %r650, %r755;
	add.s32 	%r759, %r651, %r754;
	add.s32 	%r760, %r652, %r753;
	add.s32 	%r761, %r760, 1518500249;
	add.s32 	%r762, %r759, 1518500249;
	add.s32 	%r763, %r758, 1518500249;
	add.s32 	%r764, %r757, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 13;
	shr.b32 	%rhs, %r761, 19;
	add.u32 	%r765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 13;
	shr.b32 	%rhs, %r762, 19;
	add.u32 	%r766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 13;
	shr.b32 	%rhs, %r763, 19;
	add.u32 	%r767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 13;
	shr.b32 	%rhs, %r764, 19;
	add.u32 	%r768, %lhs, %rhs;
	}
	xor.b32  	%r769, %r768, %r709;
	xor.b32  	%r770, %r767, %r710;
	xor.b32  	%r771, %r766, %r711;
	xor.b32  	%r772, %r765, %r712;
	xor.b32  	%r773, %r768, %r737;
	xor.b32  	%r774, %r767, %r738;
	xor.b32  	%r775, %r766, %r739;
	xor.b32  	%r776, %r765, %r740;
	and.b32  	%r777, %r776, %r772;
	and.b32  	%r778, %r775, %r771;
	and.b32  	%r779, %r774, %r770;
	and.b32  	%r780, %r773, %r769;
	xor.b32  	%r781, %r780, %r768;
	xor.b32  	%r782, %r779, %r767;
	xor.b32  	%r783, %r778, %r766;
	xor.b32  	%r784, %r777, %r765;
	add.s32 	%r785, %r684, %r1421;
	add.s32 	%r786, %r683, %r1421;
	add.s32 	%r787, %r682, %r1421;
	add.s32 	%r788, %r681, %r1421;
	add.s32 	%r789, %r788, %r784;
	add.s32 	%r790, %r787, %r783;
	add.s32 	%r791, %r786, %r782;
	add.s32 	%r792, %r785, %r781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r789, 3;
	shr.b32 	%rhs, %r789, 29;
	add.u32 	%r793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 3;
	shr.b32 	%rhs, %r790, 29;
	add.u32 	%r794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 3;
	shr.b32 	%rhs, %r791, 29;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 3;
	shr.b32 	%rhs, %r792, 29;
	add.u32 	%r796, %lhs, %rhs;
	}
	xor.b32  	%r797, %r796, %r737;
	xor.b32  	%r798, %r795, %r738;
	xor.b32  	%r799, %r794, %r739;
	xor.b32  	%r800, %r793, %r740;
	xor.b32  	%r801, %r796, %r768;
	xor.b32  	%r802, %r795, %r767;
	xor.b32  	%r803, %r794, %r766;
	xor.b32  	%r804, %r793, %r765;
	and.b32  	%r805, %r804, %r800;
	and.b32  	%r806, %r803, %r799;
	and.b32  	%r807, %r802, %r798;
	and.b32  	%r808, %r801, %r797;
	xor.b32  	%r809, %r808, %r796;
	xor.b32  	%r810, %r807, %r795;
	xor.b32  	%r811, %r806, %r794;
	xor.b32  	%r812, %r805, %r793;
	add.s32 	%r813, %r709, %r1413;
	add.s32 	%r814, %r710, %r1413;
	add.s32 	%r815, %r711, %r1413;
	add.s32 	%r816, %r712, %r1413;
	add.s32 	%r817, %r816, %r812;
	add.s32 	%r818, %r815, %r811;
	add.s32 	%r819, %r814, %r810;
	add.s32 	%r820, %r813, %r809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 5;
	shr.b32 	%rhs, %r820, 27;
	add.u32 	%r821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 5;
	shr.b32 	%rhs, %r819, 27;
	add.u32 	%r822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 5;
	shr.b32 	%rhs, %r818, 27;
	add.u32 	%r823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 5;
	shr.b32 	%rhs, %r817, 27;
	add.u32 	%r824, %lhs, %rhs;
	}
	xor.b32  	%r825, %r824, %r765;
	xor.b32  	%r826, %r823, %r766;
	xor.b32  	%r827, %r822, %r767;
	xor.b32  	%r828, %r821, %r768;
	xor.b32  	%r829, %r824, %r793;
	xor.b32  	%r830, %r823, %r794;
	xor.b32  	%r831, %r822, %r795;
	xor.b32  	%r832, %r821, %r796;
	and.b32  	%r833, %r832, %r828;
	and.b32  	%r834, %r831, %r827;
	and.b32  	%r835, %r830, %r826;
	and.b32  	%r836, %r829, %r825;
	xor.b32  	%r837, %r836, %r824;
	xor.b32  	%r838, %r835, %r823;
	xor.b32  	%r839, %r834, %r822;
	xor.b32  	%r840, %r833, %r821;
	add.s32 	%r841, %r737, %r840;
	add.s32 	%r842, %r738, %r839;
	add.s32 	%r843, %r739, %r838;
	add.s32 	%r844, %r740, %r837;
	add.s32 	%r845, %r844, 1518500249;
	add.s32 	%r846, %r843, 1518500249;
	add.s32 	%r847, %r842, 1518500249;
	add.s32 	%r848, %r841, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 9;
	shr.b32 	%rhs, %r848, 23;
	add.u32 	%r849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r847, 9;
	shr.b32 	%rhs, %r847, 23;
	add.u32 	%r850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 9;
	shr.b32 	%rhs, %r846, 23;
	add.u32 	%r851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 9;
	shr.b32 	%rhs, %r845, 23;
	add.u32 	%r852, %lhs, %rhs;
	}
	xor.b32  	%r853, %r852, %r793;
	xor.b32  	%r854, %r851, %r794;
	xor.b32  	%r855, %r850, %r795;
	xor.b32  	%r856, %r849, %r796;
	xor.b32  	%r857, %r852, %r824;
	xor.b32  	%r858, %r851, %r823;
	xor.b32  	%r859, %r850, %r822;
	xor.b32  	%r860, %r849, %r821;
	and.b32  	%r861, %r860, %r856;
	and.b32  	%r862, %r859, %r855;
	and.b32  	%r863, %r858, %r854;
	and.b32  	%r864, %r857, %r853;
	xor.b32  	%r865, %r864, %r852;
	xor.b32  	%r866, %r863, %r851;
	xor.b32  	%r867, %r862, %r850;
	xor.b32  	%r868, %r861, %r849;
	add.s32 	%r869, %r768, %r868;
	add.s32 	%r870, %r767, %r867;
	add.s32 	%r871, %r766, %r866;
	add.s32 	%r872, %r765, %r865;
	add.s32 	%r873, %r872, 1518500249;
	add.s32 	%r874, %r871, 1518500249;
	add.s32 	%r875, %r870, 1518500249;
	add.s32 	%r876, %r869, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 13;
	shr.b32 	%rhs, %r873, 19;
	add.u32 	%r143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 13;
	shr.b32 	%rhs, %r874, 19;
	add.u32 	%r144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 13;
	shr.b32 	%rhs, %r875, 19;
	add.u32 	%r145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 13;
	shr.b32 	%rhs, %r876, 19;
	add.u32 	%r146, %lhs, %rhs;
	}
	xor.b32  	%r877, %r146, %r821;
	xor.b32  	%r878, %r145, %r822;
	xor.b32  	%r879, %r144, %r823;
	xor.b32  	%r880, %r143, %r824;
	xor.b32  	%r881, %r146, %r849;
	xor.b32  	%r882, %r145, %r850;
	xor.b32  	%r883, %r144, %r851;
	xor.b32  	%r884, %r143, %r852;
	and.b32  	%r885, %r884, %r880;
	and.b32  	%r886, %r883, %r879;
	and.b32  	%r887, %r882, %r878;
	and.b32  	%r888, %r881, %r877;
	xor.b32  	%r889, %r888, %r146;
	xor.b32  	%r890, %r887, %r145;
	xor.b32  	%r891, %r886, %r144;
	xor.b32  	%r892, %r885, %r143;
	add.s32 	%r893, %r796, %r1422;
	add.s32 	%r894, %r795, %r1422;
	add.s32 	%r895, %r794, %r1422;
	add.s32 	%r896, %r793, %r1422;
	add.s32 	%r897, %r896, %r892;
	add.s32 	%r898, %r895, %r891;
	add.s32 	%r899, %r894, %r890;
	add.s32 	%r900, %r893, %r889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 3;
	shr.b32 	%rhs, %r897, 29;
	add.u32 	%r147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 3;
	shr.b32 	%rhs, %r898, 29;
	add.u32 	%r148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 3;
	shr.b32 	%rhs, %r899, 29;
	add.u32 	%r149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 3;
	shr.b32 	%rhs, %r900, 29;
	add.u32 	%r150, %lhs, %rhs;
	}
	xor.b32  	%r901, %r150, %r849;
	xor.b32  	%r902, %r149, %r850;
	xor.b32  	%r903, %r148, %r851;
	xor.b32  	%r904, %r147, %r852;
	xor.b32  	%r905, %r150, %r146;
	xor.b32  	%r906, %r149, %r145;
	xor.b32  	%r907, %r148, %r144;
	xor.b32  	%r908, %r147, %r143;
	and.b32  	%r909, %r908, %r904;
	and.b32  	%r910, %r907, %r903;
	and.b32  	%r911, %r906, %r902;
	and.b32  	%r912, %r905, %r901;
	xor.b32  	%r913, %r912, %r150;
	xor.b32  	%r914, %r911, %r149;
	xor.b32  	%r915, %r910, %r148;
	xor.b32  	%r916, %r909, %r147;
	add.s32 	%r917, %r821, %r1414;
	add.s32 	%r918, %r822, %r1414;
	add.s32 	%r919, %r823, %r1414;
	add.s32 	%r920, %r824, %r1414;
	add.s32 	%r921, %r920, %r916;
	add.s32 	%r922, %r919, %r915;
	add.s32 	%r923, %r918, %r914;
	add.s32 	%r924, %r917, %r913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 5;
	shr.b32 	%rhs, %r924, 27;
	add.u32 	%r154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 5;
	shr.b32 	%rhs, %r923, 27;
	add.u32 	%r153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 5;
	shr.b32 	%rhs, %r922, 27;
	add.u32 	%r152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 5;
	shr.b32 	%rhs, %r921, 27;
	add.u32 	%r151, %lhs, %rhs;
	}
	xor.b32  	%r925, %r151, %r143;
	xor.b32  	%r926, %r152, %r144;
	xor.b32  	%r927, %r153, %r145;
	xor.b32  	%r928, %r154, %r146;
	xor.b32  	%r929, %r151, %r147;
	xor.b32  	%r930, %r152, %r148;
	xor.b32  	%r931, %r153, %r149;
	xor.b32  	%r932, %r154, %r150;
	and.b32  	%r933, %r932, %r928;
	and.b32  	%r934, %r931, %r927;
	and.b32  	%r935, %r930, %r926;
	and.b32  	%r936, %r929, %r925;
	xor.b32  	%r937, %r936, %r151;
	xor.b32  	%r938, %r935, %r152;
	xor.b32  	%r939, %r934, %r153;
	xor.b32  	%r940, %r933, %r154;
	add.s32 	%r941, %r849, %r940;
	add.s32 	%r942, %r850, %r939;
	add.s32 	%r943, %r851, %r938;
	add.s32 	%r944, %r852, %r937;
	add.s32 	%r945, %r944, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 9;
	shr.b32 	%rhs, %r945, 23;
	add.u32 	%r155, %lhs, %rhs;
	}
	add.s32 	%r946, %r943, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 9;
	shr.b32 	%rhs, %r946, 23;
	add.u32 	%r156, %lhs, %rhs;
	}
	add.s32 	%r947, %r942, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 9;
	shr.b32 	%rhs, %r947, 23;
	add.u32 	%r157, %lhs, %rhs;
	}
	add.s32 	%r948, %r941, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 9;
	shr.b32 	%rhs, %r948, 23;
	add.u32 	%r158, %lhs, %rhs;
	}
	sub.s32 	%r949, %r1415, %r328;
	setp.ne.s32	%p3, %r155, %r949;
	sub.s32 	%r950, %r1415, %r327;
	setp.ne.s32	%p4, %r156, %r950;
	and.pred  	%p5, %p3, %p4;
	sub.s32 	%r951, %r1415, %r326;
	setp.ne.s32	%p6, %r157, %r951;
	and.pred  	%p7, %p5, %p6;
	sub.s32 	%r952, %r1415, %r325;
	setp.ne.s32	%p8, %r158, %r952;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB7_26;

	add.s32 	%r1423, %r65, 1518500249;
	xor.b32  	%r953, %r158, %r150;
	xor.b32  	%r954, %r157, %r149;
	xor.b32  	%r955, %r156, %r148;
	xor.b32  	%r956, %r155, %r147;
	xor.b32  	%r957, %r158, %r154;
	xor.b32  	%r958, %r157, %r153;
	xor.b32  	%r959, %r156, %r152;
	xor.b32  	%r960, %r155, %r151;
	and.b32  	%r961, %r960, %r956;
	and.b32  	%r962, %r959, %r955;
	and.b32  	%r963, %r958, %r954;
	and.b32  	%r964, %r957, %r953;
	xor.b32  	%r965, %r964, %r158;
	xor.b32  	%r966, %r963, %r157;
	xor.b32  	%r967, %r962, %r156;
	xor.b32  	%r968, %r961, %r155;
	add.s32 	%r969, %r146, %r1423;
	add.s32 	%r970, %r145, %r1423;
	add.s32 	%r971, %r144, %r1423;
	add.s32 	%r972, %r143, %r1423;
	add.s32 	%r973, %r972, %r968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 13;
	shr.b32 	%rhs, %r973, 19;
	add.u32 	%r159, %lhs, %rhs;
	}
	add.s32 	%r974, %r971, %r967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 13;
	shr.b32 	%rhs, %r974, 19;
	add.u32 	%r160, %lhs, %rhs;
	}
	add.s32 	%r975, %r970, %r966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 13;
	shr.b32 	%rhs, %r975, 19;
	add.u32 	%r161, %lhs, %rhs;
	}
	add.s32 	%r976, %r969, %r965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 13;
	shr.b32 	%rhs, %r976, 19;
	add.u32 	%r162, %lhs, %rhs;
	}
	setp.ne.s32	%p10, %r159, %r139;
	setp.ne.s32	%p11, %r160, %r140;
	and.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r161, %r141;
	and.pred  	%p14, %p12, %p13;
	setp.ne.s32	%p15, %r162, %r142;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB7_26;

	add.s32 	%r1424, %r214, 1518500249;
	xor.b32  	%r977, %r162, %r154;
	xor.b32  	%r978, %r161, %r153;
	xor.b32  	%r979, %r160, %r152;
	xor.b32  	%r980, %r159, %r151;
	xor.b32  	%r981, %r162, %r158;
	xor.b32  	%r982, %r161, %r157;
	xor.b32  	%r983, %r160, %r156;
	xor.b32  	%r984, %r159, %r155;
	and.b32  	%r985, %r984, %r980;
	and.b32  	%r986, %r983, %r979;
	and.b32  	%r987, %r982, %r978;
	and.b32  	%r988, %r981, %r977;
	xor.b32  	%r989, %r988, %r162;
	xor.b32  	%r990, %r987, %r161;
	xor.b32  	%r991, %r986, %r160;
	xor.b32  	%r992, %r985, %r159;
	add.s32 	%r993, %r150, %r1424;
	add.s32 	%r994, %r149, %r1424;
	add.s32 	%r995, %r148, %r1424;
	add.s32 	%r996, %r147, %r1424;
	add.s32 	%r997, %r996, %r992;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 3;
	shr.b32 	%rhs, %r997, 29;
	add.u32 	%r163, %lhs, %rhs;
	}
	add.s32 	%r998, %r995, %r991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 3;
	shr.b32 	%rhs, %r998, 29;
	add.u32 	%r164, %lhs, %rhs;
	}
	add.s32 	%r999, %r994, %r990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 3;
	shr.b32 	%rhs, %r999, 29;
	add.u32 	%r165, %lhs, %rhs;
	}
	add.s32 	%r1000, %r993, %r989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 3;
	shr.b32 	%rhs, %r1000, 29;
	add.u32 	%r166, %lhs, %rhs;
	}
	setp.ne.s32	%p17, %r163, %r135;
	setp.ne.s32	%p18, %r164, %r136;
	and.pred  	%p19, %p17, %p18;
	setp.ne.s32	%p20, %r165, %r137;
	and.pred  	%p21, %p19, %p20;
	setp.ne.s32	%p22, %r166, %r138;
	and.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB7_26;

	add.s32 	%r1433, %r214, 1859775393;
	add.s32 	%r1432, %r237, 1859775393;
	add.s32 	%r1431, %r261, 1859775393;
	add.s32 	%r1430, %r61, 1859775393;
	add.s32 	%r1429, %r53, 1859775393;
	add.s32 	%r1428, %r65, 1859775393;
	add.s32 	%r1427, %r57, 1859775393;
	add.s32 	%r1426, %r49, 1859775393;
	add.s32 	%r1425, %r61, 1518500249;
	xor.b32  	%r1001, %r166, %r158;
	xor.b32  	%r1002, %r165, %r157;
	xor.b32  	%r1003, %r164, %r156;
	xor.b32  	%r1004, %r163, %r155;
	xor.b32  	%r1005, %r166, %r162;
	xor.b32  	%r1006, %r165, %r161;
	xor.b32  	%r1007, %r164, %r160;
	xor.b32  	%r1008, %r163, %r159;
	and.b32  	%r1009, %r1008, %r1004;
	and.b32  	%r1010, %r1007, %r1003;
	and.b32  	%r1011, %r1006, %r1002;
	and.b32  	%r1012, %r1005, %r1001;
	xor.b32  	%r1013, %r1012, %r166;
	xor.b32  	%r1014, %r1011, %r165;
	xor.b32  	%r1015, %r1010, %r164;
	xor.b32  	%r1016, %r1009, %r163;
	add.s32 	%r1017, %r154, %r1425;
	add.s32 	%r1018, %r153, %r1425;
	add.s32 	%r1019, %r152, %r1425;
	add.s32 	%r1020, %r151, %r1425;
	add.s32 	%r1021, %r1020, %r1016;
	add.s32 	%r1022, %r1019, %r1015;
	add.s32 	%r1023, %r1018, %r1014;
	add.s32 	%r1024, %r1017, %r1013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 5;
	shr.b32 	%rhs, %r1024, 27;
	add.u32 	%r1025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 5;
	shr.b32 	%rhs, %r1023, 27;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 5;
	shr.b32 	%rhs, %r1022, 27;
	add.u32 	%r1027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 5;
	shr.b32 	%rhs, %r1021, 27;
	add.u32 	%r1028, %lhs, %rhs;
	}
	xor.b32  	%r1029, %r1028, %r159;
	xor.b32  	%r1030, %r1027, %r160;
	xor.b32  	%r1031, %r1026, %r161;
	xor.b32  	%r1032, %r1025, %r162;
	xor.b32  	%r1033, %r1028, %r163;
	xor.b32  	%r1034, %r1027, %r164;
	xor.b32  	%r1035, %r1026, %r165;
	xor.b32  	%r1036, %r1025, %r166;
	and.b32  	%r1037, %r1036, %r1032;
	and.b32  	%r1038, %r1035, %r1031;
	and.b32  	%r1039, %r1034, %r1030;
	and.b32  	%r1040, %r1033, %r1029;
	xor.b32  	%r1041, %r1040, %r1028;
	xor.b32  	%r1042, %r1039, %r1027;
	xor.b32  	%r1043, %r1038, %r1026;
	xor.b32  	%r1044, %r1037, %r1025;
	add.s32 	%r1045, %r158, %r1044;
	add.s32 	%r1046, %r157, %r1043;
	add.s32 	%r1047, %r156, %r1042;
	add.s32 	%r1048, %r155, %r1041;
	add.s32 	%r1049, %r1048, 1518500249;
	add.s32 	%r1050, %r1047, 1518500249;
	add.s32 	%r1051, %r1046, 1518500249;
	add.s32 	%r1052, %r1045, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 9;
	shr.b32 	%rhs, %r1052, 23;
	add.u32 	%r1053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1051, 9;
	shr.b32 	%rhs, %r1051, 23;
	add.u32 	%r1054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1050, 9;
	shr.b32 	%rhs, %r1050, 23;
	add.u32 	%r1055, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1049, 9;
	shr.b32 	%rhs, %r1049, 23;
	add.u32 	%r1056, %lhs, %rhs;
	}
	xor.b32  	%r1057, %r1056, %r163;
	xor.b32  	%r1058, %r1055, %r164;
	xor.b32  	%r1059, %r1054, %r165;
	xor.b32  	%r1060, %r1053, %r166;
	xor.b32  	%r1061, %r1056, %r1028;
	xor.b32  	%r1062, %r1055, %r1027;
	xor.b32  	%r1063, %r1054, %r1026;
	xor.b32  	%r1064, %r1053, %r1025;
	and.b32  	%r1065, %r1064, %r1060;
	and.b32  	%r1066, %r1063, %r1059;
	and.b32  	%r1067, %r1062, %r1058;
	and.b32  	%r1068, %r1061, %r1057;
	xor.b32  	%r1069, %r1068, %r1056;
	xor.b32  	%r1070, %r1067, %r1055;
	xor.b32  	%r1071, %r1066, %r1054;
	xor.b32  	%r1072, %r1065, %r1053;
	add.s32 	%r1073, %r162, %r1072;
	add.s32 	%r1074, %r161, %r1071;
	add.s32 	%r1075, %r160, %r1070;
	add.s32 	%r1076, %r159, %r1069;
	add.s32 	%r1077, %r1076, 1518500249;
	add.s32 	%r1078, %r1075, 1518500249;
	add.s32 	%r1079, %r1074, 1518500249;
	add.s32 	%r1080, %r1073, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1077, 13;
	shr.b32 	%rhs, %r1077, 19;
	add.u32 	%r1081, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1078, 13;
	shr.b32 	%rhs, %r1078, 19;
	add.u32 	%r1082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 13;
	shr.b32 	%rhs, %r1079, 19;
	add.u32 	%r1083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 13;
	shr.b32 	%rhs, %r1080, 19;
	add.u32 	%r1084, %lhs, %rhs;
	}
	xor.b32  	%r1085, %r1084, %r1053;
	xor.b32  	%r1086, %r1083, %r1054;
	xor.b32  	%r1087, %r1082, %r1055;
	xor.b32  	%r1088, %r1081, %r1056;
	xor.b32  	%r1089, %r1088, %r1028;
	xor.b32  	%r1090, %r1087, %r1027;
	xor.b32  	%r1091, %r1086, %r1026;
	xor.b32  	%r1092, %r1085, %r1025;
	add.s32 	%r1093, %r163, %r131;
	add.s32 	%r1094, %r164, %r132;
	add.s32 	%r1095, %r165, %r133;
	add.s32 	%r1096, %r166, %r134;
	add.s32 	%r1097, %r1096, %r1092;
	add.s32 	%r1098, %r1095, %r1091;
	add.s32 	%r1099, %r1094, %r1090;
	add.s32 	%r1100, %r1093, %r1089;
	add.s32 	%r1101, %r1100, 1859775393;
	add.s32 	%r1102, %r1099, 1859775393;
	add.s32 	%r1103, %r1098, 1859775393;
	add.s32 	%r1104, %r1097, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 3;
	shr.b32 	%rhs, %r1101, 29;
	add.u32 	%r1105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 3;
	shr.b32 	%rhs, %r1102, 29;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 3;
	shr.b32 	%rhs, %r1103, 29;
	add.u32 	%r1107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 3;
	shr.b32 	%rhs, %r1104, 29;
	add.u32 	%r1108, %lhs, %rhs;
	}
	xor.b32  	%r1109, %r1108, %r1084;
	xor.b32  	%r1110, %r1107, %r1083;
	xor.b32  	%r1111, %r1106, %r1082;
	xor.b32  	%r1112, %r1105, %r1081;
	xor.b32  	%r1113, %r1112, %r1056;
	xor.b32  	%r1114, %r1111, %r1055;
	xor.b32  	%r1115, %r1110, %r1054;
	xor.b32  	%r1116, %r1109, %r1053;
	add.s32 	%r1117, %r1025, %r1116;
	add.s32 	%r1118, %r1026, %r1115;
	add.s32 	%r1119, %r1027, %r1114;
	add.s32 	%r1120, %r1028, %r1113;
	add.s32 	%r1121, %r1120, 1859775393;
	add.s32 	%r1122, %r1119, 1859775393;
	add.s32 	%r1123, %r1118, 1859775393;
	add.s32 	%r1124, %r1117, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 9;
	shr.b32 	%rhs, %r1124, 23;
	add.u32 	%r1125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1123, 9;
	shr.b32 	%rhs, %r1123, 23;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 9;
	shr.b32 	%rhs, %r1122, 23;
	add.u32 	%r1127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 9;
	shr.b32 	%rhs, %r1121, 23;
	add.u32 	%r1128, %lhs, %rhs;
	}
	xor.b32  	%r1129, %r1128, %r1105;
	xor.b32  	%r1130, %r1127, %r1106;
	xor.b32  	%r1131, %r1126, %r1107;
	xor.b32  	%r1132, %r1125, %r1108;
	xor.b32  	%r1133, %r1132, %r1084;
	xor.b32  	%r1134, %r1131, %r1083;
	xor.b32  	%r1135, %r1130, %r1082;
	xor.b32  	%r1136, %r1129, %r1081;
	add.s32 	%r1137, %r1053, %r1426;
	add.s32 	%r1138, %r1054, %r1426;
	add.s32 	%r1139, %r1055, %r1426;
	add.s32 	%r1140, %r1056, %r1426;
	add.s32 	%r1141, %r1140, %r1136;
	add.s32 	%r1142, %r1139, %r1135;
	add.s32 	%r1143, %r1138, %r1134;
	add.s32 	%r1144, %r1137, %r1133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 11;
	shr.b32 	%rhs, %r1141, 21;
	add.u32 	%r1145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1142, 11;
	shr.b32 	%rhs, %r1142, 21;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 11;
	shr.b32 	%rhs, %r1143, 21;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 11;
	shr.b32 	%rhs, %r1144, 21;
	add.u32 	%r1148, %lhs, %rhs;
	}
	xor.b32  	%r1149, %r1148, %r1125;
	xor.b32  	%r1150, %r1147, %r1126;
	xor.b32  	%r1151, %r1146, %r1127;
	xor.b32  	%r1152, %r1145, %r1128;
	xor.b32  	%r1153, %r1152, %r1105;
	xor.b32  	%r1154, %r1151, %r1106;
	xor.b32  	%r1155, %r1150, %r1107;
	xor.b32  	%r1156, %r1149, %r1108;
	add.s32 	%r1157, %r1084, %r1156;
	add.s32 	%r1158, %r1083, %r1155;
	add.s32 	%r1159, %r1082, %r1154;
	add.s32 	%r1160, %r1081, %r1153;
	add.s32 	%r1161, %r1160, 1859775393;
	add.s32 	%r1162, %r1159, 1859775393;
	add.s32 	%r1163, %r1158, 1859775393;
	add.s32 	%r1164, %r1157, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 15;
	shr.b32 	%rhs, %r1164, 17;
	add.u32 	%r1165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 15;
	shr.b32 	%rhs, %r1163, 17;
	add.u32 	%r1166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1162, 15;
	shr.b32 	%rhs, %r1162, 17;
	add.u32 	%r1167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 15;
	shr.b32 	%rhs, %r1161, 17;
	add.u32 	%r1168, %lhs, %rhs;
	}
	xor.b32  	%r1169, %r1168, %r1145;
	xor.b32  	%r1170, %r1167, %r1146;
	xor.b32  	%r1171, %r1166, %r1147;
	xor.b32  	%r1172, %r1165, %r1148;
	xor.b32  	%r1173, %r1172, %r1125;
	xor.b32  	%r1174, %r1171, %r1126;
	xor.b32  	%r1175, %r1170, %r1127;
	xor.b32  	%r1176, %r1169, %r1128;
	add.s32 	%r1177, %r1108, %r1431;
	add.s32 	%r1178, %r1107, %r1431;
	add.s32 	%r1179, %r1106, %r1431;
	add.s32 	%r1180, %r1105, %r1431;
	add.s32 	%r1181, %r1180, %r1176;
	add.s32 	%r1182, %r1179, %r1175;
	add.s32 	%r1183, %r1178, %r1174;
	add.s32 	%r1184, %r1177, %r1173;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 3;
	shr.b32 	%rhs, %r1181, 29;
	add.u32 	%r1185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 3;
	shr.b32 	%rhs, %r1182, 29;
	add.u32 	%r1186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 3;
	shr.b32 	%rhs, %r1183, 29;
	add.u32 	%r1187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1184, 3;
	shr.b32 	%rhs, %r1184, 29;
	add.u32 	%r1188, %lhs, %rhs;
	}
	xor.b32  	%r1189, %r1188, %r1165;
	xor.b32  	%r1190, %r1187, %r1166;
	xor.b32  	%r1191, %r1186, %r1167;
	xor.b32  	%r1192, %r1185, %r1168;
	xor.b32  	%r1193, %r1192, %r1145;
	xor.b32  	%r1194, %r1191, %r1146;
	xor.b32  	%r1195, %r1190, %r1147;
	xor.b32  	%r1196, %r1189, %r1148;
	add.s32 	%r1197, %r1125, %r1196;
	add.s32 	%r1198, %r1126, %r1195;
	add.s32 	%r1199, %r1127, %r1194;
	add.s32 	%r1200, %r1128, %r1193;
	add.s32 	%r1201, %r1200, 1859775393;
	add.s32 	%r1202, %r1199, 1859775393;
	add.s32 	%r1203, %r1198, 1859775393;
	add.s32 	%r1204, %r1197, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 9;
	shr.b32 	%rhs, %r1204, 23;
	add.u32 	%r1205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1203, 9;
	shr.b32 	%rhs, %r1203, 23;
	add.u32 	%r1206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 9;
	shr.b32 	%rhs, %r1202, 23;
	add.u32 	%r1207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 9;
	shr.b32 	%rhs, %r1201, 23;
	add.u32 	%r1208, %lhs, %rhs;
	}
	xor.b32  	%r1209, %r1208, %r1185;
	xor.b32  	%r1210, %r1207, %r1186;
	xor.b32  	%r1211, %r1206, %r1187;
	xor.b32  	%r1212, %r1205, %r1188;
	xor.b32  	%r1213, %r1212, %r1165;
	xor.b32  	%r1214, %r1211, %r1166;
	xor.b32  	%r1215, %r1210, %r1167;
	xor.b32  	%r1216, %r1209, %r1168;
	add.s32 	%r1217, %r1148, %r1427;
	add.s32 	%r1218, %r1147, %r1427;
	add.s32 	%r1219, %r1146, %r1427;
	add.s32 	%r1220, %r1145, %r1427;
	add.s32 	%r1221, %r1220, %r1216;
	add.s32 	%r1222, %r1219, %r1215;
	add.s32 	%r1223, %r1218, %r1214;
	add.s32 	%r1224, %r1217, %r1213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 11;
	shr.b32 	%rhs, %r1224, 21;
	add.u32 	%r1225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 11;
	shr.b32 	%rhs, %r1223, 21;
	add.u32 	%r1226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1222, 11;
	shr.b32 	%rhs, %r1222, 21;
	add.u32 	%r1227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 11;
	shr.b32 	%rhs, %r1221, 21;
	add.u32 	%r1228, %lhs, %rhs;
	}
	xor.b32  	%r1229, %r1228, %r1208;
	xor.b32  	%r1230, %r1227, %r1207;
	xor.b32  	%r1231, %r1226, %r1206;
	xor.b32  	%r1232, %r1225, %r1205;
	xor.b32  	%r1233, %r1232, %r1188;
	xor.b32  	%r1234, %r1231, %r1187;
	xor.b32  	%r1235, %r1230, %r1186;
	xor.b32  	%r1236, %r1229, %r1185;
	add.s32 	%r1237, %r1165, %r1428;
	add.s32 	%r1238, %r1166, %r1428;
	add.s32 	%r1239, %r1167, %r1428;
	add.s32 	%r1240, %r1168, %r1428;
	add.s32 	%r1241, %r1240, %r1236;
	add.s32 	%r1242, %r1239, %r1235;
	add.s32 	%r1243, %r1238, %r1234;
	add.s32 	%r1244, %r1237, %r1233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 15;
	shr.b32 	%rhs, %r1244, 17;
	add.u32 	%r1245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 15;
	shr.b32 	%rhs, %r1243, 17;
	add.u32 	%r1246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1242, 15;
	shr.b32 	%rhs, %r1242, 17;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 15;
	shr.b32 	%rhs, %r1241, 17;
	add.u32 	%r1248, %lhs, %rhs;
	}
	xor.b32  	%r1249, %r1248, %r1228;
	xor.b32  	%r1250, %r1247, %r1227;
	xor.b32  	%r1251, %r1246, %r1226;
	xor.b32  	%r1252, %r1245, %r1225;
	xor.b32  	%r1253, %r1252, %r1205;
	xor.b32  	%r1254, %r1251, %r1206;
	xor.b32  	%r1255, %r1250, %r1207;
	xor.b32  	%r1256, %r1249, %r1208;
	add.s32 	%r1257, %r1188, %r1432;
	add.s32 	%r1258, %r1187, %r1432;
	add.s32 	%r1259, %r1186, %r1432;
	add.s32 	%r1260, %r1185, %r1432;
	add.s32 	%r1261, %r1260, %r1256;
	add.s32 	%r1262, %r1259, %r1255;
	add.s32 	%r1263, %r1258, %r1254;
	add.s32 	%r1264, %r1257, %r1253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1261, 3;
	shr.b32 	%rhs, %r1261, 29;
	add.u32 	%r1265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 3;
	shr.b32 	%rhs, %r1262, 29;
	add.u32 	%r1266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 3;
	shr.b32 	%rhs, %r1263, 29;
	add.u32 	%r1267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 3;
	shr.b32 	%rhs, %r1264, 29;
	add.u32 	%r1268, %lhs, %rhs;
	}
	xor.b32  	%r1269, %r1268, %r1245;
	xor.b32  	%r1270, %r1267, %r1246;
	xor.b32  	%r1271, %r1266, %r1247;
	xor.b32  	%r1272, %r1265, %r1248;
	xor.b32  	%r1273, %r1272, %r1228;
	xor.b32  	%r1274, %r1271, %r1227;
	xor.b32  	%r1275, %r1270, %r1226;
	xor.b32  	%r1276, %r1269, %r1225;
	add.s32 	%r1277, %r1205, %r1276;
	add.s32 	%r1278, %r1206, %r1275;
	add.s32 	%r1279, %r1207, %r1274;
	add.s32 	%r1280, %r1208, %r1273;
	add.s32 	%r1281, %r1280, 1859775393;
	add.s32 	%r1282, %r1279, 1859775393;
	add.s32 	%r1283, %r1278, 1859775393;
	add.s32 	%r1284, %r1277, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 9;
	shr.b32 	%rhs, %r1284, 23;
	add.u32 	%r1285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 9;
	shr.b32 	%rhs, %r1283, 23;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 9;
	shr.b32 	%rhs, %r1282, 23;
	add.u32 	%r1287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 9;
	shr.b32 	%rhs, %r1281, 23;
	add.u32 	%r1288, %lhs, %rhs;
	}
	xor.b32  	%r1289, %r1288, %r1265;
	xor.b32  	%r1290, %r1287, %r1266;
	xor.b32  	%r1291, %r1286, %r1267;
	xor.b32  	%r1292, %r1285, %r1268;
	xor.b32  	%r1293, %r1292, %r1245;
	xor.b32  	%r1294, %r1291, %r1246;
	xor.b32  	%r1295, %r1290, %r1247;
	xor.b32  	%r1296, %r1289, %r1248;
	add.s32 	%r1297, %r1225, %r1429;
	add.s32 	%r1298, %r1226, %r1429;
	add.s32 	%r1299, %r1227, %r1429;
	add.s32 	%r1300, %r1228, %r1429;
	add.s32 	%r1301, %r1300, %r1296;
	add.s32 	%r1302, %r1299, %r1295;
	add.s32 	%r1303, %r1298, %r1294;
	add.s32 	%r1304, %r1297, %r1293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1301, 11;
	shr.b32 	%rhs, %r1301, 21;
	add.u32 	%r1305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1302, 11;
	shr.b32 	%rhs, %r1302, 21;
	add.u32 	%r1306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 11;
	shr.b32 	%rhs, %r1303, 21;
	add.u32 	%r1307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 11;
	shr.b32 	%rhs, %r1304, 21;
	add.u32 	%r1308, %lhs, %rhs;
	}
	xor.b32  	%r1309, %r1308, %r1285;
	xor.b32  	%r1310, %r1307, %r1286;
	xor.b32  	%r1311, %r1306, %r1287;
	xor.b32  	%r1312, %r1305, %r1288;
	xor.b32  	%r1313, %r1312, %r1265;
	xor.b32  	%r1314, %r1311, %r1266;
	xor.b32  	%r1315, %r1310, %r1267;
	xor.b32  	%r1316, %r1309, %r1268;
	add.s32 	%r1317, %r1245, %r1316;
	add.s32 	%r1318, %r1246, %r1315;
	add.s32 	%r1319, %r1247, %r1314;
	add.s32 	%r1320, %r1248, %r1313;
	add.s32 	%r1321, %r1320, 1859775393;
	add.s32 	%r1322, %r1319, 1859775393;
	add.s32 	%r1323, %r1318, 1859775393;
	add.s32 	%r1324, %r1317, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1324, 15;
	shr.b32 	%rhs, %r1324, 17;
	add.u32 	%r1325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1323, 15;
	shr.b32 	%rhs, %r1323, 17;
	add.u32 	%r1326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 15;
	shr.b32 	%rhs, %r1322, 17;
	add.u32 	%r1327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1321, 15;
	shr.b32 	%rhs, %r1321, 17;
	add.u32 	%r1328, %lhs, %rhs;
	}
	xor.b32  	%r1329, %r1328, %r1305;
	xor.b32  	%r1330, %r1327, %r1306;
	xor.b32  	%r1331, %r1326, %r1307;
	xor.b32  	%r1332, %r1325, %r1308;
	xor.b32  	%r1333, %r1332, %r1285;
	xor.b32  	%r1334, %r1331, %r1286;
	xor.b32  	%r1335, %r1330, %r1287;
	xor.b32  	%r1336, %r1329, %r1288;
	add.s32 	%r1337, %r1268, %r1433;
	add.s32 	%r1338, %r1267, %r1433;
	add.s32 	%r1339, %r1266, %r1433;
	add.s32 	%r1340, %r1265, %r1433;
	add.s32 	%r1341, %r1340, %r1336;
	add.s32 	%r1342, %r1339, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 3;
	shr.b32 	%rhs, %r1342, 29;
	add.u32 	%r167, %lhs, %rhs;
	}
	add.s32 	%r1343, %r1338, %r1334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 3;
	shr.b32 	%rhs, %r1343, 29;
	add.u32 	%r168, %lhs, %rhs;
	}
	add.s32 	%r1344, %r1337, %r1333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 3;
	shr.b32 	%rhs, %r1344, 29;
	add.u32 	%r169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 3;
	shr.b32 	%rhs, %r1341, 29;
	add.u32 	%r1345, %lhs, %rhs;
	}
	xor.b32  	%r1346, %r169, %r1325;
	xor.b32  	%r1347, %r168, %r1326;
	xor.b32  	%r1348, %r167, %r1327;
	xor.b32  	%r1349, %r1345, %r1328;
	xor.b32  	%r1350, %r1349, %r1305;
	xor.b32  	%r1351, %r1348, %r1306;
	xor.b32  	%r1352, %r1347, %r1307;
	xor.b32  	%r1353, %r1346, %r1308;
	add.s32 	%r1354, %r1285, %r1353;
	add.s32 	%r1355, %r1286, %r1352;
	add.s32 	%r1356, %r1287, %r1351;
	add.s32 	%r1357, %r1288, %r1350;
	add.s32 	%r1358, %r1357, 1859775393;
	add.s32 	%r1359, %r1356, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 9;
	shr.b32 	%rhs, %r1359, 23;
	add.u32 	%r170, %lhs, %rhs;
	}
	add.s32 	%r1360, %r1355, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1360, 9;
	shr.b32 	%rhs, %r1360, 23;
	add.u32 	%r171, %lhs, %rhs;
	}
	add.s32 	%r1361, %r1354, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1361, 9;
	shr.b32 	%rhs, %r1361, 23;
	add.u32 	%r172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 9;
	shr.b32 	%rhs, %r1358, 23;
	add.u32 	%r1362, %lhs, %rhs;
	}
	xor.b32  	%r1363, %r1362, %r1345;
	xor.b32  	%r1364, %r170, %r167;
	xor.b32  	%r1365, %r171, %r168;
	xor.b32  	%r1366, %r172, %r169;
	xor.b32  	%r1367, %r1366, %r1325;
	xor.b32  	%r1368, %r1365, %r1326;
	xor.b32  	%r1369, %r1364, %r1327;
	xor.b32  	%r1370, %r1363, %r1328;
	add.s32 	%r1371, %r1308, %r1430;
	add.s32 	%r1372, %r1307, %r1430;
	add.s32 	%r1373, %r1306, %r1430;
	add.s32 	%r1374, %r1305, %r1430;
	add.s32 	%r1375, %r1374, %r1370;
	add.s32 	%r1376, %r1373, %r1369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1376, 11;
	shr.b32 	%rhs, %r1376, 21;
	add.u32 	%r173, %lhs, %rhs;
	}
	add.s32 	%r1377, %r1372, %r1368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1377, 11;
	shr.b32 	%rhs, %r1377, 21;
	add.u32 	%r174, %lhs, %rhs;
	}
	add.s32 	%r1378, %r1371, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 11;
	shr.b32 	%rhs, %r1378, 21;
	add.u32 	%r175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 11;
	shr.b32 	%rhs, %r1375, 21;
	add.u32 	%r1379, %lhs, %rhs;
	}
	xor.b32  	%r1380, %r175, %r172;
	xor.b32  	%r1381, %r174, %r171;
	xor.b32  	%r1382, %r173, %r170;
	xor.b32  	%r1383, %r1379, %r1362;
	xor.b32  	%r1384, %r1383, %r1345;
	xor.b32  	%r1385, %r1382, %r167;
	xor.b32  	%r1386, %r1381, %r168;
	xor.b32  	%r1387, %r1380, %r169;
	add.s32 	%r1388, %r1325, %r1387;
	add.s32 	%r1389, %r1326, %r1386;
	add.s32 	%r1390, %r1327, %r1385;
	add.s32 	%r1391, %r1328, %r1384;
	add.s32 	%r1392, %r1391, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 15;
	shr.b32 	%rhs, %r1392, 17;
	add.u32 	%r1393, %lhs, %rhs;
	}
	add.s32 	%r1394, %r1390, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 15;
	shr.b32 	%rhs, %r1394, 17;
	add.u32 	%r176, %lhs, %rhs;
	}
	add.s32 	%r1395, %r1389, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 15;
	shr.b32 	%rhs, %r1395, 17;
	add.u32 	%r177, %lhs, %rhs;
	}
	add.s32 	%r1396, %r1388, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 15;
	shr.b32 	%rhs, %r1396, 17;
	add.u32 	%r178, %lhs, %rhs;
	}
	setp.ne.s32	%p24, %r1345, %r5;
	setp.ne.s32	%p25, %r1362, %r4;
	or.pred  	%p26, %p24, %p25;
	setp.ne.s32	%p27, %r1379, %r3;
	or.pred  	%p28, %p26, %p27;
	setp.ne.s32	%p29, %r1393, %r2;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB7_11;

	mul.wide.u32 	%rd15, %r190, 4;
	add.s64 	%rd16, %rd6, %rd15;
	atom.global.add.u32 	%r1397, [%rd16], 1;
	setp.ne.s32	%p31, %r1397, 0;
	@%p31 bra 	BB7_11;

	atom.global.add.u32 	%r179, [%rd7], 1;
	setp.lt.u32	%p32, %r179, %r189;
	@%p32 bra 	BB7_10;
	bra.uni 	BB7_9;

BB7_10:
	mul.wide.u32 	%rd17, %r179, 24;
	mov.u32 	%r1399, 0;
	add.s64 	%rd18, %rd4, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r1399, %r190};
	st.global.v2.u32 	[%rd18+8], {%r1434, %r187};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB7_11;

BB7_9:
	atom.global.add.u32 	%r1398, [%rd7], -1;

BB7_11:
	setp.eq.s32	%p33, %r167, %r5;
	setp.eq.s32	%p34, %r170, %r4;
	and.pred  	%p35, %p33, %p34;
	setp.eq.s32	%p36, %r173, %r3;
	and.pred  	%p37, %p35, %p36;
	setp.eq.s32	%p38, %r176, %r2;
	and.pred  	%p39, %p37, %p38;
	add.s32 	%r180, %r1434, 1;
	setp.lt.u32	%p40, %r180, %r188;
	and.pred  	%p41, %p39, %p40;
	@!%p41 bra 	BB7_16;
	bra.uni 	BB7_12;

BB7_12:
	mul.wide.u32 	%rd19, %r190, 4;
	add.s64 	%rd20, %rd6, %rd19;
	atom.global.add.u32 	%r1400, [%rd20], 1;
	setp.ne.s32	%p42, %r1400, 0;
	@%p42 bra 	BB7_16;

	atom.global.add.u32 	%r181, [%rd7], 1;
	setp.lt.u32	%p43, %r181, %r189;
	@%p43 bra 	BB7_15;
	bra.uni 	BB7_14;

BB7_15:
	mul.wide.u32 	%rd21, %r181, 24;
	mov.u32 	%r1402, 0;
	add.s64 	%rd22, %rd4, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r1402, %r190};
	add.s32 	%r1409, %r1434, 1;
	st.global.v2.u32 	[%rd22+8], {%r1409, %r187};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB7_16;

BB7_14:
	atom.global.add.u32 	%r1401, [%rd7], -1;

BB7_16:
	setp.eq.s32	%p44, %r168, %r5;
	setp.eq.s32	%p45, %r171, %r4;
	and.pred  	%p46, %p44, %p45;
	setp.eq.s32	%p47, %r174, %r3;
	and.pred  	%p48, %p46, %p47;
	setp.eq.s32	%p49, %r177, %r2;
	and.pred  	%p50, %p48, %p49;
	add.s32 	%r182, %r1434, 2;
	setp.lt.u32	%p51, %r182, %r188;
	and.pred  	%p52, %p50, %p51;
	@!%p52 bra 	BB7_21;
	bra.uni 	BB7_17;

BB7_17:
	mul.wide.u32 	%rd23, %r190, 4;
	add.s64 	%rd24, %rd6, %rd23;
	atom.global.add.u32 	%r1403, [%rd24], 1;
	setp.ne.s32	%p53, %r1403, 0;
	@%p53 bra 	BB7_21;

	atom.global.add.u32 	%r183, [%rd7], 1;
	setp.lt.u32	%p54, %r183, %r189;
	@%p54 bra 	BB7_20;
	bra.uni 	BB7_19;

BB7_20:
	mul.wide.u32 	%rd25, %r183, 24;
	mov.u32 	%r1405, 0;
	add.s64 	%rd26, %rd4, %rd25;
	st.global.v2.u32 	[%rd26+16], {%r1405, %r190};
	add.s32 	%r1410, %r1434, 2;
	st.global.v2.u32 	[%rd26+8], {%r1410, %r187};
	st.global.u64 	[%rd26], %rd1;
	bra.uni 	BB7_21;

BB7_19:
	atom.global.add.u32 	%r1404, [%rd7], -1;

BB7_21:
	setp.eq.s32	%p55, %r169, %r5;
	setp.eq.s32	%p56, %r172, %r4;
	and.pred  	%p57, %p55, %p56;
	setp.eq.s32	%p58, %r175, %r3;
	and.pred  	%p59, %p57, %p58;
	setp.eq.s32	%p60, %r178, %r2;
	and.pred  	%p61, %p59, %p60;
	add.s32 	%r184, %r1434, 3;
	setp.lt.u32	%p62, %r184, %r188;
	and.pred  	%p63, %p61, %p62;
	@!%p63 bra 	BB7_26;
	bra.uni 	BB7_22;

BB7_22:
	mul.wide.u32 	%rd27, %r190, 4;
	add.s64 	%rd28, %rd6, %rd27;
	atom.global.add.u32 	%r1406, [%rd28], 1;
	setp.ne.s32	%p64, %r1406, 0;
	@%p64 bra 	BB7_26;

	atom.global.add.u32 	%r185, [%rd7], 1;
	setp.lt.u32	%p65, %r185, %r189;
	@%p65 bra 	BB7_25;
	bra.uni 	BB7_24;

BB7_25:
	mul.wide.u32 	%rd29, %r185, 24;
	mov.u32 	%r1408, 0;
	add.s64 	%rd30, %rd4, %rd29;
	st.global.v2.u32 	[%rd30+16], {%r1408, %r190};
	add.s32 	%r1411, %r1434, 3;
	st.global.v2.u32 	[%rd30+8], {%r1411, %r187};
	st.global.u64 	[%rd30], %rd1;
	bra.uni 	BB7_26;

BB7_24:
	atom.global.add.u32 	%r1407, [%rd7], -1;

BB7_26:
	add.s32 	%r1434, %r1434, 4;
	setp.lt.u32	%p66, %r1434, %r188;
	@%p66 bra 	BB7_3;

BB7_27:
	ret;
}

	// .globl	m01000_s16
.entry m01000_s16(
	.param .u64 .ptr .global .align 4 m01000_s16_param_0,
	.param .u64 .ptr .global .align 4 m01000_s16_param_1,
	.param .u64 .ptr .global .align 4 m01000_s16_param_2,
	.param .u64 .ptr .const .align 16 m01000_s16_param_3,
	.param .u64 .ptr .global .align 1 m01000_s16_param_4,
	.param .u64 .ptr .global .align 1 m01000_s16_param_5,
	.param .u64 .ptr .global .align 4 m01000_s16_param_6,
	.param .u64 .ptr .global .align 4 m01000_s16_param_7,
	.param .u64 .ptr .global .align 4 m01000_s16_param_8,
	.param .u64 .ptr .global .align 4 m01000_s16_param_9,
	.param .u64 .ptr .global .align 4 m01000_s16_param_10,
	.param .u64 .ptr .global .align 4 m01000_s16_param_11,
	.param .u64 .ptr .global .align 4 m01000_s16_param_12,
	.param .u64 .ptr .global .align 4 m01000_s16_param_13,
	.param .u64 .ptr .global .align 8 m01000_s16_param_14,
	.param .u64 .ptr .global .align 4 m01000_s16_param_15,
	.param .u64 .ptr .global .align 4 m01000_s16_param_16,
	.param .u64 .ptr .global .align 4 m01000_s16_param_17,
	.param .u64 .ptr .global .align 1 m01000_s16_param_18,
	.param .u64 .ptr .global .align 4 m01000_s16_param_19,
	.param .u64 .ptr .global .align 16 m01000_s16_param_20,
	.param .u64 .ptr .global .align 16 m01000_s16_param_21,
	.param .u64 .ptr .global .align 16 m01000_s16_param_22,
	.param .u64 .ptr .global .align 16 m01000_s16_param_23,
	.param .u32 m01000_s16_param_24,
	.param .u32 m01000_s16_param_25,
	.param .u32 m01000_s16_param_26,
	.param .u32 m01000_s16_param_27,
	.param .u32 m01000_s16_param_28,
	.param .u32 m01000_s16_param_29,
	.param .u32 m01000_s16_param_30,
	.param .u32 m01000_s16_param_31,
	.param .u32 m01000_s16_param_32,
	.param .u32 m01000_s16_param_33,
	.param .u64 m01000_s16_param_34
)
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<1568>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd2, [m01000_s16_param_0];
	ld.param.u64 	%rd4, [m01000_s16_param_14];
	ld.param.u64 	%rd5, [m01000_s16_param_15];
	ld.param.u64 	%rd6, [m01000_s16_param_16];
	ld.param.u64 	%rd7, [m01000_s16_param_19];
	ld.param.u32 	%r271, [m01000_s16_param_27];
	ld.param.u32 	%r272, [m01000_s16_param_30];
	ld.param.u32 	%r273, [m01000_s16_param_31];
	ld.param.u32 	%r274, [m01000_s16_param_32];
	ld.param.u64 	%rd8, [m01000_s16_param_34];
	mov.b32	%r275, %envreg3;
	mov.u32 	%r276, %ctaid.x;
	mov.u32 	%r277, %ntid.x;
	mad.lo.s32 	%r278, %r276, %r277, %r275;
	mov.u32 	%r279, %tid.x;
	add.s32 	%r1, %r278, %r279;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd8;
	@%p1 bra 	BB8_27;

	mul.wide.u32 	%rd9, %r274, 16;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd10+4];
	ld.global.u32 	%r3, [%rd10+8];
	ld.global.u32 	%r4, [%rd10+12];
	ld.global.u32 	%r5, [%rd10];
	setp.eq.s32	%p2, %r272, 0;
	@%p2 bra 	BB8_27;

	mul.wide.s32 	%rd11, %r1, 260;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.u32 	%r93, [%rd12+60];
	mov.u32 	%r281, -1859775393;
	sub.s32 	%r282, %r281, %r93;
	xor.b32  	%r283, %r3, %r4;
	xor.b32  	%r284, %r283, %r5;
	sub.s32 	%r285, %r282, %r284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 17;
	shr.b32 	%rhs, %r2, 15;
	add.u32 	%r286, %lhs, %rhs;
	}
	add.s32 	%r287, %r285, %r286;
	ld.global.u32 	%r61, [%rd12+28];
	sub.s32 	%r288, %r281, %r61;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 21;
	shr.b32 	%rhs, %r3, 11;
	add.u32 	%r289, %lhs, %rhs;
	}
	add.s32 	%r290, %r288, %r289;
	xor.b32  	%r291, %r5, %r4;
	xor.b32  	%r292, %r291, %r287;
	sub.s32 	%r293, %r290, %r292;
	ld.global.u32 	%r77, [%rd12+44];
	sub.s32 	%r294, %r281, %r77;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 23;
	shr.b32 	%rhs, %r4, 9;
	add.u32 	%r295, %lhs, %rhs;
	}
	add.s32 	%r296, %r294, %r295;
	xor.b32  	%r297, %r287, %r5;
	xor.b32  	%r298, %r297, %r293;
	sub.s32 	%r299, %r296, %r298;
	ld.global.u32 	%r300, [%rd12+12];
	sub.s32 	%r301, %r281, %r300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 29;
	shr.b32 	%rhs, %r5, 3;
	add.u32 	%r302, %lhs, %rhs;
	}
	add.s32 	%r303, %r301, %r302;
	xor.b32  	%r304, %r293, %r287;
	xor.b32  	%r305, %r304, %r299;
	sub.s32 	%r306, %r303, %r305;
	ld.global.u32 	%r85, [%rd12+52];
	sub.s32 	%r307, %r281, %r85;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 17;
	shr.b32 	%rhs, %r287, 15;
	add.u32 	%r308, %lhs, %rhs;
	}
	add.s32 	%r309, %r307, %r308;
	xor.b32  	%r310, %r299, %r293;
	xor.b32  	%r311, %r310, %r306;
	sub.s32 	%r312, %r309, %r311;
	ld.global.u32 	%r53, [%rd12+20];
	sub.s32 	%r313, %r281, %r53;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r293, 21;
	shr.b32 	%rhs, %r293, 11;
	add.u32 	%r314, %lhs, %rhs;
	}
	add.s32 	%r315, %r313, %r314;
	xor.b32  	%r316, %r306, %r299;
	xor.b32  	%r317, %r316, %r312;
	sub.s32 	%r318, %r315, %r317;
	ld.global.u32 	%r69, [%rd12+36];
	sub.s32 	%r319, %r281, %r69;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 23;
	shr.b32 	%rhs, %r299, 9;
	add.u32 	%r320, %lhs, %rhs;
	}
	add.s32 	%r321, %r319, %r320;
	xor.b32  	%r322, %r312, %r306;
	xor.b32  	%r323, %r322, %r318;
	sub.s32 	%r324, %r321, %r323;
	ld.global.u32 	%r325, [%rd12+4];
	sub.s32 	%r326, %r281, %r325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 29;
	shr.b32 	%rhs, %r306, 3;
	add.u32 	%r327, %lhs, %rhs;
	}
	add.s32 	%r328, %r326, %r327;
	xor.b32  	%r329, %r318, %r312;
	xor.b32  	%r330, %r329, %r324;
	sub.s32 	%r331, %r328, %r330;
	ld.global.u32 	%r89, [%rd12+56];
	sub.s32 	%r332, %r281, %r89;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 17;
	shr.b32 	%rhs, %r312, 15;
	add.u32 	%r333, %lhs, %rhs;
	}
	add.s32 	%r334, %r332, %r333;
	xor.b32  	%r335, %r324, %r318;
	xor.b32  	%r336, %r335, %r331;
	sub.s32 	%r337, %r334, %r336;
	ld.global.u32 	%r57, [%rd12+24];
	sub.s32 	%r338, %r281, %r57;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 21;
	shr.b32 	%rhs, %r318, 11;
	add.u32 	%r339, %lhs, %rhs;
	}
	add.s32 	%r340, %r338, %r339;
	xor.b32  	%r341, %r331, %r324;
	xor.b32  	%r342, %r341, %r337;
	sub.s32 	%r343, %r340, %r342;
	ld.global.u32 	%r73, [%rd12+40];
	sub.s32 	%r344, %r281, %r73;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r324, 23;
	shr.b32 	%rhs, %r324, 9;
	add.u32 	%r345, %lhs, %rhs;
	}
	add.s32 	%r346, %r344, %r345;
	xor.b32  	%r347, %r337, %r331;
	xor.b32  	%r348, %r347, %r343;
	sub.s32 	%r349, %r346, %r348;
	ld.global.u32 	%r350, [%rd12+8];
	sub.s32 	%r351, %r281, %r350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 29;
	shr.b32 	%rhs, %r331, 3;
	add.u32 	%r352, %lhs, %rhs;
	}
	add.s32 	%r353, %r351, %r352;
	xor.b32  	%r354, %r343, %r337;
	xor.b32  	%r355, %r354, %r349;
	sub.s32 	%r356, %r353, %r355;
	ld.global.u32 	%r81, [%rd12+48];
	sub.s32 	%r357, %r281, %r81;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 17;
	shr.b32 	%rhs, %r337, 15;
	add.u32 	%r358, %lhs, %rhs;
	}
	add.s32 	%r359, %r357, %r358;
	xor.b32  	%r360, %r349, %r343;
	xor.b32  	%r361, %r360, %r356;
	sub.s32 	%r362, %r359, %r361;
	ld.global.u32 	%r49, [%rd12+16];
	sub.s32 	%r363, %r281, %r49;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r343, 21;
	shr.b32 	%rhs, %r343, 11;
	add.u32 	%r364, %lhs, %rhs;
	}
	add.s32 	%r365, %r363, %r364;
	xor.b32  	%r366, %r356, %r349;
	xor.b32  	%r367, %r366, %r362;
	ld.global.u32 	%r65, [%rd12+32];
	sub.s32 	%r368, %r281, %r65;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 23;
	shr.b32 	%rhs, %r349, 9;
	add.u32 	%r369, %lhs, %rhs;
	}
	add.s32 	%r370, %r368, %r369;
	xor.b32  	%r371, %r362, %r356;
	sub.s32 	%r26, %r365, %r367;
	xor.b32  	%r372, %r371, %r26;
	ld.global.u32 	%r9, [%rd12];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 29;
	shr.b32 	%rhs, %r356, 3;
	add.u32 	%r373, %lhs, %rhs;
	}
	add.s32 	%r374, %r373, -1859775393;
	xor.b32  	%r375, %r26, %r362;
	sub.s32 	%r30, %r370, %r372;
	xor.b32  	%r376, %r375, %r30;
	sub.s32 	%r10, %r374, %r376;
	mov.u32 	%r377, -1518500249;
	sub.s32 	%r378, %r377, %r93;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 19;
	shr.b32 	%rhs, %r362, 13;
	add.u32 	%r379, %lhs, %rhs;
	}
	add.s32 	%r14, %r378, %r379;
	sub.s32 	%r380, %r377, %r77;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 23;
	shr.b32 	%rhs, %r26, 9;
	add.u32 	%r381, %lhs, %rhs;
	}
	add.s32 	%r18, %r380, %r381;
	and.b32  	%r22, %r30, %r26;
	mov.u32 	%r1567, 0;

BB8_3:
	add.s32 	%r1546, %r350, 1518500249;
	add.s32 	%r1545, %r325, 1518500249;
	add.s32 	%r1544, %r300, -271733879;
	add.s32 	%r1543, %r350, -1732584194;
	add.s32 	%r1542, %r325, 271733878;
	add.s32 	%r1541, %r73, 1518500249;
	add.s32 	%r1540, %r57, 1518500249;
	add.s32 	%r1539, %r85, 1518500249;
	add.s32 	%r1538, %r69, 1518500249;
	add.s32 	%r1537, %r53, 1518500249;
	add.s32 	%r1536, %r81, 1518500249;
	add.s32 	%r1535, %r65, 1518500249;
	add.s32 	%r1534, %r49, 1518500249;
	ld.param.u64 	%rd31, [m01000_s16_param_3];
	shr.u32 	%r382, %r1567, 2;
	mul.wide.u32 	%rd13, %r382, 16;
	add.s64 	%rd14, %rd31, %rd13;
	ld.const.v4.u32 	{%r383, %r384, %r385, %r386}, [%rd14];
	or.b32  	%r218, %r9, %r386;
	or.b32  	%r217, %r9, %r385;
	or.b32  	%r216, %r9, %r384;
	or.b32  	%r215, %r9, %r383;
	sub.s32 	%r219, %r10, %r215;
	sub.s32 	%r220, %r10, %r216;
	sub.s32 	%r221, %r10, %r217;
	sub.s32 	%r222, %r10, %r218;
	and.b32  	%r391, %r26, %r222;
	and.b32  	%r392, %r26, %r221;
	and.b32  	%r393, %r26, %r220;
	and.b32  	%r394, %r26, %r219;
	or.b32  	%r395, %r22, %r394;
	or.b32  	%r396, %r22, %r393;
	or.b32  	%r397, %r22, %r392;
	or.b32  	%r398, %r22, %r391;
	and.b32  	%r399, %r30, %r219;
	and.b32  	%r400, %r30, %r220;
	and.b32  	%r401, %r30, %r221;
	and.b32  	%r402, %r30, %r222;
	or.b32  	%r403, %r398, %r402;
	or.b32  	%r404, %r397, %r401;
	or.b32  	%r405, %r396, %r400;
	or.b32  	%r406, %r395, %r399;
	sub.s32 	%r223, %r14, %r406;
	sub.s32 	%r224, %r14, %r405;
	sub.s32 	%r225, %r14, %r404;
	sub.s32 	%r226, %r14, %r403;
	and.b32  	%r407, %r30, %r226;
	and.b32  	%r408, %r30, %r225;
	and.b32  	%r409, %r30, %r224;
	and.b32  	%r410, %r30, %r223;
	or.b32  	%r411, %r399, %r410;
	or.b32  	%r412, %r400, %r409;
	or.b32  	%r413, %r401, %r408;
	or.b32  	%r414, %r402, %r407;
	and.b32  	%r415, %r219, %r223;
	and.b32  	%r416, %r220, %r224;
	and.b32  	%r417, %r221, %r225;
	and.b32  	%r418, %r222, %r226;
	or.b32  	%r419, %r414, %r418;
	or.b32  	%r420, %r413, %r417;
	or.b32  	%r421, %r412, %r416;
	or.b32  	%r422, %r411, %r415;
	add.s32 	%r423, %r215, -1;
	add.s32 	%r424, %r216, -1;
	add.s32 	%r425, %r217, -1;
	add.s32 	%r426, %r218, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 3;
	shr.b32 	%rhs, %r426, 29;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 3;
	shr.b32 	%rhs, %r425, 29;
	add.u32 	%r428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 3;
	shr.b32 	%rhs, %r424, 29;
	add.u32 	%r429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 3;
	shr.b32 	%rhs, %r423, 29;
	add.u32 	%r430, %lhs, %rhs;
	}
	and.b32  	%r431, %r430, 2004318071;
	and.b32  	%r432, %r429, 2004318071;
	and.b32  	%r433, %r428, 2004318071;
	and.b32  	%r434, %r427, 2004318071;
	xor.b32  	%r435, %r434, -1732584194;
	xor.b32  	%r436, %r433, -1732584194;
	xor.b32  	%r437, %r432, -1732584194;
	xor.b32  	%r438, %r431, -1732584194;
	add.s32 	%r439, %r1542, %r438;
	add.s32 	%r440, %r1542, %r437;
	add.s32 	%r441, %r1542, %r436;
	add.s32 	%r442, %r1542, %r435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 7;
	shr.b32 	%rhs, %r442, 25;
	add.u32 	%r443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 7;
	shr.b32 	%rhs, %r441, 25;
	add.u32 	%r444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 7;
	shr.b32 	%rhs, %r440, 25;
	add.u32 	%r445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 7;
	shr.b32 	%rhs, %r439, 25;
	add.u32 	%r446, %lhs, %rhs;
	}
	xor.b32  	%r447, %r427, -271733879;
	xor.b32  	%r448, %r428, -271733879;
	xor.b32  	%r449, %r429, -271733879;
	xor.b32  	%r450, %r430, -271733879;
	and.b32  	%r451, %r450, %r446;
	and.b32  	%r452, %r449, %r445;
	and.b32  	%r453, %r448, %r444;
	and.b32  	%r454, %r447, %r443;
	xor.b32  	%r455, %r454, -271733879;
	xor.b32  	%r456, %r453, -271733879;
	xor.b32  	%r457, %r452, -271733879;
	xor.b32  	%r458, %r451, -271733879;
	add.s32 	%r459, %r1543, %r458;
	add.s32 	%r460, %r1543, %r457;
	add.s32 	%r461, %r1543, %r456;
	add.s32 	%r462, %r1543, %r455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 11;
	shr.b32 	%rhs, %r462, 21;
	add.u32 	%r463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 11;
	shr.b32 	%rhs, %r461, 21;
	add.u32 	%r464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r460, 11;
	shr.b32 	%rhs, %r460, 21;
	add.u32 	%r465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 11;
	shr.b32 	%rhs, %r459, 21;
	add.u32 	%r466, %lhs, %rhs;
	}
	xor.b32  	%r467, %r427, %r443;
	xor.b32  	%r468, %r428, %r444;
	xor.b32  	%r469, %r429, %r445;
	xor.b32  	%r470, %r430, %r446;
	and.b32  	%r471, %r470, %r466;
	and.b32  	%r472, %r469, %r465;
	and.b32  	%r473, %r468, %r464;
	and.b32  	%r474, %r467, %r463;
	xor.b32  	%r475, %r474, %r427;
	xor.b32  	%r476, %r473, %r428;
	xor.b32  	%r477, %r472, %r429;
	xor.b32  	%r478, %r471, %r430;
	add.s32 	%r479, %r1544, %r478;
	add.s32 	%r480, %r1544, %r477;
	add.s32 	%r481, %r1544, %r476;
	add.s32 	%r482, %r1544, %r475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 19;
	shr.b32 	%rhs, %r482, 13;
	add.u32 	%r483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 19;
	shr.b32 	%rhs, %r481, 13;
	add.u32 	%r484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 19;
	shr.b32 	%rhs, %r480, 13;
	add.u32 	%r485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 19;
	shr.b32 	%rhs, %r479, 13;
	add.u32 	%r486, %lhs, %rhs;
	}
	xor.b32  	%r487, %r443, %r463;
	xor.b32  	%r488, %r444, %r464;
	xor.b32  	%r489, %r445, %r465;
	xor.b32  	%r490, %r446, %r466;
	and.b32  	%r491, %r490, %r486;
	and.b32  	%r492, %r489, %r485;
	and.b32  	%r493, %r488, %r484;
	and.b32  	%r494, %r487, %r483;
	xor.b32  	%r495, %r494, %r443;
	xor.b32  	%r496, %r493, %r444;
	xor.b32  	%r497, %r492, %r445;
	xor.b32  	%r498, %r491, %r446;
	add.s32 	%r499, %r427, %r49;
	add.s32 	%r500, %r428, %r49;
	add.s32 	%r501, %r429, %r49;
	add.s32 	%r502, %r430, %r49;
	add.s32 	%r503, %r502, %r498;
	add.s32 	%r504, %r501, %r497;
	add.s32 	%r505, %r500, %r496;
	add.s32 	%r506, %r499, %r495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 3;
	shr.b32 	%rhs, %r506, 29;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 3;
	shr.b32 	%rhs, %r505, 29;
	add.u32 	%r508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 3;
	shr.b32 	%rhs, %r504, 29;
	add.u32 	%r509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 3;
	shr.b32 	%rhs, %r503, 29;
	add.u32 	%r510, %lhs, %rhs;
	}
	xor.b32  	%r511, %r463, %r483;
	xor.b32  	%r512, %r464, %r484;
	xor.b32  	%r513, %r465, %r485;
	xor.b32  	%r514, %r466, %r486;
	and.b32  	%r515, %r514, %r510;
	and.b32  	%r516, %r513, %r509;
	and.b32  	%r517, %r512, %r508;
	and.b32  	%r518, %r511, %r507;
	xor.b32  	%r519, %r518, %r463;
	xor.b32  	%r520, %r517, %r464;
	xor.b32  	%r521, %r516, %r465;
	xor.b32  	%r522, %r515, %r466;
	add.s32 	%r523, %r443, %r53;
	add.s32 	%r524, %r444, %r53;
	add.s32 	%r525, %r445, %r53;
	add.s32 	%r526, %r446, %r53;
	add.s32 	%r527, %r526, %r522;
	add.s32 	%r528, %r525, %r521;
	add.s32 	%r529, %r524, %r520;
	add.s32 	%r530, %r523, %r519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r530, 7;
	shr.b32 	%rhs, %r530, 25;
	add.u32 	%r531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 7;
	shr.b32 	%rhs, %r529, 25;
	add.u32 	%r532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 7;
	shr.b32 	%rhs, %r528, 25;
	add.u32 	%r533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 7;
	shr.b32 	%rhs, %r527, 25;
	add.u32 	%r534, %lhs, %rhs;
	}
	xor.b32  	%r535, %r483, %r507;
	xor.b32  	%r536, %r484, %r508;
	xor.b32  	%r537, %r485, %r509;
	xor.b32  	%r538, %r486, %r510;
	and.b32  	%r539, %r538, %r534;
	and.b32  	%r540, %r537, %r533;
	and.b32  	%r541, %r536, %r532;
	and.b32  	%r542, %r535, %r531;
	xor.b32  	%r543, %r542, %r483;
	xor.b32  	%r544, %r541, %r484;
	xor.b32  	%r545, %r540, %r485;
	xor.b32  	%r546, %r539, %r486;
	add.s32 	%r547, %r463, %r57;
	add.s32 	%r548, %r464, %r57;
	add.s32 	%r549, %r465, %r57;
	add.s32 	%r550, %r466, %r57;
	add.s32 	%r551, %r550, %r546;
	add.s32 	%r552, %r549, %r545;
	add.s32 	%r553, %r548, %r544;
	add.s32 	%r554, %r547, %r543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 11;
	shr.b32 	%rhs, %r554, 21;
	add.u32 	%r555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 11;
	shr.b32 	%rhs, %r553, 21;
	add.u32 	%r556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 11;
	shr.b32 	%rhs, %r552, 21;
	add.u32 	%r557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 11;
	shr.b32 	%rhs, %r551, 21;
	add.u32 	%r558, %lhs, %rhs;
	}
	xor.b32  	%r559, %r507, %r531;
	xor.b32  	%r560, %r508, %r532;
	xor.b32  	%r561, %r509, %r533;
	xor.b32  	%r562, %r510, %r534;
	and.b32  	%r563, %r562, %r558;
	and.b32  	%r564, %r561, %r557;
	and.b32  	%r565, %r560, %r556;
	and.b32  	%r566, %r559, %r555;
	xor.b32  	%r567, %r566, %r507;
	xor.b32  	%r568, %r565, %r508;
	xor.b32  	%r569, %r564, %r509;
	xor.b32  	%r570, %r563, %r510;
	add.s32 	%r571, %r483, %r61;
	add.s32 	%r572, %r484, %r61;
	add.s32 	%r573, %r485, %r61;
	add.s32 	%r574, %r486, %r61;
	add.s32 	%r575, %r574, %r570;
	add.s32 	%r576, %r573, %r569;
	add.s32 	%r577, %r572, %r568;
	add.s32 	%r578, %r571, %r567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 19;
	shr.b32 	%rhs, %r578, 13;
	add.u32 	%r579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 19;
	shr.b32 	%rhs, %r577, 13;
	add.u32 	%r580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r576, 19;
	shr.b32 	%rhs, %r576, 13;
	add.u32 	%r581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 19;
	shr.b32 	%rhs, %r575, 13;
	add.u32 	%r582, %lhs, %rhs;
	}
	xor.b32  	%r583, %r531, %r555;
	xor.b32  	%r584, %r532, %r556;
	xor.b32  	%r585, %r533, %r557;
	xor.b32  	%r586, %r534, %r558;
	and.b32  	%r587, %r586, %r582;
	and.b32  	%r588, %r585, %r581;
	and.b32  	%r589, %r584, %r580;
	and.b32  	%r590, %r583, %r579;
	xor.b32  	%r591, %r590, %r531;
	xor.b32  	%r592, %r589, %r532;
	xor.b32  	%r593, %r588, %r533;
	xor.b32  	%r594, %r587, %r534;
	add.s32 	%r595, %r507, %r65;
	add.s32 	%r596, %r508, %r65;
	add.s32 	%r597, %r509, %r65;
	add.s32 	%r598, %r510, %r65;
	add.s32 	%r599, %r598, %r594;
	add.s32 	%r600, %r597, %r593;
	add.s32 	%r601, %r596, %r592;
	add.s32 	%r602, %r595, %r591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 3;
	shr.b32 	%rhs, %r602, 29;
	add.u32 	%r603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 3;
	shr.b32 	%rhs, %r601, 29;
	add.u32 	%r604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 3;
	shr.b32 	%rhs, %r600, 29;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 3;
	shr.b32 	%rhs, %r599, 29;
	add.u32 	%r606, %lhs, %rhs;
	}
	xor.b32  	%r607, %r555, %r579;
	xor.b32  	%r608, %r556, %r580;
	xor.b32  	%r609, %r557, %r581;
	xor.b32  	%r610, %r558, %r582;
	and.b32  	%r611, %r610, %r606;
	and.b32  	%r612, %r609, %r605;
	and.b32  	%r613, %r608, %r604;
	and.b32  	%r614, %r607, %r603;
	xor.b32  	%r615, %r614, %r555;
	xor.b32  	%r616, %r613, %r556;
	xor.b32  	%r617, %r612, %r557;
	xor.b32  	%r618, %r611, %r558;
	add.s32 	%r619, %r531, %r69;
	add.s32 	%r620, %r532, %r69;
	add.s32 	%r621, %r533, %r69;
	add.s32 	%r622, %r534, %r69;
	add.s32 	%r623, %r622, %r618;
	add.s32 	%r624, %r621, %r617;
	add.s32 	%r625, %r620, %r616;
	add.s32 	%r626, %r619, %r615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 7;
	shr.b32 	%rhs, %r626, 25;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 7;
	shr.b32 	%rhs, %r625, 25;
	add.u32 	%r628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 7;
	shr.b32 	%rhs, %r624, 25;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 7;
	shr.b32 	%rhs, %r623, 25;
	add.u32 	%r630, %lhs, %rhs;
	}
	xor.b32  	%r631, %r579, %r603;
	xor.b32  	%r632, %r580, %r604;
	xor.b32  	%r633, %r581, %r605;
	xor.b32  	%r634, %r582, %r606;
	and.b32  	%r635, %r634, %r630;
	and.b32  	%r636, %r633, %r629;
	and.b32  	%r637, %r632, %r628;
	and.b32  	%r638, %r631, %r627;
	xor.b32  	%r639, %r638, %r579;
	xor.b32  	%r640, %r637, %r580;
	xor.b32  	%r641, %r636, %r581;
	xor.b32  	%r642, %r635, %r582;
	add.s32 	%r643, %r555, %r73;
	add.s32 	%r644, %r556, %r73;
	add.s32 	%r645, %r557, %r73;
	add.s32 	%r646, %r558, %r73;
	add.s32 	%r647, %r646, %r642;
	add.s32 	%r648, %r645, %r641;
	add.s32 	%r649, %r644, %r640;
	add.s32 	%r650, %r643, %r639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 11;
	shr.b32 	%rhs, %r650, 21;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 11;
	shr.b32 	%rhs, %r649, 21;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 11;
	shr.b32 	%rhs, %r648, 21;
	add.u32 	%r653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 11;
	shr.b32 	%rhs, %r647, 21;
	add.u32 	%r654, %lhs, %rhs;
	}
	xor.b32  	%r655, %r603, %r627;
	xor.b32  	%r656, %r604, %r628;
	xor.b32  	%r657, %r605, %r629;
	xor.b32  	%r658, %r606, %r630;
	and.b32  	%r659, %r658, %r654;
	and.b32  	%r660, %r657, %r653;
	and.b32  	%r661, %r656, %r652;
	and.b32  	%r662, %r655, %r651;
	xor.b32  	%r663, %r662, %r603;
	xor.b32  	%r664, %r661, %r604;
	xor.b32  	%r665, %r660, %r605;
	xor.b32  	%r666, %r659, %r606;
	add.s32 	%r667, %r579, %r77;
	add.s32 	%r668, %r580, %r77;
	add.s32 	%r669, %r581, %r77;
	add.s32 	%r670, %r582, %r77;
	add.s32 	%r671, %r670, %r666;
	add.s32 	%r672, %r669, %r665;
	add.s32 	%r673, %r668, %r664;
	add.s32 	%r674, %r667, %r663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 19;
	shr.b32 	%rhs, %r674, 13;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 19;
	shr.b32 	%rhs, %r673, 13;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 19;
	shr.b32 	%rhs, %r672, 13;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 19;
	shr.b32 	%rhs, %r671, 13;
	add.u32 	%r678, %lhs, %rhs;
	}
	xor.b32  	%r679, %r627, %r651;
	xor.b32  	%r680, %r628, %r652;
	xor.b32  	%r681, %r629, %r653;
	xor.b32  	%r682, %r630, %r654;
	and.b32  	%r683, %r682, %r678;
	and.b32  	%r684, %r681, %r677;
	and.b32  	%r685, %r680, %r676;
	and.b32  	%r686, %r679, %r675;
	xor.b32  	%r687, %r686, %r627;
	xor.b32  	%r688, %r685, %r628;
	xor.b32  	%r689, %r684, %r629;
	xor.b32  	%r690, %r683, %r630;
	add.s32 	%r691, %r603, %r81;
	add.s32 	%r692, %r604, %r81;
	add.s32 	%r693, %r605, %r81;
	add.s32 	%r694, %r606, %r81;
	add.s32 	%r695, %r694, %r690;
	add.s32 	%r696, %r693, %r689;
	add.s32 	%r697, %r692, %r688;
	add.s32 	%r698, %r691, %r687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r698, 3;
	shr.b32 	%rhs, %r698, 29;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 3;
	shr.b32 	%rhs, %r697, 29;
	add.u32 	%r700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 3;
	shr.b32 	%rhs, %r696, 29;
	add.u32 	%r701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r695, 3;
	shr.b32 	%rhs, %r695, 29;
	add.u32 	%r702, %lhs, %rhs;
	}
	xor.b32  	%r703, %r651, %r675;
	xor.b32  	%r704, %r652, %r676;
	xor.b32  	%r705, %r653, %r677;
	xor.b32  	%r706, %r654, %r678;
	and.b32  	%r707, %r706, %r702;
	and.b32  	%r708, %r705, %r701;
	and.b32  	%r709, %r704, %r700;
	and.b32  	%r710, %r703, %r699;
	xor.b32  	%r711, %r710, %r651;
	xor.b32  	%r712, %r709, %r652;
	xor.b32  	%r713, %r708, %r653;
	xor.b32  	%r714, %r707, %r654;
	add.s32 	%r715, %r627, %r85;
	add.s32 	%r716, %r628, %r85;
	add.s32 	%r717, %r629, %r85;
	add.s32 	%r718, %r630, %r85;
	add.s32 	%r719, %r718, %r714;
	add.s32 	%r720, %r717, %r713;
	add.s32 	%r721, %r716, %r712;
	add.s32 	%r722, %r715, %r711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 7;
	shr.b32 	%rhs, %r722, 25;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 7;
	shr.b32 	%rhs, %r721, 25;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 7;
	shr.b32 	%rhs, %r720, 25;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 7;
	shr.b32 	%rhs, %r719, 25;
	add.u32 	%r726, %lhs, %rhs;
	}
	xor.b32  	%r727, %r675, %r699;
	xor.b32  	%r728, %r676, %r700;
	xor.b32  	%r729, %r677, %r701;
	xor.b32  	%r730, %r678, %r702;
	and.b32  	%r731, %r730, %r726;
	and.b32  	%r732, %r729, %r725;
	and.b32  	%r733, %r728, %r724;
	and.b32  	%r734, %r727, %r723;
	xor.b32  	%r735, %r734, %r675;
	xor.b32  	%r736, %r733, %r676;
	xor.b32  	%r737, %r732, %r677;
	xor.b32  	%r738, %r731, %r678;
	add.s32 	%r739, %r651, %r89;
	add.s32 	%r740, %r652, %r89;
	add.s32 	%r741, %r653, %r89;
	add.s32 	%r742, %r654, %r89;
	add.s32 	%r743, %r742, %r738;
	add.s32 	%r744, %r741, %r737;
	add.s32 	%r745, %r740, %r736;
	add.s32 	%r746, %r739, %r735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r746, 11;
	shr.b32 	%rhs, %r746, 21;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r745, 11;
	shr.b32 	%rhs, %r745, 21;
	add.u32 	%r748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 11;
	shr.b32 	%rhs, %r744, 21;
	add.u32 	%r749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r743, 11;
	shr.b32 	%rhs, %r743, 21;
	add.u32 	%r750, %lhs, %rhs;
	}
	xor.b32  	%r751, %r699, %r723;
	xor.b32  	%r752, %r700, %r724;
	xor.b32  	%r753, %r701, %r725;
	xor.b32  	%r754, %r702, %r726;
	and.b32  	%r755, %r754, %r750;
	and.b32  	%r756, %r753, %r749;
	and.b32  	%r757, %r752, %r748;
	and.b32  	%r758, %r751, %r747;
	xor.b32  	%r759, %r758, %r699;
	xor.b32  	%r760, %r757, %r700;
	xor.b32  	%r761, %r756, %r701;
	xor.b32  	%r762, %r755, %r702;
	add.s32 	%r763, %r675, %r93;
	add.s32 	%r764, %r676, %r93;
	add.s32 	%r765, %r677, %r93;
	add.s32 	%r766, %r678, %r93;
	add.s32 	%r767, %r766, %r762;
	add.s32 	%r768, %r765, %r761;
	add.s32 	%r769, %r764, %r760;
	add.s32 	%r770, %r763, %r759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 19;
	shr.b32 	%rhs, %r770, 13;
	add.u32 	%r771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r769, 19;
	shr.b32 	%rhs, %r769, 13;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 19;
	shr.b32 	%rhs, %r768, 13;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 19;
	shr.b32 	%rhs, %r767, 13;
	add.u32 	%r774, %lhs, %rhs;
	}
	add.s32 	%r775, %r702, %r215;
	add.s32 	%r776, %r701, %r216;
	add.s32 	%r777, %r700, %r217;
	add.s32 	%r778, %r699, %r218;
	xor.b32  	%r779, %r774, %r726;
	xor.b32  	%r780, %r773, %r725;
	xor.b32  	%r781, %r772, %r724;
	xor.b32  	%r782, %r771, %r723;
	xor.b32  	%r783, %r774, %r750;
	xor.b32  	%r784, %r773, %r749;
	xor.b32  	%r785, %r772, %r748;
	xor.b32  	%r786, %r771, %r747;
	and.b32  	%r787, %r786, %r782;
	and.b32  	%r788, %r785, %r781;
	and.b32  	%r789, %r784, %r780;
	and.b32  	%r790, %r783, %r779;
	xor.b32  	%r791, %r790, %r774;
	xor.b32  	%r792, %r789, %r773;
	xor.b32  	%r793, %r788, %r772;
	xor.b32  	%r794, %r787, %r771;
	add.s32 	%r795, %r778, %r794;
	add.s32 	%r796, %r777, %r793;
	add.s32 	%r797, %r776, %r792;
	add.s32 	%r798, %r775, %r791;
	add.s32 	%r799, %r798, 1518500249;
	add.s32 	%r800, %r797, 1518500249;
	add.s32 	%r801, %r796, 1518500249;
	add.s32 	%r802, %r795, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r799, 3;
	shr.b32 	%rhs, %r799, 29;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 3;
	shr.b32 	%rhs, %r800, 29;
	add.u32 	%r804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r801, 3;
	shr.b32 	%rhs, %r801, 29;
	add.u32 	%r805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 3;
	shr.b32 	%rhs, %r802, 29;
	add.u32 	%r806, %lhs, %rhs;
	}
	xor.b32  	%r807, %r806, %r747;
	xor.b32  	%r808, %r805, %r748;
	xor.b32  	%r809, %r804, %r749;
	xor.b32  	%r810, %r803, %r750;
	xor.b32  	%r811, %r806, %r771;
	xor.b32  	%r812, %r805, %r772;
	xor.b32  	%r813, %r804, %r773;
	xor.b32  	%r814, %r803, %r774;
	and.b32  	%r815, %r814, %r810;
	and.b32  	%r816, %r813, %r809;
	and.b32  	%r817, %r812, %r808;
	and.b32  	%r818, %r811, %r807;
	xor.b32  	%r819, %r818, %r806;
	xor.b32  	%r820, %r817, %r805;
	xor.b32  	%r821, %r816, %r804;
	xor.b32  	%r822, %r815, %r803;
	add.s32 	%r823, %r723, %r1534;
	add.s32 	%r824, %r724, %r1534;
	add.s32 	%r825, %r725, %r1534;
	add.s32 	%r826, %r726, %r1534;
	add.s32 	%r827, %r826, %r822;
	add.s32 	%r828, %r825, %r821;
	add.s32 	%r829, %r824, %r820;
	add.s32 	%r830, %r823, %r819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 5;
	shr.b32 	%rhs, %r827, 27;
	add.u32 	%r831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 5;
	shr.b32 	%rhs, %r828, 27;
	add.u32 	%r832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 5;
	shr.b32 	%rhs, %r829, 27;
	add.u32 	%r833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 5;
	shr.b32 	%rhs, %r830, 27;
	add.u32 	%r834, %lhs, %rhs;
	}
	xor.b32  	%r835, %r834, %r771;
	xor.b32  	%r836, %r833, %r772;
	xor.b32  	%r837, %r832, %r773;
	xor.b32  	%r838, %r831, %r774;
	xor.b32  	%r839, %r834, %r806;
	xor.b32  	%r840, %r833, %r805;
	xor.b32  	%r841, %r832, %r804;
	xor.b32  	%r842, %r831, %r803;
	and.b32  	%r843, %r842, %r838;
	and.b32  	%r844, %r841, %r837;
	and.b32  	%r845, %r840, %r836;
	and.b32  	%r846, %r839, %r835;
	xor.b32  	%r847, %r846, %r834;
	xor.b32  	%r848, %r845, %r833;
	xor.b32  	%r849, %r844, %r832;
	xor.b32  	%r850, %r843, %r831;
	add.s32 	%r851, %r747, %r1535;
	add.s32 	%r852, %r748, %r1535;
	add.s32 	%r853, %r749, %r1535;
	add.s32 	%r854, %r750, %r1535;
	add.s32 	%r855, %r854, %r850;
	add.s32 	%r856, %r853, %r849;
	add.s32 	%r857, %r852, %r848;
	add.s32 	%r858, %r851, %r847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 9;
	shr.b32 	%rhs, %r855, 23;
	add.u32 	%r859, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 9;
	shr.b32 	%rhs, %r856, 23;
	add.u32 	%r860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 9;
	shr.b32 	%rhs, %r857, 23;
	add.u32 	%r861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 9;
	shr.b32 	%rhs, %r858, 23;
	add.u32 	%r862, %lhs, %rhs;
	}
	xor.b32  	%r863, %r862, %r806;
	xor.b32  	%r864, %r861, %r805;
	xor.b32  	%r865, %r860, %r804;
	xor.b32  	%r866, %r859, %r803;
	xor.b32  	%r867, %r862, %r834;
	xor.b32  	%r868, %r861, %r833;
	xor.b32  	%r869, %r860, %r832;
	xor.b32  	%r870, %r859, %r831;
	and.b32  	%r871, %r870, %r866;
	and.b32  	%r872, %r869, %r865;
	and.b32  	%r873, %r868, %r864;
	and.b32  	%r874, %r867, %r863;
	xor.b32  	%r875, %r874, %r862;
	xor.b32  	%r876, %r873, %r861;
	xor.b32  	%r877, %r872, %r860;
	xor.b32  	%r878, %r871, %r859;
	add.s32 	%r879, %r771, %r1536;
	add.s32 	%r880, %r772, %r1536;
	add.s32 	%r881, %r773, %r1536;
	add.s32 	%r882, %r774, %r1536;
	add.s32 	%r883, %r882, %r878;
	add.s32 	%r884, %r881, %r877;
	add.s32 	%r885, %r880, %r876;
	add.s32 	%r886, %r879, %r875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 13;
	shr.b32 	%rhs, %r883, 19;
	add.u32 	%r887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r884, 13;
	shr.b32 	%rhs, %r884, 19;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 13;
	shr.b32 	%rhs, %r885, 19;
	add.u32 	%r889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 13;
	shr.b32 	%rhs, %r886, 19;
	add.u32 	%r890, %lhs, %rhs;
	}
	xor.b32  	%r891, %r890, %r834;
	xor.b32  	%r892, %r889, %r833;
	xor.b32  	%r893, %r888, %r832;
	xor.b32  	%r894, %r887, %r831;
	xor.b32  	%r895, %r890, %r862;
	xor.b32  	%r896, %r889, %r861;
	xor.b32  	%r897, %r888, %r860;
	xor.b32  	%r898, %r887, %r859;
	and.b32  	%r899, %r898, %r894;
	and.b32  	%r900, %r897, %r893;
	and.b32  	%r901, %r896, %r892;
	and.b32  	%r902, %r895, %r891;
	xor.b32  	%r903, %r902, %r890;
	xor.b32  	%r904, %r901, %r889;
	xor.b32  	%r905, %r900, %r888;
	xor.b32  	%r906, %r899, %r887;
	add.s32 	%r907, %r806, %r1545;
	add.s32 	%r908, %r805, %r1545;
	add.s32 	%r909, %r804, %r1545;
	add.s32 	%r910, %r803, %r1545;
	add.s32 	%r911, %r910, %r906;
	add.s32 	%r912, %r909, %r905;
	add.s32 	%r913, %r908, %r904;
	add.s32 	%r914, %r907, %r903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 3;
	shr.b32 	%rhs, %r911, 29;
	add.u32 	%r915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 3;
	shr.b32 	%rhs, %r912, 29;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r913, 3;
	shr.b32 	%rhs, %r913, 29;
	add.u32 	%r917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 3;
	shr.b32 	%rhs, %r914, 29;
	add.u32 	%r918, %lhs, %rhs;
	}
	xor.b32  	%r919, %r918, %r862;
	xor.b32  	%r920, %r917, %r861;
	xor.b32  	%r921, %r916, %r860;
	xor.b32  	%r922, %r915, %r859;
	xor.b32  	%r923, %r918, %r890;
	xor.b32  	%r924, %r917, %r889;
	xor.b32  	%r925, %r916, %r888;
	xor.b32  	%r926, %r915, %r887;
	and.b32  	%r927, %r926, %r922;
	and.b32  	%r928, %r925, %r921;
	and.b32  	%r929, %r924, %r920;
	and.b32  	%r930, %r923, %r919;
	xor.b32  	%r931, %r930, %r918;
	xor.b32  	%r932, %r929, %r917;
	xor.b32  	%r933, %r928, %r916;
	xor.b32  	%r934, %r927, %r915;
	add.s32 	%r935, %r834, %r1537;
	add.s32 	%r936, %r833, %r1537;
	add.s32 	%r937, %r832, %r1537;
	add.s32 	%r938, %r831, %r1537;
	add.s32 	%r939, %r938, %r934;
	add.s32 	%r940, %r937, %r933;
	add.s32 	%r941, %r936, %r932;
	add.s32 	%r942, %r935, %r931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 5;
	shr.b32 	%rhs, %r939, 27;
	add.u32 	%r943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 5;
	shr.b32 	%rhs, %r940, 27;
	add.u32 	%r944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 5;
	shr.b32 	%rhs, %r941, 27;
	add.u32 	%r945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 5;
	shr.b32 	%rhs, %r942, 27;
	add.u32 	%r946, %lhs, %rhs;
	}
	xor.b32  	%r947, %r946, %r890;
	xor.b32  	%r948, %r945, %r889;
	xor.b32  	%r949, %r944, %r888;
	xor.b32  	%r950, %r943, %r887;
	xor.b32  	%r951, %r946, %r918;
	xor.b32  	%r952, %r945, %r917;
	xor.b32  	%r953, %r944, %r916;
	xor.b32  	%r954, %r943, %r915;
	and.b32  	%r955, %r954, %r950;
	and.b32  	%r956, %r953, %r949;
	and.b32  	%r957, %r952, %r948;
	and.b32  	%r958, %r951, %r947;
	xor.b32  	%r959, %r958, %r946;
	xor.b32  	%r960, %r957, %r945;
	xor.b32  	%r961, %r956, %r944;
	xor.b32  	%r962, %r955, %r943;
	add.s32 	%r963, %r862, %r1538;
	add.s32 	%r964, %r861, %r1538;
	add.s32 	%r965, %r860, %r1538;
	add.s32 	%r966, %r859, %r1538;
	add.s32 	%r967, %r966, %r962;
	add.s32 	%r968, %r965, %r961;
	add.s32 	%r969, %r964, %r960;
	add.s32 	%r970, %r963, %r959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 9;
	shr.b32 	%rhs, %r967, 23;
	add.u32 	%r971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 9;
	shr.b32 	%rhs, %r968, 23;
	add.u32 	%r972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 9;
	shr.b32 	%rhs, %r969, 23;
	add.u32 	%r973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 9;
	shr.b32 	%rhs, %r970, 23;
	add.u32 	%r974, %lhs, %rhs;
	}
	xor.b32  	%r975, %r974, %r918;
	xor.b32  	%r976, %r973, %r917;
	xor.b32  	%r977, %r972, %r916;
	xor.b32  	%r978, %r971, %r915;
	xor.b32  	%r979, %r974, %r946;
	xor.b32  	%r980, %r973, %r945;
	xor.b32  	%r981, %r972, %r944;
	xor.b32  	%r982, %r971, %r943;
	and.b32  	%r983, %r982, %r978;
	and.b32  	%r984, %r981, %r977;
	and.b32  	%r985, %r980, %r976;
	and.b32  	%r986, %r979, %r975;
	xor.b32  	%r987, %r986, %r974;
	xor.b32  	%r988, %r985, %r973;
	xor.b32  	%r989, %r984, %r972;
	xor.b32  	%r990, %r983, %r971;
	add.s32 	%r991, %r890, %r1539;
	add.s32 	%r992, %r889, %r1539;
	add.s32 	%r993, %r888, %r1539;
	add.s32 	%r994, %r887, %r1539;
	add.s32 	%r995, %r994, %r990;
	add.s32 	%r996, %r993, %r989;
	add.s32 	%r997, %r992, %r988;
	add.s32 	%r998, %r991, %r987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 13;
	shr.b32 	%rhs, %r995, 19;
	add.u32 	%r227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 13;
	shr.b32 	%rhs, %r996, 19;
	add.u32 	%r228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 13;
	shr.b32 	%rhs, %r997, 19;
	add.u32 	%r229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 13;
	shr.b32 	%rhs, %r998, 19;
	add.u32 	%r230, %lhs, %rhs;
	}
	xor.b32  	%r999, %r230, %r946;
	xor.b32  	%r1000, %r229, %r945;
	xor.b32  	%r1001, %r228, %r944;
	xor.b32  	%r1002, %r227, %r943;
	xor.b32  	%r1003, %r230, %r974;
	xor.b32  	%r1004, %r229, %r973;
	xor.b32  	%r1005, %r228, %r972;
	xor.b32  	%r1006, %r227, %r971;
	and.b32  	%r1007, %r1006, %r1002;
	and.b32  	%r1008, %r1005, %r1001;
	and.b32  	%r1009, %r1004, %r1000;
	and.b32  	%r1010, %r1003, %r999;
	xor.b32  	%r1011, %r1010, %r230;
	xor.b32  	%r1012, %r1009, %r229;
	xor.b32  	%r1013, %r1008, %r228;
	xor.b32  	%r1014, %r1007, %r227;
	add.s32 	%r1015, %r918, %r1546;
	add.s32 	%r1016, %r917, %r1546;
	add.s32 	%r1017, %r916, %r1546;
	add.s32 	%r1018, %r915, %r1546;
	add.s32 	%r1019, %r1018, %r1014;
	add.s32 	%r1020, %r1017, %r1013;
	add.s32 	%r1021, %r1016, %r1012;
	add.s32 	%r1022, %r1015, %r1011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 3;
	shr.b32 	%rhs, %r1019, 29;
	add.u32 	%r231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 3;
	shr.b32 	%rhs, %r1020, 29;
	add.u32 	%r232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 3;
	shr.b32 	%rhs, %r1021, 29;
	add.u32 	%r233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 3;
	shr.b32 	%rhs, %r1022, 29;
	add.u32 	%r234, %lhs, %rhs;
	}
	xor.b32  	%r1023, %r234, %r974;
	xor.b32  	%r1024, %r233, %r973;
	xor.b32  	%r1025, %r232, %r972;
	xor.b32  	%r1026, %r231, %r971;
	xor.b32  	%r1027, %r234, %r230;
	xor.b32  	%r1028, %r233, %r229;
	xor.b32  	%r1029, %r232, %r228;
	xor.b32  	%r1030, %r231, %r227;
	and.b32  	%r1031, %r1030, %r1026;
	and.b32  	%r1032, %r1029, %r1025;
	and.b32  	%r1033, %r1028, %r1024;
	and.b32  	%r1034, %r1027, %r1023;
	xor.b32  	%r1035, %r1034, %r234;
	xor.b32  	%r1036, %r1033, %r233;
	xor.b32  	%r1037, %r1032, %r232;
	xor.b32  	%r1038, %r1031, %r231;
	add.s32 	%r1039, %r946, %r1540;
	add.s32 	%r1040, %r945, %r1540;
	add.s32 	%r1041, %r944, %r1540;
	add.s32 	%r1042, %r943, %r1540;
	add.s32 	%r1043, %r1042, %r1038;
	add.s32 	%r1044, %r1041, %r1037;
	add.s32 	%r1045, %r1040, %r1036;
	add.s32 	%r1046, %r1039, %r1035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 5;
	shr.b32 	%rhs, %r1043, 27;
	add.u32 	%r235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 5;
	shr.b32 	%rhs, %r1044, 27;
	add.u32 	%r236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 5;
	shr.b32 	%rhs, %r1045, 27;
	add.u32 	%r237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 5;
	shr.b32 	%rhs, %r1046, 27;
	add.u32 	%r238, %lhs, %rhs;
	}
	xor.b32  	%r1047, %r238, %r230;
	xor.b32  	%r1048, %r237, %r229;
	xor.b32  	%r1049, %r236, %r228;
	xor.b32  	%r1050, %r235, %r227;
	xor.b32  	%r1051, %r238, %r234;
	xor.b32  	%r1052, %r237, %r233;
	xor.b32  	%r1053, %r236, %r232;
	xor.b32  	%r1054, %r235, %r231;
	and.b32  	%r1055, %r1054, %r1050;
	and.b32  	%r1056, %r1053, %r1049;
	and.b32  	%r1057, %r1052, %r1048;
	and.b32  	%r1058, %r1051, %r1047;
	xor.b32  	%r1059, %r1058, %r238;
	xor.b32  	%r1060, %r1057, %r237;
	xor.b32  	%r1061, %r1056, %r236;
	xor.b32  	%r1062, %r1055, %r235;
	add.s32 	%r1063, %r974, %r1541;
	add.s32 	%r1064, %r973, %r1541;
	add.s32 	%r1065, %r972, %r1541;
	add.s32 	%r1066, %r971, %r1541;
	add.s32 	%r1067, %r1066, %r1062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1067, 9;
	shr.b32 	%rhs, %r1067, 23;
	add.u32 	%r239, %lhs, %rhs;
	}
	add.s32 	%r1068, %r1065, %r1061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 9;
	shr.b32 	%rhs, %r1068, 23;
	add.u32 	%r240, %lhs, %rhs;
	}
	add.s32 	%r1069, %r1064, %r1060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 9;
	shr.b32 	%rhs, %r1069, 23;
	add.u32 	%r241, %lhs, %rhs;
	}
	add.s32 	%r1070, %r1063, %r1059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 9;
	shr.b32 	%rhs, %r1070, 23;
	add.u32 	%r242, %lhs, %rhs;
	}
	sub.s32 	%r1071, %r18, %r422;
	setp.ne.s32	%p3, %r239, %r1071;
	sub.s32 	%r1072, %r18, %r421;
	setp.ne.s32	%p4, %r240, %r1072;
	and.pred  	%p5, %p3, %p4;
	sub.s32 	%r1073, %r18, %r420;
	setp.ne.s32	%p6, %r241, %r1073;
	and.pred  	%p7, %p5, %p6;
	sub.s32 	%r1074, %r18, %r419;
	setp.ne.s32	%p8, %r242, %r1074;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB8_26;

	add.s32 	%r1547, %r89, 1518500249;
	xor.b32  	%r1075, %r242, %r234;
	xor.b32  	%r1076, %r241, %r233;
	xor.b32  	%r1077, %r240, %r232;
	xor.b32  	%r1078, %r239, %r231;
	xor.b32  	%r1079, %r242, %r238;
	xor.b32  	%r1080, %r241, %r237;
	xor.b32  	%r1081, %r240, %r236;
	xor.b32  	%r1082, %r239, %r235;
	and.b32  	%r1083, %r1082, %r1078;
	and.b32  	%r1084, %r1081, %r1077;
	and.b32  	%r1085, %r1080, %r1076;
	and.b32  	%r1086, %r1079, %r1075;
	xor.b32  	%r1087, %r1086, %r242;
	xor.b32  	%r1088, %r1085, %r241;
	xor.b32  	%r1089, %r1084, %r240;
	xor.b32  	%r1090, %r1083, %r239;
	add.s32 	%r1091, %r230, %r1547;
	add.s32 	%r1092, %r229, %r1547;
	add.s32 	%r1093, %r228, %r1547;
	add.s32 	%r1094, %r227, %r1547;
	add.s32 	%r1095, %r1094, %r1090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 13;
	shr.b32 	%rhs, %r1095, 19;
	add.u32 	%r243, %lhs, %rhs;
	}
	add.s32 	%r1096, %r1093, %r1089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 13;
	shr.b32 	%rhs, %r1096, 19;
	add.u32 	%r244, %lhs, %rhs;
	}
	add.s32 	%r1097, %r1092, %r1088;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 13;
	shr.b32 	%rhs, %r1097, 19;
	add.u32 	%r245, %lhs, %rhs;
	}
	add.s32 	%r1098, %r1091, %r1087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 13;
	shr.b32 	%rhs, %r1098, 19;
	add.u32 	%r246, %lhs, %rhs;
	}
	setp.ne.s32	%p10, %r243, %r223;
	setp.ne.s32	%p11, %r244, %r224;
	and.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r245, %r225;
	and.pred  	%p14, %p12, %p13;
	setp.ne.s32	%p15, %r246, %r226;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB8_26;

	add.s32 	%r1548, %r300, 1518500249;
	xor.b32  	%r1099, %r246, %r238;
	xor.b32  	%r1100, %r245, %r237;
	xor.b32  	%r1101, %r244, %r236;
	xor.b32  	%r1102, %r243, %r235;
	xor.b32  	%r1103, %r246, %r242;
	xor.b32  	%r1104, %r245, %r241;
	xor.b32  	%r1105, %r244, %r240;
	xor.b32  	%r1106, %r243, %r239;
	and.b32  	%r1107, %r1106, %r1102;
	and.b32  	%r1108, %r1105, %r1101;
	and.b32  	%r1109, %r1104, %r1100;
	and.b32  	%r1110, %r1103, %r1099;
	xor.b32  	%r1111, %r1110, %r246;
	xor.b32  	%r1112, %r1109, %r245;
	xor.b32  	%r1113, %r1108, %r244;
	xor.b32  	%r1114, %r1107, %r243;
	add.s32 	%r1115, %r234, %r1548;
	add.s32 	%r1116, %r233, %r1548;
	add.s32 	%r1117, %r232, %r1548;
	add.s32 	%r1118, %r231, %r1548;
	add.s32 	%r1119, %r1118, %r1114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 3;
	shr.b32 	%rhs, %r1119, 29;
	add.u32 	%r247, %lhs, %rhs;
	}
	add.s32 	%r1120, %r1117, %r1113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 3;
	shr.b32 	%rhs, %r1120, 29;
	add.u32 	%r248, %lhs, %rhs;
	}
	add.s32 	%r1121, %r1116, %r1112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 3;
	shr.b32 	%rhs, %r1121, 29;
	add.u32 	%r249, %lhs, %rhs;
	}
	add.s32 	%r1122, %r1115, %r1111;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 3;
	shr.b32 	%rhs, %r1122, 29;
	add.u32 	%r250, %lhs, %rhs;
	}
	setp.ne.s32	%p17, %r247, %r219;
	setp.ne.s32	%p18, %r248, %r220;
	and.pred  	%p19, %p17, %p18;
	setp.ne.s32	%p20, %r249, %r221;
	and.pred  	%p21, %p19, %p20;
	setp.ne.s32	%p22, %r250, %r222;
	and.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB8_26;

	add.s32 	%r1566, %r300, 1859775393;
	add.s32 	%r1565, %r325, 1859775393;
	add.s32 	%r1564, %r350, 1859775393;
	add.s32 	%r1563, %r93, 1859775393;
	add.s32 	%r1562, %r61, 1859775393;
	add.s32 	%r1561, %r77, 1859775393;
	add.s32 	%r1560, %r85, 1859775393;
	add.s32 	%r1559, %r53, 1859775393;
	add.s32 	%r1558, %r69, 1859775393;
	add.s32 	%r1557, %r89, 1859775393;
	add.s32 	%r1556, %r57, 1859775393;
	add.s32 	%r1555, %r73, 1859775393;
	add.s32 	%r1554, %r81, 1859775393;
	add.s32 	%r1553, %r49, 1859775393;
	add.s32 	%r1552, %r65, 1859775393;
	add.s32 	%r1551, %r93, 1518500249;
	add.s32 	%r1550, %r77, 1518500249;
	add.s32 	%r1549, %r61, 1518500249;
	xor.b32  	%r1123, %r250, %r242;
	xor.b32  	%r1124, %r249, %r241;
	xor.b32  	%r1125, %r248, %r240;
	xor.b32  	%r1126, %r247, %r239;
	xor.b32  	%r1127, %r250, %r246;
	xor.b32  	%r1128, %r249, %r245;
	xor.b32  	%r1129, %r248, %r244;
	xor.b32  	%r1130, %r247, %r243;
	and.b32  	%r1131, %r1130, %r1126;
	and.b32  	%r1132, %r1129, %r1125;
	and.b32  	%r1133, %r1128, %r1124;
	and.b32  	%r1134, %r1127, %r1123;
	xor.b32  	%r1135, %r1134, %r250;
	xor.b32  	%r1136, %r1133, %r249;
	xor.b32  	%r1137, %r1132, %r248;
	xor.b32  	%r1138, %r1131, %r247;
	add.s32 	%r1139, %r238, %r1549;
	add.s32 	%r1140, %r237, %r1549;
	add.s32 	%r1141, %r236, %r1549;
	add.s32 	%r1142, %r235, %r1549;
	add.s32 	%r1143, %r1142, %r1138;
	add.s32 	%r1144, %r1141, %r1137;
	add.s32 	%r1145, %r1140, %r1136;
	add.s32 	%r1146, %r1139, %r1135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 5;
	shr.b32 	%rhs, %r1143, 27;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 5;
	shr.b32 	%rhs, %r1144, 27;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 5;
	shr.b32 	%rhs, %r1145, 27;
	add.u32 	%r1149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 5;
	shr.b32 	%rhs, %r1146, 27;
	add.u32 	%r1150, %lhs, %rhs;
	}
	xor.b32  	%r1151, %r1150, %r246;
	xor.b32  	%r1152, %r1149, %r245;
	xor.b32  	%r1153, %r1148, %r244;
	xor.b32  	%r1154, %r1147, %r243;
	xor.b32  	%r1155, %r1150, %r250;
	xor.b32  	%r1156, %r1149, %r249;
	xor.b32  	%r1157, %r1148, %r248;
	xor.b32  	%r1158, %r1147, %r247;
	and.b32  	%r1159, %r1158, %r1154;
	and.b32  	%r1160, %r1157, %r1153;
	and.b32  	%r1161, %r1156, %r1152;
	and.b32  	%r1162, %r1155, %r1151;
	xor.b32  	%r1163, %r1162, %r1150;
	xor.b32  	%r1164, %r1161, %r1149;
	xor.b32  	%r1165, %r1160, %r1148;
	xor.b32  	%r1166, %r1159, %r1147;
	add.s32 	%r1167, %r242, %r1550;
	add.s32 	%r1168, %r241, %r1550;
	add.s32 	%r1169, %r240, %r1550;
	add.s32 	%r1170, %r239, %r1550;
	add.s32 	%r1171, %r1170, %r1166;
	add.s32 	%r1172, %r1169, %r1165;
	add.s32 	%r1173, %r1168, %r1164;
	add.s32 	%r1174, %r1167, %r1163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 9;
	shr.b32 	%rhs, %r1171, 23;
	add.u32 	%r1175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 9;
	shr.b32 	%rhs, %r1172, 23;
	add.u32 	%r1176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 9;
	shr.b32 	%rhs, %r1173, 23;
	add.u32 	%r1177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 9;
	shr.b32 	%rhs, %r1174, 23;
	add.u32 	%r1178, %lhs, %rhs;
	}
	xor.b32  	%r1179, %r1178, %r250;
	xor.b32  	%r1180, %r1177, %r249;
	xor.b32  	%r1181, %r1176, %r248;
	xor.b32  	%r1182, %r1175, %r247;
	xor.b32  	%r1183, %r1178, %r1150;
	xor.b32  	%r1184, %r1177, %r1149;
	xor.b32  	%r1185, %r1176, %r1148;
	xor.b32  	%r1186, %r1175, %r1147;
	and.b32  	%r1187, %r1186, %r1182;
	and.b32  	%r1188, %r1185, %r1181;
	and.b32  	%r1189, %r1184, %r1180;
	and.b32  	%r1190, %r1183, %r1179;
	xor.b32  	%r1191, %r1190, %r1178;
	xor.b32  	%r1192, %r1189, %r1177;
	xor.b32  	%r1193, %r1188, %r1176;
	xor.b32  	%r1194, %r1187, %r1175;
	add.s32 	%r1195, %r246, %r1551;
	add.s32 	%r1196, %r245, %r1551;
	add.s32 	%r1197, %r244, %r1551;
	add.s32 	%r1198, %r243, %r1551;
	add.s32 	%r1199, %r1198, %r1194;
	add.s32 	%r1200, %r1197, %r1193;
	add.s32 	%r1201, %r1196, %r1192;
	add.s32 	%r1202, %r1195, %r1191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 13;
	shr.b32 	%rhs, %r1199, 19;
	add.u32 	%r1203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1200, 13;
	shr.b32 	%rhs, %r1200, 19;
	add.u32 	%r1204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 13;
	shr.b32 	%rhs, %r1201, 19;
	add.u32 	%r1205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 13;
	shr.b32 	%rhs, %r1202, 19;
	add.u32 	%r1206, %lhs, %rhs;
	}
	xor.b32  	%r1207, %r1206, %r1178;
	xor.b32  	%r1208, %r1205, %r1177;
	xor.b32  	%r1209, %r1204, %r1176;
	xor.b32  	%r1210, %r1203, %r1175;
	xor.b32  	%r1211, %r1210, %r1147;
	xor.b32  	%r1212, %r1209, %r1148;
	xor.b32  	%r1213, %r1208, %r1149;
	xor.b32  	%r1214, %r1207, %r1150;
	add.s32 	%r1215, %r247, %r215;
	add.s32 	%r1216, %r248, %r216;
	add.s32 	%r1217, %r249, %r217;
	add.s32 	%r1218, %r250, %r218;
	add.s32 	%r1219, %r1218, %r1214;
	add.s32 	%r1220, %r1217, %r1213;
	add.s32 	%r1221, %r1216, %r1212;
	add.s32 	%r1222, %r1215, %r1211;
	add.s32 	%r1223, %r1222, 1859775393;
	add.s32 	%r1224, %r1221, 1859775393;
	add.s32 	%r1225, %r1220, 1859775393;
	add.s32 	%r1226, %r1219, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1226, 3;
	shr.b32 	%rhs, %r1226, 29;
	add.u32 	%r1227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 3;
	shr.b32 	%rhs, %r1225, 29;
	add.u32 	%r1228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 3;
	shr.b32 	%rhs, %r1224, 29;
	add.u32 	%r1229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 3;
	shr.b32 	%rhs, %r1223, 29;
	add.u32 	%r1230, %lhs, %rhs;
	}
	xor.b32  	%r1231, %r1230, %r1203;
	xor.b32  	%r1232, %r1229, %r1204;
	xor.b32  	%r1233, %r1228, %r1205;
	xor.b32  	%r1234, %r1227, %r1206;
	xor.b32  	%r1235, %r1234, %r1178;
	xor.b32  	%r1236, %r1233, %r1177;
	xor.b32  	%r1237, %r1232, %r1176;
	xor.b32  	%r1238, %r1231, %r1175;
	add.s32 	%r1239, %r1150, %r1552;
	add.s32 	%r1240, %r1149, %r1552;
	add.s32 	%r1241, %r1148, %r1552;
	add.s32 	%r1242, %r1147, %r1552;
	add.s32 	%r1243, %r1242, %r1238;
	add.s32 	%r1244, %r1241, %r1237;
	add.s32 	%r1245, %r1240, %r1236;
	add.s32 	%r1246, %r1239, %r1235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 9;
	shr.b32 	%rhs, %r1246, 23;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 9;
	shr.b32 	%rhs, %r1245, 23;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 9;
	shr.b32 	%rhs, %r1244, 23;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 9;
	shr.b32 	%rhs, %r1243, 23;
	add.u32 	%r1250, %lhs, %rhs;
	}
	xor.b32  	%r1251, %r1250, %r1230;
	xor.b32  	%r1252, %r1249, %r1229;
	xor.b32  	%r1253, %r1248, %r1228;
	xor.b32  	%r1254, %r1247, %r1227;
	xor.b32  	%r1255, %r1254, %r1206;
	xor.b32  	%r1256, %r1253, %r1205;
	xor.b32  	%r1257, %r1252, %r1204;
	xor.b32  	%r1258, %r1251, %r1203;
	add.s32 	%r1259, %r1178, %r1553;
	add.s32 	%r1260, %r1177, %r1553;
	add.s32 	%r1261, %r1176, %r1553;
	add.s32 	%r1262, %r1175, %r1553;
	add.s32 	%r1263, %r1262, %r1258;
	add.s32 	%r1264, %r1261, %r1257;
	add.s32 	%r1265, %r1260, %r1256;
	add.s32 	%r1266, %r1259, %r1255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1266, 11;
	shr.b32 	%rhs, %r1266, 21;
	add.u32 	%r1267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 11;
	shr.b32 	%rhs, %r1265, 21;
	add.u32 	%r1268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 11;
	shr.b32 	%rhs, %r1264, 21;
	add.u32 	%r1269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 11;
	shr.b32 	%rhs, %r1263, 21;
	add.u32 	%r1270, %lhs, %rhs;
	}
	xor.b32  	%r1271, %r1270, %r1250;
	xor.b32  	%r1272, %r1269, %r1249;
	xor.b32  	%r1273, %r1268, %r1248;
	xor.b32  	%r1274, %r1267, %r1247;
	xor.b32  	%r1275, %r1274, %r1227;
	xor.b32  	%r1276, %r1273, %r1228;
	xor.b32  	%r1277, %r1272, %r1229;
	xor.b32  	%r1278, %r1271, %r1230;
	add.s32 	%r1279, %r1206, %r1554;
	add.s32 	%r1280, %r1205, %r1554;
	add.s32 	%r1281, %r1204, %r1554;
	add.s32 	%r1282, %r1203, %r1554;
	add.s32 	%r1283, %r1282, %r1278;
	add.s32 	%r1284, %r1281, %r1277;
	add.s32 	%r1285, %r1280, %r1276;
	add.s32 	%r1286, %r1279, %r1275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 15;
	shr.b32 	%rhs, %r1286, 17;
	add.u32 	%r1287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 15;
	shr.b32 	%rhs, %r1285, 17;
	add.u32 	%r1288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 15;
	shr.b32 	%rhs, %r1284, 17;
	add.u32 	%r1289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 15;
	shr.b32 	%rhs, %r1283, 17;
	add.u32 	%r1290, %lhs, %rhs;
	}
	xor.b32  	%r1291, %r1290, %r1270;
	xor.b32  	%r1292, %r1289, %r1269;
	xor.b32  	%r1293, %r1288, %r1268;
	xor.b32  	%r1294, %r1287, %r1267;
	xor.b32  	%r1295, %r1294, %r1247;
	xor.b32  	%r1296, %r1293, %r1248;
	xor.b32  	%r1297, %r1292, %r1249;
	xor.b32  	%r1298, %r1291, %r1250;
	add.s32 	%r1299, %r1227, %r1564;
	add.s32 	%r1300, %r1228, %r1564;
	add.s32 	%r1301, %r1229, %r1564;
	add.s32 	%r1302, %r1230, %r1564;
	add.s32 	%r1303, %r1302, %r1298;
	add.s32 	%r1304, %r1301, %r1297;
	add.s32 	%r1305, %r1300, %r1296;
	add.s32 	%r1306, %r1299, %r1295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 3;
	shr.b32 	%rhs, %r1306, 29;
	add.u32 	%r1307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 3;
	shr.b32 	%rhs, %r1305, 29;
	add.u32 	%r1308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 3;
	shr.b32 	%rhs, %r1304, 29;
	add.u32 	%r1309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 3;
	shr.b32 	%rhs, %r1303, 29;
	add.u32 	%r1310, %lhs, %rhs;
	}
	xor.b32  	%r1311, %r1310, %r1290;
	xor.b32  	%r1312, %r1309, %r1289;
	xor.b32  	%r1313, %r1308, %r1288;
	xor.b32  	%r1314, %r1307, %r1287;
	xor.b32  	%r1315, %r1314, %r1267;
	xor.b32  	%r1316, %r1313, %r1268;
	xor.b32  	%r1317, %r1312, %r1269;
	xor.b32  	%r1318, %r1311, %r1270;
	add.s32 	%r1319, %r1247, %r1555;
	add.s32 	%r1320, %r1248, %r1555;
	add.s32 	%r1321, %r1249, %r1555;
	add.s32 	%r1322, %r1250, %r1555;
	add.s32 	%r1323, %r1322, %r1318;
	add.s32 	%r1324, %r1321, %r1317;
	add.s32 	%r1325, %r1320, %r1316;
	add.s32 	%r1326, %r1319, %r1315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1326, 9;
	shr.b32 	%rhs, %r1326, 23;
	add.u32 	%r1327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 9;
	shr.b32 	%rhs, %r1325, 23;
	add.u32 	%r1328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1324, 9;
	shr.b32 	%rhs, %r1324, 23;
	add.u32 	%r1329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1323, 9;
	shr.b32 	%rhs, %r1323, 23;
	add.u32 	%r1330, %lhs, %rhs;
	}
	xor.b32  	%r1331, %r1330, %r1310;
	xor.b32  	%r1332, %r1329, %r1309;
	xor.b32  	%r1333, %r1328, %r1308;
	xor.b32  	%r1334, %r1327, %r1307;
	xor.b32  	%r1335, %r1334, %r1287;
	xor.b32  	%r1336, %r1333, %r1288;
	xor.b32  	%r1337, %r1332, %r1289;
	xor.b32  	%r1338, %r1331, %r1290;
	add.s32 	%r1339, %r1267, %r1556;
	add.s32 	%r1340, %r1268, %r1556;
	add.s32 	%r1341, %r1269, %r1556;
	add.s32 	%r1342, %r1270, %r1556;
	add.s32 	%r1343, %r1342, %r1338;
	add.s32 	%r1344, %r1341, %r1337;
	add.s32 	%r1345, %r1340, %r1336;
	add.s32 	%r1346, %r1339, %r1335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1346, 11;
	shr.b32 	%rhs, %r1346, 21;
	add.u32 	%r1347, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1345, 11;
	shr.b32 	%rhs, %r1345, 21;
	add.u32 	%r1348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 11;
	shr.b32 	%rhs, %r1344, 21;
	add.u32 	%r1349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 11;
	shr.b32 	%rhs, %r1343, 21;
	add.u32 	%r1350, %lhs, %rhs;
	}
	xor.b32  	%r1351, %r1350, %r1330;
	xor.b32  	%r1352, %r1349, %r1329;
	xor.b32  	%r1353, %r1348, %r1328;
	xor.b32  	%r1354, %r1347, %r1327;
	xor.b32  	%r1355, %r1354, %r1307;
	xor.b32  	%r1356, %r1353, %r1308;
	xor.b32  	%r1357, %r1352, %r1309;
	xor.b32  	%r1358, %r1351, %r1310;
	add.s32 	%r1359, %r1287, %r1557;
	add.s32 	%r1360, %r1288, %r1557;
	add.s32 	%r1361, %r1289, %r1557;
	add.s32 	%r1362, %r1290, %r1557;
	add.s32 	%r1363, %r1362, %r1358;
	add.s32 	%r1364, %r1361, %r1357;
	add.s32 	%r1365, %r1360, %r1356;
	add.s32 	%r1366, %r1359, %r1355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 15;
	shr.b32 	%rhs, %r1366, 17;
	add.u32 	%r1367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1365, 15;
	shr.b32 	%rhs, %r1365, 17;
	add.u32 	%r1368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1364, 15;
	shr.b32 	%rhs, %r1364, 17;
	add.u32 	%r1369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1363, 15;
	shr.b32 	%rhs, %r1363, 17;
	add.u32 	%r1370, %lhs, %rhs;
	}
	xor.b32  	%r1371, %r1370, %r1350;
	xor.b32  	%r1372, %r1369, %r1349;
	xor.b32  	%r1373, %r1368, %r1348;
	xor.b32  	%r1374, %r1367, %r1347;
	xor.b32  	%r1375, %r1374, %r1327;
	xor.b32  	%r1376, %r1373, %r1328;
	xor.b32  	%r1377, %r1372, %r1329;
	xor.b32  	%r1378, %r1371, %r1330;
	add.s32 	%r1379, %r1307, %r1565;
	add.s32 	%r1380, %r1308, %r1565;
	add.s32 	%r1381, %r1309, %r1565;
	add.s32 	%r1382, %r1310, %r1565;
	add.s32 	%r1383, %r1382, %r1378;
	add.s32 	%r1384, %r1381, %r1377;
	add.s32 	%r1385, %r1380, %r1376;
	add.s32 	%r1386, %r1379, %r1375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 3;
	shr.b32 	%rhs, %r1386, 29;
	add.u32 	%r1387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1385, 3;
	shr.b32 	%rhs, %r1385, 29;
	add.u32 	%r1388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 3;
	shr.b32 	%rhs, %r1384, 29;
	add.u32 	%r1389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1383, 3;
	shr.b32 	%rhs, %r1383, 29;
	add.u32 	%r1390, %lhs, %rhs;
	}
	xor.b32  	%r1391, %r1390, %r1370;
	xor.b32  	%r1392, %r1389, %r1369;
	xor.b32  	%r1393, %r1388, %r1368;
	xor.b32  	%r1394, %r1387, %r1367;
	xor.b32  	%r1395, %r1394, %r1347;
	xor.b32  	%r1396, %r1393, %r1348;
	xor.b32  	%r1397, %r1392, %r1349;
	xor.b32  	%r1398, %r1391, %r1350;
	add.s32 	%r1399, %r1327, %r1558;
	add.s32 	%r1400, %r1328, %r1558;
	add.s32 	%r1401, %r1329, %r1558;
	add.s32 	%r1402, %r1330, %r1558;
	add.s32 	%r1403, %r1402, %r1398;
	add.s32 	%r1404, %r1401, %r1397;
	add.s32 	%r1405, %r1400, %r1396;
	add.s32 	%r1406, %r1399, %r1395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 9;
	shr.b32 	%rhs, %r1406, 23;
	add.u32 	%r1407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 9;
	shr.b32 	%rhs, %r1405, 23;
	add.u32 	%r1408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 9;
	shr.b32 	%rhs, %r1404, 23;
	add.u32 	%r1409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1403, 9;
	shr.b32 	%rhs, %r1403, 23;
	add.u32 	%r1410, %lhs, %rhs;
	}
	xor.b32  	%r1411, %r1410, %r1390;
	xor.b32  	%r1412, %r1409, %r1389;
	xor.b32  	%r1413, %r1408, %r1388;
	xor.b32  	%r1414, %r1407, %r1387;
	xor.b32  	%r1415, %r1414, %r1367;
	xor.b32  	%r1416, %r1413, %r1368;
	xor.b32  	%r1417, %r1412, %r1369;
	xor.b32  	%r1418, %r1411, %r1370;
	add.s32 	%r1419, %r1347, %r1559;
	add.s32 	%r1420, %r1348, %r1559;
	add.s32 	%r1421, %r1349, %r1559;
	add.s32 	%r1422, %r1350, %r1559;
	add.s32 	%r1423, %r1422, %r1418;
	add.s32 	%r1424, %r1421, %r1417;
	add.s32 	%r1425, %r1420, %r1416;
	add.s32 	%r1426, %r1419, %r1415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1426, 11;
	shr.b32 	%rhs, %r1426, 21;
	add.u32 	%r1427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1425, 11;
	shr.b32 	%rhs, %r1425, 21;
	add.u32 	%r1428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 11;
	shr.b32 	%rhs, %r1424, 21;
	add.u32 	%r1429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 11;
	shr.b32 	%rhs, %r1423, 21;
	add.u32 	%r1430, %lhs, %rhs;
	}
	xor.b32  	%r1431, %r1430, %r1410;
	xor.b32  	%r1432, %r1429, %r1409;
	xor.b32  	%r1433, %r1428, %r1408;
	xor.b32  	%r1434, %r1427, %r1407;
	xor.b32  	%r1435, %r1434, %r1387;
	xor.b32  	%r1436, %r1433, %r1388;
	xor.b32  	%r1437, %r1432, %r1389;
	xor.b32  	%r1438, %r1431, %r1390;
	add.s32 	%r1439, %r1367, %r1560;
	add.s32 	%r1440, %r1368, %r1560;
	add.s32 	%r1441, %r1369, %r1560;
	add.s32 	%r1442, %r1370, %r1560;
	add.s32 	%r1443, %r1442, %r1438;
	add.s32 	%r1444, %r1441, %r1437;
	add.s32 	%r1445, %r1440, %r1436;
	add.s32 	%r1446, %r1439, %r1435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 15;
	shr.b32 	%rhs, %r1446, 17;
	add.u32 	%r1447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1445, 15;
	shr.b32 	%rhs, %r1445, 17;
	add.u32 	%r1448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1444, 15;
	shr.b32 	%rhs, %r1444, 17;
	add.u32 	%r1449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1443, 15;
	shr.b32 	%rhs, %r1443, 17;
	add.u32 	%r1450, %lhs, %rhs;
	}
	xor.b32  	%r1451, %r1450, %r1430;
	xor.b32  	%r1452, %r1449, %r1429;
	xor.b32  	%r1453, %r1448, %r1428;
	xor.b32  	%r1454, %r1447, %r1427;
	xor.b32  	%r1455, %r1454, %r1407;
	xor.b32  	%r1456, %r1453, %r1408;
	xor.b32  	%r1457, %r1452, %r1409;
	xor.b32  	%r1458, %r1451, %r1410;
	add.s32 	%r1459, %r1387, %r1566;
	add.s32 	%r1460, %r1388, %r1566;
	add.s32 	%r1461, %r1389, %r1566;
	add.s32 	%r1462, %r1390, %r1566;
	add.s32 	%r1463, %r1462, %r1458;
	add.s32 	%r1464, %r1461, %r1457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 3;
	shr.b32 	%rhs, %r1464, 29;
	add.u32 	%r251, %lhs, %rhs;
	}
	add.s32 	%r1465, %r1460, %r1456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 3;
	shr.b32 	%rhs, %r1465, 29;
	add.u32 	%r252, %lhs, %rhs;
	}
	add.s32 	%r1466, %r1459, %r1455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 3;
	shr.b32 	%rhs, %r1466, 29;
	add.u32 	%r253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1463, 3;
	shr.b32 	%rhs, %r1463, 29;
	add.u32 	%r1467, %lhs, %rhs;
	}
	xor.b32  	%r1468, %r1467, %r1450;
	xor.b32  	%r1469, %r251, %r1449;
	xor.b32  	%r1470, %r252, %r1448;
	xor.b32  	%r1471, %r253, %r1447;
	xor.b32  	%r1472, %r1471, %r1427;
	xor.b32  	%r1473, %r1470, %r1428;
	xor.b32  	%r1474, %r1469, %r1429;
	xor.b32  	%r1475, %r1468, %r1430;
	add.s32 	%r1476, %r1407, %r1561;
	add.s32 	%r1477, %r1408, %r1561;
	add.s32 	%r1478, %r1409, %r1561;
	add.s32 	%r1479, %r1410, %r1561;
	add.s32 	%r1480, %r1479, %r1475;
	add.s32 	%r1481, %r1478, %r1474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1481, 9;
	shr.b32 	%rhs, %r1481, 23;
	add.u32 	%r254, %lhs, %rhs;
	}
	add.s32 	%r1482, %r1477, %r1473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 9;
	shr.b32 	%rhs, %r1482, 23;
	add.u32 	%r255, %lhs, %rhs;
	}
	add.s32 	%r1483, %r1476, %r1472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 9;
	shr.b32 	%rhs, %r1483, 23;
	add.u32 	%r256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1480, 9;
	shr.b32 	%rhs, %r1480, 23;
	add.u32 	%r1484, %lhs, %rhs;
	}
	xor.b32  	%r1485, %r1484, %r1467;
	xor.b32  	%r1486, %r254, %r251;
	xor.b32  	%r1487, %r255, %r252;
	xor.b32  	%r1488, %r256, %r253;
	xor.b32  	%r1489, %r1488, %r1447;
	xor.b32  	%r1490, %r1487, %r1448;
	xor.b32  	%r1491, %r1486, %r1449;
	xor.b32  	%r1492, %r1485, %r1450;
	add.s32 	%r1493, %r1427, %r1562;
	add.s32 	%r1494, %r1428, %r1562;
	add.s32 	%r1495, %r1429, %r1562;
	add.s32 	%r1496, %r1430, %r1562;
	add.s32 	%r1497, %r1496, %r1492;
	add.s32 	%r1498, %r1495, %r1491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 11;
	shr.b32 	%rhs, %r1498, 21;
	add.u32 	%r257, %lhs, %rhs;
	}
	add.s32 	%r1499, %r1494, %r1490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 11;
	shr.b32 	%rhs, %r1499, 21;
	add.u32 	%r258, %lhs, %rhs;
	}
	add.s32 	%r1500, %r1493, %r1489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 11;
	shr.b32 	%rhs, %r1500, 21;
	add.u32 	%r259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1497, 11;
	shr.b32 	%rhs, %r1497, 21;
	add.u32 	%r1501, %lhs, %rhs;
	}
	xor.b32  	%r1502, %r1501, %r1484;
	xor.b32  	%r1503, %r257, %r254;
	xor.b32  	%r1504, %r258, %r255;
	xor.b32  	%r1505, %r259, %r256;
	xor.b32  	%r1506, %r1505, %r253;
	xor.b32  	%r1507, %r1504, %r252;
	xor.b32  	%r1508, %r1503, %r251;
	xor.b32  	%r1509, %r1502, %r1467;
	add.s32 	%r1510, %r1447, %r1563;
	add.s32 	%r1511, %r1448, %r1563;
	add.s32 	%r1512, %r1449, %r1563;
	add.s32 	%r1513, %r1450, %r1563;
	add.s32 	%r1514, %r1513, %r1509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1514, 15;
	shr.b32 	%rhs, %r1514, 17;
	add.u32 	%r1515, %lhs, %rhs;
	}
	add.s32 	%r1516, %r1512, %r1508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1516, 15;
	shr.b32 	%rhs, %r1516, 17;
	add.u32 	%r260, %lhs, %rhs;
	}
	add.s32 	%r1517, %r1511, %r1507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1517, 15;
	shr.b32 	%rhs, %r1517, 17;
	add.u32 	%r261, %lhs, %rhs;
	}
	add.s32 	%r1518, %r1510, %r1506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 15;
	shr.b32 	%rhs, %r1518, 17;
	add.u32 	%r262, %lhs, %rhs;
	}
	setp.ne.s32	%p24, %r1467, %r5;
	setp.ne.s32	%p25, %r1484, %r4;
	or.pred  	%p26, %p24, %p25;
	setp.ne.s32	%p27, %r1501, %r3;
	or.pred  	%p28, %p26, %p27;
	setp.ne.s32	%p29, %r1515, %r2;
	or.pred  	%p30, %p28, %p29;
	@%p30 bra 	BB8_11;

	mul.wide.u32 	%rd15, %r274, 4;
	add.s64 	%rd16, %rd6, %rd15;
	atom.global.add.u32 	%r1519, [%rd16], 1;
	setp.ne.s32	%p31, %r1519, 0;
	@%p31 bra 	BB8_11;

	atom.global.add.u32 	%r263, [%rd7], 1;
	setp.lt.u32	%p32, %r263, %r273;
	@%p32 bra 	BB8_10;
	bra.uni 	BB8_9;

BB8_10:
	mul.wide.u32 	%rd17, %r263, 24;
	mov.u32 	%r1521, 0;
	add.s64 	%rd18, %rd4, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r1521, %r274};
	st.global.v2.u32 	[%rd18+8], {%r1567, %r271};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB8_11;

BB8_9:
	atom.global.add.u32 	%r1520, [%rd7], -1;

BB8_11:
	setp.eq.s32	%p33, %r251, %r5;
	setp.eq.s32	%p34, %r254, %r4;
	and.pred  	%p35, %p33, %p34;
	setp.eq.s32	%p36, %r257, %r3;
	and.pred  	%p37, %p35, %p36;
	setp.eq.s32	%p38, %r260, %r2;
	and.pred  	%p39, %p37, %p38;
	add.s32 	%r264, %r1567, 1;
	setp.lt.u32	%p40, %r264, %r272;
	and.pred  	%p41, %p39, %p40;
	@!%p41 bra 	BB8_16;
	bra.uni 	BB8_12;

BB8_12:
	mul.wide.u32 	%rd19, %r274, 4;
	add.s64 	%rd20, %rd6, %rd19;
	atom.global.add.u32 	%r1522, [%rd20], 1;
	setp.ne.s32	%p42, %r1522, 0;
	@%p42 bra 	BB8_16;

	atom.global.add.u32 	%r265, [%rd7], 1;
	setp.lt.u32	%p43, %r265, %r273;
	@%p43 bra 	BB8_15;
	bra.uni 	BB8_14;

BB8_15:
	mul.wide.u32 	%rd21, %r265, 24;
	mov.u32 	%r1524, 0;
	add.s64 	%rd22, %rd4, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r1524, %r274};
	add.s32 	%r1531, %r1567, 1;
	st.global.v2.u32 	[%rd22+8], {%r1531, %r271};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB8_16;

BB8_14:
	atom.global.add.u32 	%r1523, [%rd7], -1;

BB8_16:
	setp.eq.s32	%p44, %r252, %r5;
	setp.eq.s32	%p45, %r255, %r4;
	and.pred  	%p46, %p44, %p45;
	setp.eq.s32	%p47, %r258, %r3;
	and.pred  	%p48, %p46, %p47;
	setp.eq.s32	%p49, %r261, %r2;
	and.pred  	%p50, %p48, %p49;
	add.s32 	%r266, %r1567, 2;
	setp.lt.u32	%p51, %r266, %r272;
	and.pred  	%p52, %p50, %p51;
	@!%p52 bra 	BB8_21;
	bra.uni 	BB8_17;

BB8_17:
	mul.wide.u32 	%rd23, %r274, 4;
	add.s64 	%rd24, %rd6, %rd23;
	atom.global.add.u32 	%r1525, [%rd24], 1;
	setp.ne.s32	%p53, %r1525, 0;
	@%p53 bra 	BB8_21;

	atom.global.add.u32 	%r267, [%rd7], 1;
	setp.lt.u32	%p54, %r267, %r273;
	@%p54 bra 	BB8_20;
	bra.uni 	BB8_19;

BB8_20:
	mul.wide.u32 	%rd25, %r267, 24;
	mov.u32 	%r1527, 0;
	add.s64 	%rd26, %rd4, %rd25;
	st.global.v2.u32 	[%rd26+16], {%r1527, %r274};
	add.s32 	%r1532, %r1567, 2;
	st.global.v2.u32 	[%rd26+8], {%r1532, %r271};
	st.global.u64 	[%rd26], %rd1;
	bra.uni 	BB8_21;

BB8_19:
	atom.global.add.u32 	%r1526, [%rd7], -1;

BB8_21:
	setp.eq.s32	%p55, %r253, %r5;
	setp.eq.s32	%p56, %r256, %r4;
	and.pred  	%p57, %p55, %p56;
	setp.eq.s32	%p58, %r259, %r3;
	and.pred  	%p59, %p57, %p58;
	setp.eq.s32	%p60, %r262, %r2;
	and.pred  	%p61, %p59, %p60;
	add.s32 	%r268, %r1567, 3;
	setp.lt.u32	%p62, %r268, %r272;
	and.pred  	%p63, %p61, %p62;
	@!%p63 bra 	BB8_26;
	bra.uni 	BB8_22;

BB8_22:
	mul.wide.u32 	%rd27, %r274, 4;
	add.s64 	%rd28, %rd6, %rd27;
	atom.global.add.u32 	%r1528, [%rd28], 1;
	setp.ne.s32	%p64, %r1528, 0;
	@%p64 bra 	BB8_26;

	atom.global.add.u32 	%r269, [%rd7], 1;
	setp.lt.u32	%p65, %r269, %r273;
	@%p65 bra 	BB8_25;
	bra.uni 	BB8_24;

BB8_25:
	mul.wide.u32 	%rd29, %r269, 24;
	mov.u32 	%r1530, 0;
	add.s64 	%rd30, %rd4, %rd29;
	st.global.v2.u32 	[%rd30+16], {%r1530, %r274};
	add.s32 	%r1533, %r1567, 3;
	st.global.v2.u32 	[%rd30+8], {%r1533, %r271};
	st.global.u64 	[%rd30], %rd1;
	bra.uni 	BB8_26;

BB8_24:
	atom.global.add.u32 	%r1529, [%rd7], -1;

BB8_26:
	add.s32 	%r1567, %r1567, 4;
	setp.lt.u32	%p66, %r1567, %r272;
	@%p66 bra 	BB8_3;

BB8_27:
	ret;
}


  