{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617337375934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617337375941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 02 00:22:55 2021 " "Processing started: Fri Apr 02 00:22:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617337375941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337375941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordicTest -c cordicTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordicTest -c cordicTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337375941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617337376366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617337376367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/unnamed.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/unnamed.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "unnamed/synthesis/unnamed.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/unnamed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file unnamed/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (unnamed) " "Found design unit 1: dspba_library_package (unnamed)" {  } { { "unnamed/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file unnamed/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385509 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385509 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385509 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385509 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385509 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/unnamed_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unnamed/synthesis/submodules/unnamed_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unnamed_CORDIC_0-normal " "Found design unit 1: unnamed_CORDIC_0-normal" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385515 ""} { "Info" "ISGN_ENTITY_NAME" "1 unnamed_CORDIC_0 " "Found entity 1: unnamed_CORDIC_0" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385518 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385518 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordictest1.v 1 1 " "Found 1 design units, including 1 entities, in source file cordictest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicTest1 " "Found entity 1: cordicTest1" {  } { { "cordicTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7seghex.v 1 1 " "Found 1 design units, including 1 entities, in source file bin7seghex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin7seghex " "Found entity 1: bin7seghex" {  } { { "bin7seghex.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/bin7seghex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordictest2.v 1 1 " "Found 1 design units, including 1 entities, in source file cordictest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicTest2 " "Found entity 1: cordicTest2" {  } { { "cordicTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotationtest1.v 1 1 " "Found 1 design units, including 1 entities, in source file rotationtest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotationTest1 " "Found entity 1: rotationTest1" {  } { { "rotationTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/rotationTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrtest1.v 0 0 " "Found 0 design units, including 0 entities, in source file arrtest1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_sincos.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 mega_sincos " "Found entity 1: mega_sincos" {  } { { "mega_sincos.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/mega_sincos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/megacordic.v 1 1 " "Found 1 design units, including 1 entities, in source file megacordic/synthesis/megacordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 megaCordic " "Found entity 1: megaCordic" {  } { { "megaCordic/synthesis/megaCordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/megaCordic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file megacordic/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (megacordic) " "Found design unit 1: dspba_library_package (megacordic)" {  } { { "megaCordic/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file megacordic/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385534 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385534 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385534 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/megacordic_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megacordic/synthesis/submodules/megacordic_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 megaCordic_CORDIC_0-normal " "Found design unit 1: megaCordic_CORDIC_0-normal" {  } { { "megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385540 ""} { "Info" "ISGN_ENTITY_NAME" "1 megaCordic_CORDIC_0 " "Found entity 1: megaCordic_CORDIC_0" {  } { { "megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordicfuncttest1.v 1 1 " "Found 1 design units, including 1 entities, in source file cordicfuncttest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicFunctTest1 " "Found entity 1: cordicFunctTest1" {  } { { "cordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicFunctTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotationtest2.v 1 1 " "Found 1 design units, including 1 entities, in source file rotationtest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotationTest2 " "Found entity 1: rotationTest2" {  } { { "rotationTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/rotationTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385544 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "translateTest.v(10) " "Verilog HDL Event Control warning at translateTest.v(10): Event Control contains a complex event expression" {  } { { "translateTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/translateTest.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617337385545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translatetest.v 1 1 " "Found 1 design units, including 1 entities, in source file translatetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 translateTest " "Found entity 1: translateTest" {  } { { "translateTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/translateTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385546 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "arithShiftTest.v(10) " "Verilog HDL Event Control warning at arithShiftTest.v(10): Event Control contains a complex event expression" {  } { { "arithShiftTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arithShiftTest.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617337385547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithshifttest.v 1 1 " "Found 1 design units, including 1 entities, in source file arithshifttest.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithShiftTest " "Found entity 1: arithShiftTest" {  } { { "arithShiftTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arithShiftTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordicfuncttest2.v 1 1 " "Found 1 design units, including 1 entities, in source file cordicfuncttest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicFunctTest2 " "Found entity 1: cordicFunctTest2" {  } { { "cordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicFunctTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385549 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest1.v(68) " "Verilog HDL Event Control warning at multCordicFunctTest1.v(68): Event Control contains a complex event expression" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 68 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617337385551 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest1.v(84) " "Verilog HDL information at multCordicFunctTest1.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617337385551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest1.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest1 " "Found entity 1: multCordicFunctTest1" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385551 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest2.v(109) " "Verilog HDL Event Control warning at multCordicFunctTest2.v(109): Event Control contains a complex event expression" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 109 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617337385553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest2.v(109) " "Verilog HDL information at multCordicFunctTest2.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617337385553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest2.v(133) " "Verilog HDL information at multCordicFunctTest2.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617337385553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest2.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest2 " "Found entity 1: multCordicFunctTest2" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385553 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest3.v(87) " "Verilog HDL Event Control warning at multCordicFunctTest3.v(87): Event Control contains a complex event expression" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 87 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617337385555 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest3.v(87) " "Verilog HDL information at multCordicFunctTest3.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617337385555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest3.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest3 " "Found entity 1: multCordicFunctTest3" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385555 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "arrayPlayground1.v(45) " "Verilog HDL Event Control warning at arrayPlayground1.v(45): Event Control contains a complex event expression" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 45 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617337385557 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arrayPlayground1.v(45) " "Verilog HDL information at arrayPlayground1.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617337385557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayplayground1.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayplayground1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arrayPlayground1 " "Found entity 1: arrayPlayground1" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617337385557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multCordicFunctTest3 " "Elaborating entity \"multCordicFunctTest3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617337385639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_i multCordicFunctTest3.v(28) " "Verilog HDL or VHDL warning at multCordicFunctTest3.v(28): object \"x_i\" assigned a value but never read" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "img_rotated multCordicFunctTest3.v(72) " "Verilog HDL warning at multCordicFunctTest3.v(72): initial value for variable img_rotated should be constant" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 72 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multCordicFunctTest3.v(92) " "Verilog HDL assignment warning at multCordicFunctTest3.v(92): truncated value with size 32 to match size of target (5)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multCordicFunctTest3.v(107) " "Verilog HDL assignment warning at multCordicFunctTest3.v(107): truncated value with size 32 to match size of target (5)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 multCordicFunctTest3.v(112) " "Verilog HDL assignment warning at multCordicFunctTest3.v(112): truncated value with size 6 to match size of target (4)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "multCordicFunctTest3.v(116) " "Verilog HDL or VHDL warning at the multCordicFunctTest3.v(116): index expression is not wide enough to address all of the elements in the array" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 116 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "multCordicFunctTest3.v(133) " "Verilog HDL or VHDL warning at the multCordicFunctTest3.v(133): index expression is not wide enough to address all of the elements in the array" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 133 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "multCordicFunctTest3.v(132) " "Verilog HDL Case Statement warning at multCordicFunctTest3.v(132): incomplete case statement has no default case item" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617337385641 "|multCordicFunctTest3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR multCordicFunctTest3.v(132) " "Verilog HDL Always Construct warning at multCordicFunctTest3.v(132): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[0\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[1\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[2\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[3\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[4\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[5\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[6\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[7\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[8\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] multCordicFunctTest3.v(132) " "Inferred latch for \"LEDR\[9\]\" at multCordicFunctTest3.v(132)" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337385642 "|multCordicFunctTest3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unnamed unnamed:c0 " "Elaborating entity \"unnamed\" for hierarchy \"unnamed:c0\"" {  } { { "multCordicFunctTest3.v" "c0" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unnamed_CORDIC_0 unnamed:c0\|unnamed_CORDIC_0:cordic_0 " "Elaborating entity \"unnamed_CORDIC_0\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\"" {  } { { "unnamed/synthesis/unnamed.v" "cordic_0" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/unnamed.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist3_signA_uid7_vecRotateTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist3_signA_uid7_vecRotateTest_merged_bit_select_c_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist3_signA_uid7_vecRotateTest_merged_bit_select_c_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist1_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist1_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_c_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist1_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_c_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist0_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist0_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist0_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist42_aip1E_uid51_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist42_aip1E_uid51_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist42_aip1E_uid51_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist38_xip1_3_uid85_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist38_xip1_3_uid85_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist38_xip1_3_uid85_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist34_yip1_4_uid104_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist34_yip1_4_uid104_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist34_yip1_4_uid104_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist32_xip1_5_uid121_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist32_xip1_5_uid121_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist32_xip1_5_uid121_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist28_yip1_6_uid142_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist28_yip1_6_uid142_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist28_yip1_6_uid142_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist9_yip1_12_uid256_vecRotateTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist9_yip1_12_uid256_vecRotateTest_b_3\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist9_yip1_12_uid256_vecRotateTest_b_3" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist5_lowRangeA_uid360_outYE_uid262_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist5_lowRangeA_uid360_outYE_uid262_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist5_lowRangeA_uid360_outYE_uid262_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist4_sR_uid373_outYE_uid262_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist4_sR_uid373_outYE_uid262_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist4_sR_uid373_outYE_uid262_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin7seghex bin7seghex:h0d " "Elaborating entity \"bin7seghex\" for hierarchy \"bin7seghex:h0d\"" {  } { { "multCordicFunctTest3.v" "h0d" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337385680 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617337386638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] VCC " "Pin \"LEDR\[2\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617337386942 "|multCordicFunctTest3|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617337386942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617337387066 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "270 " "270 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617337387412 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "megaCordic 19 " "Ignored 19 assignments for entity \"megaCordic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617337387479 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "megaCordic_CORDIC_0 38 " "Ignored 38 assignments for entity \"megaCordic_CORDIC_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617337387479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.map.smsg " "Generated suppressed messages file C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337387534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617337387830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617337387830 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617337388044 "|multCordicFunctTest3|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617337388044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1288 " "Implemented 1288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617337388049 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617337388049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1235 " "Implemented 1235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617337388049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617337388049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617337388128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 02 00:23:08 2021 " "Processing ended: Fri Apr 02 00:23:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617337388128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617337388128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617337388128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617337388128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1617337389318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617337389324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 02 00:23:09 2021 " "Processing started: Fri Apr 02 00:23:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617337389324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617337389324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cordicTest -c cordicTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cordicTest -c cordicTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617337389324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617337389430 ""}
{ "Info" "0" "" "Project  = cordicTest" {  } {  } 0 0 "Project  = cordicTest" 0 0 "Fitter" 0 0 1617337389430 ""}
{ "Info" "0" "" "Revision = cordicTest" {  } {  } 0 0 "Revision = cordicTest" 0 0 "Fitter" 0 0 1617337389430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1617337389598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1617337389599 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cordicTest 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"cordicTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617337389617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617337389665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617337389665 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617337390100 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617337390125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617337390265 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1617337402031 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 863 global CLKCTRL_G6 " "KEY\[0\]~inputCLKENA0 with 863 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1617337402246 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1617337402246 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SW\[9\]~inputCLKENA0 850 global CLKCTRL_G2 " "SW\[9\]~inputCLKENA0 with 850 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1617337402246 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1617337402246 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1617337402246 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1617337402246 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1617337402246 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SW\[9\]~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SW\[9\]~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SW\[9\] PIN_AE12 " "Refclk input I/O pad SW\[9\] is placed onto PIN_AE12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1617337402246 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1617337402246 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1617337402246 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617337402247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617337402266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617337402268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617337402274 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617337402277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617337402277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617337402278 ""}
{ "Info" "ISTA_SDC_FOUND" "cordicTest.sdc " "Reading SDC File: 'cordicTest.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617337403039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1617337403045 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist7_lowRangeA_uid305_outXE_uid260_vecRotateTest_b_1\|delay_signals\[0\]\[1\] KEY\[0\] " "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist7_lowRangeA_uid305_outXE_uid260_vecRotateTest_b_1\|delay_signals\[0\]\[1\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617337403049 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1617337403049 "|multCordicFunctTest3|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1617337403057 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1617337403059 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617337403059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617337403059 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617337403059 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1617337403059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617337403112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1617337403114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617337403114 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617337403210 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1617337403210 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617337403211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617337409669 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1617337410008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617337412893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617337416377 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617337417104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617337417104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617337418648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1617337423844 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617337423844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1617337424197 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1617337424197 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617337424197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617337424203 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1617337426844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617337426892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617337427672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617337427674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617337428490 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617337431896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617337432160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.fit.smsg " "Generated suppressed messages file C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617337432303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6656 " "Peak virtual memory: 6656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617337433191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 02 00:23:53 2021 " "Processing ended: Fri Apr 02 00:23:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617337433191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617337433191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617337433191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617337433191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617337434443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617337434450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 02 00:23:54 2021 " "Processing started: Fri Apr 02 00:23:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617337434450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617337434450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cordicTest -c cordicTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cordicTest -c cordicTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617337434450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1617337435182 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617337440716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617337441202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 02 00:24:01 2021 " "Processing ended: Fri Apr 02 00:24:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617337441202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617337441202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617337441202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617337441202 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617337441878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617337442379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617337442386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 02 00:24:02 2021 " "Processing started: Fri Apr 02 00:24:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617337442386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1617337442386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cordicTest -c cordicTest " "Command: quartus_sta cordicTest -c cordicTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1617337442386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1617337442489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "megaCordic 19 " "Ignored 19 assignments for entity \"megaCordic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1617337443045 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "megaCordic_CORDIC_0 38 " "Ignored 38 assignments for entity \"megaCordic_CORDIC_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1617337443045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1617337443245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1617337443245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617337443295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617337443295 ""}
{ "Info" "ISTA_SDC_FOUND" "cordicTest.sdc " "Reading SDC File: 'cordicTest.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1617337444042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1617337444049 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] KEY\[0\] " "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617337444063 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617337444063 "|multCordicFunctTest3|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1617337444066 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1617337444071 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1617337444088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337444089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337444118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337444128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337444141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337444154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337444167 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617337444187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617337444227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617337445578 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] KEY\[0\] " "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617337445732 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617337445732 "|multCordicFunctTest3|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1617337445733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337445736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337445758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337445769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337445780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337445791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337445803 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1617337445823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617337446021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617337447246 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] KEY\[0\] " "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617337447402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617337447402 "|multCordicFunctTest3|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1617337447402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447458 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617337447478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] KEY\[0\] " "Register unnamed:c0\|unnamed_CORDIC_0:cordic_0\|srPostRndhigh_uid307_outXE_uid260_vecRotateTest_o\[13\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617337447713 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617337447713 "|multCordicFunctTest3|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1617337447714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617337447766 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617337449396 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617337449398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617337449513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 02 00:24:09 2021 " "Processing ended: Fri Apr 02 00:24:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617337449513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617337449513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617337449513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617337449513 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617337450289 ""}
