以下是优化后的文本，使其更加清晰、连贯和专业：

---

### 数据序列
0.0E+00, 1.0E-09, 2.0E-09, 3.0E-09, 4.0E-09, 5.0E-09, 6.0E-09, 7.0E-09

#### 节点 N3
3.5  
2.5  
1.5  
0.5  
-0.5  
3.5  
2.5  
1.5  
0.5  
-0.5  

#### 节点 N4
0.0E+00, 1.0E-09, 2.0E-09, 3.0E-09, 4.0E-09, 5.0E-09, 6.0E-09, 7.0E-09

### 图18：所提锁存器在不同节点注入时的行为
- (a) 节点1
- (b) 节点3
- (c) 无注入

#### TMR-Latch 和 所提锁存器
| 技术尺寸 (nm) | 250 | 180 | 130 | 90 | 65 |
|---------------|-----|-----|-----|----|----|
| 总功耗 (mW)   | 8   | 7   | 6   | 5  | 4  |
| 延迟 (ns)      | 3   | 2   | 1   | 0  | -  |

### 图19：总功耗
### 图20：归一化传播延迟
### 图21：功耗-延迟乘积

授权使用范围限于清华大学。下载时间：2021年3月20日12:50:45 UTC，来源：IEEE Xplore。使用受限制。

---

### 参考文献
[1] G.C. Messenger, “Collection of Charge on Junction Nodes from Ion Tracks”, IEEE Trans. Nuclear Science, 1982, pp. 2024-2031.

[2] N. Cohen, T.S. Sriram, N. Leland, D. Moyer, S. Butler, R. Flatley, “Soft error considerations for deep-submicron CMOS circuit applications”, International Electron Devices Meeting, Washington, DC, 1999, pp. 315–318.

[3] R.W. Keyes, “Fundamental limits of silicon technology”, Proc. IEEE, vol. 89, no. 3, Mar. 2001, pp. 227–339.

[4] S. Mitra, T. Karnik, N. Seifert, M. Zhang, "Logic soft errors in sub-65nm technologies design and CAD challenges", Design Automation Conference (DAC), Anaheim, CA, June 2005, pp. 2 – 4.

[5] S.W. Fu, A.M. Mohsen, T.C. May, “Alpha-particle-induced charge collection measurements and the effectiveness of a novel p-well protection barrier on VLSI memories,” IEEE Trans. Electron Devices, vol. ED-32, no. 1, Jan. 1985, pp. 49–54.

[6] M. Takai, T. Kishimoto, Y. Ohno, H. Sayama, K. Sonoda, S. Satoh, T. Nishimura, H. Miyoshi, A. Kinomura, Y. Horino, K. Fujii, “Soft error susceptibility and immune structures in dynamic random access memories (DRAM’s) investigated by nuclear microprobes,” IEEE Trans. Nucl. Sci., vol. 43, no. 2, Feb. 1996, pp. 696–704.

[7] A. Mahmood, E.J. McCluskey, “Concurrent Error Detection Using Watchdog Processors – A Survey”, IEEE Trans. on Computers, Feb. 1988, pp. 160 -174.

[8] A.J. Drake, A. KleinOsowski, A.K. Martin, "A Self-Correcting Soft Error Tolerant Flop-Flop", 12th NASA Symposium on VLSI Design, Coeur d’Alene, Idaho, USA, Oct. 4-5, 2005.

[9] R. Naseer, J. Draper, "The DF-DICE Storage Element for Immunity to Soft Errors", Proceedings of the 48th IEEE International Midwest Symposium on Circuits and Systems, August 2005.

[10] D.R. Blum, M.J. Myjak, J.G. Delgado-Frias, “Enhanced Fault-Tolerant Data Latches for Deep Submicron CMOS,” The 2005 International Conference on Computer Design (ICCD), pp. 28-34, Las Vegas, June 2005.

[11] K.J. Hass, J.W. Gambles, B. Walker, M. Zampaglione, “Mitigating single event upsets from combinational logic,” 7th NASA Symposium on VLSI design, 1998.

[12] C.L. Chen, M.Y. Hsiao, “Error correcting codes for semiconductor memory applications: A state-of-the-art review,” IBM J. Res. Develop., vol. 28, no. 2, pp. 124–134, Mar. 1984.

[13] P. Hazucha, C. Svensson: "Impact of CMOS technology scaling on the atmospheric neutron soft error rate", IEEE Trans. On Nuclear Sc. Vol. 47, n. 6, Dec. 2000, pp. 2586-2594.

[14] Q. Zhou, K. Mohanram, "Gate sizing to radiation harden combinational logic", IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems (TCAD), vol.25, Jan. 2006, pp. 155-166.

[15] T. Calin, N. Nicolaidis, R. Velazo, "Upset Hardened Memory Design for Submicron CMOS Technology", IEEE Trans. On Nuclear Sc. Vol. 43, n. 6, Dec. 1996, pp. 2874-2878.

---

授权使用范围限于清华大学。下载时间：2021年3月20日12:50:45 UTC，来源：IEEE Xplore。使用受限制。

37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07)0-7695-2855-4/07 $20.00 © 2007

---