EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
Sheet 30 43
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 7300 800  0    197  ~ 39
CFG MAX10 - FPP
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 4 1 60A8D523
P 3250 2300
F 0 "U3" H 4359 946 50  0000 L CNN
F 1 "10M08SAU169C8G" H 4359 855 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 3250 2550 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 5520 23095 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 3250 2850 50  0001 L CNN "Chip Set"
F 5 "Intel" H 3250 2950 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 3250 2750 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 3250 2650 50  0001 L CNN "Digi-Key_PN"
	4    3250 2300
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 9 1 60A9384D
P 3250 6250
F 0 "U3" H 4599 5746 50  0000 L CNN
F 1 "10M08SAU169C8G" H 4599 5655 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 3250 6500 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 5520 27045 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 3250 6800 50  0001 L CNN "Chip Set"
F 5 "Intel" H 3250 6900 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 3250 6700 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 3250 6600 50  0001 L CNN "Digi-Key_PN"
	9    3250 6250
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 1 1 60A9F083
P 7600 2300
F 0 "U3" H 8128 1246 50  0000 L CNN
F 1 "10M08SAU169C8G" H 8128 1155 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 7600 2550 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 9870 23095 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 7600 2850 50  0001 L CNN "Chip Set"
F 5 "Intel" H 7600 2950 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 7600 2750 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 7600 2650 50  0001 L CNN "Digi-Key_PN"
	1    7600 2300
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 11 1 60AA2BD9
P 13150 2250
F 0 "U3" H 13539 1646 50  0000 L CNN
F 1 "10M08SAU169C8G" H 13539 1555 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 13150 2500 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 15420 23045 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 13150 2800 50  0001 L CNN "Chip Set"
F 5 "Intel" H 13150 2900 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 13150 2700 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 13150 2600 50  0001 L CNN "Digi-Key_PN"
	11   13150 2250
	1    0    0    -1  
$EndComp
$Comp
L INTEL_CYCLONE_10_GX_FPGA_DEV_KIT:10M08SAU169C8G U3
U 10 1 60AA5C90
P 13150 4200
F 0 "U3" H 13699 4146 50  0000 L CNN
F 1 "10M08SAU169C8G" H 13699 4055 50  0000 L CNN
F 2 "INTEL CYCLONE 10 GX FPGA DEV KIT:BGA169C80P13X13_1100X1100X155" H 13150 4450 50  0001 L CNN
F 3 "https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf" H 15420 24995 50  0001 L CNN
F 4 "169-UBGA (11x11)" H 13150 4750 50  0001 L CNN "Chip Set"
F 5 "Intel" H 13150 4850 50  0001 L CNN "Manufacturer"
F 6 "10M08SAU169C8G" H 13150 4650 50  0001 L CNN "MPN"
F 7 "544-3135-ND" H 13150 4550 50  0001 L CNN "Digi-Key_PN"
	10   13150 4200
	1    0    0    -1  
$EndComp
$EndSCHEMATC
