#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec  7 23:44:05 2019
# Process ID: 6144
# Current directory: /home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1
# Command line: vivado -log ultra96v2_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ultra96v2_top.tcl -notrace
# Log file: /home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top.vdi
# Journal file: /home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ultra96v2_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.020 ; gain = 53.562 ; free physical = 25229 ; free virtual = 29306
Command: link_design -top ultra96v2_top -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_bram_ctrl_0_0/ultra96v2_bd_axi_bram_ctrl_0_0.dcp' for cell 'ultra96v2_bd_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_uart16550_0_0/ultra96v2_bd_axi_uart16550_0_0.dcp' for cell 'ultra96v2_bd_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_blk_mem_gen_0_0/ultra96v2_bd_blk_mem_gen_0_0.dcp' for cell 'ultra96v2_bd_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_1/ultra96v2_bd_axi_gpio_0_1.dcp' for cell 'ultra96v2_bd_i/fan_pwm'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_0/ultra96v2_bd_axi_gpio_0_0.dcp' for cell 'ultra96v2_bd_i/hd_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_rst_ps8_0_100M_1/ultra96v2_bd_rst_ps8_0_100M_1.dcp' for cell 'ultra96v2_bd_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/ultra96v2_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'ultra96v2_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_xbar_0/ultra96v2_bd_xbar_0.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_0/ultra96v2_bd_auto_ds_0.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_0/ultra96v2_bd_auto_pc_0.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_1/ultra96v2_bd_auto_ds_1.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_1/ultra96v2_bd_auto_pc_1.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_2/ultra96v2_bd_auto_ds_2.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_3/ultra96v2_bd_auto_ds_3.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_pc_2/ultra96v2_bd_auto_pc_2.dcp' for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2421.145 ; gain = 0.000 ; free physical = 24566 ; free virtual = 28643
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/ultra96v2_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_zynq_ultra_ps_e_0_0/ultra96v2_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_0/ultra96v2_bd_axi_gpio_0_0_board.xdc] for cell 'ultra96v2_bd_i/hd_gpio/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_0/ultra96v2_bd_axi_gpio_0_0_board.xdc] for cell 'ultra96v2_bd_i/hd_gpio/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_0/ultra96v2_bd_axi_gpio_0_0.xdc] for cell 'ultra96v2_bd_i/hd_gpio/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_0/ultra96v2_bd_axi_gpio_0_0.xdc] for cell 'ultra96v2_bd_i/hd_gpio/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_rst_ps8_0_100M_1/ultra96v2_bd_rst_ps8_0_100M_1_board.xdc] for cell 'ultra96v2_bd_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_rst_ps8_0_100M_1/ultra96v2_bd_rst_ps8_0_100M_1_board.xdc] for cell 'ultra96v2_bd_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_rst_ps8_0_100M_1/ultra96v2_bd_rst_ps8_0_100M_1.xdc] for cell 'ultra96v2_bd_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_rst_ps8_0_100M_1/ultra96v2_bd_rst_ps8_0_100M_1.xdc] for cell 'ultra96v2_bd_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_1/ultra96v2_bd_axi_gpio_0_1_board.xdc] for cell 'ultra96v2_bd_i/fan_pwm/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_1/ultra96v2_bd_axi_gpio_0_1_board.xdc] for cell 'ultra96v2_bd_i/fan_pwm/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_1/ultra96v2_bd_axi_gpio_0_1.xdc] for cell 'ultra96v2_bd_i/fan_pwm/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_gpio_0_1/ultra96v2_bd_axi_gpio_0_1.xdc] for cell 'ultra96v2_bd_i/fan_pwm/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_uart16550_0_0/ultra96v2_bd_axi_uart16550_0_0_board.xdc] for cell 'ultra96v2_bd_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_uart16550_0_0/ultra96v2_bd_axi_uart16550_0_0_board.xdc] for cell 'ultra96v2_bd_i/axi_uart16550_0/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_uart16550_0_0/ultra96v2_bd_axi_uart16550_0_0.xdc] for cell 'ultra96v2_bd_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_axi_uart16550_0_0/ultra96v2_bd_axi_uart16550_0_0.xdc] for cell 'ultra96v2_bd_i/axi_uart16550_0/U0'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/constrs_1/new/ultra96v2_0.xdc]
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/constrs_1/new/ultra96v2_0.xdc]
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_0/ultra96v2_bd_auto_ds_0_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_0/ultra96v2_bd_auto_ds_0_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_1/ultra96v2_bd_auto_ds_1_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_1/ultra96v2_bd_auto_ds_1_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_2/ultra96v2_bd_auto_ds_2_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_2/ultra96v2_bd_auto_ds_2_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_3/ultra96v2_bd_auto_ds_3_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_bd/ip/ultra96v2_bd_auto_ds_3/ultra96v2_bd_auto_ds_3_clocks.xdc] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_bd_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2669.164 ; gain = 0.000 ; free physical = 24441 ; free virtual = 28517
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 17 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 28 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2669.164 ; gain = 1075.145 ; free physical = 24441 ; free virtual = 28518
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2669.164 ; gain = 0.000 ; free physical = 24426 ; free virtual = 28504

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14c0c2a3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2855.539 ; gain = 186.375 ; free physical = 24167 ; free virtual = 28245

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 16 inverter(s) to 1381 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15fed09a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24025 ; free virtual = 28103
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 343 cells
INFO: [Opt 31-1021] In phase Retarget, 113 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16b7eb4b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24025 ; free virtual = 28103
INFO: [Opt 31-389] Phase Constant propagation created 125 cells and removed 541 cells
INFO: [Opt 31-1021] In phase Constant propagation, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 197974266

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24025 ; free virtual = 28103
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1926 cells
INFO: [Opt 31-1021] In phase Sweep, 385 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 197974266

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24023 ; free virtual = 28101
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 197974266

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24024 ; free virtual = 28102
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15daffe63

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24024 ; free virtual = 28102
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |             343  |                                            113  |
|  Constant propagation         |             125  |             541  |                                             96  |
|  Sweep                        |               0  |            1926  |                                            385  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            132  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24024 ; free virtual = 28102
Ending Logic Optimization Task | Checksum: 10e4d69bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.414 ; gain = 0.000 ; free physical = 24024 ; free virtual = 28102

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.234 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 10e4d69bf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23022 ; free virtual = 27104
Ending Power Optimization Task | Checksum: 10e4d69bf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 4791.562 ; gain = 1763.148 ; free physical = 23044 ; free virtual = 27127

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10e4d69bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23045 ; free virtual = 27127

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23045 ; free virtual = 27127
Ending Netlist Obfuscation Task | Checksum: 10e4d69bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23045 ; free virtual = 27128
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 4791.562 ; gain = 2122.398 ; free physical = 23045 ; free virtual = 27128
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23045 ; free virtual = 27128
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23039 ; free virtual = 27125
INFO: [Common 17-1381] The checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_top_drc_opted.rpt -pb ultra96v2_top_drc_opted.pb -rpx ultra96v2_top_drc_opted.rpx
Command: report_drc -file ultra96v2_top_drc_opted.rpt -pb ultra96v2_top_drc_opted.pb -rpx ultra96v2_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23030 ; free virtual = 27119
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b9f27671

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23030 ; free virtual = 27119
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23030 ; free virtual = 27119

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12545753b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 23013 ; free virtual = 27106

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 167e3a21f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22994 ; free virtual = 27089

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 167e3a21f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22994 ; free virtual = 27089
Phase 1 Placer Initialization | Checksum: 167e3a21f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22994 ; free virtual = 27089

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 132b1a800

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22966 ; free virtual = 27062

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 347 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 104 nets or cells. Created 0 new cell, deleted 104 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22962 ; free virtual = 27059

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            104  |                   104  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            104  |                   104  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 198937827

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22961 ; free virtual = 27058
Phase 2.2 Global Placement Core | Checksum: 190b1d5d5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22958 ; free virtual = 27056
Phase 2 Global Placement | Checksum: 190b1d5d5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22961 ; free virtual = 27059

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1375065a4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22959 ; free virtual = 27056

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a1e8aaf5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22961 ; free virtual = 27059

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 113c64eae

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22961 ; free virtual = 27059

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1f51cfb3d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22952 ; free virtual = 27050

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 18be35581

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22953 ; free virtual = 27051

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 136cb9986

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22948 ; free virtual = 27046

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 1cfcf4e65

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22948 ; free virtual = 27047
Phase 3.4 Small Shape DP | Checksum: 1cfcf4e65

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22949 ; free virtual = 27047

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1a08078a0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22947 ; free virtual = 27046

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 18757af77

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22948 ; free virtual = 27046
Phase 3 Detail Placement | Checksum: 18757af77

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22948 ; free virtual = 27047

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2150be109

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2150be109

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22951 ; free virtual = 27049
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.199. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14d549eba

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22951 ; free virtual = 27049
Phase 4.1 Post Commit Optimization | Checksum: 14d549eba

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22951 ; free virtual = 27049

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14d549eba

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22951 ; free virtual = 27050
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22945 ; free virtual = 27044

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 227d7f5f9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22945 ; free virtual = 27043

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22945 ; free virtual = 27043
Phase 4.4 Final Placement Cleanup | Checksum: 243e58fd2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22945 ; free virtual = 27044
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 243e58fd2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22945 ; free virtual = 27044
Ending Placer Task | Checksum: 210f60358

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22945 ; free virtual = 27044
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22968 ; free virtual = 27067
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22968 ; free virtual = 27067
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22944 ; free virtual = 27059
INFO: [Common 17-1381] The checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ultra96v2_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22950 ; free virtual = 27054
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_top_utilization_placed.rpt -pb ultra96v2_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ultra96v2_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22962 ; free virtual = 27066
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22932 ; free virtual = 27037
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22904 ; free virtual = 27025
INFO: [Common 17-1381] The checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 93f0a544 ConstDB: 0 ShapeSum: a28206d5 RouteDB: da83573f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7a624a69

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22773 ; free virtual = 26885
Post Restoration Checksum: NetGraph: 4ca9b419 NumContArr: 3b54253b Constraints: c1dc4e70 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 149da27c4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22772 ; free virtual = 26885

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 149da27c4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22730 ; free virtual = 26843

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 149da27c4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22730 ; free virtual = 26844

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1ed14bacc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22722 ; free virtual = 26836

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2a6ca5eaa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22720 ; free virtual = 26834
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.232  | TNS=0.000  | WHS=-0.033 | THS=-5.077 |

Phase 2 Router Initialization | Checksum: 2c5601fe7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22716 ; free virtual = 26830

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8762
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6350
  Number of Partially Routed Nets     = 2412
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2b9b4f4ff

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22709 ; free virtual = 26823

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1942
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.773  | TNS=0.000  | WHS=-0.013 | THS=-0.022 |

Phase 4.1 Global Iteration 0 | Checksum: 2d2341991

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22708 ; free virtual = 26822

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2936c1fb6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22708 ; free virtual = 26822
Phase 4 Rip-up And Reroute | Checksum: 2936c1fb6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22708 ; free virtual = 26822

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 33fc38be6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22709 ; free virtual = 26823
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.773  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 33fc38be6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22709 ; free virtual = 26823

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 33fc38be6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22709 ; free virtual = 26823
Phase 5 Delay and Skew Optimization | Checksum: 33fc38be6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22709 ; free virtual = 26823

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c315945d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22707 ; free virtual = 26821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.773  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 355e4be76

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22707 ; free virtual = 26821
Phase 6 Post Hold Fix | Checksum: 355e4be76

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22707 ; free virtual = 26821

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.7469 %
  Global Horizontal Routing Utilization  = 1.51235 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2bc55ff7a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22706 ; free virtual = 26820

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2bc55ff7a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22705 ; free virtual = 26819

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2bc55ff7a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:40 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22708 ; free virtual = 26822

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.773  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2bc55ff7a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22709 ; free virtual = 26823
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22759 ; free virtual = 26873

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22759 ; free virtual = 26873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22758 ; free virtual = 26872
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22727 ; free virtual = 26861
INFO: [Common 17-1381] The checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_top_drc_routed.rpt -pb ultra96v2_top_drc_routed.pb -rpx ultra96v2_top_drc_routed.rpx
Command: report_drc -file ultra96v2_top_drc_routed.rpt -pb ultra96v2_top_drc_routed.pb -rpx ultra96v2_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ultra96v2_top_methodology_drc_routed.rpt -pb ultra96v2_top_methodology_drc_routed.pb -rpx ultra96v2_top_methodology_drc_routed.rpx
Command: report_methodology -file ultra96v2_top_methodology_drc_routed.rpt -pb ultra96v2_top_methodology_drc_routed.pb -rpx ultra96v2_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/parallels/ultra96v2_0/ultra96v2_0.runs/impl_1/ultra96v2_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ultra96v2_top_power_routed.rpt -pb ultra96v2_top_power_summary_routed.pb -rpx ultra96v2_top_power_routed.rpx
Command: report_power -file ultra96v2_top_power_routed.rpt -pb ultra96v2_top_power_summary_routed.pb -rpx ultra96v2_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4791.562 ; gain = 0.000 ; free physical = 22695 ; free virtual = 26823
INFO: [runtcl-4] Executing : report_route_status -file ultra96v2_top_route_status.rpt -pb ultra96v2_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ultra96v2_top_timing_summary_routed.rpt -pb ultra96v2_top_timing_summary_routed.pb -rpx ultra96v2_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ultra96v2_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ultra96v2_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ultra96v2_top_bus_skew_routed.rpt -pb ultra96v2_top_bus_skew_routed.pb -rpx ultra96v2_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 23:47:43 2019...
