INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dinstOut' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ewreg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'em2reg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:80]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ewmem' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:81]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuc' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuimm' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:83]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'edestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:84]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'eqa' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:85]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'eqb' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'eimm32' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mdestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:99]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mdestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:100]
WARNING: [VRFC 10-3029] 'mdestReg' was previously declared without a range [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:100]
INFO: [VRFC 10-2458] undeclared symbol memem, assumed default net type wire [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:106]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wwreg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:108]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wm2reg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:109]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wdestReg' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:110]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wr' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:111]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wdo' is not allowed [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/Datapath.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/IDEXEPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/IFIDPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/PcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/aluMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/exememPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exememPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab3/lab3.srcs/sources_1/new/memwbPipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwbPipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sim_1/new/testbrench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbrench1
INFO: [VRFC 10-2458] undeclared symbol wdo, assumed default net type wire [C:/Users/lenovo/iCloudDrive/Assignments/CMPEN331/lab4/lab4/lab4.srcs/sim_1/new/testbrench1.v:45]
