read_verilog /usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_div_ieee.v --define "BDW_BUILD_MODULE=cynw_cm_float_div_ieee_E8_M23 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 RoundMode=0 NanMode=1 OutExWidth=0 IPVersion=2 CalcLat=1 latency=9"
change_names

