Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Sep 22 11:13:10 2016
| Host         : avalon running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file clock_control_sets_placed.rpt
| Design       : clock
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------+----------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------+----------------------+------------------+----------------+
|  DRANGE_DIVIDER/CLK       |                             |                      |                1 |              1 |
|  SEC_TIMER/count_reg[0]_0 |                             |                      |                1 |              1 |
|  clk_dst_BUFG             |                             |                      |                1 |              1 |
|  TICK_DIVIDER/CLK         |                             |                      |                1 |              3 |
|  MIN_TIMER/count_reg[0]_0 | HOUR_TIMER/count[4]_i_1_n_0 | MIN_TIMER/SR[0]      |                1 |              5 |
|  DRANGE_DIVIDER/CLK       | SEC_TIMER/count[5]_i_2_n_0  | MIN_TIMER/SR[0]      |                2 |              6 |
|  SEC_TIMER/count_reg[0]_0 | MIN_TIMER/count[5]_i_1_n_0  | MIN_TIMER/SR[0]      |                2 |              6 |
|  clk_src_IBUF_BUFG        |                             |                      |                8 |             27 |
|  clk_src_IBUF_BUFG        |                             | DRANGE_DIVIDER/clear |                8 |             32 |
|  clk_dst_BUFG             | MIN_TIMER/E[0]              |                      |                9 |             32 |
+---------------------------+-----------------------------+----------------------+------------------+----------------+


