{
  "module_name": "phy-qcom-ipq806x-sata.c",
  "hash_id": "8d5bf8e8965b15f55b2f5d693bccbd398cb052c355d9599ebdbb8cf2891c6b52",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-ipq806x-sata.c",
  "human_readable_source": "\n \n\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/time.h>\n#include <linux/delay.h>\n#include <linux/clk.h>\n#include <linux/slab.h>\n#include <linux/platform_device.h>\n#include <linux/phy/phy.h>\n\nstruct qcom_ipq806x_sata_phy {\n\tvoid __iomem *mmio;\n\tstruct clk *cfg_clk;\n\tstruct device *dev;\n};\n\n#define __set(v, a, b)\t(((v) << (b)) & GENMASK(a, b))\n\n#define SATA_PHY_P0_PARAM0\t\t0x200\n#define SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN3(x)\t__set(x, 17, 12)\n#define SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN3_MASK\tGENMASK(17, 12)\n#define SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN2(x)\t__set(x, 11, 6)\n#define SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN2_MASK\tGENMASK(11, 6)\n#define SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN1(x)\t__set(x, 5, 0)\n#define SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN1_MASK\tGENMASK(5, 0)\n\n#define SATA_PHY_P0_PARAM1\t\t0x204\n#define SATA_PHY_P0_PARAM1_RESERVED_BITS31_21(x)\t__set(x, 31, 21)\n#define SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN3(x)\t__set(x, 20, 14)\n#define SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN3_MASK\tGENMASK(20, 14)\n#define SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN2(x)\t__set(x, 13, 7)\n#define SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN2_MASK\tGENMASK(13, 7)\n#define SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN1(x)\t__set(x, 6, 0)\n#define SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN1_MASK\tGENMASK(6, 0)\n\n#define SATA_PHY_P0_PARAM2\t\t0x208\n#define SATA_PHY_P0_PARAM2_RX_EQ(x)\t__set(x, 20, 18)\n#define SATA_PHY_P0_PARAM2_RX_EQ_MASK\tGENMASK(20, 18)\n\n#define SATA_PHY_P0_PARAM3\t\t0x20C\n#define SATA_PHY_SSC_EN\t\t\t0x8\n#define SATA_PHY_P0_PARAM4\t\t0x210\n#define SATA_PHY_REF_SSP_EN\t\t0x2\n#define SATA_PHY_RESET\t\t\t0x1\n\nstatic int qcom_ipq806x_sata_phy_init(struct phy *generic_phy)\n{\n\tstruct qcom_ipq806x_sata_phy *phy = phy_get_drvdata(generic_phy);\n\tu32 reg;\n\n\t \n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM3);\n\treg = reg | SATA_PHY_SSC_EN;\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM3);\n\n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM0) &\n\t\t\t~(SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN3_MASK |\n\t\t\t  SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN2_MASK |\n\t\t\t  SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN1_MASK);\n\treg |= SATA_PHY_P0_PARAM0_P0_TX_PREEMPH_GEN3(0xf);\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM0);\n\n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM1) &\n\t\t\t~(SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN3_MASK |\n\t\t\t  SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN2_MASK |\n\t\t\t  SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN1_MASK);\n\treg |= SATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN3(0x55) |\n\t\tSATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN2(0x55) |\n\t\tSATA_PHY_P0_PARAM1_P0_TX_AMPLITUDE_GEN1(0x55);\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM1);\n\n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM2) &\n\t\t~SATA_PHY_P0_PARAM2_RX_EQ_MASK;\n\treg |= SATA_PHY_P0_PARAM2_RX_EQ(0x3);\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM2);\n\n\t \n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM4);\n\treg = reg | SATA_PHY_RESET;\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM4);\n\n\t \n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM4);\n\treg = reg | SATA_PHY_REF_SSP_EN | SATA_PHY_RESET;\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM4);\n\n\t \n\tmb();\n\n\t \n\tusleep_range(20, 20 + 50);\n\n\t \n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM4);\n\treg = reg & ~SATA_PHY_RESET;\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM4);\n\n\treturn 0;\n}\n\nstatic int qcom_ipq806x_sata_phy_exit(struct phy *generic_phy)\n{\n\tstruct qcom_ipq806x_sata_phy *phy = phy_get_drvdata(generic_phy);\n\tu32 reg;\n\n\t \n\treg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM4);\n\treg = reg | SATA_PHY_RESET;\n\twritel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM4);\n\n\treturn 0;\n}\n\nstatic const struct phy_ops qcom_ipq806x_sata_phy_ops = {\n\t.init\t\t= qcom_ipq806x_sata_phy_init,\n\t.exit\t\t= qcom_ipq806x_sata_phy_exit,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic int qcom_ipq806x_sata_phy_probe(struct platform_device *pdev)\n{\n\tstruct qcom_ipq806x_sata_phy *phy;\n\tstruct device *dev = &pdev->dev;\n\tstruct phy_provider *phy_provider;\n\tstruct phy *generic_phy;\n\tint ret;\n\n\tphy = devm_kzalloc(dev, sizeof(*phy), GFP_KERNEL);\n\tif (!phy)\n\t\treturn -ENOMEM;\n\n\tphy->mmio = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(phy->mmio))\n\t\treturn PTR_ERR(phy->mmio);\n\n\tgeneric_phy = devm_phy_create(dev, NULL, &qcom_ipq806x_sata_phy_ops);\n\tif (IS_ERR(generic_phy)) {\n\t\tdev_err(dev, \"%s: failed to create phy\\n\", __func__);\n\t\treturn PTR_ERR(generic_phy);\n\t}\n\n\tphy->dev = dev;\n\tphy_set_drvdata(generic_phy, phy);\n\tplatform_set_drvdata(pdev, phy);\n\n\tphy->cfg_clk = devm_clk_get(dev, \"cfg\");\n\tif (IS_ERR(phy->cfg_clk)) {\n\t\tdev_err(dev, \"Failed to get sata cfg clock\\n\");\n\t\treturn PTR_ERR(phy->cfg_clk);\n\t}\n\n\tret = clk_prepare_enable(phy->cfg_clk);\n\tif (ret)\n\t\treturn ret;\n\n\tphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\n\tif (IS_ERR(phy_provider)) {\n\t\tclk_disable_unprepare(phy->cfg_clk);\n\t\tdev_err(dev, \"%s: failed to register phy\\n\", __func__);\n\t\treturn PTR_ERR(phy_provider);\n\t}\n\n\treturn 0;\n}\n\nstatic void qcom_ipq806x_sata_phy_remove(struct platform_device *pdev)\n{\n\tstruct qcom_ipq806x_sata_phy *phy = platform_get_drvdata(pdev);\n\n\tclk_disable_unprepare(phy->cfg_clk);\n}\n\nstatic const struct of_device_id qcom_ipq806x_sata_phy_of_match[] = {\n\t{ .compatible = \"qcom,ipq806x-sata-phy\" },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, qcom_ipq806x_sata_phy_of_match);\n\nstatic struct platform_driver qcom_ipq806x_sata_phy_driver = {\n\t.probe\t= qcom_ipq806x_sata_phy_probe,\n\t.remove_new = qcom_ipq806x_sata_phy_remove,\n\t.driver = {\n\t\t.name\t= \"qcom-ipq806x-sata-phy\",\n\t\t.of_match_table\t= qcom_ipq806x_sata_phy_of_match,\n\t}\n};\nmodule_platform_driver(qcom_ipq806x_sata_phy_driver);\n\nMODULE_DESCRIPTION(\"QCOM IPQ806x SATA PHY driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}