{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607668462985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607668462989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:34:22 2020 " "Processing started: Fri Dec 11 01:34:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607668462989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668462989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668462989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607668463309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607668463310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/zeltasoc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/zeltasoc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeltaSoC " "Found entity 1: ZeltaSoC" {  } { { "../core/ZeltaSoC.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debug_def.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/debug_def.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_slave.sv(104) " "Verilog HDL information at uart_slave.sv(104): always construct contains both blocking and non-blocking assignments" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607668469575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/uart_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/uart_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_slave " "Found entity 1: uart_slave" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone_arbitrer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone_arbitrer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_arbitrer " "Found entity 1: wishbone_arbitrer" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469578 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.sv(196) " "Verilog HDL information at memory_access.sv(196): always construct contains both blocking and non-blocking assignments" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607668469580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_BUS_STATE data_bus_state memory_access.sv(190) " "Verilog HDL Declaration information at memory_access.sv(190): object \"DATA_BUS_STATE\" differs only in case from object \"data_bus_state\" in the same scope" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607668469580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../core/decode.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/global_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_pkg (SystemVerilog) " "Found design unit 1: global_pkg (SystemVerilog)" {  } { { "../core/global_pkg.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fetch_stm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stm " "Found entity 1: fetch_stm" {  } { { "../core/fetch_stm.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../core/vga.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../core/vga_controller.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/console.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cross_bar.sv(50) " "Verilog HDL information at cross_bar.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607668469596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cross_bar " "Found entity 1: cross_bar" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB4 " "Found entity 1: WB4" {  } { { "../core/wishbone.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../core/regfile.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668469609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ZeltaSoC " "Elaborating entity \"ZeltaSoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607668469694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_rst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_rst\"" {  } { { "../core/ZeltaSoC.sv" "debounce_rst" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 debounce.sv(20) " "Verilog HDL assignment warning at debounce.sv(20): truncated value with size 32 to match size of target (22)" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469742 "|ZeltaSoC|debounce:debounce_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB4 WB4:inst_bus " "Elaborating entity \"WB4\" for hierarchy \"WB4:inst_bus\"" {  } { { "../core/ZeltaSoC.sv" "inst_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_bar cross_bar:cross_bar_0 " "Elaborating entity \"cross_bar\" for hierarchy \"cross_bar:cross_bar_0\"" {  } { { "../core/ZeltaSoC.sv" "cross_bar_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_arbitrer wishbone_arbitrer:wishbone_arbitrer_0 " "Elaborating entity \"wishbone_arbitrer\" for hierarchy \"wishbone_arbitrer:wishbone_arbitrer_0\"" {  } { { "../core/ZeltaSoC.sv" "wishbone_arbitrer_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wishbone_arbitrer.sv(21) " "Verilog HDL assignment warning at wishbone_arbitrer.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469755 "|ZeltaSoC|wishbone_arbitrer:wishbone_arbitrer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wishbone_arbitrer.sv(22) " "Verilog HDL assignment warning at wishbone_arbitrer.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469755 "|ZeltaSoC|wishbone_arbitrer:wishbone_arbitrer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb ram_wb:MEMORY_RAM " "Elaborating entity \"ram_wb\" for hierarchy \"ram_wb:MEMORY_RAM\"" {  } { { "../core/ZeltaSoC.sv" "MEMORY_RAM" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram_wb:MEMORY_RAM\|ram:RAM_0 " "Elaborating entity \"ram\" for hierarchy \"ram_wb:MEMORY_RAM\|ram:RAM_0\"" {  } { { "../core/ram_wb.sv" "RAM_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469759 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Init memory ram.sv(35) " "Verilog HDL Display System Task info at ram.sv(35): Init memory" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 35 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668469760 "|ZeltaSoC|ram_wb:MEMORY_RAM|ram:RAM_0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1354 0 4095 ram.sv(41) " "Verilog HDL warning at ram.sv(41): number of words (1354) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1607668469761 "|ZeltaSoC|ram_wb:MEMORY_RAM|ram:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_slave uart_slave:uart_slave_0 " "Elaborating entity \"uart_slave\" for hierarchy \"uart_slave:uart_slave_0\"" {  } { { "../core/ZeltaSoC.sv" "uart_slave_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469763 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_slave.sv(61) " "Verilog HDL Case Statement warning at uart_slave.sv(61): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 61 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1607668469764 "|ZeltaSoC|uart_slave:uart_slave_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_slave.sv(75) " "Verilog HDL Case Statement warning at uart_slave.sv(75): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 75 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1607668469764 "|ZeltaSoC|uart_slave:uart_slave_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_slave.sv(156) " "Verilog HDL assignment warning at uart_slave.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "../core/uart_slave.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469764 "|ZeltaSoC|uart_slave:uart_slave_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_slave:uart_slave_0\|fifo:fifo_0 " "Elaborating entity \"fifo\" for hierarchy \"uart_slave:uart_slave_0\|fifo:fifo_0\"" {  } { { "../core/uart_slave.sv" "fifo_0" { Text "C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(58) " "Verilog HDL assignment warning at fifo.sv(58): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469766 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(62) " "Verilog HDL assignment warning at fifo.sv(62): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469766 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(82) " "Verilog HDL assignment warning at fifo.sv(82): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469766 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(90) " "Verilog HDL assignment warning at fifo.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "../core/fifo.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fifo.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469766 "|ZeltaSoC|uart_slave:uart_slave_0|fifo:fifo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console console:console_0 " "Elaborating entity \"console\" for hierarchy \"console:console_0\"" {  } { { "../core/ZeltaSoC.sv" "console_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 console.sv(169) " "Verilog HDL assignment warning at console.sv(169): truncated value with size 8 to match size of target (1)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469769 "|ZeltaSoC|console:console_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 console.sv(179) " "Verilog HDL assignment warning at console.sv(179): truncated value with size 32 to match size of target (3)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469769 "|ZeltaSoC|console:console_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE_0 " "Elaborating entity \"core\" for hierarchy \"core:CORE_0\"" {  } { { "../core/ZeltaSoC.sv" "CORE_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469771 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "core.sv(120) " "SystemVerilog warning at core.sv(120): unique or priority keyword makes case statement complete" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 120 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607668469775 "|ZeltaSoC|core:CORE_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stm core:CORE_0\|fetch_stm:fetch_stm_0 " "Elaborating entity \"fetch_stm\" for hierarchy \"core:CORE_0\|fetch_stm:fetch_stm_0\"" {  } { { "../core/core.sv" "fetch_stm_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:CORE_0\|decode:decode_bus " "Elaborating entity \"decode\" for hierarchy \"core:CORE_0\|decode:decode_bus\"" {  } { { "../core/core.sv" "decode_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:CORE_0\|decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"core:CORE_0\|decoder:decoder_0\"" {  } { { "../core/core.sv" "decoder_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 decoder.sv(26) " "Verilog HDL assignment warning at decoder.sv(26): truncated value with size 11 to match size of target (10)" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469785 "|ZeltaSoC|core:CORE_0|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:CORE_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"core:CORE_0\|control_unit:control_unit_0\"" {  } { { "../core/core.sv" "control_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469786 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control_unit.sv(248) " "Verilog HDL warning at control_unit.sv(248): ignoring unsupported system task" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 248 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1607668469788 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_unit.sv(240) " "SystemVerilog warning at control_unit.sv(240): unique or priority keyword makes case statement complete" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 240 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607668469788 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_unit.sv(237) " "SystemVerilog warning at control_unit.sv(237): unique or priority keyword makes case statement complete" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 237 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607668469788 "|ZeltaSoC|core:CORE_0|control_unit:control_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:CORE_0\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"core:CORE_0\|regfile:regfile_0\"" {  } { { "../core/core.sv" "regfile_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:CORE_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"core:CORE_0\|alu:alu_0\"" {  } { { "../core/core.sv" "alu_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit core:CORE_0\|branch_unit:branch_unit_0 " "Elaborating entity \"branch_unit\" for hierarchy \"core:CORE_0\|branch_unit:branch_unit_0\"" {  } { { "../core/core.sv" "branch_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(27) " "Verilog HDL assignment warning at branch_unit.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469816 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(28) " "Verilog HDL assignment warning at branch_unit.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469816 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(29) " "Verilog HDL assignment warning at branch_unit.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469816 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(30) " "Verilog HDL assignment warning at branch_unit.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469816 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(31) " "Verilog HDL assignment warning at branch_unit.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469816 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(32) " "Verilog HDL assignment warning at branch_unit.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469816 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(33) " "Verilog HDL assignment warning at branch_unit.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469816 "|ZeltaSoC|core:CORE_0|branch_unit:branch_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access core:CORE_0\|memory_access:memory_access_0 " "Elaborating entity \"memory_access\" for hierarchy \"core:CORE_0\|memory_access:memory_access_0\"" {  } { { "../core/core.sv" "memory_access_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668469818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_access.sv(62) " "Verilog HDL assignment warning at memory_access.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607668469824 "|ZeltaSoC|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "memory_access.sv(85) " "Verilog HDL or VHDL warning at the memory_access.sv(85): index expression is not wide enough to address all of the elements in the array" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 85 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1607668469824 "|ZeltaSoC|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(226) " "SystemVerilog warning at memory_access.sv(226): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 226 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1607668469824 "|ZeltaSoC|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "console:console_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred dual-clock RAM node \"console:console_0\|fifo:fifo_0\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607668470867 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "console:console_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred dual-clock RAM node \"console:console_0\|fifo:fifo_0\|buffer_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607668470867 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607668470980 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram_wb:MEMORY_RAM\|ram:RAM_0\|ram " "Created node \"ram_wb:MEMORY_RAM\|ram:RAM_0\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "../core/ram.sv" "ram" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 15 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1607668470980 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred dual-clock RAM node \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607668470980 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred dual-clock RAM node \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1607668470981 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "console:console_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"console:console_0\|fifo:fifo_0\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "console:console_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"console:console_0\|fifo:fifo_0\|buffer_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_wb:MEMORY_RAM\|ram:RAM_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_wb:MEMORY_RAM\|ram:RAM_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Parameter INIT_FILE set to db/VanilaCore.ram0_ram_6773ddc7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"uart_slave:uart_slave_0\|fifo:fifo_0\|buffer_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607668472975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607668472975 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607668472975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668473020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"console:console_0\|fifo:fifo_0\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473020 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607668473020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osc1 " "Found entity 1: altsyncram_osc1" {  } { { "db/altsyncram_osc1.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_osc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668473052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668473052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668473064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VanilaCore.ram0_ram_6773ddc7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607668473064 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607668473064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v291 " "Found entity 1: altsyncram_v291" {  } { { "db/altsyncram_v291.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_v291.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607668473099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668473099 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607668473595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607668475790 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607668481662 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~4 " "Logic cell \"core:CORE_0\|Add0~4\"" {  } { { "../core/core.sv" "Add0~4" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~44 " "Logic cell \"core:CORE_0\|Add0~44\"" {  } { { "../core/core.sv" "Add0~44" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~46 " "Logic cell \"core:CORE_0\|Add0~46\"" {  } { { "../core/core.sv" "Add0~46" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~48 " "Logic cell \"core:CORE_0\|Add0~48\"" {  } { { "../core/core.sv" "Add0~48" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~50 " "Logic cell \"core:CORE_0\|Add0~50\"" {  } { { "../core/core.sv" "Add0~50" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~52 " "Logic cell \"core:CORE_0\|Add0~52\"" {  } { { "../core/core.sv" "Add0~52" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~54 " "Logic cell \"core:CORE_0\|Add0~54\"" {  } { { "../core/core.sv" "Add0~54" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~56 " "Logic cell \"core:CORE_0\|Add0~56\"" {  } { { "../core/core.sv" "Add0~56" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~58 " "Logic cell \"core:CORE_0\|Add0~58\"" {  } { { "../core/core.sv" "Add0~58" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~60 " "Logic cell \"core:CORE_0\|Add0~60\"" {  } { { "../core/core.sv" "Add0~60" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~62 " "Logic cell \"core:CORE_0\|Add0~62\"" {  } { { "../core/core.sv" "Add0~62" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~64 " "Logic cell \"core:CORE_0\|Add0~64\"" {  } { { "../core/core.sv" "Add0~64" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1607668481679 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1607668481679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668481761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607668481929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607668481929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5490 " "Implemented 5490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607668482147 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607668482147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5426 " "Implemented 5426 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607668482147 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607668482147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607668482147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607668482178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:34:42 2020 " "Processing ended: Fri Dec 11 01:34:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607668482178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607668482178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607668482178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607668482178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607668483236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607668483241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:34:42 2020 " "Processing started: Fri Dec 11 01:34:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607668483241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607668483241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607668483241 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607668483337 ""}
{ "Info" "0" "" "Project  = VanilaCore" {  } {  } 0 0 "Project  = VanilaCore" 0 0 "Fitter" 0 0 1607668483337 ""}
{ "Info" "0" "" "Revision = VanilaCore" {  } {  } 0 0 "Revision = VanilaCore" 0 0 "Fitter" 0 0 1607668483337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607668483414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607668483414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VanilaCore EP4CE115F23I7 " "Selected device EP4CE115F23I7 for design \"VanilaCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607668483441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607668483483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607668483483 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607668483782 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607668483790 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607668483923 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607668483923 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607668483933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607668483933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607668483933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607668483933 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607668483933 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607668483936 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607668484477 ""}
{ "Info" "ISTA_SDC_FOUND" "VanilaCore.sdc " "Reading SDC File: 'VanilaCore.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607668485591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 42 new_clock register " "Ignored filter at VanilaCore.sdc(42): new_clock could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607668485599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\] " "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485599 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 45 seven_segment:seven_segment_0\|cnt\[15\] register " "Ignored filter at VanilaCore.sdc(45): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\] " "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485600 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 72 seven_segment:seven_segment_0\|cnt\[15\] clock " "Ignored filter at VanilaCore.sdc(72): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485600 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485600 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 74 new_clock clock " "Ignored filter at VanilaCore.sdc(74): new_clock could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607668485600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485601 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485601 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485601 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485601 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485601 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485602 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 82 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(82): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485602 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 83 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(83): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485602 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 86 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(86): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485602 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 87 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(87): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485602 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 88 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(88): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485602 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 89 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(89): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485603 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485603 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485603 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485604 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485604 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 94 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(94): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485604 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 95 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(95): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485604 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485604 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485604 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485605 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668485605 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607668485605 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668485636 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668485636 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668485636 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668485636 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1607668485636 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1607668485636 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607668485636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607668485636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607668485636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10000.000 debounce:debounce_rst\|new_slow_clock\[21\] " "10000.000 debounce:debounce_rst\|new_slow_clock\[21\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607668485636 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607668485636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607668485976 ""}  } { { "../core/ZeltaSoC.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607668485976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607668486412 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607668486416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607668486416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607668486421 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607668486428 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607668486436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607668486436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607668486440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607668486611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Block RAM " "Packed 14 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1607668486615 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607668486615 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607668487182 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607668487189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607668488934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607668489616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607668489669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607668496911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607668496911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607668497518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607668502785 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607668502785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607668588646 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607668588646 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607668588646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:29 " "Fitter routing operations ending: elapsed time is 00:01:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607668588651 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.72 " "Total time spent on timing analysis during the Fitter is 3.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607668588817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607668588842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607668589279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607668589281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607668589695 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607668590392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.fit.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607668591362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5926 " "Peak virtual memory: 5926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607668592050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:36:32 2020 " "Processing ended: Fri Dec 11 01:36:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607668592050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607668592050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607668592050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607668592050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607668592939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607668592943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:36:32 2020 " "Processing started: Fri Dec 11 01:36:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607668592943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607668592943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607668592943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607668593240 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607668595152 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607668595245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607668595499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:36:35 2020 " "Processing ended: Fri Dec 11 01:36:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607668595499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607668595499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607668595499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607668595499 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607668596080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607668596508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607668596513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 01:36:36 2020 " "Processing started: Fri Dec 11 01:36:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607668596513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607668596513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VanilaCore -c VanilaCore " "Command: quartus_sta VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607668596513 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607668596604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607668596787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607668596787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668596824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668596824 ""}
{ "Info" "ISTA_SDC_FOUND" "VanilaCore.sdc " "Reading SDC File: 'VanilaCore.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607668597298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 42 new_clock register " "Ignored filter at VanilaCore.sdc(42): new_clock could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\] " "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597309 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 45 seven_segment:seven_segment_0\|cnt\[15\] register " "Ignored filter at VanilaCore.sdc(45): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\] " "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597310 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 72 seven_segment:seven_segment_0\|cnt\[15\] clock " "Ignored filter at VanilaCore.sdc(72): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597310 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597311 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 74 new_clock clock " "Ignored filter at VanilaCore.sdc(74): new_clock could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597311 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597311 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597312 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597312 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597312 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597313 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 82 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(82): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597313 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 83 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(83): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597313 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 86 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(86): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597313 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 87 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(87): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597314 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 88 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(88): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597314 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 89 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(89): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597314 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597314 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597314 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597315 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597315 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 94 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(94): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597315 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 95 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(95): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597315 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597316 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597316 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597316 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607668597316 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607668597317 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668597346 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668597346 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668597346 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668597346 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607668597346 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607668597346 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1607668597354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.111 " "Worst-case setup slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 clk  " "    0.111               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668597501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clk  " "    0.391               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668597521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607668597527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607668597531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.649 " "Worst-case minimum pulse width slack is 9.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 clk  " "    9.649               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.776               0.000 debounce:debounce_rst\|new_slow_clock\[21\]  " " 4999.776               0.000 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668597536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668597536 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1607668597652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607668597674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607668598124 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598287 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598287 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598287 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598287 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607668598287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.155 " "Worst-case setup slack is 1.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 clk  " "    1.155               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668598340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk  " "    0.323               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668598362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607668598367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607668598370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.657 " "Worst-case minimum pulse width slack is 9.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.657               0.000 clk  " "    9.657               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.793               0.000 debounce:debounce_rst\|new_slow_clock\[21\]  " " 4999.793               0.000 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668598373 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1607668598495 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598619 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598619 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598619 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607668598619 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607668598619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.852 " "Worst-case setup slack is 4.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.852               0.000 clk  " "    4.852               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668598639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk  " "    0.166               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668598662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607668598669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607668598680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.381 " "Worst-case minimum pulse width slack is 9.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.381               0.000 clk  " "    9.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.783               0.000 debounce:debounce_rst\|new_slow_clock\[21\]  " " 4999.783               0.000 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607668598684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607668598684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607668599051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607668599051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 62 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607668599122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 01:36:39 2020 " "Processing ended: Fri Dec 11 01:36:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607668599122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607668599122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607668599122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607668599122 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus Prime Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607668599772 ""}
