// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_ea_e
//
// Generated
//  by:  wig
//  on:  Fri Dec 19 16:07:22 2003
//  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../bitsplice.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_ea_e.v,v 1.1 2003/12/22 08:36:27 wig Exp $
// $Date: 2003/12/22 08:36:27 $
// $Log: inst_ea_e.v,v $
// Revision 1.1  2003/12/22 08:36:27  wig
// Added testcase bitsplice.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
//
// Generator: mix_0.pl Revision: 1.25 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_ea_e
//

	// No `defines in this module

module inst_ea_e
	//
	// Generated module inst_ea
	//
		(
		p_mix_c_addr_12_0_gi,
		p_mix_c_bus_in_31_0_gi,
		p_mix_cp_lcmd_2_6_0_gi,
		p_mix_cp_lcmd_3_6_6_gi,
		p_mix_cp_lcmd_6_6_gi,
		p_mix_tmi_sbist_fail_11_10_gi,
		p_mix_tmi_sbist_fail_9_0_go,
		p_mix_v_select_2_2_gi,
		p_mix_v_select_5_5_gi,
		p_mix_widesig_31_0_gi,
		video_i
		);
		// Generated Module Inputs:
		input	[12:0]	p_mix_c_addr_12_0_gi;
		input	[31:0]	p_mix_c_bus_in_31_0_gi;
		input	[6:0]	p_mix_cp_lcmd_2_6_0_gi;
		input		p_mix_cp_lcmd_3_6_6_gi;
		input		p_mix_cp_lcmd_6_6_gi;
		input	[1:0]	p_mix_tmi_sbist_fail_11_10_gi;
		input		p_mix_v_select_2_2_gi;
		input		p_mix_v_select_5_5_gi;
		input	[31:0]	p_mix_widesig_31_0_gi;
		input	[3:0]	video_i;
		// Generated Module Outputs:
		output	[9:0]	p_mix_tmi_sbist_fail_9_0_go;
		// Generated Wires:
		wire	[12:0]	p_mix_c_addr_12_0_gi;
		wire	[31:0]	p_mix_c_bus_in_31_0_gi;
		wire	[6:0]	p_mix_cp_lcmd_2_6_0_gi;
		wire		p_mix_cp_lcmd_3_6_6_gi;
		wire		p_mix_cp_lcmd_6_6_gi;
		wire	[1:0]	p_mix_tmi_sbist_fail_11_10_gi;
		wire	[9:0]	p_mix_tmi_sbist_fail_9_0_go;
		wire		p_mix_v_select_2_2_gi;
		wire		p_mix_v_select_5_5_gi;
		wire	[31:0]	p_mix_widesig_31_0_gi;
		wire	[3:0]	video_i;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire		mix_logic0; 
			wire	[5:0]	mix_logic0_bus; 
			wire [12:0] c_addr; // __W_PORT_SIGNAL_MAP_REQ
			wire [31:0] c_bus_in; // __W_PORT_SIGNAL_MAP_REQ
			wire [6:0] cp_lcmd; // __W_PORT_SIGNAL_MAP_REQ
			wire [6:0] cp_lcmd_2; // __W_PORT_SIGNAL_MAP_REQ
			wire [6:0] cp_lcmd_3; // __W_PORT_SIGNAL_MAP_REQ
			wire [12:0] tmi_sbist_fail; // __W_PORT_SIGNAL_MAP_REQ
			wire [5:0] v_select; // __W_PORT_SIGNAL_MAP_REQ
			wire [31:0] widesig; // __W_PORT_SIGNAL_MAP_REQ
			wire		widesig_r_0; 
			wire		widesig_r_1; 
			wire		widesig_r_10; 
			wire		widesig_r_11; 
			wire		widesig_r_12; 
			wire		widesig_r_13; 
			wire		widesig_r_14; 
			wire		widesig_r_15; 
			wire		widesig_r_16; 
			wire		widesig_r_17; 
			wire		widesig_r_18; 
			wire		widesig_r_19; 
			wire		widesig_r_2; 
			wire		widesig_r_20; 
			wire		widesig_r_21; 
			wire		widesig_r_22; 
			wire		widesig_r_23; 
			wire		widesig_r_24; 
			wire		widesig_r_25; 
			wire		widesig_r_26; 
			wire		widesig_r_27; 
			wire		widesig_r_28; 
			wire		widesig_r_29; 
			wire		widesig_r_3; 
			wire		widesig_r_30; 
			wire		widesig_r_4; 
			wire		widesig_r_5; 
			wire		widesig_r_6; 
			wire		widesig_r_7; 
			wire		widesig_r_8; 
			wire		widesig_r_9; 
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments
			assign mix_logic0 = 1'b0;
			assign mix_logic0_bus = 6'b0;
			assign	c_addr = p_mix_c_addr_12_0_gi;  // __I_I_BUS_PORT
			assign	c_bus_in = p_mix_c_bus_in_31_0_gi;  // __I_I_BUS_PORT
			assign	cp_lcmd[6] = p_mix_cp_lcmd_6_6_gi;  // __I_I_SLICE_PORT // __W_SINGLE_BIT_SLICE
			assign	cp_lcmd_2 = p_mix_cp_lcmd_2_6_0_gi;  // __I_I_BUS_PORT
			assign	cp_lcmd_3[6] = p_mix_cp_lcmd_3_6_6_gi;  // __I_I_SLICE_PORT // __W_SINGLE_BIT_SLICE
			assign	tmi_sbist_fail[11:10] = p_mix_tmi_sbist_fail_11_10_gi[1:0];  // __I_I_SLICE_PORT
			assign	p_mix_tmi_sbist_fail_9_0_go[9:0] = tmi_sbist_fail[9:0];  // __I_O_SLICE_PORT
			assign	v_select[5] = p_mix_v_select_5_5_gi;  // __I_I_SLICE_PORT // __W_SINGLE_BIT_SLICE
			assign	v_select[2] = p_mix_v_select_2_2_gi;  // __I_I_SLICE_PORT // __W_SINGLE_BIT_SLICE
			assign	widesig = p_mix_widesig_31_0_gi;  // __I_I_BUS_PORT


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_eaa
		inst_eaa_e inst_eaa(
			.c_addr_i(c_addr),
			.c_bus_i(c_bus_in), // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			.mbist_clut_fail_o(tmi_sbist_fail[8]),
			.mbist_fifo_fail_o(tmi_sbist_fail[9]),
			.video_p_0(video_i[0]),
			.widesig_p({ widesig_r_30, widesig_r_29, widesig_r_28, widesig_r_27, widesig_r_26, widesig_r_25, widesig_r_24, widesig_r_23, widesig_r_22, widesig_r_21, widesig_r_20, widesig_r_19, widesig_r_18, widesig_r_17, widesig_r_16, widesig_r_15, widesig_r_14, widesig_r_13, widesig_r_12, widesig_r_11, widesig_r_10, widesig_r_9, widesig_r_8, widesig_r_7, widesig_r_6, widesig_r_5, widesig_r_4, widesig_r_3, widesig_r_2, widesig_r_1, widesig_r_0 }), // __I_BIT_TO_BUSPORT (x31) // __I_COMBINE_SPLICES
			.widesig_p_0(widesig[0]),
			.widesig_p_1(widesig[1]),
			.widesig_p_10(widesig[10]),
			.widesig_p_11(widesig[11]),
			.widesig_p_12(widesig[12]),
			.widesig_p_13(widesig[13]),
			.widesig_p_14(widesig[14]),
			.widesig_p_15(widesig[15]),
			.widesig_p_16(widesig[16]),
			.widesig_p_17(widesig[17]),
			.widesig_p_18(widesig[18]),
			.widesig_p_19(widesig[19]),
			.widesig_p_2(widesig[2]),
			.widesig_p_20(widesig[20]),
			.widesig_p_21(widesig[21]),
			.widesig_p_22(widesig[22]),
			.widesig_p_23(widesig[23]),
			.widesig_p_24(widesig[24]),
			.widesig_p_25(widesig[25]),
			.widesig_p_26(widesig[26]),
			.widesig_p_27(widesig[27]),
			.widesig_p_28(widesig[28]),
			.widesig_p_29(widesig[29]),
			.widesig_p_3(widesig[3]),
			.widesig_p_30(widesig[30]),
			.widesig_p_31(widesig[31]),
			.widesig_p_4(widesig[4]),
			.widesig_p_5(widesig[5]),
			.widesig_p_6(widesig[6]),
			.widesig_p_7(widesig[7]),
			.widesig_p_8(widesig[8]),
			.widesig_p_9(widesig[9])
		);
		// End of Generated Instance Port Map for inst_eaa

		// Generated Instance Port Map for inst_eab
		inst_eab_e inst_eab(
			.c_add(c_addr),
			.c_bus_in(c_bus_in), // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			.v_select({ v_select[5], 1'b0, 1'b0, v_select[2], 1'b0, 1'b0 }), // RequestBusinterface:RequestBus#6(VPU)VPUinterface // __I_COMBINE_SPLICES
			.video_p_1(video_i[1])
		);
		// End of Generated Instance Port Map for inst_eab

		// Generated Instance Port Map for inst_eac
		inst_eac_e inst_eac(
			.adp_bist_fail(tmi_sbist_fail[0]),
			.c_addr(c_addr),
			.c_bus_in(c_bus_in), // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			.cp_lcmd({ cp_lcmd[6], 6'b000000 }), // __W_PORT // GuestBusLBC(memorymappedI/O)Interface // __I_COMBINE_SPLICES
			.cp_lcmd_2(cp_lcmd_2), // Second way to wire to zero / GuestBusLBC(memorymappedI/O)Interface
			.cp_lcmd_p({ cp_lcmd_3[6], 6'b000000 }), // __W_PORT // Signal name != port name // __I_COMBINE_SPLICES
			.cpu_bist_fail(tmi_sbist_fail[1]),
			.cvi_sbist_fail0(tmi_sbist_fail[10]),
			.cvi_sbist_fail1(tmi_sbist_fail[11]),
			.ema_bist_fail(tmi_sbist_fail[7]),
			.ga_sbist_fail0(tmi_sbist_fail[8]),
			.ga_sbist_fail1(tmi_sbist_fail[9]),
			.ifu_bist_fail(tmi_sbist_fail[6]),
			.mcu_bist_fail(tmi_sbist_fail[2]),
			.pdu_bist_fail0(tmi_sbist_fail[3]),
			.pdu_bist_fail1(tmi_sbist_fail[4]),
			.tsd_bist_fail(tmi_sbist_fail[5]),
			.video_p_2(video_i[2])
		);
		// End of Generated Instance Port Map for inst_eac

		// Generated Instance Port Map for inst_ead
		inst_ead_e inst_ead(
			.video_p_3(video_i[3])
		);
		// End of Generated Instance Port Map for inst_ead



endmodule
//
// End of Generated Module rtl of inst_ea_e
//
//
//!End of Module/s
// --------------------------------------------------------------
