#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul 27 12:05:32 2020
# Process ID: 16772
# Current directory: E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1
# Command line: vivado.exe -log fir_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter.tcl
# Log file: E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/fir_filter.vds
# Journal file: E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fir_filter.tcl -notrace
Command: synth_design -top fir_filter -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 429.773 ; gain = 99.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:141]
INFO: [Synth 8-638] synthesizing module 'fir_filter_default_clock_driver' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:119]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v:22]
	Parameter log_2_period bound to: 32'sb00000000000000000000000000000001 
	Parameter period bound to: 32'sb00000000000000000000000000000001 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter pipeline_regs bound to: 32'sb00000000000000000000000000000101 
	Parameter max_pipeline_regs bound to: 32'sb00000000000000000000000000001000 
	Parameter num_pipeline_regs bound to: 32'sb00000000000000000000000000000101 
	Parameter factor bound to: 32'sb00000000000000000000000000000101 
	Parameter rem_pipeline_regs bound to: 32'sb00000000000000000000000000000001 
	Parameter trunc_period bound to: 1'b1 
	Parameter period_floor bound to: 32'sb00000000000000000000000000000010 
	Parameter power_of_2_counter bound to: 32'sb00000000000000000000000000000001 
	Parameter cnt_width bound to: 32'sb00000000000000000000000000000001 
	Parameter clk_for_ce_pulse_minus1 bound to: 1'b0 
	Parameter clk_for_ce_pulse_minus2 bound to: 1'b0 
	Parameter clk_for_ce_pulse_minus_regs bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:3]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:45]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter init_index_val bound to: 1'b0 
	Parameter result bound to: 1'b0 
	Parameter init_const bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (1#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (2#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:45]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (3#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg_w_init.v:3]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v:79]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (4#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v:22]
WARNING: [Synth 8-350] instance 'clockdriver' of module 'xlclockdriver' requires 7 connections, but only 5 given [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:130]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_default_clock_driver' (5#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:119]
INFO: [Synth 8-638] synthesizing module 'fir_filter_struct' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:40]
INFO: [Synth 8-638] synthesizing module 'fir_filter_subsystem' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:7]
INFO: [Synth 8-638] synthesizing module 'xlfir_compiler_846c5260ffd5bc99f55a1ee1849c04f5' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:168]
INFO: [Synth 8-638] synthesizing module 'fir_filter_fir_compiler_v7_2_i0' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/fir_filter_fir_compiler_v7_2_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_fir_compiler_v7_2_i0' (6#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/fir_filter_fir_compiler_v7_2_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'xlfir_compiler_846c5260ffd5bc99f55a1ee1849c04f5' (7#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:168]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_subsystem' (8#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:7]
INFO: [Synth 8-638] synthesizing module 'fir_filter_xlconvert' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:41]
	Parameter din_width bound to: 50 - type: integer 
	Parameter din_bin_pt bound to: 33 - type: integer 
	Parameter din_arith bound to: 2 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 16 - type: integer 
	Parameter dout_arith bound to: 2 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convert_type' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
	Parameter old_width bound to: 50 - type: integer 
	Parameter old_bin_pt bound to: 33 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter quantization bound to: 2 - type: integer 
	Parameter overflow bound to: 2 - type: integer 
	Parameter fp_width bound to: 32'sb00000000000000000000000000110100 
	Parameter fp_bin_pt bound to: 33 - type: integer 
	Parameter fp_arith bound to: 2 - type: integer 
	Parameter q_width bound to: 32'sb00000000000000000000000000100011 
	Parameter q_bin_pt bound to: 16 - type: integer 
	Parameter q_arith bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'round_towards_inf' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:295]
	Parameter old_width bound to: 32'sb00000000000000000000000000110100 
	Parameter old_bin_pt bound to: 33 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000100011 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000010001 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000010001 
	Parameter right_of_dp_2 bound to: 32'sb00000000000000000000000000001111 
	Parameter right_of_dp_1 bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-638] synthesizing module 'sign_ext' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
	Parameter old_width bound to: 32'sb00000000000000000000000000100011 
	Parameter new_width bound to: 32'sb00000000000000000000000000100011 
INFO: [Synth 8-256] done synthesizing module 'sign_ext' (9#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:211]
INFO: [Synth 8-256] done synthesizing module 'round_towards_inf' (10#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:295]
INFO: [Synth 8-638] synthesizing module 'saturation_arith' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:582]
	Parameter old_width bound to: 32'sb00000000000000000000000000100011 
	Parameter old_bin_pt bound to: 16 - type: integer 
	Parameter old_arith bound to: 2 - type: integer 
	Parameter new_width bound to: 32 - type: integer 
	Parameter new_bin_pt bound to: 16 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter abs_right_of_dp bound to: 32'sb00000000000000000000000000000000 
	Parameter abs_width bound to: 32'sb00000000000000000000000000000001 
	Parameter abs_new_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'saturation_arith' (11#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:582]
INFO: [Synth 8-638] synthesizing module 'cast' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
	Parameter old_width bound to: 50 - type: integer 
	Parameter old_bin_pt bound to: 33 - type: integer 
	Parameter new_width bound to: 32'sb00000000000000000000000000110100 
	Parameter new_bin_pt bound to: 33 - type: integer 
	Parameter new_arith bound to: 2 - type: integer 
	Parameter right_of_dp bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'cast' (12#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:13]
INFO: [Synth 8-256] done synthesizing module 'convert_type' (13#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/convert_type.v:775]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter complete_num_srlc33es bound to: 0 - type: integer 
	Parameter remaining_latency bound to: 1 - type: integer 
	Parameter temp_num_srlc33es bound to: 1 - type: integer 
	Parameter num_srlc33es bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srlc33e' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter a bound to: 6'sb111111 
INFO: [Synth 8-638] synthesizing module 'FDE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3865]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDE' (14#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3865]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (15#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg.v:60]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (16#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/synth_reg.v:94]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_xlconvert' (17#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:41]
INFO: [Synth 8-638] synthesizing module 'fir_filter_xlcounter_limit' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:107]
	Parameter core_name0 bound to: fir_filter_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 10 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
	Parameter cnt_63_48 bound to: 0 - type: integer 
	Parameter cnt_47_32 bound to: 0 - type: integer 
	Parameter cnt_31_16 bound to: 0 - type: integer 
	Parameter cnt_15_0 bound to: 1023 - type: integer 
	Parameter count_limited bound to: 0 - type: integer 
	Parameter cnt_to bound to: 64'b0000000000000000000000000000000000000000000000000000001111111111 
	Parameter oneStr bound to: 80'b00110001001100010011000100110001001100010011000100110001001100010011000100110001 
INFO: [Synth 8-638] synthesizing module 'fir_filter_c_counter_binary_v12_0_i0' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/fir_filter_c_counter_binary_v12_0_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_c_counter_binary_v12_0_i0' (18#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/fir_filter_c_counter_binary_v12_0_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_xlcounter_limit' (19#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:107]
WARNING: [Synth 8-350] instance 'counter' of module 'fir_filter_xlcounter_limit' requires 7 connections, but only 6 given [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:94]
INFO: [Synth 8-638] synthesizing module 'fir_filter_xlsprom' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:198]
	Parameter core_name0 bound to: fir_filter_blk_mem_gen_i0 - type: string 
	Parameter latency bound to: 1 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_address_width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_filter_blk_mem_gen_i0' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/fir_filter_blk_mem_gen_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_blk_mem_gen_i0' (20#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/fir_filter_blk_mem_gen_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_xlsprom' (21#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter_entity_declarations.v:198]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_struct' (22#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:161]
INFO: [Synth 8-638] synthesizing module 'ila_0' [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (23#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fir_filter_struct'. This will prevent further optimization [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:161]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (24#1) [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/sources_1/imports/sysgen/fir_filter.v:141]
WARNING: [Synth 8-3331] design fir_filter_xlsprom has unconnected port rst
WARNING: [Synth 8-3331] design fir_filter_xlcounter_limit has unconnected port up
WARNING: [Synth 8-3331] design synth_reg has unconnected port clr
WARNING: [Synth 8-3331] design xlfir_compiler_846c5260ffd5bc99f55a1ee1849c04f5 has unconnected port clk_logic_1
WARNING: [Synth 8-3331] design xlfir_compiler_846c5260ffd5bc99f55a1ee1849c04f5 has unconnected port src_ce
WARNING: [Synth 8-3331] design xlfir_compiler_846c5260ffd5bc99f55a1ee1849c04f5 has unconnected port src_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 481.477 ; gain = 151.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 481.477 ; gain = 151.672
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp4/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp4/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp5/fir_filter_fir_compiler_v7_2_i0_in_context.xdc] for cell 'fir_filter_struct/subsystem/fir_compiler_7_2/fir_filter_fir_compiler_v7_2_i0_instance'
Finished Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp5/fir_filter_fir_compiler_v7_2_i0_in_context.xdc] for cell 'fir_filter_struct/subsystem/fir_compiler_7_2/fir_filter_fir_compiler_v7_2_i0_instance'
Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp6/fir_filter_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'fir_filter_struct/counter/comp0.core_instance0'
Finished Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp6/fir_filter_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'fir_filter_struct/counter/comp0.core_instance0'
Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp7/fir_filter_blk_mem_gen_i0_in_context.xdc] for cell 'fir_filter_struct/rom/comp0.core_instance0'
Finished Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/.Xil/Vivado-16772-LIN-LAPTOP/dcp7/fir_filter_blk_mem_gen_i0_in_context.xdc] for cell 'fir_filter_struct/rom/comp0.core_instance0'
Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/constrs_1/imports/sysgen/fir_filter_clock.xdc]
Finished Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/constrs_1/imports/sysgen/fir_filter_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/constrs_1/imports/sysgen/fir_filter_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fir_filter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fir_filter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/constrs_1/imports/sysgen/fir_filter.xdc]
Finished Parsing XDC File [E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.srcs/constrs_1/imports/sysgen/fir_filter.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 841.066 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'fir_filter_struct/counter/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 841.066 ; gain = 511.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 841.066 ; gain = 511.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fir_filter_struct/counter/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_filter_struct/rom/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_filter_struct/subsystem/fir_compiler_7_2/fir_filter_fir_compiler_v7_2_i0_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 841.066 ; gain = 511.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 841.066 ; gain = 511.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module round_towards_inf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module saturation_arith 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (fir_filter_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp) is unused and will be removed from module fir_filter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 841.066 ; gain = 511.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 841.066 ; gain = 511.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 841.066 ; gain = 511.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |fir_filter_c_counter_binary_v12_0_i0 |         1|
|2     |fir_filter_blk_mem_gen_i0            |         1|
|3     |fir_filter_fir_compiler_v7_2_i0      |         1|
|4     |ila_0                                |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |fir_filter_blk_mem_gen_i0            |     1|
|2     |fir_filter_c_counter_binary_v12_0_i0 |     1|
|3     |fir_filter_fir_compiler_v7_2_i0      |     1|
|4     |ila_0                                |     1|
|5     |BUFG                                 |     1|
|6     |CARRY4                               |     9|
|7     |LUT1                                 |     1|
|8     |LUT2                                 |     2|
|9     |LUT4                                 |    31|
|10    |LUT6                                 |     4|
|11    |FDE                                  |    32|
|12    |IBUF                                 |     1|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------+------------------------------------------------+------+
|      |Instance                            |Module                                          |Cells |
+------+------------------------------------+------------------------------------------------+------+
|1     |top                                 |                                                |   181|
|2     |  fir_filter_struct                 |fir_filter_struct                               |   179|
|3     |    convert                         |fir_filter_xlconvert                            |    73|
|4     |      \latency_test.reg1            |synth_reg                                       |    32|
|5     |        \has_only_1.srlc33e_array0  |srlc33e                                         |    32|
|6     |      \std_conversion.conv_udp      |convert_type                                    |    41|
|7     |        \ct_u0.quant_rtf            |round_towards_inf                               |    41|
|8     |    counter                         |fir_filter_xlcounter_limit                      |    10|
|9     |    rom                             |fir_filter_xlsprom                              |    32|
|10    |    subsystem                       |fir_filter_subsystem                            |    64|
|11    |      fir_compiler_7_2              |xlfir_compiler_846c5260ffd5bc99f55a1ee1849c04f5 |    64|
+------+------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 847.625 ; gain = 517.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 847.625 ; gain = 158.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 847.625 ; gain = 517.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 862.047 ; gain = 533.973
INFO: [Common 17-1381] The checkpoint 'E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1/fir_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_filter_utilization_synth.rpt -pb fir_filter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 862.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 27 12:06:42 2020...
