# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../aahmed_oled.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../aahmed_oled.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "/opt/xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ip/design_1_ZedboardOLED_0_0/src/charLib/sim/charLib.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/src/SpiCtrl.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/src/Delay.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/hdl/ZedboardOLED_v1_0_S00_AXI.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/hdl/ZedboardOLED_v1_0.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ip/design_1_ZedboardOLED_0_0/sim/design_1_ZedboardOLED_0_0.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../aahmed_oled.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../aahmed_oled.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
