Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  9 15:49:35 2023
| Host         : LAPTOP-7D1D3GGC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10642)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11193)
----------------------------
 There are 3730 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3730 register/latch pins with no clock driven by root clock pin: U_clk/clkdiv_reg[25]/Q (HIGH)

 There are 3730 register/latch pins with no clock driven by root clock pin: U_clk/clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10642)
----------------------------------------------------
 There are 10642 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.419        0.000                      0                   43        0.254        0.000                      0                   43       49.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.419        0.000                      0                   43        0.254        0.000                      0                   43       49.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.419ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_clk/clkdiv_reg[20]_i_1_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.945 r  U_clk/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.945    U_clk/clkdiv_reg[24]_i_1_n_6
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 97.419    

Slack (MET) :             97.427ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_clk/clkdiv_reg[20]_i_1_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.937 r  U_clk/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.937    U_clk/clkdiv_reg[24]_i_1_n_4
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[27]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 97.427    

Slack (MET) :             97.503ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_clk/clkdiv_reg[20]_i_1_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.861 r  U_clk/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.861    U_clk/clkdiv_reg[24]_i_1_n_5
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[26]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 97.503    

Slack (MET) :             97.523ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_clk/clkdiv_reg[20]_i_1_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.841 r  U_clk/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.841    U_clk/clkdiv_reg[24]_i_1_n_7
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 97.523    

Slack (MET) :             97.536ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.828 r  U_clk/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.828    U_clk/clkdiv_reg[20]_i_1_n_6
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y69          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 97.536    

Slack (MET) :             97.544ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.820 r  U_clk/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.820    U_clk/clkdiv_reg[20]_i_1_n_4
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y69          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 97.544    

Slack (MET) :             97.620ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 r  U_clk/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.744    U_clk/clkdiv_reg[20]_i_1_n_5
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[22]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y69          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 97.620    

Slack (MET) :             97.640ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    U_clk/clkdiv_reg[16]_i_1_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.724 r  U_clk/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.724    U_clk/clkdiv_reg[20]_i_1_n_7
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592   105.015    U_clk/clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[20]/C
                         clock pessimism              0.276   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X6Y69          FDCE (Setup_fdce_C_D)        0.109   105.364    U_clk/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                        105.364    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 97.640    

Slack (MET) :             97.654ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 r  U_clk/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.711    U_clk/clkdiv_reg[16]_i_1_n_6
    SLICE_X6Y68          FDCE                                         r  U_clk/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593   105.016    U_clk/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  U_clk/clkdiv_reg[17]/C
                         clock pessimism              0.276   105.292    
                         clock uncertainty           -0.035   105.256    
    SLICE_X6Y68          FDCE (Setup_fdce_C_D)        0.109   105.365    U_clk/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                        105.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 97.654    

Slack (MET) :             97.662ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.719     5.322    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518     5.840 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.380    U_clk/clkdiv_reg_n_0_[1]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.037 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.037    U_clk/clkdiv_reg[0]_i_1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    U_clk/clkdiv_reg[4]_i_1_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    U_clk/clkdiv_reg[8]_i_1_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    U_clk/clkdiv_reg[12]_i_1_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.703 r  U_clk/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.703    U_clk/clkdiv_reg[16]_i_1_n_4
    SLICE_X6Y68          FDCE                                         r  U_clk/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593   105.016    U_clk/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  U_clk/clkdiv_reg[19]/C
                         clock pessimism              0.276   105.292    
                         clock uncertainty           -0.035   105.256    
    SLICE_X6Y68          FDCE (Setup_fdce_C_D)        0.109   105.365    U_clk/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                        105.365    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 97.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    U_clk/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  U_clk/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  U_clk/clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.794    U_clk/clkdiv_reg_n_0_[18]
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  U_clk/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    U_clk/clkdiv_reg[16]_i_1_n_5
    SLICE_X6Y68          FDCE                                         r  U_clk/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.030    U_clk/clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  U_clk/clkdiv_reg[18]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y68          FDCE (Hold_fdce_C_D)         0.134     1.649    U_clk/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    U_clk/clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  U_clk/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  U_clk/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.795    U_clk/clkdiv_reg_n_0_[14]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  U_clk/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    U_clk/clkdiv_reg[12]_i_1_n_5
    SLICE_X6Y67          FDCE                                         r  U_clk/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    U_clk/clk_IBUF_BUFG
    SLICE_X6Y67          FDCE                                         r  U_clk/clkdiv_reg[14]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y67          FDCE (Hold_fdce_C_D)         0.134     1.650    U_clk/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    U_clk/clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  U_clk/clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.114     1.793    U_clk/clkdiv_reg_n_0_[22]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  U_clk/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    U_clk/clkdiv_reg[20]_i_1_n_5
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    U_clk/clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  U_clk/clkdiv_reg[22]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y69          FDCE (Hold_fdce_C_D)         0.134     1.648    U_clk/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    U_clk/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  U_clk/clkdiv_reg[26]/Q
                         net (fo=1, routed)           0.114     1.792    U_clk/clkdiv_reg_n_0_[26]
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  U_clk/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    U_clk/clkdiv_reg[24]_i_1_n_5
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.028    U_clk/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  U_clk/clkdiv_reg[26]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.134     1.647    U_clk/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.518    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  U_clk/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.797    U_clk/clkdiv_reg_n_0_[2]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  U_clk/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    U_clk/clkdiv_reg[0]_i_1_n_5
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.869     2.034    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.134     1.652    U_clk/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.518    U_clk/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  U_clk/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  U_clk/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.797    U_clk/clkdiv_reg_n_0_[6]
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  U_clk/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    U_clk/clkdiv_reg[4]_i_1_n_5
    SLICE_X6Y65          FDCE                                         r  U_clk/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.868     2.033    U_clk/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  U_clk/clkdiv_reg[6]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y65          FDCE (Hold_fdce_C_D)         0.134     1.652    U_clk/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    U_clk/clk_IBUF_BUFG
    SLICE_X6Y66          FDCE                                         r  U_clk/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  U_clk/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.796    U_clk/clkdiv_reg_n_0_[10]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  U_clk/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    U_clk/clkdiv_reg[8]_i_1_n_5
    SLICE_X6Y66          FDCE                                         r  U_clk/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.867     2.032    U_clk/clk_IBUF_BUFG
    SLICE_X6Y66          FDCE                                         r  U_clk/clkdiv_reg[10]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y66          FDCE (Hold_fdce_C_D)         0.134     1.651    U_clk/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.522    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  u_seg7x16/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  u_seg7x16/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.801    u_seg7x16/cnt_reg_n_0_[10]
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  u_seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X6Y95          FDCE                                         r  u_seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.874     2.039    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  u_seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y95          FDCE (Hold_fdce_C_D)         0.134     1.656    u_seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.522    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.801    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  u_seg7x16/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    u_seg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X6Y93          FDCE                                         r  u_seg7x16/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.874     2.039    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  u_seg7x16/cnt_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.134     1.656    u_seg7x16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.522    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_seg7x16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  u_seg7x16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.801    u_seg7x16/cnt_reg_n_0_[6]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  u_seg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    u_seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X6Y94          FDCE                                         r  u_seg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.874     2.039    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_seg7x16/cnt_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y94          FDCE (Hold_fdce_C_D)         0.134     1.656    u_seg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y64     U_clk/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y66     U_clk/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y66     U_clk/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y67     U_clk/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y67     U_clk/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y67     U_clk/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y67     U_clk/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y68     U_clk/clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y68     U_clk/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y64     U_clk/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y64     U_clk/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y64     U_clk/clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y64     U_clk/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y66     U_clk/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y67     U_clk/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10650 Endpoints
Min Delay         10650 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[139][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.284ns  (logic 0.828ns (2.488%)  route 32.456ns (97.512%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       26.081    32.201    reg3/store[254][7]_i_4_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124    32.325 r  reg3/store[139][1]_i_3/O
                         net (fo=1, routed)           0.834    33.160    reg3/store[139][1]_i_3_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I4_O)        0.124    33.284 r  reg3/store[139][1]_i_1/O
                         net (fo=1, routed)           0.000    33.284    U_RAM/store_reg[139][7]_0[1]
    SLICE_X50Y74         FDCE                                         r  U_RAM/store_reg[139][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[143][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.653ns  (logic 0.828ns (2.536%)  route 31.825ns (97.464%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       25.802    31.922    reg3/store[254][7]_i_4_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    32.046 r  reg3/store[143][5]_i_3/O
                         net (fo=1, routed)           0.483    32.529    reg3/store[143][5]_i_3_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I4_O)        0.124    32.653 r  reg3/store[143][5]_i_1/O
                         net (fo=1, routed)           0.000    32.653    U_RAM/store_reg[143][7]_0[5]
    SLICE_X46Y72         FDCE                                         r  U_RAM/store_reg[143][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[141][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.637ns  (logic 0.828ns (2.537%)  route 31.809ns (97.463%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       26.107    32.228    reg3/store[254][7]_i_4_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    32.352 r  reg3/store[141][7]_i_3/O
                         net (fo=1, routed)           0.162    32.513    reg3/store[141][7]_i_3_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    32.637 r  reg3/store[141][7]_i_1/O
                         net (fo=1, routed)           0.000    32.637    U_RAM/store_reg[141][7]_0[7]
    SLICE_X44Y71         FDPE                                         r  U_RAM/store_reg[141][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[128][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.412ns  (logic 0.704ns (2.172%)  route 31.708ns (97.828%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       26.168    32.288    reg3/store[254][7]_i_4_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I2_O)        0.124    32.412 r  reg3/store[128][0]_i_1/O
                         net (fo=1, routed)           0.000    32.412    U_RAM/store_reg[128][7]_0[0]
    SLICE_X30Y67         FDPE                                         r  U_RAM/store_reg[128][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[147][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.296ns  (logic 0.828ns (2.564%)  route 31.468ns (97.436%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       25.458    31.578    reg3/store[254][7]_i_4_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.124    31.702 r  reg3/store[147][2]_i_3/O
                         net (fo=1, routed)           0.469    32.172    reg3/store[147][2]_i_3_n_0
    SLICE_X49Y69         LUT5 (Prop_lut5_I4_O)        0.124    32.296 r  reg3/store[147][2]_i_1/O
                         net (fo=1, routed)           0.000    32.296    U_RAM/store_reg[147][7]_0[2]
    SLICE_X49Y69         FDPE                                         r  U_RAM/store_reg[147][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[153][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.292ns  (logic 0.828ns (2.564%)  route 31.464ns (97.436%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       25.055    31.175    reg3/store[254][7]_i_4_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.124    31.299 r  reg3/store[153][7]_i_3/O
                         net (fo=1, routed)           0.868    32.168    reg3/store[153][7]_i_3_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124    32.292 r  reg3/store[153][7]_i_1/O
                         net (fo=1, routed)           0.000    32.292    U_RAM/store_reg[153][7]_0[7]
    SLICE_X60Y74         FDPE                                         r  U_RAM/store_reg[153][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[128][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.272ns  (logic 0.704ns (2.181%)  route 31.568ns (97.819%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       26.028    32.148    reg3/store[254][7]_i_4_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I2_O)        0.124    32.272 r  reg3/store[128][4]_i_1/O
                         net (fo=1, routed)           0.000    32.272    U_RAM/store_reg[128][7]_0[4]
    SLICE_X30Y68         FDCE                                         r  U_RAM/store_reg[128][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[128][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.269ns  (logic 0.704ns (2.182%)  route 31.565ns (97.818%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       26.024    32.145    reg3/store[254][7]_i_4_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I3_O)        0.124    32.269 r  reg3/store[128][6]_i_1/O
                         net (fo=1, routed)           0.000    32.269    U_RAM/store_reg[128][7]_0[6]
    SLICE_X31Y69         FDCE                                         r  U_RAM/store_reg[128][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[142][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.249ns  (logic 0.704ns (2.183%)  route 31.545ns (97.817%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       26.005    32.125    reg3/store[254][7]_i_4_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.124    32.249 r  reg3/store[142][3]_i_1/O
                         net (fo=1, routed)           0.000    32.249    U_RAM/store_reg[142][7]_0[3]
    SLICE_X34Y69         FDPE                                         r  U_RAM/store_reg[142][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[124][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.235ns  (logic 0.704ns (2.184%)  route 31.531ns (97.816%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=117, routed)         5.540     5.996    reg3/Q[5]
    SLICE_X20Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.120 r  reg3/store[254][7]_i_4/O
                         net (fo=1703, routed)       25.991    32.111    reg3/store[254][7]_i_4_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I2_O)        0.124    32.235 r  reg3/store[124][7]_i_1/O
                         net (fo=1, routed)           0.000    32.235    U_RAM/store_reg[124][7]_0[7]
    SLICE_X33Y67         FDCE                                         r  U_RAM/store_reg[124][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2/t_RD2_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[22]/C
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_RD2_reg[22]/Q
                         net (fo=2, routed)           0.056     0.197    reg3/t_RD2_reg[31]_1[22]
    SLICE_X41Y99         FDCE                                         r  reg3/t_RD2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[7]/C
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_RD2_reg[7]/Q
                         net (fo=2, routed)           0.068     0.209    reg3/t_RD2_reg[31]_1[7]
    SLICE_X47Y80         FDCE                                         r  reg3/t_RD2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[4]/C
    SLICE_X47Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_RD2_reg[4]/Q
                         net (fo=2, routed)           0.068     0.209    reg3/t_RD2_reg[31]_1[4]
    SLICE_X47Y81         FDCE                                         r  reg3/t_RD2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[16]/C
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_RD2_reg[16]/Q
                         net (fo=2, routed)           0.076     0.217    reg3/t_RD2_reg[31]_1[16]
    SLICE_X40Y91         FDCE                                         r  reg3/t_RD2_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[24]/C
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_RD2_reg[24]/Q
                         net (fo=2, routed)           0.077     0.218    reg3/t_RD2_reg[31]_1[24]
    SLICE_X40Y99         FDCE                                         r  reg3/t_RD2_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[26]/C
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg2/t_RD2_reg[26]/Q
                         net (fo=2, routed)           0.056     0.220    reg3/t_RD2_reg[31]_1[26]
    SLICE_X46Y99         FDCE                                         r  reg3/t_RD2_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[1]/C
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg2/t_RD2_reg[1]/Q
                         net (fo=2, routed)           0.067     0.231    reg3/t_RD2_reg[31]_1[1]
    SLICE_X50Y82         FDCE                                         r  reg3/t_RD2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_imm_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_imm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDCE                         0.000     0.000 r  reg2/t_imm_reg[2]/C
    SLICE_X54Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg2/t_imm_reg[2]/Q
                         net (fo=2, routed)           0.068     0.232    reg3/t_imm_reg[31]_0[2]
    SLICE_X54Y88         FDCE                                         r  reg3/t_imm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[12]/C
    SLICE_X46Y83         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg2/t_RD2_reg[12]/Q
                         net (fo=2, routed)           0.068     0.232    reg3/t_RD2_reg[31]_1[12]
    SLICE_X46Y83         FDCE                                         r  reg3/t_RD2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_PC_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_PC_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE                         0.000     0.000 r  reg2/t_PC_reg[30]/C
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reg2/t_PC_reg[30]/Q
                         net (fo=1, routed)           0.119     0.247    reg3/t_PC_reg[31]_0[30]
    SLICE_X44Y96         FDCE                                         r  reg3/t_PC_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.033ns (56.761%)  route 3.072ns (43.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.456     5.782 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           3.072     8.854    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.431 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.431    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.011ns (57.287%)  route 2.991ns (42.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.456     5.782 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           2.991     8.773    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.328 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.328    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 4.141ns (60.712%)  route 2.680ns (39.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.419     5.745 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           2.680     8.425    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    12.147 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.147    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 4.153ns (63.010%)  route 2.438ns (36.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.419     5.745 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           2.438     8.183    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.734    11.916 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.916    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 3.990ns (63.402%)  route 2.303ns (36.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.456     5.782 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           2.303     8.085    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.618 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.618    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 3.949ns (67.257%)  route 1.923ns (32.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.456     5.782 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           1.923     7.704    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.197 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.197    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 4.131ns (70.535%)  route 1.726ns (29.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.723     5.326    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.419     5.745 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           1.726     7.471    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    11.183 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.183    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.335ns (75.362%)  route 0.437ns (24.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           0.437     2.099    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.293 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.293    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.420ns (79.920%)  route 0.357ns (20.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.128     1.649 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           0.357     2.006    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.292     3.298 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.298    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.375ns (69.418%)  route 0.606ns (30.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           0.606     2.268    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.503 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.503    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.442ns (69.236%)  route 0.641ns (30.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.128     1.649 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           0.641     2.290    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.314     3.604 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.604    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.432ns (65.123%)  route 0.767ns (34.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.128     1.649 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           0.767     2.416    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     3.720 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.397ns (60.717%)  route 0.904ns (39.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           0.904     2.566    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.822 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.822    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.418ns (59.882%)  route 0.950ns (40.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.521    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           0.950     2.613    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.890 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.890    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.672ns  (logic 1.631ns (11.117%)  route 13.041ns (88.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.448    14.672    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y64          FDCE                                         f  U_clk/clkdiv_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.598     5.021    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.672ns  (logic 1.631ns (11.117%)  route 13.041ns (88.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.448    14.672    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y64          FDCE                                         f  U_clk/clkdiv_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.598     5.021    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.672ns  (logic 1.631ns (11.117%)  route 13.041ns (88.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.448    14.672    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y64          FDCE                                         f  U_clk/clkdiv_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.598     5.021    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.672ns  (logic 1.631ns (11.117%)  route 13.041ns (88.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.448    14.672    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y64          FDCE                                         f  U_clk/clkdiv_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.598     5.021    U_clk/clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  U_clk/clkdiv_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.623ns  (logic 1.631ns (11.154%)  route 12.992ns (88.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.399    14.623    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y65          FDCE                                         f  U_clk/clkdiv_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.597     5.020    U_clk/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  U_clk/clkdiv_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.623ns  (logic 1.631ns (11.154%)  route 12.992ns (88.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.399    14.623    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y65          FDCE                                         f  U_clk/clkdiv_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.597     5.020    U_clk/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  U_clk/clkdiv_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.623ns  (logic 1.631ns (11.154%)  route 12.992ns (88.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.399    14.623    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y65          FDCE                                         f  U_clk/clkdiv_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.597     5.020    U_clk/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  U_clk/clkdiv_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.623ns  (logic 1.631ns (11.154%)  route 12.992ns (88.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.399    14.623    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y65          FDCE                                         f  U_clk/clkdiv_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.597     5.020    U_clk/clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  U_clk/clkdiv_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.522ns  (logic 1.631ns (11.232%)  route 12.891ns (88.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.298    14.522    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y66          FDCE                                         f  U_clk/clkdiv_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.596     5.019    U_clk/clk_IBUF_BUFG
    SLICE_X6Y66          FDCE                                         r  U_clk/clkdiv_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.522ns  (logic 1.631ns (11.232%)  route 12.891ns (88.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           2.592     4.099    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.223 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)       10.298    14.522    U_clk/clkdiv_reg[0]_0
    SLICE_X6Y66          FDCE                                         f  U_clk/clkdiv_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.596     5.019    U_clk/clk_IBUF_BUFG
    SLICE_X6Y66          FDCE                                         r  U_clk/clkdiv_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.404ns (29.822%)  route 0.951ns (70.178%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE                         0.000     0.000 r  reg_data_reg[14]/C
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[14]/Q
                         net (fo=1, routed)           0.136     0.277    U_PC/o_seg_r_reg[6]_i_18_2[14]
    SLICE_X37Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.322 r  U_PC/o_seg_r[6]_i_43/O
                         net (fo=1, routed)           0.000     0.322    U_PC/o_seg_r[6]_i_43_n_0
    SLICE_X37Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     0.387 r  U_PC/o_seg_r_reg[6]_i_16/O
                         net (fo=1, routed)           0.139     0.527    u_seg7x16/o_seg_r_reg[3]_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.108     0.635 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=7, routed)           0.675     1.310    U_PC/o_seg_r_reg[0]_0[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.355 r  U_PC/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.355    u_seg7x16/D[0]
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C

Slack:                    inf
  Source:                 reg_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.404ns (27.346%)  route 1.073ns (72.654%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE                         0.000     0.000 r  reg_data_reg[14]/C
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[14]/Q
                         net (fo=1, routed)           0.136     0.277    U_PC/o_seg_r_reg[6]_i_18_2[14]
    SLICE_X37Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.322 r  U_PC/o_seg_r[6]_i_43/O
                         net (fo=1, routed)           0.000     0.322    U_PC/o_seg_r[6]_i_43_n_0
    SLICE_X37Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     0.387 r  U_PC/o_seg_r_reg[6]_i_16/O
                         net (fo=1, routed)           0.139     0.527    u_seg7x16/o_seg_r_reg[3]_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.108     0.635 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=7, routed)           0.798     1.432    u_seg7x16/seg7_addr_reg[2]_0[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.045     1.477 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.477    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C

Slack:                    inf
  Source:                 reg_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.410ns (27.640%)  route 1.073ns (72.360%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE                         0.000     0.000 r  reg_data_reg[14]/C
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[14]/Q
                         net (fo=1, routed)           0.136     0.277    U_PC/o_seg_r_reg[6]_i_18_2[14]
    SLICE_X37Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.322 r  U_PC/o_seg_r[6]_i_43/O
                         net (fo=1, routed)           0.000     0.322    U_PC/o_seg_r[6]_i_43_n_0
    SLICE_X37Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     0.387 r  U_PC/o_seg_r_reg[6]_i_16/O
                         net (fo=1, routed)           0.139     0.527    u_seg7x16/o_seg_r_reg[3]_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.108     0.635 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=7, routed)           0.798     1.432    u_seg7x16/seg7_addr_reg[2]_0[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.051     1.483 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.483    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C

Slack:                    inf
  Source:                 reg_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.404ns (27.009%)  route 1.092ns (72.991%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE                         0.000     0.000 r  reg_data_reg[21]/C
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[21]/Q
                         net (fo=1, routed)           0.164     0.305    U_PC/o_seg_r_reg[6]_i_18_2[21]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.350 r  U_PC/o_seg_r[6]_i_49/O
                         net (fo=1, routed)           0.000     0.350    U_PC/o_seg_r[6]_i_49_n_0
    SLICE_X37Y95         MUXF7 (Prop_muxf7_I1_O)      0.065     0.415 r  U_PC/o_seg_r_reg[6]_i_19/O
                         net (fo=1, routed)           0.240     0.656    U_PC/o_seg_r_reg[6]_i_19_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.108     0.764 r  U_PC/o_seg_r[6]_i_5/O
                         net (fo=7, routed)           0.687     1.451    u_seg7x16/sel0[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.045     1.496 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.496    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C

Slack:                    inf
  Source:                 reg_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.404ns (27.009%)  route 1.092ns (72.991%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE                         0.000     0.000 r  reg_data_reg[21]/C
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[21]/Q
                         net (fo=1, routed)           0.164     0.305    U_PC/o_seg_r_reg[6]_i_18_2[21]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.350 r  U_PC/o_seg_r[6]_i_49/O
                         net (fo=1, routed)           0.000     0.350    U_PC/o_seg_r[6]_i_49_n_0
    SLICE_X37Y95         MUXF7 (Prop_muxf7_I1_O)      0.065     0.415 r  U_PC/o_seg_r_reg[6]_i_19/O
                         net (fo=1, routed)           0.240     0.656    U_PC/o_seg_r_reg[6]_i_19_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.108     0.764 r  U_PC/o_seg_r[6]_i_5/O
                         net (fo=7, routed)           0.687     1.451    u_seg7x16/sel0[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.496 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C

Slack:                    inf
  Source:                 reg_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.404ns (26.646%)  route 1.112ns (73.354%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE                         0.000     0.000 r  reg_data_reg[21]/C
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[21]/Q
                         net (fo=1, routed)           0.164     0.305    U_PC/o_seg_r_reg[6]_i_18_2[21]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.350 r  U_PC/o_seg_r[6]_i_49/O
                         net (fo=1, routed)           0.000     0.350    U_PC/o_seg_r[6]_i_49_n_0
    SLICE_X37Y95         MUXF7 (Prop_muxf7_I1_O)      0.065     0.415 r  U_PC/o_seg_r_reg[6]_i_19/O
                         net (fo=1, routed)           0.240     0.656    U_PC/o_seg_r_reg[6]_i_19_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.108     0.764 r  U_PC/o_seg_r[6]_i_5/O
                         net (fo=7, routed)           0.708     1.471    u_seg7x16/sel0[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.516 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.516    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C

Slack:                    inf
  Source:                 reg_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.407ns (26.790%)  route 1.112ns (73.210%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE                         0.000     0.000 r  reg_data_reg[21]/C
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[21]/Q
                         net (fo=1, routed)           0.164     0.305    U_PC/o_seg_r_reg[6]_i_18_2[21]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.045     0.350 r  U_PC/o_seg_r[6]_i_49/O
                         net (fo=1, routed)           0.000     0.350    U_PC/o_seg_r[6]_i_49_n_0
    SLICE_X37Y95         MUXF7 (Prop_muxf7_I1_O)      0.065     0.415 r  U_PC/o_seg_r_reg[6]_i_19/O
                         net (fo=1, routed)           0.240     0.656    U_PC/o_seg_r_reg[6]_i_19_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.108     0.764 r  U_PC/o_seg_r[6]_i_5/O
                         net (fo=7, routed)           0.708     1.471    u_seg7x16/sel0[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.048     1.519 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.519    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.040    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y89          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_seg7x16/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.831ns  (logic 0.320ns (8.341%)  route 3.512ns (91.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.098     1.373    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)        2.413     3.831    u_seg7x16/o_seg_r_reg[6]_1
    SLICE_X6Y95          FDCE                                         f  u_seg7x16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.874     2.039    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  u_seg7x16/cnt_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_seg7x16/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.831ns  (logic 0.320ns (8.341%)  route 3.512ns (91.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.098     1.373    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)        2.413     3.831    u_seg7x16/o_seg_r_reg[6]_1
    SLICE_X6Y95          FDCE                                         f  u_seg7x16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.874     2.039    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  u_seg7x16/cnt_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_seg7x16/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.831ns  (logic 0.320ns (8.341%)  route 3.512ns (91.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.098     1.373    U_RAM/rstn_IBUF
    SLICE_X10Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.418 f  U_RAM/store[255][7]_i_2/O
                         net (fo=3739, routed)        2.413     3.831    u_seg7x16/o_seg_r_reg[6]_1
    SLICE_X6Y95          FDCE                                         f  u_seg7x16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.874     2.039    u_seg7x16/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  u_seg7x16/cnt_reg[8]/C





