
pressure_regulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d84  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08005f74  08005f74  00015f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080063e8  080063e8  000163e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080063f0  080063f0  000163f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080063f4  080063f4  000163f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000022c  20000000  080063f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005224  20000230  08006624  00020230  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20005454  08006624  00025454  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a005  00000000  00000000  00020255  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000058e9  00000000  00000000  0004a25a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000c183  00000000  00000000  0004fb43  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001198  00000000  00000000  0005bcc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001728  00000000  00000000  0005ce60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b725  00000000  00000000  0005e588  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006678  00000000  00000000  00069cad  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00070325  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003b18  00000000  00000000  000703a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000230 	.word	0x20000230
 800020c:	00000000 	.word	0x00000000
 8000210:	08005f5c 	.word	0x08005f5c

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000234 	.word	0x20000234
 800022c:	08005f5c 	.word	0x08005f5c

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_llsr>:
 8000240:	40d0      	lsrs	r0, r2
 8000242:	1c0b      	adds	r3, r1, #0
 8000244:	40d1      	lsrs	r1, r2
 8000246:	469c      	mov	ip, r3
 8000248:	3a20      	subs	r2, #32
 800024a:	40d3      	lsrs	r3, r2
 800024c:	4318      	orrs	r0, r3
 800024e:	4252      	negs	r2, r2
 8000250:	4663      	mov	r3, ip
 8000252:	4093      	lsls	r3, r2
 8000254:	4318      	orrs	r0, r3
 8000256:	4770      	bx	lr

08000258 <__aeabi_uldivmod>:
 8000258:	b953      	cbnz	r3, 8000270 <__aeabi_uldivmod+0x18>
 800025a:	b94a      	cbnz	r2, 8000270 <__aeabi_uldivmod+0x18>
 800025c:	2900      	cmp	r1, #0
 800025e:	bf08      	it	eq
 8000260:	2800      	cmpeq	r0, #0
 8000262:	bf1c      	itt	ne
 8000264:	f04f 31ff 	movne.w	r1, #4294967295
 8000268:	f04f 30ff 	movne.w	r0, #4294967295
 800026c:	f000 b97a 	b.w	8000564 <__aeabi_idiv0>
 8000270:	f1ad 0c08 	sub.w	ip, sp, #8
 8000274:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000278:	f000 f806 	bl	8000288 <__udivmoddi4>
 800027c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000280:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000284:	b004      	add	sp, #16
 8000286:	4770      	bx	lr

08000288 <__udivmoddi4>:
 8000288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800028c:	468c      	mov	ip, r1
 800028e:	460e      	mov	r6, r1
 8000290:	4604      	mov	r4, r0
 8000292:	9d08      	ldr	r5, [sp, #32]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d150      	bne.n	800033a <__udivmoddi4+0xb2>
 8000298:	428a      	cmp	r2, r1
 800029a:	4617      	mov	r7, r2
 800029c:	d96c      	bls.n	8000378 <__udivmoddi4+0xf0>
 800029e:	fab2 fe82 	clz	lr, r2
 80002a2:	f1be 0f00 	cmp.w	lr, #0
 80002a6:	d00b      	beq.n	80002c0 <__udivmoddi4+0x38>
 80002a8:	f1ce 0c20 	rsb	ip, lr, #32
 80002ac:	fa01 f60e 	lsl.w	r6, r1, lr
 80002b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002b4:	fa02 f70e 	lsl.w	r7, r2, lr
 80002b8:	ea4c 0c06 	orr.w	ip, ip, r6
 80002bc:	fa00 f40e 	lsl.w	r4, r0, lr
 80002c0:	0c3a      	lsrs	r2, r7, #16
 80002c2:	fbbc f9f2 	udiv	r9, ip, r2
 80002c6:	b2bb      	uxth	r3, r7
 80002c8:	fb02 cc19 	mls	ip, r2, r9, ip
 80002cc:	fb09 fa03 	mul.w	sl, r9, r3
 80002d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80002d4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80002d8:	45b2      	cmp	sl, r6
 80002da:	d90a      	bls.n	80002f2 <__udivmoddi4+0x6a>
 80002dc:	19f6      	adds	r6, r6, r7
 80002de:	f109 31ff 	add.w	r1, r9, #4294967295
 80002e2:	f080 8125 	bcs.w	8000530 <__udivmoddi4+0x2a8>
 80002e6:	45b2      	cmp	sl, r6
 80002e8:	f240 8122 	bls.w	8000530 <__udivmoddi4+0x2a8>
 80002ec:	f1a9 0902 	sub.w	r9, r9, #2
 80002f0:	443e      	add	r6, r7
 80002f2:	eba6 060a 	sub.w	r6, r6, sl
 80002f6:	fbb6 f0f2 	udiv	r0, r6, r2
 80002fa:	fb02 6610 	mls	r6, r2, r0, r6
 80002fe:	fb00 f303 	mul.w	r3, r0, r3
 8000302:	b2a4      	uxth	r4, r4
 8000304:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000308:	42a3      	cmp	r3, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x98>
 800030c:	19e4      	adds	r4, r4, r7
 800030e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000312:	f080 810b 	bcs.w	800052c <__udivmoddi4+0x2a4>
 8000316:	42a3      	cmp	r3, r4
 8000318:	f240 8108 	bls.w	800052c <__udivmoddi4+0x2a4>
 800031c:	3802      	subs	r0, #2
 800031e:	443c      	add	r4, r7
 8000320:	2100      	movs	r1, #0
 8000322:	1ae4      	subs	r4, r4, r3
 8000324:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000328:	2d00      	cmp	r5, #0
 800032a:	d062      	beq.n	80003f2 <__udivmoddi4+0x16a>
 800032c:	2300      	movs	r3, #0
 800032e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000332:	602c      	str	r4, [r5, #0]
 8000334:	606b      	str	r3, [r5, #4]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d907      	bls.n	800034e <__udivmoddi4+0xc6>
 800033e:	2d00      	cmp	r5, #0
 8000340:	d055      	beq.n	80003ee <__udivmoddi4+0x166>
 8000342:	2100      	movs	r1, #0
 8000344:	e885 0041 	stmia.w	r5, {r0, r6}
 8000348:	4608      	mov	r0, r1
 800034a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034e:	fab3 f183 	clz	r1, r3
 8000352:	2900      	cmp	r1, #0
 8000354:	f040 808f 	bne.w	8000476 <__udivmoddi4+0x1ee>
 8000358:	42b3      	cmp	r3, r6
 800035a:	d302      	bcc.n	8000362 <__udivmoddi4+0xda>
 800035c:	4282      	cmp	r2, r0
 800035e:	f200 80fc 	bhi.w	800055a <__udivmoddi4+0x2d2>
 8000362:	1a84      	subs	r4, r0, r2
 8000364:	eb66 0603 	sbc.w	r6, r6, r3
 8000368:	2001      	movs	r0, #1
 800036a:	46b4      	mov	ip, r6
 800036c:	2d00      	cmp	r5, #0
 800036e:	d040      	beq.n	80003f2 <__udivmoddi4+0x16a>
 8000370:	e885 1010 	stmia.w	r5, {r4, ip}
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	b912      	cbnz	r2, 8000380 <__udivmoddi4+0xf8>
 800037a:	2701      	movs	r7, #1
 800037c:	fbb7 f7f2 	udiv	r7, r7, r2
 8000380:	fab7 fe87 	clz	lr, r7
 8000384:	f1be 0f00 	cmp.w	lr, #0
 8000388:	d135      	bne.n	80003f6 <__udivmoddi4+0x16e>
 800038a:	2101      	movs	r1, #1
 800038c:	1bf6      	subs	r6, r6, r7
 800038e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000392:	fa1f f887 	uxth.w	r8, r7
 8000396:	fbb6 f2fc 	udiv	r2, r6, ip
 800039a:	fb0c 6612 	mls	r6, ip, r2, r6
 800039e:	fb08 f002 	mul.w	r0, r8, r2
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80003a8:	42b0      	cmp	r0, r6
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x134>
 80003ac:	19f6      	adds	r6, r6, r7
 80003ae:	f102 33ff 	add.w	r3, r2, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x132>
 80003b4:	42b0      	cmp	r0, r6
 80003b6:	f200 80d2 	bhi.w	800055e <__udivmoddi4+0x2d6>
 80003ba:	461a      	mov	r2, r3
 80003bc:	1a36      	subs	r6, r6, r0
 80003be:	fbb6 f0fc 	udiv	r0, r6, ip
 80003c2:	fb0c 6610 	mls	r6, ip, r0, r6
 80003c6:	fb08 f800 	mul.w	r8, r8, r0
 80003ca:	b2a3      	uxth	r3, r4
 80003cc:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80003d0:	45a0      	cmp	r8, r4
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x15c>
 80003d4:	19e4      	adds	r4, r4, r7
 80003d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x15a>
 80003dc:	45a0      	cmp	r8, r4
 80003de:	f200 80b9 	bhi.w	8000554 <__udivmoddi4+0x2cc>
 80003e2:	4618      	mov	r0, r3
 80003e4:	eba4 0408 	sub.w	r4, r4, r8
 80003e8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003ec:	e79c      	b.n	8000328 <__udivmoddi4+0xa0>
 80003ee:	4629      	mov	r1, r5
 80003f0:	4628      	mov	r0, r5
 80003f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003fa:	f1ce 0320 	rsb	r3, lr, #32
 80003fe:	fa26 f203 	lsr.w	r2, r6, r3
 8000402:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000406:	fbb2 f1fc 	udiv	r1, r2, ip
 800040a:	fa1f f887 	uxth.w	r8, r7
 800040e:	fb0c 2211 	mls	r2, ip, r1, r2
 8000412:	fa06 f60e 	lsl.w	r6, r6, lr
 8000416:	fa20 f303 	lsr.w	r3, r0, r3
 800041a:	fb01 f908 	mul.w	r9, r1, r8
 800041e:	4333      	orrs	r3, r6
 8000420:	0c1e      	lsrs	r6, r3, #16
 8000422:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000426:	45b1      	cmp	r9, r6
 8000428:	fa00 f40e 	lsl.w	r4, r0, lr
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x1ba>
 800042e:	19f6      	adds	r6, r6, r7
 8000430:	f101 32ff 	add.w	r2, r1, #4294967295
 8000434:	f080 808c 	bcs.w	8000550 <__udivmoddi4+0x2c8>
 8000438:	45b1      	cmp	r9, r6
 800043a:	f240 8089 	bls.w	8000550 <__udivmoddi4+0x2c8>
 800043e:	3902      	subs	r1, #2
 8000440:	443e      	add	r6, r7
 8000442:	eba6 0609 	sub.w	r6, r6, r9
 8000446:	fbb6 f0fc 	udiv	r0, r6, ip
 800044a:	fb0c 6210 	mls	r2, ip, r0, r6
 800044e:	fb00 f908 	mul.w	r9, r0, r8
 8000452:	b29e      	uxth	r6, r3
 8000454:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000458:	45b1      	cmp	r9, r6
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x1e4>
 800045c:	19f6      	adds	r6, r6, r7
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d271      	bcs.n	8000548 <__udivmoddi4+0x2c0>
 8000464:	45b1      	cmp	r9, r6
 8000466:	d96f      	bls.n	8000548 <__udivmoddi4+0x2c0>
 8000468:	3802      	subs	r0, #2
 800046a:	443e      	add	r6, r7
 800046c:	eba6 0609 	sub.w	r6, r6, r9
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	e78f      	b.n	8000396 <__udivmoddi4+0x10e>
 8000476:	f1c1 0720 	rsb	r7, r1, #32
 800047a:	fa22 f807 	lsr.w	r8, r2, r7
 800047e:	408b      	lsls	r3, r1
 8000480:	ea48 0303 	orr.w	r3, r8, r3
 8000484:	fa26 f407 	lsr.w	r4, r6, r7
 8000488:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800048c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000490:	fa1f fc83 	uxth.w	ip, r3
 8000494:	fb0e 4419 	mls	r4, lr, r9, r4
 8000498:	408e      	lsls	r6, r1
 800049a:	fa20 f807 	lsr.w	r8, r0, r7
 800049e:	fb09 fa0c 	mul.w	sl, r9, ip
 80004a2:	ea48 0806 	orr.w	r8, r8, r6
 80004a6:	ea4f 4618 	mov.w	r6, r8, lsr #16
 80004aa:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 80004ae:	45a2      	cmp	sl, r4
 80004b0:	fa02 f201 	lsl.w	r2, r2, r1
 80004b4:	fa00 f601 	lsl.w	r6, r0, r1
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x244>
 80004ba:	18e4      	adds	r4, r4, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	d244      	bcs.n	800054c <__udivmoddi4+0x2c4>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d942      	bls.n	800054c <__udivmoddi4+0x2c4>
 80004c6:	f1a9 0902 	sub.w	r9, r9, #2
 80004ca:	441c      	add	r4, r3
 80004cc:	eba4 040a 	sub.w	r4, r4, sl
 80004d0:	fbb4 f0fe 	udiv	r0, r4, lr
 80004d4:	fb0e 4410 	mls	r4, lr, r0, r4
 80004d8:	fb00 fc0c 	mul.w	ip, r0, ip
 80004dc:	fa1f f888 	uxth.w	r8, r8
 80004e0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004e4:	45a4      	cmp	ip, r4
 80004e6:	d907      	bls.n	80004f8 <__udivmoddi4+0x270>
 80004e8:	18e4      	adds	r4, r4, r3
 80004ea:	f100 3eff 	add.w	lr, r0, #4294967295
 80004ee:	d229      	bcs.n	8000544 <__udivmoddi4+0x2bc>
 80004f0:	45a4      	cmp	ip, r4
 80004f2:	d927      	bls.n	8000544 <__udivmoddi4+0x2bc>
 80004f4:	3802      	subs	r0, #2
 80004f6:	441c      	add	r4, r3
 80004f8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fc:	fba0 8902 	umull	r8, r9, r0, r2
 8000500:	eba4 0c0c 	sub.w	ip, r4, ip
 8000504:	45cc      	cmp	ip, r9
 8000506:	46c2      	mov	sl, r8
 8000508:	46ce      	mov	lr, r9
 800050a:	d315      	bcc.n	8000538 <__udivmoddi4+0x2b0>
 800050c:	d012      	beq.n	8000534 <__udivmoddi4+0x2ac>
 800050e:	b155      	cbz	r5, 8000526 <__udivmoddi4+0x29e>
 8000510:	ebb6 030a 	subs.w	r3, r6, sl
 8000514:	eb6c 060e 	sbc.w	r6, ip, lr
 8000518:	fa06 f707 	lsl.w	r7, r6, r7
 800051c:	40cb      	lsrs	r3, r1
 800051e:	431f      	orrs	r7, r3
 8000520:	40ce      	lsrs	r6, r1
 8000522:	602f      	str	r7, [r5, #0]
 8000524:	606e      	str	r6, [r5, #4]
 8000526:	2100      	movs	r1, #0
 8000528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052c:	4610      	mov	r0, r2
 800052e:	e6f7      	b.n	8000320 <__udivmoddi4+0x98>
 8000530:	4689      	mov	r9, r1
 8000532:	e6de      	b.n	80002f2 <__udivmoddi4+0x6a>
 8000534:	4546      	cmp	r6, r8
 8000536:	d2ea      	bcs.n	800050e <__udivmoddi4+0x286>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 0e03 	sbc.w	lr, r9, r3
 8000540:	3801      	subs	r0, #1
 8000542:	e7e4      	b.n	800050e <__udivmoddi4+0x286>
 8000544:	4670      	mov	r0, lr
 8000546:	e7d7      	b.n	80004f8 <__udivmoddi4+0x270>
 8000548:	4618      	mov	r0, r3
 800054a:	e78f      	b.n	800046c <__udivmoddi4+0x1e4>
 800054c:	4681      	mov	r9, r0
 800054e:	e7bd      	b.n	80004cc <__udivmoddi4+0x244>
 8000550:	4611      	mov	r1, r2
 8000552:	e776      	b.n	8000442 <__udivmoddi4+0x1ba>
 8000554:	3802      	subs	r0, #2
 8000556:	443c      	add	r4, r7
 8000558:	e744      	b.n	80003e4 <__udivmoddi4+0x15c>
 800055a:	4608      	mov	r0, r1
 800055c:	e706      	b.n	800036c <__udivmoddi4+0xe4>
 800055e:	3a02      	subs	r2, #2
 8000560:	443e      	add	r6, r7
 8000562:	e72b      	b.n	80003bc <__udivmoddi4+0x134>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000568:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <HAL_InitTick+0x3c>)
{
 800056c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056e:	7818      	ldrb	r0, [r3, #0]
 8000570:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000574:	fbb3 f3f0 	udiv	r3, r3, r0
 8000578:	4a0b      	ldr	r2, [pc, #44]	; (80005a8 <HAL_InitTick+0x40>)
 800057a:	6810      	ldr	r0, [r2, #0]
 800057c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000580:	f000 fb56 	bl	8000c30 <HAL_SYSTICK_Config>
 8000584:	4604      	mov	r4, r0
 8000586:	b958      	cbnz	r0, 80005a0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000588:	2d0f      	cmp	r5, #15
 800058a:	d809      	bhi.n	80005a0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800058c:	4602      	mov	r2, r0
 800058e:	4629      	mov	r1, r5
 8000590:	f04f 30ff 	mov.w	r0, #4294967295
 8000594:	f000 fb0c 	bl	8000bb0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <HAL_InitTick+0x44>)
 800059a:	4620      	mov	r0, r4
 800059c:	601d      	str	r5, [r3, #0]
 800059e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005a0:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005a2:	bd38      	pop	{r3, r4, r5, pc}
 80005a4:	20000000 	.word	0x20000000
 80005a8:	20000058 	.word	0x20000058
 80005ac:	20000004 	.word	0x20000004

080005b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_Init+0x20>)
{
 80005b2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b4:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b6:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b8:	f043 0310 	orr.w	r3, r3, #16
 80005bc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005be:	f000 fae5 	bl	8000b8c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005c2:	200f      	movs	r0, #15
 80005c4:	f7ff ffd0 	bl	8000568 <HAL_InitTick>
  HAL_MspInit();
 80005c8:	f004 f8d8 	bl	800477c <HAL_MspInit>
}
 80005cc:	2000      	movs	r0, #0
 80005ce:	bd08      	pop	{r3, pc}
 80005d0:	40022000 	.word	0x40022000

080005d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005d4:	4a03      	ldr	r2, [pc, #12]	; (80005e4 <HAL_IncTick+0x10>)
 80005d6:	4b04      	ldr	r3, [pc, #16]	; (80005e8 <HAL_IncTick+0x14>)
 80005d8:	6811      	ldr	r1, [r2, #0]
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	440b      	add	r3, r1
 80005de:	6013      	str	r3, [r2, #0]
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20005290 	.word	0x20005290
 80005e8:	20000000 	.word	0x20000000

080005ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ec:	4b01      	ldr	r3, [pc, #4]	; (80005f4 <HAL_GetTick+0x8>)
 80005ee:	6818      	ldr	r0, [r3, #0]
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20005290 	.word	0x20005290

080005f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005f8:	b538      	push	{r3, r4, r5, lr}
 80005fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005fc:	f7ff fff6 	bl	80005ec <HAL_GetTick>
 8000600:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000602:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000604:	bf1e      	ittt	ne
 8000606:	4b04      	ldrne	r3, [pc, #16]	; (8000618 <HAL_Delay+0x20>)
 8000608:	781b      	ldrbne	r3, [r3, #0]
 800060a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800060c:	f7ff ffee 	bl	80005ec <HAL_GetTick>
 8000610:	1b40      	subs	r0, r0, r5
 8000612:	4284      	cmp	r4, r0
 8000614:	d8fa      	bhi.n	800060c <HAL_Delay+0x14>
  {
  }
}
 8000616:	bd38      	pop	{r3, r4, r5, pc}
 8000618:	20000000 	.word	0x20000000

0800061c <HAL_GetUID>:
  * @param UID pointer to 3 words array.
  * @retval Device identifier
  */
void HAL_GetUID(uint32_t *UID)
{
  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_GetUID+0x14>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	6003      	str	r3, [r0, #0]
  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8000622:	4b04      	ldr	r3, [pc, #16]	; (8000634 <HAL_GetUID+0x18>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	6043      	str	r3, [r0, #4]
  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8000628:	4b03      	ldr	r3, [pc, #12]	; (8000638 <HAL_GetUID+0x1c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	6083      	str	r3, [r0, #8]
 800062e:	4770      	bx	lr
 8000630:	1ffff7e8 	.word	0x1ffff7e8
 8000634:	1ffff7ec 	.word	0x1ffff7ec
 8000638:	1ffff7f0 	.word	0x1ffff7f0

0800063c <HAL_ADC_ConvCpltCallback>:
 800063c:	4770      	bx	lr

0800063e <HAL_ADC_LevelOutOfWindowCallback>:
 800063e:	4770      	bx	lr

08000640 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000640:	6803      	ldr	r3, [r0, #0]
{
 8000642:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000644:	685a      	ldr	r2, [r3, #4]
{
 8000646:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8000648:	0690      	lsls	r0, r2, #26
 800064a:	d527      	bpl.n	800069c <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	0791      	lsls	r1, r2, #30
 8000650:	d524      	bpl.n	800069c <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000652:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000654:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000656:	bf5e      	ittt	pl
 8000658:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800065a:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800065e:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000660:	689a      	ldr	r2, [r3, #8]
 8000662:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000666:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800066a:	d110      	bne.n	800068e <HAL_ADC_IRQHandler+0x4e>
 800066c:	68e2      	ldr	r2, [r4, #12]
 800066e:	b972      	cbnz	r2, 800068e <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000670:	685a      	ldr	r2, [r3, #4]
 8000672:	f022 0220 	bic.w	r2, r2, #32
 8000676:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000678:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800067a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800067e:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000680:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000682:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000684:	bf5e      	ittt	pl
 8000686:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8000688:	f043 0301 	orrpl.w	r3, r3, #1
 800068c:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 800068e:	4620      	mov	r0, r4
 8000690:	f7ff ffd4 	bl	800063c <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000694:	f06f 0212 	mvn.w	r2, #18
 8000698:	6823      	ldr	r3, [r4, #0]
 800069a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800069c:	6823      	ldr	r3, [r4, #0]
 800069e:	685a      	ldr	r2, [r3, #4]
 80006a0:	0610      	lsls	r0, r2, #24
 80006a2:	d530      	bpl.n	8000706 <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	0751      	lsls	r1, r2, #29
 80006a8:	d52d      	bpl.n	8000706 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80006ac:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80006ae:	bf5e      	ittt	pl
 80006b0:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80006b2:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80006b6:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80006b8:	689a      	ldr	r2, [r3, #8]
 80006ba:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80006be:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80006c2:	d00a      	beq.n	80006da <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80006c4:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80006c6:	0550      	lsls	r0, r2, #21
 80006c8:	d416      	bmi.n	80006f8 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006ca:	689a      	ldr	r2, [r3, #8]
 80006cc:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80006d0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80006d4:	d110      	bne.n	80006f8 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80006d6:	68e2      	ldr	r2, [r4, #12]
 80006d8:	b972      	cbnz	r2, 80006f8 <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80006da:	685a      	ldr	r2, [r3, #4]
 80006dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80006e0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80006e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80006e8:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80006ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006ec:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80006ee:	bf5e      	ittt	pl
 80006f0:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80006f2:	f043 0301 	orrpl.w	r3, r3, #1
 80006f6:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80006f8:	4620      	mov	r0, r4
 80006fa:	f003 fe7d 	bl	80043f8 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80006fe:	f06f 020c 	mvn.w	r2, #12
 8000702:	6823      	ldr	r3, [r4, #0]
 8000704:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000706:	6823      	ldr	r3, [r4, #0]
 8000708:	685a      	ldr	r2, [r3, #4]
 800070a:	0652      	lsls	r2, r2, #25
 800070c:	d50d      	bpl.n	800072a <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	07db      	lsls	r3, r3, #31
 8000712:	d50a      	bpl.n	800072a <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000714:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000716:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800071c:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800071e:	f7ff ff8e 	bl	800063e <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000722:	f06f 0201 	mvn.w	r2, #1
 8000726:	6823      	ldr	r3, [r4, #0]
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	bd10      	pop	{r4, pc}

0800072c <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800072c:	2300      	movs	r3, #0
{
 800072e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000730:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000732:	6803      	ldr	r3, [r0, #0]
{
 8000734:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000736:	689a      	ldr	r2, [r3, #8]
 8000738:	07d2      	lsls	r2, r2, #31
 800073a:	d502      	bpl.n	8000742 <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800073c:	2000      	movs	r0, #0
}
 800073e:	b002      	add	sp, #8
 8000740:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000742:	689a      	ldr	r2, [r3, #8]
 8000744:	f042 0201 	orr.w	r2, r2, #1
 8000748:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800074a:	4b12      	ldr	r3, [pc, #72]	; (8000794 <ADC_Enable+0x68>)
 800074c:	4a12      	ldr	r2, [pc, #72]	; (8000798 <ADC_Enable+0x6c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000754:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000756:	9b01      	ldr	r3, [sp, #4]
 8000758:	b9c3      	cbnz	r3, 800078c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800075a:	f7ff ff47 	bl	80005ec <HAL_GetTick>
 800075e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000760:	6823      	ldr	r3, [r4, #0]
 8000762:	689d      	ldr	r5, [r3, #8]
 8000764:	f015 0501 	ands.w	r5, r5, #1
 8000768:	d1e8      	bne.n	800073c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800076a:	f7ff ff3f 	bl	80005ec <HAL_GetTick>
 800076e:	1b80      	subs	r0, r0, r6
 8000770:	2802      	cmp	r0, #2
 8000772:	d9f5      	bls.n	8000760 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000774:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000776:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800077a:	f043 0310 	orr.w	r3, r3, #16
 800077e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000780:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000782:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	62e3      	str	r3, [r4, #44]	; 0x2c
 800078a:	e7d8      	b.n	800073e <ADC_Enable+0x12>
      wait_loop_index--;
 800078c:	9b01      	ldr	r3, [sp, #4]
 800078e:	3b01      	subs	r3, #1
 8000790:	e7e0      	b.n	8000754 <ADC_Enable+0x28>
 8000792:	bf00      	nop
 8000794:	20000058 	.word	0x20000058
 8000798:	000f4240 	.word	0x000f4240

0800079c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800079c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800079e:	6803      	ldr	r3, [r0, #0]
{
 80007a0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80007a2:	689a      	ldr	r2, [r3, #8]
 80007a4:	07d2      	lsls	r2, r2, #31
 80007a6:	d401      	bmi.n	80007ac <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80007a8:	2000      	movs	r0, #0
 80007aa:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80007ac:	689a      	ldr	r2, [r3, #8]
 80007ae:	f022 0201 	bic.w	r2, r2, #1
 80007b2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80007b4:	f7ff ff1a 	bl	80005ec <HAL_GetTick>
 80007b8:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80007ba:	6823      	ldr	r3, [r4, #0]
 80007bc:	689b      	ldr	r3, [r3, #8]
 80007be:	07db      	lsls	r3, r3, #31
 80007c0:	d5f2      	bpl.n	80007a8 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80007c2:	f7ff ff13 	bl	80005ec <HAL_GetTick>
 80007c6:	1b40      	subs	r0, r0, r5
 80007c8:	2802      	cmp	r0, #2
 80007ca:	d9f6      	bls.n	80007ba <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007ce:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007d0:	f043 0310 	orr.w	r3, r3, #16
 80007d4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80007de:	bd38      	pop	{r3, r4, r5, pc}

080007e0 <HAL_ADC_Init>:
{
 80007e0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80007e2:	4604      	mov	r4, r0
 80007e4:	2800      	cmp	r0, #0
 80007e6:	d071      	beq.n	80008cc <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80007e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80007ea:	b923      	cbnz	r3, 80007f6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80007ec:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80007ee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80007f2:	f003 ffeb 	bl	80047cc <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80007f6:	4620      	mov	r0, r4
 80007f8:	f7ff ffd0 	bl	800079c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80007fe:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000802:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000804:	d164      	bne.n	80008d0 <HAL_ADC_Init+0xf0>
 8000806:	2800      	cmp	r0, #0
 8000808:	d162      	bne.n	80008d0 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800080a:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 800080c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000810:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000812:	f023 0302 	bic.w	r3, r3, #2
 8000816:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800081a:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800081c:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800081e:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000820:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000822:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000826:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800082a:	d038      	beq.n	800089e <HAL_ADC_Init+0xbe>
 800082c:	2901      	cmp	r1, #1
 800082e:	bf14      	ite	ne
 8000830:	4606      	movne	r6, r0
 8000832:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000836:	6965      	ldr	r5, [r4, #20]
 8000838:	2d01      	cmp	r5, #1
 800083a:	d107      	bne.n	800084c <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800083c:	2b00      	cmp	r3, #0
 800083e:	d130      	bne.n	80008a2 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000840:	69a3      	ldr	r3, [r4, #24]
 8000842:	3b01      	subs	r3, #1
 8000844:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000848:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800084c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800084e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000852:	685d      	ldr	r5, [r3, #4]
 8000854:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000858:	ea45 0506 	orr.w	r5, r5, r6
 800085c:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800085e:	689e      	ldr	r6, [r3, #8]
 8000860:	4d1d      	ldr	r5, [pc, #116]	; (80008d8 <HAL_ADC_Init+0xf8>)
 8000862:	ea05 0506 	and.w	r5, r5, r6
 8000866:	ea45 0502 	orr.w	r5, r5, r2
 800086a:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800086c:	d001      	beq.n	8000872 <HAL_ADC_Init+0x92>
 800086e:	2901      	cmp	r1, #1
 8000870:	d120      	bne.n	80008b4 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000872:	6921      	ldr	r1, [r4, #16]
 8000874:	3901      	subs	r1, #1
 8000876:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000878:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800087a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800087e:	4329      	orrs	r1, r5
 8000880:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000882:	6899      	ldr	r1, [r3, #8]
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <HAL_ADC_Init+0xfc>)
 8000886:	400b      	ands	r3, r1
 8000888:	429a      	cmp	r2, r3
 800088a:	d115      	bne.n	80008b8 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 800088c:	2300      	movs	r3, #0
 800088e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000890:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000892:	f023 0303 	bic.w	r3, r3, #3
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	62a3      	str	r3, [r4, #40]	; 0x28
 800089c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800089e:	460e      	mov	r6, r1
 80008a0:	e7c9      	b.n	8000836 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80008a4:	f043 0320 	orr.w	r3, r3, #32
 80008a8:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80008b2:	e7cb      	b.n	800084c <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 80008b4:	2100      	movs	r1, #0
 80008b6:	e7df      	b.n	8000878 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80008b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80008ba:	f023 0312 	bic.w	r3, r3, #18
 80008be:	f043 0310 	orr.w	r3, r3, #16
 80008c2:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80008c6:	f043 0301 	orr.w	r3, r3, #1
 80008ca:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80008cc:	2001      	movs	r0, #1
}
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008d0:	f043 0310 	orr.w	r3, r3, #16
 80008d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80008d6:	e7f9      	b.n	80008cc <HAL_ADC_Init+0xec>
 80008d8:	ffe1f7fd 	.word	0xffe1f7fd
 80008dc:	ff1f0efe 	.word	0xff1f0efe

080008e0 <HAL_ADCEx_InjectedStart_IT>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008e0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80008e4:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80008e6:	2b01      	cmp	r3, #1
{
 80008e8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80008ea:	d04e      	beq.n	800098a <HAL_ADCEx_InjectedStart_IT+0xaa>
 80008ec:	2301      	movs	r3, #1
 80008ee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80008f2:	f7ff ff1b 	bl	800072c <ADC_Enable>
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80008f6:	2800      	cmp	r0, #0
 80008f8:	d143      	bne.n	8000982 <HAL_ADCEx_InjectedStart_IT+0xa2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 80008fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80008fc:	4a24      	ldr	r2, [pc, #144]	; (8000990 <HAL_ADCEx_InjectedStart_IT+0xb0>)
    ADC_STATE_CLR_SET(hadc->State,
 80008fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000902:	f023 0301 	bic.w	r3, r3, #1
 8000906:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800090a:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800090c:	6823      	ldr	r3, [r4, #0]
 800090e:	4293      	cmp	r3, r2
 8000910:	d105      	bne.n	800091e <HAL_ADCEx_InjectedStart_IT+0x3e>
 8000912:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000916:	6852      	ldr	r2, [r2, #4]
 8000918:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800091c:	d129      	bne.n	8000972 <HAL_ADCEx_InjectedStart_IT+0x92>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800091e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000920:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000924:	62a2      	str	r2, [r4, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000926:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000928:	f412 7280 	ands.w	r2, r2, #256	; 0x100
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800092c:	bf08      	it	eq
 800092e:	62e2      	streq	r2, [r4, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000930:	2200      	movs	r2, #0
 8000932:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8000936:	f06f 0204 	mvn.w	r2, #4
 800093a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800093c:	685a      	ldr	r2, [r3, #4]
 800093e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000942:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	0552      	lsls	r2, r2, #21
 8000948:	d420      	bmi.n	800098c <HAL_ADCEx_InjectedStart_IT+0xac>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800094a:	689a      	ldr	r2, [r3, #8]
 800094c:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000950:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000954:	d111      	bne.n	800097a <HAL_ADCEx_InjectedStart_IT+0x9a>
 8000956:	4a0e      	ldr	r2, [pc, #56]	; (8000990 <HAL_ADCEx_InjectedStart_IT+0xb0>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d105      	bne.n	8000968 <HAL_ADCEx_InjectedStart_IT+0x88>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800095c:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000960:	6852      	ldr	r2, [r2, #4]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8000962:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000966:	d108      	bne.n	800097a <HAL_ADCEx_InjectedStart_IT+0x9a>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000972:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000974:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000978:	e7d4      	b.n	8000924 <HAL_ADCEx_InjectedStart_IT+0x44>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 800097a:	689a      	ldr	r2, [r3, #8]
 800097c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000980:	e7f5      	b.n	800096e <HAL_ADCEx_InjectedStart_IT+0x8e>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000982:	2300      	movs	r3, #0
 8000984:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000988:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800098a:	2002      	movs	r0, #2
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800098c:	bd10      	pop	{r4, pc}
 800098e:	bf00      	nop
 8000990:	40012800 	.word	0x40012800

08000994 <HAL_ADCEx_InjectedGetValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8000994:	2903      	cmp	r1, #3
 8000996:	6803      	ldr	r3, [r0, #0]
 8000998:	d007      	beq.n	80009aa <HAL_ADCEx_InjectedGetValue+0x16>
 800099a:	2904      	cmp	r1, #4
 800099c:	d003      	beq.n	80009a6 <HAL_ADCEx_InjectedGetValue+0x12>
 800099e:	2902      	cmp	r1, #2
 80009a0:	d105      	bne.n	80009ae <HAL_ADCEx_InjectedGetValue+0x1a>
      break;
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
      break;
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80009a2:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 80009a4:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 80009a6:	6c98      	ldr	r0, [r3, #72]	; 0x48
      break;
 80009a8:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 80009aa:	6c58      	ldr	r0, [r3, #68]	; 0x44
      break;
 80009ac:	4770      	bx	lr
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80009ae:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
}
 80009b0:	4770      	bx	lr
	...

080009b4 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80009b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80009b6:	4602      	mov	r2, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80009b8:	2000      	movs	r0, #0
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80009ba:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
  __IO uint32_t wait_loop_index = 0U;
 80009be:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	f000 80d8 	beq.w	8000b76 <HAL_ADCEx_InjectedConfigChannel+0x1c2>
 80009c6:	2701      	movs	r7, #1
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009c8:	f8d2 e008 	ldr.w	lr, [r2, #8]
  __HAL_LOCK(hadc);
 80009cc:	f882 7024 	strb.w	r7, [r2, #36]	; 0x24
 80009d0:	684e      	ldr	r6, [r1, #4]
 80009d2:	6813      	ldr	r3, [r2, #0]
 80009d4:	680d      	ldr	r5, [r1, #0]
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80009d6:	f1be 0f00 	cmp.w	lr, #0
 80009da:	d17b      	bne.n	8000ad4 <HAL_ADCEx_InjectedConfigChannel+0x120>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80009dc:	42be      	cmp	r6, r7
 80009de:	d173      	bne.n	8000ac8 <HAL_ADCEx_InjectedConfigChannel+0x114>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009e0:	4670      	mov	r0, lr
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80009e2:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80009e4:	0da4      	lsrs	r4, r4, #22
 80009e6:	05a4      	lsls	r4, r4, #22
 80009e8:	ea44 34c5 	orr.w	r4, r4, r5, lsl #15
 80009ec:	639c      	str	r4, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80009ee:	689c      	ldr	r4, [r3, #8]
 80009f0:	07e4      	lsls	r4, r4, #31
 80009f2:	d407      	bmi.n	8000a04 <HAL_ADCEx_InjectedConfigChannel+0x50>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 80009f4:	689c      	ldr	r4, [r3, #8]
 80009f6:	69cf      	ldr	r7, [r1, #28]
 80009f8:	f424 44e0 	bic.w	r4, r4, #28672	; 0x7000
 80009fc:	f024 0401 	bic.w	r4, r4, #1
 8000a00:	433c      	orrs	r4, r7
 8000a02:	609c      	str	r4, [r3, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8000a04:	698c      	ldr	r4, [r1, #24]
 8000a06:	2c01      	cmp	r4, #1
 8000a08:	d10d      	bne.n	8000a26 <HAL_ADCEx_InjectedConfigChannel+0x72>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8000a0a:	69cf      	ldr	r7, [r1, #28]
 8000a0c:	f5b7 4fe0 	cmp.w	r7, #28672	; 0x7000
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a10:	bf17      	itett	ne
 8000a12:	6a90      	ldrne	r0, [r2, #40]	; 0x28
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8000a14:	685f      	ldreq	r7, [r3, #4]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a16:	f040 0020 	orrne.w	r0, r0, #32
 8000a1a:	6290      	strne	r0, [r2, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8000a1c:	bf12      	itee	ne
 8000a1e:	4620      	movne	r0, r4
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8000a20:	f447 6780 	orreq.w	r7, r7, #1024	; 0x400
 8000a24:	605f      	streq	r7, [r3, #4]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8000a26:	694f      	ldr	r7, [r1, #20]
 8000a28:	2f01      	cmp	r7, #1
 8000a2a:	d105      	bne.n	8000a38 <HAL_ADCEx_InjectedConfigChannel+0x84>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8000a2c:	2c00      	cmp	r4, #0
 8000a2e:	d174      	bne.n	8000b1a <HAL_ADCEx_InjectedConfigChannel+0x166>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8000a30:	685c      	ldr	r4, [r3, #4]
 8000a32:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
 8000a36:	605c      	str	r4, [r3, #4]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8000a38:	2d09      	cmp	r5, #9
 8000a3a:	ea4f 0445 	mov.w	r4, r5, lsl #1
 8000a3e:	f8d1 e008 	ldr.w	lr, [r1, #8]
 8000a42:	d970      	bls.n	8000b26 <HAL_ADCEx_InjectedConfigChannel+0x172>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8000a44:	f04f 0c07 	mov.w	ip, #7
 8000a48:	442c      	add	r4, r5
 8000a4a:	68df      	ldr	r7, [r3, #12]
 8000a4c:	3c1e      	subs	r4, #30
 8000a4e:	fa0c fc04 	lsl.w	ip, ip, r4
 8000a52:	ea27 070c 	bic.w	r7, r7, ip
 8000a56:	fa0e f404 	lsl.w	r4, lr, r4
 8000a5a:	433c      	orrs	r4, r7
 8000a5c:	60dc      	str	r4, [r3, #12]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a5e:	f1a5 0410 	sub.w	r4, r5, #16
 8000a62:	2c01      	cmp	r4, #1
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000a64:	bf98      	it	ls
 8000a66:	689f      	ldrls	r7, [r3, #8]
 8000a68:	f8df e11c 	ldr.w	lr, [pc, #284]	; 8000b88 <HAL_ADCEx_InjectedConfigChannel+0x1d4>
 8000a6c:	bf9c      	itt	ls
 8000a6e:	f447 0700 	orrls.w	r7, r7, #8388608	; 0x800000
 8000a72:	609f      	strls	r7, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8000a74:	2e02      	cmp	r6, #2
 8000a76:	68cf      	ldr	r7, [r1, #12]
 8000a78:	d062      	beq.n	8000b40 <HAL_ADCEx_InjectedConfigChannel+0x18c>
 8000a7a:	2e03      	cmp	r6, #3
 8000a7c:	d066      	beq.n	8000b4c <HAL_ADCEx_InjectedConfigChannel+0x198>
 8000a7e:	2e01      	cmp	r6, #1
 8000a80:	d16a      	bne.n	8000b58 <HAL_ADCEx_InjectedConfigChannel+0x1a4>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8000a82:	6959      	ldr	r1, [r3, #20]
 8000a84:	ea01 010e 	and.w	r1, r1, lr
 8000a88:	4339      	orrs	r1, r7
 8000a8a:	6159      	str	r1, [r3, #20]
      break;
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8000a8c:	2c01      	cmp	r4, #1
 8000a8e:	d816      	bhi.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000a90:	493a      	ldr	r1, [pc, #232]	; (8000b7c <HAL_ADCEx_InjectedConfigChannel+0x1c8>)
 8000a92:	428b      	cmp	r3, r1
 8000a94:	d169      	bne.n	8000b6a <HAL_ADCEx_InjectedConfigChannel+0x1b6>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000a96:	6899      	ldr	r1, [r3, #8]
 8000a98:	0209      	lsls	r1, r1, #8
 8000a9a:	d410      	bmi.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000a9c:	6899      	ldr	r1, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8000a9e:	2d10      	cmp	r5, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000aa0:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000aa4:	6099      	str	r1, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8000aa6:	d10a      	bne.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000aa8:	4b35      	ldr	r3, [pc, #212]	; (8000b80 <HAL_ADCEx_InjectedConfigChannel+0x1cc>)
 8000aaa:	4936      	ldr	r1, [pc, #216]	; (8000b84 <HAL_ADCEx_InjectedConfigChannel+0x1d0>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	fbb3 f1f1 	udiv	r1, r3, r1
 8000ab2:	230a      	movs	r3, #10
 8000ab4:	434b      	muls	r3, r1
          while(wait_loop_index != 0U)
          {
            wait_loop_index--;
 8000ab6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000ab8:	9b01      	ldr	r3, [sp, #4]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d152      	bne.n	8000b64 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000abe:	2300      	movs	r3, #0
 8000ac0:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000ac4:	b003      	add	sp, #12
 8000ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ac8:	6a94      	ldr	r4, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000aca:	4638      	mov	r0, r7
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000acc:	f044 0420 	orr.w	r4, r4, #32
 8000ad0:	6294      	str	r4, [r2, #40]	; 0x28
 8000ad2:	e78c      	b.n	80009ee <HAL_ADCEx_InjectedConfigChannel+0x3a>
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8000ad4:	690f      	ldr	r7, [r1, #16]
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8000ad6:	f8d3 e038 	ldr.w	lr, [r3, #56]	; 0x38
 8000ada:	1bf4      	subs	r4, r6, r7
 8000adc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8000ae0:	42be      	cmp	r6, r7
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8000ae2:	f104 040f 	add.w	r4, r4, #15
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8000ae6:	d810      	bhi.n	8000b0a <HAL_ADCEx_InjectedConfigChannel+0x156>
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8000ae8:	f107 3cff 	add.w	ip, r7, #4294967295
 8000aec:	fa05 f704 	lsl.w	r7, r5, r4
 8000af0:	ea47 570c 	orr.w	r7, r7, ip, lsl #20
 8000af4:	f04f 0c1f 	mov.w	ip, #31
 8000af8:	fa0c f404 	lsl.w	r4, ip, r4
 8000afc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8000b00:	ea2e 0404 	bic.w	r4, lr, r4
 8000b04:	433c      	orrs	r4, r7
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8000b06:	639c      	str	r4, [r3, #56]	; 0x38
 8000b08:	e771      	b.n	80009ee <HAL_ADCEx_InjectedConfigChannel+0x3a>
 8000b0a:	271f      	movs	r7, #31
 8000b0c:	fa07 f404 	lsl.w	r4, r7, r4
 8000b10:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8000b14:	ea2e 0404 	bic.w	r4, lr, r4
 8000b18:	e7f5      	b.n	8000b06 <HAL_ADCEx_InjectedConfigChannel+0x152>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b1a:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8000b1c:	f040 0020 	orr.w	r0, r0, #32
 8000b20:	6290      	str	r0, [r2, #40]	; 0x28
        tmp_hal_status = HAL_ERROR;
 8000b22:	4638      	mov	r0, r7
 8000b24:	e788      	b.n	8000a38 <HAL_ADCEx_InjectedConfigChannel+0x84>
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8000b26:	f04f 0c07 	mov.w	ip, #7
 8000b2a:	691f      	ldr	r7, [r3, #16]
 8000b2c:	442c      	add	r4, r5
 8000b2e:	fa0c fc04 	lsl.w	ip, ip, r4
 8000b32:	ea27 070c 	bic.w	r7, r7, ip
 8000b36:	fa0e f404 	lsl.w	r4, lr, r4
 8000b3a:	433c      	orrs	r4, r7
 8000b3c:	611c      	str	r4, [r3, #16]
 8000b3e:	e78e      	b.n	8000a5e <HAL_ADCEx_InjectedConfigChannel+0xaa>
      MODIFY_REG(hadc->Instance->JOFR2,
 8000b40:	6999      	ldr	r1, [r3, #24]
 8000b42:	ea01 010e 	and.w	r1, r1, lr
 8000b46:	4339      	orrs	r1, r7
 8000b48:	6199      	str	r1, [r3, #24]
      break;
 8000b4a:	e79f      	b.n	8000a8c <HAL_ADCEx_InjectedConfigChannel+0xd8>
      MODIFY_REG(hadc->Instance->JOFR3,
 8000b4c:	69d9      	ldr	r1, [r3, #28]
 8000b4e:	ea01 010e 	and.w	r1, r1, lr
 8000b52:	4339      	orrs	r1, r7
 8000b54:	61d9      	str	r1, [r3, #28]
      break;
 8000b56:	e799      	b.n	8000a8c <HAL_ADCEx_InjectedConfigChannel+0xd8>
      MODIFY_REG(hadc->Instance->JOFR4,
 8000b58:	6a19      	ldr	r1, [r3, #32]
 8000b5a:	ea01 010e 	and.w	r1, r1, lr
 8000b5e:	4339      	orrs	r1, r7
 8000b60:	6219      	str	r1, [r3, #32]
      break;
 8000b62:	e793      	b.n	8000a8c <HAL_ADCEx_InjectedConfigChannel+0xd8>
            wait_loop_index--;
 8000b64:	9b01      	ldr	r3, [sp, #4]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	e7a5      	b.n	8000ab6 <HAL_ADCEx_InjectedConfigChannel+0x102>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b6a:	6a93      	ldr	r3, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000b6c:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b6e:	f043 0320 	orr.w	r3, r3, #32
 8000b72:	6293      	str	r3, [r2, #40]	; 0x28
 8000b74:	e7a3      	b.n	8000abe <HAL_ADCEx_InjectedConfigChannel+0x10a>
  __HAL_LOCK(hadc);
 8000b76:	2002      	movs	r0, #2
 8000b78:	e7a4      	b.n	8000ac4 <HAL_ADCEx_InjectedConfigChannel+0x110>
 8000b7a:	bf00      	nop
 8000b7c:	40012400 	.word	0x40012400
 8000b80:	20000058 	.word	0x20000058
 8000b84:	000f4240 	.word	0x000f4240
 8000b88:	fffff000 	.word	0xfffff000

08000b8c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b8c:	4a07      	ldr	r2, [pc, #28]	; (8000bac <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b8e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b90:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b92:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b96:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b9a:	041b      	lsls	r3, r3, #16
 8000b9c:	0c1b      	lsrs	r3, r3, #16
 8000b9e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000ba6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000ba8:	60d3      	str	r3, [r2, #12]
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb0:	4b17      	ldr	r3, [pc, #92]	; (8000c10 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bb2:	b530      	push	{r4, r5, lr}
 8000bb4:	68dc      	ldr	r4, [r3, #12]
 8000bb6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bba:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bbe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bc0:	2b04      	cmp	r3, #4
 8000bc2:	bf28      	it	cs
 8000bc4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bcc:	bf98      	it	ls
 8000bce:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd0:	fa05 f303 	lsl.w	r3, r5, r3
 8000bd4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bd8:	bf88      	it	hi
 8000bda:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	4019      	ands	r1, r3
 8000bde:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be0:	fa05 f404 	lsl.w	r4, r5, r4
 8000be4:	3c01      	subs	r4, #1
 8000be6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000be8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bea:	ea42 0201 	orr.w	r2, r2, r1
 8000bee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf2:	bfaf      	iteee	ge
 8000bf4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf8:	4b06      	ldrlt	r3, [pc, #24]	; (8000c14 <HAL_NVIC_SetPriority+0x64>)
 8000bfa:	f000 000f 	andlt.w	r0, r0, #15
 8000bfe:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c00:	bfa5      	ittet	ge
 8000c02:	b2d2      	uxtbge	r2, r2
 8000c04:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c08:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000c0e:	bd30      	pop	{r4, r5, pc}
 8000c10:	e000ed00 	.word	0xe000ed00
 8000c14:	e000ed14 	.word	0xe000ed14

08000c18 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c18:	2301      	movs	r3, #1
 8000c1a:	0942      	lsrs	r2, r0, #5
 8000c1c:	f000 001f 	and.w	r0, r0, #31
 8000c20:	fa03 f000 	lsl.w	r0, r3, r0
 8000c24:	4b01      	ldr	r3, [pc, #4]	; (8000c2c <HAL_NVIC_EnableIRQ+0x14>)
 8000c26:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000c2a:	4770      	bx	lr
 8000c2c:	e000e100 	.word	0xe000e100

08000c30 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c30:	3801      	subs	r0, #1
 8000c32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c36:	d20a      	bcs.n	8000c4e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c38:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3c:	4a06      	ldr	r2, [pc, #24]	; (8000c58 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c3e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c40:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c44:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c46:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c48:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c4e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000e010 	.word	0xe000e010
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c5c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000c5e:	2800      	cmp	r0, #0
 8000c60:	d032      	beq.n	8000cc8 <HAL_DMA_Init+0x6c>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000c62:	6801      	ldr	r1, [r0, #0]
 8000c64:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <HAL_DMA_Init+0x70>)
 8000c66:	2414      	movs	r4, #20
 8000c68:	4299      	cmp	r1, r3
 8000c6a:	d825      	bhi.n	8000cb8 <HAL_DMA_Init+0x5c>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c6c:	4a18      	ldr	r2, [pc, #96]	; (8000cd0 <HAL_DMA_Init+0x74>)
    hdma->DmaBaseAddress = DMA1;
 8000c6e:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c72:	440a      	add	r2, r1
 8000c74:	fbb2 f2f4 	udiv	r2, r2, r4
 8000c78:	0092      	lsls	r2, r2, #2
 8000c7a:	6402      	str	r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c7c:	6884      	ldr	r4, [r0, #8]
    hdma->DmaBaseAddress = DMA2;
 8000c7e:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000c80:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 8000c82:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8000c84:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c86:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c88:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8c:	4323      	orrs	r3, r4
 8000c8e:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c90:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c94:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c96:	6944      	ldr	r4, [r0, #20]
 8000c98:	4323      	orrs	r3, r4
 8000c9a:	6984      	ldr	r4, [r0, #24]
 8000c9c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c9e:	69c4      	ldr	r4, [r0, #28]
 8000ca0:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000ca2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000ca4:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ca6:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ca8:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000caa:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cae:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000cb0:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_DMA_Init+0x78>)
 8000cba:	440b      	add	r3, r1
 8000cbc:	fbb3 f3f4 	udiv	r3, r3, r4
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <HAL_DMA_Init+0x7c>)
 8000cc6:	e7d9      	b.n	8000c7c <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8000cc8:	2001      	movs	r0, #1
}
 8000cca:	bd10      	pop	{r4, pc}
 8000ccc:	40020407 	.word	0x40020407
 8000cd0:	bffdfff8 	.word	0xbffdfff8
 8000cd4:	bffdfbf8 	.word	0xbffdfbf8
 8000cd8:	40020400 	.word	0x40020400

08000cdc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cdc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000cde:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000ce2:	2c01      	cmp	r4, #1
 8000ce4:	d035      	beq.n	8000d52 <HAL_DMA_Start_IT+0x76>
 8000ce6:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000ce8:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000cec:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000cf0:	42a5      	cmp	r5, r4
 8000cf2:	f04f 0600 	mov.w	r6, #0
 8000cf6:	f04f 0402 	mov.w	r4, #2
 8000cfa:	d128      	bne.n	8000d4e <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000cfc:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000d00:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d02:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000d04:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d06:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000d08:	f026 0601 	bic.w	r6, r6, #1
 8000d0c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d0e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000d10:	40bd      	lsls	r5, r7
 8000d12:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d14:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d16:	6843      	ldr	r3, [r0, #4]
 8000d18:	6805      	ldr	r5, [r0, #0]
 8000d1a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000d1c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d1e:	bf0b      	itete	eq
 8000d20:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000d22:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000d24:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000d26:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000d28:	b14b      	cbz	r3, 8000d3e <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d2a:	6823      	ldr	r3, [r4, #0]
 8000d2c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d30:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000d32:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000d34:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000d36:	f043 0301 	orr.w	r3, r3, #1
 8000d3a:	602b      	str	r3, [r5, #0]
 8000d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	f023 0304 	bic.w	r3, r3, #4
 8000d44:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d46:	6823      	ldr	r3, [r4, #0]
 8000d48:	f043 030a 	orr.w	r3, r3, #10
 8000d4c:	e7f0      	b.n	8000d30 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000d4e:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000d52:	2002      	movs	r0, #2
}
 8000d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000d58 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d58:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000d5c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d003      	beq.n	8000d6a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d62:	2304      	movs	r3, #4
 8000d64:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000d66:	2001      	movs	r0, #1
 8000d68:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d6a:	6803      	ldr	r3, [r0, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	f022 020e 	bic.w	r2, r2, #14
 8000d72:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	f022 0201 	bic.w	r2, r2, #1
 8000d7a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d7c:	4a29      	ldr	r2, [pc, #164]	; (8000e24 <HAL_DMA_Abort_IT+0xcc>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d924      	bls.n	8000dcc <HAL_DMA_Abort_IT+0x74>
 8000d82:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d019      	beq.n	8000dbe <HAL_DMA_Abort_IT+0x66>
 8000d8a:	3214      	adds	r2, #20
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d018      	beq.n	8000dc2 <HAL_DMA_Abort_IT+0x6a>
 8000d90:	3214      	adds	r2, #20
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d017      	beq.n	8000dc6 <HAL_DMA_Abort_IT+0x6e>
 8000d96:	3214      	adds	r2, #20
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	bf0c      	ite	eq
 8000d9c:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
 8000da0:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8000da4:	4a20      	ldr	r2, [pc, #128]	; (8000e28 <HAL_DMA_Abort_IT+0xd0>)
 8000da6:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000da8:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8000daa:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000dac:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8000db0:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000db2:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000db6:	b39b      	cbz	r3, 8000e20 <HAL_DMA_Abort_IT+0xc8>
      hdma->XferAbortCallback(hdma);
 8000db8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000dba:	4620      	mov	r0, r4
 8000dbc:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e7f0      	b.n	8000da4 <HAL_DMA_Abort_IT+0x4c>
 8000dc2:	2310      	movs	r3, #16
 8000dc4:	e7ee      	b.n	8000da4 <HAL_DMA_Abort_IT+0x4c>
 8000dc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dca:	e7eb      	b.n	8000da4 <HAL_DMA_Abort_IT+0x4c>
 8000dcc:	4917      	ldr	r1, [pc, #92]	; (8000e2c <HAL_DMA_Abort_IT+0xd4>)
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d016      	beq.n	8000e00 <HAL_DMA_Abort_IT+0xa8>
 8000dd2:	3114      	adds	r1, #20
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d015      	beq.n	8000e04 <HAL_DMA_Abort_IT+0xac>
 8000dd8:	3114      	adds	r1, #20
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d014      	beq.n	8000e08 <HAL_DMA_Abort_IT+0xb0>
 8000dde:	3114      	adds	r1, #20
 8000de0:	428b      	cmp	r3, r1
 8000de2:	d014      	beq.n	8000e0e <HAL_DMA_Abort_IT+0xb6>
 8000de4:	3114      	adds	r1, #20
 8000de6:	428b      	cmp	r3, r1
 8000de8:	d014      	beq.n	8000e14 <HAL_DMA_Abort_IT+0xbc>
 8000dea:	3114      	adds	r1, #20
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d014      	beq.n	8000e1a <HAL_DMA_Abort_IT+0xc2>
 8000df0:	4293      	cmp	r3, r2
 8000df2:	bf14      	ite	ne
 8000df4:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8000df8:	f04f 7380 	moveq.w	r3, #16777216	; 0x1000000
 8000dfc:	4a0c      	ldr	r2, [pc, #48]	; (8000e30 <HAL_DMA_Abort_IT+0xd8>)
 8000dfe:	e7d2      	b.n	8000da6 <HAL_DMA_Abort_IT+0x4e>
 8000e00:	2301      	movs	r3, #1
 8000e02:	e7fb      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e04:	2310      	movs	r3, #16
 8000e06:	e7f9      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e0c:	e7f6      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e12:	e7f3      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e18:	e7f0      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
 8000e1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000e1e:	e7ed      	b.n	8000dfc <HAL_DMA_Abort_IT+0xa4>
  HAL_StatusTypeDef status = HAL_OK;
 8000e20:	4618      	mov	r0, r3
}
 8000e22:	bd10      	pop	{r4, pc}
 8000e24:	40020080 	.word	0x40020080
 8000e28:	40020400 	.word	0x40020400
 8000e2c:	40020008 	.word	0x40020008
 8000e30:	40020000 	.word	0x40020000

08000e34 <HAL_DMA_IRQHandler>:
{
 8000e34:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e36:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e38:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e3a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e3c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000e3e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e40:	4095      	lsls	r5, r2
 8000e42:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000e44:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000e46:	d055      	beq.n	8000ef4 <HAL_DMA_IRQHandler+0xc0>
 8000e48:	074d      	lsls	r5, r1, #29
 8000e4a:	d553      	bpl.n	8000ef4 <HAL_DMA_IRQHandler+0xc0>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e50:	bf5e      	ittt	pl
 8000e52:	681a      	ldrpl	r2, [r3, #0]
 8000e54:	f022 0204 	bicpl.w	r2, r2, #4
 8000e58:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000e5a:	4a60      	ldr	r2, [pc, #384]	; (8000fdc <HAL_DMA_IRQHandler+0x1a8>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d91f      	bls.n	8000ea0 <HAL_DMA_IRQHandler+0x6c>
 8000e60:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d014      	beq.n	8000e92 <HAL_DMA_IRQHandler+0x5e>
 8000e68:	3214      	adds	r2, #20
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d013      	beq.n	8000e96 <HAL_DMA_IRQHandler+0x62>
 8000e6e:	3214      	adds	r2, #20
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d012      	beq.n	8000e9a <HAL_DMA_IRQHandler+0x66>
 8000e74:	3214      	adds	r2, #20
 8000e76:	4293      	cmp	r3, r2
 8000e78:	bf0c      	ite	eq
 8000e7a:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 8000e7e:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8000e82:	4a57      	ldr	r2, [pc, #348]	; (8000fe0 <HAL_DMA_IRQHandler+0x1ac>)
 8000e84:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000e86:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	f000 80a5 	beq.w	8000fd8 <HAL_DMA_IRQHandler+0x1a4>
}
 8000e8e:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000e90:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000e92:	2304      	movs	r3, #4
 8000e94:	e7f5      	b.n	8000e82 <HAL_DMA_IRQHandler+0x4e>
 8000e96:	2340      	movs	r3, #64	; 0x40
 8000e98:	e7f3      	b.n	8000e82 <HAL_DMA_IRQHandler+0x4e>
 8000e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e9e:	e7f0      	b.n	8000e82 <HAL_DMA_IRQHandler+0x4e>
 8000ea0:	4950      	ldr	r1, [pc, #320]	; (8000fe4 <HAL_DMA_IRQHandler+0x1b0>)
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d016      	beq.n	8000ed4 <HAL_DMA_IRQHandler+0xa0>
 8000ea6:	3114      	adds	r1, #20
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d015      	beq.n	8000ed8 <HAL_DMA_IRQHandler+0xa4>
 8000eac:	3114      	adds	r1, #20
 8000eae:	428b      	cmp	r3, r1
 8000eb0:	d014      	beq.n	8000edc <HAL_DMA_IRQHandler+0xa8>
 8000eb2:	3114      	adds	r1, #20
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d014      	beq.n	8000ee2 <HAL_DMA_IRQHandler+0xae>
 8000eb8:	3114      	adds	r1, #20
 8000eba:	428b      	cmp	r3, r1
 8000ebc:	d014      	beq.n	8000ee8 <HAL_DMA_IRQHandler+0xb4>
 8000ebe:	3114      	adds	r1, #20
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	d014      	beq.n	8000eee <HAL_DMA_IRQHandler+0xba>
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	bf14      	ite	ne
 8000ec8:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8000ecc:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8000ed0:	4a45      	ldr	r2, [pc, #276]	; (8000fe8 <HAL_DMA_IRQHandler+0x1b4>)
 8000ed2:	e7d7      	b.n	8000e84 <HAL_DMA_IRQHandler+0x50>
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	e7fb      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000ed8:	2340      	movs	r3, #64	; 0x40
 8000eda:	e7f9      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ee0:	e7f6      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000ee2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ee6:	e7f3      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000ee8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000eec:	e7f0      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
 8000eee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ef2:	e7ed      	b.n	8000ed0 <HAL_DMA_IRQHandler+0x9c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000ef4:	2502      	movs	r5, #2
 8000ef6:	4095      	lsls	r5, r2
 8000ef8:	4225      	tst	r5, r4
 8000efa:	d057      	beq.n	8000fac <HAL_DMA_IRQHandler+0x178>
 8000efc:	078d      	lsls	r5, r1, #30
 8000efe:	d555      	bpl.n	8000fac <HAL_DMA_IRQHandler+0x178>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	0694      	lsls	r4, r2, #26
 8000f04:	d406      	bmi.n	8000f14 <HAL_DMA_IRQHandler+0xe0>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	f022 020a 	bic.w	r2, r2, #10
 8000f0c:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000f14:	4a31      	ldr	r2, [pc, #196]	; (8000fdc <HAL_DMA_IRQHandler+0x1a8>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d91e      	bls.n	8000f58 <HAL_DMA_IRQHandler+0x124>
 8000f1a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d013      	beq.n	8000f4a <HAL_DMA_IRQHandler+0x116>
 8000f22:	3214      	adds	r2, #20
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d012      	beq.n	8000f4e <HAL_DMA_IRQHandler+0x11a>
 8000f28:	3214      	adds	r2, #20
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d011      	beq.n	8000f52 <HAL_DMA_IRQHandler+0x11e>
 8000f2e:	3214      	adds	r2, #20
 8000f30:	4293      	cmp	r3, r2
 8000f32:	bf0c      	ite	eq
 8000f34:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 8000f38:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8000f3c:	4a28      	ldr	r2, [pc, #160]	; (8000fe0 <HAL_DMA_IRQHandler+0x1ac>)
 8000f3e:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000f40:	2300      	movs	r3, #0
 8000f42:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000f46:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000f48:	e79e      	b.n	8000e88 <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	e7f6      	b.n	8000f3c <HAL_DMA_IRQHandler+0x108>
 8000f4e:	2320      	movs	r3, #32
 8000f50:	e7f4      	b.n	8000f3c <HAL_DMA_IRQHandler+0x108>
 8000f52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f56:	e7f1      	b.n	8000f3c <HAL_DMA_IRQHandler+0x108>
 8000f58:	4922      	ldr	r1, [pc, #136]	; (8000fe4 <HAL_DMA_IRQHandler+0x1b0>)
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d016      	beq.n	8000f8c <HAL_DMA_IRQHandler+0x158>
 8000f5e:	3114      	adds	r1, #20
 8000f60:	428b      	cmp	r3, r1
 8000f62:	d015      	beq.n	8000f90 <HAL_DMA_IRQHandler+0x15c>
 8000f64:	3114      	adds	r1, #20
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d014      	beq.n	8000f94 <HAL_DMA_IRQHandler+0x160>
 8000f6a:	3114      	adds	r1, #20
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d014      	beq.n	8000f9a <HAL_DMA_IRQHandler+0x166>
 8000f70:	3114      	adds	r1, #20
 8000f72:	428b      	cmp	r3, r1
 8000f74:	d014      	beq.n	8000fa0 <HAL_DMA_IRQHandler+0x16c>
 8000f76:	3114      	adds	r1, #20
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	d014      	beq.n	8000fa6 <HAL_DMA_IRQHandler+0x172>
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	bf14      	ite	ne
 8000f80:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8000f84:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000f88:	4a17      	ldr	r2, [pc, #92]	; (8000fe8 <HAL_DMA_IRQHandler+0x1b4>)
 8000f8a:	e7d8      	b.n	8000f3e <HAL_DMA_IRQHandler+0x10a>
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	e7fb      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000f90:	2320      	movs	r3, #32
 8000f92:	e7f9      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000f94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f98:	e7f6      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000f9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f9e:	e7f3      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000fa0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fa4:	e7f0      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
 8000fa6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000faa:	e7ed      	b.n	8000f88 <HAL_DMA_IRQHandler+0x154>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000fac:	2508      	movs	r5, #8
 8000fae:	4095      	lsls	r5, r2
 8000fb0:	4225      	tst	r5, r4
 8000fb2:	d011      	beq.n	8000fd8 <HAL_DMA_IRQHandler+0x1a4>
 8000fb4:	0709      	lsls	r1, r1, #28
 8000fb6:	d50f      	bpl.n	8000fd8 <HAL_DMA_IRQHandler+0x1a4>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fb8:	6819      	ldr	r1, [r3, #0]
 8000fba:	f021 010e 	bic.w	r1, r1, #14
 8000fbe:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	fa03 f202 	lsl.w	r2, r3, r2
 8000fc6:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000fc8:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000fca:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000fd4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000fd6:	e757      	b.n	8000e88 <HAL_DMA_IRQHandler+0x54>
}
 8000fd8:	bc70      	pop	{r4, r5, r6}
 8000fda:	4770      	bx	lr
 8000fdc:	40020080 	.word	0x40020080
 8000fe0:	40020400 	.word	0x40020400
 8000fe4:	40020008 	.word	0x40020008
 8000fe8:	40020000 	.word	0x40020000

08000fec <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000fec:	4a11      	ldr	r2, [pc, #68]	; (8001034 <FLASH_SetErrorCode+0x48>)
 8000fee:	68d3      	ldr	r3, [r2, #12]
 8000ff0:	f013 0310 	ands.w	r3, r3, #16
 8000ff4:	d005      	beq.n	8001002 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000ff6:	4910      	ldr	r1, [pc, #64]	; (8001038 <FLASH_SetErrorCode+0x4c>)
 8000ff8:	69cb      	ldr	r3, [r1, #28]
 8000ffa:	f043 0302 	orr.w	r3, r3, #2
 8000ffe:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001000:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001002:	68d2      	ldr	r2, [r2, #12]
 8001004:	0750      	lsls	r0, r2, #29
 8001006:	d506      	bpl.n	8001016 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001008:	490b      	ldr	r1, [pc, #44]	; (8001038 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800100a:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800100e:	69ca      	ldr	r2, [r1, #28]
 8001010:	f042 0201 	orr.w	r2, r2, #1
 8001014:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001016:	4a07      	ldr	r2, [pc, #28]	; (8001034 <FLASH_SetErrorCode+0x48>)
 8001018:	69d1      	ldr	r1, [r2, #28]
 800101a:	07c9      	lsls	r1, r1, #31
 800101c:	d508      	bpl.n	8001030 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800101e:	4806      	ldr	r0, [pc, #24]	; (8001038 <FLASH_SetErrorCode+0x4c>)
 8001020:	69c1      	ldr	r1, [r0, #28]
 8001022:	f041 0104 	orr.w	r1, r1, #4
 8001026:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001028:	69d1      	ldr	r1, [r2, #28]
 800102a:	f021 0101 	bic.w	r1, r1, #1
 800102e:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001030:	60d3      	str	r3, [r2, #12]
 8001032:	4770      	bx	lr
 8001034:	40022000 	.word	0x40022000
 8001038:	20005298 	.word	0x20005298

0800103c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800103c:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_FLASH_Unlock+0x1c>)
 800103e:	6918      	ldr	r0, [r3, #16]
 8001040:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001044:	d007      	beq.n	8001056 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001046:	4a05      	ldr	r2, [pc, #20]	; (800105c <HAL_FLASH_Unlock+0x20>)
 8001048:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800104a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800104e:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001050:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8001052:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8001056:	4770      	bx	lr
 8001058:	40022000 	.word	0x40022000
 800105c:	45670123 	.word	0x45670123

08001060 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001060:	4a03      	ldr	r2, [pc, #12]	; (8001070 <HAL_FLASH_Lock+0x10>)
}
 8001062:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001064:	6913      	ldr	r3, [r2, #16]
 8001066:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800106a:	6113      	str	r3, [r2, #16]
}
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40022000 	.word	0x40022000

08001074 <FLASH_WaitForLastOperation>:
{
 8001074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001076:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 8001078:	f7ff fab8 	bl	80005ec <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800107c:	4c11      	ldr	r4, [pc, #68]	; (80010c4 <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 800107e:	4607      	mov	r7, r0
 8001080:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001082:	68e3      	ldr	r3, [r4, #12]
 8001084:	07d8      	lsls	r0, r3, #31
 8001086:	d412      	bmi.n	80010ae <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001088:	68e3      	ldr	r3, [r4, #12]
 800108a:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800108c:	bf44      	itt	mi
 800108e:	2320      	movmi	r3, #32
 8001090:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001092:	68eb      	ldr	r3, [r5, #12]
 8001094:	06da      	lsls	r2, r3, #27
 8001096:	d406      	bmi.n	80010a6 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001098:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800109a:	07db      	lsls	r3, r3, #31
 800109c:	d403      	bmi.n	80010a6 <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800109e:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80010a0:	f010 0004 	ands.w	r0, r0, #4
 80010a4:	d002      	beq.n	80010ac <FLASH_WaitForLastOperation+0x38>
    FLASH_SetErrorCode();
 80010a6:	f7ff ffa1 	bl	8000fec <FLASH_SetErrorCode>
    return HAL_ERROR;
 80010aa:	2001      	movs	r0, #1
}
 80010ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80010ae:	1c73      	adds	r3, r6, #1
 80010b0:	d0e7      	beq.n	8001082 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80010b2:	b90e      	cbnz	r6, 80010b8 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 80010b4:	2003      	movs	r0, #3
 80010b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80010b8:	f7ff fa98 	bl	80005ec <HAL_GetTick>
 80010bc:	1bc0      	subs	r0, r0, r7
 80010be:	4286      	cmp	r6, r0
 80010c0:	d2df      	bcs.n	8001082 <FLASH_WaitForLastOperation+0xe>
 80010c2:	e7f7      	b.n	80010b4 <FLASH_WaitForLastOperation+0x40>
 80010c4:	40022000 	.word	0x40022000

080010c8 <HAL_FLASH_Program>:
{
 80010c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 80010cc:	4c1f      	ldr	r4, [pc, #124]	; (800114c <HAL_FLASH_Program+0x84>)
{
 80010ce:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 80010d0:	7e23      	ldrb	r3, [r4, #24]
{
 80010d2:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 80010d4:	2b01      	cmp	r3, #1
{
 80010d6:	460f      	mov	r7, r1
 80010d8:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 80010da:	d033      	beq.n	8001144 <HAL_FLASH_Program+0x7c>
 80010dc:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010de:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80010e2:	7623      	strb	r3, [r4, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010e4:	f7ff ffc6 	bl	8001074 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80010e8:	bb40      	cbnz	r0, 800113c <HAL_FLASH_Program+0x74>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80010ea:	2d01      	cmp	r5, #1
 80010ec:	d003      	beq.n	80010f6 <HAL_FLASH_Program+0x2e>
      nbiterations = 4U;
 80010ee:	2d02      	cmp	r5, #2
 80010f0:	bf0c      	ite	eq
 80010f2:	2502      	moveq	r5, #2
 80010f4:	2504      	movne	r5, #4
 80010f6:	2600      	movs	r6, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010f8:	46b2      	mov	sl, r6
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80010fa:	f8df b054 	ldr.w	fp, [pc, #84]	; 8001150 <HAL_FLASH_Program+0x88>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80010fe:	0132      	lsls	r2, r6, #4
 8001100:	4640      	mov	r0, r8
 8001102:	4649      	mov	r1, r9
 8001104:	f7ff f89c 	bl	8000240 <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001108:	f8c4 a01c 	str.w	sl, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800110c:	f8db 3010 	ldr.w	r3, [fp, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001110:	b280      	uxth	r0, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001112:	f043 0301 	orr.w	r3, r3, #1
 8001116:	f8cb 3010 	str.w	r3, [fp, #16]
  *(__IO uint16_t*)Address = Data;
 800111a:	f827 0016 	strh.w	r0, [r7, r6, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800111e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001122:	f7ff ffa7 	bl	8001074 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001126:	f8db 3010 	ldr.w	r3, [fp, #16]
 800112a:	f023 0301 	bic.w	r3, r3, #1
 800112e:	f8cb 3010 	str.w	r3, [fp, #16]
      if (status != HAL_OK)
 8001132:	b918      	cbnz	r0, 800113c <HAL_FLASH_Program+0x74>
 8001134:	3601      	adds	r6, #1
    for (index = 0U; index < nbiterations; index++)
 8001136:	b2f3      	uxtb	r3, r6
 8001138:	429d      	cmp	r5, r3
 800113a:	d8e0      	bhi.n	80010fe <HAL_FLASH_Program+0x36>
  __HAL_UNLOCK(&pFlash);
 800113c:	2300      	movs	r3, #0
 800113e:	7623      	strb	r3, [r4, #24]
  return status;
 8001140:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8001144:	2002      	movs	r0, #2
}
 8001146:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800114a:	bf00      	nop
 800114c:	20005298 	.word	0x20005298
 8001150:	40022000 	.word	0x40022000

08001154 <FLASH_MassErase.isra.0>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001154:	2200      	movs	r2, #0
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <FLASH_MassErase.isra.0+0x1c>)
 8001158:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <FLASH_MassErase.isra.0+0x20>)
 800115c:	691a      	ldr	r2, [r3, #16]
 800115e:	f042 0204 	orr.w	r2, r2, #4
 8001162:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001164:	691a      	ldr	r2, [r3, #16]
 8001166:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20005298 	.word	0x20005298
 8001174:	40022000 	.word	0x40022000

08001178 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001178:	2200      	movs	r2, #0
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <FLASH_PageErase+0x1c>)
 800117c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <FLASH_PageErase+0x20>)
 8001180:	691a      	ldr	r2, [r3, #16]
 8001182:	f042 0202 	orr.w	r2, r2, #2
 8001186:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001188:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800118a:	691a      	ldr	r2, [r3, #16]
 800118c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001190:	611a      	str	r2, [r3, #16]
 8001192:	4770      	bx	lr
 8001194:	20005298 	.word	0x20005298
 8001198:	40022000 	.word	0x40022000

0800119c <HAL_FLASHEx_Erase>:
{
 800119c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 80011a0:	4d23      	ldr	r5, [pc, #140]	; (8001230 <HAL_FLASHEx_Erase+0x94>)
{
 80011a2:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 80011a4:	7e2b      	ldrb	r3, [r5, #24]
{
 80011a6:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d03d      	beq.n	8001228 <HAL_FLASHEx_Erase+0x8c>
 80011ac:	2401      	movs	r4, #1
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80011ae:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(&pFlash);
 80011b0:	762c      	strb	r4, [r5, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80011b2:	2b02      	cmp	r3, #2
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011b4:	f24c 3050 	movw	r0, #50000	; 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80011b8:	d113      	bne.n	80011e2 <HAL_FLASHEx_Erase+0x46>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011ba:	f7ff ff5b 	bl	8001074 <FLASH_WaitForLastOperation>
 80011be:	b120      	cbz	r0, 80011ca <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 80011c0:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 80011c2:	2300      	movs	r3, #0
 80011c4:	762b      	strb	r3, [r5, #24]
  return status;
 80011c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_MassErase(FLASH_BANK_1);
 80011ca:	f7ff ffc3 	bl	8001154 <FLASH_MassErase.isra.0>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80011d2:	f7ff ff4f 	bl	8001074 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80011d6:	4a17      	ldr	r2, [pc, #92]	; (8001234 <HAL_FLASHEx_Erase+0x98>)
 80011d8:	6913      	ldr	r3, [r2, #16]
 80011da:	f023 0304 	bic.w	r3, r3, #4
 80011de:	6113      	str	r3, [r2, #16]
 80011e0:	e7ef      	b.n	80011c2 <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011e2:	f7ff ff47 	bl	8001074 <FLASH_WaitForLastOperation>
 80011e6:	2800      	cmp	r0, #0
 80011e8:	d1ea      	bne.n	80011c0 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 80011ea:	f04f 33ff 	mov.w	r3, #4294967295
 80011ee:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80011f2:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 80011f4:	68be      	ldr	r6, [r7, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80011f6:	4c0f      	ldr	r4, [pc, #60]	; (8001234 <HAL_FLASHEx_Erase+0x98>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80011f8:	68fa      	ldr	r2, [r7, #12]
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
        for(address = pEraseInit->PageAddress;
 8001200:	429e      	cmp	r6, r3
 8001202:	d2de      	bcs.n	80011c2 <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8001204:	4630      	mov	r0, r6
 8001206:	f7ff ffb7 	bl	8001178 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800120a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800120e:	f7ff ff31 	bl	8001074 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001212:	6923      	ldr	r3, [r4, #16]
 8001214:	f023 0302 	bic.w	r3, r3, #2
 8001218:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 800121a:	b110      	cbz	r0, 8001222 <HAL_FLASHEx_Erase+0x86>
            *PageError = address;
 800121c:	f8c8 6000 	str.w	r6, [r8]
            break;
 8001220:	e7cf      	b.n	80011c2 <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8001222:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8001226:	e7e7      	b.n	80011f8 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 8001228:	2002      	movs	r0, #2
}
 800122a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800122e:	bf00      	nop
 8001230:	20005298 	.word	0x20005298
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001238:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 800123c:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800123e:	4616      	mov	r6, r2
 8001240:	4b65      	ldr	r3, [pc, #404]	; (80013d8 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001242:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80013e8 <HAL_GPIO_Init+0x1b0>
 8001246:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80013ec <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800124a:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800124e:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001250:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001254:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001258:	45a0      	cmp	r8, r4
 800125a:	d17f      	bne.n	800135c <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 800125c:	684d      	ldr	r5, [r1, #4]
 800125e:	2d12      	cmp	r5, #18
 8001260:	f000 80af 	beq.w	80013c2 <HAL_GPIO_Init+0x18a>
 8001264:	f200 8088 	bhi.w	8001378 <HAL_GPIO_Init+0x140>
 8001268:	2d02      	cmp	r5, #2
 800126a:	f000 80a7 	beq.w	80013bc <HAL_GPIO_Init+0x184>
 800126e:	d87c      	bhi.n	800136a <HAL_GPIO_Init+0x132>
 8001270:	2d00      	cmp	r5, #0
 8001272:	f000 808e 	beq.w	8001392 <HAL_GPIO_Init+0x15a>
 8001276:	2d01      	cmp	r5, #1
 8001278:	f000 809e 	beq.w	80013b8 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800127c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001280:	2cff      	cmp	r4, #255	; 0xff
 8001282:	bf93      	iteet	ls
 8001284:	4682      	movls	sl, r0
 8001286:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800128a:	3d08      	subhi	r5, #8
 800128c:	f8d0 b000 	ldrls.w	fp, [r0]
 8001290:	bf92      	itee	ls
 8001292:	00b5      	lslls	r5, r6, #2
 8001294:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001298:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800129a:	fa09 f805 	lsl.w	r8, r9, r5
 800129e:	ea2b 0808 	bic.w	r8, fp, r8
 80012a2:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012a6:	bf88      	it	hi
 80012a8:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012ac:	ea48 0505 	orr.w	r5, r8, r5
 80012b0:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012b4:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80012b8:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80012bc:	d04e      	beq.n	800135c <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012be:	4d47      	ldr	r5, [pc, #284]	; (80013dc <HAL_GPIO_Init+0x1a4>)
 80012c0:	4f46      	ldr	r7, [pc, #280]	; (80013dc <HAL_GPIO_Init+0x1a4>)
 80012c2:	69ad      	ldr	r5, [r5, #24]
 80012c4:	f026 0803 	bic.w	r8, r6, #3
 80012c8:	f045 0501 	orr.w	r5, r5, #1
 80012cc:	61bd      	str	r5, [r7, #24]
 80012ce:	69bd      	ldr	r5, [r7, #24]
 80012d0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80012d4:	f005 0501 	and.w	r5, r5, #1
 80012d8:	9501      	str	r5, [sp, #4]
 80012da:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012de:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012e2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012e4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80012e8:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80012ec:	fa09 f90b 	lsl.w	r9, r9, fp
 80012f0:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012f4:	4d3a      	ldr	r5, [pc, #232]	; (80013e0 <HAL_GPIO_Init+0x1a8>)
 80012f6:	42a8      	cmp	r0, r5
 80012f8:	d068      	beq.n	80013cc <HAL_GPIO_Init+0x194>
 80012fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012fe:	42a8      	cmp	r0, r5
 8001300:	d066      	beq.n	80013d0 <HAL_GPIO_Init+0x198>
 8001302:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001306:	42a8      	cmp	r0, r5
 8001308:	d064      	beq.n	80013d4 <HAL_GPIO_Init+0x19c>
 800130a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800130e:	42a8      	cmp	r0, r5
 8001310:	bf0c      	ite	eq
 8001312:	2503      	moveq	r5, #3
 8001314:	2504      	movne	r5, #4
 8001316:	fa05 f50b 	lsl.w	r5, r5, fp
 800131a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800131e:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001322:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001324:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001328:	bf14      	ite	ne
 800132a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800132c:	43a5      	biceq	r5, r4
 800132e:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001330:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001332:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001336:	bf14      	ite	ne
 8001338:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800133a:	43a5      	biceq	r5, r4
 800133c:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800133e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001340:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001344:	bf14      	ite	ne
 8001346:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001348:	43a5      	biceq	r5, r4
 800134a:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800134c:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800134e:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001352:	bf14      	ite	ne
 8001354:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001356:	ea25 0404 	biceq.w	r4, r5, r4
 800135a:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800135c:	3601      	adds	r6, #1
 800135e:	2e10      	cmp	r6, #16
 8001360:	f47f af73 	bne.w	800124a <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001364:	b003      	add	sp, #12
 8001366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800136a:	2d03      	cmp	r5, #3
 800136c:	d022      	beq.n	80013b4 <HAL_GPIO_Init+0x17c>
 800136e:	2d11      	cmp	r5, #17
 8001370:	d184      	bne.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001372:	68ca      	ldr	r2, [r1, #12]
 8001374:	3204      	adds	r2, #4
          break;
 8001376:	e781      	b.n	800127c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001378:	4f1a      	ldr	r7, [pc, #104]	; (80013e4 <HAL_GPIO_Init+0x1ac>)
 800137a:	42bd      	cmp	r5, r7
 800137c:	d009      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 800137e:	d812      	bhi.n	80013a6 <HAL_GPIO_Init+0x16e>
 8001380:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80013f0 <HAL_GPIO_Init+0x1b8>
 8001384:	454d      	cmp	r5, r9
 8001386:	d004      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 8001388:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800138c:	454d      	cmp	r5, r9
 800138e:	f47f af75 	bne.w	800127c <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001392:	688a      	ldr	r2, [r1, #8]
 8001394:	b1c2      	cbz	r2, 80013c8 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001396:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001398:	bf0c      	ite	eq
 800139a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800139e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013a2:	2208      	movs	r2, #8
 80013a4:	e76a      	b.n	800127c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80013a6:	4575      	cmp	r5, lr
 80013a8:	d0f3      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 80013aa:	4565      	cmp	r5, ip
 80013ac:	d0f1      	beq.n	8001392 <HAL_GPIO_Init+0x15a>
 80013ae:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80013f4 <HAL_GPIO_Init+0x1bc>
 80013b2:	e7eb      	b.n	800138c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013b4:	2200      	movs	r2, #0
 80013b6:	e761      	b.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013b8:	68ca      	ldr	r2, [r1, #12]
          break;
 80013ba:	e75f      	b.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013bc:	68ca      	ldr	r2, [r1, #12]
 80013be:	3208      	adds	r2, #8
          break;
 80013c0:	e75c      	b.n	800127c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013c2:	68ca      	ldr	r2, [r1, #12]
 80013c4:	320c      	adds	r2, #12
          break;
 80013c6:	e759      	b.n	800127c <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013c8:	2204      	movs	r2, #4
 80013ca:	e757      	b.n	800127c <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013cc:	2500      	movs	r5, #0
 80013ce:	e7a2      	b.n	8001316 <HAL_GPIO_Init+0xde>
 80013d0:	2501      	movs	r5, #1
 80013d2:	e7a0      	b.n	8001316 <HAL_GPIO_Init+0xde>
 80013d4:	2502      	movs	r5, #2
 80013d6:	e79e      	b.n	8001316 <HAL_GPIO_Init+0xde>
 80013d8:	40010400 	.word	0x40010400
 80013dc:	40021000 	.word	0x40021000
 80013e0:	40010800 	.word	0x40010800
 80013e4:	10210000 	.word	0x10210000
 80013e8:	10310000 	.word	0x10310000
 80013ec:	10320000 	.word	0x10320000
 80013f0:	10110000 	.word	0x10110000
 80013f4:	10220000 	.word	0x10220000

080013f8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013f8:	6883      	ldr	r3, [r0, #8]
 80013fa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80013fc:	bf14      	ite	ne
 80013fe:	2001      	movne	r0, #1
 8001400:	2000      	moveq	r0, #0
 8001402:	4770      	bx	lr

08001404 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001404:	b10a      	cbz	r2, 800140a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001406:	6101      	str	r1, [r0, #16]
 8001408:	4770      	bx	lr
 800140a:	0409      	lsls	r1, r1, #16
 800140c:	e7fb      	b.n	8001406 <HAL_GPIO_WritePin+0x2>
	...

08001410 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001410:	6803      	ldr	r3, [r0, #0]
{
 8001412:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001416:	07db      	lsls	r3, r3, #31
{
 8001418:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800141a:	d414      	bmi.n	8001446 <HAL_RCC_OscConfig+0x36>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800141c:	682b      	ldr	r3, [r5, #0]
 800141e:	079f      	lsls	r7, r3, #30
 8001420:	d462      	bmi.n	80014e8 <HAL_RCC_OscConfig+0xd8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001422:	682b      	ldr	r3, [r5, #0]
 8001424:	0719      	lsls	r1, r3, #28
 8001426:	f100 8099 	bmi.w	800155c <HAL_RCC_OscConfig+0x14c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800142a:	682b      	ldr	r3, [r5, #0]
 800142c:	075a      	lsls	r2, r3, #29
 800142e:	f100 80c3 	bmi.w	80015b8 <HAL_RCC_OscConfig+0x1a8>

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8001432:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001434:	2a00      	cmp	r2, #0
 8001436:	f040 8131 	bne.w	800169c <HAL_RCC_OscConfig+0x28c>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800143a:	6a2a      	ldr	r2, [r5, #32]
 800143c:	2a00      	cmp	r2, #0
 800143e:	f040 8184 	bne.w	800174a <HAL_RCC_OscConfig+0x33a>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001442:	2000      	movs	r0, #0
 8001444:	e014      	b.n	8001470 <HAL_RCC_OscConfig+0x60>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001446:	4c90      	ldr	r4, [pc, #576]	; (8001688 <HAL_RCC_OscConfig+0x278>)
 8001448:	6863      	ldr	r3, [r4, #4]
 800144a:	f003 030c 	and.w	r3, r3, #12
 800144e:	2b04      	cmp	r3, #4
 8001450:	d007      	beq.n	8001462 <HAL_RCC_OscConfig+0x52>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001452:	6863      	ldr	r3, [r4, #4]
 8001454:	f003 030c 	and.w	r3, r3, #12
 8001458:	2b08      	cmp	r3, #8
 800145a:	d10c      	bne.n	8001476 <HAL_RCC_OscConfig+0x66>
 800145c:	6863      	ldr	r3, [r4, #4]
 800145e:	03de      	lsls	r6, r3, #15
 8001460:	d509      	bpl.n	8001476 <HAL_RCC_OscConfig+0x66>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001462:	6823      	ldr	r3, [r4, #0]
 8001464:	039c      	lsls	r4, r3, #14
 8001466:	d5d9      	bpl.n	800141c <HAL_RCC_OscConfig+0xc>
 8001468:	68ab      	ldr	r3, [r5, #8]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1d6      	bne.n	800141c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800146e:	2001      	movs	r0, #1
}
 8001470:	b002      	add	sp, #8
 8001472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001476:	68ab      	ldr	r3, [r5, #8]
 8001478:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800147c:	d110      	bne.n	80014a0 <HAL_RCC_OscConfig+0x90>
 800147e:	6823      	ldr	r3, [r4, #0]
 8001480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001484:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001486:	f7ff f8b1 	bl	80005ec <HAL_GetTick>
 800148a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148c:	6823      	ldr	r3, [r4, #0]
 800148e:	0398      	lsls	r0, r3, #14
 8001490:	d4c4      	bmi.n	800141c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001492:	f7ff f8ab 	bl	80005ec <HAL_GetTick>
 8001496:	1b80      	subs	r0, r0, r6
 8001498:	2864      	cmp	r0, #100	; 0x64
 800149a:	d9f7      	bls.n	800148c <HAL_RCC_OscConfig+0x7c>
            return HAL_TIMEOUT;
 800149c:	2003      	movs	r0, #3
 800149e:	e7e7      	b.n	8001470 <HAL_RCC_OscConfig+0x60>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a0:	b99b      	cbnz	r3, 80014ca <HAL_RCC_OscConfig+0xba>
 80014a2:	6823      	ldr	r3, [r4, #0]
 80014a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014a8:	6023      	str	r3, [r4, #0]
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014b0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80014b2:	f7ff f89b 	bl	80005ec <HAL_GetTick>
 80014b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014b8:	6823      	ldr	r3, [r4, #0]
 80014ba:	0399      	lsls	r1, r3, #14
 80014bc:	d5ae      	bpl.n	800141c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014be:	f7ff f895 	bl	80005ec <HAL_GetTick>
 80014c2:	1b80      	subs	r0, r0, r6
 80014c4:	2864      	cmp	r0, #100	; 0x64
 80014c6:	d9f7      	bls.n	80014b8 <HAL_RCC_OscConfig+0xa8>
 80014c8:	e7e8      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014ce:	6823      	ldr	r3, [r4, #0]
 80014d0:	d103      	bne.n	80014da <HAL_RCC_OscConfig+0xca>
 80014d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014d6:	6023      	str	r3, [r4, #0]
 80014d8:	e7d1      	b.n	800147e <HAL_RCC_OscConfig+0x6e>
 80014da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014de:	6023      	str	r3, [r4, #0]
 80014e0:	6823      	ldr	r3, [r4, #0]
 80014e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014e6:	e7cd      	b.n	8001484 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014e8:	4c67      	ldr	r4, [pc, #412]	; (8001688 <HAL_RCC_OscConfig+0x278>)
 80014ea:	6863      	ldr	r3, [r4, #4]
 80014ec:	f013 0f0c 	tst.w	r3, #12
 80014f0:	d007      	beq.n	8001502 <HAL_RCC_OscConfig+0xf2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014f2:	6863      	ldr	r3, [r4, #4]
 80014f4:	f003 030c 	and.w	r3, r3, #12
 80014f8:	2b08      	cmp	r3, #8
 80014fa:	d110      	bne.n	800151e <HAL_RCC_OscConfig+0x10e>
 80014fc:	6863      	ldr	r3, [r4, #4]
 80014fe:	03da      	lsls	r2, r3, #15
 8001500:	d40d      	bmi.n	800151e <HAL_RCC_OscConfig+0x10e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001502:	6823      	ldr	r3, [r4, #0]
 8001504:	079b      	lsls	r3, r3, #30
 8001506:	d502      	bpl.n	800150e <HAL_RCC_OscConfig+0xfe>
 8001508:	696b      	ldr	r3, [r5, #20]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d1af      	bne.n	800146e <HAL_RCC_OscConfig+0x5e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800150e:	6823      	ldr	r3, [r4, #0]
 8001510:	69aa      	ldr	r2, [r5, #24]
 8001512:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001516:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800151a:	6023      	str	r3, [r4, #0]
 800151c:	e781      	b.n	8001422 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800151e:	696a      	ldr	r2, [r5, #20]
 8001520:	4b5a      	ldr	r3, [pc, #360]	; (800168c <HAL_RCC_OscConfig+0x27c>)
 8001522:	b16a      	cbz	r2, 8001540 <HAL_RCC_OscConfig+0x130>
        __HAL_RCC_HSI_ENABLE();
 8001524:	2201      	movs	r2, #1
 8001526:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001528:	f7ff f860 	bl	80005ec <HAL_GetTick>
 800152c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152e:	6823      	ldr	r3, [r4, #0]
 8001530:	079f      	lsls	r7, r3, #30
 8001532:	d4ec      	bmi.n	800150e <HAL_RCC_OscConfig+0xfe>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001534:	f7ff f85a 	bl	80005ec <HAL_GetTick>
 8001538:	1b80      	subs	r0, r0, r6
 800153a:	2802      	cmp	r0, #2
 800153c:	d9f7      	bls.n	800152e <HAL_RCC_OscConfig+0x11e>
 800153e:	e7ad      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_HSI_DISABLE();
 8001540:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001542:	f7ff f853 	bl	80005ec <HAL_GetTick>
 8001546:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001548:	6823      	ldr	r3, [r4, #0]
 800154a:	0798      	lsls	r0, r3, #30
 800154c:	f57f af69 	bpl.w	8001422 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001550:	f7ff f84c 	bl	80005ec <HAL_GetTick>
 8001554:	1b80      	subs	r0, r0, r6
 8001556:	2802      	cmp	r0, #2
 8001558:	d9f6      	bls.n	8001548 <HAL_RCC_OscConfig+0x138>
 800155a:	e79f      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800155c:	69ea      	ldr	r2, [r5, #28]
 800155e:	4c4a      	ldr	r4, [pc, #296]	; (8001688 <HAL_RCC_OscConfig+0x278>)
 8001560:	4b4b      	ldr	r3, [pc, #300]	; (8001690 <HAL_RCC_OscConfig+0x280>)
 8001562:	b1da      	cbz	r2, 800159c <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_LSI_ENABLE();
 8001564:	2201      	movs	r2, #1
 8001566:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001568:	f7ff f840 	bl	80005ec <HAL_GetTick>
 800156c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800156e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001570:	079b      	lsls	r3, r3, #30
 8001572:	d50d      	bpl.n	8001590 <HAL_RCC_OscConfig+0x180>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001574:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001578:	4b46      	ldr	r3, [pc, #280]	; (8001694 <HAL_RCC_OscConfig+0x284>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001580:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001582:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001584:	9b01      	ldr	r3, [sp, #4]
 8001586:	1e5a      	subs	r2, r3, #1
 8001588:	9201      	str	r2, [sp, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f9      	bne.n	8001582 <HAL_RCC_OscConfig+0x172>
 800158e:	e74c      	b.n	800142a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001590:	f7ff f82c 	bl	80005ec <HAL_GetTick>
 8001594:	1b80      	subs	r0, r0, r6
 8001596:	2802      	cmp	r0, #2
 8001598:	d9e9      	bls.n	800156e <HAL_RCC_OscConfig+0x15e>
 800159a:	e77f      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_LSI_DISABLE();
 800159c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800159e:	f7ff f825 	bl	80005ec <HAL_GetTick>
 80015a2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015a6:	079f      	lsls	r7, r3, #30
 80015a8:	f57f af3f 	bpl.w	800142a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ac:	f7ff f81e 	bl	80005ec <HAL_GetTick>
 80015b0:	1b80      	subs	r0, r0, r6
 80015b2:	2802      	cmp	r0, #2
 80015b4:	d9f6      	bls.n	80015a4 <HAL_RCC_OscConfig+0x194>
 80015b6:	e771      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015b8:	4c33      	ldr	r4, [pc, #204]	; (8001688 <HAL_RCC_OscConfig+0x278>)
 80015ba:	69e3      	ldr	r3, [r4, #28]
 80015bc:	00de      	lsls	r6, r3, #3
 80015be:	d424      	bmi.n	800160a <HAL_RCC_OscConfig+0x1fa>
      pwrclkchanged = SET;
 80015c0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80015c2:	69e3      	ldr	r3, [r4, #28]
 80015c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c8:	61e3      	str	r3, [r4, #28]
 80015ca:	69e3      	ldr	r3, [r4, #28]
 80015cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d4:	4e30      	ldr	r6, [pc, #192]	; (8001698 <HAL_RCC_OscConfig+0x288>)
 80015d6:	6833      	ldr	r3, [r6, #0]
 80015d8:	05d8      	lsls	r0, r3, #23
 80015da:	d518      	bpl.n	800160e <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015dc:	692b      	ldr	r3, [r5, #16]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d126      	bne.n	8001630 <HAL_RCC_OscConfig+0x220>
 80015e2:	6a23      	ldr	r3, [r4, #32]
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80015ea:	f7fe ffff 	bl	80005ec <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ee:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80015f2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f4:	6a23      	ldr	r3, [r4, #32]
 80015f6:	079a      	lsls	r2, r3, #30
 80015f8:	d53f      	bpl.n	800167a <HAL_RCC_OscConfig+0x26a>
    if(pwrclkchanged == SET)
 80015fa:	2f00      	cmp	r7, #0
 80015fc:	f43f af19 	beq.w	8001432 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001600:	69e3      	ldr	r3, [r4, #28]
 8001602:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001606:	61e3      	str	r3, [r4, #28]
 8001608:	e713      	b.n	8001432 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800160a:	2700      	movs	r7, #0
 800160c:	e7e2      	b.n	80015d4 <HAL_RCC_OscConfig+0x1c4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800160e:	6833      	ldr	r3, [r6, #0]
 8001610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001614:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001616:	f7fe ffe9 	bl	80005ec <HAL_GetTick>
 800161a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161c:	6833      	ldr	r3, [r6, #0]
 800161e:	05d9      	lsls	r1, r3, #23
 8001620:	d4dc      	bmi.n	80015dc <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001622:	f7fe ffe3 	bl	80005ec <HAL_GetTick>
 8001626:	eba0 0008 	sub.w	r0, r0, r8
 800162a:	2864      	cmp	r0, #100	; 0x64
 800162c:	d9f6      	bls.n	800161c <HAL_RCC_OscConfig+0x20c>
 800162e:	e735      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001630:	b9ab      	cbnz	r3, 800165e <HAL_RCC_OscConfig+0x24e>
 8001632:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001634:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001638:	f023 0301 	bic.w	r3, r3, #1
 800163c:	6223      	str	r3, [r4, #32]
 800163e:	6a23      	ldr	r3, [r4, #32]
 8001640:	f023 0304 	bic.w	r3, r3, #4
 8001644:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001646:	f7fe ffd1 	bl	80005ec <HAL_GetTick>
 800164a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164c:	6a23      	ldr	r3, [r4, #32]
 800164e:	079b      	lsls	r3, r3, #30
 8001650:	d5d3      	bpl.n	80015fa <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001652:	f7fe ffcb 	bl	80005ec <HAL_GetTick>
 8001656:	1b80      	subs	r0, r0, r6
 8001658:	4540      	cmp	r0, r8
 800165a:	d9f7      	bls.n	800164c <HAL_RCC_OscConfig+0x23c>
 800165c:	e71e      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800165e:	2b05      	cmp	r3, #5
 8001660:	6a23      	ldr	r3, [r4, #32]
 8001662:	d103      	bne.n	800166c <HAL_RCC_OscConfig+0x25c>
 8001664:	f043 0304 	orr.w	r3, r3, #4
 8001668:	6223      	str	r3, [r4, #32]
 800166a:	e7ba      	b.n	80015e2 <HAL_RCC_OscConfig+0x1d2>
 800166c:	f023 0301 	bic.w	r3, r3, #1
 8001670:	6223      	str	r3, [r4, #32]
 8001672:	6a23      	ldr	r3, [r4, #32]
 8001674:	f023 0304 	bic.w	r3, r3, #4
 8001678:	e7b6      	b.n	80015e8 <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800167a:	f7fe ffb7 	bl	80005ec <HAL_GetTick>
 800167e:	eba0 0008 	sub.w	r0, r0, r8
 8001682:	42b0      	cmp	r0, r6
 8001684:	d9b6      	bls.n	80015f4 <HAL_RCC_OscConfig+0x1e4>
 8001686:	e709      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
 8001688:	40021000 	.word	0x40021000
 800168c:	42420000 	.word	0x42420000
 8001690:	42420480 	.word	0x42420480
 8001694:	20000058 	.word	0x20000058
 8001698:	40007000 	.word	0x40007000
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800169c:	4c4f      	ldr	r4, [pc, #316]	; (80017dc <HAL_RCC_OscConfig+0x3cc>)
 800169e:	6863      	ldr	r3, [r4, #4]
 80016a0:	03d8      	lsls	r0, r3, #15
 80016a2:	d508      	bpl.n	80016b6 <HAL_RCC_OscConfig+0x2a6>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80016a4:	6863      	ldr	r3, [r4, #4]
 80016a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80016aa:	2b08      	cmp	r3, #8
 80016ac:	d103      	bne.n	80016b6 <HAL_RCC_OscConfig+0x2a6>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80016ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80016b0:	03d9      	lsls	r1, r3, #15
 80016b2:	f53f aedc 	bmi.w	800146e <HAL_RCC_OscConfig+0x5e>
      if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80016b6:	2a02      	cmp	r2, #2
 80016b8:	d133      	bne.n	8001722 <HAL_RCC_OscConfig+0x312>
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 80016ba:	6823      	ldr	r3, [r4, #0]
 80016bc:	00da      	lsls	r2, r3, #3
 80016be:	d506      	bpl.n	80016ce <HAL_RCC_OscConfig+0x2be>
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80016c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 80016c2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80016c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 80016c8:	4293      	cmp	r3, r2
 80016ca:	f47f aed0 	bne.w	800146e <HAL_RCC_OscConfig+0x5e>
        __HAL_RCC_PLL2_DISABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	4e43      	ldr	r6, [pc, #268]	; (80017e0 <HAL_RCC_OscConfig+0x3d0>)
 80016d2:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80016d4:	f7fe ff8a 	bl	80005ec <HAL_GetTick>
 80016d8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80016da:	6823      	ldr	r3, [r4, #0]
 80016dc:	011b      	lsls	r3, r3, #4
 80016de:	d41a      	bmi.n	8001716 <HAL_RCC_OscConfig+0x306>
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80016e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016e2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80016e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016e8:	4313      	orrs	r3, r2
 80016ea:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80016ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016ee:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80016f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80016f4:	4313      	orrs	r3, r2
 80016f6:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL2_ENABLE();
 80016f8:	2301      	movs	r3, #1
 80016fa:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80016fc:	f7fe ff76 	bl	80005ec <HAL_GetTick>
 8001700:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	011f      	lsls	r7, r3, #4
 8001706:	f53f ae98 	bmi.w	800143a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800170a:	f7fe ff6f 	bl	80005ec <HAL_GetTick>
 800170e:	1b80      	subs	r0, r0, r6
 8001710:	2864      	cmp	r0, #100	; 0x64
 8001712:	d9f6      	bls.n	8001702 <HAL_RCC_OscConfig+0x2f2>
 8001714:	e6c2      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001716:	f7fe ff69 	bl	80005ec <HAL_GetTick>
 800171a:	1bc0      	subs	r0, r0, r7
 800171c:	2864      	cmp	r0, #100	; 0x64
 800171e:	d9dc      	bls.n	80016da <HAL_RCC_OscConfig+0x2ca>
 8001720:	e6bc      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_PLL2_DISABLE();
 8001722:	2200      	movs	r2, #0
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8001724:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001726:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800172a:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL2_DISABLE();
 800172c:	4b2c      	ldr	r3, [pc, #176]	; (80017e0 <HAL_RCC_OscConfig+0x3d0>)
 800172e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001730:	f7fe ff5c 	bl	80005ec <HAL_GetTick>
 8001734:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001736:	6823      	ldr	r3, [r4, #0]
 8001738:	0118      	lsls	r0, r3, #4
 800173a:	f57f ae7e 	bpl.w	800143a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800173e:	f7fe ff55 	bl	80005ec <HAL_GetTick>
 8001742:	1b80      	subs	r0, r0, r6
 8001744:	2864      	cmp	r0, #100	; 0x64
 8001746:	d9f6      	bls.n	8001736 <HAL_RCC_OscConfig+0x326>
 8001748:	e6a8      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800174a:	4c24      	ldr	r4, [pc, #144]	; (80017dc <HAL_RCC_OscConfig+0x3cc>)
 800174c:	6863      	ldr	r3, [r4, #4]
 800174e:	f003 030c 	and.w	r3, r3, #12
 8001752:	2b08      	cmp	r3, #8
 8001754:	f43f ae8b 	beq.w	800146e <HAL_RCC_OscConfig+0x5e>
 8001758:	2300      	movs	r3, #0
 800175a:	4e22      	ldr	r6, [pc, #136]	; (80017e4 <HAL_RCC_OscConfig+0x3d4>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800175c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800175e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001760:	d12f      	bne.n	80017c2 <HAL_RCC_OscConfig+0x3b2>
        tickstart = HAL_GetTick();
 8001762:	f7fe ff43 	bl	80005ec <HAL_GetTick>
 8001766:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001768:	6823      	ldr	r3, [r4, #0]
 800176a:	0199      	lsls	r1, r3, #6
 800176c:	d423      	bmi.n	80017b6 <HAL_RCC_OscConfig+0x3a6>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800176e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001774:	d109      	bne.n	800178a <HAL_RCC_OscConfig+0x37a>
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8001776:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001778:	6869      	ldr	r1, [r5, #4]
 800177a:	430a      	orrs	r2, r1
 800177c:	62e2      	str	r2, [r4, #44]	; 0x2c
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800177e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001780:	68e9      	ldr	r1, [r5, #12]
 8001782:	f022 020f 	bic.w	r2, r2, #15
 8001786:	430a      	orrs	r2, r1
 8001788:	62e2      	str	r2, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800178a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800178c:	6862      	ldr	r2, [r4, #4]
 800178e:	430b      	orrs	r3, r1
 8001790:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001794:	4313      	orrs	r3, r2
 8001796:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001798:	2301      	movs	r3, #1
 800179a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800179c:	f7fe ff26 	bl	80005ec <HAL_GetTick>
 80017a0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017a2:	6823      	ldr	r3, [r4, #0]
 80017a4:	019a      	lsls	r2, r3, #6
 80017a6:	f53f ae4c 	bmi.w	8001442 <HAL_RCC_OscConfig+0x32>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017aa:	f7fe ff1f 	bl	80005ec <HAL_GetTick>
 80017ae:	1b40      	subs	r0, r0, r5
 80017b0:	2802      	cmp	r0, #2
 80017b2:	d9f6      	bls.n	80017a2 <HAL_RCC_OscConfig+0x392>
 80017b4:	e672      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b6:	f7fe ff19 	bl	80005ec <HAL_GetTick>
 80017ba:	1bc0      	subs	r0, r0, r7
 80017bc:	2802      	cmp	r0, #2
 80017be:	d9d3      	bls.n	8001768 <HAL_RCC_OscConfig+0x358>
 80017c0:	e66c      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
        tickstart = HAL_GetTick();
 80017c2:	f7fe ff13 	bl	80005ec <HAL_GetTick>
 80017c6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017c8:	6823      	ldr	r3, [r4, #0]
 80017ca:	019b      	lsls	r3, r3, #6
 80017cc:	f57f ae39 	bpl.w	8001442 <HAL_RCC_OscConfig+0x32>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017d0:	f7fe ff0c 	bl	80005ec <HAL_GetTick>
 80017d4:	1b40      	subs	r0, r0, r5
 80017d6:	2802      	cmp	r0, #2
 80017d8:	d9f6      	bls.n	80017c8 <HAL_RCC_OscConfig+0x3b8>
 80017da:	e65f      	b.n	800149c <HAL_RCC_OscConfig+0x8c>
 80017dc:	40021000 	.word	0x40021000
 80017e0:	42420068 	.word	0x42420068
 80017e4:	42420060 	.word	0x42420060

080017e8 <HAL_RCC_GetSysClockFreq>:
{
 80017e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ea:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 80017ec:	466a      	mov	r2, sp
 80017ee:	4b2a      	ldr	r3, [pc, #168]	; (8001898 <HAL_RCC_GetSysClockFreq+0xb0>)
 80017f0:	f103 0508 	add.w	r5, r3, #8
 80017f4:	4614      	mov	r4, r2
 80017f6:	6818      	ldr	r0, [r3, #0]
 80017f8:	6859      	ldr	r1, [r3, #4]
 80017fa:	3308      	adds	r3, #8
 80017fc:	c403      	stmia	r4!, {r0, r1}
 80017fe:	42ab      	cmp	r3, r5
 8001800:	4622      	mov	r2, r4
 8001802:	d1f7      	bne.n	80017f4 <HAL_RCC_GetSysClockFreq+0xc>
 8001804:	6818      	ldr	r0, [r3, #0]
 8001806:	889b      	ldrh	r3, [r3, #4]
 8001808:	6020      	str	r0, [r4, #0]
 800180a:	80a3      	strh	r3, [r4, #4]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800180c:	4b23      	ldr	r3, [pc, #140]	; (800189c <HAL_RCC_GetSysClockFreq+0xb4>)
 800180e:	ac04      	add	r4, sp, #16
 8001810:	f103 0510 	add.w	r5, r3, #16
 8001814:	4622      	mov	r2, r4
 8001816:	6818      	ldr	r0, [r3, #0]
 8001818:	6859      	ldr	r1, [r3, #4]
 800181a:	3308      	adds	r3, #8
 800181c:	c203      	stmia	r2!, {r0, r1}
 800181e:	42ab      	cmp	r3, r5
 8001820:	4614      	mov	r4, r2
 8001822:	d1f7      	bne.n	8001814 <HAL_RCC_GetSysClockFreq+0x2c>
  tmpreg = RCC->CFGR;
 8001824:	491e      	ldr	r1, [pc, #120]	; (80018a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001826:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001828:	f003 020c 	and.w	r2, r3, #12
 800182c:	2a08      	cmp	r2, #8
 800182e:	d131      	bne.n	8001894 <HAL_RCC_GetSysClockFreq+0xac>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001830:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001834:	a808      	add	r0, sp, #32
 8001836:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001838:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800183a:	f812 6c20 	ldrb.w	r6, [r2, #-32]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800183e:	d526      	bpl.n	800188e <HAL_RCC_GetSysClockFreq+0xa6>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001840:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001842:	f003 030f 	and.w	r3, r3, #15
 8001846:	4403      	add	r3, r0
 8001848:	f813 2c10 	ldrb.w	r2, [r3, #-16]
        if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800184c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800184e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001852:	4b14      	ldr	r3, [pc, #80]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001854:	d016      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0x9c>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8001856:	6acf      	ldr	r7, [r1, #44]	; 0x2c
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8001858:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 800185a:	f3c4 2403 	ubfx	r4, r4, #8, #4
 800185e:	3402      	adds	r4, #2
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001860:	fba4 4506 	umull	r4, r5, r4, r6
 8001864:	fba4 0103 	umull	r0, r1, r4, r3
 8001868:	fb03 1105 	mla	r1, r3, r5, r1
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800186c:	f3c7 1303 	ubfx	r3, r7, #4, #4
 8001870:	3301      	adds	r3, #1
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001872:	fba3 2302 	umull	r2, r3, r3, r2
 8001876:	f7fe fcef 	bl	8000258 <__aeabi_uldivmod>
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800187a:	2e0d      	cmp	r6, #13
 800187c:	d100      	bne.n	8001880 <HAL_RCC_GetSysClockFreq+0x98>
            pllclk = pllclk / 2;
 800187e:	0840      	lsrs	r0, r0, #1
}
 8001880:	b009      	add	sp, #36	; 0x24
 8001882:	bdf0      	pop	{r4, r5, r6, r7, pc}
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8001884:	fb03 f006 	mul.w	r0, r3, r6
 8001888:	fbb0 f0f2 	udiv	r0, r0, r2
 800188c:	e7f5      	b.n	800187a <HAL_RCC_GetSysClockFreq+0x92>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800188e:	4806      	ldr	r0, [pc, #24]	; (80018a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001890:	4370      	muls	r0, r6
 8001892:	e7f5      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x98>
      sysclockfreq = HSE_VALUE;
 8001894:	4803      	ldr	r0, [pc, #12]	; (80018a4 <HAL_RCC_GetSysClockFreq+0xbc>)
  return sysclockfreq;
 8001896:	e7f3      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x98>
 8001898:	08005f74 	.word	0x08005f74
 800189c:	08005f82 	.word	0x08005f82
 80018a0:	40021000 	.word	0x40021000
 80018a4:	007a1200 	.word	0x007a1200
 80018a8:	003d0900 	.word	0x003d0900

080018ac <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ac:	4a54      	ldr	r2, [pc, #336]	; (8001a00 <HAL_RCC_ClockConfig+0x154>)
{
 80018ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018b2:	6813      	ldr	r3, [r2, #0]
{
 80018b4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	428b      	cmp	r3, r1
{
 80018bc:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80018be:	d32a      	bcc.n	8001916 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c0:	6829      	ldr	r1, [r5, #0]
 80018c2:	078c      	lsls	r4, r1, #30
 80018c4:	d434      	bmi.n	8001930 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018c6:	07ca      	lsls	r2, r1, #31
 80018c8:	d447      	bmi.n	800195a <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80018ca:	4a4d      	ldr	r2, [pc, #308]	; (8001a00 <HAL_RCC_ClockConfig+0x154>)
 80018cc:	6813      	ldr	r3, [r2, #0]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	429e      	cmp	r6, r3
 80018d4:	f0c0 8082 	bcc.w	80019dc <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d8:	682a      	ldr	r2, [r5, #0]
 80018da:	4c4a      	ldr	r4, [pc, #296]	; (8001a04 <HAL_RCC_ClockConfig+0x158>)
 80018dc:	f012 0f04 	tst.w	r2, #4
 80018e0:	f040 8087 	bne.w	80019f2 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e4:	0713      	lsls	r3, r2, #28
 80018e6:	d506      	bpl.n	80018f6 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018e8:	6863      	ldr	r3, [r4, #4]
 80018ea:	692a      	ldr	r2, [r5, #16]
 80018ec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80018f0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018f4:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018f6:	f7ff ff77 	bl	80017e8 <HAL_RCC_GetSysClockFreq>
 80018fa:	6863      	ldr	r3, [r4, #4]
 80018fc:	4a42      	ldr	r2, [pc, #264]	; (8001a08 <HAL_RCC_ClockConfig+0x15c>)
 80018fe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001902:	5cd3      	ldrb	r3, [r2, r3]
 8001904:	40d8      	lsrs	r0, r3
 8001906:	4b41      	ldr	r3, [pc, #260]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 8001908:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800190a:	200f      	movs	r0, #15
 800190c:	f7fe fe2c 	bl	8000568 <HAL_InitTick>
  return HAL_OK;
 8001910:	2000      	movs	r0, #0
}
 8001912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001916:	6813      	ldr	r3, [r2, #0]
 8001918:	f023 0307 	bic.w	r3, r3, #7
 800191c:	430b      	orrs	r3, r1
 800191e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001920:	6813      	ldr	r3, [r2, #0]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	4299      	cmp	r1, r3
 8001928:	d0ca      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800192a:	2001      	movs	r0, #1
 800192c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001930:	4b34      	ldr	r3, [pc, #208]	; (8001a04 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001932:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001936:	bf1e      	ittt	ne
 8001938:	685a      	ldrne	r2, [r3, #4]
 800193a:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800193e:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001940:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001942:	bf42      	ittt	mi
 8001944:	685a      	ldrmi	r2, [r3, #4]
 8001946:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800194a:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	68a8      	ldr	r0, [r5, #8]
 8001950:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001954:	4302      	orrs	r2, r0
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	e7b5      	b.n	80018c6 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800195a:	686a      	ldr	r2, [r5, #4]
 800195c:	4c29      	ldr	r4, [pc, #164]	; (8001a04 <HAL_RCC_ClockConfig+0x158>)
 800195e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001960:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001962:	d11c      	bne.n	800199e <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001964:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001968:	d0df      	beq.n	800192a <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800196a:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001970:	f023 0303 	bic.w	r3, r3, #3
 8001974:	4313      	orrs	r3, r2
 8001976:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001978:	f7fe fe38 	bl	80005ec <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800197c:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800197e:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001980:	2b01      	cmp	r3, #1
 8001982:	d114      	bne.n	80019ae <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001984:	6863      	ldr	r3, [r4, #4]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	2b04      	cmp	r3, #4
 800198c:	d09d      	beq.n	80018ca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800198e:	f7fe fe2d 	bl	80005ec <HAL_GetTick>
 8001992:	1bc0      	subs	r0, r0, r7
 8001994:	4540      	cmp	r0, r8
 8001996:	d9f5      	bls.n	8001984 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8001998:	2003      	movs	r0, #3
 800199a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800199e:	2a02      	cmp	r2, #2
 80019a0:	d102      	bne.n	80019a8 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019a6:	e7df      	b.n	8001968 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a8:	f013 0f02 	tst.w	r3, #2
 80019ac:	e7dc      	b.n	8001968 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d10f      	bne.n	80019d2 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019b2:	6863      	ldr	r3, [r4, #4]
 80019b4:	f003 030c 	and.w	r3, r3, #12
 80019b8:	2b08      	cmp	r3, #8
 80019ba:	d086      	beq.n	80018ca <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019bc:	f7fe fe16 	bl	80005ec <HAL_GetTick>
 80019c0:	1bc0      	subs	r0, r0, r7
 80019c2:	4540      	cmp	r0, r8
 80019c4:	d9f5      	bls.n	80019b2 <HAL_RCC_ClockConfig+0x106>
 80019c6:	e7e7      	b.n	8001998 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c8:	f7fe fe10 	bl	80005ec <HAL_GetTick>
 80019cc:	1bc0      	subs	r0, r0, r7
 80019ce:	4540      	cmp	r0, r8
 80019d0:	d8e2      	bhi.n	8001998 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019d2:	6863      	ldr	r3, [r4, #4]
 80019d4:	f013 0f0c 	tst.w	r3, #12
 80019d8:	d1f6      	bne.n	80019c8 <HAL_RCC_ClockConfig+0x11c>
 80019da:	e776      	b.n	80018ca <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019dc:	6813      	ldr	r3, [r2, #0]
 80019de:	f023 0307 	bic.w	r3, r3, #7
 80019e2:	4333      	orrs	r3, r6
 80019e4:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019e6:	6813      	ldr	r3, [r2, #0]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	429e      	cmp	r6, r3
 80019ee:	d19c      	bne.n	800192a <HAL_RCC_ClockConfig+0x7e>
 80019f0:	e772      	b.n	80018d8 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f2:	6863      	ldr	r3, [r4, #4]
 80019f4:	68e9      	ldr	r1, [r5, #12]
 80019f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019fa:	430b      	orrs	r3, r1
 80019fc:	6063      	str	r3, [r4, #4]
 80019fe:	e771      	b.n	80018e4 <HAL_RCC_ClockConfig+0x38>
 8001a00:	40022000 	.word	0x40022000
 8001a04:	40021000 	.word	0x40021000
 8001a08:	08006203 	.word	0x08006203
 8001a0c:	20000058 	.word	0x20000058

08001a10 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a12:	4a05      	ldr	r2, [pc, #20]	; (8001a28 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001a1a:	5cd3      	ldrb	r3, [r2, r3]
 8001a1c:	4a03      	ldr	r2, [pc, #12]	; (8001a2c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a1e:	6810      	ldr	r0, [r2, #0]
}    
 8001a20:	40d8      	lsrs	r0, r3
 8001a22:	4770      	bx	lr
 8001a24:	40021000 	.word	0x40021000
 8001a28:	08006213 	.word	0x08006213
 8001a2c:	20000058 	.word	0x20000058

08001a30 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a30:	4b04      	ldr	r3, [pc, #16]	; (8001a44 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a32:	4a05      	ldr	r2, [pc, #20]	; (8001a48 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a3a:	5cd3      	ldrb	r3, [r2, r3]
 8001a3c:	4a03      	ldr	r2, [pc, #12]	; (8001a4c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a3e:	6810      	ldr	r0, [r2, #0]
} 
 8001a40:	40d8      	lsrs	r0, r3
 8001a42:	4770      	bx	lr
 8001a44:	40021000 	.word	0x40021000
 8001a48:	08006213 	.word	0x08006213
 8001a4c:	20000058 	.word	0x20000058

08001a50 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a50:	6803      	ldr	r3, [r0, #0]
{
 8001a52:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a56:	f013 0f01 	tst.w	r3, #1
{
 8001a5a:	4605      	mov	r5, r0
 8001a5c:	4c57      	ldr	r4, [pc, #348]	; (8001bbc <HAL_RCCEx_PeriphCLKConfig+0x16c>)
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a5e:	d01f      	beq.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x50>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a60:	69e3      	ldr	r3, [r4, #28]
 8001a62:	00da      	lsls	r2, r3, #3
 8001a64:	d447      	bmi.n	8001af6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001a66:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a68:	69e3      	ldr	r3, [r4, #28]
 8001a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	61e3      	str	r3, [r4, #28]
 8001a70:	69e3      	ldr	r3, [r4, #28]
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7a:	4e51      	ldr	r6, [pc, #324]	; (8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8001a7c:	6833      	ldr	r3, [r6, #0]
 8001a7e:	05db      	lsls	r3, r3, #23
 8001a80:	d53b      	bpl.n	8001afa <HAL_RCCEx_PeriphCLKConfig+0xaa>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a82:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a84:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001a88:	d14b      	bne.n	8001b22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001a8a:	6a23      	ldr	r3, [r4, #32]
 8001a8c:	686a      	ldr	r2, [r5, #4]
 8001a8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a92:	4313      	orrs	r3, r2
 8001a94:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a96:	b11f      	cbz	r7, 8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a98:	69e3      	ldr	r3, [r4, #28]
 8001a9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a9e:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001aa0:	682a      	ldr	r2, [r5, #0]
 8001aa2:	0793      	lsls	r3, r2, #30
 8001aa4:	d505      	bpl.n	8001ab2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001aa6:	6863      	ldr	r3, [r4, #4]
 8001aa8:	68a9      	ldr	r1, [r5, #8]
 8001aaa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001aae:	430b      	orrs	r3, r1
 8001ab0:	6063      	str	r3, [r4, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8001ab2:	0757      	lsls	r7, r2, #29
 8001ab4:	d505      	bpl.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8001ab6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ab8:	68e9      	ldr	r1, [r5, #12]
 8001aba:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001abe:	430b      	orrs	r3, r1
 8001ac0:	62e3      	str	r3, [r4, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8001ac2:	0716      	lsls	r6, r2, #28
 8001ac4:	d505      	bpl.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));
    
    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8001ac6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ac8:	692a      	ldr	r2, [r5, #16]
 8001aca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	62e3      	str	r3, [r4, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/ 
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8001ad2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ad4:	0398      	lsls	r0, r3, #14
 8001ad6:	d466      	bmi.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x156>
 8001ad8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ada:	0359      	lsls	r1, r3, #13
 8001adc:	d463      	bmi.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x156>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001ade:	6828      	ldr	r0, [r5, #0]
 8001ae0:	f010 0010 	ands.w	r0, r0, #16
 8001ae4:	d01a      	beq.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001ae6:	6863      	ldr	r3, [r4, #4]
 8001ae8:	69ea      	ldr	r2, [r5, #28]
 8001aea:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001aee:	4313      	orrs	r3, r2
 8001af0:	6063      	str	r3, [r4, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001af2:	2000      	movs	r0, #0
 8001af4:	e012      	b.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    FlagStatus       pwrclkchanged = RESET;
 8001af6:	2700      	movs	r7, #0
 8001af8:	e7bf      	b.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001afa:	6833      	ldr	r3, [r6, #0]
 8001afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b00:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b02:	f7fe fd73 	bl	80005ec <HAL_GetTick>
 8001b06:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b08:	6833      	ldr	r3, [r6, #0]
 8001b0a:	05d8      	lsls	r0, r3, #23
 8001b0c:	d4b9      	bmi.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b0e:	f7fe fd6d 	bl	80005ec <HAL_GetTick>
 8001b12:	eba0 0008 	sub.w	r0, r0, r8
 8001b16:	2864      	cmp	r0, #100	; 0x64
 8001b18:	d9f6      	bls.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0xb8>
          return HAL_TIMEOUT;
 8001b1a:	2003      	movs	r0, #3
}
 8001b1c:	b002      	add	sp, #8
 8001b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b22:	686a      	ldr	r2, [r5, #4]
 8001b24:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d0ae      	beq.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	4a25      	ldr	r2, [pc, #148]	; (8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x174>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b30:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b32:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b34:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b3a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001b3c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b3e:	07d9      	lsls	r1, r3, #31
 8001b40:	d5a3      	bpl.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 8001b42:	f7fe fd53 	bl	80005ec <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b46:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001b4a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	6a23      	ldr	r3, [r4, #32]
 8001b4e:	079a      	lsls	r2, r3, #30
 8001b50:	d49b      	bmi.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x3a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b52:	f7fe fd4b 	bl	80005ec <HAL_GetTick>
 8001b56:	1b80      	subs	r0, r0, r6
 8001b58:	4540      	cmp	r0, r8
 8001b5a:	d9f7      	bls.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8001b5c:	e7dd      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0xca>
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8001b5e:	6823      	ldr	r3, [r4, #0]
 8001b60:	69a9      	ldr	r1, [r5, #24]
 8001b62:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8001b66:	d004      	beq.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x122>
        (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8001b68:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001b6a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8001b6e:	428a      	cmp	r2, r1
 8001b70:	d122      	bne.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x168>
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8001b72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b78:	430b      	orrs	r3, r1
 8001b7a:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8001b7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b7e:	696a      	ldr	r2, [r5, #20]
 8001b80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001b84:	4313      	orrs	r3, r2
      __HAL_RCC_PLLI2S_ENABLE();
 8001b86:	2201      	movs	r2, #1
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8001b88:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_RCC_PLLI2S_ENABLE();
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8001b8c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001b8e:	f7fe fd2d 	bl	80005ec <HAL_GetTick>
 8001b92:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b94:	6823      	ldr	r3, [r4, #0]
 8001b96:	009a      	lsls	r2, r3, #2
 8001b98:	d4a1      	bmi.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b9a:	f7fe fd27 	bl	80005ec <HAL_GetTick>
 8001b9e:	1b80      	subs	r0, r0, r6
 8001ba0:	2864      	cmp	r0, #100	; 0x64
 8001ba2:	d9f7      	bls.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x144>
 8001ba4:	e7b9      	b.n	8001b1a <HAL_RCCEx_PeriphCLKConfig+0xca>
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8001ba6:	6823      	ldr	r3, [r4, #0]
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	d5d8      	bpl.n	8001b5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8001bac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bae:	696a      	ldr	r2, [r5, #20]
 8001bb0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d092      	beq.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x8e>
        return HAL_ERROR;
 8001bb8:	2001      	movs	r0, #1
 8001bba:	e7af      	b.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40007000 	.word	0x40007000
 8001bc4:	42420440 	.word	0x42420440
 8001bc8:	42420070 	.word	0x42420070

08001bcc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bcc:	6a03      	ldr	r3, [r0, #32]
{
 8001bce:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bd0:	f023 0301 	bic.w	r3, r3, #1
 8001bd4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001bd6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001bd8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001bda:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001bdc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001bde:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001be2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001be4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001be6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001bea:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001bec:	4d0a      	ldr	r5, [pc, #40]	; (8001c18 <TIM_OC1_SetConfig+0x4c>)
 8001bee:	42a8      	cmp	r0, r5
 8001bf0:	d10b      	bne.n	8001c0a <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001bf2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001bf4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001bf8:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001bfa:	698e      	ldr	r6, [r1, #24]
 8001bfc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001bfe:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c02:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001c04:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c08:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c0a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c0c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001c0e:	684a      	ldr	r2, [r1, #4]
 8001c10:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c12:	6203      	str	r3, [r0, #32]
 8001c14:	bd70      	pop	{r4, r5, r6, pc}
 8001c16:	bf00      	nop
 8001c18:	40012c00 	.word	0x40012c00

08001c1c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001c1c:	6a03      	ldr	r3, [r0, #32]
{
 8001c1e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001c20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c26:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c28:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c2a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001c2e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001c32:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001c34:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001c36:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001c3a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001c3e:	4d0b      	ldr	r5, [pc, #44]	; (8001c6c <TIM_OC3_SetConfig+0x50>)
 8001c40:	42a8      	cmp	r0, r5
 8001c42:	d10d      	bne.n	8001c60 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001c44:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001c46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001c4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c4e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001c50:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001c52:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c56:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001c58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001c5c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c60:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001c62:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001c64:	684a      	ldr	r2, [r1, #4]
 8001c66:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c68:	6203      	str	r3, [r0, #32]
 8001c6a:	bd70      	pop	{r4, r5, r6, pc}
 8001c6c:	40012c00 	.word	0x40012c00

08001c70 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c70:	6a03      	ldr	r3, [r0, #32]
{
 8001c72:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c78:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c7a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c7c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001c7e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c80:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c82:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c8a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001c8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c90:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001c94:	4d06      	ldr	r5, [pc, #24]	; (8001cb0 <TIM_OC4_SetConfig+0x40>)
 8001c96:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001c98:	bf02      	ittt	eq
 8001c9a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001c9c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001ca0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ca4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ca6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ca8:	684a      	ldr	r2, [r1, #4]
 8001caa:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cac:	6203      	str	r3, [r0, #32]
 8001cae:	bd30      	pop	{r4, r5, pc}
 8001cb0:	40012c00 	.word	0x40012c00

08001cb4 <HAL_TIM_PeriodElapsedCallback>:
 8001cb4:	4770      	bx	lr

08001cb6 <HAL_TIM_OC_DelayElapsedCallback>:
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_TIM_IC_CaptureCallback>:
 8001cb8:	4770      	bx	lr

08001cba <HAL_TIM_PWM_PulseFinishedCallback>:
 8001cba:	4770      	bx	lr

08001cbc <HAL_TIM_TriggerCallback>:
 8001cbc:	4770      	bx	lr

08001cbe <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cbe:	6803      	ldr	r3, [r0, #0]
{
 8001cc0:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cc2:	691a      	ldr	r2, [r3, #16]
{
 8001cc4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cc6:	0791      	lsls	r1, r2, #30
 8001cc8:	d50e      	bpl.n	8001ce8 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001cca:	68da      	ldr	r2, [r3, #12]
 8001ccc:	0792      	lsls	r2, r2, #30
 8001cce:	d50b      	bpl.n	8001ce8 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cd0:	f06f 0202 	mvn.w	r2, #2
 8001cd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cd6:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cd8:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cda:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cdc:	079b      	lsls	r3, r3, #30
 8001cde:	d077      	beq.n	8001dd0 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001ce0:	f7ff ffea 	bl	8001cb8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ce8:	6823      	ldr	r3, [r4, #0]
 8001cea:	691a      	ldr	r2, [r3, #16]
 8001cec:	0750      	lsls	r0, r2, #29
 8001cee:	d510      	bpl.n	8001d12 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001cf0:	68da      	ldr	r2, [r3, #12]
 8001cf2:	0751      	lsls	r1, r2, #29
 8001cf4:	d50d      	bpl.n	8001d12 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cf6:	f06f 0204 	mvn.w	r2, #4
 8001cfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cfc:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cfe:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d00:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d02:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001d06:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d08:	d068      	beq.n	8001ddc <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0a:	f7ff ffd5 	bl	8001cb8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d12:	6823      	ldr	r3, [r4, #0]
 8001d14:	691a      	ldr	r2, [r3, #16]
 8001d16:	0712      	lsls	r2, r2, #28
 8001d18:	d50f      	bpl.n	8001d3a <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001d1a:	68da      	ldr	r2, [r3, #12]
 8001d1c:	0710      	lsls	r0, r2, #28
 8001d1e:	d50c      	bpl.n	8001d3a <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d20:	f06f 0208 	mvn.w	r2, #8
 8001d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d26:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d28:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d2a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d2c:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001d2e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d30:	d05a      	beq.n	8001de8 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d32:	f7ff ffc1 	bl	8001cb8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d36:	2300      	movs	r3, #0
 8001d38:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d3a:	6823      	ldr	r3, [r4, #0]
 8001d3c:	691a      	ldr	r2, [r3, #16]
 8001d3e:	06d2      	lsls	r2, r2, #27
 8001d40:	d510      	bpl.n	8001d64 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	06d0      	lsls	r0, r2, #27
 8001d46:	d50d      	bpl.n	8001d64 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d48:	f06f 0210 	mvn.w	r2, #16
 8001d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d4e:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d50:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d52:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d54:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001d58:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d5a:	d04b      	beq.n	8001df4 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d5c:	f7ff ffac 	bl	8001cb8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d60:	2300      	movs	r3, #0
 8001d62:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d64:	6823      	ldr	r3, [r4, #0]
 8001d66:	691a      	ldr	r2, [r3, #16]
 8001d68:	07d1      	lsls	r1, r2, #31
 8001d6a:	d508      	bpl.n	8001d7e <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001d6c:	68da      	ldr	r2, [r3, #12]
 8001d6e:	07d2      	lsls	r2, r2, #31
 8001d70:	d505      	bpl.n	8001d7e <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d72:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d76:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d78:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d7a:	f7ff ff9b 	bl	8001cb4 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d7e:	6823      	ldr	r3, [r4, #0]
 8001d80:	691a      	ldr	r2, [r3, #16]
 8001d82:	0610      	lsls	r0, r2, #24
 8001d84:	d508      	bpl.n	8001d98 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	0611      	lsls	r1, r2, #24
 8001d8a:	d505      	bpl.n	8001d98 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001d90:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d92:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001d94:	f000 f963 	bl	800205e <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d98:	6823      	ldr	r3, [r4, #0]
 8001d9a:	691a      	ldr	r2, [r3, #16]
 8001d9c:	0652      	lsls	r2, r2, #25
 8001d9e:	d508      	bpl.n	8001db2 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	0650      	lsls	r0, r2, #25
 8001da4:	d505      	bpl.n	8001db2 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001da6:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001daa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dac:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001dae:	f7ff ff85 	bl	8001cbc <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001db2:	6823      	ldr	r3, [r4, #0]
 8001db4:	691a      	ldr	r2, [r3, #16]
 8001db6:	0691      	lsls	r1, r2, #26
 8001db8:	d522      	bpl.n	8001e00 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001dba:	68da      	ldr	r2, [r3, #12]
 8001dbc:	0692      	lsls	r2, r2, #26
 8001dbe:	d51f      	bpl.n	8001e00 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dc0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001dc4:	4620      	mov	r0, r4
}
 8001dc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001dcc:	f000 b946 	b.w	800205c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dd0:	f7ff ff71 	bl	8001cb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dd4:	4620      	mov	r0, r4
 8001dd6:	f7ff ff70 	bl	8001cba <HAL_TIM_PWM_PulseFinishedCallback>
 8001dda:	e783      	b.n	8001ce4 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ddc:	f7ff ff6b 	bl	8001cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de0:	4620      	mov	r0, r4
 8001de2:	f7ff ff6a 	bl	8001cba <HAL_TIM_PWM_PulseFinishedCallback>
 8001de6:	e792      	b.n	8001d0e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001de8:	f7ff ff65 	bl	8001cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dec:	4620      	mov	r0, r4
 8001dee:	f7ff ff64 	bl	8001cba <HAL_TIM_PWM_PulseFinishedCallback>
 8001df2:	e7a0      	b.n	8001d36 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df4:	f7ff ff5f 	bl	8001cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df8:	4620      	mov	r0, r4
 8001dfa:	f7ff ff5e 	bl	8001cba <HAL_TIM_PWM_PulseFinishedCallback>
 8001dfe:	e7af      	b.n	8001d60 <HAL_TIM_IRQHandler+0xa2>
 8001e00:	bd10      	pop	{r4, pc}
	...

08001e04 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e04:	4a1e      	ldr	r2, [pc, #120]	; (8001e80 <TIM_Base_SetConfig+0x7c>)
  tmpcr1 = TIMx->CR1;
 8001e06:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e08:	4290      	cmp	r0, r2
 8001e0a:	d00e      	beq.n	8001e2a <TIM_Base_SetConfig+0x26>
 8001e0c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e10:	d00b      	beq.n	8001e2a <TIM_Base_SetConfig+0x26>
 8001e12:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e16:	4290      	cmp	r0, r2
 8001e18:	d007      	beq.n	8001e2a <TIM_Base_SetConfig+0x26>
 8001e1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e1e:	4290      	cmp	r0, r2
 8001e20:	d003      	beq.n	8001e2a <TIM_Base_SetConfig+0x26>
 8001e22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e26:	4290      	cmp	r0, r2
 8001e28:	d119      	bne.n	8001e5e <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= Structure->CounterMode;
 8001e2a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e30:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e32:	4a13      	ldr	r2, [pc, #76]	; (8001e80 <TIM_Base_SetConfig+0x7c>)
 8001e34:	4290      	cmp	r0, r2
 8001e36:	d00e      	beq.n	8001e56 <TIM_Base_SetConfig+0x52>
 8001e38:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e3c:	d00b      	beq.n	8001e56 <TIM_Base_SetConfig+0x52>
 8001e3e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e42:	4290      	cmp	r0, r2
 8001e44:	d007      	beq.n	8001e56 <TIM_Base_SetConfig+0x52>
 8001e46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e4a:	4290      	cmp	r0, r2
 8001e4c:	d003      	beq.n	8001e56 <TIM_Base_SetConfig+0x52>
 8001e4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e52:	4290      	cmp	r0, r2
 8001e54:	d103      	bne.n	8001e5e <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e56:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e5c:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e5e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001e60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e64:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001e66:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e68:	688b      	ldr	r3, [r1, #8]
 8001e6a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001e6c:	680b      	ldr	r3, [r1, #0]
 8001e6e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e70:	4b03      	ldr	r3, [pc, #12]	; (8001e80 <TIM_Base_SetConfig+0x7c>)
 8001e72:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001e74:	bf04      	itt	eq
 8001e76:	690b      	ldreq	r3, [r1, #16]
 8001e78:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	6143      	str	r3, [r0, #20]
 8001e7e:	4770      	bx	lr
 8001e80:	40012c00 	.word	0x40012c00

08001e84 <HAL_TIM_PWM_Init>:
{
 8001e84:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001e86:	4604      	mov	r4, r0
 8001e88:	b1a0      	cbz	r0, 8001eb4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e8a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e92:	b91b      	cbnz	r3, 8001e9c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e94:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001e98:	f002 fcce 	bl	8004838 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001e9c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e9e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001ea0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ea4:	1d21      	adds	r1, r4, #4
 8001ea6:	f7ff ffad 	bl	8001e04 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001eaa:	2301      	movs	r3, #1
  return HAL_OK;
 8001eac:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001eae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001eb2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001eb4:	2001      	movs	r0, #1
}
 8001eb6:	bd10      	pop	{r4, pc}

08001eb8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001eb8:	6a03      	ldr	r3, [r0, #32]
{
 8001eba:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ebc:	f023 0310 	bic.w	r3, r3, #16
 8001ec0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001ec2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001ec4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001ec6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ec8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001eca:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ece:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ed2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001ed4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ed8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001edc:	4d0b      	ldr	r5, [pc, #44]	; (8001f0c <TIM_OC2_SetConfig+0x54>)
 8001ede:	42a8      	cmp	r0, r5
 8001ee0:	d10d      	bne.n	8001efe <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ee2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ee4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ee8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001eec:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001eee:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001ef0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001ef4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001ef6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001efa:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001efe:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001f00:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001f02:	684a      	ldr	r2, [r1, #4]
 8001f04:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001f06:	6203      	str	r3, [r0, #32]
 8001f08:	bd70      	pop	{r4, r5, r6, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40012c00 	.word	0x40012c00

08001f10 <HAL_TIM_PWM_ConfigChannel>:
{
 8001f10:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001f12:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001f16:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	f04f 0002 	mov.w	r0, #2
 8001f1e:	d025      	beq.n	8001f6c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001f20:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001f22:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001f26:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001f2a:	2a0c      	cmp	r2, #12
 8001f2c:	d818      	bhi.n	8001f60 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001f2e:	e8df f002 	tbb	[pc, r2]
 8001f32:	1707      	.short	0x1707
 8001f34:	171e1717 	.word	0x171e1717
 8001f38:	172f1717 	.word	0x172f1717
 8001f3c:	1717      	.short	0x1717
 8001f3e:	40          	.byte	0x40
 8001f3f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f40:	6820      	ldr	r0, [r4, #0]
 8001f42:	f7ff fe43 	bl	8001bcc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f46:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f48:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f4a:	699a      	ldr	r2, [r3, #24]
 8001f4c:	f042 0208 	orr.w	r2, r2, #8
 8001f50:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f52:	699a      	ldr	r2, [r3, #24]
 8001f54:	f022 0204 	bic.w	r2, r2, #4
 8001f58:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f5a:	699a      	ldr	r2, [r3, #24]
 8001f5c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001f5e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001f60:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001f62:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001f64:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001f68:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001f6c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f6e:	6820      	ldr	r0, [r4, #0]
 8001f70:	f7ff ffa2 	bl	8001eb8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f74:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001f76:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f78:	699a      	ldr	r2, [r3, #24]
 8001f7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001f80:	699a      	ldr	r2, [r3, #24]
 8001f82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001f88:	699a      	ldr	r2, [r3, #24]
 8001f8a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f8e:	e7e6      	b.n	8001f5e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001f90:	6820      	ldr	r0, [r4, #0]
 8001f92:	f7ff fe43 	bl	8001c1c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f96:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f98:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001f9a:	69da      	ldr	r2, [r3, #28]
 8001f9c:	f042 0208 	orr.w	r2, r2, #8
 8001fa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001fa2:	69da      	ldr	r2, [r3, #28]
 8001fa4:	f022 0204 	bic.w	r2, r2, #4
 8001fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001faa:	69da      	ldr	r2, [r3, #28]
 8001fac:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001fae:	61da      	str	r2, [r3, #28]
    break;
 8001fb0:	e7d6      	b.n	8001f60 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001fb2:	6820      	ldr	r0, [r4, #0]
 8001fb4:	f7ff fe5c 	bl	8001c70 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001fb8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001fba:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001fbc:	69da      	ldr	r2, [r3, #28]
 8001fbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fc2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001fc4:	69da      	ldr	r2, [r3, #28]
 8001fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001fcc:	69da      	ldr	r2, [r3, #28]
 8001fce:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001fd2:	e7ec      	b.n	8001fae <HAL_TIM_PWM_ConfigChannel+0x9e>

08001fd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001fd4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001fd6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001fd8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001fda:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001fdc:	ea23 0304 	bic.w	r3, r3, r4
 8001fe0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001fe2:	6a03      	ldr	r3, [r0, #32]
 8001fe4:	408a      	lsls	r2, r1
 8001fe6:	431a      	orrs	r2, r3
 8001fe8:	6202      	str	r2, [r0, #32]
 8001fea:	bd10      	pop	{r4, pc}

08001fec <HAL_TIM_PWM_Start>:
{
 8001fec:	b510      	push	{r4, lr}
 8001fee:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	6800      	ldr	r0, [r0, #0]
 8001ff4:	f7ff ffee 	bl	8001fd4 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	4a06      	ldr	r2, [pc, #24]	; (8002014 <HAL_TIM_PWM_Start+0x28>)
}
 8001ffc:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ffe:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8002000:	bf02      	ittt	eq
 8002002:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002004:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8002008:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	f042 0201 	orr.w	r2, r2, #1
 8002010:	601a      	str	r2, [r3, #0]
}
 8002012:	bd10      	pop	{r4, pc}
 8002014:	40012c00 	.word	0x40012c00

08002018 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002018:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800201c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800201e:	2b01      	cmp	r3, #1
 8002020:	f04f 0302 	mov.w	r3, #2
 8002024:	d018      	beq.n	8002058 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002026:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800202a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800202c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800202e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002030:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002032:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002036:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	4322      	orrs	r2, r4
 800203c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002044:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	430a      	orrs	r2, r1
 800204a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800204c:	2301      	movs	r3, #1
 800204e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002052:	2300      	movs	r3, #0
 8002054:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002058:	4618      	mov	r0, r3

  return HAL_OK;
}
 800205a:	bd10      	pop	{r4, pc}

0800205c <HAL_TIMEx_CommutationCallback>:
 800205c:	4770      	bx	lr

0800205e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800205e:	4770      	bx	lr

08002060 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002060:	6803      	ldr	r3, [r0, #0]
 8002062:	68da      	ldr	r2, [r3, #12]
 8002064:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002068:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800206a:	695a      	ldr	r2, [r3, #20]
 800206c:	f022 0201 	bic.w	r2, r2, #1
 8002070:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002072:	2320      	movs	r3, #32
 8002074:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002078:	4770      	bx	lr
	...

0800207c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800207c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002080:	6805      	ldr	r5, [r0, #0]
 8002082:	68c2      	ldr	r2, [r0, #12]
 8002084:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002086:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002088:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800208c:	4313      	orrs	r3, r2
 800208e:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002090:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8002092:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002094:	430b      	orrs	r3, r1
 8002096:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002098:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 800209c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80020a0:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020a6:	696b      	ldr	r3, [r5, #20]
 80020a8:	6982      	ldr	r2, [r0, #24]
 80020aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020ae:	4313      	orrs	r3, r2
 80020b0:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80020b2:	4b40      	ldr	r3, [pc, #256]	; (80021b4 <UART_SetConfig+0x138>)
{
 80020b4:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 80020b6:	429d      	cmp	r5, r3
 80020b8:	f04f 0419 	mov.w	r4, #25
 80020bc:	d146      	bne.n	800214c <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80020be:	f7ff fcb7 	bl	8001a30 <HAL_RCC_GetPCLK2Freq>
 80020c2:	fb04 f300 	mul.w	r3, r4, r0
 80020c6:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80020ca:	f04f 0864 	mov.w	r8, #100	; 0x64
 80020ce:	00b6      	lsls	r6, r6, #2
 80020d0:	fbb3 f3f6 	udiv	r3, r3, r6
 80020d4:	fbb3 f3f8 	udiv	r3, r3, r8
 80020d8:	011e      	lsls	r6, r3, #4
 80020da:	f7ff fca9 	bl	8001a30 <HAL_RCC_GetPCLK2Freq>
 80020de:	4360      	muls	r0, r4
 80020e0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	fbb0 f7f3 	udiv	r7, r0, r3
 80020ea:	f7ff fca1 	bl	8001a30 <HAL_RCC_GetPCLK2Freq>
 80020ee:	4360      	muls	r0, r4
 80020f0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020fa:	fbb3 f3f8 	udiv	r3, r3, r8
 80020fe:	fb08 7313 	mls	r3, r8, r3, r7
 8002102:	011b      	lsls	r3, r3, #4
 8002104:	3332      	adds	r3, #50	; 0x32
 8002106:	fbb3 f3f8 	udiv	r3, r3, r8
 800210a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800210e:	f7ff fc8f 	bl	8001a30 <HAL_RCC_GetPCLK2Freq>
 8002112:	4360      	muls	r0, r4
 8002114:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002118:	0092      	lsls	r2, r2, #2
 800211a:	fbb0 faf2 	udiv	sl, r0, r2
 800211e:	f7ff fc87 	bl	8001a30 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002122:	4360      	muls	r0, r4
 8002124:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	fbb0 f3f3 	udiv	r3, r0, r3
 800212e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002132:	fb08 a313 	mls	r3, r8, r3, sl
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	3332      	adds	r3, #50	; 0x32
 800213a:	fbb3 f3f8 	udiv	r3, r3, r8
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	433b      	orrs	r3, r7
 8002144:	4433      	add	r3, r6
 8002146:	60ab      	str	r3, [r5, #8]
 8002148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800214c:	f7ff fc60 	bl	8001a10 <HAL_RCC_GetPCLK1Freq>
 8002150:	fb04 f300 	mul.w	r3, r4, r0
 8002154:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002158:	f04f 0864 	mov.w	r8, #100	; 0x64
 800215c:	00b6      	lsls	r6, r6, #2
 800215e:	fbb3 f3f6 	udiv	r3, r3, r6
 8002162:	fbb3 f3f8 	udiv	r3, r3, r8
 8002166:	011e      	lsls	r6, r3, #4
 8002168:	f7ff fc52 	bl	8001a10 <HAL_RCC_GetPCLK1Freq>
 800216c:	4360      	muls	r0, r4
 800216e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	fbb0 f7f3 	udiv	r7, r0, r3
 8002178:	f7ff fc4a 	bl	8001a10 <HAL_RCC_GetPCLK1Freq>
 800217c:	4360      	muls	r0, r4
 800217e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	fbb0 f3f3 	udiv	r3, r0, r3
 8002188:	fbb3 f3f8 	udiv	r3, r3, r8
 800218c:	fb08 7313 	mls	r3, r8, r3, r7
 8002190:	011b      	lsls	r3, r3, #4
 8002192:	3332      	adds	r3, #50	; 0x32
 8002194:	fbb3 f3f8 	udiv	r3, r3, r8
 8002198:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800219c:	f7ff fc38 	bl	8001a10 <HAL_RCC_GetPCLK1Freq>
 80021a0:	4360      	muls	r0, r4
 80021a2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80021a6:	0092      	lsls	r2, r2, #2
 80021a8:	fbb0 faf2 	udiv	sl, r0, r2
 80021ac:	f7ff fc30 	bl	8001a10 <HAL_RCC_GetPCLK1Freq>
 80021b0:	e7b7      	b.n	8002122 <UART_SetConfig+0xa6>
 80021b2:	bf00      	nop
 80021b4:	40013800 	.word	0x40013800

080021b8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80021b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ba:	4604      	mov	r4, r0
 80021bc:	460e      	mov	r6, r1
 80021be:	4617      	mov	r7, r2
 80021c0:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80021c2:	6821      	ldr	r1, [r4, #0]
 80021c4:	680b      	ldr	r3, [r1, #0]
 80021c6:	ea36 0303 	bics.w	r3, r6, r3
 80021ca:	d101      	bne.n	80021d0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80021cc:	2000      	movs	r0, #0
}
 80021ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 80021d0:	1c6b      	adds	r3, r5, #1
 80021d2:	d0f7      	beq.n	80021c4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80021d4:	b995      	cbnz	r5, 80021fc <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021d6:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80021d8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021da:	68da      	ldr	r2, [r3, #12]
 80021dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80021e0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021e2:	695a      	ldr	r2, [r3, #20]
 80021e4:	f022 0201 	bic.w	r2, r2, #1
 80021e8:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80021ea:	2320      	movs	r3, #32
 80021ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80021f0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80021f4:	2300      	movs	r3, #0
 80021f6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80021fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80021fc:	f7fe f9f6 	bl	80005ec <HAL_GetTick>
 8002200:	1bc0      	subs	r0, r0, r7
 8002202:	4285      	cmp	r5, r0
 8002204:	d2dd      	bcs.n	80021c2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002206:	e7e6      	b.n	80021d6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002208 <HAL_UART_Init>:
{
 8002208:	b510      	push	{r4, lr}
  if(huart == NULL)
 800220a:	4604      	mov	r4, r0
 800220c:	b340      	cbz	r0, 8002260 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800220e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002212:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002216:	b91b      	cbnz	r3, 8002220 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002218:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800221c:	f002 fb64 	bl	80048e8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002220:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002222:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002224:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002228:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800222a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800222c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002230:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002232:	f7ff ff23 	bl	800207c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002236:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002238:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800223a:	691a      	ldr	r2, [r3, #16]
 800223c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002240:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002242:	695a      	ldr	r2, [r3, #20]
 8002244:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002248:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002250:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002252:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002254:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002256:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800225a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800225e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002260:	2001      	movs	r0, #1
}
 8002262:	bd10      	pop	{r4, pc}

08002264 <HAL_UART_Transmit>:
{
 8002264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002268:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800226a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 800226e:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8002270:	2b20      	cmp	r3, #32
{
 8002272:	460d      	mov	r5, r1
 8002274:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002276:	d14e      	bne.n	8002316 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8002278:	2900      	cmp	r1, #0
 800227a:	d049      	beq.n	8002310 <HAL_UART_Transmit+0xac>
 800227c:	2a00      	cmp	r2, #0
 800227e:	d047      	beq.n	8002310 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002280:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002284:	2b01      	cmp	r3, #1
 8002286:	d046      	beq.n	8002316 <HAL_UART_Transmit+0xb2>
 8002288:	2301      	movs	r3, #1
 800228a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800228e:	2300      	movs	r3, #0
 8002290:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002292:	2321      	movs	r3, #33	; 0x21
 8002294:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002298:	f7fe f9a8 	bl	80005ec <HAL_GetTick>
 800229c:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 800229e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80022a2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80022a6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	b96b      	cbnz	r3, 80022c8 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022ac:	463b      	mov	r3, r7
 80022ae:	4632      	mov	r2, r6
 80022b0:	2140      	movs	r1, #64	; 0x40
 80022b2:	4620      	mov	r0, r4
 80022b4:	f7ff ff80 	bl	80021b8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80022b8:	b9a8      	cbnz	r0, 80022e6 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 80022ba:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80022bc:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 80022c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80022c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80022c8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022ca:	4632      	mov	r2, r6
      huart->TxXferCount--;
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022d2:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022d4:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022da:	4620      	mov	r0, r4
 80022dc:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022de:	d10e      	bne.n	80022fe <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022e0:	f7ff ff6a 	bl	80021b8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80022e4:	b110      	cbz	r0, 80022ec <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 80022e6:	2003      	movs	r0, #3
 80022e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80022ec:	882b      	ldrh	r3, [r5, #0]
 80022ee:	6822      	ldr	r2, [r4, #0]
 80022f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022f4:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80022f6:	6923      	ldr	r3, [r4, #16]
 80022f8:	b943      	cbnz	r3, 800230c <HAL_UART_Transmit+0xa8>
          pData +=2U;
 80022fa:	3502      	adds	r5, #2
 80022fc:	e7d3      	b.n	80022a6 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022fe:	f7ff ff5b 	bl	80021b8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002302:	2800      	cmp	r0, #0
 8002304:	d1ef      	bne.n	80022e6 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002306:	6823      	ldr	r3, [r4, #0]
 8002308:	782a      	ldrb	r2, [r5, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	3501      	adds	r5, #1
 800230e:	e7ca      	b.n	80022a6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002310:	2001      	movs	r0, #1
 8002312:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002316:	2002      	movs	r0, #2
}
 8002318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800231c <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 800231c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002320:	2b20      	cmp	r3, #32
 8002322:	d120      	bne.n	8002366 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8002324:	b1e9      	cbz	r1, 8002362 <HAL_UART_Receive_IT+0x46>
 8002326:	b1e2      	cbz	r2, 8002362 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002328:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800232c:	2b01      	cmp	r3, #1
 800232e:	d01a      	beq.n	8002366 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8002330:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002332:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002334:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002336:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002338:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800233a:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800233e:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002340:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002342:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002344:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002348:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800234c:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800234e:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8002350:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002352:	f041 0101 	orr.w	r1, r1, #1
 8002356:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002358:	68d1      	ldr	r1, [r2, #12]
 800235a:	f041 0120 	orr.w	r1, r1, #32
 800235e:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002360:	4770      	bx	lr
      return HAL_ERROR;
 8002362:	2001      	movs	r0, #1
 8002364:	4770      	bx	lr
    return HAL_BUSY;
 8002366:	2002      	movs	r0, #2
}
 8002368:	4770      	bx	lr
	...

0800236c <HAL_UART_Transmit_DMA>:
{
 800236c:	b538      	push	{r3, r4, r5, lr}
 800236e:	4604      	mov	r4, r0
 8002370:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002372:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002376:	2a20      	cmp	r2, #32
 8002378:	d12a      	bne.n	80023d0 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 800237a:	b339      	cbz	r1, 80023cc <HAL_UART_Transmit_DMA+0x60>
 800237c:	b333      	cbz	r3, 80023cc <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 800237e:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8002382:	2a01      	cmp	r2, #1
 8002384:	d024      	beq.n	80023d0 <HAL_UART_Transmit_DMA+0x64>
 8002386:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002388:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 800238a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800238e:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8002390:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002392:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002394:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002396:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800239a:	4a0e      	ldr	r2, [pc, #56]	; (80023d4 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 800239c:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 800239e:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80023a0:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80023a2:	4a0d      	ldr	r2, [pc, #52]	; (80023d8 <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 80023a4:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80023a6:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80023a8:	4a0c      	ldr	r2, [pc, #48]	; (80023dc <HAL_UART_Transmit_DMA+0x70>)
 80023aa:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80023ac:	6822      	ldr	r2, [r4, #0]
 80023ae:	3204      	adds	r2, #4
 80023b0:	f7fe fc94 	bl	8000cdc <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80023b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023b8:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 80023ba:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80023bc:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80023be:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 80023c0:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80023c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023c8:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 80023ca:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80023cc:	2001      	movs	r0, #1
 80023ce:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 80023d0:	2002      	movs	r0, #2
}
 80023d2:	bd38      	pop	{r3, r4, r5, pc}
 80023d4:	080023e3 	.word	0x080023e3
 80023d8:	08002411 	.word	0x08002411
 80023dc:	08002499 	.word	0x08002499

080023e0 <HAL_UART_TxCpltCallback>:
 80023e0:	4770      	bx	lr

080023e2 <UART_DMATransmitCplt>:
{
 80023e2:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023e4:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023e6:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f013 0320 	ands.w	r3, r3, #32
 80023ee:	d10a      	bne.n	8002406 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 80023f0:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80023f2:	6813      	ldr	r3, [r2, #0]
 80023f4:	695a      	ldr	r2, [r3, #20]
 80023f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023fa:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80023fc:	68da      	ldr	r2, [r3, #12]
 80023fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002402:	60da      	str	r2, [r3, #12]
 8002404:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002406:	4610      	mov	r0, r2
 8002408:	f7ff ffea 	bl	80023e0 <HAL_UART_TxCpltCallback>
 800240c:	bd08      	pop	{r3, pc}

0800240e <HAL_UART_TxHalfCpltCallback>:
 800240e:	4770      	bx	lr

08002410 <UART_DMATxHalfCplt>:
{
 8002410:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8002412:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002414:	f7ff fffb 	bl	800240e <HAL_UART_TxHalfCpltCallback>
 8002418:	bd08      	pop	{r3, pc}

0800241a <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800241a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800241e:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002420:	2b22      	cmp	r3, #34	; 0x22
 8002422:	d136      	bne.n	8002492 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002424:	6883      	ldr	r3, [r0, #8]
 8002426:	6901      	ldr	r1, [r0, #16]
 8002428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800242c:	6802      	ldr	r2, [r0, #0]
 800242e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002430:	d123      	bne.n	800247a <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002432:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002434:	b9e9      	cbnz	r1, 8002472 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002436:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800243a:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800243e:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002440:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002442:	3c01      	subs	r4, #1
 8002444:	b2a4      	uxth	r4, r4
 8002446:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002448:	b98c      	cbnz	r4, 800246e <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800244a:	6803      	ldr	r3, [r0, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	f022 0220 	bic.w	r2, r2, #32
 8002452:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800245a:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800245c:	695a      	ldr	r2, [r3, #20]
 800245e:	f022 0201 	bic.w	r2, r2, #1
 8002462:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002464:	2320      	movs	r3, #32
 8002466:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800246a:	f001 ff89 	bl	8004380 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800246e:	2000      	movs	r0, #0
}
 8002470:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	f823 2b01 	strh.w	r2, [r3], #1
 8002478:	e7e1      	b.n	800243e <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800247a:	b921      	cbnz	r1, 8002486 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800247c:	1c59      	adds	r1, r3, #1
 800247e:	6852      	ldr	r2, [r2, #4]
 8002480:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002482:	701a      	strb	r2, [r3, #0]
 8002484:	e7dc      	b.n	8002440 <UART_Receive_IT+0x26>
 8002486:	6852      	ldr	r2, [r2, #4]
 8002488:	1c59      	adds	r1, r3, #1
 800248a:	6281      	str	r1, [r0, #40]	; 0x28
 800248c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002490:	e7f7      	b.n	8002482 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002492:	2002      	movs	r0, #2
 8002494:	bd10      	pop	{r4, pc}

08002496 <HAL_UART_ErrorCallback>:
 8002496:	4770      	bx	lr

08002498 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002498:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 800249a:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800249c:	680b      	ldr	r3, [r1, #0]
 800249e:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80024a0:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80024a4:	2821      	cmp	r0, #33	; 0x21
 80024a6:	d10a      	bne.n	80024be <UART_DMAError+0x26>
 80024a8:	0612      	lsls	r2, r2, #24
 80024aa:	d508      	bpl.n	80024be <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 80024ac:	2200      	movs	r2, #0
 80024ae:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80024b0:	68da      	ldr	r2, [r3, #12]
 80024b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80024b6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80024b8:	2220      	movs	r2, #32
 80024ba:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 80024be:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80024c0:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80024c4:	2a22      	cmp	r2, #34	; 0x22
 80024c6:	d106      	bne.n	80024d6 <UART_DMAError+0x3e>
 80024c8:	065b      	lsls	r3, r3, #25
 80024ca:	d504      	bpl.n	80024d6 <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 80024cc:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 80024ce:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 80024d0:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80024d2:	f7ff fdc5 	bl	8002060 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80024d6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80024d8:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80024da:	f043 0310 	orr.w	r3, r3, #16
 80024de:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80024e0:	f7ff ffd9 	bl	8002496 <HAL_UART_ErrorCallback>
 80024e4:	bd08      	pop	{r3, pc}
	...

080024e8 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024e8:	6803      	ldr	r3, [r0, #0]
{
 80024ea:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024ec:	681a      	ldr	r2, [r3, #0]
{
 80024ee:	4604      	mov	r4, r0
  if(errorflags == RESET)
 80024f0:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024f2:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024f4:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80024f6:	d107      	bne.n	8002508 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024f8:	0696      	lsls	r6, r2, #26
 80024fa:	d55a      	bpl.n	80025b2 <HAL_UART_IRQHandler+0xca>
 80024fc:	068d      	lsls	r5, r1, #26
 80024fe:	d558      	bpl.n	80025b2 <HAL_UART_IRQHandler+0xca>
}
 8002500:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002504:	f7ff bf89 	b.w	800241a <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002508:	f015 0501 	ands.w	r5, r5, #1
 800250c:	d102      	bne.n	8002514 <HAL_UART_IRQHandler+0x2c>
 800250e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002512:	d04e      	beq.n	80025b2 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002514:	07d3      	lsls	r3, r2, #31
 8002516:	d505      	bpl.n	8002524 <HAL_UART_IRQHandler+0x3c>
 8002518:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800251a:	bf42      	ittt	mi
 800251c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800251e:	f043 0301 	orrmi.w	r3, r3, #1
 8002522:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002524:	0750      	lsls	r0, r2, #29
 8002526:	d504      	bpl.n	8002532 <HAL_UART_IRQHandler+0x4a>
 8002528:	b11d      	cbz	r5, 8002532 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800252a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800252c:	f043 0302 	orr.w	r3, r3, #2
 8002530:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002532:	0793      	lsls	r3, r2, #30
 8002534:	d504      	bpl.n	8002540 <HAL_UART_IRQHandler+0x58>
 8002536:	b11d      	cbz	r5, 8002540 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002538:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800253a:	f043 0304 	orr.w	r3, r3, #4
 800253e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002540:	0716      	lsls	r6, r2, #28
 8002542:	d504      	bpl.n	800254e <HAL_UART_IRQHandler+0x66>
 8002544:	b11d      	cbz	r5, 800254e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002546:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002548:	f043 0308 	orr.w	r3, r3, #8
 800254c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800254e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002550:	2b00      	cmp	r3, #0
 8002552:	d066      	beq.n	8002622 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002554:	0695      	lsls	r5, r2, #26
 8002556:	d504      	bpl.n	8002562 <HAL_UART_IRQHandler+0x7a>
 8002558:	0688      	lsls	r0, r1, #26
 800255a:	d502      	bpl.n	8002562 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800255c:	4620      	mov	r0, r4
 800255e:	f7ff ff5c 	bl	800241a <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002562:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002564:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002566:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002568:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800256a:	0711      	lsls	r1, r2, #28
 800256c:	d402      	bmi.n	8002574 <HAL_UART_IRQHandler+0x8c>
 800256e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002572:	d01a      	beq.n	80025aa <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002574:	f7ff fd74 	bl	8002060 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002578:	6823      	ldr	r3, [r4, #0]
 800257a:	695a      	ldr	r2, [r3, #20]
 800257c:	0652      	lsls	r2, r2, #25
 800257e:	d510      	bpl.n	80025a2 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002580:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002582:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002584:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002588:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800258a:	b150      	cbz	r0, 80025a2 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800258c:	4b25      	ldr	r3, [pc, #148]	; (8002624 <HAL_UART_IRQHandler+0x13c>)
 800258e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002590:	f7fe fbe2 	bl	8000d58 <HAL_DMA_Abort_IT>
 8002594:	2800      	cmp	r0, #0
 8002596:	d044      	beq.n	8002622 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002598:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800259a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800259e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80025a0:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80025a2:	4620      	mov	r0, r4
 80025a4:	f7ff ff77 	bl	8002496 <HAL_UART_ErrorCallback>
 80025a8:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80025aa:	f7ff ff74 	bl	8002496 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ae:	63e5      	str	r5, [r4, #60]	; 0x3c
 80025b0:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80025b2:	0616      	lsls	r6, r2, #24
 80025b4:	d527      	bpl.n	8002606 <HAL_UART_IRQHandler+0x11e>
 80025b6:	060d      	lsls	r5, r1, #24
 80025b8:	d525      	bpl.n	8002606 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80025ba:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80025be:	2a21      	cmp	r2, #33	; 0x21
 80025c0:	d12f      	bne.n	8002622 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80025c2:	68a2      	ldr	r2, [r4, #8]
 80025c4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80025c8:	6a22      	ldr	r2, [r4, #32]
 80025ca:	d117      	bne.n	80025fc <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80025cc:	8811      	ldrh	r1, [r2, #0]
 80025ce:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80025d2:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80025d4:	6921      	ldr	r1, [r4, #16]
 80025d6:	b979      	cbnz	r1, 80025f8 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80025d8:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80025da:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80025dc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80025de:	3a01      	subs	r2, #1
 80025e0:	b292      	uxth	r2, r2
 80025e2:	84e2      	strh	r2, [r4, #38]	; 0x26
 80025e4:	b9ea      	cbnz	r2, 8002622 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025ec:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80025f8:	3201      	adds	r2, #1
 80025fa:	e7ee      	b.n	80025da <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80025fc:	1c51      	adds	r1, r2, #1
 80025fe:	6221      	str	r1, [r4, #32]
 8002600:	7812      	ldrb	r2, [r2, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	e7ea      	b.n	80025dc <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002606:	0650      	lsls	r0, r2, #25
 8002608:	d50b      	bpl.n	8002622 <HAL_UART_IRQHandler+0x13a>
 800260a:	064a      	lsls	r2, r1, #25
 800260c:	d509      	bpl.n	8002622 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800260e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002610:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002612:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002616:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002618:	2320      	movs	r3, #32
 800261a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800261e:	f7ff fedf 	bl	80023e0 <HAL_UART_TxCpltCallback>
 8002622:	bd70      	pop	{r4, r5, r6, pc}
 8002624:	08002629 	.word	0x08002629

08002628 <UART_DMAAbortOnError>:
{
 8002628:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800262a:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800262c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800262e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002630:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002632:	f7ff ff30 	bl	8002496 <HAL_UART_ErrorCallback>
 8002636:	bd08      	pop	{r3, pc}

08002638 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002638:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800263a:	f000 fe95 	bl	8003368 <vTaskStartScheduler>
  
  return osOK;
}
 800263e:	2000      	movs	r0, #0
 8002640:	bd08      	pop	{r3, pc}

08002642 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002642:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002644:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 8002648:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800264a:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800264c:	bf08      	it	eq
 800264e:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002650:	8a02      	ldrh	r2, [r0, #16]
    fpriority += (priority - osPriorityIdle);
 8002652:	bf18      	it	ne
 8002654:	3403      	addne	r4, #3
{
 8002656:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002658:	e890 0022 	ldmia.w	r0, {r1, r5}
 800265c:	a803      	add	r0, sp, #12
 800265e:	9001      	str	r0, [sp, #4]
 8002660:	9400      	str	r4, [sp, #0]
 8002662:	4628      	mov	r0, r5
 8002664:	f000 fdb0 	bl	80031c8 <xTaskCreate>
 8002668:	2801      	cmp	r0, #1
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 800266a:	bf14      	ite	ne
 800266c:	2000      	movne	r0, #0
  }     
#endif
  
  return handle;
 800266e:	9803      	ldreq	r0, [sp, #12]
}
 8002670:	b005      	add	sp, #20
 8002672:	bd30      	pop	{r4, r5, pc}

08002674 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002674:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002676:	2800      	cmp	r0, #0
 8002678:	bf08      	it	eq
 800267a:	2001      	moveq	r0, #1
 800267c:	f000 ffc2 	bl	8003604 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002680:	2000      	movs	r0, #0
 8002682:	bd08      	pop	{r3, pc}

08002684 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8002684:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002686:	f001 f901 	bl	800388c <xTaskGetSchedulerState>
 800268a:	2801      	cmp	r0, #1
 800268c:	d003      	beq.n	8002696 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800268e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8002692:	f000 b8e7 	b.w	8002864 <xPortSysTickHandler>
 8002696:	bd08      	pop	{r3, pc}

08002698 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002698:	f100 0308 	add.w	r3, r0, #8
 800269c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800269e:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026a2:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026a4:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026a6:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80026a8:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026aa:	6003      	str	r3, [r0, #0]
 80026ac:	4770      	bx	lr

080026ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	6103      	str	r3, [r0, #16]
 80026b2:	4770      	bx	lr

080026b4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80026b4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026b6:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80026b8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026ba:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80026c0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80026c2:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80026c4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80026c6:	3301      	adds	r3, #1
 80026c8:	6003      	str	r3, [r0, #0]
 80026ca:	4770      	bx	lr

080026cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80026cc:	680a      	ldr	r2, [r1, #0]
{
 80026ce:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80026d0:	1c53      	adds	r3, r2, #1
 80026d2:	d10a      	bne.n	80026ea <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80026d4:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80026da:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80026dc:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80026de:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80026e0:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80026e2:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80026e4:	3301      	adds	r3, #1
 80026e6:	6003      	str	r3, [r0, #0]
 80026e8:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026ea:	f100 0308 	add.w	r3, r0, #8
 80026ee:	685c      	ldr	r4, [r3, #4]
 80026f0:	6825      	ldr	r5, [r4, #0]
 80026f2:	42aa      	cmp	r2, r5
 80026f4:	d3ef      	bcc.n	80026d6 <vListInsert+0xa>
 80026f6:	4623      	mov	r3, r4
 80026f8:	e7f9      	b.n	80026ee <vListInsert+0x22>

080026fa <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80026fa:	6841      	ldr	r1, [r0, #4]
 80026fc:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80026fe:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002700:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002702:	6882      	ldr	r2, [r0, #8]
 8002704:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002706:	6859      	ldr	r1, [r3, #4]
 8002708:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800270a:	bf08      	it	eq
 800270c:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800270e:	2200      	movs	r2, #0
 8002710:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8002712:	6818      	ldr	r0, [r3, #0]
 8002714:	3801      	subs	r0, #1
 8002716:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8002718:	4770      	bx	lr
	...

0800271c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800271c:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <prvTaskExitError+0x2c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	3301      	adds	r3, #1
 8002722:	d008      	beq.n	8002736 <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	e7fe      	b.n	8002734 <prvTaskExitError+0x18>
 8002736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800273a:	f383 8811 	msr	BASEPRI, r3
 800273e:	f3bf 8f6f 	isb	sy
 8002742:	f3bf 8f4f 	dsb	sy
 8002746:	e7fe      	b.n	8002746 <prvTaskExitError+0x2a>
 8002748:	20000008 	.word	0x20000008

0800274c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800274c:	4806      	ldr	r0, [pc, #24]	; (8002768 <prvPortStartFirstTask+0x1c>)
 800274e:	6800      	ldr	r0, [r0, #0]
 8002750:	6800      	ldr	r0, [r0, #0]
 8002752:	f380 8808 	msr	MSP, r0
 8002756:	b662      	cpsie	i
 8002758:	b661      	cpsie	f
 800275a:	f3bf 8f4f 	dsb	sy
 800275e:	f3bf 8f6f 	isb	sy
 8002762:	df00      	svc	0
 8002764:	bf00      	nop
 8002766:	0000      	.short	0x0000
 8002768:	e000ed08 	.word	0xe000ed08

0800276c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800276c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002770:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002774:	4b05      	ldr	r3, [pc, #20]	; (800278c <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002776:	f021 0101 	bic.w	r1, r1, #1
 800277a:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800277e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002782:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8002786:	3840      	subs	r0, #64	; 0x40
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	0800271d 	.word	0x0800271d

08002790 <SVC_Handler>:
	__asm volatile (
 8002790:	4b07      	ldr	r3, [pc, #28]	; (80027b0 <pxCurrentTCBConst2>)
 8002792:	6819      	ldr	r1, [r3, #0]
 8002794:	6808      	ldr	r0, [r1, #0]
 8002796:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800279a:	f380 8809 	msr	PSP, r0
 800279e:	f3bf 8f6f 	isb	sy
 80027a2:	f04f 0000 	mov.w	r0, #0
 80027a6:	f380 8811 	msr	BASEPRI, r0
 80027aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80027ae:	4770      	bx	lr

080027b0 <pxCurrentTCBConst2>:
 80027b0:	2000508c 	.word	0x2000508c

080027b4 <vPortEnterCritical>:
 80027b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027b8:	f383 8811 	msr	BASEPRI, r3
 80027bc:	f3bf 8f6f 	isb	sy
 80027c0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80027c4:	4a0a      	ldr	r2, [pc, #40]	; (80027f0 <vPortEnterCritical+0x3c>)
 80027c6:	6813      	ldr	r3, [r2, #0]
 80027c8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80027ca:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80027cc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80027ce:	d10d      	bne.n	80027ec <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80027d0:	4b08      	ldr	r3, [pc, #32]	; (80027f4 <vPortEnterCritical+0x40>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80027d8:	d008      	beq.n	80027ec <vPortEnterCritical+0x38>
 80027da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027de:	f383 8811 	msr	BASEPRI, r3
 80027e2:	f3bf 8f6f 	isb	sy
 80027e6:	f3bf 8f4f 	dsb	sy
 80027ea:	e7fe      	b.n	80027ea <vPortEnterCritical+0x36>
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20000008 	.word	0x20000008
 80027f4:	e000ed04 	.word	0xe000ed04

080027f8 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80027f8:	4a08      	ldr	r2, [pc, #32]	; (800281c <vPortExitCritical+0x24>)
 80027fa:	6813      	ldr	r3, [r2, #0]
 80027fc:	b943      	cbnz	r3, 8002810 <vPortExitCritical+0x18>
 80027fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002802:	f383 8811 	msr	BASEPRI, r3
 8002806:	f3bf 8f6f 	isb	sy
 800280a:	f3bf 8f4f 	dsb	sy
 800280e:	e7fe      	b.n	800280e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8002810:	3b01      	subs	r3, #1
 8002812:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002814:	b90b      	cbnz	r3, 800281a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002816:	f383 8811 	msr	BASEPRI, r3
 800281a:	4770      	bx	lr
 800281c:	20000008 	.word	0x20000008

08002820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002820:	f3ef 8009 	mrs	r0, PSP
 8002824:	f3bf 8f6f 	isb	sy
 8002828:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <pxCurrentTCBConst>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002830:	6010      	str	r0, [r2, #0]
 8002832:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002836:	f04f 0050 	mov.w	r0, #80	; 0x50
 800283a:	f380 8811 	msr	BASEPRI, r0
 800283e:	f000 ff3f 	bl	80036c0 <vTaskSwitchContext>
 8002842:	f04f 0000 	mov.w	r0, #0
 8002846:	f380 8811 	msr	BASEPRI, r0
 800284a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800284e:	6819      	ldr	r1, [r3, #0]
 8002850:	6808      	ldr	r0, [r1, #0]
 8002852:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002856:	f380 8809 	msr	PSP, r0
 800285a:	f3bf 8f6f 	isb	sy
 800285e:	4770      	bx	lr

08002860 <pxCurrentTCBConst>:
 8002860:	2000508c 	.word	0x2000508c

08002864 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002864:	b508      	push	{r3, lr}
	__asm volatile
 8002866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286a:	f383 8811 	msr	BASEPRI, r3
 800286e:	f3bf 8f6f 	isb	sy
 8002872:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002876:	f000 fdbb 	bl	80033f0 <xTaskIncrementTick>
 800287a:	b118      	cbz	r0, 8002884 <xPortSysTickHandler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800287c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002880:	4b02      	ldr	r3, [pc, #8]	; (800288c <xPortSysTickHandler+0x28>)
 8002882:	601a      	str	r2, [r3, #0]
	__asm volatile
 8002884:	2300      	movs	r3, #0
 8002886:	f383 8811 	msr	BASEPRI, r3
 800288a:	bd08      	pop	{r3, pc}
 800288c:	e000ed04 	.word	0xe000ed04

08002890 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002890:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <vPortSetupTimerInterrupt+0x1c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	fbb3 f3f2 	udiv	r3, r3, r2
 800289c:	4a04      	ldr	r2, [pc, #16]	; (80028b0 <vPortSetupTimerInterrupt+0x20>)
 800289e:	3b01      	subs	r3, #1
 80028a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80028a2:	2207      	movs	r2, #7
 80028a4:	4b03      	ldr	r3, [pc, #12]	; (80028b4 <vPortSetupTimerInterrupt+0x24>)
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	20000058 	.word	0x20000058
 80028b0:	e000e014 	.word	0xe000e014
 80028b4:	e000e010 	.word	0xe000e010

080028b8 <xPortStartScheduler>:
{
 80028b8:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80028ba:	4b1f      	ldr	r3, [pc, #124]	; (8002938 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80028bc:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80028be:	781a      	ldrb	r2, [r3, #0]
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80028c4:	22ff      	movs	r2, #255	; 0xff
 80028c6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80028c8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80028ca:	4a1c      	ldr	r2, [pc, #112]	; (800293c <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80028d2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80028d6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80028da:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80028dc:	2207      	movs	r2, #7
 80028de:	4b18      	ldr	r3, [pc, #96]	; (8002940 <xPortStartScheduler+0x88>)
 80028e0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80028e2:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80028e6:	1e54      	subs	r4, r2, #1
 80028e8:	0600      	lsls	r0, r0, #24
 80028ea:	d41c      	bmi.n	8002926 <xPortStartScheduler+0x6e>
 80028ec:	b101      	cbz	r1, 80028f0 <xPortStartScheduler+0x38>
 80028ee:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80028f4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80028f8:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80028fa:	9b01      	ldr	r3, [sp, #4]
 80028fc:	4a0e      	ldr	r2, [pc, #56]	; (8002938 <xPortStartScheduler+0x80>)
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002902:	4b10      	ldr	r3, [pc, #64]	; (8002944 <xPortStartScheduler+0x8c>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800290a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8002912:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8002914:	f7ff ffbc 	bl	8002890 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8002918:	2200      	movs	r2, #0
 800291a:	4b0b      	ldr	r3, [pc, #44]	; (8002948 <xPortStartScheduler+0x90>)
 800291c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 800291e:	f7ff ff15 	bl	800274c <prvPortStartFirstTask>
	prvTaskExitError();
 8002922:	f7ff fefb 	bl	800271c <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002926:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800292a:	2101      	movs	r1, #1
 800292c:	0052      	lsls	r2, r2, #1
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	f88d 2003 	strb.w	r2, [sp, #3]
 8002934:	4622      	mov	r2, r4
 8002936:	e7d4      	b.n	80028e2 <xPortStartScheduler+0x2a>
 8002938:	e000e400 	.word	0xe000e400
 800293c:	2000024c 	.word	0x2000024c
 8002940:	20000250 	.word	0x20000250
 8002944:	e000ed20 	.word	0xe000ed20
 8002948:	20000008 	.word	0x20000008

0800294c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800294c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002950:	2b0f      	cmp	r3, #15
 8002952:	d90e      	bls.n	8002972 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002954:	4a10      	ldr	r2, [pc, #64]	; (8002998 <vPortValidateInterruptPriority+0x4c>)
 8002956:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002958:	4a10      	ldr	r2, [pc, #64]	; (800299c <vPortValidateInterruptPriority+0x50>)
 800295a:	7812      	ldrb	r2, [r2, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d908      	bls.n	8002972 <vPortValidateInterruptPriority+0x26>
	__asm volatile
 8002960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002964:	f383 8811 	msr	BASEPRI, r3
 8002968:	f3bf 8f6f 	isb	sy
 800296c:	f3bf 8f4f 	dsb	sy
 8002970:	e7fe      	b.n	8002970 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <vPortValidateInterruptPriority+0x54>)
 8002974:	4a0b      	ldr	r2, [pc, #44]	; (80029a4 <vPortValidateInterruptPriority+0x58>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6812      	ldr	r2, [r2, #0]
 800297a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800297e:	4293      	cmp	r3, r2
 8002980:	d908      	bls.n	8002994 <vPortValidateInterruptPriority+0x48>
 8002982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002986:	f383 8811 	msr	BASEPRI, r3
 800298a:	f3bf 8f6f 	isb	sy
 800298e:	f3bf 8f4f 	dsb	sy
 8002992:	e7fe      	b.n	8002992 <vPortValidateInterruptPriority+0x46>
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	e000e3f0 	.word	0xe000e3f0
 800299c:	2000024c 	.word	0x2000024c
 80029a0:	e000ed0c 	.word	0xe000ed0c
 80029a4:	20000250 	.word	0x20000250

080029a8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80029a8:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80029aa:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <prvInsertBlockIntoFreeList+0x40>)
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	4282      	cmp	r2, r0
 80029b0:	d318      	bcc.n	80029e4 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80029b2:	685c      	ldr	r4, [r3, #4]
 80029b4:	1919      	adds	r1, r3, r4
 80029b6:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80029b8:	bf01      	itttt	eq
 80029ba:	6841      	ldreq	r1, [r0, #4]
 80029bc:	4618      	moveq	r0, r3
 80029be:	1909      	addeq	r1, r1, r4
 80029c0:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80029c2:	6844      	ldr	r4, [r0, #4]
 80029c4:	1901      	adds	r1, r0, r4
 80029c6:	428a      	cmp	r2, r1
 80029c8:	d107      	bne.n	80029da <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80029ca:	4908      	ldr	r1, [pc, #32]	; (80029ec <prvInsertBlockIntoFreeList+0x44>)
 80029cc:	6809      	ldr	r1, [r1, #0]
 80029ce:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80029d0:	bf1f      	itttt	ne
 80029d2:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80029d4:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80029d6:	1909      	addne	r1, r1, r4
 80029d8:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80029da:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80029dc:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80029de:	bf18      	it	ne
 80029e0:	6018      	strne	r0, [r3, #0]
 80029e2:	bd10      	pop	{r4, pc}
 80029e4:	4613      	mov	r3, r2
 80029e6:	e7e1      	b.n	80029ac <prvInsertBlockIntoFreeList+0x4>
 80029e8:	20005084 	.word	0x20005084
 80029ec:	20000254 	.word	0x20000254

080029f0 <pvPortMalloc>:
{
 80029f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029f4:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80029f6:	f000 fcf3 	bl	80033e0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80029fa:	493d      	ldr	r1, [pc, #244]	; (8002af0 <pvPortMalloc+0x100>)
 80029fc:	4d3d      	ldr	r5, [pc, #244]	; (8002af4 <pvPortMalloc+0x104>)
 80029fe:	680b      	ldr	r3, [r1, #0]
 8002a00:	b9fb      	cbnz	r3, 8002a42 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8002a02:	4a3d      	ldr	r2, [pc, #244]	; (8002af8 <pvPortMalloc+0x108>)
	xStart.xBlockSize = ( size_t ) 0;
 8002a04:	2000      	movs	r0, #0
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002a06:	0756      	lsls	r6, r2, #29
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002a08:	bf0f      	iteee	eq
 8002a0a:	f644 6320 	movweq	r3, #20000	; 0x4e20
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002a0e:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002a10:	4b3a      	ldrne	r3, [pc, #232]	; (8002afc <pvPortMalloc+0x10c>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a12:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002a16:	bf18      	it	ne
 8002a18:	1a9b      	subne	r3, r3, r2
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002a1a:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002a1c:	4e38      	ldr	r6, [pc, #224]	; (8002b00 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 8002a1e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a20:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8002a24:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002a26:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8002a28:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002a2a:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 8002a2c:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002a2e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002a30:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a32:	4b34      	ldr	r3, [pc, #208]	; (8002b04 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002a34:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a36:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002a38:	4b33      	ldr	r3, [pc, #204]	; (8002b08 <pvPortMalloc+0x118>)
 8002a3a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002a3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002a40:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002a42:	682f      	ldr	r7, [r5, #0]
 8002a44:	4227      	tst	r7, r4
 8002a46:	d116      	bne.n	8002a76 <pvPortMalloc+0x86>
			if( xWantedSize > 0 )
 8002a48:	2c00      	cmp	r4, #0
 8002a4a:	d040      	beq.n	8002ace <pvPortMalloc+0xde>
				xWantedSize += xHeapStructSize;
 8002a4c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002a50:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002a52:	bf1c      	itt	ne
 8002a54:	f023 0307 	bicne.w	r3, r3, #7
 8002a58:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002a5a:	b163      	cbz	r3, 8002a76 <pvPortMalloc+0x86>
 8002a5c:	4a2a      	ldr	r2, [pc, #168]	; (8002b08 <pvPortMalloc+0x118>)
 8002a5e:	6816      	ldr	r6, [r2, #0]
 8002a60:	4690      	mov	r8, r2
 8002a62:	42b3      	cmp	r3, r6
 8002a64:	d807      	bhi.n	8002a76 <pvPortMalloc+0x86>
				pxBlock = xStart.pxNextFreeBlock;
 8002a66:	4a26      	ldr	r2, [pc, #152]	; (8002b00 <pvPortMalloc+0x110>)
 8002a68:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002a6a:	6868      	ldr	r0, [r5, #4]
 8002a6c:	4283      	cmp	r3, r0
 8002a6e:	d804      	bhi.n	8002a7a <pvPortMalloc+0x8a>
				if( pxBlock != pxEnd )
 8002a70:	6809      	ldr	r1, [r1, #0]
 8002a72:	428d      	cmp	r5, r1
 8002a74:	d107      	bne.n	8002a86 <pvPortMalloc+0x96>
void *pvReturn = NULL;
 8002a76:	2400      	movs	r4, #0
 8002a78:	e029      	b.n	8002ace <pvPortMalloc+0xde>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002a7a:	682c      	ldr	r4, [r5, #0]
 8002a7c:	2c00      	cmp	r4, #0
 8002a7e:	d0f7      	beq.n	8002a70 <pvPortMalloc+0x80>
 8002a80:	462a      	mov	r2, r5
 8002a82:	4625      	mov	r5, r4
 8002a84:	e7f1      	b.n	8002a6a <pvPortMalloc+0x7a>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002a86:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002a88:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002a8a:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002a8c:	1ac2      	subs	r2, r0, r3
 8002a8e:	2a10      	cmp	r2, #16
 8002a90:	d90f      	bls.n	8002ab2 <pvPortMalloc+0xc2>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002a92:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a94:	0741      	lsls	r1, r0, #29
 8002a96:	d008      	beq.n	8002aaa <pvPortMalloc+0xba>
 8002a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a9c:	f383 8811 	msr	BASEPRI, r3
 8002aa0:	f3bf 8f6f 	isb	sy
 8002aa4:	f3bf 8f4f 	dsb	sy
 8002aa8:	e7fe      	b.n	8002aa8 <pvPortMalloc+0xb8>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002aaa:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002aac:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002aae:	f7ff ff7b 	bl	80029a8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002ab2:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002ab4:	4913      	ldr	r1, [pc, #76]	; (8002b04 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002ab6:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002ab8:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 8002aba:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002abc:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002abe:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002ac2:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002ac4:	bf38      	it	cc
 8002ac6:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002ac8:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002aca:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002acc:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8002ace:	f000 fd21 	bl	8003514 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002ad2:	0763      	lsls	r3, r4, #29
 8002ad4:	d008      	beq.n	8002ae8 <pvPortMalloc+0xf8>
 8002ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ada:	f383 8811 	msr	BASEPRI, r3
 8002ade:	f3bf 8f6f 	isb	sy
 8002ae2:	f3bf 8f4f 	dsb	sy
 8002ae6:	e7fe      	b.n	8002ae6 <pvPortMalloc+0xf6>
}
 8002ae8:	4620      	mov	r0, r4
 8002aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002aee:	bf00      	nop
 8002af0:	20000254 	.word	0x20000254
 8002af4:	20005078 	.word	0x20005078
 8002af8:	20000258 	.word	0x20000258
 8002afc:	20005078 	.word	0x20005078
 8002b00:	20005084 	.word	0x20005084
 8002b04:	20005080 	.word	0x20005080
 8002b08:	2000507c 	.word	0x2000507c

08002b0c <vPortFree>:
{
 8002b0c:	b510      	push	{r4, lr}
	if( pv != NULL )
 8002b0e:	4604      	mov	r4, r0
 8002b10:	b370      	cbz	r0, 8002b70 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002b12:	4a18      	ldr	r2, [pc, #96]	; (8002b74 <vPortFree+0x68>)
 8002b14:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002b18:	6812      	ldr	r2, [r2, #0]
 8002b1a:	4213      	tst	r3, r2
 8002b1c:	d108      	bne.n	8002b30 <vPortFree+0x24>
 8002b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b22:	f383 8811 	msr	BASEPRI, r3
 8002b26:	f3bf 8f6f 	isb	sy
 8002b2a:	f3bf 8f4f 	dsb	sy
 8002b2e:	e7fe      	b.n	8002b2e <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002b30:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002b34:	b141      	cbz	r1, 8002b48 <vPortFree+0x3c>
 8002b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b3a:	f383 8811 	msr	BASEPRI, r3
 8002b3e:	f3bf 8f6f 	isb	sy
 8002b42:	f3bf 8f4f 	dsb	sy
 8002b46:	e7fe      	b.n	8002b46 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002b48:	ea23 0302 	bic.w	r3, r3, r2
 8002b4c:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002b50:	f000 fc46 	bl	80033e0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b54:	4a08      	ldr	r2, [pc, #32]	; (8002b78 <vPortFree+0x6c>)
 8002b56:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8002b5a:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b5c:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b60:	440b      	add	r3, r1
 8002b62:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b64:	f7ff ff20 	bl	80029a8 <prvInsertBlockIntoFreeList>
}
 8002b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8002b6c:	f000 bcd2 	b.w	8003514 <xTaskResumeAll>
 8002b70:	bd10      	pop	{r4, pc}
 8002b72:	bf00      	nop
 8002b74:	20005078 	.word	0x20005078
 8002b78:	2000507c 	.word	0x2000507c

08002b7c <xPortGetFreeHeapSize>:
}
 8002b7c:	4b01      	ldr	r3, [pc, #4]	; (8002b84 <xPortGetFreeHeapSize+0x8>)
 8002b7e:	6818      	ldr	r0, [r3, #0]
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	2000507c 	.word	0x2000507c

08002b88 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002b88:	b570      	push	{r4, r5, r6, lr}
 8002b8a:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b8c:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8002b8e:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b90:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002b92:	b942      	cbnz	r2, 8002ba6 <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b94:	6805      	ldr	r5, [r0, #0]
 8002b96:	b99d      	cbnz	r5, 8002bc0 <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002b98:	6840      	ldr	r0, [r0, #4]
 8002b9a:	f000 fecf 	bl	800393c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8002b9e:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8002ba0:	3601      	adds	r6, #1
 8002ba2:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8002ba4:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8002ba6:	b96d      	cbnz	r5, 8002bc4 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002ba8:	6880      	ldr	r0, [r0, #8]
 8002baa:	f002 f8ad 	bl	8004d08 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002bae:	68a3      	ldr	r3, [r4, #8]
 8002bb0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002bb2:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bb4:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002bb6:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d301      	bcc.n	8002bc0 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	e7ed      	b.n	8002ba0 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bc4:	68c0      	ldr	r0, [r0, #12]
 8002bc6:	f002 f89f 	bl	8004d08 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002bca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002bcc:	68e2      	ldr	r2, [r4, #12]
 8002bce:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bd0:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002bd2:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002bd4:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002bd6:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002bd8:	bf3e      	ittt	cc
 8002bda:	6862      	ldrcc	r2, [r4, #4]
 8002bdc:	189b      	addcc	r3, r3, r2
 8002bde:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8002be0:	2d02      	cmp	r5, #2
 8002be2:	d1ed      	bne.n	8002bc0 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002be4:	b10e      	cbz	r6, 8002bea <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8002be6:	3e01      	subs	r6, #1
 8002be8:	e7ea      	b.n	8002bc0 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8002bea:	4630      	mov	r0, r6
 8002bec:	e7d8      	b.n	8002ba0 <prvCopyDataToQueue+0x18>

08002bee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002bee:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002bf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8002bf2:	b410      	push	{r4}
 8002bf4:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002bf6:	b162      	cbz	r2, 8002c12 <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002bf8:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002bfa:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002bfc:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002bfe:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002c00:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002c02:	bf28      	it	cs
 8002c04:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 8002c06:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002c08:	bf28      	it	cs
 8002c0a:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002c0c:	68d9      	ldr	r1, [r3, #12]
 8002c0e:	f002 b87b 	b.w	8004d08 <memcpy>
}
 8002c12:	bc10      	pop	{r4}
 8002c14:	4770      	bx	lr

08002c16 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002c16:	b570      	push	{r4, r5, r6, lr}
 8002c18:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002c1a:	f7ff fdcb 	bl	80027b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002c1e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c22:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8002c26:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002c28:	2d00      	cmp	r5, #0
 8002c2a:	dc14      	bgt.n	8002c56 <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002c2c:	23ff      	movs	r3, #255	; 0xff
 8002c2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002c32:	f7ff fde1 	bl	80027f8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002c36:	f7ff fdbd 	bl	80027b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002c3a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c3e:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8002c42:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c44:	2d00      	cmp	r5, #0
 8002c46:	dc12      	bgt.n	8002c6e <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002c48:	23ff      	movs	r3, #255	; 0xff
 8002c4a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8002c4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8002c52:	f7ff bdd1 	b.w	80027f8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0e7      	beq.n	8002c2c <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c5c:	4630      	mov	r0, r6
 8002c5e:	f000 fd83 	bl	8003768 <xTaskRemoveFromEventList>
 8002c62:	b108      	cbz	r0, 8002c68 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8002c64:	f000 fe0c 	bl	8003880 <vTaskMissedYield>
 8002c68:	3d01      	subs	r5, #1
 8002c6a:	b26d      	sxtb	r5, r5
 8002c6c:	e7dc      	b.n	8002c28 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c6e:	6923      	ldr	r3, [r4, #16]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0e9      	beq.n	8002c48 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c74:	4630      	mov	r0, r6
 8002c76:	f000 fd77 	bl	8003768 <xTaskRemoveFromEventList>
 8002c7a:	b108      	cbz	r0, 8002c80 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8002c7c:	f000 fe00 	bl	8003880 <vTaskMissedYield>
 8002c80:	3d01      	subs	r5, #1
 8002c82:	b26d      	sxtb	r5, r5
 8002c84:	e7de      	b.n	8002c44 <prvUnlockQueue+0x2e>
	...

08002c88 <xQueueGenericReset>:
{
 8002c88:	b538      	push	{r3, r4, r5, lr}
 8002c8a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8002c8c:	4604      	mov	r4, r0
 8002c8e:	b940      	cbnz	r0, 8002ca2 <xQueueGenericReset+0x1a>
 8002c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c94:	f383 8811 	msr	BASEPRI, r3
 8002c98:	f3bf 8f6f 	isb	sy
 8002c9c:	f3bf 8f4f 	dsb	sy
 8002ca0:	e7fe      	b.n	8002ca0 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8002ca2:	f7ff fd87 	bl	80027b4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002ca6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002ca8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002caa:	6822      	ldr	r2, [r4, #0]
 8002cac:	4343      	muls	r3, r0
 8002cae:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002cb0:	1a1b      	subs	r3, r3, r0
 8002cb2:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002cb4:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002cb6:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002cb8:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8002cba:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002cbc:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002cbe:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8002cc0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002cc4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8002cc8:	b995      	cbnz	r5, 8002cf0 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cca:	6923      	ldr	r3, [r4, #16]
 8002ccc:	b163      	cbz	r3, 8002ce8 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cce:	f104 0010 	add.w	r0, r4, #16
 8002cd2:	f000 fd49 	bl	8003768 <xTaskRemoveFromEventList>
 8002cd6:	b138      	cbz	r0, 8002ce8 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8002cd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cdc:	4b09      	ldr	r3, [pc, #36]	; (8002d04 <xQueueGenericReset+0x7c>)
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	f3bf 8f4f 	dsb	sy
 8002ce4:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8002ce8:	f7ff fd86 	bl	80027f8 <vPortExitCritical>
}
 8002cec:	2001      	movs	r0, #1
 8002cee:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002cf0:	f104 0010 	add.w	r0, r4, #16
 8002cf4:	f7ff fcd0 	bl	8002698 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002cf8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002cfc:	f7ff fccc 	bl	8002698 <vListInitialise>
 8002d00:	e7f2      	b.n	8002ce8 <xQueueGenericReset+0x60>
 8002d02:	bf00      	nop
 8002d04:	e000ed04 	.word	0xe000ed04

08002d08 <xQueueGenericCreate>:
	{
 8002d08:	b570      	push	{r4, r5, r6, lr}
 8002d0a:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d0c:	4606      	mov	r6, r0
 8002d0e:	b940      	cbnz	r0, 8002d22 <xQueueGenericCreate+0x1a>
 8002d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	e7fe      	b.n	8002d20 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d22:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002d24:	3048      	adds	r0, #72	; 0x48
 8002d26:	f7ff fe63 	bl	80029f0 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8002d2a:	4604      	mov	r4, r0
 8002d2c:	b138      	cbz	r0, 8002d3e <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8002d2e:	b945      	cbnz	r5, 8002d42 <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002d30:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8002d32:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002d34:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002d36:	2101      	movs	r1, #1
 8002d38:	4620      	mov	r0, r4
 8002d3a:	f7ff ffa5 	bl	8002c88 <xQueueGenericReset>
	}
 8002d3e:	4620      	mov	r0, r4
 8002d40:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002d42:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002d46:	6003      	str	r3, [r0, #0]
 8002d48:	e7f3      	b.n	8002d32 <xQueueGenericCreate+0x2a>
	...

08002d4c <xQueueGenericSend>:
{
 8002d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d50:	4689      	mov	r9, r1
 8002d52:	9201      	str	r2, [sp, #4]
 8002d54:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8002d56:	4604      	mov	r4, r0
 8002d58:	b940      	cbnz	r0, 8002d6c <xQueueGenericSend+0x20>
 8002d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d5e:	f383 8811 	msr	BASEPRI, r3
 8002d62:	f3bf 8f6f 	isb	sy
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	e7fe      	b.n	8002d6a <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d6c:	2900      	cmp	r1, #0
 8002d6e:	f040 8088 	bne.w	8002e82 <xQueueGenericSend+0x136>
 8002d72:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 8084 	beq.w	8002e82 <xQueueGenericSend+0x136>
 8002d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d7e:	f383 8811 	msr	BASEPRI, r3
 8002d82:	f3bf 8f6f 	isb	sy
 8002d86:	f3bf 8f4f 	dsb	sy
 8002d8a:	e7fe      	b.n	8002d8a <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d8c:	9e01      	ldr	r6, [sp, #4]
 8002d8e:	2e00      	cmp	r6, #0
 8002d90:	f000 8082 	beq.w	8002e98 <xQueueGenericSend+0x14c>
 8002d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d98:	f383 8811 	msr	BASEPRI, r3
 8002d9c:	f3bf 8f6f 	isb	sy
 8002da0:	f3bf 8f4f 	dsb	sy
 8002da4:	e7fe      	b.n	8002da4 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002da6:	9d01      	ldr	r5, [sp, #4]
 8002da8:	b91d      	cbnz	r5, 8002db2 <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8002daa:	f7ff fd25 	bl	80027f8 <vPortExitCritical>
			return errQUEUE_FULL;
 8002dae:	2000      	movs	r0, #0
 8002db0:	e058      	b.n	8002e64 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8002db2:	b916      	cbnz	r6, 8002dba <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8002db4:	a802      	add	r0, sp, #8
 8002db6:	f000 fd19 	bl	80037ec <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8002dba:	f7ff fd1d 	bl	80027f8 <vPortExitCritical>
		vTaskSuspendAll();
 8002dbe:	f000 fb0f 	bl	80033e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002dc2:	f7ff fcf7 	bl	80027b4 <vPortEnterCritical>
 8002dc6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002dca:	2bff      	cmp	r3, #255	; 0xff
 8002dcc:	bf08      	it	eq
 8002dce:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8002dd2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002dd6:	2bff      	cmp	r3, #255	; 0xff
 8002dd8:	bf08      	it	eq
 8002dda:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8002dde:	f7ff fd0b 	bl	80027f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002de2:	a901      	add	r1, sp, #4
 8002de4:	a802      	add	r0, sp, #8
 8002de6:	f000 fd11 	bl	800380c <xTaskCheckForTimeOut>
 8002dea:	2800      	cmp	r0, #0
 8002dec:	d143      	bne.n	8002e76 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002dee:	f7ff fce1 	bl	80027b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002df2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8002df4:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8002df6:	f7ff fcff 	bl	80027f8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002dfa:	42ae      	cmp	r6, r5
 8002dfc:	d135      	bne.n	8002e6a <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002dfe:	9901      	ldr	r1, [sp, #4]
 8002e00:	f104 0010 	add.w	r0, r4, #16
 8002e04:	f000 fc96 	bl	8003734 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002e08:	4620      	mov	r0, r4
 8002e0a:	f7ff ff04 	bl	8002c16 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002e0e:	f000 fb81 	bl	8003514 <xTaskResumeAll>
 8002e12:	b938      	cbnz	r0, 8002e24 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8002e14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002e18:	f8ca 3000 	str.w	r3, [sl]
 8002e1c:	f3bf 8f4f 	dsb	sy
 8002e20:	f3bf 8f6f 	isb	sy
 8002e24:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002e26:	f7ff fcc5 	bl	80027b4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e2a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002e2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d301      	bcc.n	8002e36 <xQueueGenericSend+0xea>
 8002e32:	2f02      	cmp	r7, #2
 8002e34:	d1b7      	bne.n	8002da6 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e36:	463a      	mov	r2, r7
 8002e38:	4649      	mov	r1, r9
 8002e3a:	4620      	mov	r0, r4
 8002e3c:	f7ff fea4 	bl	8002b88 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e42:	b11b      	cbz	r3, 8002e4c <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e44:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002e48:	f000 fc8e 	bl	8003768 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8002e4c:	b138      	cbz	r0, 8002e5e <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8002e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e52:	4b18      	ldr	r3, [pc, #96]	; (8002eb4 <xQueueGenericSend+0x168>)
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	f3bf 8f4f 	dsb	sy
 8002e5a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002e5e:	f7ff fccb 	bl	80027f8 <vPortExitCritical>
				return pdPASS;
 8002e62:	2001      	movs	r0, #1
}
 8002e64:	b004      	add	sp, #16
 8002e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8002e6a:	4620      	mov	r0, r4
 8002e6c:	f7ff fed3 	bl	8002c16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e70:	f000 fb50 	bl	8003514 <xTaskResumeAll>
 8002e74:	e7d6      	b.n	8002e24 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8002e76:	4620      	mov	r0, r4
 8002e78:	f7ff fecd 	bl	8002c16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e7c:	f000 fb4a 	bl	8003514 <xTaskResumeAll>
 8002e80:	e795      	b.n	8002dae <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e82:	2f02      	cmp	r7, #2
 8002e84:	d102      	bne.n	8002e8c <xQueueGenericSend+0x140>
 8002e86:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d10a      	bne.n	8002ea2 <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e8c:	f000 fcfe 	bl	800388c <xTaskGetSchedulerState>
 8002e90:	2800      	cmp	r0, #0
 8002e92:	f43f af7b 	beq.w	8002d8c <xQueueGenericSend+0x40>
 8002e96:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002e98:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8002e9c:	f8df a014 	ldr.w	sl, [pc, #20]	; 8002eb4 <xQueueGenericSend+0x168>
 8002ea0:	e7c1      	b.n	8002e26 <xQueueGenericSend+0xda>
 8002ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea6:	f383 8811 	msr	BASEPRI, r3
 8002eaa:	f3bf 8f6f 	isb	sy
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	e7fe      	b.n	8002eb2 <xQueueGenericSend+0x166>
 8002eb4:	e000ed04 	.word	0xe000ed04

08002eb8 <xQueueGenericSendFromISR>:
{
 8002eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ebc:	4688      	mov	r8, r1
 8002ebe:	4691      	mov	r9, r2
 8002ec0:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8002ec2:	4604      	mov	r4, r0
 8002ec4:	b940      	cbnz	r0, 8002ed8 <xQueueGenericSendFromISR+0x20>
 8002ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eca:	f383 8811 	msr	BASEPRI, r3
 8002ece:	f3bf 8f6f 	isb	sy
 8002ed2:	f3bf 8f4f 	dsb	sy
 8002ed6:	e7fe      	b.n	8002ed6 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ed8:	bb09      	cbnz	r1, 8002f1e <xQueueGenericSendFromISR+0x66>
 8002eda:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002edc:	b1fb      	cbz	r3, 8002f1e <xQueueGenericSendFromISR+0x66>
 8002ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ee2:	f383 8811 	msr	BASEPRI, r3
 8002ee6:	f3bf 8f6f 	isb	sy
 8002eea:	f3bf 8f4f 	dsb	sy
 8002eee:	e7fe      	b.n	8002eee <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ef0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002ef4:	f000 fc38 	bl	8003768 <xTaskRemoveFromEventList>
 8002ef8:	2800      	cmp	r0, #0
 8002efa:	d034      	beq.n	8002f66 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8002efc:	f1b9 0f00 	cmp.w	r9, #0
 8002f00:	d031      	beq.n	8002f66 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f02:	2001      	movs	r0, #1
 8002f04:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8002f08:	f386 8811 	msr	BASEPRI, r6
}
 8002f0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f10:	3501      	adds	r5, #1
 8002f12:	b26d      	sxtb	r5, r5
 8002f14:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8002f18:	e025      	b.n	8002f66 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	e7f4      	b.n	8002f08 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f1e:	2f02      	cmp	r7, #2
 8002f20:	d102      	bne.n	8002f28 <xQueueGenericSendFromISR+0x70>
 8002f22:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d120      	bne.n	8002f6a <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f28:	f7ff fd10 	bl	800294c <vPortValidateInterruptPriority>
	__asm volatile
 8002f2c:	f3ef 8611 	mrs	r6, BASEPRI
 8002f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f34:	f383 8811 	msr	BASEPRI, r3
 8002f38:	f3bf 8f6f 	isb	sy
 8002f3c:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002f42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d301      	bcc.n	8002f4c <xQueueGenericSendFromISR+0x94>
 8002f48:	2f02      	cmp	r7, #2
 8002f4a:	d1e6      	bne.n	8002f1a <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f4c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f50:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f52:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f54:	4641      	mov	r1, r8
 8002f56:	4620      	mov	r0, r4
 8002f58:	f7ff fe16 	bl	8002b88 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8002f5c:	1c6b      	adds	r3, r5, #1
 8002f5e:	d1d7      	bne.n	8002f10 <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1c4      	bne.n	8002ef0 <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8002f66:	2001      	movs	r0, #1
 8002f68:	e7ce      	b.n	8002f08 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8002f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f6e:	f383 8811 	msr	BASEPRI, r3
 8002f72:	f3bf 8f6f 	isb	sy
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	e7fe      	b.n	8002f7a <xQueueGenericSendFromISR+0xc2>

08002f7c <xQueueGenericReceive>:
{
 8002f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f80:	4688      	mov	r8, r1
 8002f82:	9201      	str	r2, [sp, #4]
 8002f84:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 8002f86:	4604      	mov	r4, r0
 8002f88:	b940      	cbnz	r0, 8002f9c <xQueueGenericReceive+0x20>
 8002f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8e:	f383 8811 	msr	BASEPRI, r3
 8002f92:	f3bf 8f6f 	isb	sy
 8002f96:	f3bf 8f4f 	dsb	sy
 8002f9a:	e7fe      	b.n	8002f9a <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f9c:	2900      	cmp	r1, #0
 8002f9e:	f040 80a5 	bne.w	80030ec <xQueueGenericReceive+0x170>
 8002fa2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 80a1 	beq.w	80030ec <xQueueGenericReceive+0x170>
 8002faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fae:	f383 8811 	msr	BASEPRI, r3
 8002fb2:	f3bf 8f6f 	isb	sy
 8002fb6:	f3bf 8f4f 	dsb	sy
 8002fba:	e7fe      	b.n	8002fba <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fbc:	9e01      	ldr	r6, [sp, #4]
 8002fbe:	2e00      	cmp	r6, #0
 8002fc0:	f000 809a 	beq.w	80030f8 <xQueueGenericReceive+0x17c>
 8002fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc8:	f383 8811 	msr	BASEPRI, r3
 8002fcc:	f3bf 8f6f 	isb	sy
 8002fd0:	f3bf 8f4f 	dsb	sy
 8002fd4:	e7fe      	b.n	8002fd4 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002fd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8002fd8:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d06d      	beq.n	80030ba <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002fde:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002fe2:	e05f      	b.n	80030a4 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002fe4:	9d01      	ldr	r5, [sp, #4]
 8002fe6:	b91d      	cbnz	r5, 8002ff0 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 8002fe8:	f7ff fc06 	bl	80027f8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8002fec:	4628      	mov	r0, r5
 8002fee:	e067      	b.n	80030c0 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 8002ff0:	b916      	cbnz	r6, 8002ff8 <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 8002ff2:	a802      	add	r0, sp, #8
 8002ff4:	f000 fbfa 	bl	80037ec <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8002ff8:	f7ff fbfe 	bl	80027f8 <vPortExitCritical>
		vTaskSuspendAll();
 8002ffc:	f000 f9f0 	bl	80033e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003000:	f7ff fbd8 	bl	80027b4 <vPortEnterCritical>
 8003004:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003008:	2bff      	cmp	r3, #255	; 0xff
 800300a:	bf08      	it	eq
 800300c:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8003010:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003014:	2bff      	cmp	r3, #255	; 0xff
 8003016:	bf08      	it	eq
 8003018:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 800301c:	f7ff fbec 	bl	80027f8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003020:	a901      	add	r1, sp, #4
 8003022:	a802      	add	r0, sp, #8
 8003024:	f000 fbf2 	bl	800380c <xTaskCheckForTimeOut>
 8003028:	2800      	cmp	r0, #0
 800302a:	d152      	bne.n	80030d2 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 800302c:	f7ff fbc2 	bl	80027b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003030:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8003032:	f7ff fbe1 	bl	80027f8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003036:	2d00      	cmp	r5, #0
 8003038:	d145      	bne.n	80030c6 <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800303a:	6823      	ldr	r3, [r4, #0]
 800303c:	b933      	cbnz	r3, 800304c <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 800303e:	f7ff fbb9 	bl	80027b4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8003042:	6860      	ldr	r0, [r4, #4]
 8003044:	f000 fc32 	bl	80038ac <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8003048:	f7ff fbd6 	bl	80027f8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800304c:	9901      	ldr	r1, [sp, #4]
 800304e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003052:	f000 fb6f 	bl	8003734 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003056:	4620      	mov	r0, r4
 8003058:	f7ff fddd 	bl	8002c16 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800305c:	f000 fa5a 	bl	8003514 <xTaskResumeAll>
 8003060:	b938      	cbnz	r0, 8003072 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 8003062:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003066:	f8ca 3000 	str.w	r3, [sl]
 800306a:	f3bf 8f4f 	dsb	sy
 800306e:	f3bf 8f6f 	isb	sy
 8003072:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8003074:	f7ff fb9e 	bl	80027b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003078:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800307a:	2d00      	cmp	r5, #0
 800307c:	d0b2      	beq.n	8002fe4 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800307e:	4641      	mov	r1, r8
 8003080:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8003082:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003084:	f7ff fdb3 	bl	8002bee <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8003088:	f1b9 0f00 	cmp.w	r9, #0
 800308c:	d1a3      	bne.n	8002fd6 <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800308e:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8003090:	3d01      	subs	r5, #1
 8003092:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003094:	b913      	cbnz	r3, 800309c <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8003096:	f000 fca1 	bl	80039dc <pvTaskIncrementMutexHeldCount>
 800309a:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800309c:	6923      	ldr	r3, [r4, #16]
 800309e:	b163      	cbz	r3, 80030ba <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030a0:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030a4:	f000 fb60 	bl	8003768 <xTaskRemoveFromEventList>
 80030a8:	b138      	cbz	r0, 80030ba <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 80030aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ae:	4b14      	ldr	r3, [pc, #80]	; (8003100 <xQueueGenericReceive+0x184>)
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	f3bf 8f4f 	dsb	sy
 80030b6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80030ba:	f7ff fb9d 	bl	80027f8 <vPortExitCritical>
				return pdPASS;
 80030be:	2001      	movs	r0, #1
}
 80030c0:	b004      	add	sp, #16
 80030c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80030c6:	4620      	mov	r0, r4
 80030c8:	f7ff fda5 	bl	8002c16 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030cc:	f000 fa22 	bl	8003514 <xTaskResumeAll>
 80030d0:	e7cf      	b.n	8003072 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 80030d2:	4620      	mov	r0, r4
 80030d4:	f7ff fd9f 	bl	8002c16 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030d8:	f000 fa1c 	bl	8003514 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80030dc:	f7ff fb6a 	bl	80027b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80030e0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80030e2:	f7ff fb89 	bl	80027f8 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030e6:	2d00      	cmp	r5, #0
 80030e8:	d1c3      	bne.n	8003072 <xQueueGenericReceive+0xf6>
 80030ea:	e77f      	b.n	8002fec <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030ec:	f000 fbce 	bl	800388c <xTaskGetSchedulerState>
 80030f0:	2800      	cmp	r0, #0
 80030f2:	f43f af63 	beq.w	8002fbc <xQueueGenericReceive+0x40>
 80030f6:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80030f8:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80030fa:	f8df a004 	ldr.w	sl, [pc, #4]	; 8003100 <xQueueGenericReceive+0x184>
 80030fe:	e7b9      	b.n	8003074 <xQueueGenericReceive+0xf8>
 8003100:	e000ed04 	.word	0xe000ed04

08003104 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003104:	4a06      	ldr	r2, [pc, #24]	; (8003120 <prvResetNextTaskUnblockTime+0x1c>)
 8003106:	6813      	ldr	r3, [r2, #0]
 8003108:	6819      	ldr	r1, [r3, #0]
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <prvResetNextTaskUnblockTime+0x20>)
 800310c:	b919      	cbnz	r1, 8003116 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800310e:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003116:	6812      	ldr	r2, [r2, #0]
 8003118:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800311a:	68d2      	ldr	r2, [r2, #12]
 800311c:	6852      	ldr	r2, [r2, #4]
 800311e:	e7f8      	b.n	8003112 <prvResetNextTaskUnblockTime+0xe>
 8003120:	20005090 	.word	0x20005090
 8003124:	20005168 	.word	0x20005168

08003128 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800312a:	4b1b      	ldr	r3, [pc, #108]	; (8003198 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800312c:	4e1b      	ldr	r6, [pc, #108]	; (800319c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 800312e:	681d      	ldr	r5, [r3, #0]
{
 8003130:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003132:	6830      	ldr	r0, [r6, #0]
{
 8003134:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003136:	3004      	adds	r0, #4
 8003138:	f7ff fadf 	bl	80026fa <uxListRemove>
 800313c:	4633      	mov	r3, r6
 800313e:	b940      	cbnz	r0, 8003152 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003140:	2001      	movs	r0, #1
 8003142:	6831      	ldr	r1, [r6, #0]
 8003144:	4e16      	ldr	r6, [pc, #88]	; (80031a0 <prvAddCurrentTaskToDelayedList+0x78>)
 8003146:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003148:	6832      	ldr	r2, [r6, #0]
 800314a:	4088      	lsls	r0, r1
 800314c:	ea22 0200 	bic.w	r2, r2, r0
 8003150:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003152:	1c62      	adds	r2, r4, #1
 8003154:	d107      	bne.n	8003166 <prvAddCurrentTaskToDelayedList+0x3e>
 8003156:	b137      	cbz	r7, 8003166 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003158:	6819      	ldr	r1, [r3, #0]
 800315a:	4812      	ldr	r0, [pc, #72]	; (80031a4 <prvAddCurrentTaskToDelayedList+0x7c>)
 800315c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800315e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003162:	f7ff baa7 	b.w	80026b4 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003166:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003168:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800316a:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800316c:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 800316e:	d907      	bls.n	8003180 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003170:	4a0d      	ldr	r2, [pc, #52]	; (80031a8 <prvAddCurrentTaskToDelayedList+0x80>)
 8003172:	6810      	ldr	r0, [r2, #0]
 8003174:	6819      	ldr	r1, [r3, #0]
}
 8003176:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800317a:	3104      	adds	r1, #4
 800317c:	f7ff baa6 	b.w	80026cc <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003180:	4a0a      	ldr	r2, [pc, #40]	; (80031ac <prvAddCurrentTaskToDelayedList+0x84>)
 8003182:	6810      	ldr	r0, [r2, #0]
 8003184:	6819      	ldr	r1, [r3, #0]
 8003186:	3104      	adds	r1, #4
 8003188:	f7ff faa0 	bl	80026cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <prvAddCurrentTaskToDelayedList+0x88>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8003192:	bf38      	it	cc
 8003194:	601c      	strcc	r4, [r3, #0]
 8003196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003198:	200051b0 	.word	0x200051b0
 800319c:	2000508c 	.word	0x2000508c
 80031a0:	20005138 	.word	0x20005138
 80031a4:	20005188 	.word	0x20005188
 80031a8:	20005094 	.word	0x20005094
 80031ac:	20005090 	.word	0x20005090
 80031b0:	20005168 	.word	0x20005168

080031b4 <prvTaskIsTaskSuspended.part.0>:
 80031b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b8:	f383 8811 	msr	BASEPRI, r3
 80031bc:	f3bf 8f6f 	isb	sy
 80031c0:	f3bf 8f4f 	dsb	sy
 80031c4:	e7fe      	b.n	80031c4 <prvTaskIsTaskSuspended.part.0+0x10>
	...

080031c8 <xTaskCreate>:
	{
 80031c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031cc:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 80031d0:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031d2:	4650      	mov	r0, sl
	{
 80031d4:	460f      	mov	r7, r1
 80031d6:	4699      	mov	r9, r3
 80031d8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031da:	f7ff fc09 	bl	80029f0 <pvPortMalloc>
			if( pxStack != NULL )
 80031de:	4605      	mov	r5, r0
 80031e0:	2800      	cmp	r0, #0
 80031e2:	f000 8096 	beq.w	8003312 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80031e6:	2054      	movs	r0, #84	; 0x54
 80031e8:	f7ff fc02 	bl	80029f0 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80031ec:	4604      	mov	r4, r0
 80031ee:	2800      	cmp	r0, #0
 80031f0:	f000 808c 	beq.w	800330c <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80031f4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80031f8:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80031fa:	4455      	add	r5, sl
 80031fc:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80031fe:	f025 0a07 	bic.w	sl, r5, #7
 8003202:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8003206:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003208:	7859      	ldrb	r1, [r3, #1]
 800320a:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800320e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8003212:	b109      	cbz	r1, 8003218 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003214:	42bb      	cmp	r3, r7
 8003216:	d1f7      	bne.n	8003208 <xTaskCreate+0x40>
 8003218:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800321a:	f04f 0b00 	mov.w	fp, #0
 800321e:	2d06      	cmp	r5, #6
 8003220:	bf28      	it	cs
 8003222:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003224:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8003226:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003228:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800322a:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800322c:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8003230:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003234:	f7ff fa3b 	bl	80026ae <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003238:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800323c:	f104 0018 	add.w	r0, r4, #24
 8003240:	f7ff fa35 	bl	80026ae <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8003244:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003248:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800324a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800324c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800324e:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003252:	464a      	mov	r2, r9
 8003254:	4641      	mov	r1, r8
 8003256:	4650      	mov	r0, sl
 8003258:	f7ff fa88 	bl	800276c <pxPortInitialiseStack>
 800325c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800325e:	b106      	cbz	r6, 8003262 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003260:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8003262:	f7ff faa7 	bl	80027b4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8003266:	4b32      	ldr	r3, [pc, #200]	; (8003330 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8003268:	4e32      	ldr	r6, [pc, #200]	; (8003334 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8003360 <xTaskCreate+0x198>
 8003270:	3201      	adds	r2, #1
 8003272:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003274:	6835      	ldr	r5, [r6, #0]
 8003276:	2d00      	cmp	r5, #0
 8003278:	d14e      	bne.n	8003318 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800327a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d11d      	bne.n	80032be <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003282:	eb08 0005 	add.w	r0, r8, r5
 8003286:	3514      	adds	r5, #20
 8003288:	f7ff fa06 	bl	8002698 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800328c:	2d8c      	cmp	r5, #140	; 0x8c
 800328e:	d1f8      	bne.n	8003282 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8003290:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8003364 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8003294:	4d28      	ldr	r5, [pc, #160]	; (8003338 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8003296:	4648      	mov	r0, r9
 8003298:	f7ff f9fe 	bl	8002698 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800329c:	4628      	mov	r0, r5
 800329e:	f7ff f9fb 	bl	8002698 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80032a2:	4826      	ldr	r0, [pc, #152]	; (800333c <xTaskCreate+0x174>)
 80032a4:	f7ff f9f8 	bl	8002698 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80032a8:	4825      	ldr	r0, [pc, #148]	; (8003340 <xTaskCreate+0x178>)
 80032aa:	f7ff f9f5 	bl	8002698 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80032ae:	4825      	ldr	r0, [pc, #148]	; (8003344 <xTaskCreate+0x17c>)
 80032b0:	f7ff f9f2 	bl	8002698 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80032b4:	4b24      	ldr	r3, [pc, #144]	; (8003348 <xTaskCreate+0x180>)
 80032b6:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80032ba:	4b24      	ldr	r3, [pc, #144]	; (800334c <xTaskCreate+0x184>)
 80032bc:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80032be:	2501      	movs	r5, #1
		uxTaskNumber++;
 80032c0:	4a23      	ldr	r2, [pc, #140]	; (8003350 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 80032c2:	4924      	ldr	r1, [pc, #144]	; (8003354 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 80032c4:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80032c6:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80032c8:	3301      	adds	r3, #1
 80032ca:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80032cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80032ce:	fa05 f302 	lsl.w	r3, r5, r2
 80032d2:	4303      	orrs	r3, r0
 80032d4:	2014      	movs	r0, #20
 80032d6:	600b      	str	r3, [r1, #0]
 80032d8:	fb00 8002 	mla	r0, r0, r2, r8
 80032dc:	4639      	mov	r1, r7
 80032de:	f7ff f9e9 	bl	80026b4 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80032e2:	f7ff fa89 	bl	80027f8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80032e6:	4b1c      	ldr	r3, [pc, #112]	; (8003358 <xTaskCreate+0x190>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	b163      	cbz	r3, 8003306 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80032ec:	6833      	ldr	r3, [r6, #0]
 80032ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d207      	bcs.n	8003306 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80032f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032fa:	4b18      	ldr	r3, [pc, #96]	; (800335c <xTaskCreate+0x194>)
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	f3bf 8f4f 	dsb	sy
 8003302:	f3bf 8f6f 	isb	sy
	}
 8003306:	4628      	mov	r0, r5
 8003308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 800330c:	4628      	mov	r0, r5
 800330e:	f7ff fbfd 	bl	8002b0c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003312:	f04f 35ff 	mov.w	r5, #4294967295
 8003316:	e7f6      	b.n	8003306 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8003318:	4b0f      	ldr	r3, [pc, #60]	; (8003358 <xTaskCreate+0x190>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1ce      	bne.n	80032be <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003320:	6833      	ldr	r3, [r6, #0]
 8003322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003324:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003326:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8003328:	bf98      	it	ls
 800332a:	6034      	strls	r4, [r6, #0]
 800332c:	e7c7      	b.n	80032be <xTaskCreate+0xf6>
 800332e:	bf00      	nop
 8003330:	20005124 	.word	0x20005124
 8003334:	2000508c 	.word	0x2000508c
 8003338:	20005150 	.word	0x20005150
 800333c:	20005170 	.word	0x20005170
 8003340:	2000519c 	.word	0x2000519c
 8003344:	20005188 	.word	0x20005188
 8003348:	20005090 	.word	0x20005090
 800334c:	20005094 	.word	0x20005094
 8003350:	20005134 	.word	0x20005134
 8003354:	20005138 	.word	0x20005138
 8003358:	20005184 	.word	0x20005184
 800335c:	e000ed04 	.word	0xe000ed04
 8003360:	20005098 	.word	0x20005098
 8003364:	2000513c 	.word	0x2000513c

08003368 <vTaskStartScheduler>:
{
 8003368:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800336a:	2400      	movs	r4, #0
 800336c:	4b16      	ldr	r3, [pc, #88]	; (80033c8 <vTaskStartScheduler+0x60>)
 800336e:	9400      	str	r4, [sp, #0]
 8003370:	9301      	str	r3, [sp, #4]
 8003372:	2280      	movs	r2, #128	; 0x80
 8003374:	4623      	mov	r3, r4
 8003376:	4915      	ldr	r1, [pc, #84]	; (80033cc <vTaskStartScheduler+0x64>)
 8003378:	4815      	ldr	r0, [pc, #84]	; (80033d0 <vTaskStartScheduler+0x68>)
 800337a:	f7ff ff25 	bl	80031c8 <xTaskCreate>
	if( xReturn == pdPASS )
 800337e:	2801      	cmp	r0, #1
 8003380:	d114      	bne.n	80033ac <vTaskStartScheduler+0x44>
 8003382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003386:	f383 8811 	msr	BASEPRI, r3
 800338a:	f3bf 8f6f 	isb	sy
 800338e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8003392:	f04f 32ff 	mov.w	r2, #4294967295
 8003396:	4b0f      	ldr	r3, [pc, #60]	; (80033d4 <vTaskStartScheduler+0x6c>)
 8003398:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800339a:	4b0f      	ldr	r3, [pc, #60]	; (80033d8 <vTaskStartScheduler+0x70>)
 800339c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800339e:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <vTaskStartScheduler+0x74>)
 80033a0:	601c      	str	r4, [r3, #0]
}
 80033a2:	b002      	add	sp, #8
 80033a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 80033a8:	f7ff ba86 	b.w	80028b8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80033ac:	3001      	adds	r0, #1
 80033ae:	d108      	bne.n	80033c2 <vTaskStartScheduler+0x5a>
 80033b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b4:	f383 8811 	msr	BASEPRI, r3
 80033b8:	f3bf 8f6f 	isb	sy
 80033bc:	f3bf 8f4f 	dsb	sy
 80033c0:	e7fe      	b.n	80033c0 <vTaskStartScheduler+0x58>
}
 80033c2:	b002      	add	sp, #8
 80033c4:	bd10      	pop	{r4, pc}
 80033c6:	bf00      	nop
 80033c8:	20005164 	.word	0x20005164
 80033cc:	08005fdc 	.word	0x08005fdc
 80033d0:	0800364d 	.word	0x0800364d
 80033d4:	20005168 	.word	0x20005168
 80033d8:	20005184 	.word	0x20005184
 80033dc:	200051b0 	.word	0x200051b0

080033e0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80033e0:	4a02      	ldr	r2, [pc, #8]	; (80033ec <vTaskSuspendAll+0xc>)
 80033e2:	6813      	ldr	r3, [r2, #0]
 80033e4:	3301      	adds	r3, #1
 80033e6:	6013      	str	r3, [r2, #0]
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	20005130 	.word	0x20005130

080033f0 <xTaskIncrementTick>:
{
 80033f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033f4:	4b3c      	ldr	r3, [pc, #240]	; (80034e8 <xTaskIncrementTick+0xf8>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d153      	bne.n	80034a4 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 80033fc:	4b3b      	ldr	r3, [pc, #236]	; (80034ec <xTaskIncrementTick+0xfc>)
 80033fe:	681c      	ldr	r4, [r3, #0]
 8003400:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8003402:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8003404:	b9bc      	cbnz	r4, 8003436 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8003406:	4b3a      	ldr	r3, [pc, #232]	; (80034f0 <xTaskIncrementTick+0x100>)
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	6812      	ldr	r2, [r2, #0]
 800340c:	b142      	cbz	r2, 8003420 <xTaskIncrementTick+0x30>
 800340e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003412:	f383 8811 	msr	BASEPRI, r3
 8003416:	f3bf 8f6f 	isb	sy
 800341a:	f3bf 8f4f 	dsb	sy
 800341e:	e7fe      	b.n	800341e <xTaskIncrementTick+0x2e>
 8003420:	4a34      	ldr	r2, [pc, #208]	; (80034f4 <xTaskIncrementTick+0x104>)
 8003422:	6819      	ldr	r1, [r3, #0]
 8003424:	6810      	ldr	r0, [r2, #0]
 8003426:	6018      	str	r0, [r3, #0]
 8003428:	6011      	str	r1, [r2, #0]
 800342a:	4a33      	ldr	r2, [pc, #204]	; (80034f8 <xTaskIncrementTick+0x108>)
 800342c:	6813      	ldr	r3, [r2, #0]
 800342e:	3301      	adds	r3, #1
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	f7ff fe67 	bl	8003104 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003436:	4d31      	ldr	r5, [pc, #196]	; (80034fc <xTaskIncrementTick+0x10c>)
 8003438:	f04f 0b00 	mov.w	fp, #0
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	4f30      	ldr	r7, [pc, #192]	; (8003500 <xTaskIncrementTick+0x110>)
 8003440:	429c      	cmp	r4, r3
 8003442:	d33e      	bcc.n	80034c2 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003444:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80034f0 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8003448:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8003510 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800344c:	f8d8 2000 	ldr.w	r2, [r8]
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	bb72      	cbnz	r2, 80034b2 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003454:	f04f 32ff 	mov.w	r2, #4294967295
 8003458:	602a      	str	r2, [r5, #0]
					break;
 800345a:	e032      	b.n	80034c2 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800345c:	f106 0a04 	add.w	sl, r6, #4
 8003460:	4650      	mov	r0, sl
 8003462:	f7ff f94a 	bl	80026fa <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003466:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8003468:	b119      	cbz	r1, 8003472 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800346a:	f106 0018 	add.w	r0, r6, #24
 800346e:	f7ff f944 	bl	80026fa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003472:	2201      	movs	r2, #1
 8003474:	f04f 0e14 	mov.w	lr, #20
 8003478:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800347a:	f8d9 3000 	ldr.w	r3, [r9]
 800347e:	fa02 f100 	lsl.w	r1, r2, r0
 8003482:	4319      	orrs	r1, r3
 8003484:	4b1f      	ldr	r3, [pc, #124]	; (8003504 <xTaskIncrementTick+0x114>)
 8003486:	f8c9 1000 	str.w	r1, [r9]
 800348a:	fb0e 3000 	mla	r0, lr, r0, r3
 800348e:	4651      	mov	r1, sl
 8003490:	f7ff f910 	bl	80026b4 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003494:	6838      	ldr	r0, [r7, #0]
 8003496:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8003498:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800349a:	4291      	cmp	r1, r2
 800349c:	bf28      	it	cs
 800349e:	f04f 0b01 	movcs.w	fp, #1
 80034a2:	e7d3      	b.n	800344c <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 80034a4:	4a18      	ldr	r2, [pc, #96]	; (8003508 <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 80034a6:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 80034aa:	6813      	ldr	r3, [r2, #0]
 80034ac:	3301      	adds	r3, #1
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	e011      	b.n	80034d6 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80034b2:	f8d8 2000 	ldr.w	r2, [r8]
 80034b6:	68d2      	ldr	r2, [r2, #12]
 80034b8:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80034ba:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80034bc:	428c      	cmp	r4, r1
 80034be:	d2cd      	bcs.n	800345c <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80034c0:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	4b0f      	ldr	r3, [pc, #60]	; (8003504 <xTaskIncrementTick+0x114>)
 80034c6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80034c8:	2214      	movs	r2, #20
 80034ca:	434a      	muls	r2, r1
 80034cc:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80034ce:	2a02      	cmp	r2, #2
 80034d0:	bf28      	it	cs
 80034d2:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80034d6:	4a0d      	ldr	r2, [pc, #52]	; (800350c <xTaskIncrementTick+0x11c>)
 80034d8:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80034da:	2a00      	cmp	r2, #0
 80034dc:	bf18      	it	ne
 80034de:	f04f 0b01 	movne.w	fp, #1
}
 80034e2:	4658      	mov	r0, fp
 80034e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034e8:	20005130 	.word	0x20005130
 80034ec:	200051b0 	.word	0x200051b0
 80034f0:	20005090 	.word	0x20005090
 80034f4:	20005094 	.word	0x20005094
 80034f8:	2000516c 	.word	0x2000516c
 80034fc:	20005168 	.word	0x20005168
 8003500:	2000508c 	.word	0x2000508c
 8003504:	20005098 	.word	0x20005098
 8003508:	2000512c 	.word	0x2000512c
 800350c:	200051b4 	.word	0x200051b4
 8003510:	20005138 	.word	0x20005138

08003514 <xTaskResumeAll>:
{
 8003514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8003518:	4c31      	ldr	r4, [pc, #196]	; (80035e0 <xTaskResumeAll+0xcc>)
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	b943      	cbnz	r3, 8003530 <xTaskResumeAll+0x1c>
 800351e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003522:	f383 8811 	msr	BASEPRI, r3
 8003526:	f3bf 8f6f 	isb	sy
 800352a:	f3bf 8f4f 	dsb	sy
 800352e:	e7fe      	b.n	800352e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8003530:	f7ff f940 	bl	80027b4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003534:	6823      	ldr	r3, [r4, #0]
 8003536:	3b01      	subs	r3, #1
 8003538:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800353a:	6824      	ldr	r4, [r4, #0]
 800353c:	b12c      	cbz	r4, 800354a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800353e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003540:	f7ff f95a 	bl	80027f8 <vPortExitCritical>
}
 8003544:	4620      	mov	r0, r4
 8003546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800354a:	4b26      	ldr	r3, [pc, #152]	; (80035e4 <xTaskResumeAll+0xd0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d0f5      	beq.n	800353e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003552:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80035fc <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8003556:	4f24      	ldr	r7, [pc, #144]	; (80035e8 <xTaskResumeAll+0xd4>)
 8003558:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003600 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800355c:	f8d9 3000 	ldr.w	r3, [r9]
 8003560:	b9e3      	cbnz	r3, 800359c <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8003562:	b10c      	cbz	r4, 8003568 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8003564:	f7ff fdce 	bl	8003104 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003568:	4d20      	ldr	r5, [pc, #128]	; (80035ec <xTaskResumeAll+0xd8>)
 800356a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800356c:	b144      	cbz	r4, 8003580 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 800356e:	2701      	movs	r7, #1
 8003570:	4e1f      	ldr	r6, [pc, #124]	; (80035f0 <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 8003572:	f7ff ff3d 	bl	80033f0 <xTaskIncrementTick>
 8003576:	b100      	cbz	r0, 800357a <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8003578:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800357a:	3c01      	subs	r4, #1
 800357c:	d1f9      	bne.n	8003572 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 800357e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8003580:	4b1b      	ldr	r3, [pc, #108]	; (80035f0 <xTaskResumeAll+0xdc>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d0da      	beq.n	800353e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8003588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800358c:	4b19      	ldr	r3, [pc, #100]	; (80035f4 <xTaskResumeAll+0xe0>)
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	f3bf 8f4f 	dsb	sy
 8003594:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003598:	2401      	movs	r4, #1
 800359a:	e7d1      	b.n	8003540 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800359c:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 80035a0:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80035a2:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035a4:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035a6:	f104 0018 	add.w	r0, r4, #24
 80035aa:	f7ff f8a6 	bl	80026fa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035ae:	4630      	mov	r0, r6
 80035b0:	f7ff f8a3 	bl	80026fa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80035b4:	2014      	movs	r0, #20
 80035b6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80035b8:	6839      	ldr	r1, [r7, #0]
 80035ba:	fa05 f302 	lsl.w	r3, r5, r2
 80035be:	430b      	orrs	r3, r1
 80035c0:	fb00 8002 	mla	r0, r0, r2, r8
 80035c4:	4631      	mov	r1, r6
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	f7ff f874 	bl	80026b4 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035cc:	4b0a      	ldr	r3, [pc, #40]	; (80035f8 <xTaskResumeAll+0xe4>)
 80035ce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d4:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80035d6:	bf24      	itt	cs
 80035d8:	4b05      	ldrcs	r3, [pc, #20]	; (80035f0 <xTaskResumeAll+0xdc>)
 80035da:	601d      	strcs	r5, [r3, #0]
 80035dc:	e7be      	b.n	800355c <xTaskResumeAll+0x48>
 80035de:	bf00      	nop
 80035e0:	20005130 	.word	0x20005130
 80035e4:	20005124 	.word	0x20005124
 80035e8:	20005138 	.word	0x20005138
 80035ec:	2000512c 	.word	0x2000512c
 80035f0:	200051b4 	.word	0x200051b4
 80035f4:	e000ed04 	.word	0xe000ed04
 80035f8:	2000508c 	.word	0x2000508c
 80035fc:	20005170 	.word	0x20005170
 8003600:	20005098 	.word	0x20005098

08003604 <vTaskDelay>:
	{
 8003604:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003606:	b940      	cbnz	r0, 800361a <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8003608:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800360c:	4b0d      	ldr	r3, [pc, #52]	; (8003644 <vTaskDelay+0x40>)
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	f3bf 8f4f 	dsb	sy
 8003614:	f3bf 8f6f 	isb	sy
 8003618:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800361a:	4b0b      	ldr	r3, [pc, #44]	; (8003648 <vTaskDelay+0x44>)
 800361c:	6819      	ldr	r1, [r3, #0]
 800361e:	b141      	cbz	r1, 8003632 <vTaskDelay+0x2e>
 8003620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003624:	f383 8811 	msr	BASEPRI, r3
 8003628:	f3bf 8f6f 	isb	sy
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	e7fe      	b.n	8003630 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003632:	f7ff fed5 	bl	80033e0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003636:	f7ff fd77 	bl	8003128 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800363a:	f7ff ff6b 	bl	8003514 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800363e:	2800      	cmp	r0, #0
 8003640:	d0e2      	beq.n	8003608 <vTaskDelay+0x4>
 8003642:	bd08      	pop	{r3, pc}
 8003644:	e000ed04 	.word	0xe000ed04
 8003648:	20005130 	.word	0x20005130

0800364c <prvIdleTask>:
{
 800364c:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800364e:	4e17      	ldr	r6, [pc, #92]	; (80036ac <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003650:	4c17      	ldr	r4, [pc, #92]	; (80036b0 <prvIdleTask+0x64>)
 8003652:	6823      	ldr	r3, [r4, #0]
 8003654:	b963      	cbnz	r3, 8003670 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003656:	4b17      	ldr	r3, [pc, #92]	; (80036b4 <prvIdleTask+0x68>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d9f8      	bls.n	8003650 <prvIdleTask+0x4>
				taskYIELD();
 800365e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003662:	4b15      	ldr	r3, [pc, #84]	; (80036b8 <prvIdleTask+0x6c>)
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	f3bf 8f4f 	dsb	sy
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	e7ef      	b.n	8003650 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8003670:	f7ff feb6 	bl	80033e0 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003674:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8003676:	f7ff ff4d 	bl	8003514 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800367a:	2d00      	cmp	r5, #0
 800367c:	d0e9      	beq.n	8003652 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 800367e:	f7ff f899 	bl	80027b4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003682:	68f3      	ldr	r3, [r6, #12]
 8003684:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003686:	1d28      	adds	r0, r5, #4
 8003688:	f7ff f837 	bl	80026fa <uxListRemove>
					--uxCurrentNumberOfTasks;
 800368c:	4a0b      	ldr	r2, [pc, #44]	; (80036bc <prvIdleTask+0x70>)
 800368e:	6813      	ldr	r3, [r2, #0]
 8003690:	3b01      	subs	r3, #1
 8003692:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	3b01      	subs	r3, #1
 8003698:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 800369a:	f7ff f8ad 	bl	80027f8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 800369e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80036a0:	f7ff fa34 	bl	8002b0c <vPortFree>
			vPortFree( pxTCB );
 80036a4:	4628      	mov	r0, r5
 80036a6:	f7ff fa31 	bl	8002b0c <vPortFree>
 80036aa:	e7d2      	b.n	8003652 <prvIdleTask+0x6>
 80036ac:	2000519c 	.word	0x2000519c
 80036b0:	20005128 	.word	0x20005128
 80036b4:	20005098 	.word	0x20005098
 80036b8:	e000ed04 	.word	0xe000ed04
 80036bc:	20005124 	.word	0x20005124

080036c0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036c0:	4b17      	ldr	r3, [pc, #92]	; (8003720 <vTaskSwitchContext+0x60>)
{
 80036c2:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	4b17      	ldr	r3, [pc, #92]	; (8003724 <vTaskSwitchContext+0x64>)
 80036c8:	b112      	cbz	r2, 80036d0 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80036ca:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 80036d0:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80036d2:	4b15      	ldr	r3, [pc, #84]	; (8003728 <vTaskSwitchContext+0x68>)
 80036d4:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80036d6:	fab3 f383 	clz	r3, r3
 80036da:	2214      	movs	r2, #20
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	f1c3 031f 	rsb	r3, r3, #31
 80036e2:	435a      	muls	r2, r3
 80036e4:	4911      	ldr	r1, [pc, #68]	; (800372c <vTaskSwitchContext+0x6c>)
 80036e6:	588c      	ldr	r4, [r1, r2]
 80036e8:	1888      	adds	r0, r1, r2
 80036ea:	b944      	cbnz	r4, 80036fe <vTaskSwitchContext+0x3e>
	__asm volatile
 80036ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f0:	f383 8811 	msr	BASEPRI, r3
 80036f4:	f3bf 8f6f 	isb	sy
 80036f8:	f3bf 8f4f 	dsb	sy
 80036fc:	e7fe      	b.n	80036fc <vTaskSwitchContext+0x3c>
 80036fe:	6844      	ldr	r4, [r0, #4]
 8003700:	3208      	adds	r2, #8
 8003702:	6864      	ldr	r4, [r4, #4]
 8003704:	440a      	add	r2, r1
 8003706:	4294      	cmp	r4, r2
 8003708:	bf08      	it	eq
 800370a:	6862      	ldreq	r2, [r4, #4]
 800370c:	6044      	str	r4, [r0, #4]
 800370e:	bf08      	it	eq
 8003710:	6042      	streq	r2, [r0, #4]
 8003712:	2214      	movs	r2, #20
 8003714:	fb02 1303 	mla	r3, r2, r3, r1
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	68da      	ldr	r2, [r3, #12]
 800371c:	4b04      	ldr	r3, [pc, #16]	; (8003730 <vTaskSwitchContext+0x70>)
 800371e:	e7d5      	b.n	80036cc <vTaskSwitchContext+0xc>
 8003720:	20005130 	.word	0x20005130
 8003724:	200051b4 	.word	0x200051b4
 8003728:	20005138 	.word	0x20005138
 800372c:	20005098 	.word	0x20005098
 8003730:	2000508c 	.word	0x2000508c

08003734 <vTaskPlaceOnEventList>:
{
 8003734:	b510      	push	{r4, lr}
 8003736:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8003738:	b940      	cbnz	r0, 800374c <vTaskPlaceOnEventList+0x18>
 800373a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800373e:	f383 8811 	msr	BASEPRI, r3
 8003742:	f3bf 8f6f 	isb	sy
 8003746:	f3bf 8f4f 	dsb	sy
 800374a:	e7fe      	b.n	800374a <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800374c:	4b05      	ldr	r3, [pc, #20]	; (8003764 <vTaskPlaceOnEventList+0x30>)
 800374e:	6819      	ldr	r1, [r3, #0]
 8003750:	3118      	adds	r1, #24
 8003752:	f7fe ffbb 	bl	80026cc <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003756:	4620      	mov	r0, r4
}
 8003758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800375c:	2101      	movs	r1, #1
 800375e:	f7ff bce3 	b.w	8003128 <prvAddCurrentTaskToDelayedList>
 8003762:	bf00      	nop
 8003764:	2000508c 	.word	0x2000508c

08003768 <xTaskRemoveFromEventList>:
{
 8003768:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800376a:	68c3      	ldr	r3, [r0, #12]
 800376c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800376e:	b944      	cbnz	r4, 8003782 <xTaskRemoveFromEventList+0x1a>
 8003770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003774:	f383 8811 	msr	BASEPRI, r3
 8003778:	f3bf 8f6f 	isb	sy
 800377c:	f3bf 8f4f 	dsb	sy
 8003780:	e7fe      	b.n	8003780 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003782:	f104 0518 	add.w	r5, r4, #24
 8003786:	4628      	mov	r0, r5
 8003788:	f7fe ffb7 	bl	80026fa <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800378c:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <xTaskRemoveFromEventList+0x6c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	b9e3      	cbnz	r3, 80037cc <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003792:	1d25      	adds	r5, r4, #4
 8003794:	4628      	mov	r0, r5
 8003796:	f7fe ffb0 	bl	80026fa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800379a:	2301      	movs	r3, #1
 800379c:	490e      	ldr	r1, [pc, #56]	; (80037d8 <xTaskRemoveFromEventList+0x70>)
 800379e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80037a0:	6808      	ldr	r0, [r1, #0]
 80037a2:	4093      	lsls	r3, r2
 80037a4:	4303      	orrs	r3, r0
 80037a6:	2014      	movs	r0, #20
 80037a8:	600b      	str	r3, [r1, #0]
 80037aa:	4629      	mov	r1, r5
 80037ac:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <xTaskRemoveFromEventList+0x74>)
 80037ae:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80037b2:	f7fe ff7f 	bl	80026b4 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80037b6:	4b0a      	ldr	r3, [pc, #40]	; (80037e0 <xTaskRemoveFromEventList+0x78>)
 80037b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037be:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80037c0:	bf85      	ittet	hi
 80037c2:	2001      	movhi	r0, #1
 80037c4:	4b07      	ldrhi	r3, [pc, #28]	; (80037e4 <xTaskRemoveFromEventList+0x7c>)
		xReturn = pdFALSE;
 80037c6:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 80037c8:	6018      	strhi	r0, [r3, #0]
}
 80037ca:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80037cc:	4629      	mov	r1, r5
 80037ce:	4806      	ldr	r0, [pc, #24]	; (80037e8 <xTaskRemoveFromEventList+0x80>)
 80037d0:	e7ef      	b.n	80037b2 <xTaskRemoveFromEventList+0x4a>
 80037d2:	bf00      	nop
 80037d4:	20005130 	.word	0x20005130
 80037d8:	20005138 	.word	0x20005138
 80037dc:	20005098 	.word	0x20005098
 80037e0:	2000508c 	.word	0x2000508c
 80037e4:	200051b4 	.word	0x200051b4
 80037e8:	20005170 	.word	0x20005170

080037ec <vTaskSetTimeOutState>:
{
 80037ec:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 80037ee:	b908      	cbnz	r0, 80037f4 <vTaskSetTimeOutState+0x8>
 80037f0:	f7ff fce0 	bl	80031b4 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80037f4:	4b03      	ldr	r3, [pc, #12]	; (8003804 <vTaskSetTimeOutState+0x18>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80037fa:	4b03      	ldr	r3, [pc, #12]	; (8003808 <vTaskSetTimeOutState+0x1c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6043      	str	r3, [r0, #4]
 8003800:	bd08      	pop	{r3, pc}
 8003802:	bf00      	nop
 8003804:	2000516c 	.word	0x2000516c
 8003808:	200051b0 	.word	0x200051b0

0800380c <xTaskCheckForTimeOut>:
{
 800380c:	b538      	push	{r3, r4, r5, lr}
 800380e:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8003810:	4604      	mov	r4, r0
 8003812:	b940      	cbnz	r0, 8003826 <xTaskCheckForTimeOut+0x1a>
 8003814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003818:	f383 8811 	msr	BASEPRI, r3
 800381c:	f3bf 8f6f 	isb	sy
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	e7fe      	b.n	8003824 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8003826:	b941      	cbnz	r1, 800383a <xTaskCheckForTimeOut+0x2e>
 8003828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800382c:	f383 8811 	msr	BASEPRI, r3
 8003830:	f3bf 8f6f 	isb	sy
 8003834:	f3bf 8f4f 	dsb	sy
 8003838:	e7fe      	b.n	8003838 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800383a:	f7fe ffbb 	bl	80027b4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800383e:	4b0e      	ldr	r3, [pc, #56]	; (8003878 <xTaskCheckForTimeOut+0x6c>)
 8003840:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8003842:	682b      	ldr	r3, [r5, #0]
 8003844:	1c5a      	adds	r2, r3, #1
 8003846:	d010      	beq.n	800386a <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003848:	4a0c      	ldr	r2, [pc, #48]	; (800387c <xTaskCheckForTimeOut+0x70>)
 800384a:	6820      	ldr	r0, [r4, #0]
 800384c:	6812      	ldr	r2, [r2, #0]
 800384e:	4290      	cmp	r0, r2
 8003850:	6862      	ldr	r2, [r4, #4]
 8003852:	d001      	beq.n	8003858 <xTaskCheckForTimeOut+0x4c>
 8003854:	4291      	cmp	r1, r2
 8003856:	d20d      	bcs.n	8003874 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003858:	1a88      	subs	r0, r1, r2
 800385a:	4283      	cmp	r3, r0
 800385c:	d90a      	bls.n	8003874 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800385e:	1a5b      	subs	r3, r3, r1
 8003860:	4413      	add	r3, r2
 8003862:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003864:	4620      	mov	r0, r4
 8003866:	f7ff ffc1 	bl	80037ec <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 800386a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800386c:	f7fe ffc4 	bl	80027f8 <vPortExitCritical>
}
 8003870:	4620      	mov	r0, r4
 8003872:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8003874:	2401      	movs	r4, #1
 8003876:	e7f9      	b.n	800386c <xTaskCheckForTimeOut+0x60>
 8003878:	200051b0 	.word	0x200051b0
 800387c:	2000516c 	.word	0x2000516c

08003880 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8003880:	2201      	movs	r2, #1
 8003882:	4b01      	ldr	r3, [pc, #4]	; (8003888 <vTaskMissedYield+0x8>)
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	4770      	bx	lr
 8003888:	200051b4 	.word	0x200051b4

0800388c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800388c:	4b05      	ldr	r3, [pc, #20]	; (80038a4 <xTaskGetSchedulerState+0x18>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	b133      	cbz	r3, 80038a0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003892:	4b05      	ldr	r3, [pc, #20]	; (80038a8 <xTaskGetSchedulerState+0x1c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003898:	bf0c      	ite	eq
 800389a:	2002      	moveq	r0, #2
 800389c:	2000      	movne	r0, #0
 800389e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80038a0:	2001      	movs	r0, #1
	}
 80038a2:	4770      	bx	lr
 80038a4:	20005184 	.word	0x20005184
 80038a8:	20005130 	.word	0x20005130

080038ac <vTaskPriorityInherit>:
	{
 80038ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80038b0:	4604      	mov	r4, r0
 80038b2:	2800      	cmp	r0, #0
 80038b4:	d039      	beq.n	800392a <vTaskPriorityInherit+0x7e>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80038b6:	4d1e      	ldr	r5, [pc, #120]	; (8003930 <vTaskPriorityInherit+0x84>)
 80038b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80038ba:	682a      	ldr	r2, [r5, #0]
 80038bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80038be:	4293      	cmp	r3, r2
 80038c0:	d233      	bcs.n	800392a <vTaskPriorityInherit+0x7e>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80038c2:	2714      	movs	r7, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80038c4:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80038c6:	4e1b      	ldr	r6, [pc, #108]	; (8003934 <vTaskPriorityInherit+0x88>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80038c8:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038ca:	bfa8      	it	ge
 80038cc:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80038ce:	fb07 6303 	mla	r3, r7, r3, r6
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038d2:	bfa2      	ittt	ge
 80038d4:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 80038d6:	f1c2 0207 	rsbge	r2, r2, #7
 80038da:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80038dc:	6942      	ldr	r2, [r0, #20]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d120      	bne.n	8003924 <vTaskPriorityInherit+0x78>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038e2:	f100 0804 	add.w	r8, r0, #4
 80038e6:	4640      	mov	r0, r8
 80038e8:	f7fe ff07 	bl	80026fa <uxListRemove>
 80038ec:	4a12      	ldr	r2, [pc, #72]	; (8003938 <vTaskPriorityInherit+0x8c>)
 80038ee:	b948      	cbnz	r0, 8003904 <vTaskPriorityInherit+0x58>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80038f0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80038f2:	4347      	muls	r7, r0
 80038f4:	59f3      	ldr	r3, [r6, r7]
 80038f6:	b92b      	cbnz	r3, 8003904 <vTaskPriorityInherit+0x58>
 80038f8:	2101      	movs	r1, #1
 80038fa:	6813      	ldr	r3, [r2, #0]
 80038fc:	4081      	lsls	r1, r0
 80038fe:	ea23 0301 	bic.w	r3, r3, r1
 8003902:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003904:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 8003906:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003908:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800390a:	2301      	movs	r3, #1
 800390c:	4083      	lsls	r3, r0
 800390e:	430b      	orrs	r3, r1
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	2314      	movs	r3, #20
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003914:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8003916:	4641      	mov	r1, r8
 8003918:	fb03 6000 	mla	r0, r3, r0, r6
	}
 800391c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8003920:	f7fe bec8 	b.w	80026b4 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003924:	682b      	ldr	r3, [r5, #0]
 8003926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003928:	62c3      	str	r3, [r0, #44]	; 0x2c
 800392a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800392e:	bf00      	nop
 8003930:	2000508c 	.word	0x2000508c
 8003934:	20005098 	.word	0x20005098
 8003938:	20005138 	.word	0x20005138

0800393c <xTaskPriorityDisinherit>:
	{
 800393c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800393e:	4604      	mov	r4, r0
 8003940:	b908      	cbnz	r0, 8003946 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8003942:	2000      	movs	r0, #0
 8003944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8003946:	4b22      	ldr	r3, [pc, #136]	; (80039d0 <xTaskPriorityDisinherit+0x94>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4298      	cmp	r0, r3
 800394c:	d008      	beq.n	8003960 <xTaskPriorityDisinherit+0x24>
 800394e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003952:	f383 8811 	msr	BASEPRI, r3
 8003956:	f3bf 8f6f 	isb	sy
 800395a:	f3bf 8f4f 	dsb	sy
 800395e:	e7fe      	b.n	800395e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003960:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003962:	b943      	cbnz	r3, 8003976 <xTaskPriorityDisinherit+0x3a>
 8003964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003968:	f383 8811 	msr	BASEPRI, r3
 800396c:	f3bf 8f6f 	isb	sy
 8003970:	f3bf 8f4f 	dsb	sy
 8003974:	e7fe      	b.n	8003974 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003976:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003978:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 800397a:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800397c:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800397e:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003980:	d0df      	beq.n	8003942 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1dd      	bne.n	8003942 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003986:	1d05      	adds	r5, r0, #4
 8003988:	4628      	mov	r0, r5
 800398a:	f7fe feb6 	bl	80026fa <uxListRemove>
 800398e:	4e11      	ldr	r6, [pc, #68]	; (80039d4 <xTaskPriorityDisinherit+0x98>)
 8003990:	4a11      	ldr	r2, [pc, #68]	; (80039d8 <xTaskPriorityDisinherit+0x9c>)
 8003992:	b950      	cbnz	r0, 80039aa <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003994:	2114      	movs	r1, #20
 8003996:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003998:	4379      	muls	r1, r7
 800399a:	5873      	ldr	r3, [r6, r1]
 800399c:	b92b      	cbnz	r3, 80039aa <xTaskPriorityDisinherit+0x6e>
 800399e:	2001      	movs	r0, #1
 80039a0:	6813      	ldr	r3, [r2, #0]
 80039a2:	40b8      	lsls	r0, r7
 80039a4:	ea23 0300 	bic.w	r3, r3, r0
 80039a8:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80039aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039ac:	f1c3 0107 	rsb	r1, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80039b0:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039b2:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80039b4:	2401      	movs	r4, #1
 80039b6:	6811      	ldr	r1, [r2, #0]
 80039b8:	fa04 f003 	lsl.w	r0, r4, r3
 80039bc:	4308      	orrs	r0, r1
 80039be:	6010      	str	r0, [r2, #0]
 80039c0:	2014      	movs	r0, #20
 80039c2:	4629      	mov	r1, r5
 80039c4:	fb00 6003 	mla	r0, r0, r3, r6
 80039c8:	f7fe fe74 	bl	80026b4 <vListInsertEnd>
					xReturn = pdTRUE;
 80039cc:	4620      	mov	r0, r4
	}
 80039ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039d0:	2000508c 	.word	0x2000508c
 80039d4:	20005098 	.word	0x20005098
 80039d8:	20005138 	.word	0x20005138

080039dc <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80039dc:	4b04      	ldr	r3, [pc, #16]	; (80039f0 <pvTaskIncrementMutexHeldCount+0x14>)
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	b11a      	cbz	r2, 80039ea <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 80039e2:	6819      	ldr	r1, [r3, #0]
 80039e4:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80039e6:	3201      	adds	r2, #1
 80039e8:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 80039ea:	6818      	ldr	r0, [r3, #0]
	}
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	2000508c 	.word	0x2000508c

080039f4 <xScanButtonsTask>:
#include "useful.h"

extern UART_HandleTypeDef huart1;
extern uint8_t showBlynk;

void xScanButtonsTask(void* arguments){
 80039f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	uint8_t prevBtnState = 0;
	uint8_t curBtnState = 0;
	uint8_t prevSysState = 0;
 80039f8:	2500      	movs	r5, #0
	uint8_t prevBtnState = 0;
 80039fa:	462f      	mov	r7, r5

	for(;;){
		curBtnState = HAL_GPIO_ReadPin(HALL_SENS_PORT, HALL_SENS_PIN);
 80039fc:	4e25      	ldr	r6, [pc, #148]	; (8003a94 <xScanButtonsTask+0xa0>)
 80039fe:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8003aa0 <xScanButtonsTask+0xac>
				if (!prevBtnState){
					if (prevSysState > 0){
						prevSysState = 0;
						showBlynk = 0;
						//HAL_GPIO_WritePin(A_LED_PORT, A_LED_PIN, GPIO_PIN_SET);
						TIM3->CCR1 = 0;
 8003a02:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8003aa4 <xScanButtonsTask+0xb0>
		curBtnState = HAL_GPIO_ReadPin(HALL_SENS_PORT, HALL_SENS_PIN);
 8003a06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a0a:	4630      	mov	r0, r6
 8003a0c:	f7fd fcf4 	bl	80013f8 <HAL_GPIO_ReadPin>
		if (curBtnState != prevBtnState){
 8003a10:	4287      	cmp	r7, r0
		curBtnState = HAL_GPIO_ReadPin(HALL_SENS_PORT, HALL_SENS_PIN);
 8003a12:	4604      	mov	r4, r0
		if (curBtnState != prevBtnState){
 8003a14:	d030      	beq.n	8003a78 <xScanButtonsTask+0x84>
			vTaskDelay(1 / portTICK_RATE_MS);
 8003a16:	2001      	movs	r0, #1
 8003a18:	f7ff fdf4 	bl	8003604 <vTaskDelay>
			curBtnState = HAL_GPIO_ReadPin(HALL_SENS_PORT, HALL_SENS_PIN);
 8003a1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a20:	4630      	mov	r0, r6
 8003a22:	f7fd fce9 	bl	80013f8 <HAL_GPIO_ReadPin>
			if (curBtnState != prevBtnState){
 8003a26:	4287      	cmp	r7, r0
			curBtnState = HAL_GPIO_ReadPin(HALL_SENS_PORT, HALL_SENS_PIN);
 8003a28:	4604      	mov	r4, r0
			if (curBtnState != prevBtnState){
 8003a2a:	d025      	beq.n	8003a78 <xScanButtonsTask+0x84>
				if (!prevBtnState){
 8003a2c:	bb20      	cbnz	r0, 8003a78 <xScanButtonsTask+0x84>
					if (prevSysState > 0){
 8003a2e:	b345      	cbz	r5, 8003a82 <xScanButtonsTask+0x8e>
						TIM3->CCR2 = 0;
						TIM3->CCR3 = 65535;
 8003a30:	f64f 73ff 	movw	r3, #65535	; 0xffff
						showBlynk = 0;
 8003a34:	f889 0000 	strb.w	r0, [r9]
						CMD_RF_ON;
 8003a38:	4602      	mov	r2, r0
						TIM3->CCR1 = 0;
 8003a3a:	f8c8 0034 	str.w	r0, [r8, #52]	; 0x34
						CMD_RF_ON;
 8003a3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
						TIM3->CCR2 = 0;
 8003a42:	f8c8 0038 	str.w	r0, [r8, #56]	; 0x38
						TIM3->CCR3 = 65535;
 8003a46:	f8c8 303c 	str.w	r3, [r8, #60]	; 0x3c
						CMD_RF_ON;
 8003a4a:	4630      	mov	r0, r6
 8003a4c:	f7fd fcda 	bl	8001404 <HAL_GPIO_WritePin>
						vTaskDelay(50 / portTICK_RATE_MS);
 8003a50:	2032      	movs	r0, #50	; 0x32
 8003a52:	f7ff fdd7 	bl	8003604 <vTaskDelay>

						HAL_UART_Transmit(&huart1, (uint8_t*) "AT+C001\r", 8, 0x2000);
 8003a56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	490e      	ldr	r1, [pc, #56]	; (8003a98 <xScanButtonsTask+0xa4>)
 8003a5e:	480f      	ldr	r0, [pc, #60]	; (8003a9c <xScanButtonsTask+0xa8>)
 8003a60:	f7fe fc00 	bl	8002264 <HAL_UART_Transmit>

						vTaskDelay(50 / portTICK_RATE_MS);
 8003a64:	2032      	movs	r0, #50	; 0x32
 8003a66:	f7ff fdcd 	bl	8003604 <vTaskDelay>
						CMD_RF_OFF;
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a70:	4630      	mov	r0, r6
 8003a72:	f7fd fcc7 	bl	8001404 <HAL_GPIO_WritePin>
						prevSysState = 0;
 8003a76:	4625      	mov	r5, r4
					}
				}
			}
		}

		vTaskDelay(10 / portTICK_RATE_MS);
 8003a78:	200a      	movs	r0, #10
 8003a7a:	f7ff fdc3 	bl	8003604 <vTaskDelay>
		curBtnState = HAL_GPIO_ReadPin(HALL_SENS_PORT, HALL_SENS_PIN);
 8003a7e:	4627      	mov	r7, r4
 8003a80:	e7c1      	b.n	8003a06 <xScanButtonsTask+0x12>
						init_rf433();
 8003a82:	f001 f8cd 	bl	8004c20 <init_rf433>
						showBlynk = 1;
 8003a86:	2301      	movs	r3, #1
 8003a88:	462c      	mov	r4, r5
 8003a8a:	f889 3000 	strb.w	r3, [r9]
						prevSysState = 1;
 8003a8e:	461d      	mov	r5, r3
 8003a90:	e7f2      	b.n	8003a78 <xScanButtonsTask+0x84>
 8003a92:	bf00      	nop
 8003a94:	40010800 	.word	0x40010800
 8003a98:	08005fe1 	.word	0x08005fe1
 8003a9c:	200053fc 	.word	0x200053fc
 8003aa0:	2000000c 	.word	0x2000000c
 8003aa4:	40000400 	.word	0x40000400

08003aa8 <xAnalyzeTask>:
extern GPIO_TypeDef *UP_PORT[4];
extern uint32_t UP_PIN[4];
extern GPIO_TypeDef *DOWN_PORT[4];
extern uint32_t DOWN_PIN[4];

void xAnalyzeTask(void *arguments){
 8003aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	portBASE_TYPE xStatus;
	uint8_t i = 0;
	uint8_t analyzeCounter[4] = {0};
 8003aac:	2500      	movs	r5, #0
	uint8_t prescalerCounter = 0;

	xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 8003aae:	4e78      	ldr	r6, [pc, #480]	; (8003c90 <xAnalyzeTask+0x1e8>)
void xAnalyzeTask(void *arguments){
 8003ab0:	b085      	sub	sp, #20
	xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 8003ab2:	6830      	ldr	r0, [r6, #0]
 8003ab4:	462b      	mov	r3, r5
 8003ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8003aba:	4629      	mov	r1, r5
	uint8_t analyzeCounter[4] = {0};
 8003abc:	9503      	str	r5, [sp, #12]
	xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 8003abe:	f7ff fa5d 	bl	8002f7c <xQueueGenericReceive>
 8003ac2:	9600      	str	r6, [sp, #0]
				vTaskDelay(1000 / portTICK_RATE_MS);
			}
			else{
				if (prescalerCounter >= 5){
					prescalerCounter = 0;
					workState = FREE;
 8003ac4:	4e73      	ldr	r6, [pc, #460]	; (8003c94 <xAnalyzeTask+0x1ec>)
		xStatus = xSemaphoreTake(xPressureCompensationSemaphore, portMAX_DELAY);
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	9800      	ldr	r0, [sp, #0]
 8003aca:	f04f 32ff 	mov.w	r2, #4294967295
 8003ace:	4619      	mov	r1, r3
 8003ad0:	6800      	ldr	r0, [r0, #0]
 8003ad2:	f7ff fa53 	bl	8002f7c <xQueueGenericReceive>
		if (xStatus == pdPASS){
 8003ad6:	2801      	cmp	r0, #1
 8003ad8:	d1f5      	bne.n	8003ac6 <xAnalyzeTask+0x1e>
			if (airSystemType == 0){ //     
 8003ada:	4b6f      	ldr	r3, [pc, #444]	; (8003c98 <xAnalyzeTask+0x1f0>)
 8003adc:	781c      	ldrb	r4, [r3, #0]
 8003ade:	2c00      	cmp	r4, #0
 8003ae0:	d163      	bne.n	8003baa <xAnalyzeTask+0x102>
					if (pressIsLower[i]){
 8003ae2:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8003cb4 <xAnalyzeTask+0x20c>
 8003ae6:	4f6d      	ldr	r7, [pc, #436]	; (8003c9c <xAnalyzeTask+0x1f4>)
 8003ae8:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 8003cb8 <xAnalyzeTask+0x210>
				workState = FREE;
 8003aec:	7034      	strb	r4, [r6, #0]
					if (pressIsLower[i]){
 8003aee:	f814 a009 	ldrb.w	sl, [r4, r9]
						if (filteredPressure[i] < nessPressure[i]){
 8003af2:	f837 2014 	ldrh.w	r2, [r7, r4, lsl #1]
 8003af6:	f838 3014 	ldrh.w	r3, [r8, r4, lsl #1]
					if (pressIsLower[i]){
 8003afa:	f1ba 0f00 	cmp.w	sl, #0
 8003afe:	d045      	beq.n	8003b8c <xAnalyzeTask+0xe4>
						if (filteredPressure[i] < nessPressure[i]){
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d213      	bcs.n	8003b2c <xAnalyzeTask+0x84>
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003b04:	4b66      	ldr	r3, [pc, #408]	; (8003ca0 <xAnalyzeTask+0x1f8>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 8003b0c:	4b65      	ldr	r3, [pc, #404]	; (8003ca4 <xAnalyzeTask+0x1fc>)
 8003b0e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003b12:	f7fd fc77 	bl	8001404 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_SET);
 8003b16:	2201      	movs	r2, #1
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003b18:	4b63      	ldr	r3, [pc, #396]	; (8003ca8 <xAnalyzeTask+0x200>)
 8003b1a:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 8003b1e:	4b63      	ldr	r3, [pc, #396]	; (8003cac <xAnalyzeTask+0x204>)
 8003b20:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003b24:	f7fd fc6e 	bl	8001404 <HAL_GPIO_WritePin>
							workState = WORKING;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	7033      	strb	r3, [r6, #0]
 8003b2c:	3401      	adds	r4, #1
				for (i = 0; i < 4; i++){
 8003b2e:	2c04      	cmp	r4, #4
 8003b30:	d1dd      	bne.n	8003aee <xAnalyzeTask+0x46>
				if (workState == FREE){
 8003b32:	7832      	ldrb	r2, [r6, #0]
 8003b34:	4b5e      	ldr	r3, [pc, #376]	; (8003cb0 <xAnalyzeTask+0x208>)
 8003b36:	bbb2      	cbnz	r2, 8003ba6 <xAnalyzeTask+0xfe>
				vTaskDelay(500 / portTICK_RATE_MS);
 8003b38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
					pressureCompensation = ON;
 8003b3c:	701a      	strb	r2, [r3, #0]
				vTaskDelay(500 / portTICK_RATE_MS);
 8003b3e:	2400      	movs	r4, #0
 8003b40:	f7ff fd60 	bl	8003604 <vTaskDelay>
					HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003b44:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8003ca8 <xAnalyzeTask+0x200>
 8003b48:	4f58      	ldr	r7, [pc, #352]	; (8003cac <xAnalyzeTask+0x204>)
 8003b4a:	f838 1024 	ldrh.w	r1, [r8, r4, lsl #2]
 8003b4e:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003b52:	2200      	movs	r2, #0
 8003b54:	3401      	adds	r4, #1
 8003b56:	f7fd fc55 	bl	8001404 <HAL_GPIO_WritePin>
				for (i = 0; i < 4; i++){
 8003b5a:	2c04      	cmp	r4, #4
 8003b5c:	d1f5      	bne.n	8003b4a <xAnalyzeTask+0xa2>
				vTaskDelay(500 / portTICK_RATE_MS);
 8003b5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003b62:	f7ff fd4f 	bl	8003604 <vTaskDelay>
 8003b66:	2400      	movs	r4, #0
					HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003b68:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8003ca0 <xAnalyzeTask+0x1f8>
 8003b6c:	4f4d      	ldr	r7, [pc, #308]	; (8003ca4 <xAnalyzeTask+0x1fc>)
 8003b6e:	f838 1024 	ldrh.w	r1, [r8, r4, lsl #2]
 8003b72:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003b76:	2200      	movs	r2, #0
 8003b78:	3401      	adds	r4, #1
 8003b7a:	f7fd fc43 	bl	8001404 <HAL_GPIO_WritePin>
				for (i = 0; i < 4; i++){
 8003b7e:	2c04      	cmp	r4, #4
 8003b80:	d1f5      	bne.n	8003b6e <xAnalyzeTask+0xc6>
				vTaskDelay(1000 / portTICK_RATE_MS);
 8003b82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b86:	f7ff fd3d 	bl	8003604 <vTaskDelay>
 8003b8a:	e79c      	b.n	8003ac6 <xAnalyzeTask+0x1e>
						if (filteredPressure[i] > nessPressure[i]){
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d9cd      	bls.n	8003b2c <xAnalyzeTask+0x84>
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_SET);
 8003b90:	4b43      	ldr	r3, [pc, #268]	; (8003ca0 <xAnalyzeTask+0x1f8>)
 8003b92:	2201      	movs	r2, #1
 8003b94:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 8003b98:	4b42      	ldr	r3, [pc, #264]	; (8003ca4 <xAnalyzeTask+0x1fc>)
 8003b9a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003b9e:	f7fd fc31 	bl	8001404 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003ba2:	4652      	mov	r2, sl
 8003ba4:	e7b8      	b.n	8003b18 <xAnalyzeTask+0x70>
					pressureCompensation = ON;
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	e7c6      	b.n	8003b38 <xAnalyzeTask+0x90>
				if (prescalerCounter >= 5){
 8003baa:	2d04      	cmp	r5, #4
 8003bac:	d96c      	bls.n	8003c88 <xAnalyzeTask+0x1e0>
					workState = FREE;
 8003bae:	2400      	movs	r4, #0
 8003bb0:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8003ca4 <xAnalyzeTask+0x1fc>
 8003bb4:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8003ca0 <xAnalyzeTask+0x1f8>
 8003bb8:	4f3c      	ldr	r7, [pc, #240]	; (8003cac <xAnalyzeTask+0x204>)
 8003bba:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8003ca8 <xAnalyzeTask+0x200>
 8003bbe:	7034      	strb	r4, [r6, #0]
 8003bc0:	ad03      	add	r5, sp, #12

					for (i = 0; i < 4; i++){
						if (analyzeCounter[i] < 5){
 8003bc2:	782a      	ldrb	r2, [r5, #0]
 8003bc4:	00a3      	lsls	r3, r4, #2
 8003bc6:	2a04      	cmp	r2, #4
 8003bc8:	9301      	str	r3, [sp, #4]
 8003bca:	d84a      	bhi.n	8003c62 <xAnalyzeTask+0x1ba>
							workState = WORKING;
 8003bcc:	2301      	movs	r3, #1
							if (pressIsLower[i]){
 8003bce:	4939      	ldr	r1, [pc, #228]	; (8003cb4 <xAnalyzeTask+0x20c>)
							workState = WORKING;
 8003bd0:	7033      	strb	r3, [r6, #0]
							if (pressIsLower[i]){
 8003bd2:	f814 b001 	ldrb.w	fp, [r4, r1]
 8003bd6:	4938      	ldr	r1, [pc, #224]	; (8003cb8 <xAnalyzeTask+0x210>)
 8003bd8:	f1bb 0f00 	cmp.w	fp, #0
 8003bdc:	d02d      	beq.n	8003c3a <xAnalyzeTask+0x192>
								if (filteredPressure[i] < nessPressure[i]){
 8003bde:	482f      	ldr	r0, [pc, #188]	; (8003c9c <xAnalyzeTask+0x1f4>)
 8003be0:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
 8003be4:	f830 0014 	ldrh.w	r0, [r0, r4, lsl #1]
 8003be8:	4288      	cmp	r0, r1
 8003bea:	d222      	bcs.n	8003c32 <xAnalyzeTask+0x18a>
									analyzeCounter[i] = 0;
 8003bec:	f04f 0b00 	mov.w	fp, #0
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_SET);
 8003bf0:	461a      	mov	r2, r3
									analyzeCounter[i] = 0;
 8003bf2:	f885 b000 	strb.w	fp, [r5]
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
								}
								else{
									analyzeCounter[i] += 1;
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003bf6:	f8b8 1000 	ldrh.w	r1, [r8]
 8003bfa:	f8d9 0000 	ldr.w	r0, [r9]
 8003bfe:	f7fd fc01 	bl	8001404 <HAL_GPIO_WritePin>
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003c02:	2200      	movs	r2, #0
							}
							else{
								if (filteredPressure[i] > nessPressure[i]){
									analyzeCounter[i] = 0;
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_SET);
 8003c04:	00a3      	lsls	r3, r4, #2
 8003c06:	f83a 1003 	ldrh.w	r1, [sl, r3]
							}
						}
						else{
							analyzeCounter[i] = 0;
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003c0a:	6838      	ldr	r0, [r7, #0]
 8003c0c:	3401      	adds	r4, #1
 8003c0e:	f7fd fbf9 	bl	8001404 <HAL_GPIO_WritePin>
					for (i = 0; i < 4; i++){
 8003c12:	2c04      	cmp	r4, #4
 8003c14:	f105 0501 	add.w	r5, r5, #1
 8003c18:	f109 0904 	add.w	r9, r9, #4
 8003c1c:	f108 0804 	add.w	r8, r8, #4
 8003c20:	f107 0704 	add.w	r7, r7, #4
 8003c24:	d1cd      	bne.n	8003bc2 <xAnalyzeTask+0x11a>
						}
					}

					if (workState == FREE){
 8003c26:	7832      	ldrb	r2, [r6, #0]
 8003c28:	4b21      	ldr	r3, [pc, #132]	; (8003cb0 <xAnalyzeTask+0x208>)
 8003c2a:	bb4a      	cbnz	r2, 8003c80 <xAnalyzeTask+0x1d8>
						prescalerCounter = 10;
						pressureCompensation = OFF;
 8003c2c:	701a      	strb	r2, [r3, #0]
						prescalerCounter = 10;
 8003c2e:	250a      	movs	r5, #10
 8003c30:	e749      	b.n	8003ac6 <xAnalyzeTask+0x1e>
									analyzeCounter[i] += 1;
 8003c32:	1c53      	adds	r3, r2, #1
 8003c34:	702b      	strb	r3, [r5, #0]
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003c36:	2200      	movs	r2, #0
 8003c38:	e7dd      	b.n	8003bf6 <xAnalyzeTask+0x14e>
 8003c3a:	9301      	str	r3, [sp, #4]
								if (filteredPressure[i] > nessPressure[i]){
 8003c3c:	4b17      	ldr	r3, [pc, #92]	; (8003c9c <xAnalyzeTask+0x1f4>)
 8003c3e:	f831 1014 	ldrh.w	r1, [r1, r4, lsl #1]
 8003c42:	f833 0014 	ldrh.w	r0, [r3, r4, lsl #1]
 8003c46:	4288      	cmp	r0, r1
 8003c48:	d9f3      	bls.n	8003c32 <xAnalyzeTask+0x18a>
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003c4a:	465a      	mov	r2, fp
									analyzeCounter[i] = 0;
 8003c4c:	f885 b000 	strb.w	fp, [r5]
									HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003c50:	f8b8 1000 	ldrh.w	r1, [r8]
 8003c54:	f8d9 0000 	ldr.w	r0, [r9]
 8003c58:	f7fd fbd4 	bl	8001404 <HAL_GPIO_WritePin>
									HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_SET);
 8003c5c:	9b01      	ldr	r3, [sp, #4]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	e7d0      	b.n	8003c04 <xAnalyzeTask+0x15c>
							analyzeCounter[i] = 0;
 8003c62:	f04f 0b00 	mov.w	fp, #0
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003c66:	f8b8 1000 	ldrh.w	r1, [r8]
 8003c6a:	465a      	mov	r2, fp
							analyzeCounter[i] = 0;
 8003c6c:	f885 b000 	strb.w	fp, [r5]
							HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8003c70:	f8d9 0000 	ldr.w	r0, [r9]
 8003c74:	f7fd fbc6 	bl	8001404 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8003c78:	465a      	mov	r2, fp
 8003c7a:	f83a 1024 	ldrh.w	r1, [sl, r4, lsl #2]
 8003c7e:	e7c4      	b.n	8003c0a <xAnalyzeTask+0x162>
					}
					else{
						pressureCompensation = ON;
 8003c80:	2201      	movs	r2, #1
					prescalerCounter = 0;
 8003c82:	2500      	movs	r5, #0
						pressureCompensation = ON;
 8003c84:	701a      	strb	r2, [r3, #0]
 8003c86:	e71e      	b.n	8003ac6 <xAnalyzeTask+0x1e>
					}
				}
				else{
					prescalerCounter++;
 8003c88:	1c6c      	adds	r4, r5, #1
 8003c8a:	b2e5      	uxtb	r5, r4
 8003c8c:	e71b      	b.n	8003ac6 <xAnalyzeTask+0x1e>
 8003c8e:	bf00      	nop
 8003c90:	20005384 	.word	0x20005384
 8003c94:	20005278 	.word	0x20005278
 8003c98:	200051b8 	.word	0x200051b8
 8003c9c:	20000050 	.word	0x20000050
 8003ca0:	20000030 	.word	0x20000030
 8003ca4:	20000040 	.word	0x20000040
 8003ca8:	20000010 	.word	0x20000010
 8003cac:	20000020 	.word	0x20000020
 8003cb0:	20005274 	.word	0x20005274
 8003cb4:	20005279 	.word	0x20005279
 8003cb8:	2000526c 	.word	0x2000526c

08003cbc <xBlynkTask>:
extern uint16_t server_UID;
uint32_t unique_ID[3] = {0};

uint8_t showBlynk = 1;

void xBlynkTask(void* arguments){
 8003cbc:	b510      	push	{r4, lr}
    uint16_t b = 20000;
    uint16_t g = 30000;
    int16_t bInc = -100;
    int16_t gInc = -100;
	for(;;){
		  if (showBlynk){
 8003cbe:	4c04      	ldr	r4, [pc, #16]	; (8003cd0 <xBlynkTask+0x14>)
 8003cc0:	7823      	ldrb	r3, [r4, #0]
 8003cc2:	b903      	cbnz	r3, 8003cc6 <xBlynkTask+0xa>
 8003cc4:	e7fe      	b.n	8003cc4 <xBlynkTask+0x8>
			  vTaskDelay(10);
 8003cc6:	200a      	movs	r0, #10
 8003cc8:	f7ff fc9c 	bl	8003604 <vTaskDelay>
 8003ccc:	e7f8      	b.n	8003cc0 <xBlynkTask+0x4>
 8003cce:	bf00      	nop
 8003cd0:	2000000c 	.word	0x2000000c

08003cd4 <print_settings>:
  		sprintf(message, "heap after queue: %ld\r\n", fre);
  		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
  	#endif
}

void print_settings(void){
 8003cd4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	#if DEBUG_SERIAL
		sprintf(message, "Settings:\n");
 8003cd6:	4c28      	ldr	r4, [pc, #160]	; (8003d78 <print_settings+0xa4>)
 8003cd8:	4928      	ldr	r1, [pc, #160]	; (8003d7c <print_settings+0xa8>)
 8003cda:	4620      	mov	r0, r4
 8003cdc:	f001 f878 	bl	8004dd0 <strcpy>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003ce0:	4620      	mov	r0, r4
 8003ce2:	f7fc faa5 	bl	8000230 <strlen>
 8003ce6:	4e26      	ldr	r6, [pc, #152]	; (8003d80 <print_settings+0xac>)
		sprintf(message, "Stored 1:%d, %d, %d, %d\n", 	controllerSettings.storedPos_1[0],
														controllerSettings.storedPos_1[1],
 8003ce8:	4d26      	ldr	r5, [pc, #152]	; (8003d84 <print_settings+0xb0>)
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003cea:	b282      	uxth	r2, r0
 8003cec:	4621      	mov	r1, r4
 8003cee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cf2:	4630      	mov	r0, r6
 8003cf4:	f7fe fab6 	bl	8002264 <HAL_UART_Transmit>
		sprintf(message, "Stored 1:%d, %d, %d, %d\n", 	controllerSettings.storedPos_1[0],
 8003cf8:	8a69      	ldrh	r1, [r5, #18]
 8003cfa:	89eb      	ldrh	r3, [r5, #14]
 8003cfc:	9101      	str	r1, [sp, #4]
 8003cfe:	8a29      	ldrh	r1, [r5, #16]
 8003d00:	89aa      	ldrh	r2, [r5, #12]
 8003d02:	9100      	str	r1, [sp, #0]
 8003d04:	4620      	mov	r0, r4
 8003d06:	4920      	ldr	r1, [pc, #128]	; (8003d88 <print_settings+0xb4>)
 8003d08:	f001 f812 	bl	8004d30 <siprintf>
														controllerSettings.storedPos_1[2],
														controllerSettings.storedPos_1[3]);
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003d0c:	4620      	mov	r0, r4
 8003d0e:	f7fc fa8f 	bl	8000230 <strlen>
 8003d12:	4621      	mov	r1, r4
 8003d14:	b282      	uxth	r2, r0
 8003d16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	f7fe faa2 	bl	8002264 <HAL_UART_Transmit>
		sprintf(message, "Stored 2:%d, %d, %d, %d\n", 	controllerSettings.storedPos_2[0],
 8003d20:	8b69      	ldrh	r1, [r5, #26]
 8003d22:	8aeb      	ldrh	r3, [r5, #22]
 8003d24:	9101      	str	r1, [sp, #4]
 8003d26:	8b29      	ldrh	r1, [r5, #24]
 8003d28:	8aaa      	ldrh	r2, [r5, #20]
 8003d2a:	9100      	str	r1, [sp, #0]
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	4917      	ldr	r1, [pc, #92]	; (8003d8c <print_settings+0xb8>)
 8003d30:	f000 fffe 	bl	8004d30 <siprintf>
														controllerSettings.storedPos_2[1],
														controllerSettings.storedPos_2[2],
														controllerSettings.storedPos_2[3]);
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003d34:	4620      	mov	r0, r4
 8003d36:	f7fc fa7b 	bl	8000230 <strlen>
 8003d3a:	4621      	mov	r1, r4
 8003d3c:	b282      	uxth	r2, r0
 8003d3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d42:	4630      	mov	r0, r6
 8003d44:	f7fe fa8e 	bl	8002264 <HAL_UART_Transmit>
		sprintf(message, "Stored 3:%d, %d, %d, %d\n", 	controllerSettings.storedPos_3[0],
 8003d48:	8c69      	ldrh	r1, [r5, #34]	; 0x22
 8003d4a:	8beb      	ldrh	r3, [r5, #30]
 8003d4c:	9101      	str	r1, [sp, #4]
 8003d4e:	8c29      	ldrh	r1, [r5, #32]
 8003d50:	8baa      	ldrh	r2, [r5, #28]
 8003d52:	9100      	str	r1, [sp, #0]
 8003d54:	4620      	mov	r0, r4
 8003d56:	490e      	ldr	r1, [pc, #56]	; (8003d90 <print_settings+0xbc>)
 8003d58:	f000 ffea 	bl	8004d30 <siprintf>
														controllerSettings.storedPos_3[1],
														controllerSettings.storedPos_3[2],
														controllerSettings.storedPos_3[3]);
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	f7fc fa67 	bl	8000230 <strlen>
 8003d62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d66:	b282      	uxth	r2, r0
 8003d68:	4621      	mov	r1, r4
 8003d6a:	4630      	mov	r0, r6
	#endif
}
 8003d6c:	b002      	add	sp, #8
 8003d6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003d72:	f7fe ba77 	b.w	8002264 <HAL_UART_Transmit>
 8003d76:	bf00      	nop
 8003d78:	200051ec 	.word	0x200051ec
 8003d7c:	080060ba 	.word	0x080060ba
 8003d80:	200053fc 	.word	0x200053fc
 8003d84:	200051c8 	.word	0x200051c8
 8003d88:	080060c5 	.word	0x080060c5
 8003d8c:	080060de 	.word	0x080060de
 8003d90:	080060f7 	.word	0x080060f7

08003d94 <controller_initialize>:
void controller_initialize(){
 8003d94:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_UART_Transmit(&huart1, (uint8_t*) "AT+FU1\n", 7, 0x2000);
 8003d96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d9a:	2207      	movs	r2, #7
 8003d9c:	4974      	ldr	r1, [pc, #464]	; (8003f70 <controller_initialize+0x1dc>)
 8003d9e:	4875      	ldr	r0, [pc, #468]	; (8003f74 <controller_initialize+0x1e0>)
 8003da0:	f7fe fa60 	bl	8002264 <HAL_UART_Transmit>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003da4:	2100      	movs	r1, #0
 8003da6:	4874      	ldr	r0, [pc, #464]	; (8003f78 <controller_initialize+0x1e4>)
 8003da8:	f7fe f920 	bl	8001fec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003dac:	2104      	movs	r1, #4
 8003dae:	4872      	ldr	r0, [pc, #456]	; (8003f78 <controller_initialize+0x1e4>)
 8003db0:	f7fe f91c 	bl	8001fec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003db4:	2108      	movs	r1, #8
 8003db6:	4870      	ldr	r0, [pc, #448]	; (8003f78 <controller_initialize+0x1e4>)
 8003db8:	f7fe f918 	bl	8001fec <HAL_TIM_PWM_Start>
	TIM3->CCR1 = 35000;
 8003dbc:	f648 02b8 	movw	r2, #35000	; 0x88b8
 8003dc0:	4b6e      	ldr	r3, [pc, #440]	; (8003f7c <controller_initialize+0x1e8>)
	HAL_UART_Receive_IT(&huart1, &recCommandByte, 1);
 8003dc2:	496f      	ldr	r1, [pc, #444]	; (8003f80 <controller_initialize+0x1ec>)
	TIM3->CCR1 = 35000;
 8003dc4:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_GetUID(unique_ID);
 8003dc6:	4c6f      	ldr	r4, [pc, #444]	; (8003f84 <controller_initialize+0x1f0>)
	HAL_UART_Receive_IT(&huart1, &recCommandByte, 1);
 8003dc8:	2201      	movs	r2, #1
 8003dca:	486a      	ldr	r0, [pc, #424]	; (8003f74 <controller_initialize+0x1e0>)
 8003dcc:	f7fe faa6 	bl	800231c <HAL_UART_Receive_IT>
	HAL_ADCEx_InjectedStart_IT(&hadc1);
 8003dd0:	486d      	ldr	r0, [pc, #436]	; (8003f88 <controller_initialize+0x1f4>)
 8003dd2:	f7fc fd85 	bl	80008e0 <HAL_ADCEx_InjectedStart_IT>
	mRead_flash();
 8003dd6:	f000 f94b 	bl	8004070 <mRead_flash>
	  HAL_GetUID(unique_ID);
 8003dda:	4620      	mov	r0, r4
 8003ddc:	f7fc fc1e 	bl	800061c <HAL_GetUID>
	  server_UID = (unique_ID[0] + unique_ID[1] + unique_ID[2]) / 65536;
 8003de0:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003de4:	4413      	add	r3, r2
 8003de6:	68a2      	ldr	r2, [r4, #8]
 8003de8:	4413      	add	r3, r2
 8003dea:	4a68      	ldr	r2, [pc, #416]	; (8003f8c <controller_initialize+0x1f8>)
 8003dec:	0c1b      	lsrs	r3, r3, #16
 8003dee:	8013      	strh	r3, [r2, #0]
	print_settings();
 8003df0:	f7ff ff70 	bl	8003cd4 <print_settings>
	vSemaphoreCreateBinary(xPressureCompensationSemaphore);
 8003df4:	2203      	movs	r2, #3
 8003df6:	2100      	movs	r1, #0
 8003df8:	2001      	movs	r0, #1
 8003dfa:	f7fe ff85 	bl	8002d08 <xQueueGenericCreate>
 8003dfe:	4a64      	ldr	r2, [pc, #400]	; (8003f90 <controller_initialize+0x1fc>)
 8003e00:	6010      	str	r0, [r2, #0]
 8003e02:	b120      	cbz	r0, 8003e0e <controller_initialize+0x7a>
 8003e04:	2300      	movs	r3, #0
 8003e06:	461a      	mov	r2, r3
 8003e08:	4619      	mov	r1, r3
 8003e0a:	f7fe ff9f 	bl	8002d4c <xQueueGenericSend>
		uint32_t fre=xPortGetFreeHeapSize();
 8003e0e:	f7fe feb5 	bl	8002b7c <xPortGetFreeHeapSize>
		sprintf(message, "Free heap: %ld\r\n", fre);
 8003e12:	4960      	ldr	r1, [pc, #384]	; (8003f94 <controller_initialize+0x200>)
 8003e14:	4602      	mov	r2, r0
 8003e16:	4860      	ldr	r0, [pc, #384]	; (8003f98 <controller_initialize+0x204>)
 8003e18:	f000 ff8a 	bl	8004d30 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003e1c:	485e      	ldr	r0, [pc, #376]	; (8003f98 <controller_initialize+0x204>)
 8003e1e:	f7fc fa07 	bl	8000230 <strlen>
	xTaskCreate(xBlynkTask,
 8003e22:	2400      	movs	r4, #0
 8003e24:	2501      	movs	r5, #1
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003e26:	b282      	uxth	r2, r0
 8003e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e2c:	495a      	ldr	r1, [pc, #360]	; (8003f98 <controller_initialize+0x204>)
 8003e2e:	4851      	ldr	r0, [pc, #324]	; (8003f74 <controller_initialize+0x1e0>)
 8003e30:	f7fe fa18 	bl	8002264 <HAL_UART_Transmit>
	xTaskCreate(xBlynkTask,
 8003e34:	4623      	mov	r3, r4
 8003e36:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003e3a:	4958      	ldr	r1, [pc, #352]	; (8003f9c <controller_initialize+0x208>)
 8003e3c:	9401      	str	r4, [sp, #4]
 8003e3e:	9500      	str	r5, [sp, #0]
 8003e40:	4857      	ldr	r0, [pc, #348]	; (8003fa0 <controller_initialize+0x20c>)
 8003e42:	f7ff f9c1 	bl	80031c8 <xTaskCreate>
		fre=xPortGetFreeHeapSize();
 8003e46:	f7fe fe99 	bl	8002b7c <xPortGetFreeHeapSize>
		sprintf(message, "heap after Blynk: %ld\r\n", fre);
 8003e4a:	4956      	ldr	r1, [pc, #344]	; (8003fa4 <controller_initialize+0x210>)
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	4852      	ldr	r0, [pc, #328]	; (8003f98 <controller_initialize+0x204>)
 8003e50:	f000 ff6e 	bl	8004d30 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003e54:	4850      	ldr	r0, [pc, #320]	; (8003f98 <controller_initialize+0x204>)
 8003e56:	f7fc f9eb 	bl	8000230 <strlen>
 8003e5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e5e:	b282      	uxth	r2, r0
 8003e60:	494d      	ldr	r1, [pc, #308]	; (8003f98 <controller_initialize+0x204>)
 8003e62:	4844      	ldr	r0, [pc, #272]	; (8003f74 <controller_initialize+0x1e0>)
 8003e64:	f7fe f9fe 	bl	8002264 <HAL_UART_Transmit>
	xTaskCreate(xScanButtonsTask,
 8003e68:	4623      	mov	r3, r4
 8003e6a:	22c8      	movs	r2, #200	; 0xc8
 8003e6c:	494e      	ldr	r1, [pc, #312]	; (8003fa8 <controller_initialize+0x214>)
 8003e6e:	9401      	str	r4, [sp, #4]
 8003e70:	9500      	str	r5, [sp, #0]
 8003e72:	484e      	ldr	r0, [pc, #312]	; (8003fac <controller_initialize+0x218>)
 8003e74:	f7ff f9a8 	bl	80031c8 <xTaskCreate>
		fre=xPortGetFreeHeapSize();
 8003e78:	f7fe fe80 	bl	8002b7c <xPortGetFreeHeapSize>
		sprintf(message, "heap after Scan: %ld\r\n", fre);
 8003e7c:	494c      	ldr	r1, [pc, #304]	; (8003fb0 <controller_initialize+0x21c>)
 8003e7e:	4602      	mov	r2, r0
 8003e80:	4845      	ldr	r0, [pc, #276]	; (8003f98 <controller_initialize+0x204>)
 8003e82:	f000 ff55 	bl	8004d30 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003e86:	4844      	ldr	r0, [pc, #272]	; (8003f98 <controller_initialize+0x204>)
 8003e88:	f7fc f9d2 	bl	8000230 <strlen>
 8003e8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e90:	b282      	uxth	r2, r0
 8003e92:	4941      	ldr	r1, [pc, #260]	; (8003f98 <controller_initialize+0x204>)
 8003e94:	4837      	ldr	r0, [pc, #220]	; (8003f74 <controller_initialize+0x1e0>)
 8003e96:	f7fe f9e5 	bl	8002264 <HAL_UART_Transmit>
	xTaskCreate(xStoreADCDataTask,
 8003e9a:	4623      	mov	r3, r4
 8003e9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ea0:	4944      	ldr	r1, [pc, #272]	; (8003fb4 <controller_initialize+0x220>)
 8003ea2:	9401      	str	r4, [sp, #4]
 8003ea4:	9500      	str	r5, [sp, #0]
 8003ea6:	4844      	ldr	r0, [pc, #272]	; (8003fb8 <controller_initialize+0x224>)
 8003ea8:	f7ff f98e 	bl	80031c8 <xTaskCreate>
		fre=xPortGetFreeHeapSize();
 8003eac:	f7fe fe66 	bl	8002b7c <xPortGetFreeHeapSize>
		sprintf(message, "heap after SADCData: %ld\r\n", fre);
 8003eb0:	4942      	ldr	r1, [pc, #264]	; (8003fbc <controller_initialize+0x228>)
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	4838      	ldr	r0, [pc, #224]	; (8003f98 <controller_initialize+0x204>)
 8003eb6:	f000 ff3b 	bl	8004d30 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003eba:	4837      	ldr	r0, [pc, #220]	; (8003f98 <controller_initialize+0x204>)
 8003ebc:	f7fc f9b8 	bl	8000230 <strlen>
 8003ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ec4:	b282      	uxth	r2, r0
 8003ec6:	4934      	ldr	r1, [pc, #208]	; (8003f98 <controller_initialize+0x204>)
 8003ec8:	482a      	ldr	r0, [pc, #168]	; (8003f74 <controller_initialize+0x1e0>)
 8003eca:	f7fe f9cb 	bl	8002264 <HAL_UART_Transmit>
	xTaskCreate(xProcessCommandTask,
 8003ece:	2303      	movs	r3, #3
 8003ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	493a      	ldr	r1, [pc, #232]	; (8003fc0 <controller_initialize+0x22c>)
 8003ed8:	4623      	mov	r3, r4
 8003eda:	9401      	str	r4, [sp, #4]
 8003edc:	4839      	ldr	r0, [pc, #228]	; (8003fc4 <controller_initialize+0x230>)
 8003ede:	f7ff f973 	bl	80031c8 <xTaskCreate>
		fre=xPortGetFreeHeapSize();
 8003ee2:	f7fe fe4b 	bl	8002b7c <xPortGetFreeHeapSize>
		sprintf(message, "heap after ProcCmd: %ld\r\n", fre);
 8003ee6:	4938      	ldr	r1, [pc, #224]	; (8003fc8 <controller_initialize+0x234>)
 8003ee8:	4602      	mov	r2, r0
 8003eea:	482b      	ldr	r0, [pc, #172]	; (8003f98 <controller_initialize+0x204>)
 8003eec:	f000 ff20 	bl	8004d30 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003ef0:	4829      	ldr	r0, [pc, #164]	; (8003f98 <controller_initialize+0x204>)
 8003ef2:	f7fc f99d 	bl	8000230 <strlen>
 8003ef6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003efa:	b282      	uxth	r2, r0
 8003efc:	4926      	ldr	r1, [pc, #152]	; (8003f98 <controller_initialize+0x204>)
 8003efe:	481d      	ldr	r0, [pc, #116]	; (8003f74 <controller_initialize+0x1e0>)
 8003f00:	f7fe f9b0 	bl	8002264 <HAL_UART_Transmit>
	xTaskCreate(xAnalyzeTask,
 8003f04:	4623      	mov	r3, r4
 8003f06:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003f0a:	4930      	ldr	r1, [pc, #192]	; (8003fcc <controller_initialize+0x238>)
 8003f0c:	9401      	str	r4, [sp, #4]
 8003f0e:	9500      	str	r5, [sp, #0]
 8003f10:	482f      	ldr	r0, [pc, #188]	; (8003fd0 <controller_initialize+0x23c>)
 8003f12:	f7ff f959 	bl	80031c8 <xTaskCreate>
		fre=xPortGetFreeHeapSize();
 8003f16:	f7fe fe31 	bl	8002b7c <xPortGetFreeHeapSize>
		sprintf(message, "heap after AnTask: %ld\r\n", fre);
 8003f1a:	492e      	ldr	r1, [pc, #184]	; (8003fd4 <controller_initialize+0x240>)
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	481e      	ldr	r0, [pc, #120]	; (8003f98 <controller_initialize+0x204>)
 8003f20:	f000 ff06 	bl	8004d30 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) message, strlen(message), 0xFFFF);
 8003f24:	481c      	ldr	r0, [pc, #112]	; (8003f98 <controller_initialize+0x204>)
 8003f26:	f7fc f983 	bl	8000230 <strlen>
 8003f2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f2e:	b282      	uxth	r2, r0
 8003f30:	4919      	ldr	r1, [pc, #100]	; (8003f98 <controller_initialize+0x204>)
 8003f32:	4810      	ldr	r0, [pc, #64]	; (8003f74 <controller_initialize+0x1e0>)
 8003f34:	f7fe f996 	bl	8002264 <HAL_UART_Transmit>
  	xRecCommandQueue = xQueueCreate(COMMAND_QUEUE_SIZE, MAX_COMMAND_LENGTH);
 8003f38:	4622      	mov	r2, r4
 8003f3a:	2140      	movs	r1, #64	; 0x40
 8003f3c:	2002      	movs	r0, #2
 8003f3e:	f7fe fee3 	bl	8002d08 <xQueueGenericCreate>
 8003f42:	4b25      	ldr	r3, [pc, #148]	; (8003fd8 <controller_initialize+0x244>)
 8003f44:	6018      	str	r0, [r3, #0]
  		fre=xPortGetFreeHeapSize();
 8003f46:	f7fe fe19 	bl	8002b7c <xPortGetFreeHeapSize>
  		sprintf(message, "heap after queue: %ld\r\n", fre);
 8003f4a:	4924      	ldr	r1, [pc, #144]	; (8003fdc <controller_initialize+0x248>)
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	4812      	ldr	r0, [pc, #72]	; (8003f98 <controller_initialize+0x204>)
 8003f50:	f000 feee 	bl	8004d30 <siprintf>
  		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003f54:	4810      	ldr	r0, [pc, #64]	; (8003f98 <controller_initialize+0x204>)
 8003f56:	f7fc f96b 	bl	8000230 <strlen>
 8003f5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f5e:	b282      	uxth	r2, r0
 8003f60:	490d      	ldr	r1, [pc, #52]	; (8003f98 <controller_initialize+0x204>)
 8003f62:	4804      	ldr	r0, [pc, #16]	; (8003f74 <controller_initialize+0x1e0>)
}
 8003f64:	b003      	add	sp, #12
 8003f66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), 0xFFFF);
 8003f6a:	f7fe b97b 	b.w	8002264 <HAL_UART_Transmit>
 8003f6e:	bf00      	nop
 8003f70:	08005fea 	.word	0x08005fea
 8003f74:	200053fc 	.word	0x200053fc
 8003f78:	20005344 	.word	0x20005344
 8003f7c:	40000400 	.word	0x40000400
 8003f80:	2000544c 	.word	0x2000544c
 8003f84:	200051bc 	.word	0x200051bc
 8003f88:	200053cc 	.word	0x200053cc
 8003f8c:	20005276 	.word	0x20005276
 8003f90:	20005384 	.word	0x20005384
 8003f94:	08005ff2 	.word	0x08005ff2
 8003f98:	200051ec 	.word	0x200051ec
 8003f9c:	08006003 	.word	0x08006003
 8003fa0:	08003cbd 	.word	0x08003cbd
 8003fa4:	08006009 	.word	0x08006009
 8003fa8:	08006021 	.word	0x08006021
 8003fac:	080039f5 	.word	0x080039f5
 8003fb0:	08006026 	.word	0x08006026
 8003fb4:	0800603d 	.word	0x0800603d
 8003fb8:	08004a3d 	.word	0x08004a3d
 8003fbc:	08006046 	.word	0x08006046
 8003fc0:	08006061 	.word	0x08006061
 8003fc4:	08004431 	.word	0x08004431
 8003fc8:	08006069 	.word	0x08006069
 8003fcc:	08006083 	.word	0x08006083
 8003fd0:	08003aa9 	.word	0x08003aa9
 8003fd4:	08006089 	.word	0x08006089
 8003fd8:	20005448 	.word	0x20005448
 8003fdc:	080060a2 	.word	0x080060a2

08003fe0 <mWrite_flash>:

extern UART_HandleTypeDef huart1;

extern struct controllerData controllerSettings;

void mWrite_flash(void){
 8003fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fe2:	b087      	sub	sp, #28
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t pageError;
	uint16_t i;

	HAL_FLASH_Unlock();
 8003fe4:	f7fd f82a 	bl	800103c <HAL_FLASH_Unlock>

	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	9302      	str	r3, [sp, #8]
	EraseInitStruct.PageAddress = SETTINGS_FLASH_PAGE_ADDR;
 8003fec:	4b19      	ldr	r3, [pc, #100]	; (8004054 <mWrite_flash+0x74>)
	EraseInitStruct.NbPages = 1;

	if(HAL_FLASHEx_Erase(&EraseInitStruct, &pageError) != HAL_OK){
 8003fee:	a901      	add	r1, sp, #4
	EraseInitStruct.PageAddress = SETTINGS_FLASH_PAGE_ADDR;
 8003ff0:	9304      	str	r3, [sp, #16]
	EraseInitStruct.NbPages = 1;
 8003ff2:	2301      	movs	r3, #1
	if(HAL_FLASHEx_Erase(&EraseInitStruct, &pageError) != HAL_OK){
 8003ff4:	a802      	add	r0, sp, #8
	EraseInitStruct.NbPages = 1;
 8003ff6:	9305      	str	r3, [sp, #20]
	if(HAL_FLASHEx_Erase(&EraseInitStruct, &pageError) != HAL_OK){
 8003ff8:	f7fd f8d0 	bl	800119c <HAL_FLASHEx_Erase>
 8003ffc:	b130      	cbz	r0, 800400c <mWrite_flash+0x2c>
		#if DEBUG_SERIAL
			HAL_UART_Transmit(&huart1, (uint8_t*) "Erase Flash Error\r\n", 19, 0x1000);
 8003ffe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004002:	2213      	movs	r2, #19
 8004004:	4914      	ldr	r1, [pc, #80]	; (8004058 <mWrite_flash+0x78>)
 8004006:	4815      	ldr	r0, [pc, #84]	; (800405c <mWrite_flash+0x7c>)
 8004008:	f7fe f92c 	bl	8002264 <HAL_UART_Transmit>
void mWrite_flash(void){
 800400c:	4c11      	ldr	r4, [pc, #68]	; (8004054 <mWrite_flash+0x74>)
	}

	uint32_t *source_addr = (void *)&controllerSettings;
	uint32_t *dest_addr = (uint32_t *) SETTINGS_FLASH_PAGE_ADDR;
	for (i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(uint32_t)dest_addr, *source_addr)!= HAL_OK){
 800400e:	4e14      	ldr	r6, [pc, #80]	; (8004060 <mWrite_flash+0x80>)
			#if DEBUG_SERIAL
				HAL_UART_Transmit(&huart1, (uint8_t*) "Write Flash Error\r\n", 19, 0x1000);
 8004010:	4f14      	ldr	r7, [pc, #80]	; (8004064 <mWrite_flash+0x84>)
	for (i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 8004012:	4d15      	ldr	r5, [pc, #84]	; (8004068 <mWrite_flash+0x88>)
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(uint32_t)dest_addr, *source_addr)!= HAL_OK){
 8004014:	f104 4378 	add.w	r3, r4, #4160749568	; 0xf8000000
 8004018:	f5a3 33fe 	sub.w	r3, r3, #130048	; 0x1fc00
 800401c:	599a      	ldr	r2, [r3, r6]
 800401e:	4621      	mov	r1, r4
 8004020:	2300      	movs	r3, #0
 8004022:	2002      	movs	r0, #2
 8004024:	f7fd f850 	bl	80010c8 <HAL_FLASH_Program>
 8004028:	b130      	cbz	r0, 8004038 <mWrite_flash+0x58>
				HAL_UART_Transmit(&huart1, (uint8_t*) "Write Flash Error\r\n", 19, 0x1000);
 800402a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800402e:	2213      	movs	r2, #19
 8004030:	4639      	mov	r1, r7
 8004032:	480a      	ldr	r0, [pc, #40]	; (800405c <mWrite_flash+0x7c>)
 8004034:	f7fe f916 	bl	8002264 <HAL_UART_Transmit>
			#endif
		}
		source_addr++;
		dest_addr++;
 8004038:	3404      	adds	r4, #4
	for (i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 800403a:	42ac      	cmp	r4, r5
 800403c:	d1ea      	bne.n	8004014 <mWrite_flash+0x34>
	}

	HAL_FLASH_Lock();
 800403e:	f7fd f80f 	bl	8001060 <HAL_FLASH_Lock>

	#if DEBUG_SERIAL
		HAL_UART_Transmit(&huart1, (uint8_t*) "Flash ok\r\n", 10, 0x1000);
 8004042:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004046:	220a      	movs	r2, #10
 8004048:	4908      	ldr	r1, [pc, #32]	; (800406c <mWrite_flash+0x8c>)
 800404a:	4804      	ldr	r0, [pc, #16]	; (800405c <mWrite_flash+0x7c>)
 800404c:	f7fe f90a 	bl	8002264 <HAL_UART_Transmit>
	#endif
}
 8004050:	b007      	add	sp, #28
 8004052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004054:	0801fc00 	.word	0x0801fc00
 8004058:	0800612d 	.word	0x0800612d
 800405c:	200053fc 	.word	0x200053fc
 8004060:	200051c8 	.word	0x200051c8
 8004064:	08006141 	.word	0x08006141
 8004068:	0801fc24 	.word	0x0801fc24
 800406c:	08006155 	.word	0x08006155

08004070 <mRead_flash>:

void mRead_flash(void){
	#if DEBUG_SERIAL
		HAL_UART_Transmit(&huart1, (uint8_t*) "reading flash\r\n", 15, 0x1000);
 8004070:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004074:	490d      	ldr	r1, [pc, #52]	; (80040ac <mRead_flash+0x3c>)
void mRead_flash(void){
 8004076:	b510      	push	{r4, lr}
		HAL_UART_Transmit(&huart1, (uint8_t*) "reading flash\r\n", 15, 0x1000);
 8004078:	220f      	movs	r2, #15
 800407a:	480d      	ldr	r0, [pc, #52]	; (80040b0 <mRead_flash+0x40>)
 800407c:	f7fe f8f2 	bl	8002264 <HAL_UART_Transmit>
	#endif
	uint32_t *source_addr = (uint32_t *)SETTINGS_FLASH_PAGE_ADDR;
 8004080:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <mRead_flash+0x44>)
    uint32_t *dest_addr = (void*)&controllerSettings;

    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
        *dest_addr = *(__IO uint32_t*)source_addr;
 8004082:	480d      	ldr	r0, [pc, #52]	; (80040b8 <mRead_flash+0x48>)
    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 8004084:	490d      	ldr	r1, [pc, #52]	; (80040bc <mRead_flash+0x4c>)
        *dest_addr = *(__IO uint32_t*)source_addr;
 8004086:	681c      	ldr	r4, [r3, #0]
 8004088:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
        source_addr++;
 800408c:	3304      	adds	r3, #4
        *dest_addr = *(__IO uint32_t*)source_addr;
 800408e:	f5a2 32fe 	sub.w	r2, r2, #130048	; 0x1fc00
    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 8004092:	428b      	cmp	r3, r1
        *dest_addr = *(__IO uint32_t*)source_addr;
 8004094:	5014      	str	r4, [r2, r0]
    for (uint16_t i=0; i<CONTROLLER_LENGTH_WORDS; i++) {
 8004096:	d1f6      	bne.n	8004086 <mRead_flash+0x16>
    }

	#if DEBUG_SERIAL
		HAL_UART_Transmit(&huart1, (uint8_t*) "Flash read\r\n", 12, 0x1000);
	#endif
}
 8004098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Transmit(&huart1, (uint8_t*) "Flash read\r\n", 12, 0x1000);
 800409c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040a0:	220c      	movs	r2, #12
 80040a2:	4907      	ldr	r1, [pc, #28]	; (80040c0 <mRead_flash+0x50>)
 80040a4:	4802      	ldr	r0, [pc, #8]	; (80040b0 <mRead_flash+0x40>)
 80040a6:	f7fe b8dd 	b.w	8002264 <HAL_UART_Transmit>
 80040aa:	bf00      	nop
 80040ac:	08006110 	.word	0x08006110
 80040b0:	200053fc 	.word	0x200053fc
 80040b4:	0801fc00 	.word	0x0801fc00
 80040b8:	200051c8 	.word	0x200051c8
 80040bc:	0801fc24 	.word	0x0801fc24
 80040c0:	08006120 	.word	0x08006120

080040c4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80040c4:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80040c6:	2001      	movs	r0, #1
 80040c8:	f7fe fad4 	bl	8002674 <osDelay>
 80040cc:	e7fb      	b.n	80040c6 <StartDefaultTask+0x2>
	...

080040d0 <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040d0:	2238      	movs	r2, #56	; 0x38
{
 80040d2:	b530      	push	{r4, r5, lr}
 80040d4:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040d6:	eb0d 0002 	add.w	r0, sp, r2
 80040da:	2100      	movs	r1, #0
 80040dc:	f000 fe1f 	bl	8004d1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040e0:	2214      	movs	r2, #20
 80040e2:	2100      	movs	r1, #0
 80040e4:	a801      	add	r0, sp, #4
 80040e6:	f000 fe1a 	bl	8004d1e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040ea:	2220      	movs	r2, #32
 80040ec:	2100      	movs	r1, #0
 80040ee:	a806      	add	r0, sp, #24
 80040f0:	f000 fe15 	bl	8004d1e <memset>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80040f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80040f8:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80040fa:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80040fc:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80040fe:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004100:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004104:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004106:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004108:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800410a:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800410c:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800410e:	f7fd f97f 	bl	8001410 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004112:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004114:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004118:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800411a:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800411c:	4621      	mov	r1, r4
 800411e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004120:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004122:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004124:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004126:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004128:	f7fd fbc0 	bl	80018ac <HAL_RCC_ClockConfig>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800412c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004130:	a806      	add	r0, sp, #24
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8004132:	9308      	str	r3, [sp, #32]
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004134:	9406      	str	r4, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004136:	f7fd fc8b 	bl	8001a50 <HAL_RCCEx_PeriphCLKConfig>
  __HAL_RCC_PLLI2S_ENABLE();
 800413a:	4b02      	ldr	r3, [pc, #8]	; (8004144 <SystemClock_Config+0x74>)
 800413c:	601d      	str	r5, [r3, #0]
}
 800413e:	b01d      	add	sp, #116	; 0x74
 8004140:	bd30      	pop	{r4, r5, pc}
 8004142:	bf00      	nop
 8004144:	42420070 	.word	0x42420070

08004148 <main>:
{
 8004148:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800414a:	4d81      	ldr	r5, [pc, #516]	; (8004350 <main+0x208>)
{
 800414c:	b090      	sub	sp, #64	; 0x40
  HAL_Init();
 800414e:	f7fc fa2f 	bl	80005b0 <HAL_Init>
  SystemClock_Config();
 8004152:	f7ff ffbd 	bl	80040d0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004156:	2210      	movs	r2, #16
 8004158:	2100      	movs	r1, #0
 800415a:	a808      	add	r0, sp, #32
 800415c:	f000 fddf 	bl	8004d1e <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004160:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8004162:	2201      	movs	r2, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004164:	f043 0320 	orr.w	r3, r3, #32
 8004168:	61ab      	str	r3, [r5, #24]
 800416a:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800416c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	9302      	str	r3, [sp, #8]
 8004176:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004178:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800417a:	4876      	ldr	r0, [pc, #472]	; (8004354 <main+0x20c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800417c:	f043 0310 	orr.w	r3, r3, #16
 8004180:	61ab      	str	r3, [r5, #24]
 8004182:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004184:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004186:	f003 0310 	and.w	r3, r3, #16
 800418a:	9303      	str	r3, [sp, #12]
 800418c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800418e:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004190:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004192:	f043 0304 	orr.w	r3, r3, #4
 8004196:	61ab      	str	r3, [r5, #24]
 8004198:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800419a:	2704      	movs	r7, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	9304      	str	r3, [sp, #16]
 80041a2:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a4:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80041a6:	f44f 7880 	mov.w	r8, #256	; 0x100
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041aa:	f043 0308 	orr.w	r3, r3, #8
 80041ae:	61ab      	str	r3, [r5, #24]
 80041b0:	69ab      	ldr	r3, [r5, #24]
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	9305      	str	r3, [sp, #20]
 80041b8:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80041ba:	f7fd f923 	bl	8001404 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80041be:	2200      	movs	r2, #0
 80041c0:	2104      	movs	r1, #4
 80041c2:	4865      	ldr	r0, [pc, #404]	; (8004358 <main+0x210>)
 80041c4:	f7fd f91e 	bl	8001404 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3, GPIO_PIN_RESET);
 80041c8:	2200      	movs	r2, #0
 80041ca:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 80041ce:	4863      	ldr	r0, [pc, #396]	; (800435c <main+0x214>)
 80041d0:	f7fd f918 	bl	8001404 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3;
 80041d4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041d8:	a908      	add	r1, sp, #32
 80041da:	4860      	ldr	r0, [pc, #384]	; (800435c <main+0x214>)
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_3;
 80041dc:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80041de:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80041e0:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041e4:	f7fd f828 	bl	8001238 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80041e8:	a908      	add	r1, sp, #32
 80041ea:	485b      	ldr	r0, [pc, #364]	; (8004358 <main+0x210>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80041ec:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80041ee:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80041f0:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80041f4:	f7fd f820 	bl	8001238 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041f8:	a908      	add	r1, sp, #32
 80041fa:	4856      	ldr	r0, [pc, #344]	; (8004354 <main+0x20c>)
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80041fc:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004200:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004202:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004204:	f7fd f818 	bl	8001238 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004208:	f44f 6300 	mov.w	r3, #2048	; 0x800
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800420c:	a908      	add	r1, sp, #32
 800420e:	4851      	ldr	r0, [pc, #324]	; (8004354 <main+0x20c>)
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004210:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004212:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004214:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004216:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004218:	f7fd f80e 	bl	8001238 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800421c:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800421e:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004220:	4333      	orrs	r3, r6
 8004222:	616b      	str	r3, [r5, #20]
 8004224:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8004226:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004228:	4033      	ands	r3, r6
 800422a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800422c:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 800422e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8004230:	f7fc fcbe 	bl	8000bb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8004234:	200e      	movs	r0, #14
 8004236:	f7fc fcef 	bl	8000c18 <HAL_NVIC_EnableIRQ>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800423a:	2220      	movs	r2, #32
 800423c:	4621      	mov	r1, r4
 800423e:	eb0d 0002 	add.w	r0, sp, r2
 8004242:	f000 fd6c 	bl	8004d1e <memset>
  hadc1.Instance = ADC1;
 8004246:	4d46      	ldr	r5, [pc, #280]	; (8004360 <main+0x218>)
 8004248:	4b46      	ldr	r3, [pc, #280]	; (8004364 <main+0x21c>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800424a:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 800424c:	602b      	str	r3, [r5, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800424e:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.NbrOfConversion = 1;
 8004252:	612e      	str	r6, [r5, #16]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004254:	61eb      	str	r3, [r5, #28]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004256:	f8c5 8008 	str.w	r8, [r5, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800425a:	60ec      	str	r4, [r5, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800425c:	616c      	str	r4, [r5, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800425e:	606c      	str	r4, [r5, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004260:	f7fc fabe 	bl	80007e0 <HAL_ADC_Init>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8004264:	2306      	movs	r3, #6
 8004266:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8004268:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800426c:	a908      	add	r1, sp, #32
 800426e:	4628      	mov	r0, r5
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8004270:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8004272:	9609      	str	r6, [sp, #36]	; 0x24
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8004274:	9408      	str	r4, [sp, #32]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8004276:	970c      	str	r7, [sp, #48]	; 0x30
  sConfigInjected.AutoInjectedConv = DISABLE;
 8004278:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800427a:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigInjected.InjectedOffset = 0;
 800427c:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800427e:	f7fc fb99 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8004282:	9608      	str	r6, [sp, #32]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8004284:	2602      	movs	r6, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8004286:	a908      	add	r1, sp, #32
 8004288:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800428a:	9609      	str	r6, [sp, #36]	; 0x24
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800428c:	f7fc fb92 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8004290:	9608      	str	r6, [sp, #32]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8004292:	2603      	movs	r6, #3
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8004294:	a908      	add	r1, sp, #32
 8004296:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8004298:	9609      	str	r6, [sp, #36]	; 0x24
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800429a:	f7fc fb8b 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800429e:	a908      	add	r1, sp, #32
 80042a0:	4628      	mov	r0, r5
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 80042a2:	9608      	str	r6, [sp, #32]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 80042a4:	9709      	str	r7, [sp, #36]	; 0x24
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80042a6:	f7fc fb85 	bl	80009b4 <HAL_ADCEx_InjectedConfigChannel>
  huart1.Init.BaudRate = 9600;
 80042aa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart1.Instance = USART1;
 80042ae:	482e      	ldr	r0, [pc, #184]	; (8004368 <main+0x220>)
  huart1.Init.BaudRate = 9600;
 80042b0:	4a2e      	ldr	r2, [pc, #184]	; (800436c <main+0x224>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80042b2:	6084      	str	r4, [r0, #8]
  huart1.Init.BaudRate = 9600;
 80042b4:	e880 000c 	stmia.w	r0, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 80042b8:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80042ba:	60c4      	str	r4, [r0, #12]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80042bc:	6143      	str	r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80042be:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042c0:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80042c2:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80042c4:	f7fd ffa0 	bl	8002208 <HAL_UART_Init>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042c8:	221c      	movs	r2, #28
 80042ca:	4621      	mov	r1, r4
 80042cc:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042ce:	9406      	str	r4, [sp, #24]
 80042d0:	9407      	str	r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042d2:	f000 fd24 	bl	8004d1e <memset>
  htim3.Init.Prescaler = 720;
 80042d6:	f44f 7334 	mov.w	r3, #720	; 0x2d0
  htim3.Instance = TIM3;
 80042da:	4d25      	ldr	r5, [pc, #148]	; (8004370 <main+0x228>)
  htim3.Init.Prescaler = 720;
 80042dc:	4925      	ldr	r1, [pc, #148]	; (8004374 <main+0x22c>)
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80042de:	4628      	mov	r0, r5
  htim3.Init.Prescaler = 720;
 80042e0:	e885 000a 	stmia.w	r5, {r1, r3}
  htim3.Init.Period = 65535;
 80042e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042e8:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 65535;
 80042ea:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042ec:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042ee:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80042f0:	f7fd fdc8 	bl	8001e84 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80042f4:	a906      	add	r1, sp, #24
 80042f6:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042f8:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042fa:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80042fc:	f7fd fe8c 	bl	8002018 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004300:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004302:	4622      	mov	r2, r4
 8004304:	a908      	add	r1, sp, #32
 8004306:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004308:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = 0;
 800430a:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800430c:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800430e:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004310:	f7fd fdfe 	bl	8001f10 <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004314:	463a      	mov	r2, r7
 8004316:	a908      	add	r1, sp, #32
 8004318:	4628      	mov	r0, r5
 800431a:	f7fd fdf9 	bl	8001f10 <HAL_TIM_PWM_ConfigChannel>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800431e:	4e16      	ldr	r6, [pc, #88]	; (8004378 <main+0x230>)
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004320:	2208      	movs	r2, #8
 8004322:	a908      	add	r1, sp, #32
 8004324:	4628      	mov	r0, r5
 8004326:	f7fd fdf3 	bl	8001f10 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 800432a:	4628      	mov	r0, r5
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800432c:	ad08      	add	r5, sp, #32
  HAL_TIM_MspPostInit(&htim3);
 800432e:	f000 faa1 	bl	8004874 <HAL_TIM_MspPostInit>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8004332:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8004334:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004336:	6833      	ldr	r3, [r6, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8004338:	4621      	mov	r1, r4
 800433a:	a808      	add	r0, sp, #32
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800433c:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800433e:	f7fe f980 	bl	8002642 <osThreadCreate>
 8004342:	4b0e      	ldr	r3, [pc, #56]	; (800437c <main+0x234>)
 8004344:	6018      	str	r0, [r3, #0]
  controller_initialize();
 8004346:	f7ff fd25 	bl	8003d94 <controller_initialize>
  osKernelStart();
 800434a:	f7fe f975 	bl	8002638 <osKernelStart>
 800434e:	e7fe      	b.n	800434e <main+0x206>
 8004350:	40021000 	.word	0x40021000
 8004354:	40010800 	.word	0x40010800
 8004358:	40011400 	.word	0x40011400
 800435c:	40010c00 	.word	0x40010c00
 8004360:	200053cc 	.word	0x200053cc
 8004364:	40012400 	.word	0x40012400
 8004368:	200053fc 	.word	0x200053fc
 800436c:	40013800 	.word	0x40013800
 8004370:	20005344 	.word	0x20005344
 8004374:	40000400 	.word	0x40000400
 8004378:	08005f94 	.word	0x08005f94
 800437c:	20005338 	.word	0x20005338

08004380 <HAL_UART_RxCpltCallback>:
	if(huart->Instance == USART1){
 8004380:	6802      	ldr	r2, [r0, #0]
 8004382:	4b16      	ldr	r3, [pc, #88]	; (80043dc <HAL_UART_RxCpltCallback+0x5c>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004384:	b513      	push	{r0, r1, r4, lr}
	if(huart->Instance == USART1){
 8004386:	429a      	cmp	r2, r3
 8004388:	d125      	bne.n	80043d6 <HAL_UART_RxCpltCallback+0x56>
		if (recCommandByte != '\r'){
 800438a:	4b15      	ldr	r3, [pc, #84]	; (80043e0 <HAL_UART_RxCpltCallback+0x60>)
 800438c:	781a      	ldrb	r2, [r3, #0]
 800438e:	2a0d      	cmp	r2, #13
 8004390:	d01c      	beq.n	80043cc <HAL_UART_RxCpltCallback+0x4c>
			recCommandBuffer[p_recCommandBuffer] = recCommandByte;
 8004392:	4c14      	ldr	r4, [pc, #80]	; (80043e4 <HAL_UART_RxCpltCallback+0x64>)
 8004394:	4914      	ldr	r1, [pc, #80]	; (80043e8 <HAL_UART_RxCpltCallback+0x68>)
 8004396:	7823      	ldrb	r3, [r4, #0]
 8004398:	54ca      	strb	r2, [r1, r3]
			p_recCommandBuffer++;
 800439a:	3301      	adds	r3, #1
 800439c:	b2db      	uxtb	r3, r3
			if (p_recCommandBuffer == MAX_COMMAND_LENGTH) p_recCommandBuffer = 0;
 800439e:	2b40      	cmp	r3, #64	; 0x40
 80043a0:	bf08      	it	eq
 80043a2:	2300      	moveq	r3, #0
			if(recCommandByte == '\n'){
 80043a4:	2a0a      	cmp	r2, #10
			if (p_recCommandBuffer == MAX_COMMAND_LENGTH) p_recCommandBuffer = 0;
 80043a6:	7023      	strb	r3, [r4, #0]
			if(recCommandByte == '\n'){
 80043a8:	d10e      	bne.n	80043c8 <HAL_UART_RxCpltCallback+0x48>
				memcpy(commandToProcessBuffer, recCommandBuffer, p_recCommandBuffer);
 80043aa:	7822      	ldrb	r2, [r4, #0]
 80043ac:	490e      	ldr	r1, [pc, #56]	; (80043e8 <HAL_UART_RxCpltCallback+0x68>)
 80043ae:	480f      	ldr	r0, [pc, #60]	; (80043ec <HAL_UART_RxCpltCallback+0x6c>)
 80043b0:	f000 fcaa 	bl	8004d08 <memcpy>
				xQueueSendToBackFromISR(xRecCommandQueue, &commandToProcessBuffer, &r1);
 80043b4:	480e      	ldr	r0, [pc, #56]	; (80043f0 <HAL_UART_RxCpltCallback+0x70>)
 80043b6:	2300      	movs	r3, #0
 80043b8:	aa01      	add	r2, sp, #4
 80043ba:	490c      	ldr	r1, [pc, #48]	; (80043ec <HAL_UART_RxCpltCallback+0x6c>)
 80043bc:	6800      	ldr	r0, [r0, #0]
 80043be:	f7fe fd7b 	bl	8002eb8 <xQueueGenericSendFromISR>
				p_recCommandBuffer = 0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	7023      	strb	r3, [r4, #0]
 80043c6:	e001      	b.n	80043cc <HAL_UART_RxCpltCallback+0x4c>
			else if (recCommandByte == 0xFF) {
 80043c8:	2aff      	cmp	r2, #255	; 0xff
 80043ca:	d0fa      	beq.n	80043c2 <HAL_UART_RxCpltCallback+0x42>
		HAL_UART_Receive_IT(&huart1, &recCommandByte, 1);
 80043cc:	2201      	movs	r2, #1
 80043ce:	4904      	ldr	r1, [pc, #16]	; (80043e0 <HAL_UART_RxCpltCallback+0x60>)
 80043d0:	4808      	ldr	r0, [pc, #32]	; (80043f4 <HAL_UART_RxCpltCallback+0x74>)
 80043d2:	f7fd ffa3 	bl	800231c <HAL_UART_Receive_IT>
}
 80043d6:	b002      	add	sp, #8
 80043d8:	bd10      	pop	{r4, pc}
 80043da:	bf00      	nop
 80043dc:	40013800 	.word	0x40013800
 80043e0:	2000544c 	.word	0x2000544c
 80043e4:	20005446 	.word	0x20005446
 80043e8:	200052b8 	.word	0x200052b8
 80043ec:	200052f8 	.word	0x200052f8
 80043f0:	20005448 	.word	0x20005448
 80043f4:	200053fc 	.word	0x200053fc

080043f8 <HAL_ADCEx_InjectedConvCpltCallback>:
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc1){
 80043f8:	b538      	push	{r3, r4, r5, lr}
	  ADCRawData[0]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_1);
 80043fa:	2101      	movs	r1, #1
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc1){
 80043fc:	4605      	mov	r5, r0
	  ADCRawData[0]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_1);
 80043fe:	f7fc fac9 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
 8004402:	4c09      	ldr	r4, [pc, #36]	; (8004428 <HAL_ADCEx_InjectedConvCpltCallback+0x30>)
	  ADCRawData[1]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_2);
 8004404:	2102      	movs	r1, #2
	  ADCRawData[0]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_1);
 8004406:	8020      	strh	r0, [r4, #0]
	  ADCRawData[1]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_2);
 8004408:	4628      	mov	r0, r5
 800440a:	f7fc fac3 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
	  ADCRawData[2]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_3);
 800440e:	2103      	movs	r1, #3
	  ADCRawData[1]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_2);
 8004410:	8060      	strh	r0, [r4, #2]
	  ADCRawData[2]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_3);
 8004412:	4628      	mov	r0, r5
 8004414:	f7fc fabe 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
	  ADCRawData[3]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_4);
 8004418:	2104      	movs	r1, #4
	  ADCRawData[2]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_3);
 800441a:	80a0      	strh	r0, [r4, #4]
	  ADCRawData[3]=HAL_ADCEx_InjectedGetValue(hadc1,ADC_INJECTED_RANK_4);
 800441c:	4628      	mov	r0, r5
 800441e:	f7fc fab9 	bl	8000994 <HAL_ADCEx_InjectedGetValue>
 8004422:	80e0      	strh	r0, [r4, #6]
 8004424:	bd38      	pop	{r3, r4, r5, pc}
 8004426:	bf00      	nop
 8004428:	2000533c 	.word	0x2000533c

0800442c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800442c:	4770      	bx	lr
	...

08004430 <xProcessCommandTask>:

extern uint16_t server_UID;
extern uint16_t filteredPressure[4];
extern uint8_t airSystemType;

void xProcessCommandTask(void* arguments){
 8004430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004434:	b096      	sub	sp, #88	; 0x58
		portBASE_TYPE xStatus;
		uint8_t command[MAX_COMMAND_LENGTH] = {0};
 8004436:	2240      	movs	r2, #64	; 0x40
 8004438:	2100      	movs	r1, #0
 800443a:	a806      	add	r0, sp, #24
 800443c:	f000 fc6f 	bl	8004d1e <memset>
		uint8_t messageLength = 0;
		uint16_t id = 0;
 8004440:	2300      	movs	r3, #0
		char co = 0;
		char valve = 0;
		uint16_t channel = 0;

		char prev_command = 0;
 8004442:	461e      	mov	r6, r3
							if (id == server_UID){
								pressureCompensation = OFF;
							}
						}
						else if (command[1] == ','){
							sscanf((char*)command, "s,%hu,%hu,%hu,%hu,%hu,%c,\n", &id, &nessPressure[0], &nessPressure[1], &nessPressure[2], &nessPressure[3], &systemType);
 8004444:	f8df 932c 	ldr.w	r9, [pc, #812]	; 8004774 <xProcessCommandTask+0x344>
								mWrite_flash();
								messageLength = sprintf(message, "xc,%05d,ok,\n", controllerSettings.clientID);
								HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);

								vTaskDelay(100 / portTICK_RATE_MS);
								CMD_RF_ON;
 8004448:	f8df 832c 	ldr.w	r8, [pc, #812]	; 8004778 <xProcessCommandTask+0x348>
		uint16_t id = 0;
 800444c:	f8ad 3014 	strh.w	r3, [sp, #20]
		char co = 0;
 8004450:	f88d 3011 	strb.w	r3, [sp, #17]
		char valve = 0;
 8004454:	f88d 3012 	strb.w	r3, [sp, #18]
		uint16_t channel = 0;
 8004458:	f8ad 3016 	strh.w	r3, [sp, #22]
		char systemType = 0;
 800445c:	f88d 3013 	strb.w	r3, [sp, #19]
							sscanf((char*)command, "s,%hu,%hu,%hu,%hu,%hu,%c,\n", &id, &nessPressure[0], &nessPressure[1], &nessPressure[2], &nessPressure[3], &systemType);
 8004460:	f1a9 0a02 	sub.w	sl, r9, #2
			xStatus = xQueueReceive(xRecCommandQueue, command, portMAX_DELAY);
 8004464:	4caa      	ldr	r4, [pc, #680]	; (8004710 <xProcessCommandTask+0x2e0>)
 8004466:	2300      	movs	r3, #0
 8004468:	f04f 32ff 	mov.w	r2, #4294967295
 800446c:	a906      	add	r1, sp, #24
 800446e:	6820      	ldr	r0, [r4, #0]
 8004470:	f7fe fd84 	bl	8002f7c <xQueueGenericReceive>
			if (xStatus == pdPASS){
 8004474:	2801      	cmp	r0, #1
			xStatus = xQueueReceive(xRecCommandQueue, command, portMAX_DELAY);
 8004476:	4605      	mov	r5, r0
			if (xStatus == pdPASS){
 8004478:	d1f5      	bne.n	8004466 <xProcessCommandTask+0x36>
				lastTimeCommand = 0;
 800447a:	2400      	movs	r4, #0
 800447c:	4ba5      	ldr	r3, [pc, #660]	; (8004714 <xProcessCommandTask+0x2e4>)
 800447e:	701c      	strb	r4, [r3, #0]
				switch(command[0]){
 8004480:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004484:	2b73      	cmp	r3, #115	; 0x73
 8004486:	f000 808b 	beq.w	80045a0 <xProcessCommandTask+0x170>
 800448a:	2b78      	cmp	r3, #120	; 0x78
 800448c:	f000 80d1 	beq.w	8004632 <xProcessCommandTask+0x202>
 8004490:	2b6d      	cmp	r3, #109	; 0x6d
 8004492:	d1e7      	bne.n	8004464 <xProcessCommandTask+0x34>
						sscanf((char*)command, "m,%hu,%c,%c,\n", &id, &co, &valve);
 8004494:	f10d 0312 	add.w	r3, sp, #18
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	aa05      	add	r2, sp, #20
 800449c:	f10d 0311 	add.w	r3, sp, #17
 80044a0:	499d      	ldr	r1, [pc, #628]	; (8004718 <xProcessCommandTask+0x2e8>)
 80044a2:	a806      	add	r0, sp, #24
 80044a4:	f000 fc68 	bl	8004d78 <siscanf>
						valve = command[10];
 80044a8:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
						if (id == server_UID){
 80044ac:	f8bd 2014 	ldrh.w	r2, [sp, #20]
						valve = command[10];
 80044b0:	f88d 3012 	strb.w	r3, [sp, #18]
						co = co - '0';
 80044b4:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80044b8:	3b30      	subs	r3, #48	; 0x30
 80044ba:	f88d 3011 	strb.w	r3, [sp, #17]
						if (id == server_UID){
 80044be:	4b97      	ldr	r3, [pc, #604]	; (800471c <xProcessCommandTask+0x2ec>)
 80044c0:	881b      	ldrh	r3, [r3, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d112      	bne.n	80044ec <xProcessCommandTask+0xbc>
								sendData[i] = filteredPressure[i];
 80044c6:	4996      	ldr	r1, [pc, #600]	; (8004720 <xProcessCommandTask+0x2f0>)
							messageLength = sprintf(message, "m,%hu,%hu,%hu,%hu,%hu,\n", controllerSettings.clientID,
 80044c8:	4a96      	ldr	r2, [pc, #600]	; (8004724 <xProcessCommandTask+0x2f4>)
 80044ca:	88c8      	ldrh	r0, [r1, #6]
 80044cc:	880b      	ldrh	r3, [r1, #0]
 80044ce:	8892      	ldrh	r2, [r2, #4]
 80044d0:	9002      	str	r0, [sp, #8]
 80044d2:	8888      	ldrh	r0, [r1, #4]
 80044d4:	9001      	str	r0, [sp, #4]
 80044d6:	8849      	ldrh	r1, [r1, #2]
 80044d8:	4893      	ldr	r0, [pc, #588]	; (8004728 <xProcessCommandTask+0x2f8>)
 80044da:	9100      	str	r1, [sp, #0]
 80044dc:	4993      	ldr	r1, [pc, #588]	; (800472c <xProcessCommandTask+0x2fc>)
 80044de:	f000 fc27 	bl	8004d30 <siprintf>
							HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 80044e2:	4991      	ldr	r1, [pc, #580]	; (8004728 <xProcessCommandTask+0x2f8>)
 80044e4:	b2c2      	uxtb	r2, r0
 80044e6:	4892      	ldr	r0, [pc, #584]	; (8004730 <xProcessCommandTask+0x300>)
 80044e8:	f7fd ff40 	bl	800236c <HAL_UART_Transmit_DMA>
						if (valve != prev_command){
 80044ec:	f89d 2012 	ldrb.w	r2, [sp, #18]
 80044f0:	4296      	cmp	r6, r2
 80044f2:	d0b7      	beq.n	8004464 <xProcessCommandTask+0x34>
							pressureCompensation = OFF;
 80044f4:	2100      	movs	r1, #0
 80044f6:	4b8f      	ldr	r3, [pc, #572]	; (8004734 <xProcessCommandTask+0x304>)
							if (valve & 0b00000001) 	C1_UP_ON;
 80044f8:	f012 0201 	ands.w	r2, r2, #1
							pressureCompensation = OFF;
 80044fc:	7019      	strb	r1, [r3, #0]
							if (valve & 0b00000001) 	C1_UP_ON;
 80044fe:	bf18      	it	ne
 8004500:	2201      	movne	r2, #1
							else 				   		C1_UP_OFF;
 8004502:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004506:	488c      	ldr	r0, [pc, #560]	; (8004738 <xProcessCommandTask+0x308>)
 8004508:	f7fc ff7c 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00000010) 	C1_DOWN_ON;
 800450c:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C1_DOWN_OFF;
 8004510:	2180      	movs	r1, #128	; 0x80
							if (valve & 0b00000010) 	C1_DOWN_ON;
 8004512:	f012 0202 	ands.w	r2, r2, #2
 8004516:	bf18      	it	ne
 8004518:	2201      	movne	r2, #1
							else 				   		C1_DOWN_OFF;
 800451a:	4887      	ldr	r0, [pc, #540]	; (8004738 <xProcessCommandTask+0x308>)
 800451c:	f7fc ff72 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00000100) 	C2_UP_ON;
 8004520:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C2_UP_OFF;
 8004524:	2120      	movs	r1, #32
							if (valve & 0b00000100) 	C2_UP_ON;
 8004526:	f012 0204 	ands.w	r2, r2, #4
 800452a:	bf18      	it	ne
 800452c:	2201      	movne	r2, #1
							else 				   		C2_UP_OFF;
 800452e:	4882      	ldr	r0, [pc, #520]	; (8004738 <xProcessCommandTask+0x308>)
 8004530:	f7fc ff68 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00001000) 	C2_DOWN_ON;
 8004534:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C2_DOWN_OFF;
 8004538:	2108      	movs	r1, #8
							if (valve & 0b00001000) 	C2_DOWN_ON;
 800453a:	f012 0208 	ands.w	r2, r2, #8
 800453e:	bf18      	it	ne
 8004540:	2201      	movne	r2, #1
							else 				   		C2_DOWN_OFF;
 8004542:	487d      	ldr	r0, [pc, #500]	; (8004738 <xProcessCommandTask+0x308>)
 8004544:	f7fc ff5e 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00010000) 	C3_UP_ON;
 8004548:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C3_UP_OFF;
 800454c:	f44f 7180 	mov.w	r1, #256	; 0x100
							if (valve & 0b00010000) 	C3_UP_ON;
 8004550:	f012 0210 	ands.w	r2, r2, #16
 8004554:	bf18      	it	ne
 8004556:	2201      	movne	r2, #1
							else 				   		C3_UP_OFF;
 8004558:	4877      	ldr	r0, [pc, #476]	; (8004738 <xProcessCommandTask+0x308>)
 800455a:	f7fc ff53 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b00100000) 	C3_DOWN_ON;
 800455e:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C3_DOWN_OFF;
 8004562:	2140      	movs	r1, #64	; 0x40
							if (valve & 0b00100000) 	C3_DOWN_ON;
 8004564:	f012 0220 	ands.w	r2, r2, #32
 8004568:	bf18      	it	ne
 800456a:	2201      	movne	r2, #1
							else 				   		C3_DOWN_OFF;
 800456c:	4872      	ldr	r0, [pc, #456]	; (8004738 <xProcessCommandTask+0x308>)
 800456e:	f7fc ff49 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b01000000) 	C4_UP_ON;
 8004572:	f89d 2012 	ldrb.w	r2, [sp, #18]
							else 				   		C4_UP_OFF;
 8004576:	2110      	movs	r1, #16
							if (valve & 0b01000000) 	C4_UP_ON;
 8004578:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 800457c:	bf18      	it	ne
 800457e:	2201      	movne	r2, #1
							else 				   		C4_UP_OFF;
 8004580:	486d      	ldr	r0, [pc, #436]	; (8004738 <xProcessCommandTask+0x308>)
 8004582:	f7fc ff3f 	bl	8001404 <HAL_GPIO_WritePin>
							if (valve & 0b10000000) 	C4_DOWN_ON;
 8004586:	f99d 3012 	ldrsb.w	r3, [sp, #18]
							else 				   		C4_DOWN_OFF;
 800458a:	2104      	movs	r1, #4
							if (valve & 0b10000000) 	C4_DOWN_ON;
 800458c:	2b00      	cmp	r3, #0
 800458e:	bfb4      	ite	lt
 8004590:	2201      	movlt	r2, #1
							else 				   		C4_DOWN_OFF;
 8004592:	2200      	movge	r2, #0
 8004594:	4869      	ldr	r0, [pc, #420]	; (800473c <xProcessCommandTask+0x30c>)
 8004596:	f7fc ff35 	bl	8001404 <HAL_GPIO_WritePin>
							prev_command = valve;
 800459a:	f89d 6012 	ldrb.w	r6, [sp, #18]
 800459e:	e761      	b.n	8004464 <xProcessCommandTask+0x34>
						if (command[1] == 'x'){
 80045a0:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80045a4:	2b78      	cmp	r3, #120	; 0x78
 80045a6:	d10e      	bne.n	80045c6 <xProcessCommandTask+0x196>
							sscanf((char*)command, "sx,%hu,\n", &id);
 80045a8:	aa05      	add	r2, sp, #20
 80045aa:	4965      	ldr	r1, [pc, #404]	; (8004740 <xProcessCommandTask+0x310>)
 80045ac:	a806      	add	r0, sp, #24
 80045ae:	f000 fbe3 	bl	8004d78 <siscanf>
							if (id == server_UID){
 80045b2:	4b5a      	ldr	r3, [pc, #360]	; (800471c <xProcessCommandTask+0x2ec>)
 80045b4:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 80045b8:	881b      	ldrh	r3, [r3, #0]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	f47f af52 	bne.w	8004464 <xProcessCommandTask+0x34>
								pressureCompensation = OFF;
 80045c0:	4b5c      	ldr	r3, [pc, #368]	; (8004734 <xProcessCommandTask+0x304>)
 80045c2:	701c      	strb	r4, [r3, #0]
 80045c4:	e74e      	b.n	8004464 <xProcessCommandTask+0x34>
						else if (command[1] == ','){
 80045c6:	2b2c      	cmp	r3, #44	; 0x2c
 80045c8:	f47f af4c 	bne.w	8004464 <xProcessCommandTask+0x34>
							sscanf((char*)command, "s,%hu,%hu,%hu,%hu,%hu,%c,\n", &id, &nessPressure[0], &nessPressure[1], &nessPressure[2], &nessPressure[3], &systemType);
 80045cc:	4f5d      	ldr	r7, [pc, #372]	; (8004744 <xProcessCommandTask+0x314>)
 80045ce:	f10d 0313 	add.w	r3, sp, #19
 80045d2:	9303      	str	r3, [sp, #12]
 80045d4:	aa05      	add	r2, sp, #20
 80045d6:	1ebb      	subs	r3, r7, #2
 80045d8:	f8cd 9008 	str.w	r9, [sp, #8]
 80045dc:	f8cd a004 	str.w	sl, [sp, #4]
 80045e0:	9700      	str	r7, [sp, #0]
 80045e2:	4959      	ldr	r1, [pc, #356]	; (8004748 <xProcessCommandTask+0x318>)
 80045e4:	a806      	add	r0, sp, #24
 80045e6:	f000 fbc7 	bl	8004d78 <siscanf>
							if (id == server_UID){
 80045ea:	4b4c      	ldr	r3, [pc, #304]	; (800471c <xProcessCommandTask+0x2ec>)
 80045ec:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 80045f0:	881b      	ldrh	r3, [r3, #0]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	f47f af36 	bne.w	8004464 <xProcessCommandTask+0x34>
								if (systemType == '1'){ // air system choice
 80045f8:	f89d 3013 	ldrb.w	r3, [sp, #19]
										pressIsLower[i] = 0;
 80045fc:	4620      	mov	r0, r4
									airSystemType = 1; // for compressor
 80045fe:	2b31      	cmp	r3, #49	; 0x31
 8004600:	bf14      	ite	ne
 8004602:	4622      	movne	r2, r4
 8004604:	462a      	moveq	r2, r5
 8004606:	4b51      	ldr	r3, [pc, #324]	; (800474c <xProcessCommandTask+0x31c>)
									if (filteredPressure[i] > nessPressure[i])
 8004608:	f8df e114 	ldr.w	lr, [pc, #276]	; 8004720 <xProcessCommandTask+0x2f0>
 800460c:	4950      	ldr	r1, [pc, #320]	; (8004750 <xProcessCommandTask+0x320>)
									airSystemType = 1; // for compressor
 800460e:	701a      	strb	r2, [r3, #0]
									if (filteredPressure[i] > nessPressure[i])
 8004610:	3f02      	subs	r7, #2
 8004612:	f837 3014 	ldrh.w	r3, [r7, r4, lsl #1]
 8004616:	f83e 2014 	ldrh.w	r2, [lr, r4, lsl #1]
 800461a:	429a      	cmp	r2, r3
										pressIsLower[i] = 0;
 800461c:	bf94      	ite	ls
 800461e:	462b      	movls	r3, r5
 8004620:	4603      	movhi	r3, r0
 8004622:	550b      	strb	r3, [r1, r4]
 8004624:	3401      	adds	r4, #1
								for (i = 0; i < 4; i++){
 8004626:	2c04      	cmp	r4, #4
 8004628:	d1f3      	bne.n	8004612 <xProcessCommandTask+0x1e2>
								pressureCompensation = ON;
 800462a:	2201      	movs	r2, #1
 800462c:	4b41      	ldr	r3, [pc, #260]	; (8004734 <xProcessCommandTask+0x304>)
 800462e:	701a      	strb	r2, [r3, #0]
 8004630:	e718      	b.n	8004464 <xProcessCommandTask+0x34>
						pressureCompensation = OFF;
 8004632:	4b40      	ldr	r3, [pc, #256]	; (8004734 <xProcessCommandTask+0x304>)
 8004634:	701c      	strb	r4, [r3, #0]
						if (command[1] == '?'){
 8004636:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800463a:	2b3f      	cmp	r3, #63	; 0x3f
 800463c:	d112      	bne.n	8004664 <xProcessCommandTask+0x234>
							sscanf((char*)command, "x?%hu,\n", &controllerSettings.clientID);
 800463e:	4a45      	ldr	r2, [pc, #276]	; (8004754 <xProcessCommandTask+0x324>)
 8004640:	4945      	ldr	r1, [pc, #276]	; (8004758 <xProcessCommandTask+0x328>)
 8004642:	a806      	add	r0, sp, #24
 8004644:	f000 fb98 	bl	8004d78 <siscanf>
							messageLength = sprintf(message, "x,%05d,%05d,\n", controllerSettings.clientID, server_UID);
 8004648:	4b34      	ldr	r3, [pc, #208]	; (800471c <xProcessCommandTask+0x2ec>)
 800464a:	4a36      	ldr	r2, [pc, #216]	; (8004724 <xProcessCommandTask+0x2f4>)
 800464c:	881b      	ldrh	r3, [r3, #0]
 800464e:	8892      	ldrh	r2, [r2, #4]
 8004650:	4942      	ldr	r1, [pc, #264]	; (800475c <xProcessCommandTask+0x32c>)
 8004652:	4835      	ldr	r0, [pc, #212]	; (8004728 <xProcessCommandTask+0x2f8>)
 8004654:	f000 fb6c 	bl	8004d30 <siprintf>
							HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 8004658:	4933      	ldr	r1, [pc, #204]	; (8004728 <xProcessCommandTask+0x2f8>)
 800465a:	b2c2      	uxtb	r2, r0
 800465c:	4834      	ldr	r0, [pc, #208]	; (8004730 <xProcessCommandTask+0x300>)
 800465e:	f7fd fe85 	bl	800236c <HAL_UART_Transmit_DMA>
 8004662:	e6ff      	b.n	8004464 <xProcessCommandTask+0x34>
						else if (command[1] == 'c'){
 8004664:	2b63      	cmp	r3, #99	; 0x63
 8004666:	f47f aefd 	bne.w	8004464 <xProcessCommandTask+0x34>
							sscanf((char*)command, "xc,%hu,%hu,\n", &id, &channel);
 800466a:	f10d 0316 	add.w	r3, sp, #22
 800466e:	aa05      	add	r2, sp, #20
 8004670:	493b      	ldr	r1, [pc, #236]	; (8004760 <xProcessCommandTask+0x330>)
 8004672:	a806      	add	r0, sp, #24
 8004674:	f000 fb80 	bl	8004d78 <siscanf>
							messageLength = sprintf(message, "id,%05d,%05d,%03d\n", id, server_UID, channel);
 8004678:	4f28      	ldr	r7, [pc, #160]	; (800471c <xProcessCommandTask+0x2ec>)
 800467a:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 800467e:	883b      	ldrh	r3, [r7, #0]
 8004680:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8004684:	9100      	str	r1, [sp, #0]
 8004686:	4828      	ldr	r0, [pc, #160]	; (8004728 <xProcessCommandTask+0x2f8>)
 8004688:	4936      	ldr	r1, [pc, #216]	; (8004764 <xProcessCommandTask+0x334>)
 800468a:	f000 fb51 	bl	8004d30 <siprintf>
							HAL_UART_Transmit(&huart1, (uint8_t*) message, messageLength, 0x2000);
 800468e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004692:	b2c2      	uxtb	r2, r0
 8004694:	4924      	ldr	r1, [pc, #144]	; (8004728 <xProcessCommandTask+0x2f8>)
 8004696:	4826      	ldr	r0, [pc, #152]	; (8004730 <xProcessCommandTask+0x300>)
 8004698:	f7fd fde4 	bl	8002264 <HAL_UART_Transmit>
							if (id == server_UID){
 800469c:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 80046a0:	883b      	ldrh	r3, [r7, #0]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	f47f aede 	bne.w	8004464 <xProcessCommandTask+0x34>
								controllerSettings.rfChannel = channel;
 80046a8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 80046ac:	4f1d      	ldr	r7, [pc, #116]	; (8004724 <xProcessCommandTask+0x2f4>)
 80046ae:	703b      	strb	r3, [r7, #0]
								mWrite_flash();
 80046b0:	f7ff fc96 	bl	8003fe0 <mWrite_flash>
								messageLength = sprintf(message, "xc,%05d,ok,\n", controllerSettings.clientID);
 80046b4:	88ba      	ldrh	r2, [r7, #4]
 80046b6:	492c      	ldr	r1, [pc, #176]	; (8004768 <xProcessCommandTask+0x338>)
 80046b8:	481b      	ldr	r0, [pc, #108]	; (8004728 <xProcessCommandTask+0x2f8>)
 80046ba:	f000 fb39 	bl	8004d30 <siprintf>
								HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 80046be:	491a      	ldr	r1, [pc, #104]	; (8004728 <xProcessCommandTask+0x2f8>)
 80046c0:	b2c2      	uxtb	r2, r0
 80046c2:	481b      	ldr	r0, [pc, #108]	; (8004730 <xProcessCommandTask+0x300>)
 80046c4:	f7fd fe52 	bl	800236c <HAL_UART_Transmit_DMA>
								vTaskDelay(100 / portTICK_RATE_MS);
 80046c8:	2064      	movs	r0, #100	; 0x64
 80046ca:	f7fe ff9b 	bl	8003604 <vTaskDelay>
								CMD_RF_ON;
 80046ce:	4622      	mov	r2, r4
 80046d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80046d4:	4640      	mov	r0, r8
 80046d6:	f7fc fe95 	bl	8001404 <HAL_GPIO_WritePin>
								vTaskDelay(50 / portTICK_RATE_MS);
 80046da:	2032      	movs	r0, #50	; 0x32
 80046dc:	f7fe ff92 	bl	8003604 <vTaskDelay>
								messageLength = sprintf(message, "AT+C%03d\r", channel);
 80046e0:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 80046e4:	4921      	ldr	r1, [pc, #132]	; (800476c <xProcessCommandTask+0x33c>)
 80046e6:	4810      	ldr	r0, [pc, #64]	; (8004728 <xProcessCommandTask+0x2f8>)
 80046e8:	f000 fb22 	bl	8004d30 <siprintf>
								HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 80046ec:	490e      	ldr	r1, [pc, #56]	; (8004728 <xProcessCommandTask+0x2f8>)
 80046ee:	b2c2      	uxtb	r2, r0
 80046f0:	480f      	ldr	r0, [pc, #60]	; (8004730 <xProcessCommandTask+0x300>)
 80046f2:	f7fd fe3b 	bl	800236c <HAL_UART_Transmit_DMA>
								vTaskDelay(50 / portTICK_RATE_MS);
 80046f6:	2032      	movs	r0, #50	; 0x32
 80046f8:	f7fe ff84 	bl	8003604 <vTaskDelay>
								CMD_RF_OFF;
 80046fc:	462a      	mov	r2, r5
 80046fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004702:	4640      	mov	r0, r8
 8004704:	f7fc fe7e 	bl	8001404 <HAL_GPIO_WritePin>

								TIM3->CCR2 = 0;
 8004708:	4b19      	ldr	r3, [pc, #100]	; (8004770 <xProcessCommandTask+0x340>)
 800470a:	639c      	str	r4, [r3, #56]	; 0x38
 800470c:	e6aa      	b.n	8004464 <xProcessCommandTask+0x34>
 800470e:	bf00      	nop
 8004710:	20005448 	.word	0x20005448
 8004714:	2000527d 	.word	0x2000527d
 8004718:	0800616c 	.word	0x0800616c
 800471c:	20005276 	.word	0x20005276
 8004720:	20000050 	.word	0x20000050
 8004724:	200051c8 	.word	0x200051c8
 8004728:	200051ec 	.word	0x200051ec
 800472c:	0800617a 	.word	0x0800617a
 8004730:	200053fc 	.word	0x200053fc
 8004734:	20005274 	.word	0x20005274
 8004738:	40010c00 	.word	0x40010c00
 800473c:	40011400 	.word	0x40011400
 8004740:	08006192 	.word	0x08006192
 8004744:	2000526e 	.word	0x2000526e
 8004748:	0800619b 	.word	0x0800619b
 800474c:	200051b8 	.word	0x200051b8
 8004750:	20005279 	.word	0x20005279
 8004754:	200051cc 	.word	0x200051cc
 8004758:	080061b6 	.word	0x080061b6
 800475c:	080061be 	.word	0x080061be
 8004760:	080061cc 	.word	0x080061cc
 8004764:	080061d9 	.word	0x080061d9
 8004768:	080061ec 	.word	0x080061ec
 800476c:	080061f9 	.word	0x080061f9
 8004770:	40000400 	.word	0x40000400
 8004774:	20005272 	.word	0x20005272
 8004778:	40010800 	.word	0x40010800

0800477c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800477c:	4b11      	ldr	r3, [pc, #68]	; (80047c4 <HAL_MspInit+0x48>)
{
 800477e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8004780:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004782:	210f      	movs	r1, #15
  __HAL_RCC_AFIO_CLK_ENABLE();
 8004784:	f042 0201 	orr.w	r2, r2, #1
 8004788:	619a      	str	r2, [r3, #24]
 800478a:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800478c:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 8004790:	f002 0201 	and.w	r2, r2, #1
 8004794:	9200      	str	r2, [sp, #0]
 8004796:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004798:	69da      	ldr	r2, [r3, #28]
 800479a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800479e:	61da      	str	r2, [r3, #28]
 80047a0:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80047a2:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 80047a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a8:	9301      	str	r3, [sp, #4]
 80047aa:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80047ac:	f7fc fa00 	bl	8000bb0 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80047b0:	4a05      	ldr	r2, [pc, #20]	; (80047c8 <HAL_MspInit+0x4c>)
 80047b2:	6853      	ldr	r3, [r2, #4]
 80047b4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80047b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047be:	b003      	add	sp, #12
 80047c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80047c4:	40021000 	.word	0x40021000
 80047c8:	40010000 	.word	0x40010000

080047cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80047cc:	b510      	push	{r4, lr}
 80047ce:	4604      	mov	r4, r0
 80047d0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d2:	2210      	movs	r2, #16
 80047d4:	2100      	movs	r1, #0
 80047d6:	a802      	add	r0, sp, #8
 80047d8:	f000 faa1 	bl	8004d1e <memset>
  if(hadc->Instance==ADC1)
 80047dc:	6822      	ldr	r2, [r4, #0]
 80047de:	4b14      	ldr	r3, [pc, #80]	; (8004830 <HAL_ADC_MspInit+0x64>)
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d123      	bne.n	800482c <HAL_ADC_MspInit+0x60>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80047e4:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80047e8:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ea:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80047ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047f0:	619a      	str	r2, [r3, #24]
 80047f2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047f4:	480f      	ldr	r0, [pc, #60]	; (8004834 <HAL_ADC_MspInit+0x68>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80047f6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80047fa:	9200      	str	r2, [sp, #0]
 80047fc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047fe:	699a      	ldr	r2, [r3, #24]
 8004800:	f042 0204 	orr.w	r2, r2, #4
 8004804:	619a      	str	r2, [r3, #24]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	9301      	str	r3, [sp, #4]
 800480e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8004810:	233e      	movs	r3, #62	; 0x3e
 8004812:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004814:	2303      	movs	r3, #3
 8004816:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004818:	f7fc fd0e 	bl	8001238 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800481c:	2012      	movs	r0, #18
 800481e:	2200      	movs	r2, #0
 8004820:	2105      	movs	r1, #5
 8004822:	f7fc f9c5 	bl	8000bb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004826:	2012      	movs	r0, #18
 8004828:	f7fc f9f6 	bl	8000c18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800482c:	b006      	add	sp, #24
 800482e:	bd10      	pop	{r4, pc}
 8004830:	40012400 	.word	0x40012400
 8004834:	40010800 	.word	0x40010800

08004838 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004838:	b507      	push	{r0, r1, r2, lr}
  if(htim_pwm->Instance==TIM3)
 800483a:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <HAL_TIM_PWM_MspInit+0x38>)
 800483c:	6802      	ldr	r2, [r0, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d112      	bne.n	8004868 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004842:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8004846:	69da      	ldr	r2, [r3, #28]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004848:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800484a:	f042 0202 	orr.w	r2, r2, #2
 800484e:	61da      	str	r2, [r3, #28]
 8004850:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004852:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800485a:	2105      	movs	r1, #5
    __HAL_RCC_TIM3_CLK_ENABLE();
 800485c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800485e:	f7fc f9a7 	bl	8000bb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004862:	201d      	movs	r0, #29
 8004864:	f7fc f9d8 	bl	8000c18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004868:	b003      	add	sp, #12
 800486a:	f85d fb04 	ldr.w	pc, [sp], #4
 800486e:	bf00      	nop
 8004870:	40000400 	.word	0x40000400

08004874 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004874:	b510      	push	{r4, lr}
 8004876:	4604      	mov	r4, r0
 8004878:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800487a:	2210      	movs	r2, #16
 800487c:	2100      	movs	r1, #0
 800487e:	a802      	add	r0, sp, #8
 8004880:	f000 fa4d 	bl	8004d1e <memset>
  if(htim->Instance==TIM3)
 8004884:	6822      	ldr	r2, [r4, #0]
 8004886:	4b15      	ldr	r3, [pc, #84]	; (80048dc <HAL_TIM_MspPostInit+0x68>)
 8004888:	429a      	cmp	r2, r3
 800488a:	d124      	bne.n	80048d6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800488c:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8004890:	699a      	ldr	r2, [r3, #24]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004892:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004894:	f042 0204 	orr.w	r2, r2, #4
 8004898:	619a      	str	r2, [r3, #24]
 800489a:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800489c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800489e:	f002 0204 	and.w	r2, r2, #4
 80048a2:	9200      	str	r2, [sp, #0]
 80048a4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048a6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a8:	480d      	ldr	r0, [pc, #52]	; (80048e0 <HAL_TIM_MspPostInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048aa:	f042 0208 	orr.w	r2, r2, #8
 80048ae:	619a      	str	r2, [r3, #24]
 80048b0:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b2:	9403      	str	r4, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048b4:	f003 0308 	and.w	r3, r3, #8
 80048b8:	9301      	str	r3, [sp, #4]
 80048ba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80048bc:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048be:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80048c0:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048c2:	f7fc fcb9 	bl	8001238 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80048c6:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048c8:	a902      	add	r1, sp, #8
 80048ca:	4806      	ldr	r0, [pc, #24]	; (80048e4 <HAL_TIM_MspPostInit+0x70>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80048cc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048ce:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048d0:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048d2:	f7fc fcb1 	bl	8001238 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80048d6:	b006      	add	sp, #24
 80048d8:	bd10      	pop	{r4, pc}
 80048da:	bf00      	nop
 80048dc:	40000400 	.word	0x40000400
 80048e0:	40010800 	.word	0x40010800
 80048e4:	40010c00 	.word	0x40010c00

080048e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80048e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048ea:	2710      	movs	r7, #16
{
 80048ec:	4606      	mov	r6, r0
 80048ee:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048f0:	463a      	mov	r2, r7
 80048f2:	2100      	movs	r1, #0
 80048f4:	a802      	add	r0, sp, #8
 80048f6:	f000 fa12 	bl	8004d1e <memset>
  if(huart->Instance==USART1)
 80048fa:	6832      	ldr	r2, [r6, #0]
 80048fc:	4b25      	ldr	r3, [pc, #148]	; (8004994 <HAL_UART_MspInit+0xac>)
 80048fe:	429a      	cmp	r2, r3
 8004900:	d145      	bne.n	800498e <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004902:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8004906:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004908:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 800490a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800490e:	619a      	str	r2, [r3, #24]
 8004910:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004912:	4821      	ldr	r0, [pc, #132]	; (8004998 <HAL_UART_MspInit+0xb0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004914:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004918:	9200      	str	r2, [sp, #0]
 800491a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800491c:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800491e:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004920:	f042 0204 	orr.w	r2, r2, #4
 8004924:	619a      	str	r2, [r3, #24]
 8004926:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004928:	4c1c      	ldr	r4, [pc, #112]	; (800499c <HAL_UART_MspInit+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800492a:	f003 0304 	and.w	r3, r3, #4
 800492e:	9301      	str	r3, [sp, #4]
 8004930:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004932:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004936:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004938:	2302      	movs	r3, #2
 800493a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800493c:	2303      	movs	r3, #3
 800493e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004940:	f7fc fc7a 	bl	8001238 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004944:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004948:	4813      	ldr	r0, [pc, #76]	; (8004998 <HAL_UART_MspInit+0xb0>)
 800494a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800494c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800494e:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004950:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004952:	f7fc fc71 	bl	8001238 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004956:	4b12      	ldr	r3, [pc, #72]	; (80049a0 <HAL_UART_MspInit+0xb8>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004958:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800495a:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800495e:	2380      	movs	r3, #128	; 0x80
 8004960:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004962:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004966:	60a5      	str	r5, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004968:	6125      	str	r5, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800496a:	6165      	str	r5, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800496c:	61a5      	str	r5, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800496e:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004970:	f7fc f974 	bl	8000c5c <HAL_DMA_Init>
 8004974:	b108      	cbz	r0, 800497a <HAL_UART_MspInit+0x92>
    {
      Error_Handler();
 8004976:	f7ff fd59 	bl	800442c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800497a:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800497c:	6334      	str	r4, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800497e:	2200      	movs	r2, #0
 8004980:	2105      	movs	r1, #5
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004982:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004984:	f7fc f914 	bl	8000bb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004988:	2025      	movs	r0, #37	; 0x25
 800498a:	f7fc f945 	bl	8000c18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800498e:	b007      	add	sp, #28
 8004990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004992:	bf00      	nop
 8004994:	40013800 	.word	0x40013800
 8004998:	40010800 	.word	0x40010800
 800499c:	20005388 	.word	0x20005388
 80049a0:	40020044 	.word	0x40020044

080049a4 <NMI_Handler>:
 80049a4:	4770      	bx	lr

080049a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049a6:	e7fe      	b.n	80049a6 <HardFault_Handler>

080049a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049a8:	e7fe      	b.n	80049a8 <MemManage_Handler>

080049aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049aa:	e7fe      	b.n	80049aa <BusFault_Handler>

080049ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049ac:	e7fe      	b.n	80049ac <UsageFault_Handler>

080049ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049ae:	4770      	bx	lr

080049b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049b2:	f7fb fe0f 	bl	80005d4 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 80049ba:	f7fd be63 	b.w	8002684 <osSystickHandler>
	...

080049c0 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80049c0:	4801      	ldr	r0, [pc, #4]	; (80049c8 <DMA1_Channel4_IRQHandler+0x8>)
 80049c2:	f7fc ba37 	b.w	8000e34 <HAL_DMA_IRQHandler>
 80049c6:	bf00      	nop
 80049c8:	20005388 	.word	0x20005388

080049cc <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80049cc:	4801      	ldr	r0, [pc, #4]	; (80049d4 <ADC1_2_IRQHandler+0x8>)
 80049ce:	f7fb be37 	b.w	8000640 <HAL_ADC_IRQHandler>
 80049d2:	bf00      	nop
 80049d4:	200053cc 	.word	0x200053cc

080049d8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80049d8:	4801      	ldr	r0, [pc, #4]	; (80049e0 <TIM3_IRQHandler+0x8>)
 80049da:	f7fd b970 	b.w	8001cbe <HAL_TIM_IRQHandler>
 80049de:	bf00      	nop
 80049e0:	20005344 	.word	0x20005344

080049e4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80049e4:	4801      	ldr	r0, [pc, #4]	; (80049ec <USART1_IRQHandler+0x8>)
 80049e6:	f7fd bd7f 	b.w	80024e8 <HAL_UART_IRQHandler>
 80049ea:	bf00      	nop
 80049ec:	200053fc 	.word	0x200053fc

080049f0 <fir_filter>:
extern GPIO_TypeDef * UP_PORT[4];
extern uint32_t UP_PIN[4];
extern GPIO_TypeDef * DOWN_PORT[4];
extern uint32_t DOWN_PIN[4];

uint16_t fir_filter(uint16_t *signal, uint16_t sample){
 80049f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049f2:	b08b      	sub	sp, #44	; 0x2c
//	         1108
//		    };
//	uint32_t DCgain = 65536;

	//20 hz 5 hz
	uint32_t FIRCoef[10] = {
 80049f4:	466c      	mov	r4, sp
uint16_t fir_filter(uint16_t *signal, uint16_t sample){
 80049f6:	4606      	mov	r6, r0
	uint32_t FIRCoef[10] = {
 80049f8:	4d0f      	ldr	r5, [pc, #60]	; (8004a38 <fir_filter+0x48>)
uint16_t fir_filter(uint16_t *signal, uint16_t sample){
 80049fa:	460f      	mov	r7, r1
	uint32_t FIRCoef[10] = {
 80049fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a04:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004a08:	e884 0003 	stmia.w	r4, {r0, r1}
 8004a0c:	f106 0312 	add.w	r3, r6, #18


	uint8_t i = 0;

	for (i = 10 - 1; i> 0; i--){
		signal[i] = signal[i-1];
 8004a10:	f833 2d02 	ldrh.w	r2, [r3, #-2]!
	for (i = 10 - 1; i> 0; i--){
 8004a14:	429e      	cmp	r6, r3
		signal[i] = signal[i-1];
 8004a16:	805a      	strh	r2, [r3, #2]
	for (i = 10 - 1; i> 0; i--){
 8004a18:	d1fa      	bne.n	8004a10 <fir_filter+0x20>
	}

	signal[0] = sample;
 8004a1a:	2300      	movs	r3, #0
	filteredSample = 0;
 8004a1c:	4618      	mov	r0, r3
	signal[0] = sample;
 8004a1e:	8037      	strh	r7, [r6, #0]

	for (i = 0 ; i < 10; i++){
		filteredSample += FIRCoef[i] * (uint32_t)signal[i];
 8004a20:	f836 2013 	ldrh.w	r2, [r6, r3, lsl #1]
 8004a24:	f85d 1023 	ldr.w	r1, [sp, r3, lsl #2]
 8004a28:	3301      	adds	r3, #1
	for (i = 0 ; i < 10; i++){
 8004a2a:	2b0a      	cmp	r3, #10
		filteredSample += FIRCoef[i] * (uint32_t)signal[i];
 8004a2c:	fb01 0002 	mla	r0, r1, r2, r0
	for (i = 0 ; i < 10; i++){
 8004a30:	d1f6      	bne.n	8004a20 <fir_filter+0x30>
	}
	filteredSample = filteredSample / DCgain;

	return (uint16_t) filteredSample;
}
 8004a32:	0c00      	lsrs	r0, r0, #16
 8004a34:	b00b      	add	sp, #44	; 0x2c
 8004a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a38:	08005fa8 	.word	0x08005fa8

08004a3c <xStoreADCDataTask>:

void xStoreADCDataTask(void* arguments){
 8004a3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a40:	b095      	sub	sp, #84	; 0x54

	uint16_t sens1_array[10] = {1};
 8004a42:	2214      	movs	r2, #20
 8004a44:	2100      	movs	r1, #0
 8004a46:	4668      	mov	r0, sp
 8004a48:	f000 f969 	bl	8004d1e <memset>
	uint16_t sens2_array[10] = {2};
 8004a4c:	2214      	movs	r2, #20
	uint16_t sens1_array[10] = {1};
 8004a4e:	2301      	movs	r3, #1
	uint16_t sens2_array[10] = {2};
 8004a50:	2100      	movs	r1, #0
 8004a52:	eb0d 0002 	add.w	r0, sp, r2
	uint16_t sens1_array[10] = {1};
 8004a56:	f8ad 3000 	strh.w	r3, [sp]
	uint16_t sens2_array[10] = {2};
 8004a5a:	f000 f960 	bl	8004d1e <memset>
 8004a5e:	2302      	movs	r3, #2
	uint16_t sens3_array[10] = {3};
 8004a60:	2214      	movs	r2, #20
 8004a62:	2100      	movs	r1, #0
 8004a64:	a80a      	add	r0, sp, #40	; 0x28
	uint16_t sens2_array[10] = {2};
 8004a66:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint16_t sens3_array[10] = {3};
 8004a6a:	f000 f958 	bl	8004d1e <memset>
 8004a6e:	2303      	movs	r3, #3
	uint16_t sens4_array[10] = {4};
 8004a70:	2214      	movs	r2, #20
 8004a72:	2100      	movs	r1, #0
 8004a74:	a80f      	add	r0, sp, #60	; 0x3c



	for(;;){

		if (lastTimeCommand > 50){
 8004a76:	4e3b      	ldr	r6, [pc, #236]	; (8004b64 <xStoreADCDataTask+0x128>)
	uint16_t sens3_array[10] = {3};
 8004a78:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
	uint16_t sens4_array[10] = {4};
 8004a7c:	f000 f94f 	bl	8004d1e <memset>
 8004a80:	2304      	movs	r3, #4
 8004a82:	46b0      	mov	r8, r6
			for (i  = 0; i < 4; i++){
				HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8004a84:	4f38      	ldr	r7, [pc, #224]	; (8004b68 <xStoreADCDataTask+0x12c>)
	uint16_t sens4_array[10] = {4};
 8004a86:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
		if (lastTimeCommand > 50){
 8004a8a:	7833      	ldrb	r3, [r6, #0]
 8004a8c:	2b32      	cmp	r3, #50	; 0x32
 8004a8e:	d94a      	bls.n	8004b26 <xStoreADCDataTask+0xea>
 8004a90:	2400      	movs	r4, #0
				HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8004a92:	4d36      	ldr	r5, [pc, #216]	; (8004b6c <xStoreADCDataTask+0x130>)
 8004a94:	f837 1024 	ldrh.w	r1, [r7, r4, lsl #2]
 8004a98:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f7fc fcb1 	bl	8001404 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8004aa2:	4b33      	ldr	r3, [pc, #204]	; (8004b70 <xStoreADCDataTask+0x134>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 8004aaa:	4b32      	ldr	r3, [pc, #200]	; (8004b74 <xStoreADCDataTask+0x138>)
 8004aac:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8004ab0:	3401      	adds	r4, #1
 8004ab2:	f7fc fca7 	bl	8001404 <HAL_GPIO_WritePin>
			for (i  = 0; i < 4; i++){
 8004ab6:	2c04      	cmp	r4, #4
 8004ab8:	d1ec      	bne.n	8004a94 <xStoreADCDataTask+0x58>
			}
			lastTimeCommand = 0;
 8004aba:	2300      	movs	r3, #0
 8004abc:	f888 3000 	strb.w	r3, [r8]
		}
		else{
			lastTimeCommand++;
		}

		sensorValue[SENS_1] = ADCRawData[SENS_1];
 8004ac0:	4b2d      	ldr	r3, [pc, #180]	; (8004b78 <xStoreADCDataTask+0x13c>)
 8004ac2:	4c2e      	ldr	r4, [pc, #184]	; (8004b7c <xStoreADCDataTask+0x140>)
 8004ac4:	881a      	ldrh	r2, [r3, #0]
		sensorValue[SENS_2] = ADCRawData[SENS_2];
		sensorValue[SENS_3] = ADCRawData[SENS_3];
		sensorValue[SENS_4] = ADCRawData[SENS_4];

		HAL_ADCEx_InjectedStart_IT(&hadc1);
 8004ac6:	482e      	ldr	r0, [pc, #184]	; (8004b80 <xStoreADCDataTask+0x144>)
		sensorValue[SENS_1] = ADCRawData[SENS_1];
 8004ac8:	8022      	strh	r2, [r4, #0]
		sensorValue[SENS_2] = ADCRawData[SENS_2];
 8004aca:	885a      	ldrh	r2, [r3, #2]

		//TODO:    
		//LEFT_UP_ON;
		filteredPressure[0] = fir_filter(sens1_array, sensorValue[SENS_1]);
 8004acc:	4d2d      	ldr	r5, [pc, #180]	; (8004b84 <xStoreADCDataTask+0x148>)
		sensorValue[SENS_2] = ADCRawData[SENS_2];
 8004ace:	8062      	strh	r2, [r4, #2]
		sensorValue[SENS_3] = ADCRawData[SENS_3];
 8004ad0:	889a      	ldrh	r2, [r3, #4]
		sensorValue[SENS_4] = ADCRawData[SENS_4];
 8004ad2:	88db      	ldrh	r3, [r3, #6]
		sensorValue[SENS_3] = ADCRawData[SENS_3];
 8004ad4:	80a2      	strh	r2, [r4, #4]
		sensorValue[SENS_4] = ADCRawData[SENS_4];
 8004ad6:	80e3      	strh	r3, [r4, #6]
		HAL_ADCEx_InjectedStart_IT(&hadc1);
 8004ad8:	f7fb ff02 	bl	80008e0 <HAL_ADCEx_InjectedStart_IT>
		filteredPressure[0] = fir_filter(sens1_array, sensorValue[SENS_1]);
 8004adc:	8821      	ldrh	r1, [r4, #0]
 8004ade:	4668      	mov	r0, sp
 8004ae0:	f7ff ff86 	bl	80049f0 <fir_filter>
		filteredPressure[1] = fir_filter(sens2_array, sensorValue[SENS_2]);
 8004ae4:	8861      	ldrh	r1, [r4, #2]
		filteredPressure[0] = fir_filter(sens1_array, sensorValue[SENS_1]);
 8004ae6:	8028      	strh	r0, [r5, #0]
		filteredPressure[1] = fir_filter(sens2_array, sensorValue[SENS_2]);
 8004ae8:	a805      	add	r0, sp, #20
 8004aea:	f7ff ff81 	bl	80049f0 <fir_filter>
		filteredPressure[2] = fir_filter(sens3_array, sensorValue[SENS_3]);
 8004aee:	88a1      	ldrh	r1, [r4, #4]
		filteredPressure[1] = fir_filter(sens2_array, sensorValue[SENS_2]);
 8004af0:	8068      	strh	r0, [r5, #2]
		filteredPressure[2] = fir_filter(sens3_array, sensorValue[SENS_3]);
 8004af2:	a80a      	add	r0, sp, #40	; 0x28
 8004af4:	f7ff ff7c 	bl	80049f0 <fir_filter>
		filteredPressure[3] = fir_filter(sens4_array, sensorValue[SENS_4]);
 8004af8:	88e1      	ldrh	r1, [r4, #6]
		filteredPressure[2] = fir_filter(sens3_array, sensorValue[SENS_3]);
 8004afa:	80a8      	strh	r0, [r5, #4]
		filteredPressure[3] = fir_filter(sens4_array, sensorValue[SENS_4]);
 8004afc:	a80f      	add	r0, sp, #60	; 0x3c
 8004afe:	f7ff ff77 	bl	80049f0 <fir_filter>
		//LEFT_UP_OFF;


		if (pressureCompensation == ON){
 8004b02:	4b21      	ldr	r3, [pc, #132]	; (8004b88 <xStoreADCDataTask+0x14c>)
		filteredPressure[3] = fir_filter(sens4_array, sensorValue[SENS_4]);
 8004b04:	80e8      	strh	r0, [r5, #6]
		if (pressureCompensation == ON){
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	4d20      	ldr	r5, [pc, #128]	; (8004b8c <xStoreADCDataTask+0x150>)
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d10e      	bne.n	8004b2c <xStoreADCDataTask+0xf0>
			prevCompensation = ON;
 8004b0e:	702b      	strb	r3, [r5, #0]
			xSemaphoreGive(xPressureCompensationSemaphore);
 8004b10:	2300      	movs	r3, #0
 8004b12:	481f      	ldr	r0, [pc, #124]	; (8004b90 <xStoreADCDataTask+0x154>)
 8004b14:	461a      	mov	r2, r3
 8004b16:	4619      	mov	r1, r3
 8004b18:	6800      	ldr	r0, [r0, #0]
 8004b1a:	f7fe f917 	bl	8002d4c <xQueueGenericSend>
				prevCompensation = OFF;
			}

		}

		vTaskDelay(ADC_DATA_PERIOD / portTICK_RATE_MS);
 8004b1e:	2032      	movs	r0, #50	; 0x32
 8004b20:	f7fe fd70 	bl	8003604 <vTaskDelay>
		if (lastTimeCommand > 50){
 8004b24:	e7b1      	b.n	8004a8a <xStoreADCDataTask+0x4e>
			lastTimeCommand++;
 8004b26:	3301      	adds	r3, #1
 8004b28:	7033      	strb	r3, [r6, #0]
 8004b2a:	e7c9      	b.n	8004ac0 <xStoreADCDataTask+0x84>
			if (prevCompensation == ON){
 8004b2c:	782b      	ldrb	r3, [r5, #0]
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d1f5      	bne.n	8004b1e <xStoreADCDataTask+0xe2>
 8004b32:	2400      	movs	r4, #0
					HAL_GPIO_WritePin(UP_PORT[i], UP_PIN[i], GPIO_PIN_RESET);
 8004b34:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8004b6c <xStoreADCDataTask+0x130>
 8004b38:	f837 1024 	ldrh.w	r1, [r7, r4, lsl #2]
 8004b3c:	f859 0024 	ldr.w	r0, [r9, r4, lsl #2]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f7fc fc5f 	bl	8001404 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(DOWN_PORT[i], DOWN_PIN[i], GPIO_PIN_RESET);
 8004b46:	4b0a      	ldr	r3, [pc, #40]	; (8004b70 <xStoreADCDataTask+0x134>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 8004b4e:	4b09      	ldr	r3, [pc, #36]	; (8004b74 <xStoreADCDataTask+0x138>)
 8004b50:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8004b54:	3401      	adds	r4, #1
 8004b56:	f7fc fc55 	bl	8001404 <HAL_GPIO_WritePin>
				for (i  = 0; i < 4; i++){
 8004b5a:	2c04      	cmp	r4, #4
 8004b5c:	d1ec      	bne.n	8004b38 <xStoreADCDataTask+0xfc>
				prevCompensation = OFF;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	702b      	strb	r3, [r5, #0]
 8004b62:	e7dc      	b.n	8004b1e <xStoreADCDataTask+0xe2>
 8004b64:	2000527d 	.word	0x2000527d
 8004b68:	20000030 	.word	0x20000030
 8004b6c:	20000040 	.word	0x20000040
 8004b70:	20000010 	.word	0x20000010
 8004b74:	20000020 	.word	0x20000020
 8004b78:	2000533c 	.word	0x2000533c
 8004b7c:	2000543e 	.word	0x2000543e
 8004b80:	200053cc 	.word	0x200053cc
 8004b84:	20000050 	.word	0x20000050
 8004b88:	20005274 	.word	0x20005274
 8004b8c:	2000527e 	.word	0x2000527e
 8004b90:	20005384 	.word	0x20005384

08004b94 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8004b94:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004b96:	4b0a      	ldr	r3, [pc, #40]	; (8004bc0 <_sbrk+0x2c>)
{
 8004b98:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004b9a:	6819      	ldr	r1, [r3, #0]
 8004b9c:	b909      	cbnz	r1, 8004ba2 <_sbrk+0xe>
		heap_end = &end;
 8004b9e:	4909      	ldr	r1, [pc, #36]	; (8004bc4 <_sbrk+0x30>)
 8004ba0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8004ba2:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8004ba4:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004ba6:	4402      	add	r2, r0
 8004ba8:	428a      	cmp	r2, r1
 8004baa:	d906      	bls.n	8004bba <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004bac:	f000 f8a6 	bl	8004cfc <__errno>
 8004bb0:	230c      	movs	r3, #12
 8004bb2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb8:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8004bba:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004bbc:	bd08      	pop	{r3, pc}
 8004bbe:	bf00      	nop
 8004bc0:	20005280 	.word	0x20005280
 8004bc4:	20005454 	.word	0x20005454

08004bc8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004bc8:	4b12      	ldr	r3, [pc, #72]	; (8004c14 <SystemInit+0x4c>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	f042 0201 	orr.w	r2, r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8004bd2:	6859      	ldr	r1, [r3, #4]
 8004bd4:	4a10      	ldr	r2, [pc, #64]	; (8004c18 <SystemInit+0x50>)
 8004bd6:	400a      	ands	r2, r1
 8004bd8:	605a      	str	r2, [r3, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004be0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004be4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004bec:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004bf4:	605a      	str	r2, [r3, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	f022 52a0 	bic.w	r2, r2, #335544320	; 0x14000000
 8004bfc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8004bfe:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8004c02:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8004c04:	2200      	movs	r2, #0
 8004c06:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004c08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c0c:	4b03      	ldr	r3, [pc, #12]	; (8004c1c <SystemInit+0x54>)
 8004c0e:	609a      	str	r2, [r3, #8]
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	40021000 	.word	0x40021000
 8004c18:	f0ff0000 	.word	0xf0ff0000
 8004c1c:	e000ed00 	.word	0xe000ed00

08004c20 <init_rf433>:
extern UART_HandleTypeDef huart1;
uint8_t messageLength = 0;
extern char message[128];
extern struct controllerData controllerSettings;

void init_rf433(){
 8004c20:	b570      	push	{r4, r5, r6, lr}
	CMD_RF_ON;
 8004c22:	4d1c      	ldr	r5, [pc, #112]	; (8004c94 <init_rf433+0x74>)

	HAL_Delay(50);
	HAL_UART_Transmit(&huart1, (uint8_t*)"AT+FU1\r",7, 0x2000);
 8004c24:	4c1c      	ldr	r4, [pc, #112]	; (8004c98 <init_rf433+0x78>)
	CMD_RF_ON;
 8004c26:	2200      	movs	r2, #0
 8004c28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	f7fc fbe9 	bl	8001404 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8004c32:	2032      	movs	r0, #50	; 0x32
 8004c34:	f7fb fce0 	bl	80005f8 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)"AT+FU1\r",7, 0x2000);
 8004c38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c3c:	2207      	movs	r2, #7
 8004c3e:	4917      	ldr	r1, [pc, #92]	; (8004c9c <init_rf433+0x7c>)
 8004c40:	4620      	mov	r0, r4
 8004c42:	f7fd fb0f 	bl	8002264 <HAL_UART_Transmit>
	HAL_Delay(50);
 8004c46:	2032      	movs	r0, #50	; 0x32
 8004c48:	f7fb fcd6 	bl	80005f8 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)"AT+B19200\r",7, 0x2000);
 8004c4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c50:	2207      	movs	r2, #7
 8004c52:	4913      	ldr	r1, [pc, #76]	; (8004ca0 <init_rf433+0x80>)
 8004c54:	4620      	mov	r0, r4
 8004c56:	f7fd fb05 	bl	8002264 <HAL_UART_Transmit>

	HAL_Delay(50);
 8004c5a:	2032      	movs	r0, #50	; 0x32
 8004c5c:	f7fb fccc 	bl	80005f8 <HAL_Delay>
	messageLength = sprintf(message, "AT+C%03d\r", controllerSettings.rfChannel);
 8004c60:	4e10      	ldr	r6, [pc, #64]	; (8004ca4 <init_rf433+0x84>)
 8004c62:	4b11      	ldr	r3, [pc, #68]	; (8004ca8 <init_rf433+0x88>)
 8004c64:	4911      	ldr	r1, [pc, #68]	; (8004cac <init_rf433+0x8c>)
 8004c66:	781a      	ldrb	r2, [r3, #0]
 8004c68:	4630      	mov	r0, r6
 8004c6a:	f000 f861 	bl	8004d30 <siprintf>
 8004c6e:	4b10      	ldr	r3, [pc, #64]	; (8004cb0 <init_rf433+0x90>)
 8004c70:	b2c2      	uxtb	r2, r0
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 8004c72:	4631      	mov	r1, r6
 8004c74:	4620      	mov	r0, r4
	messageLength = sprintf(message, "AT+C%03d\r", controllerSettings.rfChannel);
 8004c76:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*) message, messageLength);
 8004c78:	f7fd fb78 	bl	800236c <HAL_UART_Transmit_DMA>
	HAL_Delay(50);
 8004c7c:	2032      	movs	r0, #50	; 0x32
 8004c7e:	f7fb fcbb 	bl	80005f8 <HAL_Delay>
	CMD_RF_OFF;
 8004c82:	4628      	mov	r0, r5
}
 8004c84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	CMD_RF_OFF;
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c8e:	f7fc bbb9 	b.w	8001404 <HAL_GPIO_WritePin>
 8004c92:	bf00      	nop
 8004c94:	40010800 	.word	0x40010800
 8004c98:	200053fc 	.word	0x200053fc
 8004c9c:	0800621b 	.word	0x0800621b
 8004ca0:	08006223 	.word	0x08006223
 8004ca4:	200051ec 	.word	0x200051ec
 8004ca8:	200051c8 	.word	0x200051c8
 8004cac:	080061f9 	.word	0x080061f9
 8004cb0:	20005284 	.word	0x20005284

08004cb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004cb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004cb6:	e003      	b.n	8004cc0 <LoopCopyDataInit>

08004cb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	; (8004ce4 <LoopFillZerobss+0x10>)
  ldr r3, [r3, r1]
 8004cba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004cbc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004cbe:	3104      	adds	r1, #4

08004cc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004cc0:	4809      	ldr	r0, [pc, #36]	; (8004ce8 <LoopFillZerobss+0x14>)
  ldr r3, =_edata
 8004cc2:	4b0a      	ldr	r3, [pc, #40]	; (8004cec <LoopFillZerobss+0x18>)
  adds r2, r0, r1
 8004cc4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004cc6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004cc8:	d3f6      	bcc.n	8004cb8 <CopyDataInit>
  ldr r2, =_sbss
 8004cca:	4a09      	ldr	r2, [pc, #36]	; (8004cf0 <LoopFillZerobss+0x1c>)
  b LoopFillZerobss
 8004ccc:	e002      	b.n	8004cd4 <LoopFillZerobss>

08004cce <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004cce:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004cd0:	f842 3b04 	str.w	r3, [r2], #4

08004cd4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004cd4:	4b07      	ldr	r3, [pc, #28]	; (8004cf4 <LoopFillZerobss+0x20>)
  cmp r2, r3
 8004cd6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004cd8:	d3f9      	bcc.n	8004cce <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004cda:	f7ff ff75 	bl	8004bc8 <SystemInit>
/* Call the application's entry point.*/
  bl main
 8004cde:	f7ff fa33 	bl	8004148 <main>
  bx lr
 8004ce2:	4770      	bx	lr
  ldr r3, =_sidata
 8004ce4:	080063f8 	.word	0x080063f8
  ldr r0, =_sdata
 8004ce8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004cec:	2000022c 	.word	0x2000022c
  ldr r2, =_sbss
 8004cf0:	20000230 	.word	0x20000230
  ldr r3, = _ebss
 8004cf4:	20005454 	.word	0x20005454

08004cf8 <CAN1_RX0_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004cf8:	e7fe      	b.n	8004cf8 <CAN1_RX0_IRQHandler>
	...

08004cfc <__errno>:
 8004cfc:	4b01      	ldr	r3, [pc, #4]	; (8004d04 <__errno+0x8>)
 8004cfe:	6818      	ldr	r0, [r3, #0]
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	2000005c 	.word	0x2000005c

08004d08 <memcpy>:
 8004d08:	b510      	push	{r4, lr}
 8004d0a:	1e43      	subs	r3, r0, #1
 8004d0c:	440a      	add	r2, r1
 8004d0e:	4291      	cmp	r1, r2
 8004d10:	d100      	bne.n	8004d14 <memcpy+0xc>
 8004d12:	bd10      	pop	{r4, pc}
 8004d14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d1c:	e7f7      	b.n	8004d0e <memcpy+0x6>

08004d1e <memset>:
 8004d1e:	4603      	mov	r3, r0
 8004d20:	4402      	add	r2, r0
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d100      	bne.n	8004d28 <memset+0xa>
 8004d26:	4770      	bx	lr
 8004d28:	f803 1b01 	strb.w	r1, [r3], #1
 8004d2c:	e7f9      	b.n	8004d22 <memset+0x4>
	...

08004d30 <siprintf>:
 8004d30:	b40e      	push	{r1, r2, r3}
 8004d32:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004d36:	b500      	push	{lr}
 8004d38:	b09c      	sub	sp, #112	; 0x70
 8004d3a:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004d3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d42:	9104      	str	r1, [sp, #16]
 8004d44:	9107      	str	r1, [sp, #28]
 8004d46:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004d4a:	ab1d      	add	r3, sp, #116	; 0x74
 8004d4c:	9002      	str	r0, [sp, #8]
 8004d4e:	9006      	str	r0, [sp, #24]
 8004d50:	4808      	ldr	r0, [pc, #32]	; (8004d74 <siprintf+0x44>)
 8004d52:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d56:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004d5a:	6800      	ldr	r0, [r0, #0]
 8004d5c:	a902      	add	r1, sp, #8
 8004d5e:	9301      	str	r3, [sp, #4]
 8004d60:	f000 f89a 	bl	8004e98 <_svfiprintf_r>
 8004d64:	2200      	movs	r2, #0
 8004d66:	9b02      	ldr	r3, [sp, #8]
 8004d68:	701a      	strb	r2, [r3, #0]
 8004d6a:	b01c      	add	sp, #112	; 0x70
 8004d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d70:	b003      	add	sp, #12
 8004d72:	4770      	bx	lr
 8004d74:	2000005c 	.word	0x2000005c

08004d78 <siscanf>:
 8004d78:	b40e      	push	{r1, r2, r3}
 8004d7a:	f44f 7201 	mov.w	r2, #516	; 0x204
 8004d7e:	b530      	push	{r4, r5, lr}
 8004d80:	b09c      	sub	sp, #112	; 0x70
 8004d82:	ac1f      	add	r4, sp, #124	; 0x7c
 8004d84:	f854 5b04 	ldr.w	r5, [r4], #4
 8004d88:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004d8c:	9002      	str	r0, [sp, #8]
 8004d8e:	9006      	str	r0, [sp, #24]
 8004d90:	f7fb fa4e 	bl	8000230 <strlen>
 8004d94:	4b0b      	ldr	r3, [pc, #44]	; (8004dc4 <siscanf+0x4c>)
 8004d96:	9003      	str	r0, [sp, #12]
 8004d98:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d9e:	9314      	str	r3, [sp, #80]	; 0x50
 8004da0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004da4:	9007      	str	r0, [sp, #28]
 8004da6:	4808      	ldr	r0, [pc, #32]	; (8004dc8 <siscanf+0x50>)
 8004da8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004dac:	462a      	mov	r2, r5
 8004dae:	4623      	mov	r3, r4
 8004db0:	a902      	add	r1, sp, #8
 8004db2:	6800      	ldr	r0, [r0, #0]
 8004db4:	9401      	str	r4, [sp, #4]
 8004db6:	f000 f9bd 	bl	8005134 <__ssvfiscanf_r>
 8004dba:	b01c      	add	sp, #112	; 0x70
 8004dbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004dc0:	b003      	add	sp, #12
 8004dc2:	4770      	bx	lr
 8004dc4:	08004dcd 	.word	0x08004dcd
 8004dc8:	2000005c 	.word	0x2000005c

08004dcc <__seofread>:
 8004dcc:	2000      	movs	r0, #0
 8004dce:	4770      	bx	lr

08004dd0 <strcpy>:
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004dd6:	f803 2b01 	strb.w	r2, [r3], #1
 8004dda:	2a00      	cmp	r2, #0
 8004ddc:	d1f9      	bne.n	8004dd2 <strcpy+0x2>
 8004dde:	4770      	bx	lr

08004de0 <__ssputs_r>:
 8004de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004de4:	688e      	ldr	r6, [r1, #8]
 8004de6:	4682      	mov	sl, r0
 8004de8:	429e      	cmp	r6, r3
 8004dea:	460c      	mov	r4, r1
 8004dec:	4691      	mov	r9, r2
 8004dee:	4698      	mov	r8, r3
 8004df0:	d835      	bhi.n	8004e5e <__ssputs_r+0x7e>
 8004df2:	898a      	ldrh	r2, [r1, #12]
 8004df4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004df8:	d031      	beq.n	8004e5e <__ssputs_r+0x7e>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	6825      	ldr	r5, [r4, #0]
 8004dfe:	6909      	ldr	r1, [r1, #16]
 8004e00:	1a6f      	subs	r7, r5, r1
 8004e02:	6965      	ldr	r5, [r4, #20]
 8004e04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e08:	fb95 f5f3 	sdiv	r5, r5, r3
 8004e0c:	f108 0301 	add.w	r3, r8, #1
 8004e10:	443b      	add	r3, r7
 8004e12:	429d      	cmp	r5, r3
 8004e14:	bf38      	it	cc
 8004e16:	461d      	movcc	r5, r3
 8004e18:	0553      	lsls	r3, r2, #21
 8004e1a:	d531      	bpl.n	8004e80 <__ssputs_r+0xa0>
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	f000 fff1 	bl	8005e04 <_malloc_r>
 8004e22:	4606      	mov	r6, r0
 8004e24:	b950      	cbnz	r0, 8004e3c <__ssputs_r+0x5c>
 8004e26:	230c      	movs	r3, #12
 8004e28:	f8ca 3000 	str.w	r3, [sl]
 8004e2c:	89a3      	ldrh	r3, [r4, #12]
 8004e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e36:	81a3      	strh	r3, [r4, #12]
 8004e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e3c:	463a      	mov	r2, r7
 8004e3e:	6921      	ldr	r1, [r4, #16]
 8004e40:	f7ff ff62 	bl	8004d08 <memcpy>
 8004e44:	89a3      	ldrh	r3, [r4, #12]
 8004e46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e4e:	81a3      	strh	r3, [r4, #12]
 8004e50:	6126      	str	r6, [r4, #16]
 8004e52:	443e      	add	r6, r7
 8004e54:	6026      	str	r6, [r4, #0]
 8004e56:	4646      	mov	r6, r8
 8004e58:	6165      	str	r5, [r4, #20]
 8004e5a:	1bed      	subs	r5, r5, r7
 8004e5c:	60a5      	str	r5, [r4, #8]
 8004e5e:	4546      	cmp	r6, r8
 8004e60:	bf28      	it	cs
 8004e62:	4646      	movcs	r6, r8
 8004e64:	4649      	mov	r1, r9
 8004e66:	4632      	mov	r2, r6
 8004e68:	6820      	ldr	r0, [r4, #0]
 8004e6a:	f000 ff65 	bl	8005d38 <memmove>
 8004e6e:	68a3      	ldr	r3, [r4, #8]
 8004e70:	2000      	movs	r0, #0
 8004e72:	1b9b      	subs	r3, r3, r6
 8004e74:	60a3      	str	r3, [r4, #8]
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	441e      	add	r6, r3
 8004e7a:	6026      	str	r6, [r4, #0]
 8004e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e80:	462a      	mov	r2, r5
 8004e82:	f001 f81d 	bl	8005ec0 <_realloc_r>
 8004e86:	4606      	mov	r6, r0
 8004e88:	2800      	cmp	r0, #0
 8004e8a:	d1e1      	bne.n	8004e50 <__ssputs_r+0x70>
 8004e8c:	6921      	ldr	r1, [r4, #16]
 8004e8e:	4650      	mov	r0, sl
 8004e90:	f000 ff6c 	bl	8005d6c <_free_r>
 8004e94:	e7c7      	b.n	8004e26 <__ssputs_r+0x46>
	...

08004e98 <_svfiprintf_r>:
 8004e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e9c:	b09d      	sub	sp, #116	; 0x74
 8004e9e:	9303      	str	r3, [sp, #12]
 8004ea0:	898b      	ldrh	r3, [r1, #12]
 8004ea2:	4680      	mov	r8, r0
 8004ea4:	061c      	lsls	r4, r3, #24
 8004ea6:	460d      	mov	r5, r1
 8004ea8:	4616      	mov	r6, r2
 8004eaa:	d50f      	bpl.n	8004ecc <_svfiprintf_r+0x34>
 8004eac:	690b      	ldr	r3, [r1, #16]
 8004eae:	b96b      	cbnz	r3, 8004ecc <_svfiprintf_r+0x34>
 8004eb0:	2140      	movs	r1, #64	; 0x40
 8004eb2:	f000 ffa7 	bl	8005e04 <_malloc_r>
 8004eb6:	6028      	str	r0, [r5, #0]
 8004eb8:	6128      	str	r0, [r5, #16]
 8004eba:	b928      	cbnz	r0, 8004ec8 <_svfiprintf_r+0x30>
 8004ebc:	230c      	movs	r3, #12
 8004ebe:	f8c8 3000 	str.w	r3, [r8]
 8004ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec6:	e0c4      	b.n	8005052 <_svfiprintf_r+0x1ba>
 8004ec8:	2340      	movs	r3, #64	; 0x40
 8004eca:	616b      	str	r3, [r5, #20]
 8004ecc:	2300      	movs	r3, #0
 8004ece:	9309      	str	r3, [sp, #36]	; 0x24
 8004ed0:	2320      	movs	r3, #32
 8004ed2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ed6:	2330      	movs	r3, #48	; 0x30
 8004ed8:	f04f 0b01 	mov.w	fp, #1
 8004edc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ee0:	4637      	mov	r7, r6
 8004ee2:	463c      	mov	r4, r7
 8004ee4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d13c      	bne.n	8004f66 <_svfiprintf_r+0xce>
 8004eec:	ebb7 0a06 	subs.w	sl, r7, r6
 8004ef0:	d00b      	beq.n	8004f0a <_svfiprintf_r+0x72>
 8004ef2:	4653      	mov	r3, sl
 8004ef4:	4632      	mov	r2, r6
 8004ef6:	4629      	mov	r1, r5
 8004ef8:	4640      	mov	r0, r8
 8004efa:	f7ff ff71 	bl	8004de0 <__ssputs_r>
 8004efe:	3001      	adds	r0, #1
 8004f00:	f000 80a2 	beq.w	8005048 <_svfiprintf_r+0x1b0>
 8004f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f06:	4453      	add	r3, sl
 8004f08:	9309      	str	r3, [sp, #36]	; 0x24
 8004f0a:	783b      	ldrb	r3, [r7, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f000 809b 	beq.w	8005048 <_svfiprintf_r+0x1b0>
 8004f12:	2300      	movs	r3, #0
 8004f14:	f04f 32ff 	mov.w	r2, #4294967295
 8004f18:	9304      	str	r3, [sp, #16]
 8004f1a:	9307      	str	r3, [sp, #28]
 8004f1c:	9205      	str	r2, [sp, #20]
 8004f1e:	9306      	str	r3, [sp, #24]
 8004f20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f24:	931a      	str	r3, [sp, #104]	; 0x68
 8004f26:	2205      	movs	r2, #5
 8004f28:	7821      	ldrb	r1, [r4, #0]
 8004f2a:	4850      	ldr	r0, [pc, #320]	; (800506c <_svfiprintf_r+0x1d4>)
 8004f2c:	f000 fef6 	bl	8005d1c <memchr>
 8004f30:	1c67      	adds	r7, r4, #1
 8004f32:	9b04      	ldr	r3, [sp, #16]
 8004f34:	b9d8      	cbnz	r0, 8004f6e <_svfiprintf_r+0xd6>
 8004f36:	06d9      	lsls	r1, r3, #27
 8004f38:	bf44      	itt	mi
 8004f3a:	2220      	movmi	r2, #32
 8004f3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f40:	071a      	lsls	r2, r3, #28
 8004f42:	bf44      	itt	mi
 8004f44:	222b      	movmi	r2, #43	; 0x2b
 8004f46:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f4a:	7822      	ldrb	r2, [r4, #0]
 8004f4c:	2a2a      	cmp	r2, #42	; 0x2a
 8004f4e:	d016      	beq.n	8004f7e <_svfiprintf_r+0xe6>
 8004f50:	2100      	movs	r1, #0
 8004f52:	200a      	movs	r0, #10
 8004f54:	9a07      	ldr	r2, [sp, #28]
 8004f56:	4627      	mov	r7, r4
 8004f58:	783b      	ldrb	r3, [r7, #0]
 8004f5a:	3401      	adds	r4, #1
 8004f5c:	3b30      	subs	r3, #48	; 0x30
 8004f5e:	2b09      	cmp	r3, #9
 8004f60:	d950      	bls.n	8005004 <_svfiprintf_r+0x16c>
 8004f62:	b1c9      	cbz	r1, 8004f98 <_svfiprintf_r+0x100>
 8004f64:	e011      	b.n	8004f8a <_svfiprintf_r+0xf2>
 8004f66:	2b25      	cmp	r3, #37	; 0x25
 8004f68:	d0c0      	beq.n	8004eec <_svfiprintf_r+0x54>
 8004f6a:	4627      	mov	r7, r4
 8004f6c:	e7b9      	b.n	8004ee2 <_svfiprintf_r+0x4a>
 8004f6e:	4a3f      	ldr	r2, [pc, #252]	; (800506c <_svfiprintf_r+0x1d4>)
 8004f70:	463c      	mov	r4, r7
 8004f72:	1a80      	subs	r0, r0, r2
 8004f74:	fa0b f000 	lsl.w	r0, fp, r0
 8004f78:	4318      	orrs	r0, r3
 8004f7a:	9004      	str	r0, [sp, #16]
 8004f7c:	e7d3      	b.n	8004f26 <_svfiprintf_r+0x8e>
 8004f7e:	9a03      	ldr	r2, [sp, #12]
 8004f80:	1d11      	adds	r1, r2, #4
 8004f82:	6812      	ldr	r2, [r2, #0]
 8004f84:	9103      	str	r1, [sp, #12]
 8004f86:	2a00      	cmp	r2, #0
 8004f88:	db01      	blt.n	8004f8e <_svfiprintf_r+0xf6>
 8004f8a:	9207      	str	r2, [sp, #28]
 8004f8c:	e004      	b.n	8004f98 <_svfiprintf_r+0x100>
 8004f8e:	4252      	negs	r2, r2
 8004f90:	f043 0302 	orr.w	r3, r3, #2
 8004f94:	9207      	str	r2, [sp, #28]
 8004f96:	9304      	str	r3, [sp, #16]
 8004f98:	783b      	ldrb	r3, [r7, #0]
 8004f9a:	2b2e      	cmp	r3, #46	; 0x2e
 8004f9c:	d10d      	bne.n	8004fba <_svfiprintf_r+0x122>
 8004f9e:	787b      	ldrb	r3, [r7, #1]
 8004fa0:	1c79      	adds	r1, r7, #1
 8004fa2:	2b2a      	cmp	r3, #42	; 0x2a
 8004fa4:	d132      	bne.n	800500c <_svfiprintf_r+0x174>
 8004fa6:	9b03      	ldr	r3, [sp, #12]
 8004fa8:	3702      	adds	r7, #2
 8004faa:	1d1a      	adds	r2, r3, #4
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	9203      	str	r2, [sp, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	bfb8      	it	lt
 8004fb4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004fb8:	9305      	str	r3, [sp, #20]
 8004fba:	4c2d      	ldr	r4, [pc, #180]	; (8005070 <_svfiprintf_r+0x1d8>)
 8004fbc:	2203      	movs	r2, #3
 8004fbe:	7839      	ldrb	r1, [r7, #0]
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	f000 feab 	bl	8005d1c <memchr>
 8004fc6:	b138      	cbz	r0, 8004fd8 <_svfiprintf_r+0x140>
 8004fc8:	2340      	movs	r3, #64	; 0x40
 8004fca:	1b00      	subs	r0, r0, r4
 8004fcc:	fa03 f000 	lsl.w	r0, r3, r0
 8004fd0:	9b04      	ldr	r3, [sp, #16]
 8004fd2:	3701      	adds	r7, #1
 8004fd4:	4303      	orrs	r3, r0
 8004fd6:	9304      	str	r3, [sp, #16]
 8004fd8:	7839      	ldrb	r1, [r7, #0]
 8004fda:	2206      	movs	r2, #6
 8004fdc:	4825      	ldr	r0, [pc, #148]	; (8005074 <_svfiprintf_r+0x1dc>)
 8004fde:	1c7e      	adds	r6, r7, #1
 8004fe0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004fe4:	f000 fe9a 	bl	8005d1c <memchr>
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d035      	beq.n	8005058 <_svfiprintf_r+0x1c0>
 8004fec:	4b22      	ldr	r3, [pc, #136]	; (8005078 <_svfiprintf_r+0x1e0>)
 8004fee:	b9fb      	cbnz	r3, 8005030 <_svfiprintf_r+0x198>
 8004ff0:	9b03      	ldr	r3, [sp, #12]
 8004ff2:	3307      	adds	r3, #7
 8004ff4:	f023 0307 	bic.w	r3, r3, #7
 8004ff8:	3308      	adds	r3, #8
 8004ffa:	9303      	str	r3, [sp, #12]
 8004ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ffe:	444b      	add	r3, r9
 8005000:	9309      	str	r3, [sp, #36]	; 0x24
 8005002:	e76d      	b.n	8004ee0 <_svfiprintf_r+0x48>
 8005004:	fb00 3202 	mla	r2, r0, r2, r3
 8005008:	2101      	movs	r1, #1
 800500a:	e7a4      	b.n	8004f56 <_svfiprintf_r+0xbe>
 800500c:	2300      	movs	r3, #0
 800500e:	240a      	movs	r4, #10
 8005010:	4618      	mov	r0, r3
 8005012:	9305      	str	r3, [sp, #20]
 8005014:	460f      	mov	r7, r1
 8005016:	783a      	ldrb	r2, [r7, #0]
 8005018:	3101      	adds	r1, #1
 800501a:	3a30      	subs	r2, #48	; 0x30
 800501c:	2a09      	cmp	r2, #9
 800501e:	d903      	bls.n	8005028 <_svfiprintf_r+0x190>
 8005020:	2b00      	cmp	r3, #0
 8005022:	d0ca      	beq.n	8004fba <_svfiprintf_r+0x122>
 8005024:	9005      	str	r0, [sp, #20]
 8005026:	e7c8      	b.n	8004fba <_svfiprintf_r+0x122>
 8005028:	fb04 2000 	mla	r0, r4, r0, r2
 800502c:	2301      	movs	r3, #1
 800502e:	e7f1      	b.n	8005014 <_svfiprintf_r+0x17c>
 8005030:	ab03      	add	r3, sp, #12
 8005032:	9300      	str	r3, [sp, #0]
 8005034:	462a      	mov	r2, r5
 8005036:	4b11      	ldr	r3, [pc, #68]	; (800507c <_svfiprintf_r+0x1e4>)
 8005038:	a904      	add	r1, sp, #16
 800503a:	4640      	mov	r0, r8
 800503c:	f3af 8000 	nop.w
 8005040:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005044:	4681      	mov	r9, r0
 8005046:	d1d9      	bne.n	8004ffc <_svfiprintf_r+0x164>
 8005048:	89ab      	ldrh	r3, [r5, #12]
 800504a:	065b      	lsls	r3, r3, #25
 800504c:	f53f af39 	bmi.w	8004ec2 <_svfiprintf_r+0x2a>
 8005050:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005052:	b01d      	add	sp, #116	; 0x74
 8005054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005058:	ab03      	add	r3, sp, #12
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	462a      	mov	r2, r5
 800505e:	4b07      	ldr	r3, [pc, #28]	; (800507c <_svfiprintf_r+0x1e4>)
 8005060:	a904      	add	r1, sp, #16
 8005062:	4640      	mov	r0, r8
 8005064:	f000 fa32 	bl	80054cc <_printf_i>
 8005068:	e7ea      	b.n	8005040 <_svfiprintf_r+0x1a8>
 800506a:	bf00      	nop
 800506c:	0800622e 	.word	0x0800622e
 8005070:	08006234 	.word	0x08006234
 8005074:	08006238 	.word	0x08006238
 8005078:	00000000 	.word	0x00000000
 800507c:	08004de1 	.word	0x08004de1

08005080 <_sungetc_r>:
 8005080:	b538      	push	{r3, r4, r5, lr}
 8005082:	1c4b      	adds	r3, r1, #1
 8005084:	4614      	mov	r4, r2
 8005086:	d103      	bne.n	8005090 <_sungetc_r+0x10>
 8005088:	f04f 35ff 	mov.w	r5, #4294967295
 800508c:	4628      	mov	r0, r5
 800508e:	bd38      	pop	{r3, r4, r5, pc}
 8005090:	8993      	ldrh	r3, [r2, #12]
 8005092:	b2cd      	uxtb	r5, r1
 8005094:	f023 0320 	bic.w	r3, r3, #32
 8005098:	8193      	strh	r3, [r2, #12]
 800509a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800509c:	6852      	ldr	r2, [r2, #4]
 800509e:	b18b      	cbz	r3, 80050c4 <_sungetc_r+0x44>
 80050a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050a2:	429a      	cmp	r2, r3
 80050a4:	da08      	bge.n	80050b8 <_sungetc_r+0x38>
 80050a6:	6823      	ldr	r3, [r4, #0]
 80050a8:	1e5a      	subs	r2, r3, #1
 80050aa:	6022      	str	r2, [r4, #0]
 80050ac:	f803 5c01 	strb.w	r5, [r3, #-1]
 80050b0:	6863      	ldr	r3, [r4, #4]
 80050b2:	3301      	adds	r3, #1
 80050b4:	6063      	str	r3, [r4, #4]
 80050b6:	e7e9      	b.n	800508c <_sungetc_r+0xc>
 80050b8:	4621      	mov	r1, r4
 80050ba:	f000 fdd3 	bl	8005c64 <__submore>
 80050be:	2800      	cmp	r0, #0
 80050c0:	d0f1      	beq.n	80050a6 <_sungetc_r+0x26>
 80050c2:	e7e1      	b.n	8005088 <_sungetc_r+0x8>
 80050c4:	6921      	ldr	r1, [r4, #16]
 80050c6:	6823      	ldr	r3, [r4, #0]
 80050c8:	b151      	cbz	r1, 80050e0 <_sungetc_r+0x60>
 80050ca:	4299      	cmp	r1, r3
 80050cc:	d208      	bcs.n	80050e0 <_sungetc_r+0x60>
 80050ce:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80050d2:	428d      	cmp	r5, r1
 80050d4:	d104      	bne.n	80050e0 <_sungetc_r+0x60>
 80050d6:	3b01      	subs	r3, #1
 80050d8:	3201      	adds	r2, #1
 80050da:	6023      	str	r3, [r4, #0]
 80050dc:	6062      	str	r2, [r4, #4]
 80050de:	e7d5      	b.n	800508c <_sungetc_r+0xc>
 80050e0:	63e3      	str	r3, [r4, #60]	; 0x3c
 80050e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050e6:	6363      	str	r3, [r4, #52]	; 0x34
 80050e8:	2303      	movs	r3, #3
 80050ea:	63a3      	str	r3, [r4, #56]	; 0x38
 80050ec:	4623      	mov	r3, r4
 80050ee:	6422      	str	r2, [r4, #64]	; 0x40
 80050f0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80050f4:	6023      	str	r3, [r4, #0]
 80050f6:	2301      	movs	r3, #1
 80050f8:	e7dc      	b.n	80050b4 <_sungetc_r+0x34>

080050fa <__ssrefill_r>:
 80050fa:	b510      	push	{r4, lr}
 80050fc:	460c      	mov	r4, r1
 80050fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005100:	b169      	cbz	r1, 800511e <__ssrefill_r+0x24>
 8005102:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005106:	4299      	cmp	r1, r3
 8005108:	d001      	beq.n	800510e <__ssrefill_r+0x14>
 800510a:	f000 fe2f 	bl	8005d6c <_free_r>
 800510e:	2000      	movs	r0, #0
 8005110:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005112:	6360      	str	r0, [r4, #52]	; 0x34
 8005114:	6063      	str	r3, [r4, #4]
 8005116:	b113      	cbz	r3, 800511e <__ssrefill_r+0x24>
 8005118:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800511a:	6023      	str	r3, [r4, #0]
 800511c:	bd10      	pop	{r4, pc}
 800511e:	6923      	ldr	r3, [r4, #16]
 8005120:	f04f 30ff 	mov.w	r0, #4294967295
 8005124:	6023      	str	r3, [r4, #0]
 8005126:	2300      	movs	r3, #0
 8005128:	6063      	str	r3, [r4, #4]
 800512a:	89a3      	ldrh	r3, [r4, #12]
 800512c:	f043 0320 	orr.w	r3, r3, #32
 8005130:	81a3      	strh	r3, [r4, #12]
 8005132:	bd10      	pop	{r4, pc}

08005134 <__ssvfiscanf_r>:
 8005134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005138:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800513c:	9301      	str	r3, [sp, #4]
 800513e:	2300      	movs	r3, #0
 8005140:	4606      	mov	r6, r0
 8005142:	460c      	mov	r4, r1
 8005144:	4692      	mov	sl, r2
 8005146:	270a      	movs	r7, #10
 8005148:	9346      	str	r3, [sp, #280]	; 0x118
 800514a:	9347      	str	r3, [sp, #284]	; 0x11c
 800514c:	4b9f      	ldr	r3, [pc, #636]	; (80053cc <__ssvfiscanf_r+0x298>)
 800514e:	f10d 080c 	add.w	r8, sp, #12
 8005152:	93a2      	str	r3, [sp, #648]	; 0x288
 8005154:	4b9e      	ldr	r3, [pc, #632]	; (80053d0 <__ssvfiscanf_r+0x29c>)
 8005156:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80053d4 <__ssvfiscanf_r+0x2a0>
 800515a:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800515e:	93a3      	str	r3, [sp, #652]	; 0x28c
 8005160:	f89a 3000 	ldrb.w	r3, [sl]
 8005164:	2b00      	cmp	r3, #0
 8005166:	f000 812f 	beq.w	80053c8 <__ssvfiscanf_r+0x294>
 800516a:	f000 fdb7 	bl	8005cdc <__locale_ctype_ptr>
 800516e:	f89a b000 	ldrb.w	fp, [sl]
 8005172:	4458      	add	r0, fp
 8005174:	7843      	ldrb	r3, [r0, #1]
 8005176:	f013 0308 	ands.w	r3, r3, #8
 800517a:	d143      	bne.n	8005204 <__ssvfiscanf_r+0xd0>
 800517c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8005180:	f10a 0501 	add.w	r5, sl, #1
 8005184:	f040 8099 	bne.w	80052ba <__ssvfiscanf_r+0x186>
 8005188:	9345      	str	r3, [sp, #276]	; 0x114
 800518a:	9343      	str	r3, [sp, #268]	; 0x10c
 800518c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8005190:	2b2a      	cmp	r3, #42	; 0x2a
 8005192:	d103      	bne.n	800519c <__ssvfiscanf_r+0x68>
 8005194:	2310      	movs	r3, #16
 8005196:	f10a 0502 	add.w	r5, sl, #2
 800519a:	9343      	str	r3, [sp, #268]	; 0x10c
 800519c:	7829      	ldrb	r1, [r5, #0]
 800519e:	46aa      	mov	sl, r5
 80051a0:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80051a4:	2a09      	cmp	r2, #9
 80051a6:	f105 0501 	add.w	r5, r5, #1
 80051aa:	d941      	bls.n	8005230 <__ssvfiscanf_r+0xfc>
 80051ac:	2203      	movs	r2, #3
 80051ae:	4889      	ldr	r0, [pc, #548]	; (80053d4 <__ssvfiscanf_r+0x2a0>)
 80051b0:	f000 fdb4 	bl	8005d1c <memchr>
 80051b4:	b138      	cbz	r0, 80051c6 <__ssvfiscanf_r+0x92>
 80051b6:	eba0 0309 	sub.w	r3, r0, r9
 80051ba:	2001      	movs	r0, #1
 80051bc:	46aa      	mov	sl, r5
 80051be:	4098      	lsls	r0, r3
 80051c0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80051c2:	4318      	orrs	r0, r3
 80051c4:	9043      	str	r0, [sp, #268]	; 0x10c
 80051c6:	f89a 3000 	ldrb.w	r3, [sl]
 80051ca:	f10a 0501 	add.w	r5, sl, #1
 80051ce:	2b67      	cmp	r3, #103	; 0x67
 80051d0:	d84a      	bhi.n	8005268 <__ssvfiscanf_r+0x134>
 80051d2:	2b65      	cmp	r3, #101	; 0x65
 80051d4:	f080 80b7 	bcs.w	8005346 <__ssvfiscanf_r+0x212>
 80051d8:	2b47      	cmp	r3, #71	; 0x47
 80051da:	d82f      	bhi.n	800523c <__ssvfiscanf_r+0x108>
 80051dc:	2b45      	cmp	r3, #69	; 0x45
 80051de:	f080 80b2 	bcs.w	8005346 <__ssvfiscanf_r+0x212>
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f000 8082 	beq.w	80052ec <__ssvfiscanf_r+0x1b8>
 80051e8:	2b25      	cmp	r3, #37	; 0x25
 80051ea:	d066      	beq.n	80052ba <__ssvfiscanf_r+0x186>
 80051ec:	2303      	movs	r3, #3
 80051ee:	9744      	str	r7, [sp, #272]	; 0x110
 80051f0:	9349      	str	r3, [sp, #292]	; 0x124
 80051f2:	e045      	b.n	8005280 <__ssvfiscanf_r+0x14c>
 80051f4:	9947      	ldr	r1, [sp, #284]	; 0x11c
 80051f6:	3301      	adds	r3, #1
 80051f8:	3101      	adds	r1, #1
 80051fa:	9147      	str	r1, [sp, #284]	; 0x11c
 80051fc:	6861      	ldr	r1, [r4, #4]
 80051fe:	6023      	str	r3, [r4, #0]
 8005200:	3901      	subs	r1, #1
 8005202:	6061      	str	r1, [r4, #4]
 8005204:	6863      	ldr	r3, [r4, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	dd0b      	ble.n	8005222 <__ssvfiscanf_r+0xee>
 800520a:	f000 fd67 	bl	8005cdc <__locale_ctype_ptr>
 800520e:	6823      	ldr	r3, [r4, #0]
 8005210:	7819      	ldrb	r1, [r3, #0]
 8005212:	4408      	add	r0, r1
 8005214:	7841      	ldrb	r1, [r0, #1]
 8005216:	070d      	lsls	r5, r1, #28
 8005218:	d4ec      	bmi.n	80051f4 <__ssvfiscanf_r+0xc0>
 800521a:	f10a 0501 	add.w	r5, sl, #1
 800521e:	46aa      	mov	sl, r5
 8005220:	e79e      	b.n	8005160 <__ssvfiscanf_r+0x2c>
 8005222:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8005224:	4621      	mov	r1, r4
 8005226:	4630      	mov	r0, r6
 8005228:	4798      	blx	r3
 800522a:	2800      	cmp	r0, #0
 800522c:	d0ed      	beq.n	800520a <__ssvfiscanf_r+0xd6>
 800522e:	e7f4      	b.n	800521a <__ssvfiscanf_r+0xe6>
 8005230:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8005232:	fb07 1303 	mla	r3, r7, r3, r1
 8005236:	3b30      	subs	r3, #48	; 0x30
 8005238:	9345      	str	r3, [sp, #276]	; 0x114
 800523a:	e7af      	b.n	800519c <__ssvfiscanf_r+0x68>
 800523c:	2b5b      	cmp	r3, #91	; 0x5b
 800523e:	d061      	beq.n	8005304 <__ssvfiscanf_r+0x1d0>
 8005240:	d80c      	bhi.n	800525c <__ssvfiscanf_r+0x128>
 8005242:	2b58      	cmp	r3, #88	; 0x58
 8005244:	d1d2      	bne.n	80051ec <__ssvfiscanf_r+0xb8>
 8005246:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8005248:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800524c:	9243      	str	r2, [sp, #268]	; 0x10c
 800524e:	2210      	movs	r2, #16
 8005250:	9244      	str	r2, [sp, #272]	; 0x110
 8005252:	2b6f      	cmp	r3, #111	; 0x6f
 8005254:	bfb4      	ite	lt
 8005256:	2303      	movlt	r3, #3
 8005258:	2304      	movge	r3, #4
 800525a:	e010      	b.n	800527e <__ssvfiscanf_r+0x14a>
 800525c:	2b63      	cmp	r3, #99	; 0x63
 800525e:	d05c      	beq.n	800531a <__ssvfiscanf_r+0x1e6>
 8005260:	2b64      	cmp	r3, #100	; 0x64
 8005262:	d1c3      	bne.n	80051ec <__ssvfiscanf_r+0xb8>
 8005264:	9744      	str	r7, [sp, #272]	; 0x110
 8005266:	e7f4      	b.n	8005252 <__ssvfiscanf_r+0x11e>
 8005268:	2b70      	cmp	r3, #112	; 0x70
 800526a:	d042      	beq.n	80052f2 <__ssvfiscanf_r+0x1be>
 800526c:	d81d      	bhi.n	80052aa <__ssvfiscanf_r+0x176>
 800526e:	2b6e      	cmp	r3, #110	; 0x6e
 8005270:	d059      	beq.n	8005326 <__ssvfiscanf_r+0x1f2>
 8005272:	d843      	bhi.n	80052fc <__ssvfiscanf_r+0x1c8>
 8005274:	2b69      	cmp	r3, #105	; 0x69
 8005276:	d1b9      	bne.n	80051ec <__ssvfiscanf_r+0xb8>
 8005278:	2300      	movs	r3, #0
 800527a:	9344      	str	r3, [sp, #272]	; 0x110
 800527c:	2303      	movs	r3, #3
 800527e:	9349      	str	r3, [sp, #292]	; 0x124
 8005280:	6863      	ldr	r3, [r4, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	dd61      	ble.n	800534a <__ssvfiscanf_r+0x216>
 8005286:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005288:	0659      	lsls	r1, r3, #25
 800528a:	d56f      	bpl.n	800536c <__ssvfiscanf_r+0x238>
 800528c:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800528e:	2b02      	cmp	r3, #2
 8005290:	dc7c      	bgt.n	800538c <__ssvfiscanf_r+0x258>
 8005292:	ab01      	add	r3, sp, #4
 8005294:	4622      	mov	r2, r4
 8005296:	a943      	add	r1, sp, #268	; 0x10c
 8005298:	4630      	mov	r0, r6
 800529a:	f000 fa37 	bl	800570c <_scanf_chars>
 800529e:	2801      	cmp	r0, #1
 80052a0:	f000 8092 	beq.w	80053c8 <__ssvfiscanf_r+0x294>
 80052a4:	2802      	cmp	r0, #2
 80052a6:	d1ba      	bne.n	800521e <__ssvfiscanf_r+0xea>
 80052a8:	e01d      	b.n	80052e6 <__ssvfiscanf_r+0x1b2>
 80052aa:	2b75      	cmp	r3, #117	; 0x75
 80052ac:	d0da      	beq.n	8005264 <__ssvfiscanf_r+0x130>
 80052ae:	2b78      	cmp	r3, #120	; 0x78
 80052b0:	d0c9      	beq.n	8005246 <__ssvfiscanf_r+0x112>
 80052b2:	2b73      	cmp	r3, #115	; 0x73
 80052b4:	d19a      	bne.n	80051ec <__ssvfiscanf_r+0xb8>
 80052b6:	2302      	movs	r3, #2
 80052b8:	e7e1      	b.n	800527e <__ssvfiscanf_r+0x14a>
 80052ba:	6863      	ldr	r3, [r4, #4]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	dd0c      	ble.n	80052da <__ssvfiscanf_r+0x1a6>
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	781a      	ldrb	r2, [r3, #0]
 80052c4:	4593      	cmp	fp, r2
 80052c6:	d17f      	bne.n	80053c8 <__ssvfiscanf_r+0x294>
 80052c8:	3301      	adds	r3, #1
 80052ca:	6862      	ldr	r2, [r4, #4]
 80052cc:	6023      	str	r3, [r4, #0]
 80052ce:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80052d0:	3a01      	subs	r2, #1
 80052d2:	3301      	adds	r3, #1
 80052d4:	6062      	str	r2, [r4, #4]
 80052d6:	9347      	str	r3, [sp, #284]	; 0x11c
 80052d8:	e7a1      	b.n	800521e <__ssvfiscanf_r+0xea>
 80052da:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80052dc:	4621      	mov	r1, r4
 80052de:	4630      	mov	r0, r6
 80052e0:	4798      	blx	r3
 80052e2:	2800      	cmp	r0, #0
 80052e4:	d0ec      	beq.n	80052c0 <__ssvfiscanf_r+0x18c>
 80052e6:	9846      	ldr	r0, [sp, #280]	; 0x118
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d163      	bne.n	80053b4 <__ssvfiscanf_r+0x280>
 80052ec:	f04f 30ff 	mov.w	r0, #4294967295
 80052f0:	e066      	b.n	80053c0 <__ssvfiscanf_r+0x28c>
 80052f2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80052f4:	f042 0220 	orr.w	r2, r2, #32
 80052f8:	9243      	str	r2, [sp, #268]	; 0x10c
 80052fa:	e7a4      	b.n	8005246 <__ssvfiscanf_r+0x112>
 80052fc:	2308      	movs	r3, #8
 80052fe:	9344      	str	r3, [sp, #272]	; 0x110
 8005300:	2304      	movs	r3, #4
 8005302:	e7bc      	b.n	800527e <__ssvfiscanf_r+0x14a>
 8005304:	4629      	mov	r1, r5
 8005306:	4640      	mov	r0, r8
 8005308:	f000 fb5a 	bl	80059c0 <__sccl>
 800530c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800530e:	4605      	mov	r5, r0
 8005310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005314:	9343      	str	r3, [sp, #268]	; 0x10c
 8005316:	2301      	movs	r3, #1
 8005318:	e7b1      	b.n	800527e <__ssvfiscanf_r+0x14a>
 800531a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800531c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005320:	9343      	str	r3, [sp, #268]	; 0x10c
 8005322:	2300      	movs	r3, #0
 8005324:	e7ab      	b.n	800527e <__ssvfiscanf_r+0x14a>
 8005326:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8005328:	06d0      	lsls	r0, r2, #27
 800532a:	f53f af78 	bmi.w	800521e <__ssvfiscanf_r+0xea>
 800532e:	f012 0f01 	tst.w	r2, #1
 8005332:	9a01      	ldr	r2, [sp, #4]
 8005334:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8005336:	f102 0104 	add.w	r1, r2, #4
 800533a:	9101      	str	r1, [sp, #4]
 800533c:	6812      	ldr	r2, [r2, #0]
 800533e:	bf14      	ite	ne
 8005340:	8013      	strhne	r3, [r2, #0]
 8005342:	6013      	streq	r3, [r2, #0]
 8005344:	e76b      	b.n	800521e <__ssvfiscanf_r+0xea>
 8005346:	2305      	movs	r3, #5
 8005348:	e799      	b.n	800527e <__ssvfiscanf_r+0x14a>
 800534a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800534c:	4621      	mov	r1, r4
 800534e:	4630      	mov	r0, r6
 8005350:	4798      	blx	r3
 8005352:	2800      	cmp	r0, #0
 8005354:	d097      	beq.n	8005286 <__ssvfiscanf_r+0x152>
 8005356:	e7c6      	b.n	80052e6 <__ssvfiscanf_r+0x1b2>
 8005358:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800535a:	3201      	adds	r2, #1
 800535c:	9247      	str	r2, [sp, #284]	; 0x11c
 800535e:	6862      	ldr	r2, [r4, #4]
 8005360:	3a01      	subs	r2, #1
 8005362:	2a00      	cmp	r2, #0
 8005364:	6062      	str	r2, [r4, #4]
 8005366:	dd0a      	ble.n	800537e <__ssvfiscanf_r+0x24a>
 8005368:	3301      	adds	r3, #1
 800536a:	6023      	str	r3, [r4, #0]
 800536c:	f000 fcb6 	bl	8005cdc <__locale_ctype_ptr>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	781a      	ldrb	r2, [r3, #0]
 8005374:	4410      	add	r0, r2
 8005376:	7842      	ldrb	r2, [r0, #1]
 8005378:	0712      	lsls	r2, r2, #28
 800537a:	d4ed      	bmi.n	8005358 <__ssvfiscanf_r+0x224>
 800537c:	e786      	b.n	800528c <__ssvfiscanf_r+0x158>
 800537e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8005380:	4621      	mov	r1, r4
 8005382:	4630      	mov	r0, r6
 8005384:	4798      	blx	r3
 8005386:	2800      	cmp	r0, #0
 8005388:	d0f0      	beq.n	800536c <__ssvfiscanf_r+0x238>
 800538a:	e7ac      	b.n	80052e6 <__ssvfiscanf_r+0x1b2>
 800538c:	2b04      	cmp	r3, #4
 800538e:	dc06      	bgt.n	800539e <__ssvfiscanf_r+0x26a>
 8005390:	ab01      	add	r3, sp, #4
 8005392:	4622      	mov	r2, r4
 8005394:	a943      	add	r1, sp, #268	; 0x10c
 8005396:	4630      	mov	r0, r6
 8005398:	f000 fa1c 	bl	80057d4 <_scanf_i>
 800539c:	e77f      	b.n	800529e <__ssvfiscanf_r+0x16a>
 800539e:	4b0e      	ldr	r3, [pc, #56]	; (80053d8 <__ssvfiscanf_r+0x2a4>)
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	f43f af3c 	beq.w	800521e <__ssvfiscanf_r+0xea>
 80053a6:	ab01      	add	r3, sp, #4
 80053a8:	4622      	mov	r2, r4
 80053aa:	a943      	add	r1, sp, #268	; 0x10c
 80053ac:	4630      	mov	r0, r6
 80053ae:	f3af 8000 	nop.w
 80053b2:	e774      	b.n	800529e <__ssvfiscanf_r+0x16a>
 80053b4:	89a3      	ldrh	r3, [r4, #12]
 80053b6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80053ba:	bf18      	it	ne
 80053bc:	f04f 30ff 	movne.w	r0, #4294967295
 80053c0:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 80053c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c8:	9846      	ldr	r0, [sp, #280]	; 0x118
 80053ca:	e7f9      	b.n	80053c0 <__ssvfiscanf_r+0x28c>
 80053cc:	08005081 	.word	0x08005081
 80053d0:	080050fb 	.word	0x080050fb
 80053d4:	08006234 	.word	0x08006234
 80053d8:	00000000 	.word	0x00000000

080053dc <_printf_common>:
 80053dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053e0:	4691      	mov	r9, r2
 80053e2:	461f      	mov	r7, r3
 80053e4:	688a      	ldr	r2, [r1, #8]
 80053e6:	690b      	ldr	r3, [r1, #16]
 80053e8:	4606      	mov	r6, r0
 80053ea:	4293      	cmp	r3, r2
 80053ec:	bfb8      	it	lt
 80053ee:	4613      	movlt	r3, r2
 80053f0:	f8c9 3000 	str.w	r3, [r9]
 80053f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053f8:	460c      	mov	r4, r1
 80053fa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053fe:	b112      	cbz	r2, 8005406 <_printf_common+0x2a>
 8005400:	3301      	adds	r3, #1
 8005402:	f8c9 3000 	str.w	r3, [r9]
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	0699      	lsls	r1, r3, #26
 800540a:	bf42      	ittt	mi
 800540c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005410:	3302      	addmi	r3, #2
 8005412:	f8c9 3000 	strmi.w	r3, [r9]
 8005416:	6825      	ldr	r5, [r4, #0]
 8005418:	f015 0506 	ands.w	r5, r5, #6
 800541c:	d107      	bne.n	800542e <_printf_common+0x52>
 800541e:	f104 0a19 	add.w	sl, r4, #25
 8005422:	68e3      	ldr	r3, [r4, #12]
 8005424:	f8d9 2000 	ldr.w	r2, [r9]
 8005428:	1a9b      	subs	r3, r3, r2
 800542a:	429d      	cmp	r5, r3
 800542c:	db2a      	blt.n	8005484 <_printf_common+0xa8>
 800542e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005432:	6822      	ldr	r2, [r4, #0]
 8005434:	3300      	adds	r3, #0
 8005436:	bf18      	it	ne
 8005438:	2301      	movne	r3, #1
 800543a:	0692      	lsls	r2, r2, #26
 800543c:	d42f      	bmi.n	800549e <_printf_common+0xc2>
 800543e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005442:	4639      	mov	r1, r7
 8005444:	4630      	mov	r0, r6
 8005446:	47c0      	blx	r8
 8005448:	3001      	adds	r0, #1
 800544a:	d022      	beq.n	8005492 <_printf_common+0xb6>
 800544c:	6823      	ldr	r3, [r4, #0]
 800544e:	68e5      	ldr	r5, [r4, #12]
 8005450:	f003 0306 	and.w	r3, r3, #6
 8005454:	2b04      	cmp	r3, #4
 8005456:	bf18      	it	ne
 8005458:	2500      	movne	r5, #0
 800545a:	f8d9 2000 	ldr.w	r2, [r9]
 800545e:	f04f 0900 	mov.w	r9, #0
 8005462:	bf08      	it	eq
 8005464:	1aad      	subeq	r5, r5, r2
 8005466:	68a3      	ldr	r3, [r4, #8]
 8005468:	6922      	ldr	r2, [r4, #16]
 800546a:	bf08      	it	eq
 800546c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005470:	4293      	cmp	r3, r2
 8005472:	bfc4      	itt	gt
 8005474:	1a9b      	subgt	r3, r3, r2
 8005476:	18ed      	addgt	r5, r5, r3
 8005478:	341a      	adds	r4, #26
 800547a:	454d      	cmp	r5, r9
 800547c:	d11b      	bne.n	80054b6 <_printf_common+0xda>
 800547e:	2000      	movs	r0, #0
 8005480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005484:	2301      	movs	r3, #1
 8005486:	4652      	mov	r2, sl
 8005488:	4639      	mov	r1, r7
 800548a:	4630      	mov	r0, r6
 800548c:	47c0      	blx	r8
 800548e:	3001      	adds	r0, #1
 8005490:	d103      	bne.n	800549a <_printf_common+0xbe>
 8005492:	f04f 30ff 	mov.w	r0, #4294967295
 8005496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549a:	3501      	adds	r5, #1
 800549c:	e7c1      	b.n	8005422 <_printf_common+0x46>
 800549e:	2030      	movs	r0, #48	; 0x30
 80054a0:	18e1      	adds	r1, r4, r3
 80054a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054a6:	1c5a      	adds	r2, r3, #1
 80054a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054ac:	4422      	add	r2, r4
 80054ae:	3302      	adds	r3, #2
 80054b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054b4:	e7c3      	b.n	800543e <_printf_common+0x62>
 80054b6:	2301      	movs	r3, #1
 80054b8:	4622      	mov	r2, r4
 80054ba:	4639      	mov	r1, r7
 80054bc:	4630      	mov	r0, r6
 80054be:	47c0      	blx	r8
 80054c0:	3001      	adds	r0, #1
 80054c2:	d0e6      	beq.n	8005492 <_printf_common+0xb6>
 80054c4:	f109 0901 	add.w	r9, r9, #1
 80054c8:	e7d7      	b.n	800547a <_printf_common+0x9e>
	...

080054cc <_printf_i>:
 80054cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054d0:	4617      	mov	r7, r2
 80054d2:	7e0a      	ldrb	r2, [r1, #24]
 80054d4:	b085      	sub	sp, #20
 80054d6:	2a6e      	cmp	r2, #110	; 0x6e
 80054d8:	4698      	mov	r8, r3
 80054da:	4606      	mov	r6, r0
 80054dc:	460c      	mov	r4, r1
 80054de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054e0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80054e4:	f000 80bc 	beq.w	8005660 <_printf_i+0x194>
 80054e8:	d81a      	bhi.n	8005520 <_printf_i+0x54>
 80054ea:	2a63      	cmp	r2, #99	; 0x63
 80054ec:	d02e      	beq.n	800554c <_printf_i+0x80>
 80054ee:	d80a      	bhi.n	8005506 <_printf_i+0x3a>
 80054f0:	2a00      	cmp	r2, #0
 80054f2:	f000 80c8 	beq.w	8005686 <_printf_i+0x1ba>
 80054f6:	2a58      	cmp	r2, #88	; 0x58
 80054f8:	f000 808a 	beq.w	8005610 <_printf_i+0x144>
 80054fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005500:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005504:	e02a      	b.n	800555c <_printf_i+0x90>
 8005506:	2a64      	cmp	r2, #100	; 0x64
 8005508:	d001      	beq.n	800550e <_printf_i+0x42>
 800550a:	2a69      	cmp	r2, #105	; 0x69
 800550c:	d1f6      	bne.n	80054fc <_printf_i+0x30>
 800550e:	6821      	ldr	r1, [r4, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005516:	d023      	beq.n	8005560 <_printf_i+0x94>
 8005518:	1d11      	adds	r1, r2, #4
 800551a:	6019      	str	r1, [r3, #0]
 800551c:	6813      	ldr	r3, [r2, #0]
 800551e:	e027      	b.n	8005570 <_printf_i+0xa4>
 8005520:	2a73      	cmp	r2, #115	; 0x73
 8005522:	f000 80b4 	beq.w	800568e <_printf_i+0x1c2>
 8005526:	d808      	bhi.n	800553a <_printf_i+0x6e>
 8005528:	2a6f      	cmp	r2, #111	; 0x6f
 800552a:	d02a      	beq.n	8005582 <_printf_i+0xb6>
 800552c:	2a70      	cmp	r2, #112	; 0x70
 800552e:	d1e5      	bne.n	80054fc <_printf_i+0x30>
 8005530:	680a      	ldr	r2, [r1, #0]
 8005532:	f042 0220 	orr.w	r2, r2, #32
 8005536:	600a      	str	r2, [r1, #0]
 8005538:	e003      	b.n	8005542 <_printf_i+0x76>
 800553a:	2a75      	cmp	r2, #117	; 0x75
 800553c:	d021      	beq.n	8005582 <_printf_i+0xb6>
 800553e:	2a78      	cmp	r2, #120	; 0x78
 8005540:	d1dc      	bne.n	80054fc <_printf_i+0x30>
 8005542:	2278      	movs	r2, #120	; 0x78
 8005544:	496f      	ldr	r1, [pc, #444]	; (8005704 <_printf_i+0x238>)
 8005546:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800554a:	e064      	b.n	8005616 <_printf_i+0x14a>
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005552:	1d11      	adds	r1, r2, #4
 8005554:	6019      	str	r1, [r3, #0]
 8005556:	6813      	ldr	r3, [r2, #0]
 8005558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800555c:	2301      	movs	r3, #1
 800555e:	e0a3      	b.n	80056a8 <_printf_i+0x1dc>
 8005560:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005564:	f102 0104 	add.w	r1, r2, #4
 8005568:	6019      	str	r1, [r3, #0]
 800556a:	d0d7      	beq.n	800551c <_printf_i+0x50>
 800556c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005570:	2b00      	cmp	r3, #0
 8005572:	da03      	bge.n	800557c <_printf_i+0xb0>
 8005574:	222d      	movs	r2, #45	; 0x2d
 8005576:	425b      	negs	r3, r3
 8005578:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800557c:	4962      	ldr	r1, [pc, #392]	; (8005708 <_printf_i+0x23c>)
 800557e:	220a      	movs	r2, #10
 8005580:	e017      	b.n	80055b2 <_printf_i+0xe6>
 8005582:	6820      	ldr	r0, [r4, #0]
 8005584:	6819      	ldr	r1, [r3, #0]
 8005586:	f010 0f80 	tst.w	r0, #128	; 0x80
 800558a:	d003      	beq.n	8005594 <_printf_i+0xc8>
 800558c:	1d08      	adds	r0, r1, #4
 800558e:	6018      	str	r0, [r3, #0]
 8005590:	680b      	ldr	r3, [r1, #0]
 8005592:	e006      	b.n	80055a2 <_printf_i+0xd6>
 8005594:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005598:	f101 0004 	add.w	r0, r1, #4
 800559c:	6018      	str	r0, [r3, #0]
 800559e:	d0f7      	beq.n	8005590 <_printf_i+0xc4>
 80055a0:	880b      	ldrh	r3, [r1, #0]
 80055a2:	2a6f      	cmp	r2, #111	; 0x6f
 80055a4:	bf14      	ite	ne
 80055a6:	220a      	movne	r2, #10
 80055a8:	2208      	moveq	r2, #8
 80055aa:	4957      	ldr	r1, [pc, #348]	; (8005708 <_printf_i+0x23c>)
 80055ac:	2000      	movs	r0, #0
 80055ae:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80055b2:	6865      	ldr	r5, [r4, #4]
 80055b4:	2d00      	cmp	r5, #0
 80055b6:	60a5      	str	r5, [r4, #8]
 80055b8:	f2c0 809c 	blt.w	80056f4 <_printf_i+0x228>
 80055bc:	6820      	ldr	r0, [r4, #0]
 80055be:	f020 0004 	bic.w	r0, r0, #4
 80055c2:	6020      	str	r0, [r4, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d13f      	bne.n	8005648 <_printf_i+0x17c>
 80055c8:	2d00      	cmp	r5, #0
 80055ca:	f040 8095 	bne.w	80056f8 <_printf_i+0x22c>
 80055ce:	4675      	mov	r5, lr
 80055d0:	2a08      	cmp	r2, #8
 80055d2:	d10b      	bne.n	80055ec <_printf_i+0x120>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	07da      	lsls	r2, r3, #31
 80055d8:	d508      	bpl.n	80055ec <_printf_i+0x120>
 80055da:	6923      	ldr	r3, [r4, #16]
 80055dc:	6862      	ldr	r2, [r4, #4]
 80055de:	429a      	cmp	r2, r3
 80055e0:	bfde      	ittt	le
 80055e2:	2330      	movle	r3, #48	; 0x30
 80055e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80055ec:	ebae 0305 	sub.w	r3, lr, r5
 80055f0:	6123      	str	r3, [r4, #16]
 80055f2:	f8cd 8000 	str.w	r8, [sp]
 80055f6:	463b      	mov	r3, r7
 80055f8:	aa03      	add	r2, sp, #12
 80055fa:	4621      	mov	r1, r4
 80055fc:	4630      	mov	r0, r6
 80055fe:	f7ff feed 	bl	80053dc <_printf_common>
 8005602:	3001      	adds	r0, #1
 8005604:	d155      	bne.n	80056b2 <_printf_i+0x1e6>
 8005606:	f04f 30ff 	mov.w	r0, #4294967295
 800560a:	b005      	add	sp, #20
 800560c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005610:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005614:	493c      	ldr	r1, [pc, #240]	; (8005708 <_printf_i+0x23c>)
 8005616:	6822      	ldr	r2, [r4, #0]
 8005618:	6818      	ldr	r0, [r3, #0]
 800561a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800561e:	f100 0504 	add.w	r5, r0, #4
 8005622:	601d      	str	r5, [r3, #0]
 8005624:	d001      	beq.n	800562a <_printf_i+0x15e>
 8005626:	6803      	ldr	r3, [r0, #0]
 8005628:	e002      	b.n	8005630 <_printf_i+0x164>
 800562a:	0655      	lsls	r5, r2, #25
 800562c:	d5fb      	bpl.n	8005626 <_printf_i+0x15a>
 800562e:	8803      	ldrh	r3, [r0, #0]
 8005630:	07d0      	lsls	r0, r2, #31
 8005632:	bf44      	itt	mi
 8005634:	f042 0220 	orrmi.w	r2, r2, #32
 8005638:	6022      	strmi	r2, [r4, #0]
 800563a:	b91b      	cbnz	r3, 8005644 <_printf_i+0x178>
 800563c:	6822      	ldr	r2, [r4, #0]
 800563e:	f022 0220 	bic.w	r2, r2, #32
 8005642:	6022      	str	r2, [r4, #0]
 8005644:	2210      	movs	r2, #16
 8005646:	e7b1      	b.n	80055ac <_printf_i+0xe0>
 8005648:	4675      	mov	r5, lr
 800564a:	fbb3 f0f2 	udiv	r0, r3, r2
 800564e:	fb02 3310 	mls	r3, r2, r0, r3
 8005652:	5ccb      	ldrb	r3, [r1, r3]
 8005654:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005658:	4603      	mov	r3, r0
 800565a:	2800      	cmp	r0, #0
 800565c:	d1f5      	bne.n	800564a <_printf_i+0x17e>
 800565e:	e7b7      	b.n	80055d0 <_printf_i+0x104>
 8005660:	6808      	ldr	r0, [r1, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005668:	6949      	ldr	r1, [r1, #20]
 800566a:	d004      	beq.n	8005676 <_printf_i+0x1aa>
 800566c:	1d10      	adds	r0, r2, #4
 800566e:	6018      	str	r0, [r3, #0]
 8005670:	6813      	ldr	r3, [r2, #0]
 8005672:	6019      	str	r1, [r3, #0]
 8005674:	e007      	b.n	8005686 <_printf_i+0x1ba>
 8005676:	f010 0f40 	tst.w	r0, #64	; 0x40
 800567a:	f102 0004 	add.w	r0, r2, #4
 800567e:	6018      	str	r0, [r3, #0]
 8005680:	6813      	ldr	r3, [r2, #0]
 8005682:	d0f6      	beq.n	8005672 <_printf_i+0x1a6>
 8005684:	8019      	strh	r1, [r3, #0]
 8005686:	2300      	movs	r3, #0
 8005688:	4675      	mov	r5, lr
 800568a:	6123      	str	r3, [r4, #16]
 800568c:	e7b1      	b.n	80055f2 <_printf_i+0x126>
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	1d11      	adds	r1, r2, #4
 8005692:	6019      	str	r1, [r3, #0]
 8005694:	6815      	ldr	r5, [r2, #0]
 8005696:	2100      	movs	r1, #0
 8005698:	6862      	ldr	r2, [r4, #4]
 800569a:	4628      	mov	r0, r5
 800569c:	f000 fb3e 	bl	8005d1c <memchr>
 80056a0:	b108      	cbz	r0, 80056a6 <_printf_i+0x1da>
 80056a2:	1b40      	subs	r0, r0, r5
 80056a4:	6060      	str	r0, [r4, #4]
 80056a6:	6863      	ldr	r3, [r4, #4]
 80056a8:	6123      	str	r3, [r4, #16]
 80056aa:	2300      	movs	r3, #0
 80056ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056b0:	e79f      	b.n	80055f2 <_printf_i+0x126>
 80056b2:	6923      	ldr	r3, [r4, #16]
 80056b4:	462a      	mov	r2, r5
 80056b6:	4639      	mov	r1, r7
 80056b8:	4630      	mov	r0, r6
 80056ba:	47c0      	blx	r8
 80056bc:	3001      	adds	r0, #1
 80056be:	d0a2      	beq.n	8005606 <_printf_i+0x13a>
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	079b      	lsls	r3, r3, #30
 80056c4:	d507      	bpl.n	80056d6 <_printf_i+0x20a>
 80056c6:	2500      	movs	r5, #0
 80056c8:	f104 0919 	add.w	r9, r4, #25
 80056cc:	68e3      	ldr	r3, [r4, #12]
 80056ce:	9a03      	ldr	r2, [sp, #12]
 80056d0:	1a9b      	subs	r3, r3, r2
 80056d2:	429d      	cmp	r5, r3
 80056d4:	db05      	blt.n	80056e2 <_printf_i+0x216>
 80056d6:	68e0      	ldr	r0, [r4, #12]
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	4298      	cmp	r0, r3
 80056dc:	bfb8      	it	lt
 80056de:	4618      	movlt	r0, r3
 80056e0:	e793      	b.n	800560a <_printf_i+0x13e>
 80056e2:	2301      	movs	r3, #1
 80056e4:	464a      	mov	r2, r9
 80056e6:	4639      	mov	r1, r7
 80056e8:	4630      	mov	r0, r6
 80056ea:	47c0      	blx	r8
 80056ec:	3001      	adds	r0, #1
 80056ee:	d08a      	beq.n	8005606 <_printf_i+0x13a>
 80056f0:	3501      	adds	r5, #1
 80056f2:	e7eb      	b.n	80056cc <_printf_i+0x200>
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1a7      	bne.n	8005648 <_printf_i+0x17c>
 80056f8:	780b      	ldrb	r3, [r1, #0]
 80056fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005702:	e765      	b.n	80055d0 <_printf_i+0x104>
 8005704:	08006250 	.word	0x08006250
 8005708:	0800623f 	.word	0x0800623f

0800570c <_scanf_chars>:
 800570c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005710:	4615      	mov	r5, r2
 8005712:	688a      	ldr	r2, [r1, #8]
 8005714:	4680      	mov	r8, r0
 8005716:	460c      	mov	r4, r1
 8005718:	b932      	cbnz	r2, 8005728 <_scanf_chars+0x1c>
 800571a:	698a      	ldr	r2, [r1, #24]
 800571c:	2a00      	cmp	r2, #0
 800571e:	bf0c      	ite	eq
 8005720:	2201      	moveq	r2, #1
 8005722:	f04f 32ff 	movne.w	r2, #4294967295
 8005726:	608a      	str	r2, [r1, #8]
 8005728:	2600      	movs	r6, #0
 800572a:	6822      	ldr	r2, [r4, #0]
 800572c:	06d1      	lsls	r1, r2, #27
 800572e:	bf5f      	itttt	pl
 8005730:	681a      	ldrpl	r2, [r3, #0]
 8005732:	1d11      	addpl	r1, r2, #4
 8005734:	6019      	strpl	r1, [r3, #0]
 8005736:	6817      	ldrpl	r7, [r2, #0]
 8005738:	69a3      	ldr	r3, [r4, #24]
 800573a:	b1db      	cbz	r3, 8005774 <_scanf_chars+0x68>
 800573c:	2b01      	cmp	r3, #1
 800573e:	d107      	bne.n	8005750 <_scanf_chars+0x44>
 8005740:	682b      	ldr	r3, [r5, #0]
 8005742:	6962      	ldr	r2, [r4, #20]
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	5cd3      	ldrb	r3, [r2, r3]
 8005748:	b9a3      	cbnz	r3, 8005774 <_scanf_chars+0x68>
 800574a:	2e00      	cmp	r6, #0
 800574c:	d131      	bne.n	80057b2 <_scanf_chars+0xa6>
 800574e:	e006      	b.n	800575e <_scanf_chars+0x52>
 8005750:	2b02      	cmp	r3, #2
 8005752:	d007      	beq.n	8005764 <_scanf_chars+0x58>
 8005754:	2e00      	cmp	r6, #0
 8005756:	d12c      	bne.n	80057b2 <_scanf_chars+0xa6>
 8005758:	69a3      	ldr	r3, [r4, #24]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d129      	bne.n	80057b2 <_scanf_chars+0xa6>
 800575e:	2001      	movs	r0, #1
 8005760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005764:	f000 faba 	bl	8005cdc <__locale_ctype_ptr>
 8005768:	682b      	ldr	r3, [r5, #0]
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	4418      	add	r0, r3
 800576e:	7843      	ldrb	r3, [r0, #1]
 8005770:	071b      	lsls	r3, r3, #28
 8005772:	d4ef      	bmi.n	8005754 <_scanf_chars+0x48>
 8005774:	6823      	ldr	r3, [r4, #0]
 8005776:	3601      	adds	r6, #1
 8005778:	06da      	lsls	r2, r3, #27
 800577a:	bf5e      	ittt	pl
 800577c:	682b      	ldrpl	r3, [r5, #0]
 800577e:	781b      	ldrbpl	r3, [r3, #0]
 8005780:	703b      	strbpl	r3, [r7, #0]
 8005782:	682a      	ldr	r2, [r5, #0]
 8005784:	686b      	ldr	r3, [r5, #4]
 8005786:	f102 0201 	add.w	r2, r2, #1
 800578a:	602a      	str	r2, [r5, #0]
 800578c:	68a2      	ldr	r2, [r4, #8]
 800578e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005792:	f102 32ff 	add.w	r2, r2, #4294967295
 8005796:	606b      	str	r3, [r5, #4]
 8005798:	bf58      	it	pl
 800579a:	3701      	addpl	r7, #1
 800579c:	60a2      	str	r2, [r4, #8]
 800579e:	b142      	cbz	r2, 80057b2 <_scanf_chars+0xa6>
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	dcc9      	bgt.n	8005738 <_scanf_chars+0x2c>
 80057a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80057a8:	4629      	mov	r1, r5
 80057aa:	4640      	mov	r0, r8
 80057ac:	4798      	blx	r3
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d0c2      	beq.n	8005738 <_scanf_chars+0x2c>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	f013 0310 	ands.w	r3, r3, #16
 80057b8:	d105      	bne.n	80057c6 <_scanf_chars+0xba>
 80057ba:	68e2      	ldr	r2, [r4, #12]
 80057bc:	3201      	adds	r2, #1
 80057be:	60e2      	str	r2, [r4, #12]
 80057c0:	69a2      	ldr	r2, [r4, #24]
 80057c2:	b102      	cbz	r2, 80057c6 <_scanf_chars+0xba>
 80057c4:	703b      	strb	r3, [r7, #0]
 80057c6:	6923      	ldr	r3, [r4, #16]
 80057c8:	2000      	movs	r0, #0
 80057ca:	441e      	add	r6, r3
 80057cc:	6126      	str	r6, [r4, #16]
 80057ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080057d4 <_scanf_i>:
 80057d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d8:	460c      	mov	r4, r1
 80057da:	469a      	mov	sl, r3
 80057dc:	4b74      	ldr	r3, [pc, #464]	; (80059b0 <_scanf_i+0x1dc>)
 80057de:	b087      	sub	sp, #28
 80057e0:	4683      	mov	fp, r0
 80057e2:	4616      	mov	r6, r2
 80057e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80057e8:	ab03      	add	r3, sp, #12
 80057ea:	68a7      	ldr	r7, [r4, #8]
 80057ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80057f0:	4b70      	ldr	r3, [pc, #448]	; (80059b4 <_scanf_i+0x1e0>)
 80057f2:	69a1      	ldr	r1, [r4, #24]
 80057f4:	4a70      	ldr	r2, [pc, #448]	; (80059b8 <_scanf_i+0x1e4>)
 80057f6:	f104 091c 	add.w	r9, r4, #28
 80057fa:	2903      	cmp	r1, #3
 80057fc:	bf18      	it	ne
 80057fe:	461a      	movne	r2, r3
 8005800:	1e7b      	subs	r3, r7, #1
 8005802:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8005806:	bf84      	itt	hi
 8005808:	f240 135d 	movwhi	r3, #349	; 0x15d
 800580c:	60a3      	strhi	r3, [r4, #8]
 800580e:	6823      	ldr	r3, [r4, #0]
 8005810:	bf88      	it	hi
 8005812:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005816:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800581a:	6023      	str	r3, [r4, #0]
 800581c:	bf98      	it	ls
 800581e:	2700      	movls	r7, #0
 8005820:	464b      	mov	r3, r9
 8005822:	f04f 0800 	mov.w	r8, #0
 8005826:	9200      	str	r2, [sp, #0]
 8005828:	bf88      	it	hi
 800582a:	197f      	addhi	r7, r7, r5
 800582c:	6831      	ldr	r1, [r6, #0]
 800582e:	9301      	str	r3, [sp, #4]
 8005830:	ab03      	add	r3, sp, #12
 8005832:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005836:	2202      	movs	r2, #2
 8005838:	7809      	ldrb	r1, [r1, #0]
 800583a:	f000 fa6f 	bl	8005d1c <memchr>
 800583e:	9b01      	ldr	r3, [sp, #4]
 8005840:	b328      	cbz	r0, 800588e <_scanf_i+0xba>
 8005842:	f1b8 0f01 	cmp.w	r8, #1
 8005846:	d156      	bne.n	80058f6 <_scanf_i+0x122>
 8005848:	6862      	ldr	r2, [r4, #4]
 800584a:	b92a      	cbnz	r2, 8005858 <_scanf_i+0x84>
 800584c:	2208      	movs	r2, #8
 800584e:	6062      	str	r2, [r4, #4]
 8005850:	6822      	ldr	r2, [r4, #0]
 8005852:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005856:	6022      	str	r2, [r4, #0]
 8005858:	6822      	ldr	r2, [r4, #0]
 800585a:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800585e:	6022      	str	r2, [r4, #0]
 8005860:	68a2      	ldr	r2, [r4, #8]
 8005862:	1e51      	subs	r1, r2, #1
 8005864:	60a1      	str	r1, [r4, #8]
 8005866:	b192      	cbz	r2, 800588e <_scanf_i+0xba>
 8005868:	6832      	ldr	r2, [r6, #0]
 800586a:	1c5d      	adds	r5, r3, #1
 800586c:	1c51      	adds	r1, r2, #1
 800586e:	6031      	str	r1, [r6, #0]
 8005870:	7812      	ldrb	r2, [r2, #0]
 8005872:	701a      	strb	r2, [r3, #0]
 8005874:	6873      	ldr	r3, [r6, #4]
 8005876:	3b01      	subs	r3, #1
 8005878:	2b00      	cmp	r3, #0
 800587a:	6073      	str	r3, [r6, #4]
 800587c:	dc06      	bgt.n	800588c <_scanf_i+0xb8>
 800587e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005882:	4631      	mov	r1, r6
 8005884:	4658      	mov	r0, fp
 8005886:	4798      	blx	r3
 8005888:	2800      	cmp	r0, #0
 800588a:	d177      	bne.n	800597c <_scanf_i+0x1a8>
 800588c:	462b      	mov	r3, r5
 800588e:	f108 0801 	add.w	r8, r8, #1
 8005892:	f1b8 0f03 	cmp.w	r8, #3
 8005896:	d1c9      	bne.n	800582c <_scanf_i+0x58>
 8005898:	6862      	ldr	r2, [r4, #4]
 800589a:	b90a      	cbnz	r2, 80058a0 <_scanf_i+0xcc>
 800589c:	220a      	movs	r2, #10
 800589e:	6062      	str	r2, [r4, #4]
 80058a0:	6862      	ldr	r2, [r4, #4]
 80058a2:	4946      	ldr	r1, [pc, #280]	; (80059bc <_scanf_i+0x1e8>)
 80058a4:	6960      	ldr	r0, [r4, #20]
 80058a6:	1a89      	subs	r1, r1, r2
 80058a8:	9301      	str	r3, [sp, #4]
 80058aa:	f000 f889 	bl	80059c0 <__sccl>
 80058ae:	9b01      	ldr	r3, [sp, #4]
 80058b0:	f04f 0800 	mov.w	r8, #0
 80058b4:	461d      	mov	r5, r3
 80058b6:	68a3      	ldr	r3, [r4, #8]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d039      	beq.n	8005930 <_scanf_i+0x15c>
 80058bc:	6831      	ldr	r1, [r6, #0]
 80058be:	6960      	ldr	r0, [r4, #20]
 80058c0:	780a      	ldrb	r2, [r1, #0]
 80058c2:	5c80      	ldrb	r0, [r0, r2]
 80058c4:	2800      	cmp	r0, #0
 80058c6:	d033      	beq.n	8005930 <_scanf_i+0x15c>
 80058c8:	2a30      	cmp	r2, #48	; 0x30
 80058ca:	6822      	ldr	r2, [r4, #0]
 80058cc:	d121      	bne.n	8005912 <_scanf_i+0x13e>
 80058ce:	0510      	lsls	r0, r2, #20
 80058d0:	d51f      	bpl.n	8005912 <_scanf_i+0x13e>
 80058d2:	f108 0801 	add.w	r8, r8, #1
 80058d6:	b117      	cbz	r7, 80058de <_scanf_i+0x10a>
 80058d8:	3301      	adds	r3, #1
 80058da:	3f01      	subs	r7, #1
 80058dc:	60a3      	str	r3, [r4, #8]
 80058de:	6873      	ldr	r3, [r6, #4]
 80058e0:	3b01      	subs	r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	6073      	str	r3, [r6, #4]
 80058e6:	dd1c      	ble.n	8005922 <_scanf_i+0x14e>
 80058e8:	6833      	ldr	r3, [r6, #0]
 80058ea:	3301      	adds	r3, #1
 80058ec:	6033      	str	r3, [r6, #0]
 80058ee:	68a3      	ldr	r3, [r4, #8]
 80058f0:	3b01      	subs	r3, #1
 80058f2:	60a3      	str	r3, [r4, #8]
 80058f4:	e7df      	b.n	80058b6 <_scanf_i+0xe2>
 80058f6:	f1b8 0f02 	cmp.w	r8, #2
 80058fa:	d1b1      	bne.n	8005860 <_scanf_i+0x8c>
 80058fc:	6822      	ldr	r2, [r4, #0]
 80058fe:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005902:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005906:	d1c2      	bne.n	800588e <_scanf_i+0xba>
 8005908:	2110      	movs	r1, #16
 800590a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800590e:	6061      	str	r1, [r4, #4]
 8005910:	e7a5      	b.n	800585e <_scanf_i+0x8a>
 8005912:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8005916:	6022      	str	r2, [r4, #0]
 8005918:	780b      	ldrb	r3, [r1, #0]
 800591a:	3501      	adds	r5, #1
 800591c:	f805 3c01 	strb.w	r3, [r5, #-1]
 8005920:	e7dd      	b.n	80058de <_scanf_i+0x10a>
 8005922:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005926:	4631      	mov	r1, r6
 8005928:	4658      	mov	r0, fp
 800592a:	4798      	blx	r3
 800592c:	2800      	cmp	r0, #0
 800592e:	d0de      	beq.n	80058ee <_scanf_i+0x11a>
 8005930:	6823      	ldr	r3, [r4, #0]
 8005932:	05d9      	lsls	r1, r3, #23
 8005934:	d50c      	bpl.n	8005950 <_scanf_i+0x17c>
 8005936:	454d      	cmp	r5, r9
 8005938:	d908      	bls.n	800594c <_scanf_i+0x178>
 800593a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800593e:	1e6f      	subs	r7, r5, #1
 8005940:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005944:	4632      	mov	r2, r6
 8005946:	4658      	mov	r0, fp
 8005948:	4798      	blx	r3
 800594a:	463d      	mov	r5, r7
 800594c:	454d      	cmp	r5, r9
 800594e:	d02c      	beq.n	80059aa <_scanf_i+0x1d6>
 8005950:	6822      	ldr	r2, [r4, #0]
 8005952:	f012 0210 	ands.w	r2, r2, #16
 8005956:	d11e      	bne.n	8005996 <_scanf_i+0x1c2>
 8005958:	702a      	strb	r2, [r5, #0]
 800595a:	6863      	ldr	r3, [r4, #4]
 800595c:	4649      	mov	r1, r9
 800595e:	4658      	mov	r0, fp
 8005960:	9e00      	ldr	r6, [sp, #0]
 8005962:	47b0      	blx	r6
 8005964:	6822      	ldr	r2, [r4, #0]
 8005966:	f8da 3000 	ldr.w	r3, [sl]
 800596a:	f012 0f20 	tst.w	r2, #32
 800596e:	d008      	beq.n	8005982 <_scanf_i+0x1ae>
 8005970:	1d1a      	adds	r2, r3, #4
 8005972:	f8ca 2000 	str.w	r2, [sl]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	6018      	str	r0, [r3, #0]
 800597a:	e009      	b.n	8005990 <_scanf_i+0x1bc>
 800597c:	f04f 0800 	mov.w	r8, #0
 8005980:	e7d6      	b.n	8005930 <_scanf_i+0x15c>
 8005982:	07d2      	lsls	r2, r2, #31
 8005984:	d5f4      	bpl.n	8005970 <_scanf_i+0x19c>
 8005986:	1d1a      	adds	r2, r3, #4
 8005988:	f8ca 2000 	str.w	r2, [sl]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	8018      	strh	r0, [r3, #0]
 8005990:	68e3      	ldr	r3, [r4, #12]
 8005992:	3301      	adds	r3, #1
 8005994:	60e3      	str	r3, [r4, #12]
 8005996:	2000      	movs	r0, #0
 8005998:	eba5 0509 	sub.w	r5, r5, r9
 800599c:	44a8      	add	r8, r5
 800599e:	6925      	ldr	r5, [r4, #16]
 80059a0:	4445      	add	r5, r8
 80059a2:	6125      	str	r5, [r4, #16]
 80059a4:	b007      	add	sp, #28
 80059a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059aa:	2001      	movs	r0, #1
 80059ac:	e7fa      	b.n	80059a4 <_scanf_i+0x1d0>
 80059ae:	bf00      	nop
 80059b0:	08005fd0 	.word	0x08005fd0
 80059b4:	08005c41 	.word	0x08005c41
 80059b8:	08005b21 	.word	0x08005b21
 80059bc:	08006271 	.word	0x08006271

080059c0 <__sccl>:
 80059c0:	b570      	push	{r4, r5, r6, lr}
 80059c2:	780b      	ldrb	r3, [r1, #0]
 80059c4:	1e44      	subs	r4, r0, #1
 80059c6:	2b5e      	cmp	r3, #94	; 0x5e
 80059c8:	bf13      	iteet	ne
 80059ca:	1c4a      	addne	r2, r1, #1
 80059cc:	1c8a      	addeq	r2, r1, #2
 80059ce:	784b      	ldrbeq	r3, [r1, #1]
 80059d0:	2100      	movne	r1, #0
 80059d2:	bf08      	it	eq
 80059d4:	2101      	moveq	r1, #1
 80059d6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80059da:	f804 1f01 	strb.w	r1, [r4, #1]!
 80059de:	42a5      	cmp	r5, r4
 80059e0:	d1fb      	bne.n	80059da <__sccl+0x1a>
 80059e2:	b913      	cbnz	r3, 80059ea <__sccl+0x2a>
 80059e4:	3a01      	subs	r2, #1
 80059e6:	4610      	mov	r0, r2
 80059e8:	bd70      	pop	{r4, r5, r6, pc}
 80059ea:	f081 0401 	eor.w	r4, r1, #1
 80059ee:	4611      	mov	r1, r2
 80059f0:	54c4      	strb	r4, [r0, r3]
 80059f2:	780d      	ldrb	r5, [r1, #0]
 80059f4:	1c4a      	adds	r2, r1, #1
 80059f6:	2d2d      	cmp	r5, #45	; 0x2d
 80059f8:	d006      	beq.n	8005a08 <__sccl+0x48>
 80059fa:	2d5d      	cmp	r5, #93	; 0x5d
 80059fc:	d0f3      	beq.n	80059e6 <__sccl+0x26>
 80059fe:	b90d      	cbnz	r5, 8005a04 <__sccl+0x44>
 8005a00:	460a      	mov	r2, r1
 8005a02:	e7f0      	b.n	80059e6 <__sccl+0x26>
 8005a04:	462b      	mov	r3, r5
 8005a06:	e7f2      	b.n	80059ee <__sccl+0x2e>
 8005a08:	784e      	ldrb	r6, [r1, #1]
 8005a0a:	2e5d      	cmp	r6, #93	; 0x5d
 8005a0c:	d0fa      	beq.n	8005a04 <__sccl+0x44>
 8005a0e:	42b3      	cmp	r3, r6
 8005a10:	dcf8      	bgt.n	8005a04 <__sccl+0x44>
 8005a12:	3102      	adds	r1, #2
 8005a14:	3301      	adds	r3, #1
 8005a16:	429e      	cmp	r6, r3
 8005a18:	54c4      	strb	r4, [r0, r3]
 8005a1a:	dcfb      	bgt.n	8005a14 <__sccl+0x54>
 8005a1c:	e7e9      	b.n	80059f2 <__sccl+0x32>

08005a1e <_strtol_l.isra.0>:
 8005a1e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a22:	4680      	mov	r8, r0
 8005a24:	4689      	mov	r9, r1
 8005a26:	4692      	mov	sl, r2
 8005a28:	461f      	mov	r7, r3
 8005a2a:	468b      	mov	fp, r1
 8005a2c:	465d      	mov	r5, fp
 8005a2e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005a30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005a34:	f000 f94f 	bl	8005cd6 <__locale_ctype_ptr_l>
 8005a38:	4420      	add	r0, r4
 8005a3a:	7846      	ldrb	r6, [r0, #1]
 8005a3c:	f016 0608 	ands.w	r6, r6, #8
 8005a40:	d10b      	bne.n	8005a5a <_strtol_l.isra.0+0x3c>
 8005a42:	2c2d      	cmp	r4, #45	; 0x2d
 8005a44:	d10b      	bne.n	8005a5e <_strtol_l.isra.0+0x40>
 8005a46:	2601      	movs	r6, #1
 8005a48:	782c      	ldrb	r4, [r5, #0]
 8005a4a:	f10b 0502 	add.w	r5, fp, #2
 8005a4e:	b167      	cbz	r7, 8005a6a <_strtol_l.isra.0+0x4c>
 8005a50:	2f10      	cmp	r7, #16
 8005a52:	d114      	bne.n	8005a7e <_strtol_l.isra.0+0x60>
 8005a54:	2c30      	cmp	r4, #48	; 0x30
 8005a56:	d00a      	beq.n	8005a6e <_strtol_l.isra.0+0x50>
 8005a58:	e011      	b.n	8005a7e <_strtol_l.isra.0+0x60>
 8005a5a:	46ab      	mov	fp, r5
 8005a5c:	e7e6      	b.n	8005a2c <_strtol_l.isra.0+0xe>
 8005a5e:	2c2b      	cmp	r4, #43	; 0x2b
 8005a60:	bf04      	itt	eq
 8005a62:	782c      	ldrbeq	r4, [r5, #0]
 8005a64:	f10b 0502 	addeq.w	r5, fp, #2
 8005a68:	e7f1      	b.n	8005a4e <_strtol_l.isra.0+0x30>
 8005a6a:	2c30      	cmp	r4, #48	; 0x30
 8005a6c:	d127      	bne.n	8005abe <_strtol_l.isra.0+0xa0>
 8005a6e:	782b      	ldrb	r3, [r5, #0]
 8005a70:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005a74:	2b58      	cmp	r3, #88	; 0x58
 8005a76:	d14b      	bne.n	8005b10 <_strtol_l.isra.0+0xf2>
 8005a78:	2710      	movs	r7, #16
 8005a7a:	786c      	ldrb	r4, [r5, #1]
 8005a7c:	3502      	adds	r5, #2
 8005a7e:	2e00      	cmp	r6, #0
 8005a80:	bf0c      	ite	eq
 8005a82:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005a86:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	fbb1 fef7 	udiv	lr, r1, r7
 8005a90:	4610      	mov	r0, r2
 8005a92:	fb07 1c1e 	mls	ip, r7, lr, r1
 8005a96:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005a9a:	2b09      	cmp	r3, #9
 8005a9c:	d811      	bhi.n	8005ac2 <_strtol_l.isra.0+0xa4>
 8005a9e:	461c      	mov	r4, r3
 8005aa0:	42a7      	cmp	r7, r4
 8005aa2:	dd1d      	ble.n	8005ae0 <_strtol_l.isra.0+0xc2>
 8005aa4:	1c53      	adds	r3, r2, #1
 8005aa6:	d007      	beq.n	8005ab8 <_strtol_l.isra.0+0x9a>
 8005aa8:	4586      	cmp	lr, r0
 8005aaa:	d316      	bcc.n	8005ada <_strtol_l.isra.0+0xbc>
 8005aac:	d101      	bne.n	8005ab2 <_strtol_l.isra.0+0x94>
 8005aae:	45a4      	cmp	ip, r4
 8005ab0:	db13      	blt.n	8005ada <_strtol_l.isra.0+0xbc>
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	fb00 4007 	mla	r0, r0, r7, r4
 8005ab8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005abc:	e7eb      	b.n	8005a96 <_strtol_l.isra.0+0x78>
 8005abe:	270a      	movs	r7, #10
 8005ac0:	e7dd      	b.n	8005a7e <_strtol_l.isra.0+0x60>
 8005ac2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005ac6:	2b19      	cmp	r3, #25
 8005ac8:	d801      	bhi.n	8005ace <_strtol_l.isra.0+0xb0>
 8005aca:	3c37      	subs	r4, #55	; 0x37
 8005acc:	e7e8      	b.n	8005aa0 <_strtol_l.isra.0+0x82>
 8005ace:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005ad2:	2b19      	cmp	r3, #25
 8005ad4:	d804      	bhi.n	8005ae0 <_strtol_l.isra.0+0xc2>
 8005ad6:	3c57      	subs	r4, #87	; 0x57
 8005ad8:	e7e2      	b.n	8005aa0 <_strtol_l.isra.0+0x82>
 8005ada:	f04f 32ff 	mov.w	r2, #4294967295
 8005ade:	e7eb      	b.n	8005ab8 <_strtol_l.isra.0+0x9a>
 8005ae0:	1c53      	adds	r3, r2, #1
 8005ae2:	d108      	bne.n	8005af6 <_strtol_l.isra.0+0xd8>
 8005ae4:	2322      	movs	r3, #34	; 0x22
 8005ae6:	4608      	mov	r0, r1
 8005ae8:	f8c8 3000 	str.w	r3, [r8]
 8005aec:	f1ba 0f00 	cmp.w	sl, #0
 8005af0:	d107      	bne.n	8005b02 <_strtol_l.isra.0+0xe4>
 8005af2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af6:	b106      	cbz	r6, 8005afa <_strtol_l.isra.0+0xdc>
 8005af8:	4240      	negs	r0, r0
 8005afa:	f1ba 0f00 	cmp.w	sl, #0
 8005afe:	d00c      	beq.n	8005b1a <_strtol_l.isra.0+0xfc>
 8005b00:	b122      	cbz	r2, 8005b0c <_strtol_l.isra.0+0xee>
 8005b02:	3d01      	subs	r5, #1
 8005b04:	f8ca 5000 	str.w	r5, [sl]
 8005b08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b0c:	464d      	mov	r5, r9
 8005b0e:	e7f9      	b.n	8005b04 <_strtol_l.isra.0+0xe6>
 8005b10:	2430      	movs	r4, #48	; 0x30
 8005b12:	2f00      	cmp	r7, #0
 8005b14:	d1b3      	bne.n	8005a7e <_strtol_l.isra.0+0x60>
 8005b16:	2708      	movs	r7, #8
 8005b18:	e7b1      	b.n	8005a7e <_strtol_l.isra.0+0x60>
 8005b1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005b20 <_strtol_r>:
 8005b20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b22:	4c06      	ldr	r4, [pc, #24]	; (8005b3c <_strtol_r+0x1c>)
 8005b24:	4d06      	ldr	r5, [pc, #24]	; (8005b40 <_strtol_r+0x20>)
 8005b26:	6824      	ldr	r4, [r4, #0]
 8005b28:	6a24      	ldr	r4, [r4, #32]
 8005b2a:	2c00      	cmp	r4, #0
 8005b2c:	bf08      	it	eq
 8005b2e:	462c      	moveq	r4, r5
 8005b30:	9400      	str	r4, [sp, #0]
 8005b32:	f7ff ff74 	bl	8005a1e <_strtol_l.isra.0>
 8005b36:	b003      	add	sp, #12
 8005b38:	bd30      	pop	{r4, r5, pc}
 8005b3a:	bf00      	nop
 8005b3c:	2000005c 	.word	0x2000005c
 8005b40:	200000c0 	.word	0x200000c0

08005b44 <_strtoul_l.isra.0>:
 8005b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b48:	4680      	mov	r8, r0
 8005b4a:	4689      	mov	r9, r1
 8005b4c:	4692      	mov	sl, r2
 8005b4e:	461e      	mov	r6, r3
 8005b50:	460f      	mov	r7, r1
 8005b52:	463d      	mov	r5, r7
 8005b54:	9808      	ldr	r0, [sp, #32]
 8005b56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b5a:	f000 f8bc 	bl	8005cd6 <__locale_ctype_ptr_l>
 8005b5e:	4420      	add	r0, r4
 8005b60:	7843      	ldrb	r3, [r0, #1]
 8005b62:	f013 0308 	ands.w	r3, r3, #8
 8005b66:	d10a      	bne.n	8005b7e <_strtoul_l.isra.0+0x3a>
 8005b68:	2c2d      	cmp	r4, #45	; 0x2d
 8005b6a:	d10a      	bne.n	8005b82 <_strtoul_l.isra.0+0x3e>
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	782c      	ldrb	r4, [r5, #0]
 8005b70:	1cbd      	adds	r5, r7, #2
 8005b72:	b15e      	cbz	r6, 8005b8c <_strtoul_l.isra.0+0x48>
 8005b74:	2e10      	cmp	r6, #16
 8005b76:	d113      	bne.n	8005ba0 <_strtoul_l.isra.0+0x5c>
 8005b78:	2c30      	cmp	r4, #48	; 0x30
 8005b7a:	d009      	beq.n	8005b90 <_strtoul_l.isra.0+0x4c>
 8005b7c:	e010      	b.n	8005ba0 <_strtoul_l.isra.0+0x5c>
 8005b7e:	462f      	mov	r7, r5
 8005b80:	e7e7      	b.n	8005b52 <_strtoul_l.isra.0+0xe>
 8005b82:	2c2b      	cmp	r4, #43	; 0x2b
 8005b84:	bf04      	itt	eq
 8005b86:	782c      	ldrbeq	r4, [r5, #0]
 8005b88:	1cbd      	addeq	r5, r7, #2
 8005b8a:	e7f2      	b.n	8005b72 <_strtoul_l.isra.0+0x2e>
 8005b8c:	2c30      	cmp	r4, #48	; 0x30
 8005b8e:	d125      	bne.n	8005bdc <_strtoul_l.isra.0+0x98>
 8005b90:	782a      	ldrb	r2, [r5, #0]
 8005b92:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8005b96:	2a58      	cmp	r2, #88	; 0x58
 8005b98:	d14a      	bne.n	8005c30 <_strtoul_l.isra.0+0xec>
 8005b9a:	2610      	movs	r6, #16
 8005b9c:	786c      	ldrb	r4, [r5, #1]
 8005b9e:	3502      	adds	r5, #2
 8005ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8005ba4:	fbb1 f1f6 	udiv	r1, r1, r6
 8005ba8:	2700      	movs	r7, #0
 8005baa:	fb06 fe01 	mul.w	lr, r6, r1
 8005bae:	4638      	mov	r0, r7
 8005bb0:	ea6f 0e0e 	mvn.w	lr, lr
 8005bb4:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8005bb8:	2a09      	cmp	r2, #9
 8005bba:	d811      	bhi.n	8005be0 <_strtoul_l.isra.0+0x9c>
 8005bbc:	4614      	mov	r4, r2
 8005bbe:	42a6      	cmp	r6, r4
 8005bc0:	dd1d      	ble.n	8005bfe <_strtoul_l.isra.0+0xba>
 8005bc2:	2f00      	cmp	r7, #0
 8005bc4:	db18      	blt.n	8005bf8 <_strtoul_l.isra.0+0xb4>
 8005bc6:	4281      	cmp	r1, r0
 8005bc8:	d316      	bcc.n	8005bf8 <_strtoul_l.isra.0+0xb4>
 8005bca:	d101      	bne.n	8005bd0 <_strtoul_l.isra.0+0x8c>
 8005bcc:	45a6      	cmp	lr, r4
 8005bce:	db13      	blt.n	8005bf8 <_strtoul_l.isra.0+0xb4>
 8005bd0:	2701      	movs	r7, #1
 8005bd2:	fb00 4006 	mla	r0, r0, r6, r4
 8005bd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005bda:	e7eb      	b.n	8005bb4 <_strtoul_l.isra.0+0x70>
 8005bdc:	260a      	movs	r6, #10
 8005bde:	e7df      	b.n	8005ba0 <_strtoul_l.isra.0+0x5c>
 8005be0:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8005be4:	2a19      	cmp	r2, #25
 8005be6:	d801      	bhi.n	8005bec <_strtoul_l.isra.0+0xa8>
 8005be8:	3c37      	subs	r4, #55	; 0x37
 8005bea:	e7e8      	b.n	8005bbe <_strtoul_l.isra.0+0x7a>
 8005bec:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8005bf0:	2a19      	cmp	r2, #25
 8005bf2:	d804      	bhi.n	8005bfe <_strtoul_l.isra.0+0xba>
 8005bf4:	3c57      	subs	r4, #87	; 0x57
 8005bf6:	e7e2      	b.n	8005bbe <_strtoul_l.isra.0+0x7a>
 8005bf8:	f04f 37ff 	mov.w	r7, #4294967295
 8005bfc:	e7eb      	b.n	8005bd6 <_strtoul_l.isra.0+0x92>
 8005bfe:	2f00      	cmp	r7, #0
 8005c00:	da09      	bge.n	8005c16 <_strtoul_l.isra.0+0xd2>
 8005c02:	2322      	movs	r3, #34	; 0x22
 8005c04:	f04f 30ff 	mov.w	r0, #4294967295
 8005c08:	f8c8 3000 	str.w	r3, [r8]
 8005c0c:	f1ba 0f00 	cmp.w	sl, #0
 8005c10:	d107      	bne.n	8005c22 <_strtoul_l.isra.0+0xde>
 8005c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c16:	b103      	cbz	r3, 8005c1a <_strtoul_l.isra.0+0xd6>
 8005c18:	4240      	negs	r0, r0
 8005c1a:	f1ba 0f00 	cmp.w	sl, #0
 8005c1e:	d00c      	beq.n	8005c3a <_strtoul_l.isra.0+0xf6>
 8005c20:	b127      	cbz	r7, 8005c2c <_strtoul_l.isra.0+0xe8>
 8005c22:	3d01      	subs	r5, #1
 8005c24:	f8ca 5000 	str.w	r5, [sl]
 8005c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c2c:	464d      	mov	r5, r9
 8005c2e:	e7f9      	b.n	8005c24 <_strtoul_l.isra.0+0xe0>
 8005c30:	2430      	movs	r4, #48	; 0x30
 8005c32:	2e00      	cmp	r6, #0
 8005c34:	d1b4      	bne.n	8005ba0 <_strtoul_l.isra.0+0x5c>
 8005c36:	2608      	movs	r6, #8
 8005c38:	e7b2      	b.n	8005ba0 <_strtoul_l.isra.0+0x5c>
 8005c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08005c40 <_strtoul_r>:
 8005c40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c42:	4c06      	ldr	r4, [pc, #24]	; (8005c5c <_strtoul_r+0x1c>)
 8005c44:	4d06      	ldr	r5, [pc, #24]	; (8005c60 <_strtoul_r+0x20>)
 8005c46:	6824      	ldr	r4, [r4, #0]
 8005c48:	6a24      	ldr	r4, [r4, #32]
 8005c4a:	2c00      	cmp	r4, #0
 8005c4c:	bf08      	it	eq
 8005c4e:	462c      	moveq	r4, r5
 8005c50:	9400      	str	r4, [sp, #0]
 8005c52:	f7ff ff77 	bl	8005b44 <_strtoul_l.isra.0>
 8005c56:	b003      	add	sp, #12
 8005c58:	bd30      	pop	{r4, r5, pc}
 8005c5a:	bf00      	nop
 8005c5c:	2000005c 	.word	0x2000005c
 8005c60:	200000c0 	.word	0x200000c0

08005c64 <__submore>:
 8005c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c68:	460c      	mov	r4, r1
 8005c6a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005c6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c70:	4299      	cmp	r1, r3
 8005c72:	d11c      	bne.n	8005cae <__submore+0x4a>
 8005c74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c78:	f000 f8c4 	bl	8005e04 <_malloc_r>
 8005c7c:	b918      	cbnz	r0, 8005c86 <__submore+0x22>
 8005c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c8a:	63a3      	str	r3, [r4, #56]	; 0x38
 8005c8c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005c90:	6360      	str	r0, [r4, #52]	; 0x34
 8005c92:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005c96:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005c9a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8005c9e:	7043      	strb	r3, [r0, #1]
 8005ca0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005ca4:	7003      	strb	r3, [r0, #0]
 8005ca6:	6020      	str	r0, [r4, #0]
 8005ca8:	2000      	movs	r0, #0
 8005caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cae:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005cb0:	0077      	lsls	r7, r6, #1
 8005cb2:	463a      	mov	r2, r7
 8005cb4:	f000 f904 	bl	8005ec0 <_realloc_r>
 8005cb8:	4605      	mov	r5, r0
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	d0df      	beq.n	8005c7e <__submore+0x1a>
 8005cbe:	eb00 0806 	add.w	r8, r0, r6
 8005cc2:	4601      	mov	r1, r0
 8005cc4:	4632      	mov	r2, r6
 8005cc6:	4640      	mov	r0, r8
 8005cc8:	f7ff f81e 	bl	8004d08 <memcpy>
 8005ccc:	f8c4 8000 	str.w	r8, [r4]
 8005cd0:	6365      	str	r5, [r4, #52]	; 0x34
 8005cd2:	63a7      	str	r7, [r4, #56]	; 0x38
 8005cd4:	e7e8      	b.n	8005ca8 <__submore+0x44>

08005cd6 <__locale_ctype_ptr_l>:
 8005cd6:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005cda:	4770      	bx	lr

08005cdc <__locale_ctype_ptr>:
 8005cdc:	4b04      	ldr	r3, [pc, #16]	; (8005cf0 <__locale_ctype_ptr+0x14>)
 8005cde:	4a05      	ldr	r2, [pc, #20]	; (8005cf4 <__locale_ctype_ptr+0x18>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	bf08      	it	eq
 8005ce8:	4613      	moveq	r3, r2
 8005cea:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8005cee:	4770      	bx	lr
 8005cf0:	2000005c 	.word	0x2000005c
 8005cf4:	200000c0 	.word	0x200000c0

08005cf8 <__ascii_mbtowc>:
 8005cf8:	b082      	sub	sp, #8
 8005cfa:	b901      	cbnz	r1, 8005cfe <__ascii_mbtowc+0x6>
 8005cfc:	a901      	add	r1, sp, #4
 8005cfe:	b142      	cbz	r2, 8005d12 <__ascii_mbtowc+0x1a>
 8005d00:	b14b      	cbz	r3, 8005d16 <__ascii_mbtowc+0x1e>
 8005d02:	7813      	ldrb	r3, [r2, #0]
 8005d04:	600b      	str	r3, [r1, #0]
 8005d06:	7812      	ldrb	r2, [r2, #0]
 8005d08:	1c10      	adds	r0, r2, #0
 8005d0a:	bf18      	it	ne
 8005d0c:	2001      	movne	r0, #1
 8005d0e:	b002      	add	sp, #8
 8005d10:	4770      	bx	lr
 8005d12:	4610      	mov	r0, r2
 8005d14:	e7fb      	b.n	8005d0e <__ascii_mbtowc+0x16>
 8005d16:	f06f 0001 	mvn.w	r0, #1
 8005d1a:	e7f8      	b.n	8005d0e <__ascii_mbtowc+0x16>

08005d1c <memchr>:
 8005d1c:	b510      	push	{r4, lr}
 8005d1e:	b2c9      	uxtb	r1, r1
 8005d20:	4402      	add	r2, r0
 8005d22:	4290      	cmp	r0, r2
 8005d24:	4603      	mov	r3, r0
 8005d26:	d101      	bne.n	8005d2c <memchr+0x10>
 8005d28:	2000      	movs	r0, #0
 8005d2a:	bd10      	pop	{r4, pc}
 8005d2c:	781c      	ldrb	r4, [r3, #0]
 8005d2e:	3001      	adds	r0, #1
 8005d30:	428c      	cmp	r4, r1
 8005d32:	d1f6      	bne.n	8005d22 <memchr+0x6>
 8005d34:	4618      	mov	r0, r3
 8005d36:	bd10      	pop	{r4, pc}

08005d38 <memmove>:
 8005d38:	4288      	cmp	r0, r1
 8005d3a:	b510      	push	{r4, lr}
 8005d3c:	eb01 0302 	add.w	r3, r1, r2
 8005d40:	d803      	bhi.n	8005d4a <memmove+0x12>
 8005d42:	1e42      	subs	r2, r0, #1
 8005d44:	4299      	cmp	r1, r3
 8005d46:	d10c      	bne.n	8005d62 <memmove+0x2a>
 8005d48:	bd10      	pop	{r4, pc}
 8005d4a:	4298      	cmp	r0, r3
 8005d4c:	d2f9      	bcs.n	8005d42 <memmove+0xa>
 8005d4e:	1881      	adds	r1, r0, r2
 8005d50:	1ad2      	subs	r2, r2, r3
 8005d52:	42d3      	cmn	r3, r2
 8005d54:	d100      	bne.n	8005d58 <memmove+0x20>
 8005d56:	bd10      	pop	{r4, pc}
 8005d58:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d5c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005d60:	e7f7      	b.n	8005d52 <memmove+0x1a>
 8005d62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d66:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005d6a:	e7eb      	b.n	8005d44 <memmove+0xc>

08005d6c <_free_r>:
 8005d6c:	b538      	push	{r3, r4, r5, lr}
 8005d6e:	4605      	mov	r5, r0
 8005d70:	2900      	cmp	r1, #0
 8005d72:	d043      	beq.n	8005dfc <_free_r+0x90>
 8005d74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d78:	1f0c      	subs	r4, r1, #4
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	bfb8      	it	lt
 8005d7e:	18e4      	addlt	r4, r4, r3
 8005d80:	f000 f8e1 	bl	8005f46 <__malloc_lock>
 8005d84:	4a1e      	ldr	r2, [pc, #120]	; (8005e00 <_free_r+0x94>)
 8005d86:	6813      	ldr	r3, [r2, #0]
 8005d88:	4610      	mov	r0, r2
 8005d8a:	b933      	cbnz	r3, 8005d9a <_free_r+0x2e>
 8005d8c:	6063      	str	r3, [r4, #4]
 8005d8e:	6014      	str	r4, [r2, #0]
 8005d90:	4628      	mov	r0, r5
 8005d92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d96:	f000 b8d7 	b.w	8005f48 <__malloc_unlock>
 8005d9a:	42a3      	cmp	r3, r4
 8005d9c:	d90b      	bls.n	8005db6 <_free_r+0x4a>
 8005d9e:	6821      	ldr	r1, [r4, #0]
 8005da0:	1862      	adds	r2, r4, r1
 8005da2:	4293      	cmp	r3, r2
 8005da4:	bf01      	itttt	eq
 8005da6:	681a      	ldreq	r2, [r3, #0]
 8005da8:	685b      	ldreq	r3, [r3, #4]
 8005daa:	1852      	addeq	r2, r2, r1
 8005dac:	6022      	streq	r2, [r4, #0]
 8005dae:	6063      	str	r3, [r4, #4]
 8005db0:	6004      	str	r4, [r0, #0]
 8005db2:	e7ed      	b.n	8005d90 <_free_r+0x24>
 8005db4:	4613      	mov	r3, r2
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	b10a      	cbz	r2, 8005dbe <_free_r+0x52>
 8005dba:	42a2      	cmp	r2, r4
 8005dbc:	d9fa      	bls.n	8005db4 <_free_r+0x48>
 8005dbe:	6819      	ldr	r1, [r3, #0]
 8005dc0:	1858      	adds	r0, r3, r1
 8005dc2:	42a0      	cmp	r0, r4
 8005dc4:	d10b      	bne.n	8005dde <_free_r+0x72>
 8005dc6:	6820      	ldr	r0, [r4, #0]
 8005dc8:	4401      	add	r1, r0
 8005dca:	1858      	adds	r0, r3, r1
 8005dcc:	4282      	cmp	r2, r0
 8005dce:	6019      	str	r1, [r3, #0]
 8005dd0:	d1de      	bne.n	8005d90 <_free_r+0x24>
 8005dd2:	6810      	ldr	r0, [r2, #0]
 8005dd4:	6852      	ldr	r2, [r2, #4]
 8005dd6:	4401      	add	r1, r0
 8005dd8:	6019      	str	r1, [r3, #0]
 8005dda:	605a      	str	r2, [r3, #4]
 8005ddc:	e7d8      	b.n	8005d90 <_free_r+0x24>
 8005dde:	d902      	bls.n	8005de6 <_free_r+0x7a>
 8005de0:	230c      	movs	r3, #12
 8005de2:	602b      	str	r3, [r5, #0]
 8005de4:	e7d4      	b.n	8005d90 <_free_r+0x24>
 8005de6:	6820      	ldr	r0, [r4, #0]
 8005de8:	1821      	adds	r1, r4, r0
 8005dea:	428a      	cmp	r2, r1
 8005dec:	bf01      	itttt	eq
 8005dee:	6811      	ldreq	r1, [r2, #0]
 8005df0:	6852      	ldreq	r2, [r2, #4]
 8005df2:	1809      	addeq	r1, r1, r0
 8005df4:	6021      	streq	r1, [r4, #0]
 8005df6:	6062      	str	r2, [r4, #4]
 8005df8:	605c      	str	r4, [r3, #4]
 8005dfa:	e7c9      	b.n	8005d90 <_free_r+0x24>
 8005dfc:	bd38      	pop	{r3, r4, r5, pc}
 8005dfe:	bf00      	nop
 8005e00:	20005288 	.word	0x20005288

08005e04 <_malloc_r>:
 8005e04:	b570      	push	{r4, r5, r6, lr}
 8005e06:	1ccd      	adds	r5, r1, #3
 8005e08:	f025 0503 	bic.w	r5, r5, #3
 8005e0c:	3508      	adds	r5, #8
 8005e0e:	2d0c      	cmp	r5, #12
 8005e10:	bf38      	it	cc
 8005e12:	250c      	movcc	r5, #12
 8005e14:	2d00      	cmp	r5, #0
 8005e16:	4606      	mov	r6, r0
 8005e18:	db01      	blt.n	8005e1e <_malloc_r+0x1a>
 8005e1a:	42a9      	cmp	r1, r5
 8005e1c:	d903      	bls.n	8005e26 <_malloc_r+0x22>
 8005e1e:	230c      	movs	r3, #12
 8005e20:	6033      	str	r3, [r6, #0]
 8005e22:	2000      	movs	r0, #0
 8005e24:	bd70      	pop	{r4, r5, r6, pc}
 8005e26:	f000 f88e 	bl	8005f46 <__malloc_lock>
 8005e2a:	4a23      	ldr	r2, [pc, #140]	; (8005eb8 <_malloc_r+0xb4>)
 8005e2c:	6814      	ldr	r4, [r2, #0]
 8005e2e:	4621      	mov	r1, r4
 8005e30:	b991      	cbnz	r1, 8005e58 <_malloc_r+0x54>
 8005e32:	4c22      	ldr	r4, [pc, #136]	; (8005ebc <_malloc_r+0xb8>)
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	b91b      	cbnz	r3, 8005e40 <_malloc_r+0x3c>
 8005e38:	4630      	mov	r0, r6
 8005e3a:	f000 f867 	bl	8005f0c <_sbrk_r>
 8005e3e:	6020      	str	r0, [r4, #0]
 8005e40:	4629      	mov	r1, r5
 8005e42:	4630      	mov	r0, r6
 8005e44:	f000 f862 	bl	8005f0c <_sbrk_r>
 8005e48:	1c43      	adds	r3, r0, #1
 8005e4a:	d126      	bne.n	8005e9a <_malloc_r+0x96>
 8005e4c:	230c      	movs	r3, #12
 8005e4e:	4630      	mov	r0, r6
 8005e50:	6033      	str	r3, [r6, #0]
 8005e52:	f000 f879 	bl	8005f48 <__malloc_unlock>
 8005e56:	e7e4      	b.n	8005e22 <_malloc_r+0x1e>
 8005e58:	680b      	ldr	r3, [r1, #0]
 8005e5a:	1b5b      	subs	r3, r3, r5
 8005e5c:	d41a      	bmi.n	8005e94 <_malloc_r+0x90>
 8005e5e:	2b0b      	cmp	r3, #11
 8005e60:	d90f      	bls.n	8005e82 <_malloc_r+0x7e>
 8005e62:	600b      	str	r3, [r1, #0]
 8005e64:	18cc      	adds	r4, r1, r3
 8005e66:	50cd      	str	r5, [r1, r3]
 8005e68:	4630      	mov	r0, r6
 8005e6a:	f000 f86d 	bl	8005f48 <__malloc_unlock>
 8005e6e:	f104 000b 	add.w	r0, r4, #11
 8005e72:	1d23      	adds	r3, r4, #4
 8005e74:	f020 0007 	bic.w	r0, r0, #7
 8005e78:	1ac3      	subs	r3, r0, r3
 8005e7a:	d01b      	beq.n	8005eb4 <_malloc_r+0xb0>
 8005e7c:	425a      	negs	r2, r3
 8005e7e:	50e2      	str	r2, [r4, r3]
 8005e80:	bd70      	pop	{r4, r5, r6, pc}
 8005e82:	428c      	cmp	r4, r1
 8005e84:	bf0b      	itete	eq
 8005e86:	6863      	ldreq	r3, [r4, #4]
 8005e88:	684b      	ldrne	r3, [r1, #4]
 8005e8a:	6013      	streq	r3, [r2, #0]
 8005e8c:	6063      	strne	r3, [r4, #4]
 8005e8e:	bf18      	it	ne
 8005e90:	460c      	movne	r4, r1
 8005e92:	e7e9      	b.n	8005e68 <_malloc_r+0x64>
 8005e94:	460c      	mov	r4, r1
 8005e96:	6849      	ldr	r1, [r1, #4]
 8005e98:	e7ca      	b.n	8005e30 <_malloc_r+0x2c>
 8005e9a:	1cc4      	adds	r4, r0, #3
 8005e9c:	f024 0403 	bic.w	r4, r4, #3
 8005ea0:	42a0      	cmp	r0, r4
 8005ea2:	d005      	beq.n	8005eb0 <_malloc_r+0xac>
 8005ea4:	1a21      	subs	r1, r4, r0
 8005ea6:	4630      	mov	r0, r6
 8005ea8:	f000 f830 	bl	8005f0c <_sbrk_r>
 8005eac:	3001      	adds	r0, #1
 8005eae:	d0cd      	beq.n	8005e4c <_malloc_r+0x48>
 8005eb0:	6025      	str	r5, [r4, #0]
 8005eb2:	e7d9      	b.n	8005e68 <_malloc_r+0x64>
 8005eb4:	bd70      	pop	{r4, r5, r6, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20005288 	.word	0x20005288
 8005ebc:	2000528c 	.word	0x2000528c

08005ec0 <_realloc_r>:
 8005ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec2:	4607      	mov	r7, r0
 8005ec4:	4614      	mov	r4, r2
 8005ec6:	460e      	mov	r6, r1
 8005ec8:	b921      	cbnz	r1, 8005ed4 <_realloc_r+0x14>
 8005eca:	4611      	mov	r1, r2
 8005ecc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005ed0:	f7ff bf98 	b.w	8005e04 <_malloc_r>
 8005ed4:	b922      	cbnz	r2, 8005ee0 <_realloc_r+0x20>
 8005ed6:	f7ff ff49 	bl	8005d6c <_free_r>
 8005eda:	4625      	mov	r5, r4
 8005edc:	4628      	mov	r0, r5
 8005ede:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ee0:	f000 f833 	bl	8005f4a <_malloc_usable_size_r>
 8005ee4:	4284      	cmp	r4, r0
 8005ee6:	d90f      	bls.n	8005f08 <_realloc_r+0x48>
 8005ee8:	4621      	mov	r1, r4
 8005eea:	4638      	mov	r0, r7
 8005eec:	f7ff ff8a 	bl	8005e04 <_malloc_r>
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	d0f2      	beq.n	8005edc <_realloc_r+0x1c>
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	4622      	mov	r2, r4
 8005efa:	f7fe ff05 	bl	8004d08 <memcpy>
 8005efe:	4631      	mov	r1, r6
 8005f00:	4638      	mov	r0, r7
 8005f02:	f7ff ff33 	bl	8005d6c <_free_r>
 8005f06:	e7e9      	b.n	8005edc <_realloc_r+0x1c>
 8005f08:	4635      	mov	r5, r6
 8005f0a:	e7e7      	b.n	8005edc <_realloc_r+0x1c>

08005f0c <_sbrk_r>:
 8005f0c:	b538      	push	{r3, r4, r5, lr}
 8005f0e:	2300      	movs	r3, #0
 8005f10:	4c05      	ldr	r4, [pc, #20]	; (8005f28 <_sbrk_r+0x1c>)
 8005f12:	4605      	mov	r5, r0
 8005f14:	4608      	mov	r0, r1
 8005f16:	6023      	str	r3, [r4, #0]
 8005f18:	f7fe fe3c 	bl	8004b94 <_sbrk>
 8005f1c:	1c43      	adds	r3, r0, #1
 8005f1e:	d102      	bne.n	8005f26 <_sbrk_r+0x1a>
 8005f20:	6823      	ldr	r3, [r4, #0]
 8005f22:	b103      	cbz	r3, 8005f26 <_sbrk_r+0x1a>
 8005f24:	602b      	str	r3, [r5, #0]
 8005f26:	bd38      	pop	{r3, r4, r5, pc}
 8005f28:	20005450 	.word	0x20005450

08005f2c <__ascii_wctomb>:
 8005f2c:	b149      	cbz	r1, 8005f42 <__ascii_wctomb+0x16>
 8005f2e:	2aff      	cmp	r2, #255	; 0xff
 8005f30:	bf8b      	itete	hi
 8005f32:	238a      	movhi	r3, #138	; 0x8a
 8005f34:	700a      	strbls	r2, [r1, #0]
 8005f36:	6003      	strhi	r3, [r0, #0]
 8005f38:	2001      	movls	r0, #1
 8005f3a:	bf88      	it	hi
 8005f3c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005f40:	4770      	bx	lr
 8005f42:	4608      	mov	r0, r1
 8005f44:	4770      	bx	lr

08005f46 <__malloc_lock>:
 8005f46:	4770      	bx	lr

08005f48 <__malloc_unlock>:
 8005f48:	4770      	bx	lr

08005f4a <_malloc_usable_size_r>:
 8005f4a:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005f4e:	2800      	cmp	r0, #0
 8005f50:	f1a0 0004 	sub.w	r0, r0, #4
 8005f54:	bfbc      	itt	lt
 8005f56:	580b      	ldrlt	r3, [r1, r0]
 8005f58:	18c0      	addlt	r0, r0, r3
 8005f5a:	4770      	bx	lr

08005f5c <_init>:
 8005f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5e:	bf00      	nop
 8005f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f62:	bc08      	pop	{r3}
 8005f64:	469e      	mov	lr, r3
 8005f66:	4770      	bx	lr

08005f68 <_fini>:
 8005f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f6a:	bf00      	nop
 8005f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6e:	bc08      	pop	{r3}
 8005f70:	469e      	mov	lr, r3
 8005f72:	4770      	bx	lr
