
---------- Begin Simulation Statistics ----------
final_tick                                 4574689500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 649131                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713744                       # Number of bytes of host memory used
host_op_rate                                  1134867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.38                       # Real time elapsed on the host
host_tick_rate                             1354567203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2192201                       # Number of instructions simulated
sim_ops                                       3832693                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004575                       # Number of seconds simulated
sim_ticks                                  4574689500                       # Number of ticks simulated
system.cpu.Branches                            361113                       # Number of branches fetched
system.cpu.committedInsts                     2192201                       # Number of instructions committed
system.cpu.committedOps                       3832693                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          9149379                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               9149378.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              2261882                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1812913                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       316005                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  86161                       # Number of float alu accesses
system.cpu.num_fp_insts                         86161                       # number of float instructions
system.cpu.num_fp_register_reads               120126                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63955                       # number of times the floating registers were written
system.cpu.num_func_calls                       23109                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3762954                       # Number of integer alu accesses
system.cpu.num_int_insts                      3762954                       # number of integer instructions
system.cpu.num_int_register_reads             7557115                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3265163                       # number of times the integer registers were written
system.cpu.num_load_insts                      516260                       # Number of load instructions
system.cpu.num_mem_refs                        713590                       # number of memory refs
system.cpu.num_store_insts                     197330                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 25360      0.66%      0.66% # Class of executed instruction
system.cpu.op_class::IntAlu                   3005091     78.40%     79.06% # Class of executed instruction
system.cpu.op_class::IntMult                       34      0.00%     79.06% # Class of executed instruction
system.cpu.op_class::IntDiv                     36414      0.95%     80.01% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5605      0.15%     80.16% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1376      0.04%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6764      0.18%     80.37% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12194      0.32%     80.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13904      0.36%     81.05% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12185      0.32%     81.37% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.37% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.37% # Class of executed instruction
system.cpu.op_class::SimdShift                    483      0.01%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::MemRead                   498939     13.02%     94.40% # Class of executed instruction
system.cpu.op_class::MemWrite                  183645      4.79%     99.19% # Class of executed instruction
system.cpu.op_class::FloatMemRead               17321      0.45%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13685      0.36%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3833000                       # Class of executed instruction
system.cpu.workload.numSyscalls                    72                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          740                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18960                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            740                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       702739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           702739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       702739                       # number of overall hits
system.cpu.dcache.overall_hits::total          702739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10651                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10651                       # number of overall misses
system.cpu.dcache.overall_misses::total         10651                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    829054000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    829054000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    829054000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    829054000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77838.137264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77838.137264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77838.137264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77838.137264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1350                       # number of writebacks
system.cpu.dcache.writebacks::total              1350                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10651                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10651                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    818403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    818403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    818403000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    818403000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014930                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014930                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76838.137264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76838.137264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76838.137264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76838.137264                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6555                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       507038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          507038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    705990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    705990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78087.600929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78087.600929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    696949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    696949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77087.600929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77087.600929                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       195701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         195701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    123064000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    123064000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       197311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       197311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76437.267081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76437.267081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121454000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121454000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75437.267081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75437.267081                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3681.387344                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              713390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10651                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.978687                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3681.387344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.898776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.898776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2978                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          967                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         182638491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        182638491                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      516285                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      197341                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1361                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           101                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2904591                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2904591                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2904591                       # number of overall hits
system.cpu.icache.overall_hits::total         2904591                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1754                       # number of overall misses
system.cpu.icache.overall_misses::total          1754                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    138413000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138413000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    138413000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138413000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2906345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2906345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2906345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2906345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000604                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000604                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000604                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000604                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78912.770810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78912.770810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78912.770810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78912.770810                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1754                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    136659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    136659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    136659000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136659000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77912.770810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77912.770810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77912.770810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77912.770810                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2904591                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2904591                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1754                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    138413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138413000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2906345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2906345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000604                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78912.770810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78912.770810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    136659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    136659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77912.770810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77912.770810                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           763.413599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2906345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1656.981186                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   763.413599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.186380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.186380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1754                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          743                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.428223                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         744026074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        744026074                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2906461                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           395                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4574689500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                  833                       # number of demand (read+write) hits
system.l2.demand_hits::total                      833                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                 833                       # number of overall hits
system.l2.overall_hits::total                     833                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9818                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11572                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1754                       # number of overall misses
system.l2.overall_misses::.cpu.data              9818                       # number of overall misses
system.l2.overall_misses::total                 11572                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    134028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    793679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        927707500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    134028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    793679500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       927707500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10651                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12405                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10651                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12405                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.921791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.921791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76412.770810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80839.223875                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80168.294158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76412.770810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80839.223875                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80168.294158                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 127                       # number of writebacks
system.l2.writebacks::total                       127                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    116488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    695499500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    811987500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    116488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    695499500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    811987500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.921791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.921791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66412.770810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70839.223875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70168.294158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66412.770810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70839.223875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70168.294158                       # average overall mshr miss latency
system.l2.replacements                           1101                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1350                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1350                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1350                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                82                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    82                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1528                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    118178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     118178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.949068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77341.623037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77341.623037                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    102898000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102898000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67341.623037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67341.623037                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    134028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    134028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76412.770810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76412.770810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    116488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    116488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66412.770810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66412.770810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    675501500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    675501500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.916934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81483.896261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81483.896261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    592601500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    592601500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.916934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71483.896261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71483.896261                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6260.481854                       # Cycle average of tags in use
system.l2.tags.total_refs                       18909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11577                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.633325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.080909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       706.578727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5553.822218                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.043126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.338978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.382109                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2738                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7297                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.639404                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     30537                       # Number of tag accesses
system.l2.tags.data_accesses                    30537                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003853162500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 94                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        127                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11572                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      127                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1866.833333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    245.011599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4252.372863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  740608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    161.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4574615500                       # Total gap between requests
system.mem_ctrls.avgGap                     391026.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       628224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         6400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 24538496.000657532364                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 137326041.472322881222                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1399002.052489026915                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1754                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         9818                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          127                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     44880750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    294201000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   8931391500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25587.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29965.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  70325917.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       628352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        740608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         8128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         8128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1754                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9818                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11572                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          127                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           127                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     24538496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    137354022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        161892518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     24538496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     24538496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1776733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1776733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1776733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     24538496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    137354022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       163669250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11570                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 100                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            6                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               122144250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              57850000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          339081750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10556.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29306.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7017                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 77                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.068301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   110.167021                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   205.877569                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2592     56.74%     56.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1227     26.86%     83.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          330      7.22%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          117      2.56%     93.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           62      1.36%     94.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           39      0.85%     95.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           29      0.63%     96.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      0.55%     96.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          147      3.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                740480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               6400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              161.864537                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.399002                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        15415260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         8170635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       43182720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        365400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 360793680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1630788810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    383385120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2442101625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   533.828935                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    981048250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    152620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3441021250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        17257380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9164925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       39427080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        156600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 360793680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1733770140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    296664000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2457233805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   537.136740                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    755523500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    152620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3666546000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10044                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          127                       # Transaction distribution
system.membus.trans_dist::CleanEvict              285                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1528                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10044                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23556                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23556                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23556                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       748736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       748736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  748736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11572                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            12499000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62111750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1610                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9041                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3508                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        27857                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 31365                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       768064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 880320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1101                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13506                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054790                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12766     94.52%     94.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    740      5.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13506                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4574689500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           10830000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2631000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15976500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
