//
// Created by kareem on 3/17/23.
//

#ifndef CLIONAVRTEST_ADC_CONFIG_H
#define CLIONAVRTEST_ADC_CONFIG_H



#define ADC_VREF_AVCC 2
#define ADC_VREF_AREF  1
#define ADC_VREF_INTERNAL 0
#define ADC_VREF_TYPE  ADC_VREF_AVCC    /**/
#define ADC_PRESCALER 8
#define RIGHT_ADJUSMENT 0
#define LEFT_ADJUSMENT 1
#define ADJUSMENT RIGHT_ADJUSMENT         /**/


//channel 0 to 7
#define ADC_CHANNEL0 0
#define ADC_CHANNEL1 1
#define ADC_CHANNEL2 2
#define ADC_CHANNEL3 3
#define ADC_CHANNEL4 4
#define ADC_CHANNEL5 5
#define ADC_CHANNEL6 6
#define ADC_CHANNEL7 7



#endif //CLIONAVRTEST_ADC_CONFIG_H
