\begin{thebibliography}{10}
\providecommand{\url}[1]{\texttt{#1}}
\providecommand{\urlprefix}{URL }

\bibitem{alappat2021ecm}
Alappat, C., Meyer, N., Laukemann, J., Gruber, T., Hager, G., Wellein, G.,
  Wettig, T.: Ecm modeling and performance tuning of spmv and lattice qcd on
  a64fx. arXiv preprint arXiv:2103.03013  (2021)

\bibitem{aokioptimization}
AOKI, R., MURAO, H.: Optimization of x265 encoder using arm sve

\bibitem{ARMSVE2}
ARM: Arm architecture reference manual supplement, the scalable vector
  extension (sve), for armv8-a.
  https://developer.arm.com/documentation/ddi0584/ag/, accessed: July 2020
  (version Beta)

\bibitem{ARMSVE}
ARM: Arm c language extensions for sve.
  https://developer.arm.com/documentation/100987/0000, accessed: July 2020
  (version 00bet1)

\bibitem{bramas2016optimization}
Bramas, B.: Optimization and parallelization of the boundary element method for
  the wave equation in time domain. Ph.D. thesis, Universit{\'e} de Bordeaux
  (2016)

\bibitem{bramas:hal-02906179v1}
Bramas, B.: {Farm-SVE: A scalar C++ implementation of the ARM® Scalable Vector
  Extension (SVE)} (Jul 2020), \url{https://inria.hal.science/hal-02906179}

\bibitem{10.7717/peerj-cs.151}
Bramas, B., Kus, P.: Computing the sparse matrix vector product using
  block-based kernels without zero padding on processors with avx-512
  instructions. PeerJ Computer Science  4,  e151 (Apr 2018),
  \url{https://doi.org/10.7717/peerj-cs.151}

\bibitem{cuthill1969reducing}
Cuthill, E., McKee, J.: Reducing the bandwidth of sparse symmetric matrices.
  In: Proceedings of the 1969 24th national conference. pp. 157--172. ACM
  (1969)

\bibitem{davis2011university}
Davis, T.A., Hu, Y.: The university of florida sparse matrix collection. ACM
  Transactions on Mathematical Software (TOMS)  38(1), ~1 (2011)

\bibitem{domke2021a64fx}
Domke, J.: A64fx--your compiler you must decide! arXiv preprint
  arXiv:2107.07157  (2021)

\bibitem{flynn1966very}
Flynn, M.J.: Very high-speed computing systems. Proceedings of the IEEE
  54(12),  1901--1909 (1966)

\bibitem{a64fxmanual}
Fujitsu: A64fx microarchitecture manual.
  \url{https://github.com/fujitsu/A64FX/blob/master/doc/A64FX_Microarchitecture_Manual_en_1.8.1.pdf}
  (2022), accessed on 26 July 2023 from
  https://www.fujitsu.com/global/products/computing/servers/supercomputer/a64fx/

\bibitem{im2004sparsity}
Im, E.J., Yelick, K., Vuduc, R.: Sparsity: Optimization framework for sparse
  matrix kernels. International Journal of High Performance Computing
  Applications  18(1),  135--158 (2004)

\bibitem{8049003}
Kodama, Y., Odajima, T., Matsuda, M., Tsuji, M., Lee, J., Sato, M.: Preliminary
  performance evaluation of application kernels using arm sve with multiple
  vector lengths. In: 2017 IEEE International Conference on Cluster Computing
  (CLUSTER). pp. 677--684 (2017)

\bibitem{kreutzer2014unified}
Kreutzer, M., Hager, G., Wellein, G., Fehske, H., Bishop, A.R.: A unified
  sparse matrix data format for efficient general sparse matrix-vector
  multiplication on modern processors with wide simd units. SIAM Journal on
  Scientific Computing  36(5),  C401--C423 (2014)

\bibitem{liu2015csr5}
Liu, W., Vinter, B.: Csr5: An efficient storage format for cross-platform
  sparse matrix-vector multiplication. In: Proceedings of the 29th ACM on
  International Conference on Supercomputing. pp. 339--350. ACM (2015)

\bibitem{liu2013efficient}
Liu, X., Smelyanskiy, M., Chow, E., Dubey, P.: Efficient sparse matrix-vector
  multiplication on x86-based many-core processors. In: Proceedings of the 27th
  international ACM conference on International conference on supercomputing.
  pp. 273--282. ACM (2013)

\bibitem{8514923}
Meyer, N., Georg, P., Pleiter, D., Solbrig, S., Wettig, T.: Sve-enabling
  lattice qcd codes. In: 2018 IEEE International Conference on Cluster
  Computing (CLUSTER). pp. 623--628 (2018)

\bibitem{pichel2005performance}
Pichel, J.C., Heras, D.B., Cabaleiro, J.C., Rivera, F.F.: Performance
  optimization of irregular codes based on the combination of reordering and
  blocking techniques. Parallel Computing  31(8),  858--876 (2005)

\bibitem{bib:tspsparse}
Pinar, A., Heath, M.T.: Improving performance of sparse matrix-vector
  multiplication. In: Proceedings of the 1999 ACM/IEEE conference on
  Supercomputing. p.~30. ACM (1999)

\bibitem{10.1109/MM.2017.35}
Stephens, N., Biles, S., Boettcher, M., Eapen, J., Eyole, M., Gabrielli, G.,
  Horsnell, M., Magklis, G., Martinez, A., Premillieu, N., Reid, A., Rico, A.,
  Walker, P.: The arm scalable vector extension. IEEE Micro  37(2),  26–39
  (Mar 2017), \url{https://doi.org/10.1109/MM.2017.35}

\bibitem{varela2022manycore}
Varela, M.H.: Manycore Architectures and SIMD Optimizations for High
  Performance Computing. Ph.D. thesis, Universidade da Coru{\~n}a (2022)

\bibitem{bib:dssparse}
Vuduc, R.W., Moon, H.J.: Fast sparse matrix-vector multiplication by exploiting
  variable block structure. In: High Performance Computing and Communications,
  pp. 807--816. Springer (2005)

\bibitem{vuduc2003automatic}
Vuduc, R.W.: Automatic performance tuning of sparse matrix kernels. Ph.D.
  thesis, Citeseer (2003)

\bibitem{9513183}
Wan, X., Gu, N., Su, J.: Accelerating level 2 blas based on arm sve. In: 2021
  4th International Conference on Advanced Electronic Materials, Computers and
  Software Engineering (AEMCSE). pp. 1018--1022 (2021)

\end{thebibliography}
