Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 26 21:50:30 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file imageProcessTop_timing_summary_routed.rpt -rpx imageProcessTop_timing_summary_routed.rpx -warn_on_violation
| Design       : imageProcessTop
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.780      -17.592                     35                50049        0.020        0.000                      0                50049        3.750        0.000                       0                 11517  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
axi_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clk            -0.780      -17.592                     35                50049        0.020        0.000                      0                50049        3.750        0.000                       0                 11517  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :           35  Failing Endpoints,  Worst Slack       -0.780ns,  Total Violation      -17.592ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 IC/lB1/rdPntr3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 1.820ns (16.984%)  route 8.896ns (83.016%))
  Logic Levels:           11  (LUT1=1 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.635     4.915    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  IC/lB1/rdPntr3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  IC/lB1/rdPntr3_reg[1]/Q
                         net (fo=3, routed)           0.596     5.967    IC/lB1/rdPntr3[1]
    SLICE_X51Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.091 r  IC/lB1/o_data1_inferred__0/line_reg_r3_0_63_3_5_i_5/O
                         net (fo=150, routed)         1.660     7.751    IC/lB1/line_reg_r3_1664_1727_3_5/ADDRA1
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.875 r  IC/lB1/line_reg_r3_1664_1727_3_5/RAMA/O
                         net (fo=1, routed)           0.969     8.844    IC/lB1/line_reg_r3_1664_1727_3_5_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.968 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26/O
                         net (fo=1, routed)           0.661     9.629    IC/lB1/xlnx_opt_stage1_data[3][5]_i_26_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.753 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26_1/O
                         net (fo=4, routed)           0.602    10.355    IC/lB1/stage1_data[3][5]_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.479 r  IC/lB1/stage1_data[6][6]_i_6/O
                         net (fo=2, routed)           1.263    11.742    IC/lB0/lopt_29
    SLICE_X25Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.866 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2/O
                         net (fo=1, routed)           0.505    12.371    IC/lB0/xlnx_opt_pixel_data[10]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2_1/O
                         net (fo=5, routed)           1.094    13.589    conv1/pixel_data[25]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.713 r  conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1/O
                         net (fo=6, routed)           0.614    14.327    conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.451 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2/O
                         net (fo=1, routed)           0.565    15.016    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I0_O)        0.124    15.140 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1/O
                         net (fo=6, routed)           0.366    15.506    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.630 r  conv1/p_1_out_inferred__0/stage1_data[3][3]_i_1/O
                         net (fo=1, routed)           0.000    15.630    conv1/p_1_out_inferred__0/stage1_data[3][3]_i_1_n_0
    SLICE_X19Y24         FDRE                                         r  conv1/stage1_data_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.560    14.497    conv1/axi_clk_IBUF_BUFG
    SLICE_X19Y24         FDRE                                         r  conv1/stage1_data_reg[3][3]/C
                         clock pessimism              0.357    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X19Y24         FDRE (Setup_fdre_C_D)        0.032    14.851    conv1/stage1_data_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 IC/lB1/rdPntr3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.712ns  (logic 1.820ns (16.990%)  route 8.892ns (83.009%))
  Logic Levels:           11  (LUT1=1 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.635     4.915    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  IC/lB1/rdPntr3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  IC/lB1/rdPntr3_reg[1]/Q
                         net (fo=3, routed)           0.596     5.967    IC/lB1/rdPntr3[1]
    SLICE_X51Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.091 r  IC/lB1/o_data1_inferred__0/line_reg_r3_0_63_3_5_i_5/O
                         net (fo=150, routed)         1.660     7.751    IC/lB1/line_reg_r3_1664_1727_3_5/ADDRA1
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.875 r  IC/lB1/line_reg_r3_1664_1727_3_5/RAMA/O
                         net (fo=1, routed)           0.969     8.844    IC/lB1/line_reg_r3_1664_1727_3_5_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.968 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26/O
                         net (fo=1, routed)           0.661     9.629    IC/lB1/xlnx_opt_stage1_data[3][5]_i_26_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.753 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26_1/O
                         net (fo=4, routed)           0.602    10.355    IC/lB1/stage1_data[3][5]_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.479 r  IC/lB1/stage1_data[6][6]_i_6/O
                         net (fo=2, routed)           1.263    11.742    IC/lB0/lopt_29
    SLICE_X25Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.866 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2/O
                         net (fo=1, routed)           0.505    12.371    IC/lB0/xlnx_opt_pixel_data[10]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2_1/O
                         net (fo=5, routed)           1.094    13.589    conv1/pixel_data[25]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.713 r  conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1/O
                         net (fo=6, routed)           0.614    14.327    conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.451 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2/O
                         net (fo=1, routed)           0.565    15.016    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I0_O)        0.124    15.140 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1/O
                         net (fo=6, routed)           0.362    15.502    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I4_O)        0.124    15.626 r  conv1/p_1_out_inferred__0/stage1_data[3][0]_i_1/O
                         net (fo=1, routed)           0.000    15.626    conv1/p_1_out_inferred__0/stage1_data[3][0]_i_1_n_0
    SLICE_X19Y24         FDRE                                         r  conv1/stage1_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.560    14.497    conv1/axi_clk_IBUF_BUFG
    SLICE_X19Y24         FDRE                                         r  conv1/stage1_data_reg[3][0]/C
                         clock pessimism              0.357    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X19Y24         FDRE (Setup_fdre_C_D)        0.031    14.850    conv1/stage1_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 IC/lB1/rdPntr3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 1.820ns (16.992%)  route 8.891ns (83.008%))
  Logic Levels:           11  (LUT1=1 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.635     4.915    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  IC/lB1/rdPntr3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  IC/lB1/rdPntr3_reg[1]/Q
                         net (fo=3, routed)           0.596     5.967    IC/lB1/rdPntr3[1]
    SLICE_X51Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.091 r  IC/lB1/o_data1_inferred__0/line_reg_r3_0_63_3_5_i_5/O
                         net (fo=150, routed)         1.660     7.751    IC/lB1/line_reg_r3_1664_1727_3_5/ADDRA1
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.875 r  IC/lB1/line_reg_r3_1664_1727_3_5/RAMA/O
                         net (fo=1, routed)           0.969     8.844    IC/lB1/line_reg_r3_1664_1727_3_5_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.968 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26/O
                         net (fo=1, routed)           0.661     9.629    IC/lB1/xlnx_opt_stage1_data[3][5]_i_26_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.753 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26_1/O
                         net (fo=4, routed)           0.602    10.355    IC/lB1/stage1_data[3][5]_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.479 r  IC/lB1/stage1_data[6][6]_i_6/O
                         net (fo=2, routed)           1.263    11.742    IC/lB0/lopt_29
    SLICE_X25Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.866 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2/O
                         net (fo=1, routed)           0.505    12.371    IC/lB0/xlnx_opt_pixel_data[10]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2_1/O
                         net (fo=5, routed)           1.094    13.589    conv1/pixel_data[25]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.713 r  conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1/O
                         net (fo=6, routed)           0.614    14.327    conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.451 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2/O
                         net (fo=1, routed)           0.565    15.016    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I0_O)        0.124    15.140 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1/O
                         net (fo=6, routed)           0.361    15.501    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.625 r  conv1/p_1_out_inferred__0/stage1_data[3][1]_i_1/O
                         net (fo=1, routed)           0.000    15.625    conv1/p_1_out_inferred__0/stage1_data[3][1]_i_1_n_0
    SLICE_X19Y24         FDRE                                         r  conv1/stage1_data_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.560    14.497    conv1/axi_clk_IBUF_BUFG
    SLICE_X19Y24         FDRE                                         r  conv1/stage1_data_reg[3][1]/C
                         clock pessimism              0.357    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X19Y24         FDRE (Setup_fdre_C_D)        0.031    14.850    conv1/stage1_data_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -15.625    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 IC/lB2/rdPntr2_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.643ns  (logic 2.296ns (21.573%)  route 8.347ns (78.427%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=10 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.817     5.097    IC/lB2/axi_clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  IC/lB2/rdPntr2_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     5.553 r  IC/lB2/rdPntr2_reg[1]_rep__2/Q
                         net (fo=3, routed)           0.662     6.215    IC/lB2/rdPntr2_reg[1]_rep__2_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I1_O)        0.124     6.339 r  IC/lB2/line_reg_r2_0_63_3_5_i_4/O
                         net (fo=90, routed)          1.188     7.527    IC/lB2/line_reg_r2_832_895_3_5/ADDRC2
    SLICE_X6Y22          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.651 f  IC/lB2/line_reg_r2_832_895_3_5/RAMC/O
                         net (fo=1, routed)           1.129     8.780    IC/lB2/line_reg_r2_832_895_3_5_n_2
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.904 f  IC/lB2/xlnx_opt_LUT_stage1_data[4][7]_i_39/O
                         net (fo=1, routed)           0.669     9.573    IC/lB2/xlnx_opt_stage1_data[4][7]_i_39_n_0_4
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.697 f  IC/lB2/xlnx_opt_LUT_stage1_data[4][7]_i_39_2/O
                         net (fo=1, routed)           0.540    10.238    IC/lB2/xlnx_opt_stage1_data[4][7]_i_39_n_0_2
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.362 f  IC/lB2/xlnx_opt_LUT_stage1_data[4][7]_i_39_5/O
                         net (fo=4, routed)           0.618    10.979    IC/lB2/stage1_data[4][7]_i_39_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    11.103 f  IC/lB2/stage1_data[1][5]_i_14/O
                         net (fo=2, routed)           0.320    11.424    IC/lB3/lopt_21
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.548 f  IC/lB3/xlnx_opt_LUT_stage1_data[1][7]_i_3/O
                         net (fo=1, routed)           0.405    11.953    IC/lB3/xlnx_opt_pixel_data[8]_1
    SLICE_X11Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.077 f  IC/lB3/xlnx_opt_LUT_stage1_data[1][7]_i_3_2/O
                         net (fo=5, routed)           0.607    12.684    conv1/pixel_data[12]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.150    12.834 r  conv1/p_1_out_inferred__3/stage1_data[1][7]_i_6/O
                         net (fo=1, routed)           0.652    13.486    conv1/p_1_out_inferred__3/stage1_data[1][7]_i_6_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I4_O)        0.326    13.812 r  conv1/p_1_out_inferred__3/stage1_data[1][7]_i_1/O
                         net (fo=5, routed)           0.190    14.002    conv1/p_1_out_inferred__3/stage1_data[1][7]_i_1_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I4_O)        0.124    14.126 r  conv1/p_1_out_inferred__3/stage1_data[1][5]_i_5/O
                         net (fo=1, routed)           0.909    15.034    conv1/p_1_out_inferred__3/stage1_data[1][5]_i_5_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124    15.158 r  conv1/p_1_out_inferred__3/stage1_data[1][5]_i_1/O
                         net (fo=6, routed)           0.457    15.615    conv1/p_1_out_inferred__3/stage1_data[1][5]_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124    15.739 r  conv1/p_1_out_inferred__3/stage1_data[1][0]_i_1/O
                         net (fo=1, routed)           0.000    15.739    conv1/p_1_out_inferred__3/stage1_data[1][0]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  conv1/stage1_data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.641    14.578    conv1/axi_clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  conv1/stage1_data_reg[1][0]/C
                         clock pessimism              0.458    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.031    15.031    conv1/stage1_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.739    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 IC/lB2/rdPntr2_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.639ns  (logic 2.296ns (21.581%)  route 8.343ns (78.419%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=10 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.817     5.097    IC/lB2/axi_clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  IC/lB2/rdPntr2_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456     5.553 r  IC/lB2/rdPntr2_reg[1]_rep__2/Q
                         net (fo=3, routed)           0.662     6.215    IC/lB2/rdPntr2_reg[1]_rep__2_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I1_O)        0.124     6.339 r  IC/lB2/line_reg_r2_0_63_3_5_i_4/O
                         net (fo=90, routed)          1.188     7.527    IC/lB2/line_reg_r2_832_895_3_5/ADDRC2
    SLICE_X6Y22          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.651 f  IC/lB2/line_reg_r2_832_895_3_5/RAMC/O
                         net (fo=1, routed)           1.129     8.780    IC/lB2/line_reg_r2_832_895_3_5_n_2
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.904 f  IC/lB2/xlnx_opt_LUT_stage1_data[4][7]_i_39/O
                         net (fo=1, routed)           0.669     9.573    IC/lB2/xlnx_opt_stage1_data[4][7]_i_39_n_0_4
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.697 f  IC/lB2/xlnx_opt_LUT_stage1_data[4][7]_i_39_2/O
                         net (fo=1, routed)           0.540    10.238    IC/lB2/xlnx_opt_stage1_data[4][7]_i_39_n_0_2
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.362 f  IC/lB2/xlnx_opt_LUT_stage1_data[4][7]_i_39_5/O
                         net (fo=4, routed)           0.618    10.979    IC/lB2/stage1_data[4][7]_i_39_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    11.103 f  IC/lB2/stage1_data[1][5]_i_14/O
                         net (fo=2, routed)           0.320    11.424    IC/lB3/lopt_21
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.548 f  IC/lB3/xlnx_opt_LUT_stage1_data[1][7]_i_3/O
                         net (fo=1, routed)           0.405    11.953    IC/lB3/xlnx_opt_pixel_data[8]_1
    SLICE_X11Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.077 f  IC/lB3/xlnx_opt_LUT_stage1_data[1][7]_i_3_2/O
                         net (fo=5, routed)           0.607    12.684    conv1/pixel_data[12]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.150    12.834 r  conv1/p_1_out_inferred__3/stage1_data[1][7]_i_6/O
                         net (fo=1, routed)           0.652    13.486    conv1/p_1_out_inferred__3/stage1_data[1][7]_i_6_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I4_O)        0.326    13.812 r  conv1/p_1_out_inferred__3/stage1_data[1][7]_i_1/O
                         net (fo=5, routed)           0.190    14.002    conv1/p_1_out_inferred__3/stage1_data[1][7]_i_1_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I4_O)        0.124    14.126 r  conv1/p_1_out_inferred__3/stage1_data[1][5]_i_5/O
                         net (fo=1, routed)           0.909    15.034    conv1/p_1_out_inferred__3/stage1_data[1][5]_i_5_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124    15.158 r  conv1/p_1_out_inferred__3/stage1_data[1][5]_i_1/O
                         net (fo=6, routed)           0.453    15.611    conv1/p_1_out_inferred__3/stage1_data[1][5]_i_1_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    15.735 r  conv1/p_1_out_inferred__3/stage1_data[1][4]_i_1/O
                         net (fo=1, routed)           0.000    15.735    conv1/p_1_out_inferred__3/stage1_data[1][4]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  conv1/stage1_data_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.641    14.578    conv1/axi_clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  conv1/stage1_data_reg[1][4]/C
                         clock pessimism              0.458    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.029    15.029    conv1/stage1_data_reg[1][4]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 -0.706    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 IC/lB0/rdPntr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 2.006ns (18.935%)  route 8.588ns (81.065%))
  Logic Levels:           12  (LUT2=1 LUT6=10 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.746     5.026    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  IC/lB0/rdPntr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.518     5.544 r  IC/lB0/rdPntr2_reg[0]/Q
                         net (fo=3, routed)           0.454     5.998    IC/lB0/rdPntr2[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.122 r  IC/lB0/line_reg_r2_0_63_3_5_i_5/O
                         net (fo=150, routed)         1.486     7.607    IC/lB0/line_reg_r2_128_191_6_6/DPRA1
    SLICE_X32Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.731 r  IC/lB0/line_reg_r2_128_191_6_6/DP/O
                         net (fo=1, routed)           1.855     9.586    IC/lB0/line_reg_r2_128_191_6_6_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.710 r  IC/lB0/xlnx_opt_LUT_stage1_data[4][6]_i_9_4/O
                         net (fo=1, routed)           0.655    10.365    IC/lB0/xlnx_opt_stage1_data[4][6]_i_9_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.489 r  IC/lB0/xlnx_opt_LUT_stage1_data[4][6]_i_9_5/O
                         net (fo=5, routed)           0.756    11.245    IC/lB0/stage1_data[4][6]_i_9_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.369 r  IC/lB0/stage1_data[7][7]_i_10/O
                         net (fo=3, routed)           0.419    11.788    IC/lB1/lopt_46
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  IC/lB1/xlnx_opt_LUT_stage1_data[7][6]_i_3_1/O
                         net (fo=1, routed)           0.518    12.430    IC/lB1/xlnx_opt_pixel_data[18]
    SLICE_X14Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.554 r  IC/lB1/xlnx_opt_LUT_stage1_data[7][6]_i_3_2/O
                         net (fo=4, routed)           0.584    13.138    conv1/pixel_data[57]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124    13.262 r  conv1/p_1_out_inferred__7/stage1_data[7][8]_i_2/O
                         net (fo=3, routed)           0.496    13.758    conv1/p_1_out_inferred__7/stage1_data[7][8]_i_1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124    13.882 r  conv1/p_1_out_inferred__7/stage1_data[7][6]_i_1/O
                         net (fo=6, routed)           0.335    14.218    conv1/p_1_out_inferred__7/stage1_data[7][6]_i_1_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.124    14.342 r  conv1/p_1_out_inferred__7/stage1_data[7][5]_i_2/O
                         net (fo=1, routed)           0.578    14.920    conv1/p_1_out_inferred__7/stage1_data[7][5]_i_2_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.044 r  conv1/p_1_out_inferred__7/stage1_data[7][5]_i_1/O
                         net (fo=6, routed)           0.452    15.496    conv1/p_1_out_inferred__7/stage1_data[7][5]_i_1_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.620 r  conv1/p_1_out_inferred__7/stage1_data[7][2]_i_1/O
                         net (fo=1, routed)           0.000    15.620    conv1/p_1_out_inferred__7/stage1_data[7][2]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  conv1/stage1_data_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.562    14.499    conv1/axi_clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  conv1/stage1_data_reg[7][2]/C
                         clock pessimism              0.458    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)        0.031    14.952    conv1/stage1_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -15.620    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 IC/lB0/rdPntr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 2.006ns (18.936%)  route 8.587ns (81.063%))
  Logic Levels:           12  (LUT2=1 LUT6=10 RAMD64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.746     5.026    IC/lB0/axi_clk_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  IC/lB0/rdPntr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.518     5.544 r  IC/lB0/rdPntr2_reg[0]/Q
                         net (fo=3, routed)           0.454     5.998    IC/lB0/rdPntr2[0]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.122 r  IC/lB0/line_reg_r2_0_63_3_5_i_5/O
                         net (fo=150, routed)         1.486     7.607    IC/lB0/line_reg_r2_128_191_6_6/DPRA1
    SLICE_X32Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.731 r  IC/lB0/line_reg_r2_128_191_6_6/DP/O
                         net (fo=1, routed)           1.855     9.586    IC/lB0/line_reg_r2_128_191_6_6_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.710 r  IC/lB0/xlnx_opt_LUT_stage1_data[4][6]_i_9_4/O
                         net (fo=1, routed)           0.655    10.365    IC/lB0/xlnx_opt_stage1_data[4][6]_i_9_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.489 r  IC/lB0/xlnx_opt_LUT_stage1_data[4][6]_i_9_5/O
                         net (fo=5, routed)           0.756    11.245    IC/lB0/stage1_data[4][6]_i_9_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.369 r  IC/lB0/stage1_data[7][7]_i_10/O
                         net (fo=3, routed)           0.419    11.788    IC/lB1/lopt_46
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.912 r  IC/lB1/xlnx_opt_LUT_stage1_data[7][6]_i_3_1/O
                         net (fo=1, routed)           0.518    12.430    IC/lB1/xlnx_opt_pixel_data[18]
    SLICE_X14Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.554 r  IC/lB1/xlnx_opt_LUT_stage1_data[7][6]_i_3_2/O
                         net (fo=4, routed)           0.584    13.138    conv1/pixel_data[57]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124    13.262 r  conv1/p_1_out_inferred__7/stage1_data[7][8]_i_2/O
                         net (fo=3, routed)           0.496    13.758    conv1/p_1_out_inferred__7/stage1_data[7][8]_i_1_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124    13.882 r  conv1/p_1_out_inferred__7/stage1_data[7][6]_i_1/O
                         net (fo=6, routed)           0.335    14.218    conv1/p_1_out_inferred__7/stage1_data[7][6]_i_1_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.124    14.342 r  conv1/p_1_out_inferred__7/stage1_data[7][5]_i_2/O
                         net (fo=1, routed)           0.578    14.920    conv1/p_1_out_inferred__7/stage1_data[7][5]_i_2_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.044 r  conv1/p_1_out_inferred__7/stage1_data[7][5]_i_1/O
                         net (fo=6, routed)           0.451    15.495    conv1/p_1_out_inferred__7/stage1_data[7][5]_i_1_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.619 r  conv1/p_1_out_inferred__7/stage1_data[7][3]_i_1/O
                         net (fo=1, routed)           0.000    15.619    conv1/p_1_out_inferred__7/stage1_data[7][3]_i_1_n_0
    SLICE_X13Y26         FDRE                                         r  conv1/stage1_data_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.562    14.499    conv1/axi_clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  conv1/stage1_data_reg[7][3]/C
                         clock pessimism              0.458    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)        0.032    14.953    conv1/stage1_data_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 IC/lB3/rdPntr2_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.495ns  (logic 2.202ns (20.982%)  route 8.293ns (79.018%))
  Logic Levels:           12  (LUT3=1 LUT5=2 LUT6=8 RAMD64E=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.814     5.094    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  IC/lB3/rdPntr2_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     5.612 r  IC/lB3/rdPntr2_reg[2]_rep/Q
                         net (fo=3, routed)           0.691     6.303    IC/lB3/rdPntr2_reg[2]_rep_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.124     6.427 r  IC/lB3/line_reg_r2_0_63_3_5_i_4/O
                         net (fo=150, routed)         1.243     7.670    IC/lB3/line_reg_r2_704_767_3_5/ADDRC2
    SLICE_X8Y28          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.794 r  IC/lB3/line_reg_r2_704_767_3_5/RAMC/O
                         net (fo=1, routed)           1.242     9.036    IC/lB3/line_reg_r2_704_767_3_5_n_2
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  IC/lB3/xlnx_opt_LUT_stage1_data[1][7]_i_13_1/O
                         net (fo=1, routed)           0.289     9.449    IC/lB3/xlnx_opt_stage1_data[1][7]_i_13_n_0_3
    SLICE_X9Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  IC/lB3/xlnx_opt_LUT_stage1_data[1][7]_i_13_2/O
                         net (fo=1, routed)           0.577    10.151    IC/lB3/xlnx_opt_stage1_data[1][7]_i_13_n_0_2
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.275 r  IC/lB3/xlnx_opt_LUT_stage1_data[1][7]_i_13_5/O
                         net (fo=4, routed)           0.331    10.606    IC/lB3/stage1_data[1][7]_i_13_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.730 r  IC/lB3/stage1_data[4][5]_i_14/O
                         net (fo=2, routed)           0.543    11.273    IC/lB0/lopt_42
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.397 r  IC/lB0/xlnx_opt_LUT_stage1_data[4][7]_i_3/O
                         net (fo=1, routed)           0.634    12.031    IC/lB0/xlnx_opt_pixel_data[17]
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.155 r  IC/lB0/xlnx_opt_LUT_stage1_data[4][7]_i_3_1/O
                         net (fo=5, routed)           0.441    12.596    conv1/pixel_data[34]
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.118    12.714 r  conv1/stage1_data[4][7]_i_2/O
                         net (fo=1, routed)           0.864    13.577    conv1/stage1_data[4][7]_i_2_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.326    13.903 r  conv1/stage1_data[4][7]_i_1/O
                         net (fo=5, routed)           0.756    14.659    conv1/stage1_data[4][7]_i_1_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124    14.783 r  conv1/stage1_data[4][3]_i_4/O
                         net (fo=4, routed)           0.681    15.464    conv1/stage1_data[4][3]_i_4_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.124    15.588 r  conv1/stage1_data[4][3]_i_1/O
                         net (fo=1, routed)           0.000    15.588    conv1/stage1_data[4][3]_i_1_n_0
    SLICE_X9Y25          FDRE                                         r  conv1/stage1_data_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.560    14.497    conv1/axi_clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  conv1/stage1_data_reg[4][3]/C
                         clock pessimism              0.458    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.032    14.951    conv1/stage1_data_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.602ns  (required time - arrival time)
  Source:                 IC/lB1/rdPntr3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.538ns  (logic 1.820ns (17.270%)  route 8.718ns (82.730%))
  Logic Levels:           11  (LUT1=1 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.635     4.915    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  IC/lB1/rdPntr3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  IC/lB1/rdPntr3_reg[1]/Q
                         net (fo=3, routed)           0.596     5.967    IC/lB1/rdPntr3[1]
    SLICE_X51Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.091 r  IC/lB1/o_data1_inferred__0/line_reg_r3_0_63_3_5_i_5/O
                         net (fo=150, routed)         1.660     7.751    IC/lB1/line_reg_r3_1664_1727_3_5/ADDRA1
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.875 r  IC/lB1/line_reg_r3_1664_1727_3_5/RAMA/O
                         net (fo=1, routed)           0.969     8.844    IC/lB1/line_reg_r3_1664_1727_3_5_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.968 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26/O
                         net (fo=1, routed)           0.661     9.629    IC/lB1/xlnx_opt_stage1_data[3][5]_i_26_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.753 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26_1/O
                         net (fo=4, routed)           0.602    10.355    IC/lB1/stage1_data[3][5]_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.479 r  IC/lB1/stage1_data[6][6]_i_6/O
                         net (fo=2, routed)           1.263    11.742    IC/lB0/lopt_29
    SLICE_X25Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.866 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2/O
                         net (fo=1, routed)           0.505    12.371    IC/lB0/xlnx_opt_pixel_data[10]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2_1/O
                         net (fo=5, routed)           1.094    13.589    conv1/pixel_data[25]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.713 r  conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1/O
                         net (fo=6, routed)           0.614    14.327    conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.451 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2/O
                         net (fo=1, routed)           0.565    15.016    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I0_O)        0.124    15.140 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1/O
                         net (fo=6, routed)           0.189    15.329    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.453 r  conv1/p_1_out_inferred__0/stage1_data[3][4]_i_1/O
                         net (fo=1, routed)           0.000    15.453    conv1/p_1_out_inferred__0/stage1_data[3][4]_i_1_n_0
    SLICE_X19Y25         FDRE                                         r  conv1/stage1_data_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.560    14.497    conv1/axi_clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  conv1/stage1_data_reg[3][4]/C
                         clock pessimism              0.357    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X19Y25         FDRE (Setup_fdre_C_D)        0.032    14.851    conv1/stage1_data_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -15.453    
  -------------------------------------------------------------------
                         slack                                 -0.602    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 IC/lB1/rdPntr3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/stage1_data_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_clk rise@10.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        10.533ns  (logic 1.820ns (17.278%)  route 8.713ns (82.722%))
  Logic Levels:           11  (LUT1=1 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.635     4.915    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  IC/lB1/rdPntr3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  IC/lB1/rdPntr3_reg[1]/Q
                         net (fo=3, routed)           0.596     5.967    IC/lB1/rdPntr3[1]
    SLICE_X51Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.091 r  IC/lB1/o_data1_inferred__0/line_reg_r3_0_63_3_5_i_5/O
                         net (fo=150, routed)         1.660     7.751    IC/lB1/line_reg_r3_1664_1727_3_5/ADDRA1
    SLICE_X54Y25         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.875 r  IC/lB1/line_reg_r3_1664_1727_3_5/RAMA/O
                         net (fo=1, routed)           0.969     8.844    IC/lB1/line_reg_r3_1664_1727_3_5_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.968 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26/O
                         net (fo=1, routed)           0.661     9.629    IC/lB1/xlnx_opt_stage1_data[3][5]_i_26_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.753 r  IC/lB1/xlnx_opt_LUT_stage1_data[3][5]_i_26_1/O
                         net (fo=4, routed)           0.602    10.355    IC/lB1/stage1_data[3][5]_i_26_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.479 r  IC/lB1/stage1_data[6][6]_i_6/O
                         net (fo=2, routed)           1.263    11.742    IC/lB0/lopt_29
    SLICE_X25Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.866 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2/O
                         net (fo=1, routed)           0.505    12.371    IC/lB0/xlnx_opt_pixel_data[10]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  IC/lB0/xlnx_opt_LUT_stage1_data[3][6]_i_2_1/O
                         net (fo=5, routed)           1.094    13.589    conv1/pixel_data[25]
    SLICE_X21Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.713 r  conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1/O
                         net (fo=6, routed)           0.614    14.327    conv1/p_1_out_inferred__0/stage1_data[3][6]_i_1_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.451 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2/O
                         net (fo=1, routed)           0.565    15.016    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_2_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I0_O)        0.124    15.140 r  conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1/O
                         net (fo=6, routed)           0.184    15.324    conv1/p_1_out_inferred__0/stage1_data[3][5]_i_1_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    15.448 r  conv1/p_1_out_inferred__0/stage1_data[3][2]_i_1/O
                         net (fo=1, routed)           0.000    15.448    conv1/p_1_out_inferred__0/stage1_data[3][2]_i_1_n_0
    SLICE_X19Y25         FDRE                                         r  conv1/stage1_data_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_clk (IN)
                         net (fo=0)                   0.000    10.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       1.560    14.497    conv1/axi_clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  conv1/stage1_data_reg[3][2]/C
                         clock pessimism              0.357    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X19Y25         FDRE (Setup_fdre_C_D)        0.031    14.850    conv1/stage1_data_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                 -0.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__41/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1536_1599_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.576     1.501    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  IC/lB1/wrPntr2_reg[4]_rep__41/Q
                         net (fo=9, routed)           0.092     1.734    IC/lB1/line_reg_r2_1536_1599_6_6/A4
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.841     2.014    IC/lB1/line_reg_r2_1536_1599_6_6/WCLK
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_6_6/DP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    IC/lB1/line_reg_r2_1536_1599_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__41/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1536_1599_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.576     1.501    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  IC/lB1/wrPntr2_reg[4]_rep__41/Q
                         net (fo=9, routed)           0.092     1.734    IC/lB1/line_reg_r2_1536_1599_6_6/A4
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.841     2.014    IC/lB1/line_reg_r2_1536_1599_6_6/WCLK
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_6_6/SP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    IC/lB1/line_reg_r2_1536_1599_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__41/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1536_1599_7_7/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.576     1.501    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  IC/lB1/wrPntr2_reg[4]_rep__41/Q
                         net (fo=9, routed)           0.092     1.734    IC/lB1/line_reg_r2_1536_1599_7_7/A4
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_7_7/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.841     2.014    IC/lB1/line_reg_r2_1536_1599_7_7/WCLK
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_7_7/DP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    IC/lB1/line_reg_r2_1536_1599_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__41/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1536_1599_7_7/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.576     1.501    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__41/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  IC/lB1/wrPntr2_reg[4]_rep__41/Q
                         net (fo=9, routed)           0.092     1.734    IC/lB1/line_reg_r2_1536_1599_7_7/A4
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_7_7/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.841     2.014    IC/lB1/line_reg_r2_1536_1599_7_7/WCLK
    SLICE_X30Y26         RAMD64E                                      r  IC/lB1/line_reg_r2_1536_1599_7_7/SP/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X30Y26         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    IC/lB1/line_reg_r2_1536_1599_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__69/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1664_1727_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.558     1.483    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  IC/lB1/wrPntr2_reg[4]_rep__69/Q
                         net (fo=15, routed)          0.092     1.716    IC/lB1/line_reg_r2_1664_1727_0_2/ADDRD4
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.823     1.996    IC/lB1/line_reg_r2_1664_1727_0_2/WCLK
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMA/CLK
                         clock pessimism             -0.501     1.496    
    SLICE_X34Y13         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.696    IC/lB1/line_reg_r2_1664_1727_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__69/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1664_1727_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.558     1.483    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  IC/lB1/wrPntr2_reg[4]_rep__69/Q
                         net (fo=15, routed)          0.092     1.716    IC/lB1/line_reg_r2_1664_1727_0_2/ADDRD4
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.823     1.996    IC/lB1/line_reg_r2_1664_1727_0_2/WCLK
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMB/CLK
                         clock pessimism             -0.501     1.496    
    SLICE_X34Y13         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.696    IC/lB1/line_reg_r2_1664_1727_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__69/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1664_1727_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.558     1.483    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  IC/lB1/wrPntr2_reg[4]_rep__69/Q
                         net (fo=15, routed)          0.092     1.716    IC/lB1/line_reg_r2_1664_1727_0_2/ADDRD4
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.823     1.996    IC/lB1/line_reg_r2_1664_1727_0_2/WCLK
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMC/CLK
                         clock pessimism             -0.501     1.496    
    SLICE_X34Y13         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.696    IC/lB1/line_reg_r2_1664_1727_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB1/wrPntr2_reg[4]_rep__69/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB1/line_reg_r2_1664_1727_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.558     1.483    IC/lB1/axi_clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  IC/lB1/wrPntr2_reg[4]_rep__69/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  IC/lB1/wrPntr2_reg[4]_rep__69/Q
                         net (fo=15, routed)          0.092     1.716    IC/lB1/line_reg_r2_1664_1727_0_2/ADDRD4
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.823     1.996    IC/lB1/line_reg_r2_1664_1727_0_2/WCLK
    SLICE_X34Y13         RAMD64E                                      r  IC/lB1/line_reg_r2_1664_1727_0_2/RAMD/CLK
                         clock pessimism             -0.501     1.496    
    SLICE_X34Y13         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.696    IC/lB1/line_reg_r2_1664_1727_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB3/wrPntr2_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB3/line_reg_r3_1152_1215_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.589     1.514    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X15Y33         FDRE                                         r  IC/lB3/wrPntr2_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  IC/lB3/wrPntr2_reg[4]_rep__5/Q
                         net (fo=9, routed)           0.092     1.747    IC/lB3/line_reg_r3_1152_1215_6_6/A4
    SLICE_X14Y33         RAMD64E                                      r  IC/lB3/line_reg_r3_1152_1215_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.856     2.029    IC/lB3/line_reg_r3_1152_1215_6_6/WCLK
    SLICE_X14Y33         RAMD64E                                      r  IC/lB3/line_reg_r3_1152_1215_6_6/DP/CLK
                         clock pessimism             -0.503     1.527    
    SLICE_X14Y33         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.727    IC/lB3/line_reg_r3_1152_1215_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 IC/lB3/wrPntr2_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IC/lB3/line_reg_r3_1152_1215_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by axi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.589     1.514    IC/lB3/axi_clk_IBUF_BUFG
    SLICE_X15Y33         FDRE                                         r  IC/lB3/wrPntr2_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  IC/lB3/wrPntr2_reg[4]_rep__5/Q
                         net (fo=9, routed)           0.092     1.747    IC/lB3/line_reg_r3_1152_1215_6_6/A4
    SLICE_X14Y33         RAMD64E                                      r  IC/lB3/line_reg_r3_1152_1215_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_clk_IBUF_BUFG_inst/O
                         net (fo=11516, routed)       0.856     2.029    IC/lB3/line_reg_r3_1152_1215_6_6/WCLK
    SLICE_X14Y33         RAMD64E                                      r  IC/lB3/line_reg_r3_1152_1215_6_6/SP/CLK
                         clock pessimism             -0.503     1.527    
    SLICE_X14Y33         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.727    IC/lB3/line_reg_r3_1152_1215_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4    OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y2     conv1/p_0_out__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y3     conv1/p_0_out__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y3     conv1/p_0_out__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y5     conv1/p_0_out__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y1     conv1/p_0_out__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y0     conv1/p_0_out__5/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y2     conv1/p_0_out__6/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52   IC/lB0/line_reg_r1_1792_1855_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y52   IC/lB0/line_reg_r1_1792_1855_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r1_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r1_64_127_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r1_64_127_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   IC/lB0/line_reg_r1_64_127_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y39   IC/lB0/line_reg_r2_64_127_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y39   IC/lB0/line_reg_r2_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y37    IC/lB3/line_reg_r2_384_447_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y37    IC/lB3/line_reg_r2_384_447_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y70   IC/lB0/line_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y70   IC/lB0/line_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y70   IC/lB0/line_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y22   IC/lB1/line_reg_r2_640_703_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y7    IC/lB1/line_reg_r2_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y7    IC/lB1/line_reg_r2_64_127_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y70   IC/lB0/line_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y7    IC/lB1/line_reg_r2_64_127_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y7    IC/lB1/line_reg_r2_64_127_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y49   IC/lB0/line_reg_r1_0_63_6_6/DP/CLK



