# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name edge_attr_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_0_0_V \
    op interface \
    ports { edge_attr_0_0_V_address0 { O 7 vector } edge_attr_0_0_V_ce0 { O 1 bit } edge_attr_0_0_V_we0 { O 1 bit } edge_attr_0_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name edge_attr_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_0_1_V \
    op interface \
    ports { edge_attr_0_1_V_address0 { O 7 vector } edge_attr_0_1_V_ce0 { O 1 bit } edge_attr_0_1_V_we0 { O 1 bit } edge_attr_0_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name edge_attr_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_0_2_V \
    op interface \
    ports { edge_attr_0_2_V_address0 { O 7 vector } edge_attr_0_2_V_ce0 { O 1 bit } edge_attr_0_2_V_we0 { O 1 bit } edge_attr_0_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name edge_attr_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_0_3_V \
    op interface \
    ports { edge_attr_0_3_V_address0 { O 7 vector } edge_attr_0_3_V_ce0 { O 1 bit } edge_attr_0_3_V_we0 { O 1 bit } edge_attr_0_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name edge_attr_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_1_0_V \
    op interface \
    ports { edge_attr_1_0_V_address0 { O 7 vector } edge_attr_1_0_V_ce0 { O 1 bit } edge_attr_1_0_V_we0 { O 1 bit } edge_attr_1_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name edge_attr_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_1_1_V \
    op interface \
    ports { edge_attr_1_1_V_address0 { O 7 vector } edge_attr_1_1_V_ce0 { O 1 bit } edge_attr_1_1_V_we0 { O 1 bit } edge_attr_1_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name edge_attr_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_1_2_V \
    op interface \
    ports { edge_attr_1_2_V_address0 { O 7 vector } edge_attr_1_2_V_ce0 { O 1 bit } edge_attr_1_2_V_we0 { O 1 bit } edge_attr_1_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name edge_attr_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_1_3_V \
    op interface \
    ports { edge_attr_1_3_V_address0 { O 7 vector } edge_attr_1_3_V_ce0 { O 1 bit } edge_attr_1_3_V_we0 { O 1 bit } edge_attr_1_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name edge_attr_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_2_0_V \
    op interface \
    ports { edge_attr_2_0_V_address0 { O 7 vector } edge_attr_2_0_V_ce0 { O 1 bit } edge_attr_2_0_V_we0 { O 1 bit } edge_attr_2_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name edge_attr_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_2_1_V \
    op interface \
    ports { edge_attr_2_1_V_address0 { O 7 vector } edge_attr_2_1_V_ce0 { O 1 bit } edge_attr_2_1_V_we0 { O 1 bit } edge_attr_2_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name edge_attr_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_2_2_V \
    op interface \
    ports { edge_attr_2_2_V_address0 { O 7 vector } edge_attr_2_2_V_ce0 { O 1 bit } edge_attr_2_2_V_we0 { O 1 bit } edge_attr_2_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name edge_attr_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_2_3_V \
    op interface \
    ports { edge_attr_2_3_V_address0 { O 7 vector } edge_attr_2_3_V_ce0 { O 1 bit } edge_attr_2_3_V_we0 { O 1 bit } edge_attr_2_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name edge_attr_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_3_0_V \
    op interface \
    ports { edge_attr_3_0_V_address0 { O 7 vector } edge_attr_3_0_V_ce0 { O 1 bit } edge_attr_3_0_V_we0 { O 1 bit } edge_attr_3_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name edge_attr_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_3_1_V \
    op interface \
    ports { edge_attr_3_1_V_address0 { O 7 vector } edge_attr_3_1_V_ce0 { O 1 bit } edge_attr_3_1_V_we0 { O 1 bit } edge_attr_3_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name edge_attr_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_3_2_V \
    op interface \
    ports { edge_attr_3_2_V_address0 { O 7 vector } edge_attr_3_2_V_ce0 { O 1 bit } edge_attr_3_2_V_we0 { O 1 bit } edge_attr_3_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name edge_attr_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_3_3_V \
    op interface \
    ports { edge_attr_3_3_V_address0 { O 7 vector } edge_attr_3_3_V_ce0 { O 1 bit } edge_attr_3_3_V_we0 { O 1 bit } edge_attr_3_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name edge_attr_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_4_0_V \
    op interface \
    ports { edge_attr_4_0_V_address0 { O 7 vector } edge_attr_4_0_V_ce0 { O 1 bit } edge_attr_4_0_V_we0 { O 1 bit } edge_attr_4_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name edge_attr_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_4_1_V \
    op interface \
    ports { edge_attr_4_1_V_address0 { O 7 vector } edge_attr_4_1_V_ce0 { O 1 bit } edge_attr_4_1_V_we0 { O 1 bit } edge_attr_4_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name edge_attr_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_4_2_V \
    op interface \
    ports { edge_attr_4_2_V_address0 { O 7 vector } edge_attr_4_2_V_ce0 { O 1 bit } edge_attr_4_2_V_we0 { O 1 bit } edge_attr_4_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name edge_attr_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_4_3_V \
    op interface \
    ports { edge_attr_4_3_V_address0 { O 7 vector } edge_attr_4_3_V_ce0 { O 1 bit } edge_attr_4_3_V_we0 { O 1 bit } edge_attr_4_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name edge_attr_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_5_0_V \
    op interface \
    ports { edge_attr_5_0_V_address0 { O 7 vector } edge_attr_5_0_V_ce0 { O 1 bit } edge_attr_5_0_V_we0 { O 1 bit } edge_attr_5_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name edge_attr_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_5_1_V \
    op interface \
    ports { edge_attr_5_1_V_address0 { O 7 vector } edge_attr_5_1_V_ce0 { O 1 bit } edge_attr_5_1_V_we0 { O 1 bit } edge_attr_5_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name edge_attr_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_5_2_V \
    op interface \
    ports { edge_attr_5_2_V_address0 { O 7 vector } edge_attr_5_2_V_ce0 { O 1 bit } edge_attr_5_2_V_we0 { O 1 bit } edge_attr_5_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name edge_attr_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_5_3_V \
    op interface \
    ports { edge_attr_5_3_V_address0 { O 7 vector } edge_attr_5_3_V_ce0 { O 1 bit } edge_attr_5_3_V_we0 { O 1 bit } edge_attr_5_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name edge_attr_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_6_0_V \
    op interface \
    ports { edge_attr_6_0_V_address0 { O 7 vector } edge_attr_6_0_V_ce0 { O 1 bit } edge_attr_6_0_V_we0 { O 1 bit } edge_attr_6_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name edge_attr_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_6_1_V \
    op interface \
    ports { edge_attr_6_1_V_address0 { O 7 vector } edge_attr_6_1_V_ce0 { O 1 bit } edge_attr_6_1_V_we0 { O 1 bit } edge_attr_6_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name edge_attr_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_6_2_V \
    op interface \
    ports { edge_attr_6_2_V_address0 { O 7 vector } edge_attr_6_2_V_ce0 { O 1 bit } edge_attr_6_2_V_we0 { O 1 bit } edge_attr_6_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name edge_attr_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_6_3_V \
    op interface \
    ports { edge_attr_6_3_V_address0 { O 7 vector } edge_attr_6_3_V_ce0 { O 1 bit } edge_attr_6_3_V_we0 { O 1 bit } edge_attr_6_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name edge_attr_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_7_0_V \
    op interface \
    ports { edge_attr_7_0_V_address0 { O 7 vector } edge_attr_7_0_V_ce0 { O 1 bit } edge_attr_7_0_V_we0 { O 1 bit } edge_attr_7_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name edge_attr_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_7_1_V \
    op interface \
    ports { edge_attr_7_1_V_address0 { O 7 vector } edge_attr_7_1_V_ce0 { O 1 bit } edge_attr_7_1_V_we0 { O 1 bit } edge_attr_7_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name edge_attr_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_7_2_V \
    op interface \
    ports { edge_attr_7_2_V_address0 { O 7 vector } edge_attr_7_2_V_ce0 { O 1 bit } edge_attr_7_2_V_we0 { O 1 bit } edge_attr_7_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name edge_attr_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_7_3_V \
    op interface \
    ports { edge_attr_7_3_V_address0 { O 7 vector } edge_attr_7_3_V_ce0 { O 1 bit } edge_attr_7_3_V_we0 { O 1 bit } edge_attr_7_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name edge_attr_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_8_0_V \
    op interface \
    ports { edge_attr_8_0_V_address0 { O 7 vector } edge_attr_8_0_V_ce0 { O 1 bit } edge_attr_8_0_V_we0 { O 1 bit } edge_attr_8_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name edge_attr_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_8_1_V \
    op interface \
    ports { edge_attr_8_1_V_address0 { O 7 vector } edge_attr_8_1_V_ce0 { O 1 bit } edge_attr_8_1_V_we0 { O 1 bit } edge_attr_8_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name edge_attr_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_8_2_V \
    op interface \
    ports { edge_attr_8_2_V_address0 { O 7 vector } edge_attr_8_2_V_ce0 { O 1 bit } edge_attr_8_2_V_we0 { O 1 bit } edge_attr_8_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name edge_attr_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_8_3_V \
    op interface \
    ports { edge_attr_8_3_V_address0 { O 7 vector } edge_attr_8_3_V_ce0 { O 1 bit } edge_attr_8_3_V_we0 { O 1 bit } edge_attr_8_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name edge_attr_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_9_0_V \
    op interface \
    ports { edge_attr_9_0_V_address0 { O 7 vector } edge_attr_9_0_V_ce0 { O 1 bit } edge_attr_9_0_V_we0 { O 1 bit } edge_attr_9_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name edge_attr_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_9_1_V \
    op interface \
    ports { edge_attr_9_1_V_address0 { O 7 vector } edge_attr_9_1_V_ce0 { O 1 bit } edge_attr_9_1_V_we0 { O 1 bit } edge_attr_9_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name edge_attr_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_9_2_V \
    op interface \
    ports { edge_attr_9_2_V_address0 { O 7 vector } edge_attr_9_2_V_ce0 { O 1 bit } edge_attr_9_2_V_we0 { O 1 bit } edge_attr_9_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name edge_attr_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_9_3_V \
    op interface \
    ports { edge_attr_9_3_V_address0 { O 7 vector } edge_attr_9_3_V_ce0 { O 1 bit } edge_attr_9_3_V_we0 { O 1 bit } edge_attr_9_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name edge_attr_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_10_0_V \
    op interface \
    ports { edge_attr_10_0_V_address0 { O 7 vector } edge_attr_10_0_V_ce0 { O 1 bit } edge_attr_10_0_V_we0 { O 1 bit } edge_attr_10_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name edge_attr_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_10_1_V \
    op interface \
    ports { edge_attr_10_1_V_address0 { O 7 vector } edge_attr_10_1_V_ce0 { O 1 bit } edge_attr_10_1_V_we0 { O 1 bit } edge_attr_10_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name edge_attr_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_10_2_V \
    op interface \
    ports { edge_attr_10_2_V_address0 { O 7 vector } edge_attr_10_2_V_ce0 { O 1 bit } edge_attr_10_2_V_we0 { O 1 bit } edge_attr_10_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name edge_attr_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_10_3_V \
    op interface \
    ports { edge_attr_10_3_V_address0 { O 7 vector } edge_attr_10_3_V_ce0 { O 1 bit } edge_attr_10_3_V_we0 { O 1 bit } edge_attr_10_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name edge_attr_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_11_0_V \
    op interface \
    ports { edge_attr_11_0_V_address0 { O 7 vector } edge_attr_11_0_V_ce0 { O 1 bit } edge_attr_11_0_V_we0 { O 1 bit } edge_attr_11_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name edge_attr_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_11_1_V \
    op interface \
    ports { edge_attr_11_1_V_address0 { O 7 vector } edge_attr_11_1_V_ce0 { O 1 bit } edge_attr_11_1_V_we0 { O 1 bit } edge_attr_11_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name edge_attr_11_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_11_2_V \
    op interface \
    ports { edge_attr_11_2_V_address0 { O 7 vector } edge_attr_11_2_V_ce0 { O 1 bit } edge_attr_11_2_V_we0 { O 1 bit } edge_attr_11_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name edge_attr_11_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_11_3_V \
    op interface \
    ports { edge_attr_11_3_V_address0 { O 7 vector } edge_attr_11_3_V_ce0 { O 1 bit } edge_attr_11_3_V_we0 { O 1 bit } edge_attr_11_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name edge_attr_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_12_0_V \
    op interface \
    ports { edge_attr_12_0_V_address0 { O 7 vector } edge_attr_12_0_V_ce0 { O 1 bit } edge_attr_12_0_V_we0 { O 1 bit } edge_attr_12_0_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name edge_attr_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_12_1_V \
    op interface \
    ports { edge_attr_12_1_V_address0 { O 7 vector } edge_attr_12_1_V_ce0 { O 1 bit } edge_attr_12_1_V_we0 { O 1 bit } edge_attr_12_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name edge_attr_12_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_12_2_V \
    op interface \
    ports { edge_attr_12_2_V_address0 { O 7 vector } edge_attr_12_2_V_ce0 { O 1 bit } edge_attr_12_2_V_we0 { O 1 bit } edge_attr_12_2_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name edge_attr_12_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename edge_attr_12_3_V \
    op interface \
    ports { edge_attr_12_3_V_address0 { O 7 vector } edge_attr_12_3_V_ce0 { O 1 bit } edge_attr_12_3_V_we0 { O 1 bit } edge_attr_12_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name edge_attr_mat_s_0_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_0_V_V \
    op interface \
    ports { edge_attr_mat_s_0_V_V_dout { I 14 vector } edge_attr_mat_s_0_V_V_empty_n { I 1 bit } edge_attr_mat_s_0_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name edge_attr_mat_s_1_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_1_V_V \
    op interface \
    ports { edge_attr_mat_s_1_V_V_dout { I 14 vector } edge_attr_mat_s_1_V_V_empty_n { I 1 bit } edge_attr_mat_s_1_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name edge_attr_mat_s_2_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_2_V_V \
    op interface \
    ports { edge_attr_mat_s_2_V_V_dout { I 14 vector } edge_attr_mat_s_2_V_V_empty_n { I 1 bit } edge_attr_mat_s_2_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name edge_attr_mat_s_3_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_3_V_V \
    op interface \
    ports { edge_attr_mat_s_3_V_V_dout { I 14 vector } edge_attr_mat_s_3_V_V_empty_n { I 1 bit } edge_attr_mat_s_3_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name edge_attr_mat_s_4_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_4_V_V \
    op interface \
    ports { edge_attr_mat_s_4_V_V_dout { I 14 vector } edge_attr_mat_s_4_V_V_empty_n { I 1 bit } edge_attr_mat_s_4_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name edge_attr_mat_s_5_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_5_V_V \
    op interface \
    ports { edge_attr_mat_s_5_V_V_dout { I 14 vector } edge_attr_mat_s_5_V_V_empty_n { I 1 bit } edge_attr_mat_s_5_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name edge_attr_mat_s_6_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_6_V_V \
    op interface \
    ports { edge_attr_mat_s_6_V_V_dout { I 14 vector } edge_attr_mat_s_6_V_V_empty_n { I 1 bit } edge_attr_mat_s_6_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name edge_attr_mat_s_7_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_7_V_V \
    op interface \
    ports { edge_attr_mat_s_7_V_V_dout { I 14 vector } edge_attr_mat_s_7_V_V_empty_n { I 1 bit } edge_attr_mat_s_7_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name edge_attr_mat_s_8_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_8_V_V \
    op interface \
    ports { edge_attr_mat_s_8_V_V_dout { I 14 vector } edge_attr_mat_s_8_V_V_empty_n { I 1 bit } edge_attr_mat_s_8_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name edge_attr_mat_s_9_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_9_V_V \
    op interface \
    ports { edge_attr_mat_s_9_V_V_dout { I 14 vector } edge_attr_mat_s_9_V_V_empty_n { I 1 bit } edge_attr_mat_s_9_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name edge_attr_mat_s_10_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_10_V_V \
    op interface \
    ports { edge_attr_mat_s_10_V_V_dout { I 14 vector } edge_attr_mat_s_10_V_V_empty_n { I 1 bit } edge_attr_mat_s_10_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name edge_attr_mat_s_11_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_11_V_V \
    op interface \
    ports { edge_attr_mat_s_11_V_V_dout { I 14 vector } edge_attr_mat_s_11_V_V_empty_n { I 1 bit } edge_attr_mat_s_11_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name edge_attr_mat_s_12_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_12_V_V \
    op interface \
    ports { edge_attr_mat_s_12_V_V_dout { I 14 vector } edge_attr_mat_s_12_V_V_empty_n { I 1 bit } edge_attr_mat_s_12_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name edge_attr_mat_s_13_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_13_V_V \
    op interface \
    ports { edge_attr_mat_s_13_V_V_dout { I 14 vector } edge_attr_mat_s_13_V_V_empty_n { I 1 bit } edge_attr_mat_s_13_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name edge_attr_mat_s_14_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_14_V_V \
    op interface \
    ports { edge_attr_mat_s_14_V_V_dout { I 14 vector } edge_attr_mat_s_14_V_V_empty_n { I 1 bit } edge_attr_mat_s_14_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name edge_attr_mat_s_15_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_15_V_V \
    op interface \
    ports { edge_attr_mat_s_15_V_V_dout { I 14 vector } edge_attr_mat_s_15_V_V_empty_n { I 1 bit } edge_attr_mat_s_15_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name edge_attr_mat_s_16_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_16_V_V \
    op interface \
    ports { edge_attr_mat_s_16_V_V_dout { I 14 vector } edge_attr_mat_s_16_V_V_empty_n { I 1 bit } edge_attr_mat_s_16_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name edge_attr_mat_s_17_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_17_V_V \
    op interface \
    ports { edge_attr_mat_s_17_V_V_dout { I 14 vector } edge_attr_mat_s_17_V_V_empty_n { I 1 bit } edge_attr_mat_s_17_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name edge_attr_mat_s_18_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_18_V_V \
    op interface \
    ports { edge_attr_mat_s_18_V_V_dout { I 14 vector } edge_attr_mat_s_18_V_V_empty_n { I 1 bit } edge_attr_mat_s_18_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name edge_attr_mat_s_19_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_19_V_V \
    op interface \
    ports { edge_attr_mat_s_19_V_V_dout { I 14 vector } edge_attr_mat_s_19_V_V_empty_n { I 1 bit } edge_attr_mat_s_19_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name edge_attr_mat_s_20_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_20_V_V \
    op interface \
    ports { edge_attr_mat_s_20_V_V_dout { I 14 vector } edge_attr_mat_s_20_V_V_empty_n { I 1 bit } edge_attr_mat_s_20_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name edge_attr_mat_s_21_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_21_V_V \
    op interface \
    ports { edge_attr_mat_s_21_V_V_dout { I 14 vector } edge_attr_mat_s_21_V_V_empty_n { I 1 bit } edge_attr_mat_s_21_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name edge_attr_mat_s_22_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_22_V_V \
    op interface \
    ports { edge_attr_mat_s_22_V_V_dout { I 14 vector } edge_attr_mat_s_22_V_V_empty_n { I 1 bit } edge_attr_mat_s_22_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name edge_attr_mat_s_23_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_23_V_V \
    op interface \
    ports { edge_attr_mat_s_23_V_V_dout { I 14 vector } edge_attr_mat_s_23_V_V_empty_n { I 1 bit } edge_attr_mat_s_23_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name edge_attr_mat_s_24_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_24_V_V \
    op interface \
    ports { edge_attr_mat_s_24_V_V_dout { I 14 vector } edge_attr_mat_s_24_V_V_empty_n { I 1 bit } edge_attr_mat_s_24_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name edge_attr_mat_s_25_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_25_V_V \
    op interface \
    ports { edge_attr_mat_s_25_V_V_dout { I 14 vector } edge_attr_mat_s_25_V_V_empty_n { I 1 bit } edge_attr_mat_s_25_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name edge_attr_mat_s_26_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_26_V_V \
    op interface \
    ports { edge_attr_mat_s_26_V_V_dout { I 14 vector } edge_attr_mat_s_26_V_V_empty_n { I 1 bit } edge_attr_mat_s_26_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name edge_attr_mat_s_27_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_27_V_V \
    op interface \
    ports { edge_attr_mat_s_27_V_V_dout { I 14 vector } edge_attr_mat_s_27_V_V_empty_n { I 1 bit } edge_attr_mat_s_27_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name edge_attr_mat_s_28_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_28_V_V \
    op interface \
    ports { edge_attr_mat_s_28_V_V_dout { I 14 vector } edge_attr_mat_s_28_V_V_empty_n { I 1 bit } edge_attr_mat_s_28_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name edge_attr_mat_s_29_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_29_V_V \
    op interface \
    ports { edge_attr_mat_s_29_V_V_dout { I 14 vector } edge_attr_mat_s_29_V_V_empty_n { I 1 bit } edge_attr_mat_s_29_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name edge_attr_mat_s_30_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_30_V_V \
    op interface \
    ports { edge_attr_mat_s_30_V_V_dout { I 14 vector } edge_attr_mat_s_30_V_V_empty_n { I 1 bit } edge_attr_mat_s_30_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name edge_attr_mat_s_31_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_31_V_V \
    op interface \
    ports { edge_attr_mat_s_31_V_V_dout { I 14 vector } edge_attr_mat_s_31_V_V_empty_n { I 1 bit } edge_attr_mat_s_31_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name edge_attr_mat_s_32_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_32_V_V \
    op interface \
    ports { edge_attr_mat_s_32_V_V_dout { I 14 vector } edge_attr_mat_s_32_V_V_empty_n { I 1 bit } edge_attr_mat_s_32_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name edge_attr_mat_s_33_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_33_V_V \
    op interface \
    ports { edge_attr_mat_s_33_V_V_dout { I 14 vector } edge_attr_mat_s_33_V_V_empty_n { I 1 bit } edge_attr_mat_s_33_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name edge_attr_mat_s_34_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_34_V_V \
    op interface \
    ports { edge_attr_mat_s_34_V_V_dout { I 14 vector } edge_attr_mat_s_34_V_V_empty_n { I 1 bit } edge_attr_mat_s_34_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name edge_attr_mat_s_35_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_35_V_V \
    op interface \
    ports { edge_attr_mat_s_35_V_V_dout { I 14 vector } edge_attr_mat_s_35_V_V_empty_n { I 1 bit } edge_attr_mat_s_35_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name edge_attr_mat_s_36_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_36_V_V \
    op interface \
    ports { edge_attr_mat_s_36_V_V_dout { I 14 vector } edge_attr_mat_s_36_V_V_empty_n { I 1 bit } edge_attr_mat_s_36_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name edge_attr_mat_s_37_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_37_V_V \
    op interface \
    ports { edge_attr_mat_s_37_V_V_dout { I 14 vector } edge_attr_mat_s_37_V_V_empty_n { I 1 bit } edge_attr_mat_s_37_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name edge_attr_mat_s_38_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_38_V_V \
    op interface \
    ports { edge_attr_mat_s_38_V_V_dout { I 14 vector } edge_attr_mat_s_38_V_V_empty_n { I 1 bit } edge_attr_mat_s_38_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name edge_attr_mat_s_39_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_39_V_V \
    op interface \
    ports { edge_attr_mat_s_39_V_V_dout { I 14 vector } edge_attr_mat_s_39_V_V_empty_n { I 1 bit } edge_attr_mat_s_39_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name edge_attr_mat_s_40_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_40_V_V \
    op interface \
    ports { edge_attr_mat_s_40_V_V_dout { I 14 vector } edge_attr_mat_s_40_V_V_empty_n { I 1 bit } edge_attr_mat_s_40_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name edge_attr_mat_s_41_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_41_V_V \
    op interface \
    ports { edge_attr_mat_s_41_V_V_dout { I 14 vector } edge_attr_mat_s_41_V_V_empty_n { I 1 bit } edge_attr_mat_s_41_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name edge_attr_mat_s_42_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_42_V_V \
    op interface \
    ports { edge_attr_mat_s_42_V_V_dout { I 14 vector } edge_attr_mat_s_42_V_V_empty_n { I 1 bit } edge_attr_mat_s_42_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name edge_attr_mat_s_43_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_43_V_V \
    op interface \
    ports { edge_attr_mat_s_43_V_V_dout { I 14 vector } edge_attr_mat_s_43_V_V_empty_n { I 1 bit } edge_attr_mat_s_43_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name edge_attr_mat_s_44_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_44_V_V \
    op interface \
    ports { edge_attr_mat_s_44_V_V_dout { I 14 vector } edge_attr_mat_s_44_V_V_empty_n { I 1 bit } edge_attr_mat_s_44_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name edge_attr_mat_s_45_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_45_V_V \
    op interface \
    ports { edge_attr_mat_s_45_V_V_dout { I 14 vector } edge_attr_mat_s_45_V_V_empty_n { I 1 bit } edge_attr_mat_s_45_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name edge_attr_mat_s_46_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_46_V_V \
    op interface \
    ports { edge_attr_mat_s_46_V_V_dout { I 14 vector } edge_attr_mat_s_46_V_V_empty_n { I 1 bit } edge_attr_mat_s_46_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name edge_attr_mat_s_47_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_47_V_V \
    op interface \
    ports { edge_attr_mat_s_47_V_V_dout { I 14 vector } edge_attr_mat_s_47_V_V_empty_n { I 1 bit } edge_attr_mat_s_47_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name edge_attr_mat_s_48_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_48_V_V \
    op interface \
    ports { edge_attr_mat_s_48_V_V_dout { I 14 vector } edge_attr_mat_s_48_V_V_empty_n { I 1 bit } edge_attr_mat_s_48_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name edge_attr_mat_s_49_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_49_V_V \
    op interface \
    ports { edge_attr_mat_s_49_V_V_dout { I 14 vector } edge_attr_mat_s_49_V_V_empty_n { I 1 bit } edge_attr_mat_s_49_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name edge_attr_mat_s_50_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_50_V_V \
    op interface \
    ports { edge_attr_mat_s_50_V_V_dout { I 14 vector } edge_attr_mat_s_50_V_V_empty_n { I 1 bit } edge_attr_mat_s_50_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name edge_attr_mat_s_51_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_edge_attr_mat_s_51_V_V \
    op interface \
    ports { edge_attr_mat_s_51_V_V_dout { I 14 vector } edge_attr_mat_s_51_V_V_empty_n { I 1 bit } edge_attr_mat_s_51_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


