# Data-flow-modeling
A Verilog HDL code snippets using data flow modeling type
*********************************
> _1. NOT gate circuit design
> 2. OR gate circuit design
> 3. AND gate circuit design
> 4. NAND gate circuit design
> 5. NOR gate circuit design
> 6. XOR gate circuit design
> 7. XNOR gate circuit design
> 8. De Morgan's theorem circuit design
> 9. Half Adder circuit design_
