Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/iu42/hardware/trunk/FPGA/pcie_sniffer/rtl/pcie_cc_endpoint/coregen.cgp.
WARNING:sim:991 - The project IP instance 'endpoint_blk_plus_v1_14_1_lane' for
   IP 'Endpoint Block Plus for PCI Express v1.14' was generated with a different
   version of the IP than is currently in the IP Catalog. It was originally
   generated using IP with the packaged timestamp '2011-02-03+22:14'; the IP in
   the current catalog has a different packaged timestamp '2012-07-21+06:17'.
   This mismatch is due to changes made to the IP in the user repositories. It
   may affect some functionality of the IP, if there are differences between
   these two versions of the IP.
WARNING:sim:991 - The project IP instance 'endpoint_blk_plus_v1_14_4_lane' for
   IP 'Endpoint Block Plus for PCI Express v1.14' was generated with a different
   version of the IP than is currently in the IP Catalog. It was originally
   generated using IP with the packaged timestamp '2011-02-03+22:14'; the IP in
   the current catalog has a different packaged timestamp '2012-07-21+06:17'.
   This mismatch is due to changes made to the IP in the user repositories. It
   may affect some functionality of the IP, if there are differences between
   these two versions of the IP.
WARNING:sim:991 - The project IP instance 'endpoint_blk_plus_v1_14_8_lane' for
   IP 'Endpoint Block Plus for PCI Express v1.14' was generated with a different
   version of the IP than is currently in the IP Catalog. It was originally
   generated using IP with the packaged timestamp '2011-02-03+22:14'; the IP in
   the current catalog has a different packaged timestamp '2012-07-21+06:17'.
   This mismatch is due to changes made to the IP in the user repositories. It
   may affect some functionality of the IP, if there are differences between
   these two versions of the IP.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'endpoint_blk_plus_v1_15_4_lane' already exists in
   the project. Output products for this core may be overwritten.
Resolving generics for 'endpoint_blk_plus_v1_15_4_lane'...
WARNING:sim - A core named 'endpoint_blk_plus_v1_15_4_lane' already exists in
   the project. Output products for this core may be overwritten.
Applying external generics to 'endpoint_blk_plus_v1_15_4_lane'...
Delivering associated files for 'endpoint_blk_plus_v1_15_4_lane'...
WARNING:sim - Component pcie_blk_plus_v1_15 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'endpoint_blk_plus_v1_15_4_lane'...
Delivering synthesis source files for 'endpoint_blk_plus_v1_15_4_lane'...
INFO:sim - Pre-processing HDL files for 'endpoint_blk_plus_v1_15_4_lane'...
WARNING:sim - Overwriting existing file
   /home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoin
   t_blk_plus_v1_15_4_lane/doc/pcie_blk_plus_ds551.pdf with file from view
   xilinx_documentation
Delivered 2 files into directory
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: endpoint_blk_plus_v1_15_4_lane.xco
XMDF file found: endpoint_blk_plus_v1_15_4_lane_xmdf.tcl
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/EP_MEM.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/EP_MEM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/pci_exp_64b_app.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_64b_app.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/PIO_64_RX_ENGINE.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/PIO_64_RX_ENGINE.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/PIO_64_TX_ENGINE.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/PIO_64_TX_ENGINE.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/PIO_64.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/PIO_64.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/PIO_EP_MEM_ACCESS.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/PIO_EP_MEM_ACCESS.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/PIO_EP.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/PIO_EP.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/PIO_TO_CTRL.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/PIO_TO_CTRL.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/PIO.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/PIO.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/xilinx_pci_exp_4_lane_ep_product.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/xilinx_pci_exp_4_lane_ep_product.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/xilinx_pci_exp_ep.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/xilinx_pci_exp_ep.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/board_common.v -view simulation -origin_type
created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/board.v -view simulation -origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/sys_clk_gen_ds.v -view simulation -origin_type
created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/sys_clk_gen.v -view simulation -origin_type
created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/sys_clk_gen.v -view simulation -origin_type
created
INFO:TclTasksC - File
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/simulation/sys_clk_gen.v" is already present in the
   project
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/tests/pio_tests.v -view simulation -origin_type
created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/tests/sample_tests1.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/tests/tests.v -view simulation -origin_type
created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/gtx_tx_sync_rate_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/gtx_wrapper_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_gtx_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_bram_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_brams_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_bram_top_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_pipe_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_pipe_misc_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_pipe_lane_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_clocking_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_reset_delay_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pci_exp_usrapp_pl.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pci_exp_expect_tasks.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pci_exp_usrapp_com.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pcie_2_0_rport_v6.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/xilinx_pcie_2_0_rport_v6.v -view
simulation -origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pci_exp_usrapp_tx.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pci_exp_usrapp_rx.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/simulation/dsport/pci_exp_usrapp_cfg.v -view simulation
-origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/example_design/xilinx_pci_exp_blk_plus_4_lane_ep_xc5vlx50t-
ff1136-1.ucf -view all -origin_type created
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_ep.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_ep.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/extend_clk.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/extend_clk.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_clocking.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_clocking.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/prod_fixes.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/prod_fixes.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_reset_logic.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_reset_logic.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_mim_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_mim_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_gt_wrapper_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_gt_wrapper_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_gt_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_gt_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_gtx_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_gtx_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/tx_sync_gtp.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/tx_sync_gtp.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/tx_sync_gtx.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/tx_sync_gtx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_if.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_if.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/sync_fifo.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/sync_fifo.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/bram_common.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/bram_common.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_soft_int.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_soft_int.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_intr.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_intr.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_ram8x26.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_ram8x26.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_ram4x26.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_ram4x26.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_nfl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_nfl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_ftl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_ftl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_cpl.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_cpl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_cor.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_cor.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_cnt_nfl_en.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_cnt_nfl_en.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_errman_cnt_en.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_errman_cnt_en.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_cf_arb.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_cf_arb.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_cf_pwr.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_cf_pwr.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_cf_err.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_cf_err.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_cf_mgmt.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_cf_mgmt.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_cf.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_cf.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_ll_credit.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_ll_credit.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_ll_arb.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_ll_arb.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_ll_oqbqfifo.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_ll_oqbqfifo.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/cmm_decoder.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/cmm_decoder.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/tlm_rx_data_snk_pwr_mgmt.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/tlm_rx_data_snk_pwr_mgmt.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/tlm_rx_data_snk_bar.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/tlm_rx_data_snk_bar.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/tlm_rx_data_snk_mal.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/tlm_rx_data_snk_mal.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/tlm_rx_data_snk.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/tlm_rx_data_snk.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_plus_ll_rx.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_plus_ll_rx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_plus_ll_tx.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_plus_ll_tx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_ll_tx_arb.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_ll_tx_arb.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_ll_tx.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_ll_tx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/pcie_blk_ll.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/pcie_blk_ll.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane/source/use_newinterrupt.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/use_newinterrupt.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'endpoint_blk_plus_v1_15_4_lane'
   found in library 'work'
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/example_design/pci_exp_4_lane_64b_ep.v" line 56
   (active)
WARNING:ProjectMgmt -   
   "/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoi
   nt_blk_plus_v1_15_4_lane/source/endpoint_blk_plus_v1_15_4_lane.v" line 57 
Adding
/home/iu42/MyProjects/FPGADevelopment/PCI-E/ml555/dma_demo_x4/tmp/_cg/endpoint_b
lk_plus_v1_15_4_lane.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/endpoint_blk_plus_v1_15_4_lane"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Closed project file.
