

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s'
================================================================
* Date:           Fri May 24 19:16:35 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.061 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%layer15_out_read = read i672 @_ssdm_op_Read.ap_fifo.volatile.i672P0A, i672 %layer15_out" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 4 'read' 'layer15_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 672> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_V = trunc i672 %layer15_out_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 5 'trunc' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V_101 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 640, i32 655" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 6 'partselect' 'a_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_102 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 656, i32 671" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 7 'partselect' 'a_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_V_62 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 16, i32 31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 8 'partselect' 'a_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_V_63 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 32, i32 47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 9 'partselect' 'a_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_V_64 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 48, i32 63" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 10 'partselect' 'a_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_V_65 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 64, i32 79" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 11 'partselect' 'a_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_V_66 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 80, i32 95" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 12 'partselect' 'a_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_V_67 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 96, i32 111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 13 'partselect' 'a_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_V_68 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 112, i32 127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 14 'partselect' 'a_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_V_69 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 128, i32 143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 15 'partselect' 'a_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_V_70 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 144, i32 159" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 16 'partselect' 'a_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_V_71 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 160, i32 175" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 17 'partselect' 'a_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_V_72 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 176, i32 191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 18 'partselect' 'a_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_V_73 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 192, i32 207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 19 'partselect' 'a_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_V_74 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 208, i32 223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 20 'partselect' 'a_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 224, i32 239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 21 'partselect' 'a_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_V_76 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 240, i32 255" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 22 'partselect' 'a_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_V_77 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 256, i32 271" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 23 'partselect' 'a_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_V_78 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 272, i32 287" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 24 'partselect' 'a_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_V_79 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 288, i32 303" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 25 'partselect' 'a_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_V_80 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 304, i32 319" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 26 'partselect' 'a_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_V_81 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 320, i32 335" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 27 'partselect' 'a_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_V_82 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 336, i32 351" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 28 'partselect' 'a_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_V_83 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 352, i32 367" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 29 'partselect' 'a_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 368, i32 383" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 30 'partselect' 'a_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_V_85 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 384, i32 399" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 31 'partselect' 'a_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_V_86 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 400, i32 415" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 32 'partselect' 'a_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_V_87 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 416, i32 431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 33 'partselect' 'a_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%a_V_88 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 432, i32 447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 34 'partselect' 'a_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_V_89 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 448, i32 463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 35 'partselect' 'a_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_V_90 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 464, i32 479" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 36 'partselect' 'a_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_V_91 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 480, i32 495" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 37 'partselect' 'a_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_V_92 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 496, i32 511" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 38 'partselect' 'a_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_V_93 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 512, i32 527" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 39 'partselect' 'a_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_V_94 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 528, i32 543" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 40 'partselect' 'a_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_V_95 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 544, i32 559" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 41 'partselect' 'a_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_V_96 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 560, i32 575" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 42 'partselect' 'a_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_V_97 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 576, i32 591" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 43 'partselect' 'a_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_V_98 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 592, i32 607" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 44 'partselect' 'a_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_V_99 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 608, i32 623" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 45 'partselect' 'a_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_V_100 = partselect i16 @_ssdm_op_PartSelect.i16.i672.i32.i32, i672 %layer15_out_read, i32 624, i32 639" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 46 'partselect' 'a_V_100' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %a_V"   --->   Operation 47 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln1347 = mul i26 %sext_ln1347, i26 1449"   --->   Operation 48 'mul' 'mul_ln1347' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1347_62 = sext i16 %a_V_62"   --->   Operation 49 'sext' 'sext_ln1347_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.94ns)   --->   "%mul_ln1347_62 = mul i26 %sext_ln1347_62, i26 1212"   --->   Operation 50 'mul' 'mul_ln1347_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1347_63 = sext i16 %a_V_63"   --->   Operation 51 'sext' 'sext_ln1347_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.94ns)   --->   "%mul_ln1347_63 = mul i26 %sext_ln1347_63, i26 1441"   --->   Operation 52 'mul' 'mul_ln1347_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1347_64 = sext i16 %a_V_64"   --->   Operation 53 'sext' 'sext_ln1347_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.94ns)   --->   "%mul_ln1347_64 = mul i26 %sext_ln1347_64, i26 1732"   --->   Operation 54 'mul' 'mul_ln1347_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1347_65 = sext i16 %a_V_65"   --->   Operation 55 'sext' 'sext_ln1347_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.94ns)   --->   "%mul_ln1347_65 = mul i26 %sext_ln1347_65, i26 1661"   --->   Operation 56 'mul' 'mul_ln1347_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1347_66 = sext i16 %a_V_66"   --->   Operation 57 'sext' 'sext_ln1347_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.94ns)   --->   "%mul_ln1347_66 = mul i26 %sext_ln1347_66, i26 1166"   --->   Operation 58 'mul' 'mul_ln1347_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1347_67 = sext i16 %a_V_67"   --->   Operation 59 'sext' 'sext_ln1347_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.94ns)   --->   "%mul_ln1347_67 = mul i26 %sext_ln1347_67, i26 1272"   --->   Operation 60 'mul' 'mul_ln1347_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1347_68 = sext i16 %a_V_68"   --->   Operation 61 'sext' 'sext_ln1347_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.94ns)   --->   "%mul_ln1347_68 = mul i26 %sext_ln1347_68, i26 1310"   --->   Operation 62 'mul' 'mul_ln1347_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1347_69 = sext i16 %a_V_69"   --->   Operation 63 'sext' 'sext_ln1347_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.94ns)   --->   "%mul_ln1347_69 = mul i26 %sext_ln1347_69, i26 1309"   --->   Operation 64 'mul' 'mul_ln1347_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1347_70 = sext i16 %a_V_70"   --->   Operation 65 'sext' 'sext_ln1347_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.94ns)   --->   "%mul_ln1347_70 = mul i26 %sext_ln1347_70, i26 1405"   --->   Operation 66 'mul' 'mul_ln1347_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1347_71 = sext i16 %a_V_71"   --->   Operation 67 'sext' 'sext_ln1347_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.94ns)   --->   "%mul_ln1347_71 = mul i26 %sext_ln1347_71, i26 1315"   --->   Operation 68 'mul' 'mul_ln1347_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1347_72 = sext i16 %a_V_72"   --->   Operation 69 'sext' 'sext_ln1347_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.94ns)   --->   "%mul_ln1347_72 = mul i26 %sext_ln1347_72, i26 1386"   --->   Operation 70 'mul' 'mul_ln1347_72' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1347_73 = sext i16 %a_V_73"   --->   Operation 71 'sext' 'sext_ln1347_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.94ns)   --->   "%mul_ln1347_73 = mul i26 %sext_ln1347_73, i26 1526"   --->   Operation 72 'mul' 'mul_ln1347_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1347_74 = sext i16 %a_V_74"   --->   Operation 73 'sext' 'sext_ln1347_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.94ns)   --->   "%mul_ln1347_74 = mul i26 %sext_ln1347_74, i26 1055"   --->   Operation 74 'mul' 'mul_ln1347_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1347_75 = sext i16 %a_V_75"   --->   Operation 75 'sext' 'sext_ln1347_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln1347_75 = mul i26 %sext_ln1347_75, i26 1282"   --->   Operation 76 'mul' 'mul_ln1347_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1347_76 = sext i16 %a_V_76"   --->   Operation 77 'sext' 'sext_ln1347_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.94ns)   --->   "%mul_ln1347_76 = mul i26 %sext_ln1347_76, i26 1400"   --->   Operation 78 'mul' 'mul_ln1347_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1347_77 = sext i16 %a_V_77"   --->   Operation 79 'sext' 'sext_ln1347_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln1347_77 = mul i26 %sext_ln1347_77, i26 1625"   --->   Operation 80 'mul' 'mul_ln1347_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1347_78 = sext i16 %a_V_78"   --->   Operation 81 'sext' 'sext_ln1347_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.94ns)   --->   "%mul_ln1347_78 = mul i26 %sext_ln1347_78, i26 1341"   --->   Operation 82 'mul' 'mul_ln1347_78' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1347_79 = sext i16 %a_V_79"   --->   Operation 83 'sext' 'sext_ln1347_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.94ns)   --->   "%mul_ln1347_79 = mul i26 %sext_ln1347_79, i26 1687"   --->   Operation 84 'mul' 'mul_ln1347_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1347_80 = sext i16 %a_V_80"   --->   Operation 85 'sext' 'sext_ln1347_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.94ns)   --->   "%mul_ln1347_80 = mul i26 %sext_ln1347_80, i26 1242"   --->   Operation 86 'mul' 'mul_ln1347_80' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1347_81 = sext i16 %a_V_81"   --->   Operation 87 'sext' 'sext_ln1347_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.94ns)   --->   "%mul_ln1347_81 = mul i26 %sext_ln1347_81, i26 1313"   --->   Operation 88 'mul' 'mul_ln1347_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1347_82 = sext i16 %a_V_82"   --->   Operation 89 'sext' 'sext_ln1347_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.94ns)   --->   "%mul_ln1347_82 = mul i26 %sext_ln1347_82, i26 1543"   --->   Operation 90 'mul' 'mul_ln1347_82' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1347_83 = sext i16 %a_V_83"   --->   Operation 91 'sext' 'sext_ln1347_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.94ns)   --->   "%mul_ln1347_83 = mul i26 %sext_ln1347_83, i26 1556"   --->   Operation 92 'mul' 'mul_ln1347_83' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1347_84 = sext i16 %a_V_84"   --->   Operation 93 'sext' 'sext_ln1347_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.94ns)   --->   "%mul_ln1347_84 = mul i26 %sext_ln1347_84, i26 1774"   --->   Operation 94 'mul' 'mul_ln1347_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1347_85 = sext i16 %a_V_85"   --->   Operation 95 'sext' 'sext_ln1347_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.94ns)   --->   "%mul_ln1347_85 = mul i26 %sext_ln1347_85, i26 1417"   --->   Operation 96 'mul' 'mul_ln1347_85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1347_86 = sext i16 %a_V_86"   --->   Operation 97 'sext' 'sext_ln1347_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.94ns)   --->   "%mul_ln1347_86 = mul i26 %sext_ln1347_86, i26 1491"   --->   Operation 98 'mul' 'mul_ln1347_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1347_87 = sext i16 %a_V_87"   --->   Operation 99 'sext' 'sext_ln1347_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.94ns)   --->   "%mul_ln1347_87 = mul i26 %sext_ln1347_87, i26 1499"   --->   Operation 100 'mul' 'mul_ln1347_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1347_88 = sext i16 %a_V_88"   --->   Operation 101 'sext' 'sext_ln1347_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.94ns)   --->   "%mul_ln1347_88 = mul i26 %sext_ln1347_88, i26 1330"   --->   Operation 102 'mul' 'mul_ln1347_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1347_89 = sext i16 %a_V_89"   --->   Operation 103 'sext' 'sext_ln1347_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.94ns)   --->   "%mul_ln1347_89 = mul i26 %sext_ln1347_89, i26 1442"   --->   Operation 104 'mul' 'mul_ln1347_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1347_90 = sext i16 %a_V_90"   --->   Operation 105 'sext' 'sext_ln1347_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.94ns)   --->   "%mul_ln1347_90 = mul i26 %sext_ln1347_90, i26 1517"   --->   Operation 106 'mul' 'mul_ln1347_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1347_91 = sext i16 %a_V_91"   --->   Operation 107 'sext' 'sext_ln1347_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.94ns)   --->   "%mul_ln1347_91 = mul i26 %sext_ln1347_91, i26 1291"   --->   Operation 108 'mul' 'mul_ln1347_91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1347_92 = sext i16 %a_V_92"   --->   Operation 109 'sext' 'sext_ln1347_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.94ns)   --->   "%mul_ln1347_92 = mul i26 %sext_ln1347_92, i26 1308"   --->   Operation 110 'mul' 'mul_ln1347_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1347_93 = sext i16 %a_V_93"   --->   Operation 111 'sext' 'sext_ln1347_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.94ns)   --->   "%mul_ln1347_93 = mul i26 %sext_ln1347_93, i26 1569"   --->   Operation 112 'mul' 'mul_ln1347_93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1347_94 = sext i16 %a_V_94"   --->   Operation 113 'sext' 'sext_ln1347_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.94ns)   --->   "%mul_ln1347_94 = mul i26 %sext_ln1347_94, i26 1136"   --->   Operation 114 'mul' 'mul_ln1347_94' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1347_95 = sext i16 %a_V_95"   --->   Operation 115 'sext' 'sext_ln1347_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.94ns)   --->   "%mul_ln1347_95 = mul i26 %sext_ln1347_95, i26 1628"   --->   Operation 116 'mul' 'mul_ln1347_95' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1347_96 = sext i16 %a_V_96"   --->   Operation 117 'sext' 'sext_ln1347_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln1347_96 = mul i26 %sext_ln1347_96, i26 1319"   --->   Operation 118 'mul' 'mul_ln1347_96' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1347_97 = sext i16 %a_V_97"   --->   Operation 119 'sext' 'sext_ln1347_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.94ns)   --->   "%mul_ln1347_97 = mul i26 %sext_ln1347_97, i26 1695"   --->   Operation 120 'mul' 'mul_ln1347_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1347_98 = sext i16 %a_V_98"   --->   Operation 121 'sext' 'sext_ln1347_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.94ns)   --->   "%mul_ln1347_98 = mul i26 %sext_ln1347_98, i26 1345"   --->   Operation 122 'mul' 'mul_ln1347_98' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1347_99 = sext i16 %a_V_99"   --->   Operation 123 'sext' 'sext_ln1347_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln1347_99 = mul i26 %sext_ln1347_99, i26 1412"   --->   Operation 124 'mul' 'mul_ln1347_99' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1347_100 = sext i16 %a_V_100"   --->   Operation 125 'sext' 'sext_ln1347_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.94ns)   --->   "%mul_ln1347_100 = mul i26 %sext_ln1347_100, i26 1394"   --->   Operation 126 'mul' 'mul_ln1347_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1347_101 = sext i16 %a_V_101"   --->   Operation 127 'sext' 'sext_ln1347_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.94ns)   --->   "%mul_ln1347_101 = mul i26 %sext_ln1347_101, i26 1305"   --->   Operation 128 'mul' 'mul_ln1347_101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1347_102 = sext i16 %a_V_102"   --->   Operation 129 'sext' 'sext_ln1347_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.94ns)   --->   "%mul_ln1347_102 = mul i26 %sext_ln1347_102, i26 1638"   --->   Operation 130 'mul' 'mul_ln1347_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer17_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i672 %layer15_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 42, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 133 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.84ns)   --->   "%ret_V = add i26 %mul_ln1347, i26 138240"   --->   Operation 134 'add' 'ret_V' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V, i32 10, i32 25"   --->   Operation 135 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.84ns)   --->   "%ret_V_77 = add i26 %mul_ln1347_62, i26 66755584"   --->   Operation 136 'add' 'ret_V_77' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_77, i32 10, i32 25"   --->   Operation 137 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.84ns)   --->   "%ret_V_78 = add i26 %mul_ln1347_63, i26 785408"   --->   Operation 138 'add' 'ret_V_78' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_78, i32 10, i32 25"   --->   Operation 139 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.84ns)   --->   "%ret_V_79 = add i26 %mul_ln1347_64, i26 321536"   --->   Operation 140 'add' 'ret_V_79' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_79, i32 10, i32 25"   --->   Operation 141 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.84ns)   --->   "%ret_V_80 = add i26 %mul_ln1347_65, i26 179200"   --->   Operation 142 'add' 'ret_V_80' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_80, i32 10, i32 25"   --->   Operation 143 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.84ns)   --->   "%ret_V_81 = add i26 %mul_ln1347_66, i26 7168"   --->   Operation 144 'add' 'ret_V_81' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_81, i32 10, i32 25"   --->   Operation 145 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.84ns)   --->   "%ret_V_82 = add i26 %mul_ln1347_67, i26 401408"   --->   Operation 146 'add' 'ret_V_82' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_82, i32 10, i32 25"   --->   Operation 147 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.84ns)   --->   "%ret_V_83 = add i26 %mul_ln1347_68, i26 301056"   --->   Operation 148 'add' 'ret_V_83' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_83, i32 10, i32 25"   --->   Operation 149 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.84ns)   --->   "%ret_V_84 = add i26 %mul_ln1347_69, i26 66688000"   --->   Operation 150 'add' 'ret_V_84' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_84, i32 10, i32 25"   --->   Operation 151 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.84ns)   --->   "%ret_V_85 = add i26 %mul_ln1347_70, i26 67096576"   --->   Operation 152 'add' 'ret_V_85' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_85, i32 10, i32 25"   --->   Operation 153 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.84ns)   --->   "%ret_V_86 = add i26 %mul_ln1347_71, i26 65628160"   --->   Operation 154 'add' 'ret_V_86' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_86, i32 10, i32 25"   --->   Operation 155 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.84ns)   --->   "%ret_V_87 = add i26 %mul_ln1347_72, i26 648192"   --->   Operation 156 'add' 'ret_V_87' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_87, i32 10, i32 25"   --->   Operation 157 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.84ns)   --->   "%ret_V_88 = add i26 %mul_ln1347_73, i26 259072"   --->   Operation 158 'add' 'ret_V_88' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln818_73 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_88, i32 10, i32 25"   --->   Operation 159 'partselect' 'trunc_ln818_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.84ns)   --->   "%ret_V_89 = add i26 %mul_ln1347_74, i26 66776064"   --->   Operation 160 'add' 'ret_V_89' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln818_74 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_89, i32 10, i32 25"   --->   Operation 161 'partselect' 'trunc_ln818_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.84ns)   --->   "%ret_V_90 = add i26 %mul_ln1347_75, i26 256000"   --->   Operation 162 'add' 'ret_V_90' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln818_75 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_90, i32 10, i32 25"   --->   Operation 163 'partselect' 'trunc_ln818_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.84ns)   --->   "%ret_V_91 = add i26 %mul_ln1347_76, i26 66594816"   --->   Operation 164 'add' 'ret_V_91' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln818_76 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_91, i32 10, i32 25"   --->   Operation 165 'partselect' 'trunc_ln818_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.84ns)   --->   "%ret_V_92 = add i26 %mul_ln1347_77, i26 66386944"   --->   Operation 166 'add' 'ret_V_92' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln818_77 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_92, i32 10, i32 25"   --->   Operation 167 'partselect' 'trunc_ln818_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.84ns)   --->   "%ret_V_93 = add i26 %mul_ln1347_78, i26 65396736"   --->   Operation 168 'add' 'ret_V_93' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln818_78 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_93, i32 10, i32 25"   --->   Operation 169 'partselect' 'trunc_ln818_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.84ns)   --->   "%ret_V_94 = add i26 %mul_ln1347_79, i26 66116608"   --->   Operation 170 'add' 'ret_V_94' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln818_79 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_94, i32 10, i32 25"   --->   Operation 171 'partselect' 'trunc_ln818_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.84ns)   --->   "%ret_V_95 = add i26 %mul_ln1347_80, i26 241664"   --->   Operation 172 'add' 'ret_V_95' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln818_80 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_95, i32 10, i32 25"   --->   Operation 173 'partselect' 'trunc_ln818_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.84ns)   --->   "%ret_V_96 = add i26 %mul_ln1347_81, i26 65262592"   --->   Operation 174 'add' 'ret_V_96' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln818_81 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_96, i32 10, i32 25"   --->   Operation 175 'partselect' 'trunc_ln818_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.84ns)   --->   "%ret_V_97 = add i26 %mul_ln1347_82, i26 1042432"   --->   Operation 176 'add' 'ret_V_97' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln818_82 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_97, i32 10, i32 25"   --->   Operation 177 'partselect' 'trunc_ln818_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.84ns)   --->   "%ret_V_98 = add i26 %mul_ln1347_83, i26 66675712"   --->   Operation 178 'add' 'ret_V_98' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln818_83 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_98, i32 10, i32 25"   --->   Operation 179 'partselect' 'trunc_ln818_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.84ns)   --->   "%ret_V_99 = add i26 %mul_ln1347_84, i26 65927168"   --->   Operation 180 'add' 'ret_V_99' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln818_84 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_99, i32 10, i32 25"   --->   Operation 181 'partselect' 'trunc_ln818_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.84ns)   --->   "%ret_V_100 = add i26 %mul_ln1347_85, i26 65470464"   --->   Operation 182 'add' 'ret_V_100' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln818_85 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_100, i32 10, i32 25"   --->   Operation 183 'partselect' 'trunc_ln818_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.84ns)   --->   "%ret_V_101 = add i26 %mul_ln1347_86, i26 66506752"   --->   Operation 184 'add' 'ret_V_101' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln818_86 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_101, i32 10, i32 25"   --->   Operation 185 'partselect' 'trunc_ln818_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.84ns)   --->   "%ret_V_102 = add i26 %mul_ln1347_87, i26 802816"   --->   Operation 186 'add' 'ret_V_102' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln818_87 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_102, i32 10, i32 25"   --->   Operation 187 'partselect' 'trunc_ln818_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.84ns)   --->   "%ret_V_103 = add i26 %mul_ln1347_88, i26 66452480"   --->   Operation 188 'add' 'ret_V_103' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_88 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_103, i32 10, i32 25"   --->   Operation 189 'partselect' 'trunc_ln818_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.84ns)   --->   "%ret_V_104 = add i26 %mul_ln1347_89, i26 993280"   --->   Operation 190 'add' 'ret_V_104' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln818_89 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_104, i32 10, i32 25"   --->   Operation 191 'partselect' 'trunc_ln818_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.84ns)   --->   "%ret_V_105 = add i26 %mul_ln1347_90, i26 65953792"   --->   Operation 192 'add' 'ret_V_105' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln818_90 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_105, i32 10, i32 25"   --->   Operation 193 'partselect' 'trunc_ln818_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.84ns)   --->   "%ret_V_106 = add i26 %mul_ln1347_91, i26 266240"   --->   Operation 194 'add' 'ret_V_106' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln818_91 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_106, i32 10, i32 25"   --->   Operation 195 'partselect' 'trunc_ln818_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.84ns)   --->   "%ret_V_107 = add i26 %mul_ln1347_92, i26 277504"   --->   Operation 196 'add' 'ret_V_107' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln818_92 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_107, i32 10, i32 25"   --->   Operation 197 'partselect' 'trunc_ln818_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.84ns)   --->   "%ret_V_108 = add i26 %mul_ln1347_93, i26 66816000"   --->   Operation 198 'add' 'ret_V_108' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln818_93 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_108, i32 10, i32 25"   --->   Operation 199 'partselect' 'trunc_ln818_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.84ns)   --->   "%ret_V_109 = add i26 %mul_ln1347_94, i26 46080"   --->   Operation 200 'add' 'ret_V_109' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln818_94 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_109, i32 10, i32 25"   --->   Operation 201 'partselect' 'trunc_ln818_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.84ns)   --->   "%ret_V_110 = add i26 %mul_ln1347_95, i26 65764352"   --->   Operation 202 'add' 'ret_V_110' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln818_95 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_110, i32 10, i32 25"   --->   Operation 203 'partselect' 'trunc_ln818_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.84ns)   --->   "%ret_V_111 = add i26 %mul_ln1347_96, i26 536576"   --->   Operation 204 'add' 'ret_V_111' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln818_96 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_111, i32 10, i32 25"   --->   Operation 205 'partselect' 'trunc_ln818_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.84ns)   --->   "%ret_V_112 = add i26 %mul_ln1347_97, i26 66627584"   --->   Operation 206 'add' 'ret_V_112' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln818_97 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_112, i32 10, i32 25"   --->   Operation 207 'partselect' 'trunc_ln818_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.84ns)   --->   "%ret_V_113 = add i26 %mul_ln1347_98, i26 679936"   --->   Operation 208 'add' 'ret_V_113' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln818_98 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_113, i32 10, i32 25"   --->   Operation 209 'partselect' 'trunc_ln818_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.84ns)   --->   "%ret_V_114 = add i26 %mul_ln1347_99, i26 66136064"   --->   Operation 210 'add' 'ret_V_114' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln818_99 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_114, i32 10, i32 25"   --->   Operation 211 'partselect' 'trunc_ln818_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.84ns)   --->   "%ret_V_115 = add i26 %mul_ln1347_100, i26 66532352"   --->   Operation 212 'add' 'ret_V_115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln818_100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_115, i32 10, i32 25"   --->   Operation 213 'partselect' 'trunc_ln818_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.84ns)   --->   "%ret_V_116 = add i26 %mul_ln1347_101, i26 608256"   --->   Operation 214 'add' 'ret_V_116' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln818_101 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_116, i32 10, i32 25"   --->   Operation 215 'partselect' 'trunc_ln818_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.84ns)   --->   "%ret_V_117 = add i26 %mul_ln1347_102, i26 290816"   --->   Operation 216 'add' 'ret_V_117' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln818_102 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_117, i32 10, i32 25"   --->   Operation 217 'partselect' 'trunc_ln818_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i672 @_ssdm_op_BitConcatenate.i672.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln818_102, i16 %trunc_ln818_101, i16 %trunc_ln818_100, i16 %trunc_ln818_99, i16 %trunc_ln818_98, i16 %trunc_ln818_97, i16 %trunc_ln818_96, i16 %trunc_ln818_95, i16 %trunc_ln818_94, i16 %trunc_ln818_93, i16 %trunc_ln818_92, i16 %trunc_ln818_91, i16 %trunc_ln818_90, i16 %trunc_ln818_89, i16 %trunc_ln818_88, i16 %trunc_ln818_87, i16 %trunc_ln818_86, i16 %trunc_ln818_85, i16 %trunc_ln818_84, i16 %trunc_ln818_83, i16 %trunc_ln818_82, i16 %trunc_ln818_81, i16 %trunc_ln818_80, i16 %trunc_ln818_79, i16 %trunc_ln818_78, i16 %trunc_ln818_77, i16 %trunc_ln818_76, i16 %trunc_ln818_75, i16 %trunc_ln818_74, i16 %trunc_ln818_73, i16 %trunc_ln818_72, i16 %trunc_ln818_71, i16 %trunc_ln818_70, i16 %trunc_ln818_69, i16 %trunc_ln818_68, i16 %trunc_ln818_67, i16 %trunc_ln818_66, i16 %trunc_ln818_65, i16 %trunc_ln818_64, i16 %trunc_ln818_63, i16 %trunc_ln818_s, i16 %trunc_ln" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 218 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.21ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i672P0A, i672 %layer17_out, i672 %p_0" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 219 'write' 'write_ln46' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 672> <Depth = 1> <FIFO>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 220 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	fifo read operation ('layer15_out_read', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer15_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.22 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'mul' operation ('mul_ln1347') [50]  (1.94 ns)

 <State 3>: 2.06ns
The critical path consists of the following:
	'add' operation ('ret.V') [51]  (0.844 ns)
	fifo write operation ('write_ln46', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer17_out' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_batchnorm_stream.h:46) [218]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
