
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001de  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000008  00800100  00800100  00000252  2**0
                  ALLOC
  2 .stab         000005dc  00000000  00000000  00000254  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000037  00000000  00000000  00000830  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000020  00000000  00000000  00000867  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000001b  00000000  00000000  00000887  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000076  00000000  00000000  000008a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000041  00000000  00000000  00000918  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000068  00000000  00000000  00000959  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000020  00000000  00000000  000009c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000009a  00000000  00000000  000009e4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   8:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  10:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  14:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  18:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  1c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  20:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  24:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  28:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  2c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  30:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  34:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  38:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  3c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  40:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__vector_16>
  44:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  48:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  4c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  50:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  54:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  58:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  5c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  60:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  64:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 40 00 	call	0x80	; 0x80 <main>
  78:	0c 94 ed 00 	jmp	0x1da	; 0x1da <_exit>

0000007c <__bad_interrupt>:
  7c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000080 <main>:
#include <avr/interrupt.h>
#include "kernel.h"

int main(void) {
    
	DDRD |= (1<<5);
  80:	55 9a       	sbi	0x0a, 5	; 10
	PORTD&=~(1<<5);
  82:	5d 98       	cbi	0x0b, 5	; 11
    Kernel_SysTick_Reg_Init(1000);
  84:	88 ee       	ldi	r24, 0xE8	; 232
  86:	93 e0       	ldi	r25, 0x03	; 3
  88:	0e 94 be 00 	call	0x17c	; 0x17c <Kernel_SysTick_Reg_Init>
  8c:	ff cf       	rjmp	.-2      	; 0x8c <main+0xc>
.global  Kernel_SysTick_Reg_Init
.global  Kernel_SysTick_Val_Get
.global  Kernel_Interrupt_Sts_Get

.org    0x20
        RJMP  __vector_16
  8e:	00 00       	nop
  90:	00 00       	nop
  92:	00 00       	nop
  94:	00 00       	nop
  96:	00 00       	nop
  98:	00 00       	nop
  9a:	00 00       	nop
  9c:	00 00       	nop
  9e:	00 00       	nop
  a0:	00 00       	nop
  a2:	00 00       	nop
  a4:	00 00       	nop
  a6:	00 00       	nop
  a8:	00 00       	nop
  aa:	00 00       	nop
  ac:	00 00       	nop
  ae:	00 c0       	rjmp	.+0      	; 0xb0 <__vector_16>

000000b0 <__vector_16>:

;Initialize interrupt vector subroutine
.global  __vector_16
    __vector_16:
        SBI   0x0B         ,  0x05         ;-->test, set bit
  b0:	5d 9a       	sbi	0x0b, 5	; 11
		
		
		;;=====================context save==================================;;
		;; total 68 clocks for context saving
        PUSH  R0                           ;save R0,                 (2 clocks)
  b2:	0f 92       	push	r0
		IN    R0           ,  0x3F         ;load SREG,               (1 clock )
  b4:	0f b6       	in	r0, 0x3f	; 63
		PUSH  R0                           ;save SREG,               (2 clocks)
  b6:	0f 92       	push	r0
		PUSH  R1                           ;save R1,                 (2 clocks)   
  b8:	1f 92       	push	r1
		CLR   R1                           ;clear R1,                (1 clock )
  ba:	11 24       	eor	r1, r1
		PUSH  R2                           ;save R2,                 (2 clocks)   
  bc:	2f 92       	push	r2
		PUSH  R3                           ;save R3,                 (2 clocks)   
  be:	3f 92       	push	r3
		PUSH  R4                           ;save R4,                 (2 clocks)   
  c0:	4f 92       	push	r4
		PUSH  R5                           ;save R5,                 (2 clocks)   
  c2:	5f 92       	push	r5
		PUSH  R6                           ;save R6,                 (2 clocks)   
  c4:	6f 92       	push	r6
		PUSH  R7                           ;save R7,                 (2 clocks)   
  c6:	7f 92       	push	r7
		PUSH  R8                           ;save R8,                 (2 clocks)   
  c8:	8f 92       	push	r8
		PUSH  R9                           ;save R9,                 (2 clocks)   
  ca:	9f 92       	push	r9
		PUSH  R10                          ;save R10,                (2 clocks)   
  cc:	af 92       	push	r10
		PUSH  R11                          ;save R11,                (2 clocks)  
  ce:	bf 92       	push	r11
		PUSH  R12                          ;save R12,                (2 clocks)  
  d0:	cf 92       	push	r12
		PUSH  R13                          ;save R13,                (2 clocks)  
  d2:	df 92       	push	r13
		PUSH  R14                          ;save R14,                (2 clocks)  
  d4:	ef 92       	push	r14
		PUSH  R15                          ;save R15,                (2 clocks)  
  d6:	ff 92       	push	r15
		PUSH  R16                          ;save R16,                (2 clocks)  
  d8:	0f 93       	push	r16
		PUSH  R17                          ;save R17,                (2 clocks)  
  da:	1f 93       	push	r17
		PUSH  R18                          ;save R18,                (2 clocks)  
  dc:	2f 93       	push	r18
		PUSH  R19                          ;save R19,                (2 clocks)  
  de:	3f 93       	push	r19
		PUSH  R20                          ;save R20,                (2 clocks)  
  e0:	4f 93       	push	r20
		PUSH  R21                          ;save R21,                (2 clocks)  
  e2:	5f 93       	push	r21
		PUSH  R22                          ;save R22,                (2 clocks)  
  e4:	6f 93       	push	r22
		PUSH  R23                          ;save R23,                (2 clocks)  
  e6:	7f 93       	push	r23
		PUSH  R24                          ;save R24,                (2 clocks)  
  e8:	8f 93       	push	r24
		PUSH  R25                          ;save R25,                (2 clocks)  
  ea:	9f 93       	push	r25
		PUSH  R26                          ;save R26,                (2 clocks)  
  ec:	af 93       	push	r26
		PUSH  R27                          ;save R27,                (2 clocks)  
  ee:	bf 93       	push	r27
		PUSH  R28                          ;save R28,                (2 clocks)  
  f0:	cf 93       	push	r28
		PUSH  R29                          ;save R29,                (2 clocks)  
  f2:	df 93       	push	r29
		PUSH  R30                          ;save R30,                (2 clocks)  
  f4:	ef 93       	push	r30
		PUSH  R31                          ;save R31,                (2 clocks)  
  f6:	ff 93       	push	r31
		
		
		;;====================reload counter value===========================;;
		;; total 4 clocks for reloading
		LDS   R17          ,  Kernel+0x00  ;fetch reload value,      (2 clocks) 
  f8:	10 91 00 01 	lds	r17, 0x0100
		STS   TCNT0        ,  R17          ;Set value to TCNT0,      (2 clocks)  
  fc:	10 93 46 00 	sts	0x0046, r17
		
		
		;;====================increment tick counter=========================;;
		;; total 26 clocks for reloading, 40 bit counter
		LDI   R16          , 0x01          ;load 1 to R16,           (1 clock )
 100:	01 e0       	ldi	r16, 0x01	; 1
		LDS   R0           , Kernel+0x01   ;load Byte0,              (2 clocks)
 102:	00 90 01 01 	lds	r0, 0x0101
		ADD   R0           , R16           ;add 1 with Byte0,        (1 clock )
 106:	00 0e       	add	r0, r16
		STS   Kernel+0x01  , R0            ;set Byte0,               (2 clocks)
 108:	00 92 01 01 	sts	0x0101, r0
		LDS   R0           , Kernel+0x02   ;load Byte1,              (2 clocks)
 10c:	00 90 02 01 	lds	r0, 0x0102
		ADC   R0           , R1            ;add carry with Byte1,    (1 clock )
 110:	01 1c       	adc	r0, r1
		STS   Kernel+0x02  , R0            ;set Byte1,               (2 clocks)
 112:	00 92 02 01 	sts	0x0102, r0
		LDS   R0           , Kernel+0x03   ;load Byte2,              (2 clocks)
 116:	00 90 03 01 	lds	r0, 0x0103
		ADC   R0           , R1            ;add carry with Byte2,    (1 clock )
 11a:	01 1c       	adc	r0, r1
		STS   Kernel+0x03  , R0            ;set Byte2,               (2 clocks)
 11c:	00 92 03 01 	sts	0x0103, r0
		LDS   R0           , Kernel+0x04   ;load Byte3,              (2 clocks)
 120:	00 90 04 01 	lds	r0, 0x0104
		ADC   R0           , R1            ;add carry with Byte3,    (1 clock )
 124:	01 1c       	adc	r0, r1
		STS   Kernel+0x04  , R0            ;set Byte3,               (2 clocks)
 126:	00 92 04 01 	sts	0x0104, r0
		LDS   R0           , Kernel+0x05   ;load Byte4,              (2 clocks)
 12a:	00 90 05 01 	lds	r0, 0x0105
		ADC   R0           , R1            ;add carry with Byte4,    (1 clock )
 12e:	01 1c       	adc	r0, r1
		STS   Kernel+0x05  , R0            ;set Byte4,               (2 clocks)
 130:	00 92 05 01 	sts	0x0105, r0
		
		
		;;======================context restore==============================;;
		;; total 68 clocks for context restore
		POP   R31                          ;restore R31,             (2 clocks) 
 134:	ff 91       	pop	r31
		POP   R30                          ;restore R30,             (2 clocks) 
 136:	ef 91       	pop	r30
		POP   R29                          ;restore R29,             (2 clocks)
 138:	df 91       	pop	r29
		POP   R28                          ;restore R28,             (2 clocks) 
 13a:	cf 91       	pop	r28
		POP   R27                          ;restore R27,             (2 clocks) 
 13c:	bf 91       	pop	r27
		POP   R26                          ;restore R26,             (2 clocks) 
 13e:	af 91       	pop	r26
		POP   R25                          ;restore R25,             (2 clocks) 
 140:	9f 91       	pop	r25
		POP   R24                          ;restore R24,             (2 clocks) 
 142:	8f 91       	pop	r24
		POP   R23                          ;restore R23,             (2 clocks) 
 144:	7f 91       	pop	r23
		POP   R22                          ;restore R22,             (2 clocks) 
 146:	6f 91       	pop	r22
		POP   R21                          ;restore R21,             (2 clocks) 
 148:	5f 91       	pop	r21
		POP   R20                          ;restore R20,             (2 clocks) 
 14a:	4f 91       	pop	r20
		POP   R19                          ;restore R19,             (2 clocks) 
 14c:	3f 91       	pop	r19
		POP   R18                          ;restore R18,             (2 clocks) 
 14e:	2f 91       	pop	r18
		POP   R17                          ;restore R17,             (2 clocks) 
 150:	1f 91       	pop	r17
		POP   R16                          ;restore R16,             (2 clocks) 
 152:	0f 91       	pop	r16
		POP   R15                          ;restore R15,             (2 clocks) 
 154:	ff 90       	pop	r15
		POP   R14                          ;restore R14,             (2 clocks) 
 156:	ef 90       	pop	r14
		POP   R13                          ;restore R13,             (2 clocks) 
 158:	df 90       	pop	r13
		POP   R12                          ;restore R12,             (2 clocks) 
 15a:	cf 90       	pop	r12
		POP   R11                          ;restore R11,             (2 clocks) 
 15c:	bf 90       	pop	r11
		POP   R10                          ;restore R10,             (2 clocks) 
 15e:	af 90       	pop	r10
		POP   R9                           ;restore R9,              (2 clocks) 
 160:	9f 90       	pop	r9
		POP   R8                           ;restore R8,              (2 clocks) 
 162:	8f 90       	pop	r8
		POP   R7                           ;restore R7,              (2 clocks) 
 164:	7f 90       	pop	r7
		POP   R6                           ;restore R6,              (2 clocks) 
 166:	6f 90       	pop	r6
		POP   R5                           ;restore R5,              (2 clocks) 
 168:	5f 90       	pop	r5
		POP   R4                           ;restore R4,              (2 clocks) 
 16a:	4f 90       	pop	r4
		POP   R3                           ;restore R3,              (2 clocks) 
 16c:	3f 90       	pop	r3
		POP   R2                           ;restore R2,              (2 clocks) 
 16e:	2f 90       	pop	r2
		POP   R1                           ;restore R1,              (2 clocks) 
 170:	1f 90       	pop	r1
		POP   R0                           ;fetch SREG,              (2 clocks) 
 172:	0f 90       	pop	r0
		OUT   0x3F         ,  R0           ;load SREG,               (1 clock ) 
 174:	0f be       	out	0x3f, r0	; 63
		POP   R0                           ;restore R0,              (2 clocks) 
 176:	0f 90       	pop	r0
		
		CBI   0x0B         ,  0x05         ;-->test, clear bit
 178:	5d 98       	cbi	0x0b, 5	; 11
		
		RETI                               ;return from interrupt,   (4 clocks) 
 17a:	18 95       	reti

0000017c <Kernel_SysTick_Reg_Init>:


;;===========================SysTick Reg Init=================================;;
;; total 32 clocks for SysTick Reg Init
Kernel_SysTick_Reg_Init:
        CLI                                ;disable global interrupt,(1 clock ) 
 17c:	f8 94       	cli
		LDI   R16          ,  0x00         ;store r16 with 0,        (1 clock ) 
 17e:	00 e0       	ldi	r16, 0x00	; 0
		STS   TCCR0A       ,  R16          ;clear TCCR0A,            (2 clocks) 
 180:	00 93 44 00 	sts	0x0044, r16
		STS   TCCR0B       ,  R16          ;clear TCCR0B,            (2 clocks) 
 184:	00 93 45 00 	sts	0x0045, r16
		STS   TIMSK0       ,  R16          ;clear TIMSK0,            (2 clocks) 
 188:	00 93 6e 00 	sts	0x006E, r16
		STS   TIFR0        ,  R16          ;clear TIFR0,             (2 clocks) 
 18c:	00 93 35 00 	sts	0x0035, r16
		STS   OCR0A        ,  R16          ;clear OCR0A,             (2 clocks) 
 190:	00 93 47 00 	sts	0x0047, r16
		STS   OCR0B        ,  R16          ;clear OCR0B,             (2 clocks) 
 194:	00 93 48 00 	sts	0x0048, r16
		STS   TCNT0        ,  R16          ;clear TCNT0,             (2 clocks) 
 198:	00 93 46 00 	sts	0x0046, r16
		LDI   R16          ,  0x03         ;prescaler 64,            (1 clock ) 
 19c:	03 e0       	ldi	r16, 0x03	; 3
		STS   TCCR0B       ,  R16          ;set to TCCR0B,           (2 clocks) 
 19e:	00 93 45 00 	sts	0x0045, r16
		LDI   R16          ,  0x82         ;reload value (130),      (1 clock ) 
 1a2:	02 e8       	ldi	r16, 0x82	; 130
		STS   Kernel+0x00  ,  R16          ;Kernel[0] reload value,  (2 clocks) 
 1a4:	00 93 00 01 	sts	0x0100, r16
		STS   TCNT0        ,  R16          ;set to TCNT0,            (2 clocks) 
 1a8:	00 93 46 00 	sts	0x0046, r16
		LDI   R16          ,  0x01         ;store with TOIE0 enabled,(1 clock ) 
 1ac:	01 e0       	ldi	r16, 0x01	; 1
		STS   TIMSK0       ,  R16          ;set to TIMSK0,           (2 clocks) 
 1ae:	00 93 6e 00 	sts	0x006E, r16
		SEI                                ;enable global interrupt, (1 clock ) 
 1b2:	78 94       	sei
		RET                                ;return from subroutine,  (4 clocks) 
 1b4:	08 95       	ret

000001b6 <Kernel_SysTick_Val_Get>:

;;==========================SysTick Value Get================================;;
;; total 20 clocks for SysTick Value Get
;; interrupts disabled for 16 clocks
Kernel_SysTick_Val_Get:
        IN    R17          , 0x3F          ;Save SREG,               (1 clock ) 
 1b6:	1f b7       	in	r17, 0x3f	; 63
        CLI                                ;Disable interrupts,      (1 clock ) 
 1b8:	f8 94       	cli
		LDS   R18		   , Kernel+0x01   ;Byte0 -> R18 (LSB),      (2 clocks) 
 1ba:	20 91 01 01 	lds	r18, 0x0101
		LDS   R19		   , Kernel+0x02   ;Byte1 -> R19,            (2 clocks) 
 1be:	30 91 02 01 	lds	r19, 0x0102
		LDS   R20		   , Kernel+0x03   ;Byte2 -> R20,            (2 clocks) 
 1c2:	40 91 03 01 	lds	r20, 0x0103
		LDS   R21		   , Kernel+0x04   ;Byte3 -> R21,            (2 clocks) 
 1c6:	50 91 04 01 	lds	r21, 0x0104
		LDS   R22		   , Kernel+0x05   ;Byte4 -> R22 (MSB),      (2 clocks) 
 1ca:	60 91 05 01 	lds	r22, 0x0105
		CLR   R23                 		   ;Clear Byte5,             (1 clock )
 1ce:	77 27       	eor	r23, r23
		CLR   R24						   ;Clear Byte5,             (1 clock )
 1d0:	88 27       	eor	r24, r24
		CLR   R25                          ;Clear Byte5,             (1 clock )
 1d2:	99 27       	eor	r25, r25
		OUT   0x3F, R17          		   ;Restore SREG,            (1 clock )
 1d4:	1f bf       	out	0x3f, r17	; 63
		RET                                ;return from subroutine,  (4 clocks) 
 1d6:	08 95       	ret

000001d8 <Kernel_Interrupt_Sts_Get>:



Kernel_Interrupt_Sts_Get:
        
		RET
 1d8:	08 95       	ret

000001da <_exit>:
 1da:	f8 94       	cli

000001dc <__stop_program>:
 1dc:	ff cf       	rjmp	.-2      	; 0x1dc <__stop_program>
