{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636033807718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636033807718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 21:50:07 2021 " "Processing started: Thu Nov 04 21:50:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636033807718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033807718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033807718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636033808789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636033808789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_mux41.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate_mux41.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_mux41 " "Found entity 1: tristate_mux41" {  } { { "tristate_mux41.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/tristate_mux41.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_lab6.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_lab6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_lab6 " "Found entity 1: testbench_lab6" {  } { { "testbench_lab6.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/testbench_lab6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817483 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817483 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/REGFILE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/reg_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_41_dynamic.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_41_dynamic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_41_dynamic " "Found entity 1: mux_41_dynamic" {  } { { "mux_41_dynamic.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/mux_41_dynamic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21_dynamic.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_21_dynamic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21_dynamic " "Found entity 1: mux_21_dynamic" {  } { { "mux_21_dynamic.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/mux_21_dynamic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR1MUX addr1mux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"ADDR1MUX\" differs only in case from object \"addr1mux\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636033817598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR2MUX sr2mux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"SR2MUX\" differs only in case from object \"sr2mux\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636033817598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR1MUX sr1mux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"SR1MUX\" differs only in case from object \"sr1mux\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636033817598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636033817598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR2MUX addr2mux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"ADDR2MUX\" differs only in case from object \"addr2mux\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636033817598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1636033817598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN " "Found entity 1: BEN" {  } { { "BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636033817618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033817618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636033817708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync slc3:my_slc\|sync:re0 " "Elaborating entity \"sync\" for hierarchy \"slc3:my_slc\|sync:re0\"" {  } { { "slc3.sv" "re0" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/slc3.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/slc3.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21_dynamic slc3:my_slc\|datapath:d0\|mux_21_dynamic:mdrmux " "Elaborating entity \"mux_21_dynamic\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_21_dynamic:mdrmux\"" {  } { { "datapath.sv" "mdrmux" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21_dynamic slc3:my_slc\|datapath:d0\|mux_21_dynamic:sr1mux " "Elaborating entity \"mux_21_dynamic\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_21_dynamic:sr1mux\"" {  } { { "datapath.sv" "sr1mux" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_41_dynamic slc3:my_slc\|datapath:d0\|mux_41_dynamic:pcmux " "Elaborating entity \"mux_41_dynamic\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_41_dynamic:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_mux41 slc3:my_slc\|datapath:d0\|tristate_mux41:tristategate " "Elaborating entity \"tristate_mux41\" for hierarchy \"slc3:my_slc\|datapath:d0\|tristate_mux41:tristategate\"" {  } { { "datapath.sv" "tristategate" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817765 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "tristate_mux41.sv(10) " "SystemVerilog warning at tristate_mux41.sv(10): unique or priority keyword makes case statement complete" {  } { { "tristate_mux41.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/tristate_mux41.sv" 10 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1636033817765 "|lab6_toplevel|slc3:my_slc|datapath:d0|tristate_mux41:tristategate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE slc3:my_slc\|datapath:d0\|REGFILE:reg_file " "Elaborating entity \"REGFILE\" for hierarchy \"slc3:my_slc\|datapath:d0\|REGFILE:reg_file\"" {  } { { "datapath.sv" "reg_file" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit slc3:my_slc\|datapath:d0\|reg_16bit:IR " "Elaborating entity \"reg_16bit\" for hierarchy \"slc3:my_slc\|datapath:d0\|reg_16bit:IR\"" {  } { { "datapath.sv" "IR" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:my_slc\|datapath:d0\|ALU:myALU " "Elaborating entity \"ALU\" for hierarchy \"slc3:my_slc\|datapath:d0\|ALU:myALU\"" {  } { { "datapath.sv" "myALU" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN slc3:my_slc\|datapath:d0\|BEN:myBEN " "Elaborating entity \"BEN\" for hierarchy \"slc3:my_slc\|datapath:d0\|BEN:myBEN\"" {  } { { "datapath.sv" "myBEN" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/slc3.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/slc3.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636033817796 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033817812 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[15\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[15\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[14\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[14\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[13\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[13\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[12\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[12\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[11\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[11\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[10\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[10\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[9\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[9\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[8\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[8\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[7\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[7\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[6\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[6\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[5\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[5\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[4\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[4\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|drmux_out\[3\] " "Net \"slc3:my_slc\|datapath:d0\|drmux_out\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "drmux_out\[3\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[15\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[15\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[14\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[14\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[13\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[13\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[12\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[12\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[11\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[11\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[10\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[10\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[9\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[9\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[8\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[8\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[7\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[7\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[6\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[6\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[5\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[5\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[4\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[4\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[3\] " "Net \"slc3:my_slc\|datapath:d0\|reg_file_sr1_in\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "reg_file_sr1_in\[3\]" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/datapath.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1636033817850 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1636033817850 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|BEN:myBEN\|p " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|BEN:myBEN\|p\" feeding internal logic into a wire" {  } { { "BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/BEN.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636033818013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|BEN:myBEN\|z " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|BEN:myBEN\|z\" feeding internal logic into a wire" {  } { { "BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/BEN.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636033818013 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:my_slc\|datapath:d0\|BEN:myBEN\|n " "Converted tri-state buffer \"slc3:my_slc\|datapath:d0\|BEN:myBEN\|n\" feeding internal logic into a wire" {  } { { "BEN.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/BEN.sv" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636033818013 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636033818013 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636033818413 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636033818566 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636033818566 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636033818566 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636033818566 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636033818566 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636033818566 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636033818566 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636033818566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636033818637 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636033819228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/output_files/Lab6.map.smsg " "Generated suppressed messages file D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033819280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636033819401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636033819401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "896 " "Implemented 896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636033819500 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636033819500 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636033819500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "767 " "Implemented 767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636033819500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636033819500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636033819522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 21:50:19 2021 " "Processing ended: Thu Nov 04 21:50:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636033819522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636033819522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636033819522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636033819522 ""}
