--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml hex7seg_top.twx hex7seg_top.ncd -o hex7seg_top.twr
hex7seg_top.pcf

Design file:              hex7seg_top.ncd
Physical constraint file: hex7seg_top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |a_to_g<0>      |    8.101|
sw<0>          |a_to_g<1>      |    8.036|
sw<0>          |a_to_g<2>      |    8.020|
sw<0>          |a_to_g<3>      |    7.653|
sw<0>          |a_to_g<4>      |    8.099|
sw<0>          |a_to_g<5>      |    7.622|
sw<0>          |a_to_g<6>      |    8.121|
sw<1>          |a_to_g<0>      |    7.985|
sw<1>          |a_to_g<1>      |    8.257|
sw<1>          |a_to_g<2>      |    8.241|
sw<1>          |a_to_g<3>      |    7.880|
sw<1>          |a_to_g<4>      |    7.983|
sw<1>          |a_to_g<5>      |    7.849|
sw<1>          |a_to_g<6>      |    7.927|
sw<2>          |a_to_g<0>      |    8.322|
sw<2>          |a_to_g<1>      |    8.570|
sw<2>          |a_to_g<2>      |    8.554|
sw<2>          |a_to_g<3>      |    8.102|
sw<2>          |a_to_g<4>      |    8.320|
sw<2>          |a_to_g<5>      |    8.071|
sw<2>          |a_to_g<6>      |    8.222|
sw<3>          |a_to_g<0>      |    8.593|
sw<3>          |a_to_g<1>      |    8.401|
sw<3>          |a_to_g<2>      |    8.385|
sw<3>          |a_to_g<3>      |    7.948|
sw<3>          |a_to_g<4>      |    8.591|
sw<3>          |a_to_g<5>      |    7.917|
sw<3>          |a_to_g<6>      |    8.414|
---------------+---------------+---------+


Analysis completed Wed May 08 14:44:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4490 MB



