Analysis & Synthesis report for FinalProject
Tue Dec 10 15:35:08 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Dec 10 15:35:08 2024                  ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; FinalProject                                       ;
; Top-level Entity Name              ; FinalProject                                       ;
; Family                             ; MAX 10                                             ;
; Total logic elements               ; N/A until Partition Merge                          ;
;     Total combinational functions  ; N/A until Partition Merge                          ;
;     Dedicated logic registers      ; N/A until Partition Merge                          ;
; Total registers                    ; N/A until Partition Merge                          ;
; Total pins                         ; N/A until Partition Merge                          ;
; Total virtual pins                 ; N/A until Partition Merge                          ;
; Total memory bits                  ; N/A until Partition Merge                          ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                          ;
; Total PLLs                         ; N/A until Partition Merge                          ;
; UFM blocks                         ; N/A until Partition Merge                          ;
; ADC blocks                         ; N/A until Partition Merge                          ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; FinalProject       ; FinalProject       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Tue Dec 10 15:35:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file arithemticlogicunit.vhd
    Info (12022): Found design unit 1: alu-behavior File: C:/Users/Lettc/Desktop/Final Project/ArithemticLogicUnit.vhd Line: 19
    Info (12023): Found entity 1: alu File: C:/Users/Lettc/Desktop/Final Project/ArithemticLogicUnit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlunitcode.vhd
    Info (12022): Found design unit 1: ControlUnit-behavior File: C:/Users/Lettc/Desktop/Final Project/ControlUnitCode.vhd Line: 29
    Info (12023): Found entity 1: ControlUnit File: C:/Users/Lettc/Desktop/Final Project/ControlUnitCode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file 8by32memoryarray.vhd
    Info (12022): Found design unit 1: memory_8_by_32_alt-behavior File: C:/Users/Lettc/Desktop/Final Project/8by32MemoryArray.vhd Line: 17
    Info (12023): Found entity 1: memory_8_by_32_alt File: C:/Users/Lettc/Desktop/Final Project/8by32MemoryArray.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file programcountercode.vhd
    Info (12022): Found design unit 1: ProgramCounter-behavior File: C:/Users/Lettc/Desktop/Final Project/ProgramCounterCode.vhd Line: 15
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/Lettc/Desktop/Final Project/ProgramCounterCode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-behavior File: C:/Users/Lettc/Desktop/Final Project/Register.vhd Line: 16
    Info (12023): Found entity 1: reg File: C:/Users/Lettc/Desktop/Final Project/Register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file cpucomponentoutputs.vhd
    Info (12022): Found design unit 1: sevenseg-logic File: C:/Users/Lettc/Desktop/Final Project/CPUComponentOutputs.vhd Line: 13
    Info (12023): Found entity 1: sevenseg File: C:/Users/Lettc/Desktop/Final Project/CPUComponentOutputs.vhd Line: 6
Error (10500): VHDL syntax error at SimpleCPU_Template.vhd(32) near text "(";  expecting "end", or "port", or "generic", or "is" File: C:/Users/Lettc/Desktop/Final Project/SimpleCPU_Template.vhd Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file simplecpu_template.vhd
Info (12021): Found 2 design units, including 1 entities, in source file twotoonemux.vhd
    Info (12022): Found design unit 1: TwoToOneMux-behavior File: C:/Users/Lettc/Desktop/Final Project/TwoToOneMux.vhd Line: 16
    Info (12023): Found entity 1: TwoToOneMux File: C:/Users/Lettc/Desktop/Final Project/TwoToOneMux.vhd Line: 7
Error (10430): VHDL Primary Unit Declaration error at ControlUnit.vhd(7): primary unit "ControlUnit" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Lettc/Desktop/Final Project/ControlUnit.vhd Line: 7
Error (10784): HDL error at ControlUnitCode.vhd(7): see declaration for object "ControlUnit" File: C:/Users/Lettc/Desktop/Final Project/ControlUnitCode.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file controlunit.vhd
Error (10430): VHDL Primary Unit Declaration error at alu.vhd(7): primary unit "alu" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Lettc/Desktop/Final Project/alu.vhd Line: 7
Error (10784): HDL error at ArithemticLogicUnit.vhd(7): see declaration for object "alu" File: C:/Users/Lettc/Desktop/Final Project/ArithemticLogicUnit.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file alu.vhd
Info (12021): Found 2 design units, including 1 entities, in source file memory_8_by_32.vhd
    Info (12022): Found design unit 1: memory_8_by_32-behavior File: C:/Users/Lettc/Desktop/Final Project/memory_8_by_32.vhd Line: 17
    Info (12023): Found entity 1: memory_8_by_32 File: C:/Users/Lettc/Desktop/Final Project/memory_8_by_32.vhd Line: 7
Error (10430): VHDL Primary Unit Declaration error at ProgramCounter.vhd(7): primary unit "ProgramCounter" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Lettc/Desktop/Final Project/ProgramCounter.vhd Line: 7
Error (10784): HDL error at ProgramCounterCode.vhd(7): see declaration for object "ProgramCounter" File: C:/Users/Lettc/Desktop/Final Project/ProgramCounterCode.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file programcounter.vhd
Error (10430): VHDL Primary Unit Declaration error at reg.vhd(7): primary unit "reg" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Lettc/Desktop/Final Project/reg.vhd Line: 7
Error (10784): HDL error at Register.vhd(7): see declaration for object "reg" File: C:/Users/Lettc/Desktop/Final Project/Register.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file reg.vhd
Error (10430): VHDL Primary Unit Declaration error at sevenseg.vhd(6): primary unit "sevenseg" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Lettc/Desktop/Final Project/sevenseg.vhd Line: 6
Error (10784): HDL error at CPUComponentOutputs.vhd(6): see declaration for object "sevenseg" File: C:/Users/Lettc/Desktop/Final Project/CPUComponentOutputs.vhd Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file sevenseg.vhd
Error (10430): VHDL Primary Unit Declaration error at memory_8_by_32_alt.vhd(7): primary unit "memory_8_by_32_alt" already exists in library "work". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Lettc/Desktop/Final Project/memory_8_by_32_alt.vhd Line: 7
Error (10784): HDL error at 8by32MemoryArray.vhd(7): see declaration for object "memory_8_by_32_alt" File: C:/Users/Lettc/Desktop/Final Project/8by32MemoryArray.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file memory_8_by_32_alt.vhd
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning
    Error: Peak virtual memory: 4788 megabytes
    Error: Processing ended: Tue Dec 10 15:35:08 2024
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:07


