{
  "questions": [
    {
      "question": "What is the primary function of the Arithmetic Logic Unit (ALU) within a Central Processing Unit (CPU)?",
      "options": [
        "To perform arithmetic (e.g., addition, subtraction) and logical (e.g., AND, OR, NOT) operations on data.",
        "To store program instructions and data temporarily for quick access.",
        "To manage memory access requests and translate virtual addresses to physical addresses.",
        "To control the flow of data between various components of the CPU and external devices.",
        "To fetch instructions from main memory and decode them into micro-operations."
      ],
      "correct": 0
    },
    {
      "question": "During the logic synthesis phase of digital IC design, what is the main goal of \"technology mapping\"?",
      "options": [
        "To assign physical locations to logic gates on the silicon die, also known as floorplanning.",
        "To convert a technology-independent Register-Transfer Level (RTL) netlist into a gate-level netlist composed of specific standard cells from a target library.",
        "To verify the functional correctness of the design by simulating its behavior with various input stimuli.",
        "To optimize the clock distribution network for minimal skew and delay across the chip.",
        "To generate test patterns and insert scan chains for manufacturing defect detection."
      ],
      "correct": 1
    },
    {
      "question": "In the context of processor design, what does the term \"Instruction Set Architecture (ISA)\" primarily define?",
      "options": [
        "The physical layout and interconnections of the processor's components on a silicon chip.",
        "The set of all instructions that a processor can understand and execute, including their opcodes, operands, and resulting effects.",
        "The specific microarchitectural implementation details, such as pipeline stages, cache sizes, and execution units.",
        "The protocol and interface for communication between the CPU and main memory, including bus width and timing.",
        "The power consumption characteristics and thermal design points of the processor package."
      ],
      "correct": 1
    },
    {
      "question": "Which of the following describes the primary challenge addressed by \"double patterning\" (or multi-patterning) techniques in advanced semiconductor manufacturing?",
      "options": [
        "Mitigating electromigration effects in metal interconnects by using multiple metal layers.",
        "Enabling the patterning of features that are smaller than the intrinsic resolution limit of the photolithography equipment.",
        "Reducing static power consumption in CMOS circuits by optimizing transistor sizes and threshold voltages.",
        "Improving the efficiency and speed of clock tree synthesis by distributing the clock signal more evenly.",
        "Facilitating faster and more accurate logic simulation and verification of complex designs."
      ],
      "correct": 1
    },
    {
      "question": "In a modern synchronous digital system, what is the primary purpose of a \"Phase-Locked Loop (PLL)\"?",
      "options": [
        "To filter out high-frequency noise and ripple from the power supply lines to ensure stable operation.",
        "To accurately convert analog sensor data into digital signals for processing by the microcontroller.",
        "To generate precise clock signals at specific frequencies or phases from a less stable or lower-frequency reference clock, often used for synchronization and frequency multiplication.",
        "To provide non-volatile storage for critical configuration data, boot-up instructions, or security keys.",
        "To perform real-time error detection and correction on data transmitted over high-speed communication buses."
      ],
      "correct": 2
    }
  ]
}