%verilog
,
  output tEBUSdriver EBUSdriver
%endverilog

Page: MBZ1, new layout
// M8537 TBD

e38: 10104 quad and
     6 ~< mbz1 chan core busy h
     7 ~< {dc1} ccl hold mem h
     3 ~> mbz1 chan core busy in h
     4 ~< mbz1 csh chan cyc a h
     5 ~< mbz1 csh chan cyc a h
     2 ~> mbz1 chan core busy in h
     12 ~< mbz1 chan core busy h
     13 ~< -mbz1 chan to mem h
     9 ~> {cu2} chan read l
     15 ~> {cm2} chan read h
     10 ~< mbz1-e8-2
     11 ~< mbz1 ebox diag cyc a l
     14 ~> {cv2} mem to c diag en l

e30: 10176 hex dff
     7 ~< mbz1 chan core busy in h
     9 ~< mbz1 clk d h
     4 ~> mbz1 chan core busy h
     6 ~< mbz1-e43-14
     3 ~> {dh2} core busy l
     11 ~< mbz1-e43-15
     14 ~> {dm2} core busy h
     5 ~< mbz1-e33-2
     2 ~> mbz1 chan to mem l
     12 ~< mbz4-e9-3
     15 ~> mbz4 mb par err h
     10 ~< mbz4 mb par err h
     13 ~> mbz4-e30-13

e46: 10101 quad or/nor
     13 ~< mbz1 chan core busy h
     12 ~< %NC%
     15 ~> mbz1 chan core busy a l
     9 ~> mbz1 chan core busy a h
     7 ~< {dt2} ccl chan ept h
     3 ~> mbz1 chan ept l
     6 ~> mbz1 chan ept h
     4 ~< {ed2} -mtr cca writeback h
     2 ~> mbz1-e46-2
     5 ~> %NC%
     10 ~< {ea1} core busy a h
     14 ~> mbz4 core busy a l
     11 ~> mbz4 core busy a h

dl1: delay-line pcb delay line
     1 ~< {cr2} clk mbz h
     2 ~> clk mbz delayed h

e36: 10210 or buffer
     5 ~< %NC%
     6 ~< %NC%
     7 ~< clk mbz delayed h
     2 ~> mbz1 clk a h
     3 ~> mbz1 clk b h
     4 ~> mbz1 clk c h
     11 ~< %NC%
     10 ~< clk mbz delayed h
     9 ~< %NC%
     14 ~> mbz1 clk d h
     13 ~> mbz1 clk e h
     12 ~> mbz1 clk f h

e52: 10118 trip 4-2 or-and
     14 ~< mbz4 mem rd rq a l
     13 ~< mbz4 mem wr rq a l
     12 ~< mbz3 mem start c l
     11 ~< -mbz4 core busy a l
     10 ~< {ds1} mbz1 rd-pse-wr ref l
     9 ~< -mbz3 reset l
     15 ~> mbz1-e52-15
     3 ~< mbz3 nxm cry a l
     4 ~< mbz3 nxm cry b l
     5 ~< mbz3 mem start c l
     6 ~< -mbz3 nxm clr done l
     7 ~< mbz3 nxm flg l
     9 ~< -mbz3 reset l
     2 ~> mbz3-e52-2

e51: 10176 hex dff
     12 ~< mbz1-e52-15
     9 ~< mbz1 clk b h
     15 ~> {ds1} mbz1 rd-pse-wr ref l
     11 ~< mbz1 core rd in prog h
     14 ~> mbz1-e51-14
     6 ~< mbz3-e61-14
     3 ~> mbz3 mbox nxm err h
     5 ~< mbz3 mbox nxm err h
     2 ~> mbz3-e51-2
     7 ~< {em2} crc ch buf adr 6 h
     4 ~> mbz5 ch buf adr 6 h
     10 ~< {ek1} -ch t2 h
     13 ~> mbz5 ch reg hold h

e43: 10109 4/5 or/nor
     4 ~< {ar1} mb req hold h
     5 ~< mbz1 core rd in prog h
     6 ~< mbz4 core busy in a h
     7 ~< mbz3 mem start c h
     3 ~> %NC%
     2 ~> {du2} mem busy h
     9 ~< mbz1 chan core busy h
     10 ~< mbz3 mem start c h
     11 ~< mbz4 core busy in a h
     12 ~< mbz1 core rd in prog h
     13 ~< {ar1} mb req hold h
     14 ~> mbz1-e43-14
     15 ~> mbz1-e43-15

e41: 10105 2-3-2 or/nor
     12 ~< {fm1} diag load func 071 l
     13 ~< {ce2} -ebus d35 e l
     14 ~> mbz1-e41-14
     15 ~> %NC%
     9 ~< mbz3 chan mem ref l
     10 ~< mbz3-e51-2
     11 ~< {fp2} mbox nxm err l
     6 ~> %NC%
     7 ~> {fk1} chan nxm err l
     4 ~< {ct2} csh par bit in h
     5 ~< mbz6-e64-2
     3 ~> %NC%
     2 ~> {fs1} csh par bit a h

e37: 10101 quad or/nor
     4 ~< {ds2} csh chan cyc l
     12 ~< %NC%
     2 ~> mbz1 csh chan cyc a h
     5 ~> mbz1 csh chan cyc a l
     7 ~< mbz3 mbox nxm err h
     3 ~> {fp2} mbox nxm err l
     6 ~> %NC%
     10 ~< {br2} mem wr rq l
     14 ~> %NC%
     11 ~> mbz4 mem wr rq a l
     13 ~< %NC%
     15 ~> %NC%
     9 ~> %NC%

e29: 10105 2-3-2 or/nor
     4 ~< mbz1 chan to mem l
     5 ~< mbz1 chan core busy a l
     3 ~> %NC%
     2 ~> mbz1 chan wr mem l
     12 ~< {ck2} -nxm ackn l
     13 ~< -mbz3 nxm clr t0 l
     14 ~> mbz3-e29-14
     15 ~> %NC%
     9 ~< mbz4-e30-13
     10 ~< {bm2} mbox mb par err l
     11 ~< mbz3 chan mem ref l
     6 ~> %NC%
     7 ~> {cf2} chan par err l

e42: 10105 2-3-2 or/nor
     12 ~< mbz1 chan wr mem l
     13 ~< mbz1 chan ept l
     14 ~> mbz1 chan status to mb h
     15 ~> %NC%
     4 ~< mbz1 chan wr mem l
     5 ~< -mbz1 chan ept l
     3 ~> mbz1 chan buf to mb h
     2 ~> %NC%
     9 ~< mbz4-e25-3
     10 ~< {fr1} mbox adr par err l
     11 ~< mbz3 chan mem ref l
     6 ~> %NC%
     7 ~> {cj1} chan adr par err l

e72: 10104 quad and
     10 ~< -mbz3 reset h
     11 ~< {ef1} core rd in prog h
     14 ~> mbz1 core rd in prog h
     4 ~< mbz3-e68-4
     5 ~< mbz3 reset l
     2 ~> mbz3-e72-2
     6 ~< mbz3-e71-7
     7 ~< mbz3-e71-7
     3 ~> mbz3-e72-3
     12 ~< mbz4-e57-2
     13 ~< -mbz3 nxm flg h
     9 ~> mbz4-e72-9
     15 ~> %NC%

e8:  10117 dual 2-3 or-and
     4 ~< {fp1} -ebus d34 e l
     5 ~< {fm1} diag load func 071 l
     6 ~< mbz1-e41-14
     7 ~< mbz1-e8-2
     9 ~< -mbz3 reset l
     3 ~> {es2} -csh en csh data h
     2 ~> mbz1-e8-2
     13 ~< {da1} ccl ch test mb par l
     12 ~< %NC%
     11 ~< {br1} cache to mb t4 l
     10 ~< mbz4 core busy a l
     9 ~< -mbz3 reset l
     14 ~> %NC%
     15 ~> mbz6 mb test par b in l

e33: 10117 dual 2-3 or-and
     4 ~< {bh2} ccl chan to mem l
     5 ~< mbz1 csh chan cyc a l
     6 ~< -mbz1 csh chan cyc a l
     7 ~< mbz1 chan to mem l
     9 ~< -mbz3 reset l
     3 ~> %NC%
     2 ~> mbz1-e33-2
     10 ~< %NC%
     11 ~< %NC%
     12 ~< %NC%
     13 ~< %NC%
     14 ~> %NC%
     15 ~> %NC%

e58: 10109 4/5 or/nor
     9 ~< %NC%
     10 ~< {ej2} csh ebox cyc a l
     11 ~< {eu2} apr ebox sbus diag l
     12 ~< -mbz1 chan core busy l
     13 ~< mbz1-e46-2
     14 ~> mbz1 ar to mb sel h
     15 ~> mbz1 ebox diag cyc a l
     4 ~< mbz1-e46-2
     5 ~< -mbz1 chan core busy l
     6 ~< {er1} e cache wr cyc l
     7 ~< %NC%
     3 ~> mbz1 ar to mb sel h
     2 ~> %NC%

e47: 10165 pri enc
     5 ~< %NC%
     7 ~< %NC%
     13 ~< mbz1 ar to mb sel h
     10 ~< mbz1 chan buf to mb h
     11 ~< mbz1 core rd in prog h
     12 ~< %NC%
     9 ~< mbz1 chan status to mb h
     6 ~< %NC%
     4 ~< mbz1-e51-14
     14 ~> %NC%
     15 ~> {er2} mb in sel 4 h
     2 ~> {fu2} mb in sel 2 h
     3 ~> {ep1} mb in sel 1 h

Page: MBZ2, new layout

e22: 10141 shift reg
     13 ~< %NC%
     12 ~< mbz6 ebus reg 00 in h
     11 ~< mbz6 ebus reg 01 in h
     9 ~< mbz6 ebus reg 02 in h
     6 ~< mbz6 ebus reg 03 in h
     5 ~< %NC%
     7 ~< mbz2 load ebus reg a l
     10 ~< mbz2 load ebus reg a l
     4 ~< mbz1 clk e h
     14 ~> mbz2 ebus reg 00 h
     15 ~> mbz2 ebus reg 01 h
     2 ~> mbz2 ebus reg 02 h
     3 ~> mbz2 ebus reg 03 h

e15: 10141 shift reg
     13 ~< %NC%
     12 ~< mbz6 ebus reg 04 in h
     11 ~< mbz6 ebus reg 05 in h
     9 ~< mbz6 ebus reg 06 in h
     6 ~< {be1} pt cache h
     5 ~< %NC%
     7 ~< mbz2 load ebus reg a l
     10 ~< mbz2 load ebus reg a l
     4 ~< mbz1 clk d h
     14 ~> mbz2 ebus reg 04 h
     15 ~> mbz2 ebus reg 05 h
     2 ~> mbz2 ebus reg 06 h
     3 ~> mbz2 ebus reg 07 h

e16: 10141 shift reg
     13 ~< %NC%
     12 ~< {bf2} paged ref h
     11 ~< {bj2} pma 14 h
     9 ~< {bj1} pma 15 h
     6 ~< {bk2} pma 16 h
     5 ~< %NC%
     7 ~< mbz2 load ebus reg a l
     10 ~< mbz2 load ebus reg a l
     4 ~< mbz1 clk f h
     14 ~> mbz2 ebus reg 08 h
     15 ~> mbz2 ebus reg 14 h
     2 ~> mbz2 ebus reg 15 h
     3 ~> mbz2 ebus reg 16 h

e26: 10141 shift reg
     13 ~< %NC%
     12 ~< {bd2} pma 17 h
     11 ~< {bc1} pma 18 h
     9 ~< {ba1} pma 19 h
     6 ~< {bd1} pma 20 h
     5 ~< %NC%
     7 ~< mbz2 load ebus reg b l
     10 ~< mbz2 load ebus reg b l
     4 ~< mbz1 clk f h
     14 ~> mbz2 ebus reg 17 h
     15 ~> mbz2 ebus reg 18 h
     2 ~> mbz2 ebus reg 19 h
     3 ~> mbz2 ebus reg 20 h

e13: 10141 shift reg
     13 ~< %NC%
     12 ~< {am1} pma 21 h
     11 ~< {am2} pma 22 h
     9 ~< {an1} pma 23 h
     6 ~< {as2} pma 24 h
     5 ~< %NC%
     7 ~< mbz2 load ebus reg b l
     10 ~< mbz2 load ebus reg b l
     4 ~< mbz1 clk e h
     14 ~> mbz2 ebus reg 21 h
     15 ~> mbz2 ebus reg 22 h
     2 ~> mbz2 ebus reg 23 h
     3 ~> mbz2 ebus reg 24 h

e11: 10141 shift reg
     13 ~< %NC%
     12 ~< {al1} pma 25 h
     11 ~< {ak1} pma 26 h
     9 ~< {ak2} pma 34 h
     6 ~< {ap1} pma 35 h
     5 ~< %NC%
     7 ~< mbz2 load ebus reg b l
     10 ~< mbz2 load ebus reg b l
     4 ~< mbz1 clk f h
     14 ~> mbz2 ebus reg 25 h
     15 ~> mbz2 ebus reg 26 h
     2 ~> mbz2 ebus reg 34 h
     3 ~> mbz2 ebus reg 35 h

%verilog
  always_comb EBUSdriver.driving = mbz2_diag_read_func_16x_h;
%endverilog

e31: 10174 2x4 mixer
     3 ~< {dm2} core busy h
     5 ~< {fr1} -mbox adr par err h
     4 ~< {cj1} -chan adr par err h
     6 ~< mbz2 ebus reg 15 h
     13 ~< {cf2} -chan par err h
     11 ~< {ce1} cbus par left te h
     12 ~< {cd1} cbus par right te h
     10 ~< mbz2 ebus reg 16 h
     9 ~< mbz2 diag 05 h
     7 ~< mbz2 diag 06 h
     14 ~< mbz2 diag read func 16x l
     2 ~> ` EBUSdriver.data[15]
     15 ~> ` EBUSdriver.data[16]

e39: 10174 2x4 mixer
     3 ~< {cr1} sh ar par odd a h
     5 ~< {cs2} mem par in h
     4 ~< {ct2} csh par bit in h
     6 ~< mbz2 ebus reg 17 h
     13 ~< {cm1} mb par bit in h
     11 ~< mbz6 csh par bit h
     12 ~< {cf1} [s,mbz2 not connected h,mbz3 sequential rq h]
     10 ~< mbz2 ebus reg 18 h
     9 ~< mbz2 diag 05 h
     7 ~< mbz2 diag 06 h
     14 ~< mbz2 diag read func 16x l
     2 ~> ` EBUSdriver.data[17]
     15 ~> ` EBUSdriver.data[18]

e34: 10174 2x4 mixer
     3 ~< {es2} -csh en csh data h
     5 ~< {cv2} -mem to c diag en h
     4 ~< {cu2} -chan read h
     6 ~< mbz2 ebus reg 19 h
     13 ~< {ep1} mb in sel 1 h
     11 ~< {fu2} mb in sel 2 h
     12 ~< {er2} mb in sel 4 h
     10 ~< mbz2 ebus reg 20 h
     9 ~< mbz2 diag 05 h
     7 ~< mbz2 diag 06 h
     14 ~< mbz2 diag read func 16x l
     2 ~> ` EBUSdriver.data[19]
     15 ~> ` EBUSdriver.data[20]

e35: 10174 2x4 mixer
     3 ~< {ck2} nxm ackn h
     5 ~< {ds1} -mbz1 rd-pse-wr ref h
     4 ~< {du2} mem busy h
     6 ~< mbz2 ebus reg 21 h
     13 ~< mbz1 chan core busy a h
     11 ~< {fp2} -mbox nxm err h
     12 ~< -mbz3 hold era h
     10 ~< mbz2 ebus reg 22 h
     9 ~< mbz2 diag 05 h
     7 ~< mbz2 diag 06 h
     14 ~< mbz2 diag read func 16x l
     2 ~> ` EBUSdriver.data[21]
     15 ~> ` EBUSdriver.data[22]

e32: 10174 2x4 mixer
     3 ~< {de2} -nxm any h
     5 ~< -mbz3 chan mem ref h
     4 ~< mbz4 nxm t2 h
     6 ~< mbz2 ebus reg 23 h
     13 ~< -mbz4 nxm t6,7 h
     11 ~< {de1} -mbox sbus err h
     12 ~< {bm2} -mbox mb par err h
     10 ~< mbz2 ebus reg 24 h
     9 ~< mbz2 diag 05 h
     7 ~< mbz2 diag 06 h
     14 ~< mbz2 diag read func 16x l
     2 ~> ` EBUSdriver.data[23]
     15 ~> ` EBUSdriver.data[24]

e44: 10174 2x4 mixer
     3 ~< {fk1} -chan nxm err h
     5 ~< {dr1} -nxm data val h
     4 ~< {dp1} pag mb 00-17 par h
     6 ~< mbz2 ebus reg 25 h
     13 ~< {dp2} pag mb 18-35 par h
     11 ~< {fs1} csh par bit a h
     12 ~< {fa1} csh par bit b h
     10 ~< mbz2 ebus reg 26 h
     9 ~< mbz2 diag 05 h
     7 ~< mbz2 diag 06 h
     14 ~< mbz2 diag read func 16x l
     2 ~> ` EBUSdriver.data[25]
     15 ~> ` EBUSdriver.data[26]

e1:  10101 quad or/nor
     7 ~< {ah2} diag 05 b h
     12 ~< %NC%
     3 ~> %NC%
     6 ~> mbz2 diag 05 h
     4 ~< {af2} diag 06 b h
     2 ~> %NC%
     5 ~> mbz2 diag 06 h
     13 ~< {ad1} load ebus reg l
     15 ~> %NC%
     9 ~> mbz2 load ebus reg a l
     10 ~< {ad1} load ebus reg l
     14 ~> %NC%
     11 ~> mbz2 load ebus reg b l

e21: 10158 4x2 mixer
     5 ~< %NC%
     6 ~< mbz2 ebus reg 00 h
     3 ~< %NC%
     4 ~< mbz2 ebus reg 01 h
     12 ~< %NC%
     13 ~< mbz2 ebus reg 02 h
     10 ~< %NC%
     11 ~< mbz2 ebus reg 03 h
     9 ~< mbz2 diag read func 16x h
     1 ~> ` EBUSdriver.data[0]
     2 ~> ` EBUSdriver.data[1]
     15 ~> ` EBUSdriver.data[2]
     14 ~> ` EBUSdriver.data[3]

e3:  10158 4x2 mixer
     5 ~< %NC%
     6 ~< mbz2 ebus reg 04 h
     3 ~< %NC%
     4 ~< mbz2 ebus reg 05 h
     12 ~< %NC%
     13 ~< mbz2 ebus reg 06 h
     10 ~< %NC%
     11 ~< mbz2 ebus reg 07 h
     9 ~< mbz2 diag read func 16x h
     1 ~> ` EBUSdriver.data[4]
     2 ~> ` EBUSdriver.data[5]
     15 ~> ` EBUSdriver.data[6]
     14 ~> ` EBUSdriver.data[7]

e12: 10158 4x2 mixer
     5 ~< %NC%
     6 ~< mbz2 ebus reg 08 h
     3 ~< %NC%
     4 ~< mbz2 ebus reg 14 h
     12 ~< %NC%
     13 ~< mbz2 ebus reg 34 h
     10 ~< %NC%
     11 ~< mbz2 ebus reg 35 h
     9 ~< mbz2 diag read func 16x h
     1 ~> ` EBUSdriver.data[8]
     2 ~> ` EBUSdriver.data[14]
     15 ~> ` EBUSdriver.data[34]
     14 ~> ` EBUSdriver.data[35]

Page: MBZ3, new layout

e24: 10104 quad and
     10 ~< mbz3 nxm flg h
     11 ~< mbz3 mem start c h
     14 ~> mbz3-e24-14
     4 ~< mbz3-e24-14
     5 ~< {bs2} -phase change coming h
     2 ~> mbz3-e24-2
     12 ~< mbz3 nxm clr t0 h
     13 ~< mbz4 mem rd rq a h
     9 ~> {dr1} nxm data val l
     15 ~> %NC%
     6 ~< mbz4 nxm t6 h
     7 ~< mbz4 mem rd rq a h
     3 ~> mbz4-e24-3

e23: 10141 shift reg
     13 ~< %NC%
     12 ~< %NC%
     11 ~< %NC%
     9 ~< %NC%
     6 ~< %NC%
     5 ~< mbz3-e29-14
     7 ~< mbz3-e24-14
     10 ~< mbz3-e24-2
     4 ~< mbz1 clk e h
     14 ~> %NC%
     15 ~> %NC%
     2 ~> {ck2} nxm ackn h
     3 ~> mbz3 nxm clr t0 h

e66: 10105 2-3-2 or/nor
     4 ~< mbz3 nxm flg l
     5 ~< -mbz3 mem start c l
     3 ~> mbz3 nxm clr done h
     2 ~> mbz3 nxm clr done l
     12 ~< mbz6-e64-2
     13 ~< {fa1} csh par bit b h
     14 ~> %NC%
     15 ~> mbz6 csh par bit h
     9 ~< %NC%
     10 ~< %NC%
     11 ~< %NC%
     6 ~> %NC%
     7 ~> %NC%

e57: 10176 hex dff
     11 ~< mbz3-e52-2
     9 ~< mbz1 clk b h
     14 ~> mbz3 nxm flg l
     6 ~< mbz3-e71-2
     3 ~> mbz3-e57-3
     7 ~< {fv2} a change coming in l
     4 ~> mbz3 a change coming l
     10 ~< mbz3-e72-3
     13 ~> mbz3 rq hold dly h
     5 ~< mbz4-e67-15
     2 ~> mbz4-e57-2
     12 ~< mbz3-e61-2
     15 ~> mbz3 chan mem ref l

e19: 10101 quad or/nor
     7 ~< mbz3 nxm flg l
     12 ~< %NC%
     3 ~> mbz3 nxm flg h
     6 ~> {de2} nxm any l
     4 ~< mbz4 mb par err h
     2 ~> {bm2} mbox mb par err l
     5 ~> %NC%
     10 ~< {ar2} mem adr par err h
     14 ~> mbz4-e19-14
     11 ~> %NC%
     13 ~< {ed2} mtr cca writeback l
     15 ~> mbz6-e19-15
     9 ~> %NC%

e61: 10117 dual 2-3 or-and
     4 ~< mbz3 mem start c l
     5 ~< mbz1 chan core busy a l
     6 ~< {dh2} core busy l
     7 ~< mbz3 chan mem ref l
     9 ~< -mbz3 reset l
     3 ~> %NC%
     2 ~> mbz3-e61-2
     13 ~< mbz3 nxm clr done l
     12 ~< %NC%
     11 ~< -mbz3 mbox nxm err clr l
     10 ~< {fp2} mbox nxm err l
     9 ~< -mbz3 reset l
     14 ~> mbz3-e61-14
     15 ~> %NC%

e70: 10107 quad xor/xnor
     4 ~< mbz3-e72-2
     5 ~< {fv2} a change coming in l
     2 ~> mbz3-e70-2
     3 ~> %NC%
     14 ~< mbz5 mb ch buf 00-17 par h
     15 ~< mbz5 mb ch buf 18-35 par h
     12 ~> -mbz5 ch buf par bit l
     13 ~> %NC%
     9 ~< {es1} ccl odd wc par h
     7 ~< {et2} ccw odd adr par h
     11 ~> %NC%
     10 ~> mbz5 ccw par bit h

e68: 10176 hex dff
     7 ~< mbz3-e70-2
     9 ~< mbz1 clk a h
     4 ~> mbz3-e68-4
     5 ~< mbz4-e67-3
     2 ~> mbz4 nxm t2 h
     6 ~< mbz4 nxm t2 h
     3 ~> mbz4 nxm t3 h
     10 ~< mbz4 nxm t3 h
     13 ~> mbz4 nxm t4 h
     11 ~< mbz4 nxm t4 h
     14 ~> mbz4 nxm t5 h
     12 ~< mbz4 nxm t5 h
     15 ~> mbz4 nxm t6 h

e71: 10105 2-3-2 or/nor
     4 ~< mbz3-e72-2
     5 ~< {fv2} a change coming in l
     3 ~> %NC%
     2 ~> mbz3-e71-2
     12 ~< {fl2} mem start a h
     13 ~< {fm2} mem start b h
     14 ~> mbz3 mem start c l
     15 ~> mbz3 mem start c h
     9 ~< {fl2} mem start a h
     10 ~< {fm2} mem start b h
     11 ~< {fn1} rq hold ff h
     6 ~> mbz3-e71-6
     7 ~> mbz3-e71-7

e53: 10136 binary counter
     5 ~< %NC%
     6 ~< %NC%
     11 ~< %NC%
     12 ~< %NC%
     10 ~< mbz3-e57-3
     7 ~< mbz3 mem start c h
     9 ~< %NC%
     13 ~< mbz1 clk a h
     4 ~> mbz3 nxm cry a l
     3 ~> %NC%
     2 ~> %NC%
     15 ~> %NC%
     14 ~> %NC%

e48: 10136 binary counter
     5 ~< %NC%
     6 ~< %NC%
     11 ~< %NC%
     12 ~< %NC%
     10 ~< mbz3 nxm cry a l
     7 ~< mbz3 mem start c h
     9 ~< %NC%
     13 ~< mbz1 clk a h
     4 ~> mbz3 nxm cry b l
     3 ~> %NC%
     2 ~> %NC%
     15 ~> %NC%
     14 ~> %NC%

e69: 10101 quad or/nor
     10 ~< {dl1} apr nxm err l
     12 ~< %NC%
     14 ~> mbz3 mbox nxm err clr h
     11 ~> %NC%
     13 ~< {dn1} mr reset 06 h
     15 ~> mbz3 reset l
     9 ~> mbz3 reset h
     7 ~< %NC%
     3 ~> {fk2} hi
     6 ~> %NC%
     4 ~< {fr2} -crc buf mb sel l
     2 ~> mbz5 ch buf mb sel h
     5 ~> %NC%

e27: 10109 4/5 or/nor
     9 ~< {fe1} apr any ebox err flg h
     10 ~< mbz3 mbox nxm err h
     11 ~< mbz4 mb par err h
     12 ~< mbz3 reset h
     13 ~< mbz4 adr par err flg h
     14 ~> %NC%
     15 ~> mbz3 err hold h
     4 ~< mbz3 err hold h
     5 ~< mbz3 rq hold dly h
     6 ~< mbz3-e71-6
     7 ~< mbz3 nxm flg h
     3 ~> mbz3 hold era l
     2 ~> {aa1} hold era h

e73: 10117 dual 2-3 or-and
     13 ~< mbz3-e71-7
     12 ~< mbz1 chan core busy h
     11 ~< mbz1 chan core busy h
     10 ~< mbz3 sequential rq h
     9 ~< -mbz3 reset h
     14 ~> %NC%
     15 ~> mbz3 sequential rq h
     4 ~< %NC%
     5 ~< %NC%
     6 ~< %NC%
     7 ~< %NC%
     3 ~> %NC%
     2 ~> %NC%

Page: MBZ4, new layout

e25: 10176 hex dff
     5 ~< mbz3 nxm flg h
     9 ~< mbz1 clk d h
     2 ~> mbz4-e25-2
     12 ~< mbz4-e24-3
     15 ~> mbz4-e25-15
     11 ~< mbz4-e20-14
     14 ~> mbz4 sbus err flg h
     7 ~< mbz4-e20-3
     4 ~> mbz4 adr par err flg h
     10 ~< mbz4-e20-2
     13 ~> {fr1} mbox adr par err l
     6 ~< mbz4 adr par err flg h
     3 ~> mbz4-e25-3

e67: 10117 dual 2-3 or-and
     4 ~< mbz3 nxm flg l
     5 ~< mbz4-e25-2
     6 ~< mbz4-e72-9
     7 ~< mbz3 mem start c l
     9 ~< {ep2} ackn pulse l
     3 ~> mbz4-e67-3
     2 ~> %NC%
     13 ~< mbz4-e57-2
     12 ~< mbz3 mem start c l
     11 ~< mbz3 mem start c l
     10 ~< %NC%
     9 ~< {ep2} ackn pulse l
     14 ~> %NC%
     15 ~> mbz4-e67-15

e4:  10121 4-wide or-and
     4 ~< -mbz3 err hold l
     5 ~< mbz4 nxm t6,7 l
     6 ~< mbz3 nxm flg l
     7 ~< %NC%
     9 ~< {ac1} mb test par a in l
     10 ~< -mbz3 hold err reg l
     11 ~< mbz6 mb test par b in l
     12 ~< %NC%
     13 ~< -mbz3 hold err reg l
     14 ~< {ep2} ackn pulse l
     15 ~< -mbz4 mem rd rq a l
     3 ~> %NC%
     2 ~> mbz4 load mb # l

e6:  10141 shift reg
     13 ~< %NC%
     12 ~< {af1} mb data code 2 h
     11 ~< {ad2} mb data code 1 h
     9 ~< {ae2} mb sel 2 h
     6 ~< {ae1} mb sel 1 h
     5 ~< %NC%
     7 ~< mbz4 load mb # l
     10 ~< mbz4 load mb # l
     4 ~< mbz1 clk f h
     14 ~> mbz4 mb data source 2 h
     15 ~> mbz4 mb data source 1 h
     2 ~> mbz4 mb wd sel 2 h
     3 ~> mbz4 mb wd sel 1 h

e5:  10105 2-3-2 or/nor
     9 ~< mbz4 nxm t6 h
     10 ~< mbz4-e25-15
     11 ~< %NC%
     6 ~> mbz4 nxm t6,7 l
     7 ~> %NC%
     12 ~< mbz6-e10-15
     13 ~< {ej2} csh ebox cyc a l
     14 ~> mbz6 era sel h
     15 ~> %NC%
     4 ~< mbz3 nxm flg h
     5 ~< mbz3 err hold h
     3 ~> %NC%
     2 ~> mbz3 hold err reg h

e63: 10109 4/5 or/nor
     9 ~< mbz4 nxm t2 h
     10 ~< mbz4 nxm t3 h
     11 ~< mbz4 nxm t4 h
     12 ~< mbz4 nxm t5 h
     13 ~< {ea1} core busy a h
     14 ~> %NC%
     15 ~> mbz4 core busy in a h
     4 ~< %NC%
     5 ~< %NC%
     6 ~< %NC%
     7 ~< %NC%
     3 ~> %NC%
     2 ~> %NC%

e10: 10101 quad or/nor
     10 ~< {ap2} mem error h
     12 ~< %NC%
     14 ~> mbz4-e10-14
     11 ~> %NC%
     4 ~< mbz4 sbus err flg h
     2 ~> {de1} mbox sbus err l
     5 ~> %NC%
     7 ~< {au2} apr mb par err l
     3 ~> mbz4-e10-3
     6 ~> %NC%
     13 ~< {al2} apr ebox era h
     15 ~> mbz6-e10-15
     9 ~> %NC%

e2:  10101 quad or/nor
     7 ~< {dr2} diag read func 16x l
     12 ~< %NC%
     3 ~> mbz2 diag read func 16x h
     6 ~> mbz2 diag read func 16x l
     10 ~< {at2} apr sbus err l
     14 ~> mbz4-e2-14
     11 ~> %NC%
     13 ~< {aj1} apr s adr p err l
     15 ~> mbz4-e2-15
     9 ~> %NC%
     4 ~< {aj2} mem rd rq b h
     2 ~> mbz4 mem rd rq a l
     5 ~> mbz4 mem rd rq a h

e20: 10117 dual 2-3 or-and
     13 ~< mbz4-e10-14
     12 ~< mbz3 a change coming l
     11 ~< mbz4-e2-14
     10 ~< {de1} mbox sbus err l
     9 ~< -mbz3 reset l
     14 ~> mbz4-e20-14
     15 ~> %NC%
     4 ~< mbz4-e19-14
     5 ~< mbz3 a change coming l
     6 ~< mbz4-e2-15
     7 ~< {fr1} mbox adr par err l
     9 ~< -mbz3 reset l
     3 ~> mbz4-e20-3
     2 ~> mbz4-e20-2

e9:  10121 4-wide or-and
     4 ~< {av2} -mb par odd l
     5 ~< mbz6 mb test par b in l
     6 ~< %NC%
     7 ~< {av2} -mb par odd l
     9 ~< {ac1} mb test par a in l
     10 ~< mbz4-e10-3
     11 ~< {bm2} mbox mb par err l
     12 ~< -mbz3 reset l
     13 ~< {av2} -mb par odd l
     14 ~< {ep2} ackn pulse l
     15 ~< -mbz4 mem rd rq a l
     3 ~> mbz4-e9-3
     2 ~> %NC%

e45: 10141 shift register
     13 ~< %NC%
     12 ~< mbz5 ch buf 00-17 par h
     11 ~< mbz5 ch buf 18-35 par h
     9 ~< %NC%
     6 ~< %NC%
     5 ~< %NC%
     7 ~< {cc1} crc cbus out hold h
     10 ~< {cc1} crc cbus out hold h
     4 ~< mbz1 clk c h
     14 ~> {ce1} cbus par left te h
     15 ~> {cd1} cbus par right te h
     2 ~> %NC%
     3 ~> %NC%

e59: 10158 4x2 mixer
     5 ~< mbz5 ch reg 00-17 par h
     6 ~< {dp1} pag mb 00-17 par h
     3 ~< mbz5 ch reg 18-35 par h
     4 ~< {dp2} pag mb 18-35 par h
     12 ~< %NC%
     13 ~< %NC%
     10 ~< %NC%
     11 ~< %NC%
     9 ~< mbz5 ch buf mb sel h
     1 ~> mbz5 ch buf in 00-17 par h
     2 ~> mbz5 ch buf in 18-35 par h
     15 ~> %NC%
     14 ~> %NC%

e49: 10173 4x2 mixer latch
     5 ~< {dk1} cbus par left re h
     6 ~< {dj2} cbus par right re h
     3 ~< {dj2} cbus par right re h
     4 ~< {dk1} cbus par left re h
     12 ~< %NC%
     13 ~< %NC%
     10 ~< %NC%
     11 ~< %NC%
     9 ~< {dj1} ccl data reverse h
     7 ~< mbz5 ch reg hold h
     1 ~> mbz5 ch reg 00-17 par h
     2 ~> mbz5 ch reg 18-35 par h
     15 ~> %NC%
     14 ~> %NC%

e56: 10141 shift register
     13 ~< %NC%
     12 ~< mbz5 ch buf 00-17 par h
     11 ~< mbz5 ch buf 18-35 par h
     9 ~< %NC%
     6 ~< %NC%
     5 ~< %NC%
     7 ~< {ft2} ch t0 l
     10 ~< {ft2} ch t0 l
     4 ~< mbz1 clk b h
     14 ~> mbz5 mb ch buf 00-17 par h
     15 ~> mbz5 mb ch buf 18-35 par h
     2 ~> %NC%
     3 ~> %NC%

e54: 10176 hex dff
     5 ~< {ej1} crc ch buf adr 0 h
     6 ~< {ef2} crc ch buf adr 1 h
     7 ~< {eh2} crc ch buf adr 2 h
     10 ~< {fs2} crc ch buf adr 3 h
     11 ~< {ee1} crc ch buf adr 4 h
     12 ~< {ee2} crc ch buf adr 5 h
     9 ~< mbz1 clk c h
     2 ~> mbz5 ch buf adr 0 h
     3 ~> mbz5 ch buf adr 1 h
     4 ~> mbz5 ch buf adr 2 h
     13 ~> mbz5 ch buf adr 3 h
     14 ~> mbz5 ch buf adr 4 h
     15 ~> mbz5 ch buf adr 5 h

e60: 10147 128x1 RAM
     4 ~< mbz5 ch buf adr 0 h
     3 ~< mbz5 ch buf adr 1 h
     2 ~< mbz5 ch buf adr 2 h
     5 ~< mbz5 ch buf adr 3 h
     6 ~< mbz5 ch buf adr 4 h
     7 ~< mbz5 ch buf adr 5 h
     10 ~< mbz5 ch buf adr 6 h
     13 ~< mbz5 low l
     14 ~< mbz5 low l
     12 ~< {ek2} ch buf wr 06 l
     11 ~< mbz5 ch buf in 00-17 par h
     15 ~> mbz5 ch buf 00-17 par h

e55: 10147 128x1 RAM
     4 ~< mbz5 ch buf adr 0 h
     3 ~< mbz5 ch buf adr 1 h
     2 ~< mbz5 ch buf adr 2 h
     5 ~< mbz5 ch buf adr 3 h
     6 ~< mbz5 ch buf adr 4 h
     7 ~< mbz5 ch buf adr 5 h
     10 ~< mbz5 ch buf adr 6 h
     13 ~< mbz5 low l
     14 ~< mbz5 low l
     12 ~< {ek2} ch buf wr 06 l
     11 ~< mbz5 ch buf in 18-35 par h
     15 ~> mbz5 ch buf 18-35 par h

w1:  wire just a wire
     1 ~< 0
     2 ~> mbz5 low l

e50: 10174 2x4 mixer
     3 ~< {cr1} sh ar par odd a h
     5 ~< {en1} mb par h
     4 ~< {cs2} mem par in h
     6 ~< %NC%
     13 ~< %NC%
     11 ~< %NC%
     12 ~< %NC%
     10 ~< %NC%
     9 ~< {el1} mem to c sel 2 h
     7 ~< {fj1} mem to c sel 1 h
     14 ~< {el2} mem to c en l
     2 ~> {ct2} csh par bit in h
     15 ~> %NC%

e40: 10164 8 mixer
     6 ~< mbz6 csh par bit h
     5 ~< %NC%
     4 ~< {cr1} sh ar par odd a h
     3 ~< mbz5 ch buf par bit h
     11 ~< {cs2} mem par in h
     12 ~< %NC%
     13 ~< mbz5 ccw par bit h
     14 ~< %NC%
     10 ~< {er2} mb in sel 4 h
     9 ~< {fu2} mb in sel 2 h
     7 ~< {ep1} mb in sel 1 h
     2 ~< %NC%
     15 ~> {cm1} mb par bit in h

Page: MBZ6, new layout

e64: 10109 4/5 or/nor
     4 ~< {fe2} csh par bit 00 a h
     5 ~< {fh2} csh par bit 01 a h
     6 ~< {ff1} csh par bit 02 a h
     7 ~< {ff2} csh par bit 03 a h
     3 ~> %NC%
     2 ~> mbz6-e64-2
     9 ~< %NC%
     10 ~< {fc1} csh par bit 00 b h
     11 ~< {fd1} csh par bit 01 b h
     12 ~< {fj2} csh par bit 02 b h
     13 ~< {fd2} csh par bit 03 b h
     14 ~> %NC%
     15 ~> {fa1} csh par bit b h

e18: 10141 shift reg
     13 ~< %NC%
     12 ~< -mbz4 mem rd rq a h
     11 ~< mbz1 chan core busy a h
     9 ~< mbz6-e19-15
     6 ~< %NC%
     5 ~< %NC%
     7 ~< {aa1} hold era h
     10 ~< {aa1} hold era h
     4 ~< mbz1 clk e h
     14 ~> mbz6 mem write h
     15 ~> mbz6 chan ref h
     2 ~> mbz6 cca ref h
     3 ~> %NC%

e17: 10158 4x2 mixer
     5 ~< {bm1} mcl vma user h
     6 ~< mbz4 mb wd sel 2 h
     3 ~< {bl2} pf hold 01 in h
     4 ~< mbz4 mb wd sel 1 h
     12 ~< {bl1} pf hold 02 in h
     13 ~< mbz6 cca ref h
     10 ~< {bk1} pf hold 03 in h
     11 ~< mbz6 chan ref h
     9 ~< mbz6 era sel h
     1 ~> mbz6 ebus reg 00 in h
     2 ~> mbz6 ebus reg 01 in h
     15 ~> mbz6 ebus reg 02 in h
     14 ~> mbz6 ebus reg 03 in h

e7:  10158 4x2 mixer
     5 ~< {bf1} pf hold 04 in h
     6 ~< mbz4 mb data source 2 h
     3 ~< {as1} pf hold 05 in h
     4 ~< mbz4 mb data source 1 h
     12 ~< {be2} pt public h
     13 ~< mbz6 mem write h
     10 ~< %NC%
     11 ~< %NC%
     9 ~< mbz6 era sel h
     1 ~> mbz6 ebus reg 04 in h
     2 ~> mbz6 ebus reg 05 in h
     15 ~> mbz6 ebus reg 06 in h
     14 ~> %NC%
