
autoidx 9

attribute \top 1
attribute \src "bram_rom.v:1.1-42.10"
module \top

  wire $auto$jsonparse.cc:516:json_import$8

  wire $auto$jsonparse.cc:516:json_import$7

  wire $auto$jsonparse.cc:516:json_import$6

  wire $auto$jsonparse.cc:516:json_import$5

  wire $auto$jsonparse.cc:516:json_import$4

  wire $auto$jsonparse.cc:516:json_import$3

  wire $auto$jsonparse.cc:516:json_import$2

  wire $auto$jsonparse.cc:516:json_import$1

  attribute \ROUTING "LogicTILE(00,06):alta_slice04:D;LogicTILE(00,06):alta_slice04:D <= LogicTILE(00,06):IMUX19:O0;1;LogicTILE(00,07):alta_slice00:D;LogicTILE(00,07):alta_slice00:D <= LogicTILE(00,07):IMUX03:O0;1;LogicTILE(02,08):IMUX27;LogicTILE(02,08):IMUX27:I18 <= LogicTILE(02,08):RMUX47:O0;1;LogicTILE(02,08):alta_slice06:D;LogicTILE(02,08):alta_slice06:D <= LogicTILE(02,08):IMUX27:O0;1;LogicTILE(01,08):RMUX94;LogicTILE(01,08):RMUX94:I5 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(01,08):IMUX42;LogicTILE(01,08):IMUX42:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(00,07):IMUX45;LogicTILE(00,07):IMUX45:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(00,07):alta_slice11:B;LogicTILE(00,07):alta_slice11:B <= LogicTILE(00,07):IMUX45:O0;1;LogicTILE(00,06):IMUX39;LogicTILE(00,06):IMUX39:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,06):alta_slice09:D;LogicTILE(00,06):alta_slice09:D <= LogicTILE(00,06):IMUX39:O0;1;LogicTILE(00,06):IMUX55;LogicTILE(00,06):IMUX55:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,07):IMUX11;LogicTILE(00,07):IMUX11:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(00,07):alta_slice02:D;LogicTILE(00,07):alta_slice02:D <= LogicTILE(00,07):IMUX11:O0;1;LogicTILE(00,06):IMUX07;LogicTILE(00,06):IMUX07:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,07):alta_slice11:D;LogicTILE(00,07):alta_slice11:D <= LogicTILE(00,07):IMUX47:O0;1;LogicTILE(00,06):alta_slice04:C;LogicTILE(00,06):alta_slice04:C <= LogicTILE(00,06):IMUX18:O0;1;LogicTILE(01,08):IMUX23;LogicTILE(01,08):IMUX23:I9 <= LogicTILE(02,08):RMUX42:O0;1;LogicTILE(00,06):alta_slice01:D;LogicTILE(00,06):alta_slice01:D <= LogicTILE(00,06):IMUX07:O0;1;LogicTILE(01,08):alta_slice03:D;LogicTILE(01,08):alta_slice03:D <= LogicTILE(01,08):IMUX15:O0;1;LogicTILE(00,07):IMUX10;LogicTILE(00,07):IMUX10:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(00,06):alta_slice14:D;LogicTILE(00,06):alta_slice14:D <= LogicTILE(00,06):IMUX59:O0;1;LogicTILE(00,07):alta_slice02:C;LogicTILE(00,07):alta_slice02:C <= LogicTILE(00,07):IMUX10:O0;1;LogicTILE(00,06):alta_slice13:D;LogicTILE(00,06):alta_slice13:D <= LogicTILE(00,06):IMUX55:O0;1;LogicTILE(00,06):alta_slice01:C;LogicTILE(00,06):alta_slice01:C <= LogicTILE(00,06):IMUX06:O0;1;LogicTILE(02,08):RMUX37;LogicTILE(02,08):RMUX37:I0 <= LogicTILE(02,08):OMUX14:O0;1;LogicTILE(01,08):alta_slice00:D;LogicTILE(01,08):alta_slice00:D <= LogicTILE(01,08):IMUX03:O0;1;LogicTILE(02,08):IMUX26;LogicTILE(02,08):IMUX26:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(01,08):IMUX63;LogicTILE(01,08):IMUX63:I9 <= LogicTILE(02,08):RMUX42:O0;1;LogicTILE(01,08):alta_slice05:D;LogicTILE(01,08):alta_slice05:D <= LogicTILE(01,08):IMUX23:O0;1;LogicTILE(01,08):IMUX14;LogicTILE(01,08):IMUX14:I9 <= LogicTILE(02,08):RMUX36:O0;1;LogicTILE(02,08):alta_slice06:C;LogicTILE(02,08):alta_slice06:C <= LogicTILE(02,08):IMUX26:O0;1;LogicTILE(00,06):IMUX18;LogicTILE(00,06):IMUX18:I14 <= LogicTILE(00,06):RMUX22:O0;1;LogicTILE(01,08):IMUX62;LogicTILE(01,08):IMUX62:I9 <= LogicTILE(02,08):RMUX36:O0;1;LogicTILE(02,08):OMUX13;LogicTILE(02,08):OMUX13:I0 <= LogicTILE(02,08):alta_slice04:LutOut;1;LogicTILE(00,07):IMUX50;LogicTILE(00,07):IMUX50:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(01,08):IMUX15;LogicTILE(01,08):IMUX15:I9 <= LogicTILE(02,08):RMUX42:O0;1;LogicTILE(01,08):alta_slice10:C;LogicTILE(01,08):alta_slice10:C <= LogicTILE(01,08):IMUX42:O0;1;LogicTILE(00,06):RMUX22;LogicTILE(00,06):RMUX22:I18 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(01,08):IMUX43;LogicTILE(01,08):IMUX43:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(02,08):OMUX14;LogicTILE(02,08):OMUX14:I0 <= LogicTILE(02,08):alta_slice04:LutOut;1;LogicTILE(00,06):RMUX23;LogicTILE(00,06):RMUX23:I18 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(00,07):IMUX47;LogicTILE(00,07):IMUX47:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(02,08):alta_slice10:D;LogicTILE(02,08):alta_slice10:D <= LogicTILE(02,08):IMUX43:O0;1;LogicTILE(01,08):alta_slice03:C;LogicTILE(01,08):alta_slice03:C <= LogicTILE(01,08):IMUX14:O0;1;LogicTILE(01,08):alta_slice15:D;LogicTILE(01,08):alta_slice15:D <= LogicTILE(01,08):IMUX63:O0;1;LogicTILE(02,08):RMUX36;LogicTILE(02,08):RMUX36:I4 <= LogicTILE(02,08):RMUX37:O0;1;LogicTILE(00,07):alta_slice12:D;LogicTILE(00,07):alta_slice12:D <= LogicTILE(00,07):IMUX51:O0;1;LogicTILE(01,08):IMUX03;LogicTILE(01,08):IMUX03:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(00,07):RMUX17;LogicTILE(00,07):RMUX17:I17 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(02,08):RMUX47;LogicTILE(02,08):RMUX47:I0 <= LogicTILE(02,08):OMUX14:O0;1;LogicTILE(00,07):RMUX16;LogicTILE(00,07):RMUX16:I17 <= LogicTILE(00,08):RMUX73:O0;1;LogicTILE(02,08):alta_slice04:LutOut;;1;LogicTILE(02,08):RMUX42;LogicTILE(02,08):RMUX42:I4 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(00,07):IMUX51;LogicTILE(00,07):IMUX51:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(02,08):IMUX43;LogicTILE(02,08):IMUX43:I18 <= LogicTILE(02,08):RMUX47:O0;1;LogicTILE(00,06):IMUX19;LogicTILE(00,06):IMUX19:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(01,08):RMUX95;LogicTILE(01,08):RMUX95:I5 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(00,07):IMUX46;LogicTILE(00,07):IMUX46:I13 <= LogicTILE(00,07):RMUX16:O0;1;LogicTILE(00,08):RMUX73;LogicTILE(00,08):RMUX73:I6 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(01,08):alta_slice10:D;LogicTILE(01,08):alta_slice10:D <= LogicTILE(01,08):IMUX43:O0;1;LogicTILE(01,08):IMUX51;LogicTILE(01,08):IMUX51:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(00,06):IMUX06;LogicTILE(00,06):IMUX06:I14 <= LogicTILE(00,06):RMUX22:O0;1;LogicTILE(01,08):alta_slice12:D;LogicTILE(01,08):alta_slice12:D <= LogicTILE(01,08):IMUX51:O0;1;LogicTILE(00,06):IMUX59;LogicTILE(00,06):IMUX59:I14 <= LogicTILE(00,06):RMUX23:O0;1;LogicTILE(00,07):alta_slice11:C;LogicTILE(00,07):alta_slice11:C <= LogicTILE(00,07):IMUX46:O0;1;LogicTILE(02,08):RMUX43;LogicTILE(02,08):RMUX43:I0 <= LogicTILE(02,08):OMUX14:O0;1;LogicTILE(01,08):alta_slice15:C;LogicTILE(01,08):alta_slice15:C <= LogicTILE(01,08):IMUX62:O0;1;LogicTILE(00,07):IMUX03;LogicTILE(00,07):IMUX03:I13 <= LogicTILE(00,07):RMUX17:O0;1;LogicTILE(00,07):alta_slice12:C;LogicTILE(00,07):alta_slice12:C <= LogicTILE(00,07):IMUX50:O0;1"
  wire $PACKER_VCC_NET

  attribute \ROUTING "BramTILE(03,08):IMUX32;BramTILE(03,08):IMUX32:I19 <= BramTILE(03,08):RMUX58:O0;1;LogicTILE(02,08):alta_slice11:LutOut;;1;BramTILE(03,08):alta_bram00:AsyncReset0;BramTILE(03,08):alta_bram00:AsyncReset0 <= BramTILE(03,08):TileAsyncMUX00:O0;1;LogicTILE(02,08):OMUX33;LogicTILE(02,08):OMUX33:I0 <= LogicTILE(02,08):alta_slice11:LutOut;1;BramTILE(03,08):RMUX58;BramTILE(03,08):RMUX58:I3 <= LogicTILE(02,08):OMUX33:O0;1;BramTILE(03,08):CtrlMUX00;BramTILE(03,08):CtrlMUX00:I25 <= BramTILE(03,08):RMUX58:O0;1;BramTILE(03,08):TileWeRenMUX00;BramTILE(03,08):TileWeRenMUX00:I1 <= BramTILE(03,08):CtrlMUX00:O0;1;BramTILE(03,08):TileAsyncMUX00;BramTILE(03,08):TileAsyncMUX00:I2 <= BramTILE(03,08):IMUX32:O0;1;BramTILE(03,08):alta_bram00:WeRenA;BramTILE(03,08):alta_bram00:WeRenA <= BramTILE(03,08):TileWeRenMUX00:O0;1"
  wire $PACKER_GND_NET

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[9]

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[4]

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[3]

  attribute \ROUTING "BramTILE(03,08):BufMUX01;;1;LogicTILE(04,08):RMUX20;LogicTILE(04,08):RMUX20:I1 <= BramTILE(03,08):BufMUX01:O0;1;LogicTILE(01,08):RMUX85;LogicTILE(01,08):RMUX85:I7 <= LogicTILE(04,08):RMUX20:O0;1;IOTILE(01,09):RMUX16;IOTILE(01,09):RMUX16:I0 <= LogicTILE(01,08):RMUX85:O0;1;IOTILE(01,09):IOMUX03;IOTILE(01,09):IOMUX03:I4 <= IOTILE(01,09):RMUX16:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[1]

  attribute \ROUTING "BramTILE(03,08):BufMUX00;;1;LogicTILE(04,08):RMUX14;LogicTILE(04,08):RMUX14:I0 <= BramTILE(03,08):BufMUX00:O0;1;LogicTILE(04,07):RMUX56;LogicTILE(04,07):RMUX56:I17 <= LogicTILE(04,08):RMUX14:O0;1;LogicTILE(02,07):RMUX32;LogicTILE(02,07):RMUX32:I6 <= LogicTILE(04,07):RMUX56:O0;1;IOTILE(02,09):RMUX08;IOTILE(02,09):RMUX08:I5 <= LogicTILE(02,07):RMUX32:O0;1;IOTILE(02,09):IOMUX00;IOTILE(02,09):IOMUX00:I2 <= IOTILE(02,09):RMUX08:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[0]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(02,08):IMUX03;LogicTILE(02,08):IMUX03:I0 <= LogicTILE(02,08):OMUX01:O0;1;LogicTILE(02,08):OMUX01;LogicTILE(02,08):OMUX01:I1 <= LogicTILE(02,08):alta_slice00:Q;1;BramTILE(03,08):IMUX11;BramTILE(03,08):IMUX11:I12 <= BramTILE(03,08):RMUX18:O0;1;LogicTILE(02,08):alta_slice00:D;LogicTILE(02,08):alta_slice00:D <= LogicTILE(02,08):IMUX03:O0;1;LogicTILE(02,08):alta_slice00:Q;;1;LogicTILE(02,08):OMUX00;LogicTILE(02,08):OMUX00:I1 <= LogicTILE(02,08):alta_slice00:Q;1;BramTILE(03,08):RMUX18;BramTILE(03,08):RMUX18:I0 <= LogicTILE(02,08):OMUX00:O0;1"
  attribute \force_downto 1
  wire \ctr[24]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(02,08):OMUX30;LogicTILE(02,08):OMUX30:I1 <= LogicTILE(02,08):alta_slice10:Q;1;BramTILE(03,08):RMUX52;BramTILE(03,08):RMUX52:I2 <= LogicTILE(02,08):OMUX30:O0;1;LogicTILE(02,08):alta_slice00:C;LogicTILE(02,08):alta_slice00:C <= LogicTILE(02,08):IMUX02:O0;1;BramTILE(03,08):IMUX10;BramTILE(03,08):IMUX10:I18 <= BramTILE(03,08):RMUX52:O0;1;LogicTILE(02,08):alta_slice10:Q;;1;LogicTILE(02,08):IMUX02;LogicTILE(02,08):IMUX02:I6 <= LogicTILE(02,08):OMUX31:O0;1;LogicTILE(02,08):OMUX31;LogicTILE(02,08):OMUX31:I1 <= LogicTILE(02,08):alta_slice10:Q;1;LogicTILE(02,08):IMUX42;LogicTILE(02,08):IMUX42:I5 <= LogicTILE(02,08):OMUX31:O0;1;LogicTILE(02,08):alta_slice10:C;LogicTILE(02,08):alta_slice10:C <= LogicTILE(02,08):IMUX42:O0;1"
  attribute \force_downto 1
  wire \ctr[23]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(02,08):OMUX19;LogicTILE(02,08):OMUX19:I1 <= LogicTILE(02,08):alta_slice06:Q;1;LogicTILE(02,08):IMUX25;LogicTILE(02,08):IMUX25:I3 <= LogicTILE(02,08):OMUX19:O0;1;LogicTILE(02,08):alta_slice06:B;LogicTILE(02,08):alta_slice06:B <= LogicTILE(02,08):IMUX25:O0;1;LogicTILE(02,08):IMUX41;LogicTILE(02,08):IMUX41:I15 <= LogicTILE(02,08):RMUX29:O0;1;BramTILE(03,08):RMUX47;BramTILE(03,08):RMUX47:I2 <= LogicTILE(02,08):OMUX18:O0;1;LogicTILE(02,08):OMUX20;LogicTILE(02,08):OMUX20:I1 <= LogicTILE(02,08):alta_slice06:Q;1;LogicTILE(02,08):RMUX29;LogicTILE(02,08):RMUX29:I2 <= LogicTILE(02,08):OMUX20:O0;1;LogicTILE(02,08):alta_slice10:B;LogicTILE(02,08):alta_slice10:B <= LogicTILE(02,08):IMUX41:O0;1;LogicTILE(02,08):IMUX01;LogicTILE(02,08):IMUX01:I15 <= LogicTILE(02,08):RMUX29:O0;1;LogicTILE(02,08):alta_slice06:Q;;1;BramTILE(03,08):IMUX09;BramTILE(03,08):IMUX09:I17 <= BramTILE(03,08):RMUX47:O0;1;LogicTILE(02,08):alta_slice00:B;LogicTILE(02,08):alta_slice00:B <= LogicTILE(02,08):IMUX01:O0;1;LogicTILE(02,08):OMUX18;LogicTILE(02,08):OMUX18:I1 <= LogicTILE(02,08):alta_slice06:Q;1"
  attribute \force_downto 1
  wire \ctr[22]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "BramTILE(03,08):RMUX04;BramTILE(03,08):RMUX04:I9 <= LogicTILE(02,08):RMUX51:O0;1;LogicTILE(01,08):OMUX24;LogicTILE(01,08):OMUX24:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(02,08):RMUX59;LogicTILE(02,08):RMUX59:I0 <= LogicTILE(01,08):OMUX24:O0;1;LogicTILE(02,08):RMUX51;LogicTILE(02,08):RMUX51:I0 <= LogicTILE(01,08):OMUX24:O0;1;BramTILE(03,08):IMUX08;BramTILE(03,08):IMUX08:I9 <= BramTILE(03,08):RMUX04:O0;1;LogicTILE(02,08):alta_slice01:D;LogicTILE(02,08):alta_slice01:D <= LogicTILE(02,08):IMUX07:O0;1;LogicTILE(01,08):alta_slice08:Q;;1;LogicTILE(02,08):IMUX07;LogicTILE(02,08):IMUX07:I20 <= LogicTILE(02,08):RMUX59:O0;1;LogicTILE(01,08):OMUX25;LogicTILE(01,08):OMUX25:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(01,08):IMUX35;LogicTILE(01,08):IMUX35:I4 <= LogicTILE(01,08):OMUX25:O0;1;LogicTILE(01,08):alta_slice08:D;LogicTILE(01,08):alta_slice08:D <= LogicTILE(01,08):IMUX35:O0;1"
  attribute \force_downto 1
  wire \ctr[21]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(01,08):IMUX34;LogicTILE(01,08):IMUX34:I7 <= LogicTILE(01,08):OMUX37:O0;1;LogicTILE(01,08):alta_slice08:C;LogicTILE(01,08):alta_slice08:C <= LogicTILE(01,08):IMUX34:O0;1;LogicTILE(02,08):IMUX06;LogicTILE(02,08):IMUX06:I26 <= LogicTILE(02,08):RMUX94:O0;1;LogicTILE(02,08):RMUX81;LogicTILE(02,08):RMUX81:I0 <= LogicTILE(01,08):OMUX36:O0;1;LogicTILE(01,08):alta_slice12:C;LogicTILE(01,08):alta_slice12:C <= LogicTILE(01,08):IMUX50:O0;1;LogicTILE(02,08):alta_slice01:C;LogicTILE(02,08):alta_slice01:C <= LogicTILE(02,08):IMUX06:O0;1;LogicTILE(01,08):OMUX37;LogicTILE(01,08):OMUX37:I1 <= LogicTILE(01,08):alta_slice12:Q;1;BramTILE(03,08):IMUX07;BramTILE(03,08):IMUX07:I14 <= BramTILE(03,08):RMUX29:O0;1;LogicTILE(01,08):alta_slice12:Q;;1;LogicTILE(01,08):OMUX36;LogicTILE(01,08):OMUX36:I1 <= LogicTILE(01,08):alta_slice12:Q;1;LogicTILE(01,08):IMUX50;LogicTILE(01,08):IMUX50:I6 <= LogicTILE(01,08):OMUX37:O0;1;LogicTILE(02,08):RMUX94;LogicTILE(02,08):RMUX94:I0 <= LogicTILE(01,08):OMUX36:O0;1;BramTILE(03,08):RMUX29;BramTILE(03,08):RMUX29:I9 <= LogicTILE(02,08):RMUX81:O0;1"
  attribute \force_downto 1
  wire \ctr[20]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(01,08):alta_slice15:B;LogicTILE(01,08):alta_slice15:B <= LogicTILE(01,08):IMUX61:O0;1;LogicTILE(01,08):IMUX33;LogicTILE(01,08):IMUX33:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):alta_slice15:Q;;1;LogicTILE(02,08):IMUX05;LogicTILE(02,08):IMUX05:I25 <= LogicTILE(02,08):RMUX89:O0;1;LogicTILE(01,08):IMUX49;LogicTILE(01,08):IMUX49:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):OMUX45;LogicTILE(01,08):OMUX45:I1 <= LogicTILE(01,08):alta_slice15:Q;1;LogicTILE(01,08):alta_slice08:B;LogicTILE(01,08):alta_slice08:B <= LogicTILE(01,08):IMUX33:O0;1;LogicTILE(02,08):RMUX91;LogicTILE(02,08):RMUX91:I3 <= LogicTILE(01,08):OMUX45:O0;1;BramTILE(03,08):RMUX94;BramTILE(03,08):RMUX94:I9 <= LogicTILE(02,08):RMUX91:O0;1;LogicTILE(01,08):IMUX61;LogicTILE(01,08):IMUX61:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):OMUX46;LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q;1;LogicTILE(01,08):alta_slice12:B;LogicTILE(01,08):alta_slice12:B <= LogicTILE(01,08):IMUX49:O0;1;LogicTILE(02,08):alta_slice01:B;LogicTILE(02,08):alta_slice01:B <= LogicTILE(02,08):IMUX05:O0;1;BramTILE(03,08):IMUX06;BramTILE(03,08):IMUX06:I25 <= BramTILE(03,08):RMUX94:O0;1;LogicTILE(02,08):RMUX89;LogicTILE(02,08):RMUX89:I3 <= LogicTILE(01,08):OMUX45:O0;1"
  attribute \force_downto 1
  wire \ctr[19]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):alta_slice07:D;LogicTILE(00,06):alta_slice07:D <= LogicTILE(00,06):IMUX31:O0;1;LogicTILE(00,06):alta_slice11:Q;;1;LogicTILE(00,06):OMUX34;LogicTILE(00,06):OMUX34:I1 <= LogicTILE(00,06):alta_slice11:Q;1;LogicTILE(00,06):IMUX47;LogicTILE(00,06):IMUX47:I6 <= LogicTILE(00,06):OMUX34:O0;1;LogicTILE(00,06):IMUX31;LogicTILE(00,06):IMUX31:I6 <= LogicTILE(00,06):OMUX34:O0;1;LogicTILE(00,06):alta_slice11:D;LogicTILE(00,06):alta_slice11:D <= LogicTILE(00,06):IMUX47:O0;1"
  attribute \force_downto 1
  wire \ctr[3]

  attribute \ROUTING "BramTILE(03,08):BufMUX05;;1;IOTILE(06,09):RMUX00;IOTILE(06,09):RMUX00:I0 <= LogicTILE(06,08):RMUX25:O0;1;LogicTILE(04,08):RMUX31;LogicTILE(04,08):RMUX31:I1 <= BramTILE(03,08):BufMUX05:O0;1;LogicTILE(06,08):RMUX25;LogicTILE(06,08):RMUX25:I10 <= LogicTILE(04,08):RMUX31:O0;1;IOTILE(06,09):IOMUX02;IOTILE(06,09):IOMUX02:I0 <= IOTILE(06,09):RMUX00:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[5]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(01,08):IMUX55;LogicTILE(01,08):IMUX55:I7 <= LogicTILE(01,08):OMUX40:O0;1;LogicTILE(01,08):alta_slice13:D;LogicTILE(01,08):alta_slice13:D <= LogicTILE(01,08):IMUX55:O0;1;LogicTILE(01,08):OMUX41;LogicTILE(01,08):OMUX41:I1 <= LogicTILE(01,08):alta_slice13:Q;1;BramTILE(03,08):RMUX89;BramTILE(03,08):RMUX89:I10 <= LogicTILE(01,08):RMUX91:O0;1;BramTILE(03,08):IMUX05;BramTILE(03,08):IMUX05:I24 <= BramTILE(03,08):RMUX89:O0;1;LogicTILE(01,08):OMUX40;LogicTILE(01,08):OMUX40:I1 <= LogicTILE(01,08):alta_slice13:Q;1;LogicTILE(01,08):alta_slice11:D;LogicTILE(01,08):alta_slice11:D <= LogicTILE(01,08):IMUX47:O0;1;LogicTILE(01,08):RMUX91;LogicTILE(01,08):RMUX91:I1 <= LogicTILE(01,08):OMUX41:O0;1;LogicTILE(01,08):alta_slice13:Q;;1;LogicTILE(01,08):IMUX47;LogicTILE(01,08):IMUX47:I7 <= LogicTILE(01,08):OMUX40:O0;1"
  attribute \force_downto 1
  wire \ctr[18]

  attribute \ROUTING "BramTILE(03,08):BufMUX04;;1;LogicTILE(04,08):RMUX33;LogicTILE(04,08):RMUX33:I0 <= BramTILE(03,08):BufMUX04:O0;1;IOTILE(01,09):RMUX20;IOTILE(01,09):RMUX20:I2 <= LogicTILE(01,08):RMUX39:O0;1;LogicTILE(01,08):RMUX39;LogicTILE(01,08):RMUX39:I7 <= LogicTILE(04,08):RMUX33:O0;1;IOTILE(01,09):IOMUX01;IOTILE(01,09):IOMUX01:I5 <= IOTILE(01,09):RMUX20:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[4]

  attribute \ROUTING "BramTILE(03,08):BufMUX03;;1;LogicTILE(04,08):RMUX21;LogicTILE(04,08):RMUX21:I3 <= BramTILE(03,08):BufMUX03:O0;1;LogicTILE(04,07):RMUX93;LogicTILE(04,07):RMUX93:I17 <= LogicTILE(04,08):RMUX21:O0;1;LogicTILE(00,07):RMUX92;LogicTILE(00,07):RMUX92:I8 <= LogicTILE(04,07):RMUX93:O0;1;IOTILE(00,09):RMUX24;IOTILE(00,09):RMUX24:I5 <= LogicTILE(00,07):RMUX92:O0;1;IOTILE(00,09):IOMUX00;IOTILE(00,09):IOMUX00:I6 <= IOTILE(00,09):RMUX24:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[3]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):IMUX46;LogicTILE(00,06):IMUX46:I20 <= LogicTILE(00,06):RMUX58:O0;1;LogicTILE(00,06):alta_slice11:C;LogicTILE(00,06):alta_slice11:C <= LogicTILE(00,06):IMUX46:O0;1;LogicTILE(00,06):alta_slice09:Q;;1;LogicTILE(00,06):IMUX30;LogicTILE(00,06):IMUX30:I20 <= LogicTILE(00,06):RMUX58:O0;1;LogicTILE(00,06):RMUX58;LogicTILE(00,06):RMUX58:I1 <= LogicTILE(00,06):OMUX29:O0;1;LogicTILE(00,06):OMUX28;LogicTILE(00,06):OMUX28:I1 <= LogicTILE(00,06):alta_slice09:Q;1;LogicTILE(00,06):IMUX38;LogicTILE(00,06):IMUX38:I5 <= LogicTILE(00,06):OMUX28:O0;1;LogicTILE(00,06):alta_slice09:C;LogicTILE(00,06):alta_slice09:C <= LogicTILE(00,06):IMUX38:O0;1;LogicTILE(00,06):OMUX29;LogicTILE(00,06):OMUX29:I1 <= LogicTILE(00,06):alta_slice09:Q;1;LogicTILE(00,06):alta_slice07:C;LogicTILE(00,06):alta_slice07:C <= LogicTILE(00,06):IMUX30:O0;1"
  attribute \force_downto 1
  wire \ctr[2]

  attribute \ROUTING "BramTILE(03,08):BufMUX02;;1;LogicTILE(00,08):RMUX55;LogicTILE(00,08):RMUX55:I8 <= LogicTILE(04,08):RMUX13:O0;1;LogicTILE(04,08):RMUX13;LogicTILE(04,08):RMUX13:I2 <= BramTILE(03,08):BufMUX02:O0;1;IOTILE(00,09):RMUX08;IOTILE(00,09):RMUX08:I0 <= LogicTILE(00,08):RMUX55:O0;1;IOTILE(00,09):IOMUX02;IOTILE(00,09):IOMUX02:I2 <= IOTILE(00,09):RMUX08:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[2]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(02,08):RMUX31;LogicTILE(02,08):RMUX31:I1 <= LogicTILE(01,08):OMUX15:O0;1;BramTILE(03,08):IMUX04;BramTILE(03,08):IMUX04:I17 <= BramTILE(03,08):RMUX46:O0;1;LogicTILE(01,08):alta_slice13:C;LogicTILE(01,08):alta_slice13:C <= LogicTILE(01,08):IMUX54:O0;1;LogicTILE(01,08):OMUX17;LogicTILE(01,08):OMUX17:I1 <= LogicTILE(01,08):alta_slice05:Q;1;LogicTILE(01,08):OMUX15;LogicTILE(01,08):OMUX15:I1 <= LogicTILE(01,08):alta_slice05:Q;1;LogicTILE(01,08):alta_slice05:Q;;1;LogicTILE(01,08):alta_slice11:C;LogicTILE(01,08):alta_slice11:C <= LogicTILE(01,08):IMUX46:O0;1;LogicTILE(01,08):IMUX46;LogicTILE(01,08):IMUX46:I15 <= LogicTILE(01,08):RMUX28:O0;1;BramTILE(03,08):RMUX46;BramTILE(03,08):RMUX46:I9 <= LogicTILE(02,08):RMUX31:O0;1;LogicTILE(01,08):IMUX54;LogicTILE(01,08):IMUX54:I15 <= LogicTILE(01,08):RMUX28:O0;1;LogicTILE(01,08):RMUX28;LogicTILE(01,08):RMUX28:I1 <= LogicTILE(01,08):OMUX17:O0;1;LogicTILE(01,08):OMUX16;LogicTILE(01,08):OMUX16:I1 <= LogicTILE(01,08):alta_slice05:Q;1;LogicTILE(01,08):IMUX22;LogicTILE(01,08):IMUX22:I3 <= LogicTILE(01,08):OMUX16:O0;1;LogicTILE(01,08):alta_slice05:C;LogicTILE(01,08):alta_slice05:C <= LogicTILE(01,08):IMUX22:O0;1"
  attribute \force_downto 1
  wire \ctr[17]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(01,08):IMUX53;LogicTILE(01,08):IMUX53:I20 <= LogicTILE(01,08):RMUX59:O0;1;LogicTILE(01,08):OMUX30;LogicTILE(01,08):OMUX30:I1 <= LogicTILE(01,08):alta_slice10:Q;1;LogicTILE(02,08):RMUX61;LogicTILE(02,08):RMUX61:I2 <= LogicTILE(01,08):OMUX30:O0;1;LogicTILE(01,08):IMUX41;LogicTILE(01,08):IMUX41:I5 <= LogicTILE(01,08):OMUX31:O0;1;LogicTILE(01,08):OMUX31;LogicTILE(01,08):OMUX31:I1 <= LogicTILE(01,08):alta_slice10:Q;1;BramTILE(03,08):RMUX65;BramTILE(03,08):RMUX65:I9 <= LogicTILE(02,08):RMUX61:O0;1;LogicTILE(01,08):alta_slice10:Q;;1;LogicTILE(01,08):alta_slice10:B;LogicTILE(01,08):alta_slice10:B <= LogicTILE(01,08):IMUX41:O0;1;LogicTILE(01,08):IMUX45;LogicTILE(01,08):IMUX45:I5 <= LogicTILE(01,08):OMUX31:O0;1;LogicTILE(01,08):RMUX59;LogicTILE(01,08):RMUX59:I2 <= LogicTILE(01,08):OMUX32:O0;1;LogicTILE(01,08):alta_slice11:B;LogicTILE(01,08):alta_slice11:B <= LogicTILE(01,08):IMUX45:O0;1;LogicTILE(01,08):alta_slice13:B;LogicTILE(01,08):alta_slice13:B <= LogicTILE(01,08):IMUX53:O0;1;LogicTILE(01,08):IMUX21;LogicTILE(01,08):IMUX21:I20 <= LogicTILE(01,08):RMUX59:O0;1;LogicTILE(01,08):OMUX32;LogicTILE(01,08):OMUX32:I1 <= LogicTILE(01,08):alta_slice10:Q;1;BramTILE(03,08):IMUX03;BramTILE(03,08):IMUX03:I20 <= BramTILE(03,08):RMUX65:O0;1;LogicTILE(01,08):alta_slice05:B;LogicTILE(01,08):alta_slice05:B <= LogicTILE(01,08):IMUX21:O0;1"
  attribute \force_downto 1
  wire \ctr[16]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(01,08):RMUX41;LogicTILE(01,08):RMUX41:I0 <= LogicTILE(01,08):OMUX14:O0;1;LogicTILE(01,08):IMUX31;LogicTILE(01,08):IMUX31:I17 <= LogicTILE(01,08):RMUX41:O0;1;LogicTILE(01,08):alta_slice07:D;LogicTILE(01,08):alta_slice07:D <= LogicTILE(01,08):IMUX31:O0;1;LogicTILE(01,08):OMUX14;LogicTILE(01,08):OMUX14:I1 <= LogicTILE(01,08):alta_slice04:Q;1;BramTILE(03,08):RMUX82;BramTILE(03,08):RMUX82:I10 <= LogicTILE(01,08):RMUX45:O0;1;LogicTILE(01,08):RMUX45;LogicTILE(01,08):RMUX45:I0 <= LogicTILE(01,08):OMUX14:O0;1;BramTILE(03,08):IMUX02;BramTILE(03,08):IMUX02:I23 <= BramTILE(03,08):RMUX82:O0;1;LogicTILE(01,08):alta_slice04:Q;;1;LogicTILE(01,08):OMUX13;LogicTILE(01,08):OMUX13:I1 <= LogicTILE(01,08):alta_slice04:Q;1;LogicTILE(01,08):IMUX19;LogicTILE(01,08):IMUX19:I2 <= LogicTILE(01,08):OMUX13:O0;1;LogicTILE(01,08):alta_slice04:D;LogicTILE(01,08):alta_slice04:D <= LogicTILE(01,08):IMUX19:O0;1"
  attribute \force_downto 1
  wire \ctr[15]

  attribute \ROUTING "LogicTILE(01,08):IMUX16;LogicTILE(01,08):IMUX16:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):alta_slice04:A;LogicTILE(01,08):alta_slice04:A <= LogicTILE(01,08):IMUX16:O0;1;LogicTILE(01,08):IMUX12;LogicTILE(01,08):IMUX12:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):alta_slice03:A;LogicTILE(01,08):alta_slice03:A <= LogicTILE(01,08):IMUX12:O0;1;LogicTILE(01,08):IMUX00;LogicTILE(01,08):IMUX00:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):alta_slice00:A;LogicTILE(01,08):alta_slice00:A <= LogicTILE(01,08):IMUX00:O0;1;LogicTILE(00,07):alta_slice15:LutOut;;1;LogicTILE(00,07):OMUX45;LogicTILE(00,07):OMUX45:I0 <= LogicTILE(00,07):alta_slice15:LutOut;1;LogicTILE(01,07):RMUX85;LogicTILE(01,07):RMUX85:I3 <= LogicTILE(00,07):OMUX45:O0;1;LogicTILE(01,08):IMUX28;LogicTILE(01,08):IMUX28:I21 <= LogicTILE(01,08):RMUX64:O0;1;LogicTILE(01,08):RMUX64;LogicTILE(01,08):RMUX64:I13 <= LogicTILE(01,07):RMUX85:O0;1;LogicTILE(01,08):alta_slice07:A;LogicTILE(01,08):alta_slice07:A <= LogicTILE(01,08):IMUX28:O0;1"
  attribute \src "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[12]_new_

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,07):OMUX26;LogicTILE(00,07):OMUX26:I1 <= LogicTILE(00,07):alta_slice08:Q;1;LogicTILE(00,07):RMUX65;LogicTILE(00,07):RMUX65:I0 <= LogicTILE(00,07):OMUX26:O0;1;LogicTILE(00,07):IMUX63;LogicTILE(00,07):IMUX63:I21 <= LogicTILE(00,07):RMUX65:O0;1;LogicTILE(00,07):alta_slice15:D;LogicTILE(00,07):alta_slice15:D <= LogicTILE(00,07):IMUX63:O0;1;LogicTILE(00,07):alta_slice08:Q;;1;LogicTILE(00,07):IMUX35;LogicTILE(00,07):IMUX35:I4 <= LogicTILE(00,07):OMUX25:O0;1;LogicTILE(00,07):OMUX25;LogicTILE(00,07):OMUX25:I1 <= LogicTILE(00,07):alta_slice08:Q;1;LogicTILE(00,07):alta_slice08:D;LogicTILE(00,07):alta_slice08:D <= LogicTILE(00,07):IMUX35:O0;1"
  attribute \force_downto 1
  wire \ctr[12]

  attribute \ROUTING "LogicTILE(00,07):IMUX60;LogicTILE(00,07):IMUX60:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,07):alta_slice15:A;LogicTILE(00,07):alta_slice15:A <= LogicTILE(00,07):IMUX60:O0;1;LogicTILE(00,07):IMUX08;LogicTILE(00,07):IMUX08:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,06):alta_slice03:LutOut;;1;LogicTILE(00,07):alta_slice08:A;LogicTILE(00,07):alta_slice08:A <= LogicTILE(00,07):IMUX32:O0;1;LogicTILE(00,06):RMUX09;LogicTILE(00,06):RMUX09:I3 <= LogicTILE(00,06):OMUX11:O0;1;LogicTILE(00,06):OMUX11;LogicTILE(00,06):OMUX11:I0 <= LogicTILE(00,06):alta_slice03:LutOut;1;LogicTILE(00,07):alta_slice02:A;LogicTILE(00,07):alta_slice02:A <= LogicTILE(00,07):IMUX08:O0;1;LogicTILE(00,07):IMUX00;LogicTILE(00,07):IMUX00:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,07):RMUX34;LogicTILE(00,07):RMUX34:I13 <= LogicTILE(00,06):RMUX09:O0;1;LogicTILE(00,07):IMUX32;LogicTILE(00,07):IMUX32:I16 <= LogicTILE(00,07):RMUX34:O0;1;LogicTILE(00,07):alta_slice00:A;LogicTILE(00,07):alta_slice00:A <= LogicTILE(00,07):IMUX00:O0;1"
  attribute \src "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[9]_new_

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[2]

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[1]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):OMUX32;LogicTILE(00,06):OMUX32:I1 <= LogicTILE(00,06):alta_slice10:Q;1;LogicTILE(00,06):RMUX59;LogicTILE(00,06):RMUX59:I2 <= LogicTILE(00,06):OMUX32:O0;1;LogicTILE(00,06):IMUX15;LogicTILE(00,06):IMUX15:I20 <= LogicTILE(00,06):RMUX59:O0;1;LogicTILE(00,06):alta_slice03:D;LogicTILE(00,06):alta_slice03:D <= LogicTILE(00,06):IMUX15:O0;1;LogicTILE(00,06):alta_slice10:Q;;1;LogicTILE(00,06):OMUX31;LogicTILE(00,06):OMUX31:I1 <= LogicTILE(00,06):alta_slice10:Q;1;LogicTILE(00,06):IMUX43;LogicTILE(00,06):IMUX43:I5 <= LogicTILE(00,06):OMUX31:O0;1;LogicTILE(00,06):alta_slice10:D;LogicTILE(00,06):alta_slice10:D <= LogicTILE(00,06):IMUX43:O0;1"
  attribute \force_downto 1
  wire \ctr[9]

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[0]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(01,08):OMUX01;LogicTILE(01,08):OMUX01:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):alta_slice04:C;LogicTILE(01,08):alta_slice04:C <= LogicTILE(01,08):IMUX18:O0;1;LogicTILE(01,08):OMUX00;LogicTILE(01,08):OMUX00:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):alta_slice07:C;LogicTILE(01,08):alta_slice07:C <= LogicTILE(01,08):IMUX30:O0;1;LogicTILE(02,08):RMUX01;LogicTILE(02,08):RMUX01:I0 <= LogicTILE(01,08):OMUX00:O0;1;BramTILE(03,08):RMUX23;BramTILE(03,08):RMUX23:I9 <= LogicTILE(02,08):RMUX01:O0;1;BramTILE(03,08):IMUX01;BramTILE(03,08):IMUX01:I13 <= BramTILE(03,08):RMUX23:O0;1;LogicTILE(01,08):IMUX18;LogicTILE(01,08):IMUX18:I0 <= LogicTILE(01,08):OMUX01:O0;1;LogicTILE(01,08):IMUX30;LogicTILE(01,08):IMUX30:I0 <= LogicTILE(01,08):OMUX01:O0;1;LogicTILE(01,08):alta_slice00:C;LogicTILE(01,08):alta_slice00:C <= LogicTILE(01,08):IMUX02:O0;1;LogicTILE(01,08):alta_slice00:Q;;1;LogicTILE(01,08):IMUX02;LogicTILE(01,08):IMUX02:I0 <= LogicTILE(01,08):OMUX01:O0;1"
  attribute \force_downto 1
  wire \ctr[14]

  attribute \ROUTING "LogicTILE(00,06):IMUX36;LogicTILE(00,06):IMUX36:I15 <= LogicTILE(00,06):RMUX28:O0;1;LogicTILE(00,06):alta_slice09:A;LogicTILE(00,06):alta_slice09:A <= LogicTILE(00,06):IMUX36:O0;1;LogicTILE(00,06):alta_slice07:A;LogicTILE(00,06):alta_slice07:A <= LogicTILE(00,06):IMUX28:O0;1;LogicTILE(00,07):RMUX57;LogicTILE(00,07):RMUX57:I3 <= LogicTILE(00,07):OMUX35:O0;1;LogicTILE(00,06):alta_slice11:A;LogicTILE(00,06):alta_slice11:A <= LogicTILE(00,06):IMUX44:O0;1;LogicTILE(00,07):OMUX35;LogicTILE(00,07):OMUX35:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):OMUX34;LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):RMUX64;LogicTILE(00,07):RMUX64:I3 <= LogicTILE(00,07):OMUX35:O0;1;LogicTILE(00,07):IMUX48;LogicTILE(00,07):IMUX48:I21 <= LogicTILE(00,07):RMUX64:O0;1;LogicTILE(00,06):RMUX28;LogicTILE(00,06):RMUX28:I17 <= LogicTILE(00,07):RMUX57:O0;1;LogicTILE(00,07):alta_slice11:Q;;1;LogicTILE(00,07):alta_slice12:A;LogicTILE(00,07):alta_slice12:A <= LogicTILE(00,07):IMUX48:O0;1;LogicTILE(00,06):IMUX44;LogicTILE(00,06):IMUX44:I15 <= LogicTILE(00,06):RMUX28:O0;1;LogicTILE(00,07):IMUX44;LogicTILE(00,07):IMUX44:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,06):IMUX28;LogicTILE(00,06):IMUX28:I15 <= LogicTILE(00,06):RMUX28:O0;1;LogicTILE(00,07):alta_slice11:A;LogicTILE(00,07):alta_slice11:A <= LogicTILE(00,07):IMUX44:O0;1"
  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  wire \ctr[0]

  attribute \ROUTING "LogicTILE(00,06):IMUX40;LogicTILE(00,06):IMUX40:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice10:A;LogicTILE(00,06):alta_slice10:A <= LogicTILE(00,06):IMUX40:O0;1;LogicTILE(00,06):IMUX04;LogicTILE(00,06):IMUX04:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice01:A;LogicTILE(00,06):alta_slice01:A <= LogicTILE(00,06):IMUX04:O0;1;LogicTILE(00,06):IMUX56;LogicTILE(00,06):IMUX56:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice03:A;LogicTILE(00,06):alta_slice03:A <= LogicTILE(00,06):IMUX12:O0;1;LogicTILE(00,06):IMUX12;LogicTILE(00,06):IMUX12:I0 <= LogicTILE(00,06):OMUX01:O0;1;LogicTILE(00,06):alta_slice14:A;LogicTILE(00,06):alta_slice14:A <= LogicTILE(00,06):IMUX56:O0;1;LogicTILE(00,06):OMUX01;LogicTILE(00,06):OMUX01:I0 <= LogicTILE(00,06):alta_slice00:LutOut;1;LogicTILE(00,06):alta_slice00:LutOut;;1"
  attribute \src "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[6]_new_

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):alta_slice06:D;LogicTILE(00,06):alta_slice06:D <= LogicTILE(00,06):IMUX27:O0;1;LogicTILE(00,06):IMUX27;LogicTILE(00,06):IMUX27:I3 <= LogicTILE(00,06):OMUX19:O0;1;LogicTILE(00,06):alta_slice06:Q;;1;LogicTILE(00,06):OMUX20;LogicTILE(00,06):OMUX20:I1 <= LogicTILE(00,06):alta_slice06:Q;1;LogicTILE(00,06):RMUX35;LogicTILE(00,06):RMUX35:I2 <= LogicTILE(00,06):OMUX20:O0;1;LogicTILE(00,06):OMUX19;LogicTILE(00,06):OMUX19:I1 <= LogicTILE(00,06):alta_slice06:Q;1;LogicTILE(00,06):IMUX03;LogicTILE(00,06):IMUX03:I16 <= LogicTILE(00,06):RMUX35:O0;1;LogicTILE(00,06):alta_slice00:D;LogicTILE(00,06):alta_slice00:D <= LogicTILE(00,06):IMUX03:O0;1"
  attribute \force_downto 1
  wire \ctr[6]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(01,08):alta_slice00:B;LogicTILE(01,08):alta_slice00:B <= LogicTILE(01,08):IMUX01:O0;1;LogicTILE(01,08):IMUX01;LogicTILE(01,08):IMUX01:I2 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):OMUX11;LogicTILE(01,08):OMUX11:I1 <= LogicTILE(01,08):alta_slice03:Q;1;LogicTILE(01,08):RMUX01;LogicTILE(01,08):RMUX01:I3 <= LogicTILE(01,08):OMUX11:O0;1;BramTILE(03,08):RMUX00;BramTILE(03,08):RMUX00:I10 <= LogicTILE(01,08):RMUX01:O0;1;BramTILE(03,08):IMUX00;BramTILE(03,08):IMUX00:I8 <= BramTILE(03,08):RMUX00:O0;1;LogicTILE(01,08):IMUX29;LogicTILE(01,08):IMUX29:I1 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):alta_slice03:B;LogicTILE(01,08):alta_slice03:B <= LogicTILE(01,08):IMUX13:O0;1;LogicTILE(01,08):OMUX10;LogicTILE(01,08):OMUX10:I1 <= LogicTILE(01,08):alta_slice03:Q;1;LogicTILE(01,08):alta_slice07:B;LogicTILE(01,08):alta_slice07:B <= LogicTILE(01,08):IMUX29:O0;1;LogicTILE(01,08):IMUX17;LogicTILE(01,08):IMUX17:I1 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):alta_slice03:Q;;1;LogicTILE(01,08):IMUX13;LogicTILE(01,08):IMUX13:I2 <= LogicTILE(01,08):OMUX10:O0;1;LogicTILE(01,08):alta_slice04:B;LogicTILE(01,08):alta_slice04:B <= LogicTILE(01,08):IMUX17:O0;1"
  attribute \force_downto 1
  wire \ctr[13]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):alta_slice00:C;LogicTILE(00,06):alta_slice00:C <= LogicTILE(00,06):IMUX02:O0;1;LogicTILE(00,06):OMUX41;LogicTILE(00,06):OMUX41:I1 <= LogicTILE(00,06):alta_slice13:Q;1;LogicTILE(00,06):RMUX76;LogicTILE(00,06):RMUX76:I1 <= LogicTILE(00,06):OMUX41:O0;1;LogicTILE(00,06):IMUX26;LogicTILE(00,06):IMUX26:I23 <= LogicTILE(00,06):RMUX76:O0;1;LogicTILE(00,06):IMUX02;LogicTILE(00,06):IMUX02:I23 <= LogicTILE(00,06):RMUX76:O0;1;LogicTILE(00,06):alta_slice13:Q;;1;LogicTILE(00,06):OMUX40;LogicTILE(00,06):OMUX40:I1 <= LogicTILE(00,06):alta_slice13:Q;1;LogicTILE(00,06):alta_slice06:C;LogicTILE(00,06):alta_slice06:C <= LogicTILE(00,06):IMUX26:O0;1;LogicTILE(00,06):IMUX54;LogicTILE(00,06):IMUX54:I7 <= LogicTILE(00,06):OMUX40:O0;1;LogicTILE(00,06):alta_slice13:C;LogicTILE(00,06):alta_slice13:C <= LogicTILE(00,06):IMUX54:O0;1"
  attribute \force_downto 1
  wire \ctr[5]

  attribute \ROUTING "LogicTILE(01,08):ClkMUX15;LogicTILE(01,08):ClkMUX15:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX06;LogicTILE(02,08):ClkMUX06:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX10;LogicTILE(02,08):ClkMUX10:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX12;LogicTILE(01,08):ClkMUX12:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX03;LogicTILE(01,08):ClkMUX03:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX04;LogicTILE(01,08):ClkMUX04:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX05;LogicTILE(01,08):ClkMUX05:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX13;LogicTILE(01,08):ClkMUX13:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(04,08):RMUX03;LogicTILE(04,08):RMUX03:I17 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(01,08):ClkMUX08;LogicTILE(01,08):ClkMUX08:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX04;LogicTILE(00,06):ClkMUX04:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX09;LogicTILE(00,06):ClkMUX09:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX14;LogicTILE(00,06):ClkMUX14:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX11;LogicTILE(00,06):ClkMUX11:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX11;LogicTILE(00,07):ClkMUX11:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):ClkMUX10;LogicTILE(00,06):ClkMUX10:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX12;LogicTILE(00,07):ClkMUX12:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):RMUX05;LogicTILE(02,08):RMUX05:I6 <= LogicTILE(04,08):RMUX03:O0;1;LogicTILE(02,08):TileClkMUX00;LogicTILE(02,08):TileClkMUX00:I2 <= LogicTILE(02,08):CtrlMUX01:O0;1;LogicTILE(04,07):RMUX03;LogicTILE(04,07):RMUX03:I18 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(02,08):alta_clkenctrl00:ClkIn;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):TileClkMUX00:O0;1;LogicTILE(02,08):alta_clkenctrl00:ClkOut;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX00;LogicTILE(01,08):ClkMUX00:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):CtrlMUX00;LogicTILE(01,08):CtrlMUX00:I16 <= LogicTILE(01,08):RMUX04:O0;1;LogicTILE(02,08):ClkMUX00;LogicTILE(02,08):ClkMUX00:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):RMUX04;LogicTILE(01,08):RMUX04:I7 <= LogicTILE(04,08):RMUX03:O0;1;LogicTILE(00,07):ClkMUX00;LogicTILE(00,07):ClkMUX00:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):CtrlMUX01;LogicTILE(02,08):CtrlMUX01:I16 <= LogicTILE(02,08):RMUX05:O0;1;LogicTILE(01,08):alta_clkenctrl00:ClkOut;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(04,08):RMUX00;LogicTILE(04,08):RMUX00:I17 <= IOTILE(04,09):InputMUX00:O0;1;LogicTILE(04,06):RMUX03;LogicTILE(04,06):RMUX03:I19 <= IOTILE(04,09):InputMUX01:O0;1;LogicTILE(00,06):alta_clkenctrl00:ClkOut;LogicTILE(00,06):alta_clkenctrl00:ClkIn <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):alta_clkenctrl00:ClkOut;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):RMUX10;LogicTILE(00,06):RMUX10:I8 <= LogicTILE(04,06):RMUX03:O0;1;LogicTILE(00,06):CtrlMUX00;LogicTILE(00,06):CtrlMUX00:I17 <= LogicTILE(00,06):RMUX10:O0;1;LogicTILE(00,06):ClkMUX13;LogicTILE(00,06):ClkMUX13:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;LogicTILE(00,06):TileClkMUX00;LogicTILE(00,06):TileClkMUX00:I1 <= LogicTILE(00,06):CtrlMUX00:O0;1;LogicTILE(01,08):TileClkMUX00;LogicTILE(01,08):TileClkMUX00:I1 <= LogicTILE(01,08):CtrlMUX00:O0;1;BramTILE(03,08):alta_bram00:Clk0;BramTILE(03,08):alta_bram00:Clk0 <= BramTILE(03,08):BramClkMUX00:O0;1;LogicTILE(00,06):ClkMUX01;LogicTILE(00,06):ClkMUX01:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;BramTILE(03,08):BramClkMUX00;BramTILE(03,08):BramClkMUX00:I2 <= BramTILE(03,08):IMUX30:O0;1;LogicTILE(00,07):CtrlMUX00;LogicTILE(00,07):CtrlMUX00:I17 <= LogicTILE(00,07):RMUX10:O0;1;LogicTILE(00,07):TileClkMUX00;LogicTILE(00,07):TileClkMUX00:I1 <= LogicTILE(00,07):CtrlMUX00:O0;1;LogicTILE(01,08):alta_clkenctrl00:ClkIn;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):TileClkMUX00:O0;1;BramTILE(03,08):IMUX30;BramTILE(03,08):IMUX30:I4 <= LogicTILE(04,08):RMUX00:O0;1;LogicTILE(01,08):ClkMUX10;LogicTILE(01,08):ClkMUX10:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):alta_ioreg00;;1;IOTILE(04,09):InputMUX00;IOTILE(04,09):InputMUX00:I0 <= IOTILE(04,09):alta_ioreg00:combout;1;LogicTILE(00,07):RMUX10;LogicTILE(00,07):RMUX10:I8 <= LogicTILE(04,07):RMUX03:O0;1;LogicTILE(00,07):ClkMUX02;LogicTILE(00,07):ClkMUX02:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):alta_clkenctrl00:ClkIn;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):TileClkMUX00:O0;1;LogicTILE(00,06):alta_clkenctrl00:ClkIn;LogicTILE(00,06):alta_clkenctrl00:ClkIn <= LogicTILE(00,06):TileClkMUX00:O0;1;LogicTILE(00,06):ClkMUX06;LogicTILE(00,06):ClkMUX06:I0 <= LogicTILE(00,06):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):InputMUX01;IOTILE(04,09):InputMUX01:I0 <= IOTILE(04,09):alta_ioreg00:combout;1;LogicTILE(00,07):ClkMUX08;LogicTILE(00,07):ClkMUX08:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1"
  attribute \src "bram_rom.v:3.7-3.10"
  wire \clk

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,07):IMUX02;LogicTILE(00,07):IMUX02:I0 <= LogicTILE(00,07):OMUX01:O0;1;LogicTILE(00,07):alta_slice00:C;LogicTILE(00,07):alta_slice00:C <= LogicTILE(00,07):IMUX02:O0;1;LogicTILE(00,07):IMUX34;LogicTILE(00,07):IMUX34:I0 <= LogicTILE(00,07):OMUX01:O0;1;LogicTILE(00,07):OMUX01;LogicTILE(00,07):OMUX01:I1 <= LogicTILE(00,07):alta_slice00:Q;1;LogicTILE(00,07):alta_slice08:C;LogicTILE(00,07):alta_slice08:C <= LogicTILE(00,07):IMUX34:O0;1;LogicTILE(00,07):alta_slice00:Q;;1;LogicTILE(00,07):IMUX62;LogicTILE(00,07):IMUX62:I0 <= LogicTILE(00,07):OMUX01:O0;1;LogicTILE(00,07):alta_slice15:C;LogicTILE(00,07):alta_slice15:C <= LogicTILE(00,07):IMUX62:O0;1"
  attribute \force_downto 1
  wire \ctr[11]

  attribute \ROUTING "LogicTILE(00,06):IMUX00;LogicTILE(00,06):IMUX00:I17 <= LogicTILE(00,06):RMUX40:O0;1;LogicTILE(00,06):alta_slice04:A;LogicTILE(00,06):alta_slice04:A <= LogicTILE(00,06):IMUX16:O0;1;LogicTILE(00,06):IMUX16;LogicTILE(00,06):IMUX16:I17 <= LogicTILE(00,06):RMUX40:O0;1;LogicTILE(00,06):alta_slice00:A;LogicTILE(00,06):alta_slice00:A <= LogicTILE(00,06):IMUX00:O0;1;LogicTILE(00,06):OMUX23;LogicTILE(00,06):OMUX23:I0 <= LogicTILE(00,06):alta_slice07:LutOut;1;LogicTILE(00,06):IMUX52;LogicTILE(00,06):IMUX52:I17 <= LogicTILE(00,06):RMUX40:O0;1;LogicTILE(00,06):OMUX22;LogicTILE(00,06):OMUX22:I0 <= LogicTILE(00,06):alta_slice07:LutOut;1;LogicTILE(00,06):alta_slice13:A;LogicTILE(00,06):alta_slice13:A <= LogicTILE(00,06):IMUX52:O0;1;LogicTILE(00,06):alta_slice07:LutOut;;1;LogicTILE(00,06):RMUX40;LogicTILE(00,06):RMUX40:I3 <= LogicTILE(00,06):OMUX23:O0;1;LogicTILE(00,06):IMUX24;LogicTILE(00,06):IMUX24:I4 <= LogicTILE(00,06):OMUX22:O0;1;LogicTILE(00,06):alta_slice06:A;LogicTILE(00,06):alta_slice06:A <= LogicTILE(00,06):IMUX24:O0;1"
  attribute \src "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[3]_new_

  attribute \ROUTING "LogicTILE(02,04):RMUX07;LogicTILE(02,04):RMUX07:I6 <= LogicTILE(04,04):RMUX49:O0;1;LogicTILE(04,08):RMUX37;LogicTILE(04,08):RMUX37:I3 <= BramTILE(03,08):BufMUX07:O0;1;IOTILE(02,01):RMUX08;IOTILE(02,01):RMUX08:I2 <= LogicTILE(02,04):RMUX07:O0;1;BramTILE(03,08):BufMUX07;;1;LogicTILE(04,04):RMUX49;LogicTILE(04,04):RMUX49:I20 <= LogicTILE(04,08):RMUX37:O0;1;IOTILE(02,01):IOMUX02;IOTILE(02,01):IOMUX02:I2 <= IOTILE(02,01):RMUX08:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[7]

  attribute \ROUTING "LogicTILE(01,08):IMUX48;LogicTILE(01,08):IMUX48:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):IMUX32;LogicTILE(01,08):IMUX32:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):alta_slice08:A;LogicTILE(01,08):alta_slice08:A <= LogicTILE(01,08):IMUX32:O0;1;LogicTILE(01,08):OMUX33;LogicTILE(01,08):OMUX33:I0 <= LogicTILE(01,08):alta_slice11:LutOut;1;LogicTILE(01,08):alta_slice11:LutOut;;1;LogicTILE(02,08):RMUX52;LogicTILE(02,08):RMUX52:I3 <= LogicTILE(01,08):OMUX33:O0;1;LogicTILE(02,08):IMUX04;LogicTILE(02,08):IMUX04:I19 <= LogicTILE(02,08):RMUX52:O0;1;LogicTILE(01,08):IMUX60;LogicTILE(01,08):IMUX60:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):OMUX35;LogicTILE(01,08):OMUX35:I0 <= LogicTILE(01,08):alta_slice11:LutOut;1;LogicTILE(01,08):alta_slice12:A;LogicTILE(01,08):alta_slice12:A <= LogicTILE(01,08):IMUX48:O0;1;LogicTILE(02,08):alta_slice01:A;LogicTILE(02,08):alta_slice01:A <= LogicTILE(02,08):IMUX04:O0;1;LogicTILE(01,08):RMUX70;LogicTILE(01,08):RMUX70:I3 <= LogicTILE(01,08):OMUX35:O0;1;LogicTILE(01,08):alta_slice15:A;LogicTILE(01,08):alta_slice15:A <= LogicTILE(01,08):IMUX60:O0;1"
  attribute \src "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[18]_new_

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):IMUX41;LogicTILE(00,06):IMUX41:I0 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):alta_slice10:B;LogicTILE(00,06):alta_slice10:B <= LogicTILE(00,06):IMUX41:O0;1;LogicTILE(00,06):IMUX05;LogicTILE(00,06):IMUX05:I1 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):IMUX57;LogicTILE(00,06):IMUX57:I0 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):IMUX13;LogicTILE(00,06):IMUX13:I0 <= LogicTILE(00,06):OMUX04:O0;1;LogicTILE(00,06):alta_slice01:B;LogicTILE(00,06):alta_slice01:B <= LogicTILE(00,06):IMUX05:O0;1;LogicTILE(00,06):alta_slice01:Q;;1;LogicTILE(00,06):OMUX04;LogicTILE(00,06):OMUX04:I1 <= LogicTILE(00,06):alta_slice01:Q;1;LogicTILE(00,06):alta_slice14:B;LogicTILE(00,06):alta_slice14:B <= LogicTILE(00,06):IMUX57:O0;1;LogicTILE(00,06):alta_slice03:B;LogicTILE(00,06):alta_slice03:B <= LogicTILE(00,06):IMUX13:O0;1"
  attribute \force_downto 1
  wire \ctr[7]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):alta_slice11:B;LogicTILE(00,06):alta_slice11:B <= LogicTILE(00,06):IMUX45:O0;1;LogicTILE(00,06):IMUX45;LogicTILE(00,06):IMUX45:I19 <= LogicTILE(00,06):RMUX53:O0;1;LogicTILE(00,06):alta_slice09:B;LogicTILE(00,06):alta_slice09:B <= LogicTILE(00,06):IMUX37:O0;1;LogicTILE(00,07):OMUX37;LogicTILE(00,07):OMUX37:I1 <= LogicTILE(00,07):alta_slice12:Q;1;LogicTILE(00,06):alta_slice07:B;LogicTILE(00,06):alta_slice07:B <= LogicTILE(00,06):IMUX29:O0;1;LogicTILE(00,07):alta_slice12:B;LogicTILE(00,07):alta_slice12:B <= LogicTILE(00,07):IMUX49:O0;1;LogicTILE(00,06):IMUX29;LogicTILE(00,06):IMUX29:I19 <= LogicTILE(00,06):RMUX53:O0;1;LogicTILE(00,06):IMUX37;LogicTILE(00,06):IMUX37:I19 <= LogicTILE(00,06):RMUX53:O0;1;LogicTILE(00,07):alta_slice12:Q;;1;LogicTILE(00,07):RMUX87;LogicTILE(00,07):RMUX87:I0 <= LogicTILE(00,07):OMUX38:O0;1;LogicTILE(00,06):RMUX53;LogicTILE(00,06):RMUX53:I17 <= LogicTILE(00,07):RMUX87:O0;1;LogicTILE(00,07):IMUX49;LogicTILE(00,07):IMUX49:I6 <= LogicTILE(00,07):OMUX37:O0;1;LogicTILE(00,07):OMUX38;LogicTILE(00,07):OMUX38:I1 <= LogicTILE(00,07):alta_slice12:Q;1"
  attribute \force_downto 1
  wire \ctr[1]

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[7]

  attribute \ROUTING "BramTILE(03,08):BufMUX06;;1;LogicTILE(04,08):RMUX45;LogicTILE(04,08):RMUX45:I2 <= BramTILE(03,08):BufMUX06:O0;1;LogicTILE(06,08):RMUX87;LogicTILE(06,08):RMUX87:I10 <= LogicTILE(04,08):RMUX45:O0;1;LogicTILE(07,04):RMUX80;LogicTILE(07,04):RMUX80:I9 <= LogicTILE(06,04):RMUX68:O0;1;LogicTILE(06,04):RMUX68;LogicTILE(06,04):RMUX68:I20 <= LogicTILE(06,08):RMUX87:O0;1;IOTILE(07,01):RMUX12;IOTILE(07,01):RMUX12:I0 <= LogicTILE(07,04):RMUX80:O0;1;IOTILE(07,01):IOMUX00;IOTILE(07,01):IOMUX00:I3 <= IOTILE(07,01):RMUX12:O0;1"
  attribute \src "bram_rom.v:7.13-7.17"
  wire \leds[6]

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[6]

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[5]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,07):OMUX07;LogicTILE(00,07):OMUX07:I1 <= LogicTILE(00,07):alta_slice02:Q;1;LogicTILE(00,07):IMUX09;LogicTILE(00,07):IMUX09:I1 <= LogicTILE(00,07):OMUX07:O0;1;LogicTILE(00,07):IMUX33;LogicTILE(00,07):IMUX33:I12 <= LogicTILE(00,07):RMUX11:O0;1;LogicTILE(00,07):alta_slice02:B;LogicTILE(00,07):alta_slice02:B <= LogicTILE(00,07):IMUX09:O0;1;LogicTILE(00,07):IMUX61;LogicTILE(00,07):IMUX61:I12 <= LogicTILE(00,07):RMUX11:O0;1;LogicTILE(00,07):alta_slice15:B;LogicTILE(00,07):alta_slice15:B <= LogicTILE(00,07):IMUX61:O0;1;LogicTILE(00,07):alta_slice08:B;LogicTILE(00,07):alta_slice08:B <= LogicTILE(00,07):IMUX33:O0;1;LogicTILE(00,07):alta_slice02:Q;;1;LogicTILE(00,07):OMUX08;LogicTILE(00,07):OMUX08:I1 <= LogicTILE(00,07):alta_slice02:Q;1;LogicTILE(00,07):RMUX11;LogicTILE(00,07):RMUX11:I2 <= LogicTILE(00,07):OMUX08:O0;1;LogicTILE(00,07):IMUX01;LogicTILE(00,07):IMUX01:I12 <= LogicTILE(00,07):RMUX11:O0;1;LogicTILE(00,07):alta_slice00:B;LogicTILE(00,07):alta_slice00:B <= LogicTILE(00,07):IMUX01:O0;1"
  attribute \force_downto 1
  wire \ctr[10]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):IMUX42;LogicTILE(00,06):IMUX42:I8 <= LogicTILE(00,06):OMUX43:O0;1;LogicTILE(00,06):alta_slice14:Q;;1;LogicTILE(00,06):IMUX14;LogicTILE(00,06):IMUX14:I8 <= LogicTILE(00,06):OMUX43:O0;1;LogicTILE(00,06):IMUX58;LogicTILE(00,06):IMUX58:I7 <= LogicTILE(00,06):OMUX43:O0;1;LogicTILE(00,06):alta_slice10:C;LogicTILE(00,06):alta_slice10:C <= LogicTILE(00,06):IMUX42:O0;1;LogicTILE(00,06):OMUX43;LogicTILE(00,06):OMUX43:I1 <= LogicTILE(00,06):alta_slice14:Q;1;LogicTILE(00,06):alta_slice03:C;LogicTILE(00,06):alta_slice03:C <= LogicTILE(00,06):IMUX14:O0;1;LogicTILE(00,06):alta_slice14:C;LogicTILE(00,06):alta_slice14:C <= LogicTILE(00,06):IMUX58:O0;1"
  attribute \force_downto 1
  wire \ctr[8]

  attribute \ROUTING "LogicTILE(01,08):alta_slice10:A;LogicTILE(01,08):alta_slice10:A <= LogicTILE(01,08):IMUX40:O0;1;LogicTILE(01,08):IMUX44;LogicTILE(01,08):IMUX44:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):alta_slice11:A;LogicTILE(01,08):alta_slice11:A <= LogicTILE(01,08):IMUX44:O0;1;LogicTILE(01,08):alta_slice05:A;LogicTILE(01,08):alta_slice05:A <= LogicTILE(01,08):IMUX20:O0;1;LogicTILE(01,08):OMUX23;LogicTILE(01,08):OMUX23:I0 <= LogicTILE(01,08):alta_slice07:LutOut;1;LogicTILE(01,08):alta_slice07:LutOut;;1;LogicTILE(01,08):IMUX40;LogicTILE(01,08):IMUX40:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):RMUX40;LogicTILE(01,08):RMUX40:I3 <= LogicTILE(01,08):OMUX23:O0;1;LogicTILE(01,08):IMUX52;LogicTILE(01,08):IMUX52:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):IMUX20;LogicTILE(01,08):IMUX20:I17 <= LogicTILE(01,08):RMUX40:O0;1;LogicTILE(01,08):alta_slice13:A;LogicTILE(01,08):alta_slice13:A <= LogicTILE(01,08):IMUX52:O0;1"
  attribute \src "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[15]_new_

  attribute \ROUTING "LogicTILE(02,08):alta_slice10:A;LogicTILE(02,08):alta_slice10:A <= LogicTILE(02,08):IMUX40:O0;1;LogicTILE(02,08):OMUX05;LogicTILE(02,08):OMUX05:I0 <= LogicTILE(02,08):alta_slice01:LutOut;1;LogicTILE(02,08):alta_slice06:A;LogicTILE(02,08):alta_slice06:A <= LogicTILE(02,08):IMUX24:O0;1;LogicTILE(02,08):IMUX40;LogicTILE(02,08):IMUX40:I12 <= LogicTILE(02,08):RMUX10:O0;1;LogicTILE(02,08):alta_slice01:LutOut;;1;LogicTILE(02,08):RMUX10;LogicTILE(02,08):RMUX10:I1 <= LogicTILE(02,08):OMUX05:O0;1;LogicTILE(02,08):OMUX04;LogicTILE(02,08):OMUX04:I0 <= LogicTILE(02,08):alta_slice01:LutOut;1;LogicTILE(02,08):IMUX00;LogicTILE(02,08):IMUX00:I1 <= LogicTILE(02,08):OMUX04:O0;1;LogicTILE(02,08):IMUX24;LogicTILE(02,08):IMUX24:I12 <= LogicTILE(02,08):RMUX10:O0;1;LogicTILE(02,08):alta_slice00:A;LogicTILE(02,08):alta_slice00:A <= LogicTILE(02,08):IMUX00:O0;1"
  attribute \src "bram_rom.v:27.9-27.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
  wire $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[21]_new_

  attribute \ROUTING ""
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire $auto$hierarchy.cc:1245:execute$3[8]

  attribute \unused_bits "25"
  attribute \src "bram_rom.v:25.12-25.15"
  attribute \ROUTING "LogicTILE(00,06):IMUX25;LogicTILE(00,06):IMUX25:I18 <= LogicTILE(00,06):RMUX47:O0;1;LogicTILE(00,06):alta_slice06:B;LogicTILE(00,06):alta_slice06:B <= LogicTILE(00,06):IMUX25:O0;1;LogicTILE(00,06):alta_slice04:Q;;1;LogicTILE(00,06):alta_slice13:B;LogicTILE(00,06):alta_slice13:B <= LogicTILE(00,06):IMUX53:O0;1;LogicTILE(00,06):OMUX13;LogicTILE(00,06):OMUX13:I1 <= LogicTILE(00,06):alta_slice04:Q;1;LogicTILE(00,06):OMUX14;LogicTILE(00,06):OMUX14:I1 <= LogicTILE(00,06):alta_slice04:Q;1;LogicTILE(00,06):IMUX17;LogicTILE(00,06):IMUX17:I2 <= LogicTILE(00,06):OMUX13:O0;1;LogicTILE(00,06):alta_slice04:B;LogicTILE(00,06):alta_slice04:B <= LogicTILE(00,06):IMUX17:O0;1;LogicTILE(00,06):alta_slice00:B;LogicTILE(00,06):alta_slice00:B <= LogicTILE(00,06):IMUX01:O0;1;LogicTILE(00,06):RMUX47;LogicTILE(00,06):RMUX47:I0 <= LogicTILE(00,06):OMUX14:O0;1;LogicTILE(00,06):IMUX01;LogicTILE(00,06):IMUX01:I18 <= LogicTILE(00,06):RMUX47:O0;1;LogicTILE(00,06):IMUX53;LogicTILE(00,06):IMUX53:I18 <= LogicTILE(00,06):RMUX47:O0;1"
  attribute \force_downto 1
  wire \ctr[4]

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice11"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:9.33-9.88"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$573_LC
    parameter \FF_USED 1
    parameter \INIT 16'0101010101010101
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET $PACKER_VCC_NET \ctr[0] }
    connect \Q \ctr[0]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(02,08):alta_slice00"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$572_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[24] \ctr[23] \ctr[22] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[21]_new_ }
    connect \Q \ctr[24]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(02,08):alta_slice10"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$571_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[23] \ctr[22] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[21]_new_ }
    connect \Q \ctr[23]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(02,08):alta_slice01"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$570_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \F $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[21]_new_
    connect \CLK { }
    connect \I { \ctr[21] \ctr[20] \ctr[19] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[18]_new_ }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(02,08):alta_slice06"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$569_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[22] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[21]_new_ }
    connect \Q \ctr[22]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice08"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$568_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[21] \ctr[20] \ctr[19] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[18]_new_ }
    connect \Q \ctr[21]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice12"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$567_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[20] \ctr[19] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[18]_new_ }
    connect \Q \ctr[20]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice11"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$566_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \F $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[18]_new_
    connect \CLK { }
    connect \I { \ctr[18] \ctr[17] \ctr[16] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[15]_new_ }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice15"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$565_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[19] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[18]_new_ }
    connect \Q \ctr[19]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice13"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$564_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[18] \ctr[17] \ctr[16] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[15]_new_ }
    connect \Q \ctr[18]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice05"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$563_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[17] \ctr[16] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[15]_new_ }
    connect \Q \ctr[17]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice07"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$562_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \F $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[15]_new_
    connect \CLK { }
    connect \I { \ctr[15] \ctr[14] \ctr[13] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[12]_new_ }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice10"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$561_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[16] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[15]_new_ }
    connect \Q \ctr[16]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice04"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$560_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[15] \ctr[14] \ctr[13] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[12]_new_ }
    connect \Q \ctr[15]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice00"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$559_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[14] \ctr[13] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[12]_new_ }
    connect \Q \ctr[14]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice15"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$558_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \F $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[12]_new_
    connect \CLK { }
    connect \I { \ctr[12] \ctr[11] \ctr[10] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[9]_new_ }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(01,08):alta_slice03"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$557_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[13] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[12]_new_ }
    connect \Q \ctr[13]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice08"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$556_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[12] \ctr[11] \ctr[10] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[9]_new_ }
    connect \Q \ctr[12]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice00"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$555_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[11] \ctr[10] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[9]_new_ }
    connect \Q \ctr[11]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice03"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$554_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \F $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[9]_new_
    connect \CLK { }
    connect \I { \ctr[9] \ctr[8] \ctr[7] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[6]_new_ }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice02"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$553_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[10] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[9]_new_ }
    connect \Q \ctr[10]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice10"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$552_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[9] \ctr[8] \ctr[7] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[6]_new_ }
    connect \Q \ctr[9]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice14"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$551_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[8] \ctr[7] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[6]_new_ }
    connect \Q \ctr[8]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice00"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$550_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \F $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[6]_new_
    connect \CLK { }
    connect \I { \ctr[6] \ctr[5] \ctr[4] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[3]_new_ }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice01"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$549_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[7] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[6]_new_ }
    connect \Q \ctr[7]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice06"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$548_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[6] \ctr[5] \ctr[4] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[3]_new_ }
    connect \Q \ctr[6]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice13"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$547_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[5] \ctr[4] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[3]_new_ }
    connect \Q \ctr[5]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice07"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$546_LC
    parameter \FF_USED 0
    parameter \INIT 16'1000000000000000
    parameter \K 4
    connect \F $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[3]_new_
    connect \CLK { }
    connect \I { \ctr[3] \ctr[2] \ctr[1] \ctr[0] }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice04"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$545_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[4] $abc$541$auto$alumacc.cc:485:replace_alu$5.CO[3]_new_ }
    connect \Q \ctr[4]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice11"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$544_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111111110000000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { \ctr[3] \ctr[2] \ctr[1] \ctr[0] }
    connect \Q \ctr[3]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,06):alta_slice09"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$543_LC
    parameter \FF_USED 1
    parameter \INIT 16'0111100001111000
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET \ctr[2] \ctr[1] \ctr[0] }
    connect \Q \ctr[2]
  end

  attribute \BEL_STRENGTH 1
  attribute \module_not_derived 1
  attribute \NEXTPNR_BEL "LogicTILE(00,07):alta_slice12"
  attribute \src "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
  cell \GENERIC_SLICE $abc$541$auto$blifparse.cc:498:parse_blif$542_LC
    parameter \FF_USED 1
    parameter \INIT 16'0110011001100110
    parameter \K 4
    connect \F { }
    connect \CLK \clk
    connect \I { $PACKER_VCC_NET $PACKER_VCC_NET \ctr[1] \ctr[0] }
    connect \Q \ctr[1]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,08):alta_slice04"
  cell \GENERIC_SLICE $PACKER_VCC
    parameter \FF_USED 0
    parameter \INIT 16'1111111111111111
    parameter \K 4
    connect \F $PACKER_VCC_NET
    connect \CLK { }
    connect \I { $auto$jsonparse.cc:516:json_import$8 $auto$jsonparse.cc:516:json_import$7 $auto$jsonparse.cc:516:json_import$6 $auto$jsonparse.cc:516:json_import$5 }
    connect \Q { }
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(07,01):alta_rio00"
  attribute \src "bram_rom.v:11.49-11.72"
  cell \GENERIC_IOB \led6_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[6]
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(00,09):alta_rio00"
  attribute \src "bram_rom.v:17.49-17.72"
  cell \GENERIC_IOB \led3_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[3]
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(01,09):alta_rio03"
  attribute \src "bram_rom.v:21.49-21.72"
  cell \GENERIC_IOB \led1_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[1]
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(02,09):alta_rio00"
  attribute \src "bram_rom.v:23.49-23.72"
  cell \GENERIC_IOB \led0_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[0]
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(02,01):alta_rio02"
  attribute \src "bram_rom.v:9.49-9.72"
  cell \GENERIC_IOB \led7_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[7]
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(04,09):alta_rio00"
  attribute \src "bram_rom.v:5.49-5.67"
  cell \GENERIC_IOB \clk_ibuf
    parameter \OUTPUT_USED 0
    parameter \INPUT_USED 1
    connect \O \clk
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(06,09):alta_rio02"
  attribute \src "bram_rom.v:13.49-13.72"
  cell \GENERIC_IOB \led5_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[5]
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(01,09):alta_rio01"
  attribute \src "bram_rom.v:15.49-15.72"
  cell \GENERIC_IOB \led4_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[4]
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "LogicTILE(02,08):alta_slice11"
  cell \GENERIC_SLICE $PACKER_GND
    parameter \FF_USED 0
    parameter \INIT 16'0000000000000000
    parameter \K 4
    connect \F $PACKER_GND_NET
    connect \CLK { }
    connect \I { $auto$jsonparse.cc:516:json_import$4 $auto$jsonparse.cc:516:json_import$3 $auto$jsonparse.cc:516:json_import$2 $auto$jsonparse.cc:516:json_import$1 }
    connect \Q { }
  end

  attribute \BEL_STRENGTH 1
  attribute \NEXTPNR_BEL "BramTILE(03,08)"
  attribute \src "bram_rom.v:31.14-37.2"
  attribute \module_not_derived 1
  cell \GENERIC_BRAM \ram_inst
    parameter \INIT_VAL 4608'011011101001001110111111001111001001101111111000011010000010101010010011110100100101011101000011100001001000111010101101100101110100000010111000111100010111101011000000000101001111101110011110110101001110001101100011111110110001101001001110011001000010011001010110101100011000001011001011001011100001000100100000001101011110000110010011010000101001001111001100110000000101110111001111101010010001001010010110010100011001001101000100000110001100011101011110010000010100111110111011000000010110001000000001100001101011000010000011010110011101011110110000110100001100100001010101100110110111010001110000100110100011011101010110011000111111001010110010011110010111101010000000001100011010110001110000111011111110101110100010000101011010111100100111111100100010010111100000001001010011100100101111110000010011100110101001111101000011100110101100100000111101100100010111001011110010010100101101010110000101111111001111000010100101011011010001110111110000101011100111010001110111111111110001010011100011100111001010001110110010000101111101000010100101101110011010001101101000111100111011101001011110011011011111010011111100111001110111101100010000111100000110000010001101011010001011110001100011011101010011001011011111000010000000111001111100100101101001010100101100001100111010000110010001101101110111011000010111000000010110001110101110110111001010000001100011110000111010010111001011100000111110110011100011011110011101111101101000111001110111100110010000111111010000010001111000101010101101110001001011101001000101101111001000001001000010001000000110111110111101011010011011110000011011000101101101111000001111010001011010010111101000011011000111100001001100101100110101110001001101101000010110000011111000001011101100111101101101010101100000011100000111111000011100001011010011011101100010011001010011101000110000100001001111001010000000100010111110111111101000010101011110101111011111010001001101010101101011010001111010000001100111110011111000100111001001000000001000100000001101110111010011001001010010100110111010011100101001101011101000010011110011011011101101010001110011110101110011101101001111111000110110110100010111111110101110000111100110100100001001001000000011001000110100101111001111000111010111100011000011100011101000110011000010100101110000011100110110000101001100111000001010101101101110011000101110110100001001011000101011010101001101111100100111001110000010011010101010100100101110000111110111000010010111110011011001011001100000010011011111100010011100011101110100000110011101100111111110011111010011111011101011011001001110110000010100100001100111101110100000110001011111000010011011110100010011111111010000101010101110111010010101100001011010001001010001110001100010001000111101000011110001100011011101111011001001001110011010001100001101110010111100011000001011100011011010101001101001110100011110110010110101100010101011001001000000110011101011100010011110111110001101000000011100001001110100100111101011000010100011011001010011010010101100101000010011010111110001110000110010100111001001011011100010101010000101001101000110110101110100010111000010011100111101100100010110001110011011001100100000010011011101010110111111010000101010000011111101001000010011010010000111010000100011111111001111100000100110011000001011000100001111000110110010001001101000000110101011011011110100001110100111100010100100110000010001001100011101110100110011111101010010001101110100101101011011010000101001011010010011011011001110101111011111011100010010010111100101111111101110110001010101110100101000010111100011110110111001011100111111110011100100001010010011011011100100111010001000111010111100001010001000011100010011010100000110001100101100100010000111111000111010011100111011100111000010110000110110101011101001011101111101000010001011011100011100011111110010101110010101000010010110000111100001001100010111100111011011001110001101000000001010011100000001010100010000011011111011010011000010111100110111000011100111110111010101010000000010010011110100011111011011011100010011011100001110110111000101010001101101110100000000111110100100001111000110101111100010100011101000111011011001110010100100110001011101010100110000001000010111110101000101000110101100100010101001000111100101100100110000001111011100110001101010101110110101111001100001001101011100000011001111011100111011001101000000000010111011011000111101011101111111100011111111000111001100010001000000110110111010000001001011010110011110010010110101011100100101101001011000111110111100001101111110000110011100110110001000011101000100111000100111001001010110100101011101010101111000001000100010100000110000000110111000110000010000011101000011
    connect \WeRenA $PACKER_GND_NET
    connect \DataOutA { $auto$hierarchy.cc:1245:execute$3[9] $auto$hierarchy.cc:1245:execute$3[8] $auto$hierarchy.cc:1245:execute$3[7] $auto$hierarchy.cc:1245:execute$3[6] $auto$hierarchy.cc:1245:execute$3[5] $auto$hierarchy.cc:1245:execute$3[4] $auto$hierarchy.cc:1245:execute$3[3] $auto$hierarchy.cc:1245:execute$3[2] $auto$hierarchy.cc:1245:execute$3[1] $auto$hierarchy.cc:1245:execute$3[0] \leds[7] \leds[6] \leds[5] \leds[4] \leds[3] \leds[2] \leds[1] \leds[0] }
    connect \Clk0 \clk
    connect \AsyncReset0 $PACKER_GND_NET
    connect \AddressA { \ctr[24] \ctr[23] \ctr[22] \ctr[21] \ctr[20] \ctr[19] \ctr[18] \ctr[17] \ctr[16] \ctr[15] \ctr[14] \ctr[13] }
  end

  attribute \module_not_derived 1
  attribute \BEL_STRENGTH 5
  attribute \keep 1
  attribute \NEXTPNR_BEL "IOTILE(00,09):alta_rio02"
  attribute \src "bram_rom.v:19.49-19.72"
  cell \GENERIC_IOB \led2_obuf
    parameter \OUTPUT_USED 1
    parameter \INPUT_USED 0
    connect \I \leds[2]
  end
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:60.1-72.10"
module \GENERIC_BRAM

  parameter \INIT_VAL 4608'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000

  attribute \src "synth/prims.v:68.17-68.23"
  wire input 14 \WeRenB

  attribute \src "synth/prims.v:68.9-68.15"
  wire input 13 \WeRenA

  attribute \src "synth/prims.v:67.23-67.34"
  wire input 12 \AsyncReset1

  attribute \src "synth/prims.v:67.15-67.21"
  wire input 11 \ClkEn1

  attribute \src "synth/prims.v:67.9-67.13"
  wire input 10 \Clk1

  attribute \src "synth/prims.v:66.23-66.34"
  wire input 9 \AsyncReset0

  attribute \src "synth/prims.v:66.15-66.21"
  wire input 8 \ClkEn0

  attribute \src "synth/prims.v:66.9-66.13"
  wire input 7 \Clk0

  attribute \src "synth/prims.v:65.26-65.34"
  wire width 18 output 6 \DataOutB

  attribute \src "synth/prims.v:65.16-65.24"
  wire width 18 output 5 \DataOutA

  attribute \src "synth/prims.v:64.26-64.34"
  wire width 12 input 4 \AddressB

  attribute \src "synth/prims.v:64.16-64.24"
  wire width 12 input 3 \AddressA

  attribute \src "synth/prims.v:63.27-63.34"
  wire width 18 input 2 \DataInB

  attribute \src "synth/prims.v:63.17-63.24"
  wire width 18 input 1 \DataInA
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:40.1-58.10"
module \GENERIC_IOB

  parameter \INPUT_USED 1'0
  parameter \OUTPUT_USED 1'0
  parameter \ENABLE_USED 1'0

  attribute \src "synth/prims.v:47.9-47.10"
  wire output 4 \O

  attribute \src "synth/prims.v:46.11-46.13"
  wire input 3 \EN

  attribute \src "synth/prims.v:46.8-46.9"
  wire input 2 \I

  attribute \src "synth/prims.v:45.8-45.11"
  wire inout 1 \PAD
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:21.1-38.10"
module \GENERIC_SLICE

  parameter \K 4
  parameter \INIT 16'0000000000000000
  parameter \FF_USED 1'0

  attribute \src "synth/prims.v:29.9-29.10"
  wire output 4 \Q

  attribute \src "synth/prims.v:28.9-28.10"
  wire output 3 \F

  attribute \src "synth/prims.v:27.16-27.17"
  wire width 4 input 2 \I

  attribute \src "synth/prims.v:26.8-26.11"
  wire input 1 \CLK
end

attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:13.1-19.10"
module \DFF

  attribute \src "synth/prims.v:15.13-15.14"
  wire output 3 \Q

  attribute \src "synth/prims.v:14.13-14.14"
  wire input 2 \D

  attribute \src "synth/prims.v:14.8-14.11"
  wire input 1 \CLK
end

attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "synth/prims.v:3.1-11.10"
module \LUT

  parameter \K 4
  parameter \INIT 16'0000000000000000

  attribute \src "synth/prims.v:8.9-8.10"
  wire output 2 \Q

  attribute \src "synth/prims.v:7.16-7.17"
  wire width 4 input 1 \I
end
