{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "08", "@year": "2019", "@timestamp": "2019-11-08T10:01:44.000044-05:00", "@month": "11"}, "ait:date-sort": {"@day": "30", "@year": "2015", "@month": "10"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Tallinn University of Technology"}, {"$": "Department of Computer Engineering"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "@type": "auth", "ce:surname": "Kruus", "@auid": "21743125900", "ce:indexed-name": "Kruus M."}]}], "citation-title": "FPGA-based time and cost effective Hamming weight comparators for binary vectors", "abstracts": "\u00a9 2015 IEEE.The paper shows that resources and performance of Hamming weight comparators for binary vectors significantly depend on available basic elements from which the comparators are built and, thus, to optimize the final circuits different design techniques need to be applied. The presented analysis of existing solutions clearly demonstrates that although they may be efficient for one platform (such as fully customized circuits), for another platform (such as FPGA) they become not advantageous at all. The paper suggests several, supplementing each other, Hamming weight counters and comparators based on optimized mapping of the circuits to FPGA look-up tables giving the best performance and the fewest resources compared to the best known alternatives. It is shown that the proposed methods are easily adjustable to a wide range of problem dimensions. Besides, the paper gives well-defined recommendations that enable the most appropriate circuit to be chosen for particular requirements such as the size of the vectors and the required performance. Final evaluations of the results have been done through prototyping in FPGAs and comparison with the best known alternatives.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Field-programmable gate arrays", "@xml:lang": "eng"}, {"$": "Hamming weight comparator", "@xml:lang": "eng"}, {"$": "Hamming weight counter", "@xml:lang": "eng"}, {"$": "Parallel processing", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings - EUROCON 2015", "@xml:lang": "eng"}, "@type": "p", "isbn": {"$": "9781479985692", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "International Conference on Computer as a Tool, IEEE EUROCON 2015", "confsponsors": {"confsponsor": null, "@complete": "n"}, "conforganization": "Universidad D Salamanca and IEEE Seccion Espana", "confcatnumber": "CFP15EUR-CDR", "confseriestitle": "International Conference on Computer as a Tool", "conflocation": {"@country": "esp", "city": "Salamanca"}, "confcode": "118530", "confdate": {"enddate": {"@day": "11", "@year": "2015", "@month": "09"}, "startdate": {"@day": "08", "@year": "2015", "@month": "09"}}}}}, "sourcetitle": "Proceedings - EUROCON 2015", "contributor-group": [{"contributor": {"ce:given-name": "Manuel", "@seq": "1", "ce:initials": "M.", "ce:surname": "Grana", "@role": "edit", "ce:indexed-name": "Grana M."}}, {"contributor": {"ce:given-name": "Emilio", "@seq": "1", "ce:initials": "E.", "ce:surname": "Corchado", "@role": "edit", "ce:indexed-name": "Corchado E."}}, {"contributor": {"ce:given-name": "Jesus", "@seq": "1", "ce:initials": "J.", "ce:surname": "Fraile-Ardanuy", "@role": "edit", "ce:indexed-name": "Fraile-Ardanuy J."}}, {"contributor": {"ce:given-name": "Hector", "@seq": "1", "ce:initials": "H.", "ce:surname": "Quintian", "@role": "edit", "ce:indexed-name": "Quintian H."}}, {"contributor": {"ce:given-name": "Athanasios", "@seq": "1", "ce:initials": "A.", "ce:surname": "Kakarountas", "@role": "edit", "ce:indexed-name": "Kakarountas A."}}, {"contributor": {"ce:given-name": "Jan", "@seq": "1", "ce:initials": "J.", "ce:surname": "Haase", "@role": "edit", "ce:indexed-name": "Haase J."}}, {"contributor": {"ce:given-name": "Carl James", "@seq": "1", "ce:initials": "C.J.", "ce:surname": "Debono", "@role": "edit", "ce:indexed-name": "Debono C.J."}}], "publicationdate": {"month": "10", "year": "2015", "date-text": {"@xfab-added": "true", "$": "30 October 2015"}, "day": "30"}, "sourcetitle-abbrev": "Proc. - EUROCON", "@country": "usa", "issuetitle": "Proceedings - EUROCON 2015", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7313700", "@srcid": "21100453526"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1706"}, {"$": "2102"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "694.4", "classification-description": "Storage"}, {"classification-code": "713.5", "classification-description": "Other Electronic Circuits"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}, {"classification-code": "741.3", "classification-description": "Optical Devices and Systems"}, {"classification-code": "911.2", "classification-description": "Industrial Economics"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENER"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "04", "@year": "2016", "@timestamp": "BST 19:16:52", "@month": "04"}}, "itemidlist": {"itemid": [{"$": "609325663", "@idtype": "PUI"}, {"$": "648025846", "@idtype": "CAR-ID"}, {"$": "20161402178608", "@idtype": "CPX"}, {"$": "84961719984", "@idtype": "SCP"}, {"$": "84961719984", "@idtype": "SGR"}], "ce:doi": "10.1109/EUROCON.2015.7313700"}}, "tail": {"bibliography": {"@refcount": "25", "reference": [{"ref-fulltext": "B. Parhami, \"Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters,\" IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 56, no. 2, pp. 167-171, 2009.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems-II: Express Briefs"}}, {"ref-fulltext": "V. Pedroni, \"Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations,\" in Proc. IEEE International Symposium on Circuits and Systems, vol. 2, Vancouver, Canada, 2004, pp. 585-588.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2"}, "pagerange": {"@first": "585", "@last": "588"}}, "ref-text": "Vancouver, Canada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proc IEEE International Symposium on Circuits and Systems"}}, {"ref-fulltext": "K. Chen, \"Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions,\" IEEE Transactions on Circuits and Systems, vol. 36, no. 6, pp. 785-794, 1989.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1989"}, "ref-title": {"ref-titletext": "Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions"}, "refd-itemidlist": {"itemid": {"$": "84939764389", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "36", "@issue": "6"}, "pagerange": {"@first": "785", "@last": "794"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen K."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems"}}, {"ref-fulltext": "P.D. Wendt, E.J. Coyle, and N.C. Gallagher, \"Stack filters,\" IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 34, no. 4, pp. 898-908, 1986.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "ref-title": {"ref-titletext": "Stack filters"}, "refd-itemidlist": {"itemid": {"$": "84939706148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "4"}, "pagerange": {"@first": "898", "@last": "908"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.D.", "@_fa": "true", "ce:surname": "Wendt", "ce:indexed-name": "Wendt P.D."}, {"@seq": "2", "ce:initials": "E.J.", "@_fa": "true", "ce:surname": "Coyle", "ce:indexed-name": "Coyle E.J."}, {"@seq": "3", "ce:initials": "N.C.", "@_fa": "true", "ce:surname": "Gallagher", "ce:indexed-name": "Gallagher N.C."}]}, "ref-sourcetitle": "IEEE Transactions on Acoustics, Speech and Signal Processing"}}, {"ref-fulltext": "M. Storace and T. Poggi, \"Digital architectures realizing piecewiselinear multivariate functions: Two FPGA implementations,\" International Journal of Circuit Theory and Applications, vol. 39, no. 1, pp. 1-15, 2011.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Digital architectures realizing piecewiselinear multivariate functions: Two FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "78651499977", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Storace", "ce:indexed-name": "Storace M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Poggi", "ce:indexed-name": "Poggi T."}]}, "ref-sourcetitle": "International Journal of Circuit Theory and Applications"}}, {"ref-fulltext": "K. Asada, S. Kumatsu, and M. Ikeda, \"Associative memory with minimum Hamming distance detector and its application to bus data encoding,\" in Proc. IEEE Asia-Pacific Application-Specific Integrated Circuits Conference, Seoul, Korea, 1999, pp. 16-18.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Associative memory with minimum Hamming distance detector and its application to bus data encoding"}, "refd-itemidlist": {"itemid": {"$": "34249044219", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "16", "@last": "18"}}, "ref-text": "Seoul, Korea", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Asada", "ce:indexed-name": "Asada K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumatsu", "ce:indexed-name": "Kumatsu S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ikeda", "ce:indexed-name": "Ikeda M."}]}, "ref-sourcetitle": "Proc IEEE Asia-Pacific Application-Specific Integrated Circuits Conference"}}, {"ref-fulltext": "C. Barral, J.S. Coron, and D. Naccache, \"Externalized fingerprint matching,\" in Proc. International Conference on Biometric Authentication, Hong Kong, 2004, pp. 309-315.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Externalized fingerprint matching"}, "refd-itemidlist": {"itemid": {"$": "34249093015", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "309", "@last": "315"}}, "ref-text": "Hong Kong", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Barral", "ce:indexed-name": "Barral C."}, {"@seq": "2", "ce:initials": "J.S.", "@_fa": "true", "ce:surname": "Coron", "ce:indexed-name": "Coron J.S."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Naccache", "ce:indexed-name": "Naccache D."}]}, "ref-sourcetitle": "Proc. International Conference on Biometric Authentication"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, and L. Cheremisiniva, Combinatorial Algorithms of Discrete Mathematics. TUT Press, Estonia, 2008.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "TUT Press Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A Software/reconfigurable hardware SAT solver,\" IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 4, pp. 408-419, 2004.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A Software/reconfigurable hardware SAT solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration Systems"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III. Addison-Wesley, 2011.", "@id": "10", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84961758071", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}, "pagerange": {"@first": "2011"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Digital Hamming weight and distance analyzers for binary vectors and matrices,\" International Journal of Innovative Computing, Information and Control, vol. 9, no.12, pp. 4825-4849, 2013.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "L. Field, T. Barnie, J. Blundy, R.A. Brooker, D. Keir, E. Lewi, and K. Saunders, \"Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale,\" Bulletin of Volcanology, vol. 74, no. 10, pp. 2251-2271, 2012.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bulletin of Volcanology"}}, {"ref-fulltext": "V.A. Pedroni, \"Compact fixed-threshold and two-vector Hamming comparators,\" Electronics Letters, vol. 39, no. 24, pp. 1705-1706, 2003.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Compact fixed-threshold and two-vector Hamming comparators"}, "refd-itemidlist": {"itemid": {"$": "0345134654", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "24"}, "pagerange": {"@first": "1705", "@last": "1706"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V.A."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "S.J. Piestrak, \"Efficient Hamming weight comparators of binary vectors,\" Electronics Letters, vol. 43. No. 11, pp. 611-612, 2007.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and implementation of counting networks,\" Computing Journal, vol. 97, no. 6, pp. 557-577, 2015.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing Journal"}}, {"ref-fulltext": "H.T. Vergos, D. Bakalis, and A. Anastasiou, \"Lookahead Architectures for Hamming distance and fixed-threshold Hamming weight comparators,\", Circuits, Systems and Signal Processing, vol. 34, no. 4, pp. 1041-1056, 2015.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Lookahead Architectures for Hamming distance and fixed-threshold Hamming weight comparators"}, "refd-itemidlist": {"itemid": {"$": "84925351554", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "4"}, "pagerange": {"@first": "1041", "@last": "1056"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.T.", "@_fa": "true", "ce:surname": "Vergos", "ce:indexed-name": "Vergos H.T."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Bakalis", "ce:indexed-name": "Bakalis D."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Anastasiou", "ce:indexed-name": "Anastasiou A."}]}, "ref-sourcetitle": "Circuits, Systems and Signal Processing"}}, {"ref-fulltext": "Xilinx Inc., Xilinx 7 series FPGA libraries guide for HDL designs, 2011, http://www.xilinx.com/support/documentation/sw-manuals/xilinx13-3/7 series-hdl.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/swmanuals/xilinx133/7serieshdl", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84927627726", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc", "ref-sourcetitle": "Xilinx 7 Series FPGA Libraries Guide for HDL Designs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, and L. Titarenko, Synthesis and Optimization of FPGA-based Systems. Springer, 2014.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip. TUT Press, 2014.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Digilent Inc. products, Nexys4\u2122 FPGA board reference manual, 2013.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84961766484", "@idtype": "SGR"}}, "ref-text": "Digilent Inc. products, Nexys4\u2122 FPGA board reference manual"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers,\" in Proc. 45th ACM/IEEE Design Automation Conference, Anaheim, California, USA, 2008, pp. 780-785.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-text": "Anaheim, California, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45th ACM/IEEE Design Automation Conference"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov, and A. Sudnitson, \"Fast Matrix Covering in All Programmable Systems-on-Chip,\" Electronics and Electrical Engineering, vol. 20, no. 5, pp. 150-153, 2014.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Fast matrix covering in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84901019834", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering"}}, {"ref-fulltext": "D.G. Bailey, Design for Embedded Image Processing on FPGAs. John Wiley and Sons, 2011.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "John iley and Sons", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for Embedded Image Processing on FPGAs"}}, {"ref-fulltext": "R. Nasr, R. Vernica, C. Li, and P. Baldi, \"Speeding up chemical searches using the inverted index: The convergence of chemoinformatics and text search methods,\" Journal of Chemical Information and Modeling, vol. 52, no. 4, pp. 891-900, 2012.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Speeding up chemical searches using the inverted index: The convergence of chemoinformatics and text search methods"}, "refd-itemidlist": {"itemid": {"$": "84862022229", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "52", "@issue": "4"}, "pagerange": {"@first": "891", "@last": "900"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Nasr", "ce:indexed-name": "Nasr R."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Vernica", "ce:indexed-name": "Vernica R."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li C."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Baldi", "ce:indexed-name": "Baldi P."}]}, "ref-sourcetitle": "Journal of Chemical Information and Modeling"}}, {"ref-fulltext": "Dalke Scientific Software, LLC, Faster population counts, 2011, http://dalkescientific.com/writings/diary/archive/2011/11/02/faster-popc ount-update.html.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/fasterpopcountupdate.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84961758030", "@idtype": "SGR"}}, "ref-text": "LLC, Faster population counts", "ref-sourcetitle": "Dalke Scientific Software"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84961719984", "dc:description": "\u00a9 2015 IEEE.The paper shows that resources and performance of Hamming weight comparators for binary vectors significantly depend on available basic elements from which the comparators are built and, thus, to optimize the final circuits different design techniques need to be applied. The presented analysis of existing solutions clearly demonstrates that although they may be efficient for one platform (such as fully customized circuits), for another platform (such as FPGA) they become not advantageous at all. The paper suggests several, supplementing each other, Hamming weight counters and comparators based on optimized mapping of the circuits to FPGA look-up tables giving the best performance and the fewest resources compared to the best known alternatives. It is shown that the proposed methods are easily adjustable to a wide range of problem dimensions. Besides, the paper gives well-defined recommendations that enable the most appropriate circuit to be chosen for particular requirements such as the size of the vectors and the required performance. Final evaluations of the results have been done through prototyping in FPGAs and comparison with the best known alternatives.", "prism:coverDate": "2015-10-30", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84961719984", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84961719984"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84961719984&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84961719984&origin=inward"}], "prism:isbn": "9781479985692", "prism:publicationName": "Proceedings - EUROCON 2015", "source-id": "21100453526", "citedby-count": "4", "subtype": "cp", "dc:title": "FPGA-based time and cost effective Hamming weight comparators for binary vectors", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/EUROCON.2015.7313700", "article-number": "7313700", "dc:identifier": "SCOPUS_ID:84961719984", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Basic elements", "@weight": "b", "@candidate": "n"}, {"$": "Binary vectors", "@weight": "b", "@candidate": "n"}, {"$": "Cost effective", "@weight": "b", "@candidate": "n"}, {"$": "Design technique", "@weight": "b", "@candidate": "n"}, {"$": "Hamming weights", "@weight": "b", "@candidate": "n"}, {"$": "Look up table", "@weight": "b", "@candidate": "n"}, {"$": "Parallel processing", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Field-programmable gate arrays"}, {"@_fa": "true", "$": "Hamming weight comparator"}, {"@_fa": "true", "$": "Hamming weight counter"}, {"@_fa": "true", "$": "Parallel processing"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Energy Engineering and Power Technology", "@code": "2102", "@abbrev": "ENER"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Margus", "preferred-name": {"ce:given-name": "Margus", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Kruus", "@auid": "21743125900", "author-url": "https://api.elsevier.com/content/author/author_id/21743125900", "ce:indexed-name": "Kruus M."}]}}