$date
	Thu Jun 12 23:46:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vector5_tb $end
$var wire 25 ! out [24:0] $end
$var wire 25 " _out [24:0] $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$var reg 1 ' e $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ' e $end
$var wire 25 ( out [24:0] $end
$var wire 25 ) w2 [24:0] $end
$var wire 25 * w1 [24:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111000001111100000 *
b101001010010100101001010 )
b1010101010101010101010101 (
0'
1&
0%
1$
0#
b1010101010101010101010101 "
b1010101010101010101010101 !
$end
#10000
b1100011000001110011100111 !
b1100011000001110011100111 (
b1100011000001110011100111 "
1'
1%
b111111111111111 *
b11100111001110011100111 )
0$
#20000
b1011101000101111011110111 !
b1011101000101111011110111 (
b1011101000101111011110111 "
b1111100000111111111111111 *
b1011110111101111011110111 )
1#
#30000
b1111111111111111111111111 !
b1111111111111111111111111 (
b1111111111111111111111111 "
0'
0&
0%
b0 *
b0 )
0#
#40000
b1111111111111111111111111 !
b1111111111111111111111111 (
b1111111111111111111111111 "
1'
1&
1%
1$
b1111111111111111111111111 *
b1111111111111111111111111 )
1#
#50000
