<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_bus.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__bus_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_ll_bus.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of BUS LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__ll__bus_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaadc7ef59e841476a39fb254f389da4cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB1.html#gaadc7ef59e841476a39fb254f389da4cc">LL_AHB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaadc7ef59e841476a39fb254f389da4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB1 peripherals clock. @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMAMUX1EN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR FLASHEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR TSCEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_EnableClock<br  />
 AHB1ENR GFXMMUEN LL_AHB1_GRP1_EnableClock.  <a href="group__BUS__LL__EF__AHB1.html#gaadc7ef59e841476a39fb254f389da4cc">More...</a><br /></td></tr>
<tr class="separator:gaadc7ef59e841476a39fb254f389da4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadf4289e09ed3649859b83536a67283"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB1.html#gabadf4289e09ed3649859b83536a67283">LL_AHB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gabadf4289e09ed3649859b83536a67283"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB1 peripheral clock is enabled or not @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMAMUX1EN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR FLASHEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR TSCEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_IsEnabledClock<br  />
 AHB1ENR GFXMMUEN LL_AHB1_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__AHB1.html#gabadf4289e09ed3649859b83536a67283">More...</a><br /></td></tr>
<tr class="separator:gabadf4289e09ed3649859b83536a67283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07db30626fe04d7cb541dc2a221c95cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB1.html#ga07db30626fe04d7cb541dc2a221c95cf">LL_AHB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga07db30626fe04d7cb541dc2a221c95cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB1 peripherals clock. @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMAMUX1EN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR FLASHEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR TSCEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR DMA2DEN LL_AHB1_GRP1_DisableClock<br  />
 AHB1ENR GFXMMUEN LL_AHB1_GRP1_DisableClock.  <a href="group__BUS__LL__EF__AHB1.html#ga07db30626fe04d7cb541dc2a221c95cf">More...</a><br /></td></tr>
<tr class="separator:ga07db30626fe04d7cb541dc2a221c95cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3508b69484a00beeb3aa33ad1ab2075"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB1.html#gab3508b69484a00beeb3aa33ad1ab2075">LL_AHB1_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gab3508b69484a00beeb3aa33ad1ab2075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB1 peripherals reset. @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMAMUX1RST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR FLASHRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR TSCRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ForceReset<br  />
 AHB1RSTR GFXMMURST LL_AHB1_GRP1_ForceReset.  <a href="group__BUS__LL__EF__AHB1.html#gab3508b69484a00beeb3aa33ad1ab2075">More...</a><br /></td></tr>
<tr class="separator:gab3508b69484a00beeb3aa33ad1ab2075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704fd2020d55701ddfcc7913434f4282"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB1.html#ga704fd2020d55701ddfcc7913434f4282">LL_AHB1_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga704fd2020d55701ddfcc7913434f4282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB1 peripherals reset. @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMAMUX1RST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR FLASHRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR TSCRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR DMA2DRST LL_AHB1_GRP1_ReleaseReset<br  />
 AHB1RSTR GFXMMURST LL_AHB1_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__AHB1.html#ga704fd2020d55701ddfcc7913434f4282">More...</a><br /></td></tr>
<tr class="separator:ga704fd2020d55701ddfcc7913434f4282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2b3fb326ff79fb6e4788a54d49fdd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB1.html#gaacd2b3fb326ff79fb6e4788a54d49fdd">LL_AHB1_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaacd2b3fb326ff79fb6e4788a54d49fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB1 peripheral clocks in Sleep and Stop modes @rmtoll AHB1SMENR DMA1SMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR DMA2SMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR DMAMUX1SMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR FLASHSMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR CRCSMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR TSCSMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR DMA2DSMEN LL_AHB1_GRP1_EnableClockStopSleep<br  />
 AHB1SMENR GFXMMUSMEN LL_AHB1_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__AHB1.html#gaacd2b3fb326ff79fb6e4788a54d49fdd">More...</a><br /></td></tr>
<tr class="separator:gaacd2b3fb326ff79fb6e4788a54d49fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95dbbad225fd8cf5ecfb6bd427c82259"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB1.html#ga95dbbad225fd8cf5ecfb6bd427c82259">LL_AHB1_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga95dbbad225fd8cf5ecfb6bd427c82259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB1 peripheral clocks in Sleep and Stop modes @rmtoll AHB1SMENR DMA1SMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR DMA2SMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR DMAMUX1SMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR FLASHSMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR CRCSMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR TSCSMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR DMA2DSMEN LL_AHB1_GRP1_DisableClockStopSleep<br  />
 AHB1SMENR GFXMMUSMEN LL_AHB1_GRP1_DisableClockStopSleep.  <a href="group__BUS__LL__EF__AHB1.html#ga95dbbad225fd8cf5ecfb6bd427c82259">More...</a><br /></td></tr>
<tr class="separator:ga95dbbad225fd8cf5ecfb6bd427c82259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044b476eb48663852123694cbb48efc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga2044b476eb48663852123694cbb48efc">LL_AHB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga2044b476eb48663852123694cbb48efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB2 peripherals clock. @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_EnableClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_EnableClock.  <a href="group__BUS__LL__EF__AHB2.html#ga2044b476eb48663852123694cbb48efc">More...</a><br /></td></tr>
<tr class="separator:ga2044b476eb48663852123694cbb48efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">LL_AHB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB2 peripheral clock is enabled or not @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_IsEnabledClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__AHB2.html#ga495cf011f8b29ee23d1cf98d02ca7cab">More...</a><br /></td></tr>
<tr class="separator:ga495cf011f8b29ee23d1cf98d02ca7cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77df6309635afb22a367664ffaa34cee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga77df6309635afb22a367664ffaa34cee">LL_AHB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga77df6309635afb22a367664ffaa34cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB2 peripherals clock. @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOBEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOCEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIODEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOEEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOFEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOGEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOHEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR GPIOIEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR OTGFSEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR ADCEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR DCMIEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR AESEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR HASHEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR RNGEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR OSPIMEN LL_AHB2_GRP1_DisableClock<br  />
 AHB2ENR SDMMC1EN LL_AHB2_GRP1_DisableClock.  <a href="group__BUS__LL__EF__AHB2.html#ga77df6309635afb22a367664ffaa34cee">More...</a><br /></td></tr>
<tr class="separator:ga77df6309635afb22a367664ffaa34cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d79afd0237098cac06e0e216dbbd44a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga8d79afd0237098cac06e0e216dbbd44a">LL_AHB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga8d79afd0237098cac06e0e216dbbd44a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB2 peripherals reset. @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOBRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOCRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIODRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOERST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOFRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOGRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOHRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR GPIOIRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR ADCRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR DCMIRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR OSPIMRST LL_AHB2_GRP1_ForceReset<br  />
 AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ForceReset.  <a href="group__BUS__LL__EF__AHB2.html#ga8d79afd0237098cac06e0e216dbbd44a">More...</a><br /></td></tr>
<tr class="separator:ga8d79afd0237098cac06e0e216dbbd44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b7dd557d27f51b5e68835266b32661"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga93b7dd557d27f51b5e68835266b32661">LL_AHB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga93b7dd557d27f51b5e68835266b32661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB2 peripherals reset. @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOBRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOCRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIODRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOERST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOFRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOGRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOHRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR GPIOIRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR OTGFSRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR ADCRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR DCMIRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR AESRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR HASHRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR RNGRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR OSPIMRST LL_AHB2_GRP1_ReleaseReset<br  />
 AHB2RSTR SDMMC1RST LL_AHB2_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__AHB2.html#ga93b7dd557d27f51b5e68835266b32661">More...</a><br /></td></tr>
<tr class="separator:ga93b7dd557d27f51b5e68835266b32661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f07f1abd0f3250ed3bcddd7a788250"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga62f07f1abd0f3250ed3bcddd7a788250">LL_AHB2_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga62f07f1abd0f3250ed3bcddd7a788250"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB2 peripheral clocks in Sleep and Stop modes @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIODSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOESMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR GPIOISMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR ADCSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR DCMISMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR AESSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR HASHSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR RNGSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_EnableClockStopSleep<br  />
 AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__AHB2.html#ga62f07f1abd0f3250ed3bcddd7a788250">More...</a><br /></td></tr>
<tr class="separator:ga62f07f1abd0f3250ed3bcddd7a788250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b338225540438a72d2adc9b35a698b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB2.html#ga4b338225540438a72d2adc9b35a698b9">LL_AHB2_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga4b338225540438a72d2adc9b35a698b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB2 peripheral clocks in Sleep and Stop modes @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIODSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOESMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOFSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOGSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR GPIOISMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SRAM2SMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SRAM3SMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR OTGFSSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR ADCSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR DCMISMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR AESSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR HASHSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR RNGSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR OSPIMSMEN LL_AHB2_GRP1_DisableClockStopSleep<br  />
 AHB2SMENR SDMMC1SMEN LL_AHB2_GRP1_DisableClockStopSleep.  <a href="group__BUS__LL__EF__AHB2.html#ga4b338225540438a72d2adc9b35a698b9">More...</a><br /></td></tr>
<tr class="separator:ga4b338225540438a72d2adc9b35a698b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474d4da2afa2fd83e4da1f9979493298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB3.html#ga474d4da2afa2fd83e4da1f9979493298">LL_AHB3_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga474d4da2afa2fd83e4da1f9979493298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB3 peripherals clock. @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_EnableClock<br  />
 AHB3ENR QSPIEN LL_AHB3_GRP1_EnableClock<br  />
 AHB3ENR OSPI1EN LL_AHB3_GRP1_EnableClock<br  />
 AHB3ENR OSPI2EN LL_AHB3_GRP1_EnableClock.  <a href="group__BUS__LL__EF__AHB3.html#ga474d4da2afa2fd83e4da1f9979493298">More...</a><br /></td></tr>
<tr class="separator:ga474d4da2afa2fd83e4da1f9979493298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab446cc597d6cd31abc71f9821f055ee9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB3.html#gab446cc597d6cd31abc71f9821f055ee9">LL_AHB3_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gab446cc597d6cd31abc71f9821f055ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AHB3 peripheral clock is enabled or not @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_IsEnabledClock<br  />
 AHB3ENR QSPIEN LL_AHB3_GRP1_IsEnabledClock<br  />
 AHB3ENR OSPI1EN LL_AHB3_GRP1_IsEnabledClock<br  />
 AHB3ENR OSPI2EN LL_AHB3_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__AHB3.html#gab446cc597d6cd31abc71f9821f055ee9">More...</a><br /></td></tr>
<tr class="separator:gab446cc597d6cd31abc71f9821f055ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e10e65450ea6ea14e4cd48f6f19b53"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB3.html#ga82e10e65450ea6ea14e4cd48f6f19b53">LL_AHB3_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga82e10e65450ea6ea14e4cd48f6f19b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB3 peripherals clock. @rmtoll AHB3ENR FMCEN LL_AHB3_GRP1_DisableClock<br  />
 AHB3ENR QSPIEN LL_AHB3_GRP1_DisableClock<br  />
 AHB3ENR OSPI1EN LL_AHB3_GRP1_DisableClock<br  />
 AHB3ENR OSPI2EN LL_AHB3_GRP1_DisableClock.  <a href="group__BUS__LL__EF__AHB3.html#ga82e10e65450ea6ea14e4cd48f6f19b53">More...</a><br /></td></tr>
<tr class="separator:ga82e10e65450ea6ea14e4cd48f6f19b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4abc622ea4f10591762f9983b8bb564"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB3.html#gad4abc622ea4f10591762f9983b8bb564">LL_AHB3_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad4abc622ea4f10591762f9983b8bb564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force AHB3 peripherals reset. @rmtoll AHB3RSTR FMCRST LL_AHB3_GRP1_ForceReset<br  />
 AHB3RSTR QSPIRST LL_AHB3_GRP1_ForceReset<br  />
 AHB3RSTR OSPI1RST LL_AHB3_GRP1_ForceReset<br  />
 AHB3RSTR OSPI2RST LL_AHB3_GRP1_ForceReset.  <a href="group__BUS__LL__EF__AHB3.html#gad4abc622ea4f10591762f9983b8bb564">More...</a><br /></td></tr>
<tr class="separator:gad4abc622ea4f10591762f9983b8bb564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6687a5aaac957147da45ddf9fdcbac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB3.html#ga3b6687a5aaac957147da45ddf9fdcbac">LL_AHB3_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga3b6687a5aaac957147da45ddf9fdcbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release AHB3 peripherals reset. @rmtoll AHB3RSTR FMCRST LL_AHB3_GRP1_ReleaseReset<br  />
 AHB3RSTR QSPIRST LL_AHB3_GRP1_ReleaseReset<br  />
 AHB3RSTR OSPI1RST LL_AHB3_GRP1_ReleaseReset<br  />
 AHB3RSTR OSPI2RST LL_AHB3_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__AHB3.html#ga3b6687a5aaac957147da45ddf9fdcbac">More...</a><br /></td></tr>
<tr class="separator:ga3b6687a5aaac957147da45ddf9fdcbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bf76a5927d4fe71c52fc64b95c09f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB3.html#gab9bf76a5927d4fe71c52fc64b95c09f3">LL_AHB3_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gab9bf76a5927d4fe71c52fc64b95c09f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AHB3 peripheral clocks in Sleep and Stop modes @rmtoll AHB3SMENR FMCSMEN LL_AHB3_GRP1_EnableClockStopSleep<br  />
 AHB3SMENR QSPISMEN LL_AHB3_GRP1_EnableClockStopSleep<br  />
 AHB3SMENR OSPI1SMEN LL_AHB3_GRP1_EnableClockStopSleep<br  />
 AHB3SMENR OSPI2SMEN LL_AHB3_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__AHB3.html#gab9bf76a5927d4fe71c52fc64b95c09f3">More...</a><br /></td></tr>
<tr class="separator:gab9bf76a5927d4fe71c52fc64b95c09f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96256cbad9a1845143a4a440b96dac24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__AHB3.html#ga96256cbad9a1845143a4a440b96dac24">LL_AHB3_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga96256cbad9a1845143a4a440b96dac24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable AHB3 peripheral clocks in Sleep and Stop modes @rmtoll AHB3SMENR FMCSMEN LL_AHB3_GRP1_DisableClockStopSleep<br  />
 AHB3SMENR QSPISMEN LL_AHB3_GRP1_DisableClockStopSleep<br  />
 AHB3SMENR OSPI1SMEN LL_AHB3_GRP1_DisableClockStopSleep<br  />
 AHB3SMENR OSPI2SMEN LL_AHB3_GRP1_DisableClockStopSleep<br  />
.  <a href="group__BUS__LL__EF__AHB3.html#ga96256cbad9a1845143a4a440b96dac24">More...</a><br /></td></tr>
<tr class="separator:ga96256cbad9a1845143a4a440b96dac24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc406997b2370c34940a5e257b1205d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gaabc406997b2370c34940a5e257b1205d">LL_APB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaabc406997b2370c34940a5e257b1205d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripherals clock. @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_EnableClock.  <a href="group__BUS__LL__EF__APB1.html#gaabc406997b2370c34940a5e257b1205d">More...</a><br /></td></tr>
<tr class="separator:gaabc406997b2370c34940a5e257b1205d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5be0a8611b8fde124dc1772636e912"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gaea5be0a8611b8fde124dc1772636e912">LL_APB1_GRP2_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaea5be0a8611b8fde124dc1772636e912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripherals clock. @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_EnableClock.  <a href="group__BUS__LL__EF__APB1.html#gaea5be0a8611b8fde124dc1772636e912">More...</a><br /></td></tr>
<tr class="separator:gaea5be0a8611b8fde124dc1772636e912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077cfecd38685d1f17adb8432bfb7bff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga077cfecd38685d1f17adb8432bfb7bff">LL_APB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga077cfecd38685d1f17adb8432bfb7bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__APB1.html#ga077cfecd38685d1f17adb8432bfb7bff">More...</a><br /></td></tr>
<tr class="separator:ga077cfecd38685d1f17adb8432bfb7bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a59342626cb2e1802061c1d51046c2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga62a59342626cb2e1802061c1d51046c2">LL_APB1_GRP2_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga62a59342626cb2e1802061c1d51046c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_IsEnabledClock.  <a href="group__BUS__LL__EF__APB1.html#ga62a59342626cb2e1802061c1d51046c2">More...</a><br /></td></tr>
<tr class="separator:ga62a59342626cb2e1802061c1d51046c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e303864b406afd7db7bb50452368dca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga4e303864b406afd7db7bb50452368dca">LL_APB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga4e303864b406afd7db7bb50452368dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripherals clock. @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_DisableClock.  <a href="group__BUS__LL__EF__APB1.html#ga4e303864b406afd7db7bb50452368dca">More...</a><br /></td></tr>
<tr class="separator:ga4e303864b406afd7db7bb50452368dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fdebc75f3c1a451a912591b052b618"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga66fdebc75f3c1a451a912591b052b618">LL_APB1_GRP2_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga66fdebc75f3c1a451a912591b052b618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripherals clock. @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_DisableClock.  <a href="group__BUS__LL__EF__APB1.html#ga66fdebc75f3c1a451a912591b052b618">More...</a><br /></td></tr>
<tr class="separator:ga66fdebc75f3c1a451a912591b052b618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bf26f8c9e292710b66614c96a28096"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096">LL_APB1_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga45bf26f8c9e292710b66614c96a28096"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB1 peripherals reset. @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM6RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM7RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 LCDRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 SPI2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 SPI3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USART2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USART3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 UART4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 UART5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CRSRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CAN1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USBFSRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CAN2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 PWRRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 DAC1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 OPAMPRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ForceReset.  <a href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096">More...</a><br /></td></tr>
<tr class="separator:ga45bf26f8c9e292710b66614c96a28096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd78fbe558d1372f524ad176c7347a5c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gacd78fbe558d1372f524ad176c7347a5c">LL_APB1_GRP2_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gacd78fbe558d1372f524ad176c7347a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB1 peripherals reset. @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 I2C4RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ForceReset.  <a href="group__BUS__LL__EF__APB1.html#gacd78fbe558d1372f524ad176c7347a5c">More...</a><br /></td></tr>
<tr class="separator:gacd78fbe558d1372f524ad176c7347a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">LL_APB1_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB1 peripherals reset. @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM6RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM7RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 LCDRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 SPI2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 SPI3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USART2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USART3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 UART4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 UART5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CRSRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CAN1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USBFSRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CAN2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 PWRRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 DAC1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 OPAMPRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">More...</a><br /></td></tr>
<tr class="separator:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb8a26dd51db7dd425aa54e023a6b4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gaceb8a26dd51db7dd425aa54e023a6b4d">LL_APB1_GRP2_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaceb8a26dd51db7dd425aa54e023a6b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB1 peripherals reset. @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 I2C4RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ReleaseReset.  <a href="group__BUS__LL__EF__APB1.html#gaceb8a26dd51db7dd425aa54e023a6b4d">More...</a><br /></td></tr>
<tr class="separator:gaceb8a26dd51db7dd425aa54e023a6b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3dba5b89db4b9504fdf19e1ffb6519"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gacb3dba5b89db4b9504fdf19e1ffb6519">LL_APB1_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gacb3dba5b89db4b9504fdf19e1ffb6519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM4SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM5SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM6SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM7SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 LCDSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 WWDGSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 SPI2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 SPI3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USART2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USART3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 UART4SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 UART5SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CRSSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CAN1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USBFSSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CAN2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 PWRSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 DAC1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#gacb3dba5b89db4b9504fdf19e1ffb6519">More...</a><br /></td></tr>
<tr class="separator:gacb3dba5b89db4b9504fdf19e1ffb6519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e7d67c0aea166e1cfe42a0a491ed4b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gac7e7d67c0aea166e1cfe42a0a491ed4b">LL_APB1_GRP2_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gac7e7d67c0aea166e1cfe42a0a491ed4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 I2C4SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_EnableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#gac7e7d67c0aea166e1cfe42a0a491ed4b">More...</a><br /></td></tr>
<tr class="separator:gac7e7d67c0aea166e1cfe42a0a491ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5acec48ba3d3e98a3d2b5a99d4a883"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga0f5acec48ba3d3e98a3d2b5a99d4a883">LL_APB1_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga0f5acec48ba3d3e98a3d2b5a99d4a883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM4SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM5SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM6SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM7SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 LCDSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 WWDGSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 SPI2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 SPI3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USART2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USART3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 UART4SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 UART5SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CRSSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CAN1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USBFSSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CAN2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 PWRSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 DAC1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_DisableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#ga0f5acec48ba3d3e98a3d2b5a99d4a883">More...</a><br /></td></tr>
<tr class="separator:ga0f5acec48ba3d3e98a3d2b5a99d4a883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5a7e7eaa28297f065ac116be7fd27d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gafc5a7e7eaa28297f065ac116be7fd27d">LL_APB1_GRP2_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gafc5a7e7eaa28297f065ac116be7fd27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 I2C4SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_DisableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#gafc5a7e7eaa28297f065ac116be7fd27d">More...</a><br /></td></tr>
<tr class="separator:gafc5a7e7eaa28297f065ac116be7fd27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga47d2bfd6a6322996ce00f2b8241a8417">LL_APB2_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripherals clock. @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR FWEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_EnableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_EnableClock.  <a href="group__BUS__LL__EF__APB2.html#ga47d2bfd6a6322996ce00f2b8241a8417">More...</a><br /></td></tr>
<tr class="separator:ga47d2bfd6a6322996ce00f2b8241a8417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179333bc0a374b7481062f32e472d20c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga179333bc0a374b7481062f32e472d20c">LL_APB2_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga179333bc0a374b7481062f32e472d20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB2 peripheral clock is enabled or not @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR FWEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_IsEnabledClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__APB2.html#ga179333bc0a374b7481062f32e472d20c">More...</a><br /></td></tr>
<tr class="separator:ga179333bc0a374b7481062f32e472d20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga3f43da0748cc8b8271884bbd2bb229a7">LL_APB2_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripherals clock. @rmtoll APB2ENR SYSCFGEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SDMMC1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SPI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM8EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR USART1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM15EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM16EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR TIM17EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR SAI2EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DFSDM1EN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR LTDCEN LL_APB2_GRP1_DisableClock<br  />
 APB2ENR DSIEN LL_APB2_GRP1_DisableClock.  <a href="group__BUS__LL__EF__APB2.html#ga3f43da0748cc8b8271884bbd2bb229a7">More...</a><br /></td></tr>
<tr class="separator:ga3f43da0748cc8b8271884bbd2bb229a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">LL_APB2_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB2 peripherals reset. @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SDMMC1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM15RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM16RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR TIM17RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ForceReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ForceReset.  <a href="group__BUS__LL__EF__APB2.html#gad3399e30aa27c801c1ae1f2222f3b5ad">More...</a><br /></td></tr>
<tr class="separator:gad3399e30aa27c801c1ae1f2222f3b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd">LL_APB2_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB2 peripherals reset. @rmtoll APB2RSTR SYSCFGRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SDMMC1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM8RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM15RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM16RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR TIM17RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR SAI2RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DFSDM1RST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR LTDCRST LL_APB2_GRP1_ReleaseReset<br  />
 APB2RSTR DSIRST LL_APB2_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__APB2.html#ga1ce12f91580365c8228485e2bfcfe0fd">More...</a><br /></td></tr>
<tr class="separator:ga1ce12f91580365c8228485e2bfcfe0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eea8539f76a71ba1c8e37ac295f576d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga9eea8539f76a71ba1c8e37ac295f576d">LL_APB2_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga9eea8539f76a71ba1c8e37ac295f576d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB2 peripheral clocks in Sleep and Stop modes @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SDMMC1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SPI1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM8SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR USART1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM15SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM16SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR TIM17SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SAI1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR SAI2SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR DFSDM1SMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR LTDCSMEN LL_APB2_GRP1_EnableClockStopSleep<br  />
 APB2SMENR DSISMEN LL_APB2_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__APB2.html#ga9eea8539f76a71ba1c8e37ac295f576d">More...</a><br /></td></tr>
<tr class="separator:ga9eea8539f76a71ba1c8e37ac295f576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56211c8caf27824ffe95a1671b562247"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB2.html#ga56211c8caf27824ffe95a1671b562247">LL_APB2_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga56211c8caf27824ffe95a1671b562247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB2 peripheral clocks in Sleep and Stop modes @rmtoll APB2SMENR SYSCFGSMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SDMMC1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SPI1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM8SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR USART1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM15SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM16SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR TIM17SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SAI1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR SAI2SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR DFSDM1SMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR LTDCSMEN LL_APB2_GRP1_DisableClockStopSleep<br  />
 APB2SMENR DSISMEN LL_APB2_GRP1_DisableClockStopSleep.  <a href="group__BUS__LL__EF__APB2.html#ga56211c8caf27824ffe95a1671b562247">More...</a><br /></td></tr>
<tr class="separator:ga56211c8caf27824ffe95a1671b562247"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of BUS LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team <pre class="fragment">                    ##### RCC Limitations #####
==============================================================================
  [..]
    A delay between an RCC peripheral clock enable and the effective peripheral
    enabling should be taken into account in order to manage the peripheral read/write
    from/to registers.
    (+) This delay depends on the peripheral mapping.
      (++) AHB &amp; APB peripherals, 1 dummy read is necessary

  [..]
    Workarounds:
    (#) For AHB &amp; APB peripherals, a dummy read to the peripheral register has been
        inserted in each LL_{BUS}_GRP{x}_EnableClock() function.</pre></dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__bus_8h.html">stm32l4xx_ll_bus.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
