m255
K4
z2
!s11e vcom 2019.4 2019.10, Oct 15 2019
!s11f vlog 2019.4 2019.10, Oct 15 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Work Zone/Verilog/Course/Finished/Mission 1
T_opt
!s110 1617455779
V<b37JmT5CaTm^>E`=z^C:2
04 1 4 work t fast 0
=1-0068eb7c5103-60686aa3-1b2-3214
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;2019.4;69
R0
T_opt1
!s110 1617457758
VUz>a:F[Ki4lGG1DAKEfdR0
04 11 4 work AAC2M3P1_tb fast 0
=1-0068eb7c5103-6068725d-3ad-29b4
R1
R2
n@_opt1
R3
vAAC2M3P1_tb
!s110 1617457443
!i10b 1
!s100 hg15zAil@3=m8da:jVAPh0
!s11b <?;bkRUB52bYLcZgoIImM3
IWW1ni<K_7la3Fm2h1L:VJ0
Z4 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
Z5 dD:/Work Zone/Verilog/Course/Finished/Mission 2
w1573395828
8D:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3_tb.vp
FD:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3_tb.vp
!i122 -1
L0 63
Z6 OL;L;2019.4;69
r1
!s85 0
31
!s108 1617457443.000000
!s107 D:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3_tb.vp|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3_tb.vp|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@a@a@c2@m3@p1_tb
vfind_errors
!s110 1617457754
!i10b 1
!s100 73V6kl_6=oImQ?2G865]<0
!s11b ]P:Nfj?H9?adgM9oW1b>A2
IY5d[?D0gWZU^a=Id^inlC2
R4
R5
w1617457752
8D:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3.v
FD:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3.v
!i122 -1
L0 70
R6
r1
!s85 0
31
!s108 1617457754.000000
!s107 D:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Work Zone/Verilog/Course/Assigments/M3P3/AAC2M3P3/AAC2M3P3.v|
!i113 0
R7
R2
