<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>51</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper SobelFilter_RAM_2048X8_1</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>131</source_line>
		<phase>sched</phase>
		<order>52</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>131</source_line>
		<phase>sched</phase>
		<order>53</order>
	</message>
	<resource>
		<res_id>185</res_id>
		<opcode>202</opcode>
		<opcode>203</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>186</res_id>
		<opcode>204</opcode>
		<opcode>205</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>187</res_id>
		<opcode>206</opcode>
		<opcode>207</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>114</res_id>
		<opcode>131</opcode>
		<latency>0</latency>
		<delay>0.1949</delay>
		<module_name>SobelFilter_Add2i1u9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>57.8151</unit_area>
		<comb_area>57.8151</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>SobelFilter_LtiLLs11_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>111</res_id>
		<opcode>128</opcode>
		<latency>0</latency>
		<delay>0.0720</delay>
		<module_name>SobelFilter_Add2i1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>103</res_id>
		<opcode>120</opcode>
		<latency>0</latency>
		<delay>0.0938</delay>
		<module_name>SobelFilter_Lti3s4_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>10.0377</unit_area>
		<comb_area>10.0377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>113</res_id>
		<opcode>130</opcode>
		<latency>0</latency>
		<delay>0.3592</delay>
		<module_name>SobelFilter_Add3u9u2Cati0u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(d + (b + a))</label>
		<unit_area>60.5340</unit_area>
		<comb_area>60.5340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>104</res_id>
		<opcode>121</opcode>
		<latency>0</latency>
		<delay>0.2665</delay>
		<module_name>SobelFilter_Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>184</res_id>
		<opcode>201</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_ROM_9X32_filter2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>117</res_id>
		<opcode>134</opcode>
		<latency>0</latency>
		<delay>0.9031</delay>
		<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
		<unit_area>679.5540</unit_area>
		<comb_area>679.5540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>118</res_id>
		<opcode>135</opcode>
		<latency>0</latency>
		<delay>2.7099</delay>
		<module_name>SobelFilter_Div_8U_28_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>653.5962</unit_area>
		<comb_area>653.5962</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>106</res_id>
		<opcode>123</opcode>
		<latency>0</latency>
		<delay>0.6424</delay>
		<module_name>SobelFilter_Add2Mul2s8u8s8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
		<unit_area>318.3336</unit_area>
		<comb_area>318.3336</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>120</res_id>
		<opcode>137</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Add_2U_10_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>105</res_id>
		<opcode>122</opcode>
		<latency>0</latency>
		<delay>0.0360</delay>
		<module_name>SobelFilter_Lti3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>5.2497</unit_area>
		<comb_area>5.2497</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>108</res_id>
		<opcode>125</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Add2n128s8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>16912</id>
			<opcode>203</opcode>
			<source_loc>17126</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16913</id>
			<opcode>205</opcode>
			<source_loc>17132</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16914</id>
			<opcode>207</opcode>
			<source_loc>17138</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16761</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2340</sub_loc>
		</source_loc>
		<op>
			<id>16762</id>
			<opcode>131</opcode>
			<source_loc>2340</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16763</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2312,2311</sub_loc>
		</source_loc>
		<op>
			<id>16764</id>
			<opcode>11</opcode>
			<source_loc>2312,2311</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16765</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2343</sub_loc>
		</source_loc>
		<op>
			<id>16766</id>
			<opcode>128</opcode>
			<source_loc>2343</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2307,2306</sub_loc>
		</source_loc>
		<op>
			<id>16768</id>
			<opcode>120</opcode>
			<source_loc>2307,2306</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17176</sub_loc>
		</source_loc>
		<op>
			<id>16770</id>
			<opcode>17</opcode>
			<source_loc>17176</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16915</id>
			<opcode>203</opcode>
			<source_loc>17176</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16771</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17181</sub_loc>
		</source_loc>
		<op>
			<id>16772</id>
			<opcode>17</opcode>
			<source_loc>17181</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16916</id>
			<opcode>205</opcode>
			<source_loc>17181</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16773</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17186</sub_loc>
		</source_loc>
		<op>
			<id>16774</id>
			<opcode>17</opcode>
			<source_loc>17186</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16917</id>
			<opcode>207</opcode>
			<source_loc>17186</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16775</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2377</sub_loc>
		</source_loc>
		<op>
			<id>16776</id>
			<opcode>131</opcode>
			<source_loc>2377</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16777</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2350,2349</sub_loc>
		</source_loc>
		<op>
			<id>16778</id>
			<opcode>11</opcode>
			<source_loc>2350,2349</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6645</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17219,17243,17267</sub_loc>
		</source_loc>
		<source_loc>
			<id>16779</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18745,18748,6645</sub_loc>
		</source_loc>
		<op>
			<id>16780</id>
			<opcode>130</opcode>
			<source_loc>18745,18748,6645</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16918</id>
			<opcode>202</opcode>
			<source_loc>17219,17243,17267</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6663</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17213,17237,17261</sub_loc>
		</source_loc>
		<source_loc>
			<id>16782</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18767,18768,6663</sub_loc>
		</source_loc>
		<op>
			<id>16783</id>
			<opcode>130</opcode>
			<source_loc>18767,18768,6663</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16919</id>
			<opcode>204</opcode>
			<source_loc>17213,17237,17261</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6681</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17207,17231,17255</sub_loc>
		</source_loc>
		<source_loc>
			<id>16785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18787,18788,6681</sub_loc>
		</source_loc>
		<op>
			<id>16786</id>
			<opcode>130</opcode>
			<source_loc>18787,18788,6681</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16920</id>
			<opcode>206</opcode>
			<source_loc>17207,17231,17255</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6689</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17202,17226,17250</sub_loc>
		</source_loc>
		<source_loc>
			<id>16788</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18800,18803,6689</sub_loc>
		</source_loc>
		<op>
			<id>16789</id>
			<opcode>121</opcode>
			<source_loc>18800,18803,6689</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16921</id>
			<opcode>201</opcode>
			<source_loc>17202,17226,17250</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16791</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2427,2417,2416,2415,2407,2406,2426,2425</sub_loc>
		</source_loc>
		<op>
			<id>16792</id>
			<opcode>134</opcode>
			<source_loc>2427,2417,2416,2415,2407,2406,2426,2425</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16793</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2429,2428</sub_loc>
		</source_loc>
		<op>
			<id>16794</id>
			<opcode>135</opcode>
			<source_loc>2429,2428</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16795</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2436,2435</sub_loc>
		</source_loc>
		<op>
			<id>16796</id>
			<opcode>123</opcode>
			<source_loc>2436,2435</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16797</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2466,2456,2455,2454,2446,2445,2465,2464</sub_loc>
		</source_loc>
		<op>
			<id>16798</id>
			<opcode>134</opcode>
			<source_loc>2466,2456,2455,2454,2446,2445,2465,2464</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16799</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2468,2467</sub_loc>
		</source_loc>
		<op>
			<id>16800</id>
			<opcode>135</opcode>
			<source_loc>2468,2467</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16801</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2475,2474</sub_loc>
		</source_loc>
		<op>
			<id>16802</id>
			<opcode>123</opcode>
			<source_loc>2475,2474</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16803</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2505,2495,2494,2493,2485,2484,2504,2503</sub_loc>
		</source_loc>
		<op>
			<id>16804</id>
			<opcode>134</opcode>
			<source_loc>2505,2495,2494,2493,2485,2484,2504,2503</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16805</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2507,2506</sub_loc>
		</source_loc>
		<op>
			<id>16806</id>
			<opcode>135</opcode>
			<source_loc>2507,2506</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16807</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2514,2513</sub_loc>
		</source_loc>
		<op>
			<id>16808</id>
			<opcode>123</opcode>
			<source_loc>2514,2513</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2515</sub_loc>
		</source_loc>
		<op>
			<id>16810</id>
			<opcode>137</opcode>
			<source_loc>2515</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16811</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2397,2396</sub_loc>
		</source_loc>
		<op>
			<id>16812</id>
			<opcode>122</opcode>
			<source_loc>2397,2396</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16813</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2518</sub_loc>
		</source_loc>
		<op>
			<id>16814</id>
			<opcode>137</opcode>
			<source_loc>2518</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2392,2391</sub_loc>
		</source_loc>
		<op>
			<id>16816</id>
			<opcode>122</opcode>
			<source_loc>2392,2391</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16817</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2524,995</sub_loc>
		</source_loc>
		<op>
			<id>16818</id>
			<opcode>125</opcode>
			<source_loc>2524,995</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16819</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2529,995</sub_loc>
		</source_loc>
		<op>
			<id>16820</id>
			<opcode>125</opcode>
			<source_loc>2529,995</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16821</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2534,995</sub_loc>
		</source_loc>
		<op>
			<id>16822</id>
			<opcode>125</opcode>
			<source_loc>2534,995</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2559</sub_loc>
		</source_loc>
		<op>
			<id>16824</id>
			<opcode>131</opcode>
			<source_loc>2559</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16825</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2383,2382</sub_loc>
		</source_loc>
		<op>
			<id>16826</id>
			<opcode>11</opcode>
			<source_loc>2383,2382</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17382</sub_loc>
		</source_loc>
		<op>
			<id>16828</id>
			<opcode>14</opcode>
			<source_loc>17382</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16922</id>
			<opcode>202</opcode>
			<source_loc>17382</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16923</id>
			<opcode>203</opcode>
			<source_loc>17378</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16830</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17390</sub_loc>
		</source_loc>
		<op>
			<id>16831</id>
			<opcode>14</opcode>
			<source_loc>17390</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16924</id>
			<opcode>204</opcode>
			<source_loc>17390</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16925</id>
			<opcode>205</opcode>
			<source_loc>17386</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16833</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17398</sub_loc>
		</source_loc>
		<op>
			<id>16834</id>
			<opcode>14</opcode>
			<source_loc>17398</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16926</id>
			<opcode>206</opcode>
			<source_loc>17398</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16927</id>
			<opcode>207</opcode>
			<source_loc>17394</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16836</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17406</sub_loc>
		</source_loc>
		<op>
			<id>16837</id>
			<opcode>15</opcode>
			<source_loc>17406</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17402</sub_loc>
		</source_loc>
		<op>
			<id>16839</id>
			<opcode>14</opcode>
			<source_loc>17402</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16928</id>
			<opcode>202</opcode>
			<source_loc>17406</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16929</id>
			<opcode>203</opcode>
			<source_loc>17402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16841</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17414</sub_loc>
		</source_loc>
		<op>
			<id>16842</id>
			<opcode>15</opcode>
			<source_loc>17414</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17410</sub_loc>
		</source_loc>
		<op>
			<id>16844</id>
			<opcode>14</opcode>
			<source_loc>17410</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16930</id>
			<opcode>204</opcode>
			<source_loc>17414</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16931</id>
			<opcode>205</opcode>
			<source_loc>17410</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16846</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17422</sub_loc>
		</source_loc>
		<op>
			<id>16847</id>
			<opcode>15</opcode>
			<source_loc>17422</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16848</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17418</sub_loc>
		</source_loc>
		<op>
			<id>16849</id>
			<opcode>14</opcode>
			<source_loc>17418</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16932</id>
			<opcode>206</opcode>
			<source_loc>17422</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16933</id>
			<opcode>207</opcode>
			<source_loc>17418</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16851</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17430</sub_loc>
		</source_loc>
		<op>
			<id>16852</id>
			<opcode>17</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16853</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17426</sub_loc>
		</source_loc>
		<op>
			<id>16854</id>
			<opcode>15</opcode>
			<source_loc>17426</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16934</id>
			<opcode>202</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16935</id>
			<opcode>203</opcode>
			<source_loc>17426</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6651</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17438,17454</sub_loc>
		</source_loc>
		<source_loc>
			<id>16856</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18760,6651</sub_loc>
		</source_loc>
		<op>
			<id>16857</id>
			<opcode>17</opcode>
			<source_loc>18760,6651</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16858</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17434</sub_loc>
		</source_loc>
		<op>
			<id>16859</id>
			<opcode>15</opcode>
			<source_loc>17434</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16936</id>
			<opcode>204</opcode>
			<source_loc>17438,17454</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16937</id>
			<opcode>205</opcode>
			<source_loc>17434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6669</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17446,17450</sub_loc>
		</source_loc>
		<source_loc>
			<id>16861</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18780,6669</sub_loc>
		</source_loc>
		<op>
			<id>16862</id>
			<opcode>17</opcode>
			<source_loc>18780,6669</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16863</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17442</sub_loc>
		</source_loc>
		<op>
			<id>16864</id>
			<opcode>15</opcode>
			<source_loc>17442</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16938</id>
			<opcode>206</opcode>
			<source_loc>17446,17450</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16939</id>
			<opcode>207</opcode>
			<source_loc>17442</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16866</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18780,6669</sub_loc>
		</source_loc>
		<op>
			<id>16867</id>
			<opcode>17</opcode>
			<source_loc>18780,6669</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16940</id>
			<opcode>207</opcode>
			<source_loc>17446,17450</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16868</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17458</sub_loc>
		</source_loc>
		<op>
			<id>16869</id>
			<opcode>17</opcode>
			<source_loc>17458</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16941</id>
			<opcode>203</opcode>
			<source_loc>17458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16870</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18760,6651</sub_loc>
		</source_loc>
		<op>
			<id>16871</id>
			<opcode>17</opcode>
			<source_loc>18760,6651</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>16942</id>
			<opcode>205</opcode>
			<source_loc>17438,17454</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>16872</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2673</sub_loc>
		</source_loc>
		<op>
			<id>16873</id>
			<opcode>131</opcode>
			<source_loc>2673</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>16874</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2565,2564</sub_loc>
		</source_loc>
		<op>
			<id>16875</id>
			<opcode>11</opcode>
			<source_loc>2565,2564</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>179</res_id>
		<opcode>196</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>SobelFilter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>16958</id>
			<opcode>196</opcode>
			<source_loc>12610,12609,12608,12607,18809,12639,12640,12641,12643,12642,6086,12637,12670,12673,12672,12671,12669,12682,12683,12685,12684</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>119</res_id>
		<opcode>136</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>SobelFilter_N_Muxb_1_2_24_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>16959</id>
			<opcode>136</opcode>
			<source_loc>18811</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>180</res_id>
		<opcode>197</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>16960</id>
			<opcode>197</opcode>
			<source_loc>11723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>16961</id>
			<opcode>136</opcode>
			<source_loc>18812</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>181</res_id>
		<opcode>198</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>16962</id>
			<opcode>198</opcode>
			<source_loc>10572</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>16963</id>
			<opcode>197</opcode>
			<source_loc>10380</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>182</res_id>
		<opcode>199</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>16964</id>
			<opcode>199</opcode>
			<source_loc>10290</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>183</res_id>
		<opcode>200</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>16965</id>
			<opcode>200</opcode>
			<source_loc>9950</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>16966</id>
			<opcode>198</opcode>
			<source_loc>9946</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>16967</id>
			<opcode>197</opcode>
			<source_loc>9754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>16968</id>
			<opcode>199</opcode>
			<source_loc>9664</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>16969</id>
			<opcode>200</opcode>
			<source_loc>9324</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_2</thread>
		<op>
			<id>16970</id>
			<opcode>198</opcode>
			<source_loc>9320</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_2</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_2</thread>
		<op>
			<id>16971</id>
			<opcode>197</opcode>
			<source_loc>8824</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_2</thread>
		<op>
			<id>16972</id>
			<opcode>199</opcode>
			<source_loc>8673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_2</thread>
		<op>
			<id>16973</id>
			<opcode>200</opcode>
			<source_loc>8025</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>57</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>58</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../SobelFilter.h</source_path>
		<source_line>19</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_r.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_g.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_b.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_2</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_2</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_2</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_2</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_2</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>22</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>23</value>
	</sched_order>
	<source_loc>
		<id>16986</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10277</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>16987</id>
			<source_loc>10274</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>o_result_r.m_req.m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16988</id>
			<source_loc>10278</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>o_result_r.m_req.m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16989</id>
			<source_loc>16986</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>16989</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>16988</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>16987</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>16993</id>
			<source_loc>16987</source_loc>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16994</id>
			<source_loc>16989</source_loc>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_r_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>94</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17811</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>94</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6099</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16995</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9651</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>16996</id>
			<source_loc>9648</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>o_result_g.m_req.m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16997</id>
			<source_loc>9652</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>o_result_g.m_req.m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16998</id>
			<source_loc>16995</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>16998</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>16997</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>16996</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>17002</id>
			<source_loc>16996</source_loc>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17003</id>
			<source_loc>16998</source_loc>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_g_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>113</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17819</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>113</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6108</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17004</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8660</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_2</thread>
		<io_op>
			<id>17005</id>
			<source_loc>8657</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>o_result_b.m_req.m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17006</id>
			<source_loc>8661</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>o_result_b.m_req.m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17007</id>
			<source_loc>17004</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_2</thread>
		<timing_path>
			<name>gen_prev_trig_reg_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>17007</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>17006</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>17005</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_2</thread>
		<timing_path>
			<name>gen_prev_trig_reg_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_2</thread>
		<reg_op>
			<id>17011</id>
			<source_loc>17005</source_loc>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17012</id>
			<source_loc>17007</source_loc>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_b_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>8</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>132</id>
			<thread>gen_prev_trig_reg_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17827</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>132</id>
			<thread>gen_prev_trig_reg_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6117</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17013</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10282,10282</sub_loc>
	</source_loc>
	<source_loc>
		<id>17014</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13412</opcode>
		<sub_loc>10282,10282</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>17017</id>
			<source_loc>10288</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17018</id>
			<source_loc>10289</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17019</id>
			<source_loc>16964</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>199</opcode>
			<label>^</label>
			<op>
				<id>11</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17020</id>
			<source_loc>17014</source_loc>
			<order>4</order>
			<sig_name>o_result_r_m_req_active_s</sig_name>
			<label>o_result_r.m_req_active:o_result_r_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>17018</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17020</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>17017</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17020</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>17018</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>17017</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>91</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17810</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>91</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6098</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17023</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10569,10569</sub_loc>
	</source_loc>
	<source_loc>
		<id>17024</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13274</opcode>
		<sub_loc>10569,10569</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>99</res_id>
		<opcode>116</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>17027</id>
			<source_loc>10570</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>o_result_r.m_unacked_req:o_result_r_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17028</id>
			<source_loc>10571</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_active_s</sig_name>
			<label>m_req_active:o_result_r_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>16</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17029</id>
			<source_loc>16962</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>198</opcode>
			<label>|</label>
			<op>
				<id>17</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17030</id>
			<source_loc>17024</source_loc>
			<order>4</order>
			<sig_name>o_result_r_vld</sig_name>
			<label>o_result_r.vld:o_result_r_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>18</id>
				<op_kind>output</op_kind>
				<object>o_result_r_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17028</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17028</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
				<state>3</state>
				<source_loc>17030</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>17027</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
				<state>3</state>
				<source_loc>17030</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>17027</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>82</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17806</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>82</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6093</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17036</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9948,9948</sub_loc>
	</source_loc>
	<source_loc>
		<id>17037</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13359</opcode>
		<sub_loc>9948,9948</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>17039</id>
			<source_loc>9949</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>21</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17040</id>
			<source_loc>16965</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<opcode>200</opcode>
			<label>!</label>
			<op>
				<id>22</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17041</id>
			<source_loc>17037</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_next_trig_req</sig_name>
			<label>o_result_r.m_req.m_next_trig_req:o_result_r_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>17039</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>17041</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>17039</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>99</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17813</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>99</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6101</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17044</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9656,9656</sub_loc>
	</source_loc>
	<source_loc>
		<id>17045</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13437</opcode>
		<sub_loc>9656,9656</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>17048</id>
			<source_loc>9662</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17049</id>
			<source_loc>9663</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>26</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17050</id>
			<source_loc>16968</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>199</opcode>
			<label>^</label>
			<op>
				<id>27</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17051</id>
			<source_loc>17045</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_req_active_s</sig_name>
			<label>o_result_g.m_req_active:o_result_g_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>17049</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17051</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>17048</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17051</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>17049</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>17048</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>110</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17818</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>110</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6107</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17054</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9943,9943</sub_loc>
	</source_loc>
	<source_loc>
		<id>17055</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13271</opcode>
		<sub_loc>9943,9943</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>17058</id>
			<source_loc>9944</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>o_result_g.m_unacked_req:o_result_g_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17059</id>
			<source_loc>9945</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_active_s</sig_name>
			<label>m_req_active:o_result_g_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17060</id>
			<source_loc>16966</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>198</opcode>
			<label>|</label>
			<op>
				<id>33</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17061</id>
			<source_loc>17055</source_loc>
			<order>4</order>
			<sig_name>o_result_g_vld</sig_name>
			<label>o_result_g.vld:o_result_g_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>o_result_g_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17059</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17059</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
				<state>3</state>
				<source_loc>17061</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>17058</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
				<state>3</state>
				<source_loc>17061</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>17058</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>101</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17814</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>101</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6102</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17067</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9322,9322</sub_loc>
	</source_loc>
	<source_loc>
		<id>17068</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13375</opcode>
		<sub_loc>9322,9322</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>17070</id>
			<source_loc>9323</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17071</id>
			<source_loc>16969</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			<opcode>200</opcode>
			<label>!</label>
			<op>
				<id>38</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17072</id>
			<source_loc>17068</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_req_m_next_trig_req</sig_name>
			<label>o_result_g.m_req.m_next_trig_req:o_result_g_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>17070</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>17072</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>17070</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>118</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17821</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>118</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6110</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17075</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8665,8665</sub_loc>
	</source_loc>
	<source_loc>
		<id>17076</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13462</opcode>
		<sub_loc>8665,8665</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_active_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_2</thread>
		<io_op>
			<id>17081</id>
			<source_loc>8671</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17082</id>
			<source_loc>8672</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17083</id>
			<source_loc>16972</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			<opcode>199</opcode>
			<label>^</label>
			<op>
				<id>43</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17084</id>
			<source_loc>17076</source_loc>
			<order>4</order>
			<sig_name>o_result_b_m_req_active_s</sig_name>
			<label>o_result_b.m_req_active:o_result_b_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_active_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_2</thread>
		<timing_path>
			<name>gen_active_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>17082</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17084</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>17081</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17084</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>17082</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>17081</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_2</thread>
		<timing_path>
			<name>gen_active_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>129</id>
			<thread>gen_active_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17826</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>129</id>
			<thread>gen_active_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6116</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17090</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9317,9317</sub_loc>
	</source_loc>
	<source_loc>
		<id>17091</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13268</opcode>
		<sub_loc>9317,9317</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_vld_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_2</thread>
		<io_op>
			<id>17098</id>
			<source_loc>9318</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>o_result_b.m_unacked_req:o_result_b_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>47</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17099</id>
			<source_loc>9319</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_active_s</sig_name>
			<label>m_req_active:o_result_b_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>48</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17101</id>
			<source_loc>16970</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			<opcode>198</opcode>
			<label>|</label>
			<op>
				<id>49</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17102</id>
			<source_loc>17091</source_loc>
			<order>4</order>
			<sig_name>o_result_b_vld</sig_name>
			<label>o_result_b.vld:o_result_b_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>o_result_b_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_vld_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_2</thread>
		<timing_path>
			<name>gen_vld_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17099</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>17099</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
				<state>3</state>
				<source_loc>17102</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>17098</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
				<state>3</state>
				<source_loc>17102</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>17098</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_2</thread>
		<timing_path>
			<name>gen_vld_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_vld_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17822</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_vld_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6111</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17111</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8023,8023</sub_loc>
	</source_loc>
	<source_loc>
		<id>17112</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13391</opcode>
		<sub_loc>8023,8023</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_2</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_2</thread>
		<io_op>
			<id>17114</id>
			<source_loc>8024</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17115</id>
			<source_loc>16973</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			<opcode>200</opcode>
			<label>!</label>
			<op>
				<id>54</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17116</id>
			<source_loc>17112</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_req_m_next_trig_req</sig_name>
			<label>o_result_b.m_req.m_next_trig_req:o_result_b_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_2</thread>
		<timing_path>
			<name>gen_next_trig_reg_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>17114</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>17116</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>17114</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_2</thread>
		<timing_path>
			<name>gen_next_trig_reg_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>137</id>
			<thread>gen_next_trig_reg_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17829</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>137</id>
			<thread>gen_next_trig_reg_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6119</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17119</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12563,12563</sub_loc>
	</source_loc>
	<source_loc>
		<id>17120</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13394</opcode>
		<sub_loc>12563,12563</sub_loc>
	</source_loc>
	<source_loc>
		<id>17122</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18300</sub_loc>
	</source_loc>
	<source_loc>
		<id>17121</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18300</sub_loc>
	</source_loc>
	<source_loc>
		<id>17125</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12563</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>23</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_24_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>17155</id>
			<opcode>25</opcode>
			<source_loc>18811</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>17143</id>
			<source_loc>12535</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17148</id>
			<source_loc>18300</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17149</id>
			<source_loc>17125</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>59</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17151</id>
			<source_loc>12549</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>60</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17152</id>
			<source_loc>12560</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17153</id>
			<source_loc>16959</source_loc>
			<order>6</order>
			<instance_name>SobelFilter_N_Muxb_1_2_24_4_10</instance_name>
			<opcode>25</opcode>
			<label>MUX(2)</label>
			<op>
				<id>62</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17154</id>
			<source_loc>17120</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>17152</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>17151</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>12563</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>17154</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>17124</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>17143</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>17165</id>
			<source_loc>17143</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17166</id>
			<source_loc>17154</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>66</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>17800</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>66</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6087</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>17168</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11720,11720</sub_loc>
	</source_loc>
	<source_loc>
		<id>17169</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13342</opcode>
		<sub_loc>11720,11720</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>98</res_id>
		<opcode>115</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>17190</id>
			<opcode>115</opcode>
			<source_loc>11723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>17172</id>
			<source_loc>11713</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>67</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17174</id>
			<source_loc>11721</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>68</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17175</id>
			<source_loc>11722</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>69</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17180</id>
			<source_loc>16960</source_loc>
			<order>4</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_11</instance_name>
			<opcode>115</opcode>
			<label>&amp;</label>
			<op>
				<id>70</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17185</id>
			<source_loc>17169</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>71</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>17175</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>17174</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>17185</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>17172</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>17286</id>
			<source_loc>17172</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>67</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17287</id>
			<source_loc>17185</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>71</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>74</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>17803</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>74</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6090</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>90</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>111</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>6728</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13383</sub_loc>
	</source_loc>
	<source_loc>
		<id>6729</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17561,13394</sub_loc>
	</source_loc>
	<source_loc>
		<id>6730</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17562,13428</sub_loc>
	</source_loc>
	<source_loc>
		<id>6731</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17565,13467</sub_loc>
	</source_loc>
	<source_loc>
		<id>6732</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17568,13506</sub_loc>
	</source_loc>
	<source_loc>
		<id>17322</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2274,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>17324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17322</sub_loc>
	</source_loc>
	<source_loc>
		<id>17323</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17322</sub_loc>
	</source_loc>
	<source_loc>
		<id>17326</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>17328</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17326</sub_loc>
	</source_loc>
	<source_loc>
		<id>17327</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17326</sub_loc>
	</source_loc>
	<source_loc>
		<id>17330</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>17332</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17330</sub_loc>
	</source_loc>
	<source_loc>
		<id>17331</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17330</sub_loc>
	</source_loc>
	<source_loc>
		<id>17334</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>17336</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17334</sub_loc>
	</source_loc>
	<source_loc>
		<id>17335</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17334</sub_loc>
	</source_loc>
	<source_loc>
		<id>17305</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2273,2339</sub_loc>
	</source_loc>
	<source_loc>
		<id>17307</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17305</sub_loc>
	</source_loc>
	<source_loc>
		<id>17306</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17305</sub_loc>
	</source_loc>
	<source_loc>
		<id>17310</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>17312</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17310</sub_loc>
	</source_loc>
	<source_loc>
		<id>17311</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17310</sub_loc>
	</source_loc>
	<source_loc>
		<id>17314</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2331</sub_loc>
	</source_loc>
	<source_loc>
		<id>17316</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17314</sub_loc>
	</source_loc>
	<source_loc>
		<id>17315</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17314</sub_loc>
	</source_loc>
	<source_loc>
		<id>17318</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2337</sub_loc>
	</source_loc>
	<source_loc>
		<id>17320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17318</sub_loc>
	</source_loc>
	<source_loc>
		<id>17319</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17318</sub_loc>
	</source_loc>
	<source_loc>
		<id>6737</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13581</sub_loc>
	</source_loc>
	<source_loc>
		<id>17289</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4543,17914</sub_loc>
	</source_loc>
	<source_loc>
		<id>17290</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,17289</sub_loc>
	</source_loc>
	<source_loc>
		<id>6739</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,17914</sub_loc>
	</source_loc>
	<source_loc>
		<id>6741</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13670</sub_loc>
	</source_loc>
	<source_loc>
		<id>6794</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_13</label>
		<file_id>1</file_id>
		<line>95</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>6721</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,13725</sub_loc>
	</source_loc>
	<source_loc>
		<id>6797</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_14</label>
		<file_id>1</file_id>
		<line>96</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>6798</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_15</label>
		<file_id>1</file_id>
		<line>97</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>17544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>17546</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17544</sub_loc>
	</source_loc>
	<source_loc>
		<id>17545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17544</sub_loc>
	</source_loc>
	<source_loc>
		<id>17548</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>17550</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17548</sub_loc>
	</source_loc>
	<source_loc>
		<id>17549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17548</sub_loc>
	</source_loc>
	<source_loc>
		<id>17552</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>17554</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17552</sub_loc>
	</source_loc>
	<source_loc>
		<id>17553</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17552</sub_loc>
	</source_loc>
	<source_loc>
		<id>17472</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2434</sub_loc>
	</source_loc>
	<source_loc>
		<id>17556</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>17559</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17556</sub_loc>
	</source_loc>
	<source_loc>
		<id>17558</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17556</sub_loc>
	</source_loc>
	<source_loc>
		<id>17339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2362</sub_loc>
	</source_loc>
	<source_loc>
		<id>17341</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17339</sub_loc>
	</source_loc>
	<source_loc>
		<id>17340</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17339</sub_loc>
	</source_loc>
	<source_loc>
		<id>17343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2368</sub_loc>
	</source_loc>
	<source_loc>
		<id>17345</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17343</sub_loc>
	</source_loc>
	<source_loc>
		<id>17344</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17343</sub_loc>
	</source_loc>
	<source_loc>
		<id>17347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2374</sub_loc>
	</source_loc>
	<source_loc>
		<id>17349</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17347</sub_loc>
	</source_loc>
	<source_loc>
		<id>17348</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17347</sub_loc>
	</source_loc>
	<source_loc>
		<id>17351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2273,2376</sub_loc>
	</source_loc>
	<source_loc>
		<id>17353</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17351</sub_loc>
	</source_loc>
	<source_loc>
		<id>17352</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17351</sub_loc>
	</source_loc>
	<source_loc>
		<id>6745</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13803</sub_loc>
	</source_loc>
	<source_loc>
		<id>17291</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4543,17976</sub_loc>
	</source_loc>
	<source_loc>
		<id>17292</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,17291</sub_loc>
	</source_loc>
	<source_loc>
		<id>6749</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,17976</sub_loc>
	</source_loc>
	<source_loc>
		<id>6755</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13892</sub_loc>
	</source_loc>
	<source_loc>
		<id>6759</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,13947</sub_loc>
	</source_loc>
	<source_loc>
		<id>17508</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>17355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2405</sub_loc>
	</source_loc>
	<source_loc>
		<id>17510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17508</sub_loc>
	</source_loc>
	<source_loc>
		<id>17509</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17508</sub_loc>
	</source_loc>
	<source_loc>
		<id>17512</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>17359</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2414</sub_loc>
	</source_loc>
	<source_loc>
		<id>17514</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17512</sub_loc>
	</source_loc>
	<source_loc>
		<id>17513</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17512</sub_loc>
	</source_loc>
	<source_loc>
		<id>17516</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>17363</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2424</sub_loc>
	</source_loc>
	<source_loc>
		<id>17518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17516</sub_loc>
	</source_loc>
	<source_loc>
		<id>17517</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17516</sub_loc>
	</source_loc>
	<source_loc>
		<id>17520</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2277,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>17522</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17521</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17524</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>17526</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17524</sub_loc>
	</source_loc>
	<source_loc>
		<id>17525</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17524</sub_loc>
	</source_loc>
	<source_loc>
		<id>17476</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17478</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17476</sub_loc>
	</source_loc>
	<source_loc>
		<id>17477</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17476</sub_loc>
	</source_loc>
	<source_loc>
		<id>17480</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17482</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17480</sub_loc>
	</source_loc>
	<source_loc>
		<id>17481</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17480</sub_loc>
	</source_loc>
	<source_loc>
		<id>17484</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17486</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17484</sub_loc>
	</source_loc>
	<source_loc>
		<id>17485</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17484</sub_loc>
	</source_loc>
	<source_loc>
		<id>17488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2268,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17488</sub_loc>
	</source_loc>
	<source_loc>
		<id>17489</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17488</sub_loc>
	</source_loc>
	<source_loc>
		<id>17492</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2267,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17494</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17492</sub_loc>
	</source_loc>
	<source_loc>
		<id>17493</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17492</sub_loc>
	</source_loc>
	<source_loc>
		<id>17496</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2266,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17498</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17496</sub_loc>
	</source_loc>
	<source_loc>
		<id>17497</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17496</sub_loc>
	</source_loc>
	<source_loc>
		<id>17500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2262,2519</sub_loc>
	</source_loc>
	<source_loc>
		<id>17502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17500</sub_loc>
	</source_loc>
	<source_loc>
		<id>17501</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17500</sub_loc>
	</source_loc>
	<source_loc>
		<id>17504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>17506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17504</sub_loc>
	</source_loc>
	<source_loc>
		<id>17505</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17504</sub_loc>
	</source_loc>
	<source_loc>
		<id>17357</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17355</sub_loc>
	</source_loc>
	<source_loc>
		<id>17356</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17355</sub_loc>
	</source_loc>
	<source_loc>
		<id>17361</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17359</sub_loc>
	</source_loc>
	<source_loc>
		<id>17360</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17359</sub_loc>
	</source_loc>
	<source_loc>
		<id>17365</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17363</sub_loc>
	</source_loc>
	<source_loc>
		<id>17364</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17363</sub_loc>
	</source_loc>
	<source_loc>
		<id>17367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2268,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>17370</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17367</sub_loc>
	</source_loc>
	<source_loc>
		<id>17369</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17367</sub_loc>
	</source_loc>
	<source_loc>
		<id>17372</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2267,2437</sub_loc>
	</source_loc>
	<source_loc>
		<id>17374</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17372</sub_loc>
	</source_loc>
	<source_loc>
		<id>17373</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17372</sub_loc>
	</source_loc>
	<source_loc>
		<id>17464</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2266,2398</sub_loc>
	</source_loc>
	<source_loc>
		<id>17466</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17464</sub_loc>
	</source_loc>
	<source_loc>
		<id>17465</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17464</sub_loc>
	</source_loc>
	<source_loc>
		<id>17468</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2263,2516</sub_loc>
	</source_loc>
	<source_loc>
		<id>17470</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17468</sub_loc>
	</source_loc>
	<source_loc>
		<id>17469</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17468</sub_loc>
	</source_loc>
	<source_loc>
		<id>17474</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17472</sub_loc>
	</source_loc>
	<source_loc>
		<id>17473</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17472</sub_loc>
	</source_loc>
	<source_loc>
		<id>6733</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,14181</sub_loc>
	</source_loc>
	<source_loc>
		<id>17293</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3867,14200</sub_loc>
	</source_loc>
	<source_loc>
		<id>17294</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,17293</sub_loc>
	</source_loc>
	<source_loc>
		<id>6761</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17562,14201</sub_loc>
	</source_loc>
	<source_loc>
		<id>17295</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5325,18084</sub_loc>
	</source_loc>
	<source_loc>
		<id>17296</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,17295</sub_loc>
	</source_loc>
	<source_loc>
		<id>6763</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,18084</sub_loc>
	</source_loc>
	<source_loc>
		<id>6734</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>979,14443</sub_loc>
	</source_loc>
	<source_loc>
		<id>17297</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3867,14462</sub_loc>
	</source_loc>
	<source_loc>
		<id>17298</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,17297</sub_loc>
	</source_loc>
	<source_loc>
		<id>6765</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17565,14463</sub_loc>
	</source_loc>
	<source_loc>
		<id>17299</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5325,18146</sub_loc>
	</source_loc>
	<source_loc>
		<id>17300</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,17299</sub_loc>
	</source_loc>
	<source_loc>
		<id>6767</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,18146</sub_loc>
	</source_loc>
	<source_loc>
		<id>6735</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>982,14705</sub_loc>
	</source_loc>
	<source_loc>
		<id>17301</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3867,14724</sub_loc>
	</source_loc>
	<source_loc>
		<id>17302</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,17301</sub_loc>
	</source_loc>
	<source_loc>
		<id>6773</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17568,14725</sub_loc>
	</source_loc>
	<source_loc>
		<id>17303</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5325,18208</sub_loc>
	</source_loc>
	<source_loc>
		<id>17304</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,17303</sub_loc>
	</source_loc>
	<source_loc>
		<id>6776</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,18208</sub_loc>
	</source_loc>
	<source_loc>
		<id>17528</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2660</sub_loc>
	</source_loc>
	<source_loc>
		<id>17530</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17528</sub_loc>
	</source_loc>
	<source_loc>
		<id>17529</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17528</sub_loc>
	</source_loc>
	<source_loc>
		<id>17532</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2645</sub_loc>
	</source_loc>
	<source_loc>
		<id>17534</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17532</sub_loc>
	</source_loc>
	<source_loc>
		<id>17533</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17532</sub_loc>
	</source_loc>
	<source_loc>
		<id>17536</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2655</sub_loc>
	</source_loc>
	<source_loc>
		<id>17538</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17536</sub_loc>
	</source_loc>
	<source_loc>
		<id>17537</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17536</sub_loc>
	</source_loc>
	<source_loc>
		<id>17540</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2280,2672</sub_loc>
	</source_loc>
	<source_loc>
		<id>17542</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17540</sub_loc>
	</source_loc>
	<source_loc>
		<id>17541</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>17540</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>173</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>84</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.1114</delay>
		<module_name>SobelFilter_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.4415</delay>
		<module_name>SobelFilter_Add2i1u9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.1133</delay>
		<module_name>SobelFilter_Lti3s4_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>3.0780</unit_area>
		<comb_area>3.0780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.7379</delay>
		<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(d + (b + a))</label>
		<unit_area>41.3820</unit_area>
		<comb_area>41.3820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>31</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>SobelFilter_Add_2U_10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>1.9864</delay>
		<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
		<unit_area>474.0120</unit_area>
		<comb_area>474.0120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>21</opcode>
		<latency>0</latency>
		<delay>5.3314</delay>
		<module_name>SobelFilter_Div_8U_28_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>379.6200</unit_area>
		<comb_area>379.6200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.9368</delay>
		<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
		<unit_area>216.1440</unit_area>
		<comb_area>216.1440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>SobelFilter_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>SobelFilter_Add2n128s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>17777</id>
			<opcode>19</opcode>
			<source_loc>2427,2417,2416,2415,2407,2406,2426,2425</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>17783</id>
			<opcode>21</opcode>
			<source_loc>2429,2428</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>17779</id>
			<opcode>19</opcode>
			<source_loc>2466,2456,2455,2454,2446,2445,2465,2464</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>17785</id>
			<opcode>21</opcode>
			<source_loc>2468,2467</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>17781</id>
			<opcode>19</opcode>
			<source_loc>2505,2495,2494,2493,2485,2484,2504,2503</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>17787</id>
			<opcode>21</opcode>
			<source_loc>2507,2506</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>17582</id>
			<source_loc>6728</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17583</id>
			<source_loc>6729</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>75</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17584</id>
			<source_loc>6730</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17586</id>
			<source_loc>6731</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>77</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17587</id>
			<source_loc>6732</source_loc>
			<order>5</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>17588</id>
			<source_loc>17094</source_loc>
			<order>6</order>
			<sig_name>y</sig_name>
			<label>y:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>79</id>
				<op_kind>wire</op_kind>
				<object>y</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17789</id>
			<source_loc>17324</source_loc>
			<order>7</order>
			<sig_name>lp_ctrl</sig_name>
			<label>y:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17589</id>
			<source_loc>17322</source_loc>
			<order>8</order>
			<sig_name>y_u0</sig_name>
			<label>y:y_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
				<object>y_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17590</id>
			<source_loc>17326</source_loc>
			<order>9</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17591</id>
			<source_loc>17330</source_loc>
			<order>10</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17592</id>
			<source_loc>17334</source_loc>
			<order>11</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17593</id>
			<source_loc>17096</source_loc>
			<order>12</order>
			<sig_name>x</sig_name>
			<label>x:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
				<object>x</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>17618</id>
			<source_loc>16766</source_loc>
			<order>13</order>
			<instance_name>SobelFilter_Add2i1u2_4_12</instance_name>
			<opcode>128</opcode>
			<label>+</label>
			<op>
				<id>103</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.5030000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17791</id>
			<source_loc>17307</source_loc>
			<order>14</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>x:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>249</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17594</id>
			<source_loc>17305</source_loc>
			<order>15</order>
			<sig_name>x_u1</sig_name>
			<label>x:x_u1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>x_u1</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17595</id>
			<source_loc>17310</source_loc>
			<order>16</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17598</id>
			<source_loc>17314</source_loc>
			<order>17</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17599</id>
			<source_loc>17318</source_loc>
			<order>18</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>17600</id>
			<source_loc>6737</source_loc>
			<order>19</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>89</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17602</id>
			<source_loc>17290</source_loc>
			<order>20</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>90</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17603</id>
			<source_loc>6739</source_loc>
			<order>21</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17614</id>
			<source_loc>16762</source_loc>
			<order>22</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>131</opcode>
			<label>+</label>
			<op>
				<id>100</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4415000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17615</id>
			<source_loc>16764</source_loc>
			<order>23</order>
			<instance_name>SobelFilter_LtiLLs11_4_14</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>101</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.6988000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17604</id>
			<source_loc>6741</source_loc>
			<order>24</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>17610</id>
			<source_loc>6798</source_loc>
			<order>25</order>
			<sig_name>CynTemp_15</sig_name>
			<label>CynTemp_15:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_15</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17608</id>
			<source_loc>6797</source_loc>
			<order>26</order>
			<sig_name>CynTemp_14</sig_name>
			<label>CynTemp_14:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_14</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17606</id>
			<source_loc>6794</source_loc>
			<order>27</order>
			<sig_name>CynTemp_13</sig_name>
			<label>CynTemp_13:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_13</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>17605</id>
			<source_loc>6721</source_loc>
			<order>28</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>93</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17607</id>
			<source_loc>16912</source_loc>
			<order>29</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>203</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>95</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17609</id>
			<source_loc>16913</source_loc>
			<order>30</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>205</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>97</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17611</id>
			<source_loc>16914</source_loc>
			<order>31</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>207</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>99</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17792</id>
			<source_loc>17306</source_loc>
			<order>32</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>x:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>250</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>17619</id>
			<source_loc>16768</source_loc>
			<order>33</order>
			<instance_name>SobelFilter_Lti3s4_4_15</instance_name>
			<opcode>120</opcode>
			<label>&lt;</label>
			<op>
				<id>104</id>
				<op_kind>lt</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17790</id>
			<source_loc>17323</source_loc>
			<order>34</order>
			<sig_name>lp_ctrl</sig_name>
			<label>y:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>248</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17625</id>
			<source_loc>17146</source_loc>
			<order>35</order>
			<sig_name>x_u0</sig_name>
			<label>x:x_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
				<object>x_u0</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17621</id>
			<source_loc>17544</source_loc>
			<order>36</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>106</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17622</id>
			<source_loc>17548</source_loc>
			<order>37</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>107</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17623</id>
			<source_loc>17552</source_loc>
			<order>38</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17624</id>
			<source_loc>17556</source_loc>
			<order>39</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>109</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17793</id>
			<source_loc>17353</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>x:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>251</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17626</id>
			<source_loc>17339</source_loc>
			<order>41</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17627</id>
			<source_loc>17343</source_loc>
			<order>42</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>112</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17630</id>
			<source_loc>17347</source_loc>
			<order>43</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17635</id>
			<source_loc>17351</source_loc>
			<order>44</order>
			<sig_name>x_u0_u0</sig_name>
			<label>x:x_u0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>x_u0_u0</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>17636</id>
			<source_loc>6745</source_loc>
			<order>45</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>71</cycle_id>
			<cycle_id>37</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17637</id>
			<source_loc>17292</source_loc>
			<order>46</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>116</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17638</id>
			<source_loc>6749</source_loc>
			<order>47</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17641</id>
			<source_loc>16770</source_loc>
			<order>48</order>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>120</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17643</id>
			<source_loc>16772</source_loc>
			<order>49</order>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>122</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17645</id>
			<source_loc>16774</source_loc>
			<order>50</order>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>124</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17639</id>
			<source_loc>6755</source_loc>
			<order>51</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17647</id>
			<source_loc>16776</source_loc>
			<order>52</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>131</opcode>
			<label>+</label>
			<op>
				<id>126</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17640</id>
			<source_loc>6759</source_loc>
			<order>53</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>119</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17648</id>
			<source_loc>16778</source_loc>
			<order>54</order>
			<instance_name>SobelFilter_LtiLLs11_4_20</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>127</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17642</id>
			<source_loc>16915</source_loc>
			<order>55</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>203</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>121</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17644</id>
			<source_loc>16916</source_loc>
			<order>56</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>205</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>123</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17646</id>
			<source_loc>16917</source_loc>
			<order>57</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>207</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>125</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17652</id>
			<source_loc>17192</source_loc>
			<order>58</order>
			<sig_name>x0</sig_name>
			<label>x:x0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>129</id>
				<op_kind>wire</op_kind>
				<object>x0</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17794</id>
			<source_loc>17352</source_loc>
			<order>59</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>x:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>252</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17795</id>
			<source_loc>17522</source_loc>
			<order>60</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>x:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>253</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>37</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17661</id>
			<source_loc>17197</source_loc>
			<order>61</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>138</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17660</id>
			<source_loc>17196</source_loc>
			<order>62</order>
			<sig_name>R</sig_name>
			<label>R:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
				<object>R</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17659</id>
			<source_loc>17195</source_loc>
			<order>63</order>
			<sig_name>G</sig_name>
			<label>G:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>136</id>
				<op_kind>wire</op_kind>
				<object>G</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17658</id>
			<source_loc>17194</source_loc>
			<order>64</order>
			<sig_name>B</sig_name>
			<label>B:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
				<object>B</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17653</id>
			<source_loc>17508</source_loc>
			<order>65</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>130</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17654</id>
			<source_loc>17512</source_loc>
			<order>66</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>131</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17655</id>
			<source_loc>17516</source_loc>
			<order>67</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17656</id>
			<source_loc>17520</source_loc>
			<order>68</order>
			<sig_name>x0_u0</sig_name>
			<label>x:x0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>133</id>
				<op_kind>wire</op_kind>
				<object>x0_u0</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17657</id>
			<source_loc>17524</source_loc>
			<order>69</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>134</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17797</id>
			<source_loc>17490</source_loc>
			<order>70</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>B:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>255</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17671</id>
			<source_loc>17199</source_loc>
			<order>71</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>147</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17662</id>
			<source_loc>17476</source_loc>
			<order>72</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17663</id>
			<source_loc>17480</source_loc>
			<order>73</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17664</id>
			<source_loc>17484</source_loc>
			<order>74</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17665</id>
			<source_loc>17488</source_loc>
			<order>75</order>
			<sig_name>B</sig_name>
			<label>B:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>142</id>
				<op_kind>wire</op_kind>
				<object>B</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17666</id>
			<source_loc>17492</source_loc>
			<order>76</order>
			<sig_name>G</sig_name>
			<label>G:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>G</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17668</id>
			<source_loc>17496</source_loc>
			<order>77</order>
			<sig_name>R</sig_name>
			<label>R:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>144</id>
				<op_kind>wire</op_kind>
				<object>R</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17669</id>
			<source_loc>17500</source_loc>
			<order>78</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17670</id>
			<source_loc>17504</source_loc>
			<order>79</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17831</id>
			<source_loc>17370</source_loc>
			<order>80</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>B:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>257</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17672</id>
			<source_loc>17355</source_loc>
			<order>81</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>148</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17673</id>
			<source_loc>17359</source_loc>
			<order>82</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>149</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17676</id>
			<source_loc>17363</source_loc>
			<order>83</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>150</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17677</id>
			<source_loc>17367</source_loc>
			<order>84</order>
			<sig_name>B_u1</sig_name>
			<label>B:B_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>151</id>
				<op_kind>wire</op_kind>
				<object>B_u1</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17678</id>
			<source_loc>17372</source_loc>
			<order>85</order>
			<sig_name>G_u1</sig_name>
			<label>G:G_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>152</id>
				<op_kind>wire</op_kind>
				<object>G_u1</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17679</id>
			<source_loc>17464</source_loc>
			<order>86</order>
			<sig_name>R_u1</sig_name>
			<label>R:R_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>153</id>
				<op_kind>wire</op_kind>
				<object>R_u1</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17680</id>
			<source_loc>17468</source_loc>
			<order>87</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>154</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17681</id>
			<source_loc>17472</source_loc>
			<order>88</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>155</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>17682</id>
			<source_loc>16780</source_loc>
			<order>89</order>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_21</instance_name>
			<opcode>130</opcode>
			<label>
d + (b + a)			</label>
			<op>
				<id>156</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.5347000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17688</id>
			<source_loc>16789</source_loc>
			<order>90</order>
			<instance_name>SobelFilter_Add2u2Mul2i3u2_4_22</instance_name>
			<opcode>121</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>162</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>47</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17684</id>
			<source_loc>16783</source_loc>
			<order>91</order>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_21</instance_name>
			<opcode>130</opcode>
			<label>
d + (b + a)			</label>
			<op>
				<id>158</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>43</cycle_id>
			<chain_time>0.4732000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17683</id>
			<source_loc>16918</source_loc>
			<order>92</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>202</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>157</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>43</cycle_id>
			<chain_time>0.6002000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17689</id>
			<source_loc>16921</source_loc>
			<order>93</order>
			<instance_name>filter2</instance_name>
			<opcode>201</opcode>
			<label>filter2:read</label>
			<op>
				<id>163</id>
				<op_kind>array_read</op_kind>
				<object>filter2</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>43</cycle_id>
			<chain_time>0.5075000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17727</id>
			<source_loc>16824</source_loc>
			<order>94</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>131</opcode>
			<label>+</label>
			<op>
				<id>197</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>44</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17705</id>
			<source_loc>16814</source_loc>
			<order>95</order>
			<instance_name>SobelFilter_Add_2U_10_4_25</instance_name>
			<opcode>137</opcode>
			<label>+</label>
			<op>
				<id>176</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>44</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17702</id>
			<source_loc>16810</source_loc>
			<order>96</order>
			<instance_name>SobelFilter_Add_2U_10_4_26</instance_name>
			<opcode>137</opcode>
			<label>+</label>
			<op>
				<id>173</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>44</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17686</id>
			<source_loc>16786</source_loc>
			<order>97</order>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_21</instance_name>
			<opcode>130</opcode>
			<label>
d + (b + a)			</label>
			<op>
				<id>160</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>44</cycle_id>
			<chain_time>0.4732000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17685</id>
			<source_loc>16919</source_loc>
			<order>98</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>204</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>159</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>44</cycle_id>
			<chain_time>0.5387000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17687</id>
			<source_loc>16920</source_loc>
			<order>99</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>206</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>161</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>45</cycle_id>
			<chain_time>0.5387000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17690</id>
			<source_loc>16792</source_loc>
			<order>100</order>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</instance_name>
			<opcode>19</opcode>
			<label>
c*299 + b*587 + a*144			</label>
			<op>
				<id>164</id>
				<op_kind>wire</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>45</cycle_id>
			<chain_time>2.1004000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17692</id>
			<source_loc>16794</source_loc>
			<order>101</order>
			<instance_name>SobelFilter_Div_8U_28_4_29</instance_name>
			<opcode>21</opcode>
			<label>/</label>
			<op>
				<id>165</id>
				<op_kind>div</op_kind>
				<in_widths>16</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>45</cycle_id>
			<chain_time>7.4318000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17693</id>
			<source_loc>16796</source_loc>
			<order>102</order>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_30</instance_name>
			<opcode>123</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>166</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>45</cycle_id>
			<chain_time>8.0742000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17694</id>
			<source_loc>16798</source_loc>
			<order>103</order>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</instance_name>
			<opcode>19</opcode>
			<label>
c*299 + b*587 + a*144			</label>
			<op>
				<id>167</id>
				<op_kind>wire</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>2.1004000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17695</id>
			<source_loc>16800</source_loc>
			<order>104</order>
			<instance_name>SobelFilter_Div_8U_28_4_29</instance_name>
			<opcode>21</opcode>
			<label>/</label>
			<op>
				<id>168</id>
				<op_kind>div</op_kind>
				<in_widths>16</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>7.4318000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17696</id>
			<source_loc>16802</source_loc>
			<order>105</order>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_30</instance_name>
			<opcode>123</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>169</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>8.0742000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17703</id>
			<source_loc>16812</source_loc>
			<order>106</order>
			<instance_name>SobelFilter_Lti3u2_4_34</instance_name>
			<opcode>122</opcode>
			<label>&lt;</label>
			<op>
				<id>174</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>47</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17697</id>
			<source_loc>16804</source_loc>
			<order>107</order>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</instance_name>
			<opcode>19</opcode>
			<label>
c*299 + b*587 + a*144			</label>
			<op>
				<id>170</id>
				<op_kind>wire</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>47</cycle_id>
			<chain_time>2.1004000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17700</id>
			<source_loc>16806</source_loc>
			<order>108</order>
			<instance_name>SobelFilter_Div_8U_28_4_29</instance_name>
			<opcode>21</opcode>
			<label>/</label>
			<op>
				<id>171</id>
				<op_kind>div</op_kind>
				<in_widths>16</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>47</cycle_id>
			<chain_time>7.4318000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17701</id>
			<source_loc>16808</source_loc>
			<order>109</order>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_30</instance_name>
			<opcode>123</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>172</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>47</cycle_id>
			<chain_time>8.0742000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17839</id>
			<source_loc>17369</source_loc>
			<order>110</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>B:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>258</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>47</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>17706</id>
			<source_loc>16816</source_loc>
			<order>111</order>
			<instance_name>SobelFilter_Lti3u2_4_38</instance_name>
			<opcode>122</opcode>
			<label>&lt;</label>
			<op>
				<id>177</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>47</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17798</id>
			<source_loc>17489</source_loc>
			<order>112</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>B:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>256</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>47</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>17708</id>
			<source_loc>16818</source_loc>
			<order>113</order>
			<instance_name>SobelFilter_Add2n128s8_4_39</instance_name>
			<opcode>125</opcode>
			<label>+</label>
			<op>
				<id>179</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>53</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17711</id>
			<source_loc>6733</source_loc>
			<order>114</order>
			<sig_name>o_result_r_data</sig_name>
			<label>o_result_r.data:o_result_r_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>182</id>
				<op_kind>output</op_kind>
				<object>o_result_r_data</object>
			</op>
			<cycle_id>53</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17712</id>
			<source_loc>17294</source_loc>
			<order>115</order>
			<sig_name>o_result_r_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_r_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>183</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>53</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17713</id>
			<source_loc>6761</source_loc>
			<order>116</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>184</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>53</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17714</id>
			<source_loc>17296</source_loc>
			<order>117</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>o_result_r.m_stalling:o_result_r_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>185</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17716</id>
			<source_loc>6763</source_loc>
			<order>118</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>186</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17709</id>
			<source_loc>16820</source_loc>
			<order>119</order>
			<instance_name>SobelFilter_Add2n128s8_4_40</instance_name>
			<opcode>125</opcode>
			<label>+</label>
			<op>
				<id>180</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17717</id>
			<source_loc>6734</source_loc>
			<order>120</order>
			<sig_name>o_result_g_data</sig_name>
			<label>o_result_g.data:o_result_g_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>187</id>
				<op_kind>output</op_kind>
				<object>o_result_g_data</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17718</id>
			<source_loc>17298</source_loc>
			<order>121</order>
			<sig_name>o_result_g_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_g_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>188</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17719</id>
			<source_loc>6765</source_loc>
			<order>122</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>189</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17720</id>
			<source_loc>17300</source_loc>
			<order>123</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>o_result_g.m_stalling:o_result_g_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>190</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17721</id>
			<source_loc>6767</source_loc>
			<order>124</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>191</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>17710</id>
			<source_loc>16822</source_loc>
			<order>125</order>
			<instance_name>SobelFilter_Add2n128s8_4_41</instance_name>
			<opcode>125</opcode>
			<label>+</label>
			<op>
				<id>181</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>17722</id>
			<source_loc>6735</source_loc>
			<order>126</order>
			<sig_name>o_result_b_data</sig_name>
			<label>o_result_b.data:o_result_b_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>192</id>
				<op_kind>output</op_kind>
				<object>o_result_b_data</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17723</id>
			<source_loc>17302</source_loc>
			<order>127</order>
			<sig_name>o_result_b_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_b_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>193</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17724</id>
			<source_loc>6773</source_loc>
			<order>128</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>194</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17725</id>
			<source_loc>17304</source_loc>
			<order>129</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>o_result_b.m_stalling:o_result_b_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>195</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>17726</id>
			<source_loc>6776</source_loc>
			<order>130</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>196</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>17730</id>
			<source_loc>17376</source_loc>
			<order>131</order>
			<sig_name>x1</sig_name>
			<label>x:x1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>200</id>
				<op_kind>wire</op_kind>
				<object>x1</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>17728</id>
			<source_loc>16826</source_loc>
			<order>132</order>
			<instance_name>SobelFilter_LtiLLs11_4_42</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>198</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17796</id>
			<source_loc>17521</source_loc>
			<order>133</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>x:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>254</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17841</id>
			<source_loc>17542</source_loc>
			<order>134</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>x:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>259</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17731</id>
			<source_loc>17528</source_loc>
			<order>135</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17732</id>
			<source_loc>17532</source_loc>
			<order>136</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17733</id>
			<source_loc>17536</source_loc>
			<order>137</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17734</id>
			<source_loc>17540</source_loc>
			<order>138</order>
			<sig_name>x1_u0</sig_name>
			<label>x:x1_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>x1_u0</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>17735</id>
			<source_loc>16828</source_loc>
			<order>139</order>
			<instance_name>SobelFilter_gen000002_4_43</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>205</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17738</id>
			<source_loc>16831</source_loc>
			<order>140</order>
			<instance_name>SobelFilter_gen000002_4_43</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>208</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17741</id>
			<source_loc>16834</source_loc>
			<order>141</order>
			<instance_name>SobelFilter_gen000002_4_43</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>211</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>71</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17736</id>
			<source_loc>16922</source_loc>
			<order>142</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>202</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>206</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17739</id>
			<source_loc>16924</source_loc>
			<order>143</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>204</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>209</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17742</id>
			<source_loc>16926</source_loc>
			<order>144</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>206</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>212</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17744</id>
			<source_loc>16837</source_loc>
			<order>145</order>
			<instance_name>SobelFilter_gen000001_4_56</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>214</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>66</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17748</id>
			<source_loc>16842</source_loc>
			<order>146</order>
			<instance_name>SobelFilter_gen000001_4_56</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>218</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>66</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17752</id>
			<source_loc>16847</source_loc>
			<order>147</order>
			<instance_name>SobelFilter_gen000001_4_56</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>222</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>66</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17737</id>
			<source_loc>16923</source_loc>
			<order>148</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>203</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>207</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17740</id>
			<source_loc>16925</source_loc>
			<order>149</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>205</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>210</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17743</id>
			<source_loc>16927</source_loc>
			<order>150</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>207</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>213</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17745</id>
			<source_loc>16839</source_loc>
			<order>151</order>
			<instance_name>SobelFilter_gen000002_4_49</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>215</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17749</id>
			<source_loc>16844</source_loc>
			<order>152</order>
			<instance_name>SobelFilter_gen000002_4_49</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>219</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17753</id>
			<source_loc>16849</source_loc>
			<order>153</order>
			<instance_name>SobelFilter_gen000002_4_49</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>223</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17746</id>
			<source_loc>16928</source_loc>
			<order>154</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>202</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>216</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17750</id>
			<source_loc>16930</source_loc>
			<order>155</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>204</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>220</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17754</id>
			<source_loc>16932</source_loc>
			<order>156</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>206</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>224</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17756</id>
			<source_loc>16852</source_loc>
			<order>157</order>
			<instance_name>SobelFilter_Add2iLLu9_4_61</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>226</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>68</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17760</id>
			<source_loc>16857</source_loc>
			<order>158</order>
			<instance_name>SobelFilter_Add2iLLu9_4_61</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>68</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17764</id>
			<source_loc>16862</source_loc>
			<order>159</order>
			<instance_name>SobelFilter_Add2iLLu9_4_61</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>234</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>68</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17747</id>
			<source_loc>16929</source_loc>
			<order>160</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>203</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>217</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17751</id>
			<source_loc>16931</source_loc>
			<order>161</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>205</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>221</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17755</id>
			<source_loc>16933</source_loc>
			<order>162</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>207</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>225</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17757</id>
			<source_loc>16854</source_loc>
			<order>163</order>
			<instance_name>SobelFilter_gen000001_4_56</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>227</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17761</id>
			<source_loc>16859</source_loc>
			<order>164</order>
			<instance_name>SobelFilter_gen000001_4_56</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>231</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17765</id>
			<source_loc>16864</source_loc>
			<order>165</order>
			<instance_name>SobelFilter_gen000001_4_56</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>235</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17758</id>
			<source_loc>16934</source_loc>
			<order>166</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>202</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>228</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17762</id>
			<source_loc>16936</source_loc>
			<order>167</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>204</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>232</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17766</id>
			<source_loc>16938</source_loc>
			<order>168</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>206</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>236</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17774</id>
			<source_loc>16873</source_loc>
			<order>169</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>131</opcode>
			<label>+</label>
			<op>
				<id>244</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>70</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17768</id>
			<source_loc>16867</source_loc>
			<order>170</order>
			<instance_name>SobelFilter_Add2iLLu9_4_61</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>238</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>70</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17770</id>
			<source_loc>16869</source_loc>
			<order>171</order>
			<instance_name>SobelFilter_Add2iLLu9_4_61</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>240</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>70</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17772</id>
			<source_loc>16871</source_loc>
			<order>172</order>
			<instance_name>SobelFilter_Add2iLLu9_4_61</instance_name>
			<opcode>17</opcode>
			<label>+</label>
			<op>
				<id>242</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>70</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17759</id>
			<source_loc>16935</source_loc>
			<order>173</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>203</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>229</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17763</id>
			<source_loc>16937</source_loc>
			<order>174</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>205</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>233</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17767</id>
			<source_loc>16939</source_loc>
			<order>175</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>207</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>237</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>69</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17775</id>
			<source_loc>16875</source_loc>
			<order>176</order>
			<instance_name>SobelFilter_LtiLLs11_4_62</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>245</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>71</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>17769</id>
			<source_loc>16940</source_loc>
			<order>177</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>207</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>239</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>70</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17771</id>
			<source_loc>16941</source_loc>
			<order>178</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>203</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>241</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>70</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>17773</id>
			<source_loc>16942</source_loc>
			<order>179</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>205</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>243</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>70</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>17850</id>
			<source_loc>17541</source_loc>
			<order>180</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>x:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>260</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>71</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17616</id>
			<source_loc>17956</source_loc>
			<order>181</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>102</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17620</id>
			<source_loc>17963</source_loc>
			<order>182</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>105</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17649</id>
			<source_loc>18018</source_loc>
			<order>183</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17704</id>
			<source_loc>18022</source_loc>
			<order>184</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>175</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17707</id>
			<source_loc>18029</source_loc>
			<order>185</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>47</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17729</id>
			<source_loc>18229</source_loc>
			<order>186</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>199</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>17776</id>
			<source_loc>18233</source_loc>
			<order>187</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>246</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>71</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
				<state>48</state>
				<source_loc>17723</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
				<state>45</state>
				<source_loc>17718</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
				<state>42</state>
				<source_loc>17712</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>50</state>
				<source_loc>17725</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>47</state>
				<source_loc>17720</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>44</state>
				<source_loc>17714</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>28</state>
				<source_loc>17637</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>15</state>
				<source_loc>17602</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6424</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.2012</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6424</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.2012</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.9864</delay>
				<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.3314</delay>
				<instance_name>SobelFilter_Div_8U_28_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9368</delay>
				<instance_name>SobelFilter_Add2Mul2s8u8s8_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.7323</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.9864</delay>
				<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.3314</delay>
				<instance_name>SobelFilter_Div_8U_28_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9368</delay>
				<instance_name>SobelFilter_Add2Mul2s8u8s8_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.7323</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.2627</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>17697</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>17700</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6424</delay>
				<source_loc>17701</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>17665</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>17677</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.1397</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>17687</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>17690</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>17692</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6424</delay>
				<source_loc>17693</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.1397</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>17694</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>17695</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6424</delay>
				<source_loc>17696</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.7643</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3275</delay>
				<source_loc>17614</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2573</delay>
				<source_loc>17615</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5387</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>17685</source_loc>
				<state>37</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5387</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3592</delay>
				<source_loc>17684</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>17685</source_loc>
				<state>37</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5387</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3592</delay>
				<source_loc>17686</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>17687</source_loc>
				<state>37</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5070</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3275</delay>
				<source_loc>17708</source_loc>
				<state>42</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>17711</source_loc>
				<state>42</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5070</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3275</delay>
				<source_loc>17709</source_loc>
				<state>45</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>17717</source_loc>
				<state>45</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5070</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3275</delay>
				<source_loc>17710</source_loc>
				<state>48</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>17722</source_loc>
				<state>48</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>17871</id>
			<source_loc>17582</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>74</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17872</id>
			<source_loc>17600</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>89</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17873</id>
			<source_loc>17604</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25,37,71</livein>
			<liveout>1,2,25,71</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17874</id>
			<source_loc>17636</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,25,37,71</livein>
			<liveout>25,37,71</liveout>
			<reg_deffed>25,37,71</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17875</id>
			<source_loc>17639</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,7,37,43,47</livein>
			<liveout>3,7,37,47</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17877</id>
			<source_loc>17589</source_loc>
			<name>y_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>1,2,25</livein>
			<liveout>1,2,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>80</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17878</id>
			<source_loc>17677</source_loc>
			<name>B_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>43,44,45,46,47</livein>
			<liveout>7,37,43,44,45,46,47</liveout>
			<reg_deffed>7,37,47</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17879</id>
			<source_loc>17701</source_loc>
			<name>B_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>4,5,7,37,47,52,53</livein>
			<liveout>4,5,7,37,47,52,53</liveout>
			<reg_deffed>47</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>172</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17880</id>
			<source_loc>17722</source_loc>
			<name>o_result_b_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>192</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17882</id>
			<source_loc>17587</source_loc>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_req_m_trig_req</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17883</id>
			<source_loc>17724</source_loc>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_result_b_m_req_m_trig_req</instance_name>
			<op>
				<id>194</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17885</id>
			<source_loc>17618</source_loc>
			<name>y_mi11</name>
			<datatype W="4">sc_int</datatype>
			<livein>1,2,25</livein>
			<liveout>1,2,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17886</id>
			<source_loc>17678</source_loc>
			<name>G_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>43,44,45,46</livein>
			<liveout>7,37,43,44,45,47</liveout>
			<reg_deffed>7,37,47</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>152</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17888</id>
			<source_loc>17696</source_loc>
			<name>G_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>4,7,37,47,52,53</livein>
			<liveout>4,7,37,46,47,52,53</liveout>
			<reg_deffed>46</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17889</id>
			<source_loc>17717</source_loc>
			<name>o_result_g_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17891</id>
			<source_loc>17586</source_loc>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_req_m_trig_req</instance_name>
			<op>
				<id>77</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17892</id>
			<source_loc>17719</source_loc>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_result_g_m_req_m_trig_req</instance_name>
			<op>
				<id>189</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17894</id>
			<source_loc>17679</source_loc>
			<name>R_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>43,44,45</livein>
			<liveout>7,37,43,44,47</liveout>
			<reg_deffed>7,37,47</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>153</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17895</id>
			<source_loc>17693</source_loc>
			<name>R_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>7,37,46,47,52,53</livein>
			<liveout>7,37,45,46,47,52,53</liveout>
			<reg_deffed>45</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>166</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17896</id>
			<source_loc>17711</source_loc>
			<name>o_result_r_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,53</livein>
			<liveout>4,53</liveout>
			<reg_deffed>53</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17898</id>
			<source_loc>17584</source_loc>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_req_m_trig_req</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17900</id>
			<source_loc>17713</source_loc>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,53</livein>
			<liveout>4,53</liveout>
			<reg_deffed>53</reg_deffed>
			<instance_name>o_result_r_m_req_m_trig_req</instance_name>
			<op>
				<id>184</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>17902</id>
			<source_loc>17594</source_loc>
			<name>x_u1</name>
			<datatype W="11">sc_int</datatype>
			<livein>1,2,25</livein>
			<liveout>1,2,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17903</id>
			<source_loc>17614</source_loc>
			<name>x_mi15</name>
			<datatype W="11">sc_int</datatype>
			<livein>2,25</livein>
			<liveout>2,25</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>100</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17904</id>
			<source_loc>17635</source_loc>
			<name>x_u0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>3,25,37,71</livein>
			<liveout>3,25,37,71</liveout>
			<reg_deffed>25,37,71</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17905</id>
			<source_loc>17647</source_loc>
			<name>x_u0_mi31</name>
			<datatype W="11">sc_int</datatype>
			<livein>37</livein>
			<liveout>3,37</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>126</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17906</id>
			<source_loc>17656</source_loc>
			<name>x0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>7,37,43,44,45,46,47</livein>
			<liveout>7,37,43,44,45,46,47</liveout>
			<reg_deffed>7,37</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>133</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17907</id>
			<source_loc>17734</source_loc>
			<name>x1_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>65,66,67,68,69,70</livein>
			<liveout>7,65,66,67,68,69,71</liveout>
			<reg_deffed>7,71</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17908</id>
			<source_loc>17774</source_loc>
			<name>x1_mi56</name>
			<datatype W="11">sc_int</datatype>
			<livein>71</livein>
			<liveout>70,71</liveout>
			<reg_deffed>70</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>244</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17915</id>
			<source_loc>17615</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,25</livein>
			<liveout>2,25</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_38</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>s_reg_38</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17916</id>
			<source_loc>17669</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>7,37,43,44,45,46,47</livein>
			<liveout>7,37,43,44,45,46,47</liveout>
			<reg_deffed>7,37,47</reg_deffed>
			<instance_name>s_reg_38</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>s_reg_38</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17918</id>
			<source_loc>17680</source_loc>
			<name>u_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>43,44</livein>
			<liveout>7,37,43,47</liveout>
			<reg_deffed>7,37,47</reg_deffed>
			<instance_name>s_reg_39</instance_name>
			<op>
				<id>154</id>
				<op_kind>reg</op_kind>
				<object>s_reg_39</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17919</id>
			<source_loc>17702</source_loc>
			<name>u_mi37</name>
			<datatype W="2">sc_uint</datatype>
			<livein>45,46,47</livein>
			<liveout>44,45,46,47</liveout>
			<reg_deffed>44</reg_deffed>
			<instance_name>s_reg_39</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>s_reg_39</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17923</id>
			<source_loc>17683</source_loc>
			<name>from_tb_r_xpupx</name>
			<datatype W="8">sc_uint</datatype>
			<livein>44,45,46,47</livein>
			<liveout>43,44,45,46,47</liveout>
			<reg_deffed>43</reg_deffed>
			<instance_name>s_reg_40</instance_name>
			<op>
				<id>157</id>
				<op_kind>reg</op_kind>
				<object>s_reg_40</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17925</id>
			<source_loc>17689</source_loc>
			<name>filter2_vt3pu</name>
			<datatype W="8">sc_int</datatype>
			<livein>44,45,46,47</livein>
			<liveout>43,44,45,46,47</liveout>
			<reg_deffed>43</reg_deffed>
			<instance_name>s_reg_41</instance_name>
			<op>
				<id>163</id>
				<op_kind>reg</op_kind>
				<object>s_reg_41</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17928</id>
			<source_loc>17727</source_loc>
			<name>x0_mi37</name>
			<datatype W="11">sc_int</datatype>
			<livein>4,5,6,7,45,46,47,52,53</livein>
			<liveout>4,5,6,7,44,45,46,47,52,53</liveout>
			<reg_deffed>44</reg_deffed>
			<instance_name>s_reg_42</instance_name>
			<op>
				<id>197</id>
				<op_kind>reg</op_kind>
				<object>s_reg_42</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17930</id>
			<source_loc>17705</source_loc>
			<name>v_mi37</name>
			<datatype W="2">sc_uint</datatype>
			<livein>45,46,47</livein>
			<liveout>44,45,46,47</liveout>
			<reg_deffed>44</reg_deffed>
			<instance_name>s_reg_43</instance_name>
			<op>
				<id>176</id>
				<op_kind>reg</op_kind>
				<object>s_reg_43</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17932</id>
			<source_loc>17685</source_loc>
			<name>from_tb_g_xpupx</name>
			<datatype W="8">sc_uint</datatype>
			<livein>45,46,47</livein>
			<liveout>44,45,46,47</liveout>
			<reg_deffed>44</reg_deffed>
			<instance_name>s_reg_44</instance_name>
			<op>
				<id>159</id>
				<op_kind>reg</op_kind>
				<object>s_reg_44</object>
			</op>
		</reg_op>
		<reg_op>
			<id>17935</id>
			<source_loc>17687</source_loc>
			<name>from_tb_b_xpupx</name>
			<datatype W="8">sc_uint</datatype>
			<livein>46,47</livein>
			<liveout>45,46,47</liveout>
			<reg_deffed>45</reg_deffed>
			<instance_name>s_reg_45</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>s_reg_45</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>50</res_id>
		<opcode>66</opcode>
		<opcode>67</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>72</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>122</res_id>
		<opcode>139</opcode>
		<latency>0</latency>
		<delay>0.2573</delay>
		<module_name>SobelFilter_LessThan_11Sx11S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>60.5340</unit_area>
		<comb_area>60.5340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>178</res_id>
		<opcode>195</opcode>
		<latency>0</latency>
		<delay>0.3275</delay>
		<module_name>SobelFilter_Add_11Sx11S_12S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>156.1401</unit_area>
		<comb_area>156.1401</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>27</id>
			<thread>do_filter</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../SobelFilter.cpp</source_path>
			<source_line>83</source_line>
			<source_loc>2344</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>2</max_path>
			<latency>3072</latency>
			<loop>
				<id>26</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>85</source_line>
				<source_loc>2341</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>3072</latency>
			</loop>
		</loop>
		<loop>
			<id>61</id>
			<thread>do_filter</thread>
			<source_path>../SobelFilter.cpp</source_path>
			<source_line>102</source_line>
			<source_loc>2675</source_loc>
			<start_cycle>3</start_cycle>
			<max_path>20</max_path>
			<latency>30720</latency>
			<loop>
				<id>37</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>105</source_line>
				<source_loc>2378</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>59</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>122</source_line>
				<source_loc>2560</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>11</max_path>
				<latency>26112</latency>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../SobelFilter.cpp</source_path>
					<source_line>125</source_line>
					<source_loc>2520</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>5</max_path>
					<latency>23040</latency>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../SobelFilter.cpp</source_path>
						<source_line>127</source_line>
						<source_loc>2517</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>5</max_path>
						<latency>23040</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>60</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>159</source_line>
				<source_loc>2674</source_loc>
				<start_cycle>13</start_cycle>
				<max_path>7</max_path>
				<latency>3584</latency>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2301</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>27</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>26</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>2</cycle_id>
					<cyn_protocol/>
					<source_loc>13640</source_loc>
					<start_cycle>0</start_cycle>
					<latency>1537</latency>
				</cycle>
				<cycle>
					<cycle_id>25</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>3073</latency>
				</cycle>
			</loop>
		</loop>
		<loop>
			<id>61</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>37</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>13862</source_loc>
					<start_cycle>0</start_cycle>
					<latency>3585</latency>
				</cycle>
				<cycle>
					<cycle_id>37</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>4097</latency>
				</cycle>
			</loop>
			<loop>
				<id>59</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>52</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>27649</latency>
				</cycle>
				<cycle>
					<cycle_id>53</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>28161</latency>
				</cycle>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>14232</source_loc>
					<start_cycle>7</start_cycle>
					<latency>28673</latency>
				</cycle>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>14494</source_loc>
					<start_cycle>8</start_cycle>
					<latency>29185</latency>
				</cycle>
				<cycle>
					<cycle_id>6</cycle_id>
					<cyn_protocol/>
					<source_loc>14756</source_loc>
					<start_cycle>9</start_cycle>
					<latency>29697</latency>
				</cycle>
				<cycle>
					<cycle_id>7</cycle_id>
					<cyn_protocol/>
					<source_loc>2556</source_loc>
					<start_cycle>10</start_cycle>
					<latency>30209</latency>
				</cycle>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>43</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>8705</latency>
						</cycle>
						<cycle>
							<cycle_id>44</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>13313</latency>
						</cycle>
						<cycle>
							<cycle_id>45</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>17921</latency>
						</cycle>
						<cycle>
							<cycle_id>46</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>22529</latency>
						</cycle>
						<cycle>
							<cycle_id>47</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>27137</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>60</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>65</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>30721</latency>
				</cycle>
				<cycle>
					<cycle_id>66</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>31233</latency>
				</cycle>
				<cycle>
					<cycle_id>67</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>31745</latency>
				</cycle>
				<cycle>
					<cycle_id>68</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>32257</latency>
				</cycle>
				<cycle>
					<cycle_id>69</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>32769</latency>
				</cycle>
				<cycle>
					<cycle_id>70</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>33281</latency>
				</cycle>
				<cycle>
					<cycle_id>71</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>33793</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>18073</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10379</sub_loc>
	</source_loc>
	<source_loc>
		<id>18071</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10377,10377</sub_loc>
	</source_loc>
	<source_loc>
		<id>18072</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13347</opcode>
		<sub_loc>10377,10377</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>18079</id>
			<opcode>115</opcode>
			<source_loc>10380</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>18075</id>
			<source_loc>18073</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_r_vld_prev</sig_name>
			<label>o_result_r.vld:gen_stalling_0_o_result_r_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>486</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_r_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18076</id>
			<source_loc>10378</source_loc>
			<order>2</order>
			<sig_name>o_result_r_busy</sig_name>
			<label>o_result_r.busy:o_result_r_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>487</id>
				<op_kind>input</op_kind>
				<object>o_result_r_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>18077</id>
			<source_loc>16963</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_63</instance_name>
			<opcode>115</opcode>
			<label>&amp;</label>
			<op>
				<id>488</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>18078</id>
			<source_loc>18072</source_loc>
			<order>4</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>m_stalling:o_result_r_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>489</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_r_vld</port_name>
				<state>4</state>
				<source_loc>10379</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_busy</port_name>
				<state>5</state>
				<source_loc>18076</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_r_vld</port_name>
				<state>4</state>
				<source_loc>10379</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>5</state>
				<source_loc>18078</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_busy</port_name>
				<state>5</state>
				<source_loc>18076</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>5</state>
				<source_loc>18078</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>87</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17808</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>87</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6095</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>18090</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10559</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>18091</id>
			<source_loc>10552</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_r_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>492</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18092</id>
			<source_loc>10560</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>m_stalling:o_result_r_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>493</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18093</id>
			<source_loc>18090</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_r_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>494</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>18093</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>11</state>
				<source_loc>18092</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>18091</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>18095</id>
			<source_loc>18091</source_loc>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_unacked_req</instance_name>
			<op>
				<id>492</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18096</id>
			<source_loc>18093</source_loc>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_r_m_unacked_req</instance_name>
			<op>
				<id>494</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>85</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17807</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>85</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6094</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>18099</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9753</sub_loc>
	</source_loc>
	<source_loc>
		<id>18097</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9751,9751</sub_loc>
	</source_loc>
	<source_loc>
		<id>18098</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13363</opcode>
		<sub_loc>9751,9751</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>18105</id>
			<opcode>115</opcode>
			<source_loc>9754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>18101</id>
			<source_loc>18099</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_result_g_vld_prev</sig_name>
			<label>o_result_g.vld:gen_stalling_1_o_result_g_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>495</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_result_g_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18102</id>
			<source_loc>9752</source_loc>
			<order>2</order>
			<sig_name>o_result_g_busy</sig_name>
			<label>o_result_g.busy:o_result_g_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>496</id>
				<op_kind>input</op_kind>
				<object>o_result_g_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>18103</id>
			<source_loc>16967</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_64</instance_name>
			<opcode>115</opcode>
			<label>&amp;</label>
			<op>
				<id>497</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>18104</id>
			<source_loc>18098</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>m_stalling:o_result_g_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>498</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_g_vld</port_name>
				<state>4</state>
				<source_loc>9753</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_busy</port_name>
				<state>5</state>
				<source_loc>18102</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_g_vld</port_name>
				<state>4</state>
				<source_loc>9753</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>5</state>
				<source_loc>18104</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_busy</port_name>
				<state>5</state>
				<source_loc>18102</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>5</state>
				<source_loc>18104</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_64</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_64</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>106</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17816</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>106</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6104</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>18110</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9933</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>18111</id>
			<source_loc>9926</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_g_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>501</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18112</id>
			<source_loc>9934</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>m_stalling:o_result_g_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>502</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18113</id>
			<source_loc>18110</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_g_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>503</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>18113</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>11</state>
				<source_loc>18112</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>18111</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>18115</id>
			<source_loc>18111</source_loc>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_unacked_req</instance_name>
			<op>
				<id>501</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18116</id>
			<source_loc>18113</source_loc>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_g_m_unacked_req</instance_name>
			<op>
				<id>503</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>104</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17815</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>104</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6103</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>18119</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8823</sub_loc>
	</source_loc>
	<source_loc>
		<id>18117</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8821,8821</sub_loc>
	</source_loc>
	<source_loc>
		<id>18118</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13379</opcode>
		<sub_loc>8821,8821</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_stalling_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_2</thread>
		<op>
			<id>18125</id>
			<opcode>115</opcode>
			<source_loc>8824</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_2</thread>
		<io_op>
			<id>18121</id>
			<source_loc>18119</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_2_o_result_b_vld_prev</sig_name>
			<label>o_result_b.vld:gen_stalling_2_o_result_b_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>504</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_2_o_result_b_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18122</id>
			<source_loc>8822</source_loc>
			<order>2</order>
			<sig_name>o_result_b_busy</sig_name>
			<label>o_result_b.busy:o_result_b_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>505</id>
				<op_kind>input</op_kind>
				<object>o_result_b_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>18123</id>
			<source_loc>16971</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_65</instance_name>
			<opcode>115</opcode>
			<label>&amp;</label>
			<op>
				<id>506</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>18124</id>
			<source_loc>18118</source_loc>
			<order>4</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>m_stalling:o_result_b_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>507</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_stalling_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_2</thread>
		<timing_path>
			<name>gen_stalling_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_b_vld</port_name>
				<state>4</state>
				<source_loc>8823</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_busy</port_name>
				<state>5</state>
				<source_loc>18122</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_b_vld</port_name>
				<state>4</state>
				<source_loc>8823</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>5</state>
				<source_loc>18124</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_busy</port_name>
				<state>5</state>
				<source_loc>18122</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>5</state>
				<source_loc>18124</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_2</thread>
		<timing_path>
			<name>gen_stalling_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_65</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_65</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>125</id>
			<thread>gen_stalling_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17824</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>125</id>
			<thread>gen_stalling_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6113</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>18130</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9305</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_2</thread>
		<io_op>
			<id>18131</id>
			<source_loc>9298</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_b_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>510</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18132</id>
			<source_loc>9306</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>m_stalling:o_result_b_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>511</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18133</id>
			<source_loc>18130</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_b_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>512</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_2</thread>
		<timing_path>
			<name>gen_unacked_req_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>18133</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>11</state>
				<source_loc>18132</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>18131</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_2</thread>
		<timing_path>
			<name>gen_unacked_req_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_2</thread>
		<reg_op>
			<id>18135</id>
			<source_loc>18131</source_loc>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_unacked_req</instance_name>
			<op>
				<id>510</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18136</id>
			<source_loc>18133</source_loc>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_b_m_unacked_req</instance_name>
			<op>
				<id>512</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_unacked_req_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17823</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_unacked_req_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6112</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>18137</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11056,11056</sub_loc>
	</source_loc>
	<source_loc>
		<id>18138</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13393</opcode>
		<sub_loc>11056,11056</sub_loc>
	</source_loc>
	<source_loc>
		<id>18140</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18442</sub_loc>
	</source_loc>
	<source_loc>
		<id>18139</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18442</sub_loc>
	</source_loc>
	<source_loc>
		<id>18147</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11056</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>18159</id>
			<opcode>25</opcode>
			<source_loc>18812</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>18152</id>
			<source_loc>11046</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>513</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18153</id>
			<source_loc>18442</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>514</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18154</id>
			<source_loc>18147</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>515</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18155</id>
			<source_loc>11053</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>516</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18156</id>
			<source_loc>11057</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>517</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>18157</id>
			<source_loc>16961</source_loc>
			<order>6</order>
			<instance_name>SobelFilter_N_Muxb_1_2_24_4_66</instance_name>
			<opcode>25</opcode>
			<label>MUX(2)</label>
			<op>
				<id>518</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>18158</id>
			<source_loc>18138</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>519</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>18155</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>18156</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>11056</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>18158</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>18141</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>18152</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>18165</id>
			<source_loc>18152</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>513</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18166</id>
			<source_loc>18158</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>519</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>80</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>17805</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>80</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6092</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>18171</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12683</sub_loc>
	</source_loc>
	<source_loc>
		<id>18172</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12683</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.22</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>97</res_id>
		<opcode>114</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>18173</id>
			<source_loc>18809</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>523</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18174</id>
			<source_loc>12640</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>524</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18175</id>
			<source_loc>12641</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>525</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>18176</id>
			<source_loc>16958</source_loc>
			<order>4</order>
			<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			<opcode>196</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>526</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>18177</id>
			<source_loc>12639</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>527</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>18178</id>
			<source_loc>12670</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>528</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>18179</id>
			<source_loc>18171</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>529</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>18180</id>
			<source_loc>12657</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>530</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18181</id>
			<source_loc>12660</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>531</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18182</id>
			<source_loc>12680</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>532</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>18183</id>
			<source_loc>18172</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>533</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.22</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>18173</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>18180</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>18174</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>18180</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>18175</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>18180</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>18173</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>18182</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>18174</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>18182</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>18175</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>18182</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>18173</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>18183</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>18174</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>18183</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>18175</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>18183</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>18173</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>18181</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>63</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>17799</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>63</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6086</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_r_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_r_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_r_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_g_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_g_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_b_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_b_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 23 threads, 280 ops.</summary>
	</phase_summary>
</tool_log>
