<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'advios_clkCount'('advios_clkCount_read', ../Assignment_lab7/Assignment_lab7/Advios.cpp:9), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch." projectName="lab7_HLS" solutionName="solution1" date="2019-10-03T19:01:37.996+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'advios_clkCount' has no reset." projectName="lab7_HLS" solutionName="solution1" date="2019-10-03T19:01:37.987+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'oneSecPulse' has no reset." projectName="lab7_HLS" solutionName="solution1" date="2019-10-03T19:01:37.979+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'outLeds' has no reset." projectName="lab7_HLS" solutionName="solution1" date="2019-10-03T19:01:37.969+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../Assignment_lab7/Assignment_lab7/Advios.cpp:34:3) in function 'advios::adviosThread' is an infinite loop." projectName="lab7_HLS" solutionName="solution1" date="2019-10-03T19:01:37.959+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../Assignment_lab7/Assignment_lab7/Advios.cpp:10:3) in function 'advios::clkDivide' is an infinite loop." projectName="lab7_HLS" solutionName="solution1" date="2019-10-03T19:01:37.658+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
