`default_nettype wire

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸?1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,         //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,         //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input wire uart_dataready,    //ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input wire uart_tbre,         //å‘é?æ•°æ®æ ‡å¿?
    input wire uart_tsre,         //æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ç«?

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,         //Flashç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USBæ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„dm9k_sd[7:0]å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¼?3ä½?
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¼?3ä½?
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¼?2ä½?
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);

// reset
wire reset;
assign reset = reset_btn;

wire clock;
pll_example clock_gen(
    .clk_out2(clock),
    .reset(reset),
    .clk_in1(clk_50M)
);

// if
wire[31:0] pc_current;
wire[31:0] pc_plus_4_if;
wire[31:0] inst_if;
wire con_pc_jump;
wire[31:0] pc_jump;

// id
wire[31:0] inst_id, pc_plus_4_id;
wire con_alu_immediate, con_alu_signed, con_alu_sa;
wire con_jal;
wire con_mfc0;
wire con_reg_write;
wire[4:0] reg_write_address;
wire[31:0] reg_write_data;
wire[31:0] reg_read_data_1, reg_read_data_2;
wire[31:0] result;

// exe
wire[3:0] con_alu_op_id;
wire[3:0] con_alu_op;
wire con_reg_write_id, con_mov_cond_id;
wire con_reg_write_exe, con_mov_cond;
wire[31:0] alu_a, alu_b;
wire[4:0] reg_write_address_exe;
wire[31:0] mem_write_data_exe;
wire[31:0] pc_plus_8_exe;
wire[31:0] inst_exe;
wire[31:0] alu_res;
wire alu_z;
wire alu_s, alu_c, alu_v; // unused

wire exe_cp0_we_out;
wire[4:0] exe_cp0_write_addr_out;
wire[31:0] exe_cp0_data_out;

// mem
wire con_mem_read_id, con_mem_read_exe, con_mem_read;
wire con_mem_write_id, con_mem_write_exe, con_mem_write;

wire con_mem_byte_id, con_mem_byte_exe, con_mem_byte;
wire[1:0] con_wb_src, con_wb_src_id, con_wb_src_exe;
wire[31:0] pc_plus_8_mem;
wire[31:0] mem_address;
wire[31:0] mem_write_data;
wire[4:0] reg_write_address_mem;
wire[31:0] reg_write_data_mem;
wire con_reg_write_mem;
wire[31:0] alu_res_mem, mov_data_mem;
wire[31:0] mem_read_data, uart_read_data;

wire mem_cp0_we_in;
wire[4:0] mem_cp0_write_addr_in;
wire[31:0] mem_cp0_data_in;

wire mem_cp0_we_out;
wire[4:0] mem_cp0_write_addr_out;
wire[31:0] mem_cp0_data_out;

// end
wire[4:0] reg_write_address_end;
wire reg_write_end;
wire[31:0] reg_write_data_end;

wire wb_cp0_we_in;
wire[4:0] wb_cp0_write_addr_in;
wire[31:0] wb_cp0_data_in;

// cp0
wire[31:0] cp0_data_out;
wire[4:0] cp0_raddr_in;

// hazard
wire[0:2] stall, nop;

wire mem_conflict;
wire mem_ram_en, mem_uart_en; 
wire[31:0] mem_ram_read_data, mem_uart_read_data;

pc _pc(
    .clk(clock),
    .rst(reset),
    .stall(stall[0]),
    .inst(inst_if),  
    .pc_jump(pc_jump),
    .con_pc_jump(con_pc_jump),  
    .pc_plus_4(pc_plus_4_if),
    .pc_current(pc_current)
);

ram_controller _ram_controller(
    .clk(clock),
    .inst_addr(pc_current),
    .data_addr(mem_address),
    .byte(con_mem_byte),
    .data(mem_write_data),
    .data_en(mem_ram_en),
    .data_read(con_mem_read),
    .data_write(con_mem_write),

    .base_ram_data(base_ram_data),
    .base_ram_addr(base_ram_addr),
    .base_ram_be_n(base_ram_be_n),
    .base_ram_ce_n(base_ram_ce_n),
    .base_ram_oe_n(base_ram_oe_n),
    .base_ram_we_n(base_ram_we_n),

    .ext_ram_data(ext_ram_data),
    .ext_ram_addr(ext_ram_addr),
    .ext_ram_be_n(ext_ram_be_n),
    .ext_ram_ce_n(ext_ram_ce_n),
    .ext_ram_oe_n(ext_ram_oe_n),
    .ext_ram_we_n(ext_ram_we_n),

    .result_inst(inst_if),
    .result_data(mem_ram_read_data),
    .conflict(mem_conflict)
);

uart_controller _uart_controller(
    .clk(clock),
    .address(mem_address),
    .data(mem_write_data),
    .en(mem_uart_en),
    .data_read(con_mem_read),
    .data_write(con_mem_write),

    .uart_data(base_ram_data[7:0]),
    .uart_rdn(uart_rdn),
    .uart_wrn(uart_wrn),
    .uart_dataready(uart_dataready),
    .uart_tbre(uart_tbre),
    .uart_tsre(uart_tsre),

    .result_data(mem_uart_read_data)
);

if_id _if_id(
    .clk(clock),
    .rst(reset),
    .stall(stall[1]),
    .nop(nop[0]),
    .inst_in(inst_if),
    .pc_plus_4_in(pc_plus_4_if),
    .inst_out(inst_id),
    .pc_plus_4_out(pc_plus_4_id)
);

registers _registers(
    .clk(clock),
    .rst(reset),
    .read_address_1(inst_id[25:21]),
    .read_address_2(inst_id[20:16]),
    .write_address(reg_write_address),
    .write_data(reg_write_data),
    .con_reg_write(con_reg_write),
    .read_data_1(reg_read_data_1),
    .read_data_2(reg_read_data_2),
    .result(result) // for debug
);
assign leds = { uart_dataready, result[14:0]};
//assign leds = { stall[0], mem_conflict, con_mem_read, con_mem_write, pc_current[11:0] };

wire[31:0] reg_read_data_1_forw, reg_read_data_2_forw;

forward _forward_id_A(
    .source(3'b100),
    .read_address(inst_id[25:21]),
    .read_data(reg_read_data_1),
    .reg_write_address_mem(reg_write_address_mem),
    .reg_write_mem(con_reg_write_mem),
    .wb_src_mem(con_wb_src),
    .pc_plus_8_mem(pc_plus_8_mem),
    .alu_res_mem(alu_res_mem),
    .read_data_new(reg_read_data_1_forw)
);

forward _forward_id_B(
    .source(3'b100),
    .read_address(inst_id[20:16]),
    .read_data(reg_read_data_2),
    .reg_write_address_mem(reg_write_address_mem),
    .reg_write_mem(con_reg_write_mem),
    .wb_src_mem(con_wb_src),
    .pc_plus_8_mem(pc_plus_8_mem),
    .alu_res_mem(alu_res_mem),
    .read_data_new(reg_read_data_2_forw)
);

jump_control _jump_control(
    .inst(inst_id),
    .pc_plus_4(pc_plus_4_id),
    .data_a(reg_read_data_1_forw),
    .data_b(reg_read_data_2_forw),
    .con_pc_jump(con_pc_jump),
    .pc_jump(pc_jump)
);

control _control(
    .inst(inst_id),

    .con_alu_immediate(con_alu_immediate),
    .con_alu_signed(con_alu_signed),
    .con_alu_sa(con_alu_sa),
    .con_jal(con_jal),
    .con_mfc0(con_mfc0),

    .con_alu_op(con_alu_op_id),
    .con_reg_write(con_reg_write_id),
    .con_mov_cond(con_mov_cond_id),

    .con_mem_byte(con_mem_byte_id),
    .con_mem_read(con_mem_read_id),    
    .con_mem_write(con_mem_write_id),
    .con_wb_src(con_wb_src_id)
);

hazard_detector _hazard_detector(
    .read_address_1_id(inst_id[25:21]),
    .read_address_2_id(inst_id[20:16]),
    .reg_write_address_exe(reg_write_address_exe),
    .reg_write_exe(con_reg_write_exe),
    .read_address_1_exe(inst_exe[25:21]),
    .read_address_2_exe(inst_exe[20:16]),
    .reg_write_address_mem(reg_write_address_mem),
    .reg_write_mem(con_reg_write_mem),
    .wb_src_mem(con_wb_src),
    .mem_conflict(mem_conflict),
    .con_pc_jump(con_pc_jump),
    .stall(stall),
    .nop(nop) 
);

id_exe _id_exe(
    .clk(clock),
    .rst(reset),
    .stall(stall[2]),
    .nop(nop[1]),
    .data_1(reg_read_data_1),
    .data_2(reg_read_data_2),
    .inst_in(inst_id),
    .pc_plus_4(pc_plus_4_id),

    // for forwarding
    .forw_reg_write_address_mem(reg_write_address_mem),
    .forw_reg_write_mem(con_reg_write_mem),
    .forw_wb_src_mem(con_wb_src),
    .forw_pc_plus_8_mem(pc_plus_8_mem),
    .forw_alu_res_mem(alu_res_mem),
    .forw_reg_write_address_wb(reg_write_address),
    .forw_reg_write_wb(con_reg_write),
    .forw_reg_write_data_wb(reg_write_data),

    .con_alu_immediate(con_alu_immediate),
    .con_alu_signed(con_alu_signed),
    .con_alu_sa(con_alu_sa),
    .con_jal(con_jal),
    .con_mfc0(con_mfc0),
    
    .con_alu_op_in(con_alu_op_id),
    .con_reg_write_in(con_reg_write_id),
    .con_mov_cond_in(con_mov_cond_id),   
    .con_alu_op_out(con_alu_op),    
    .con_reg_write_out(con_reg_write_exe),
    .con_mov_cond_out(con_mov_cond),     

    .con_mem_byte_in(con_mem_byte_id),
    .con_mem_read_in(con_mem_read_id),    
    .con_mem_write_in(con_mem_write_id),
    .con_mem_byte_out(con_mem_byte_exe),
    .con_mem_read_out(con_mem_read_exe),    
    .con_mem_write_out(con_mem_write_exe),

    .con_wb_src_in(con_wb_src_id),
    .con_wb_src_out(con_wb_src_exe),
    
    .data_A(alu_a),
    .data_B(alu_b),
    .reg_write_address(reg_write_address_exe),
    .mem_write_data(mem_write_data_exe),
    .pc_plus_8(pc_plus_8_exe),
    .inst_out(inst_exe)
);

alu _alu(
    .op(con_alu_op),
    .A(alu_a),
    .B(alu_b),
    
    .inst_in(inst_exe),
    .mem_cp0_we(mem_cp0_we_out),
    .mem_cp0_write_addr(mem_cp0_write_addr_out),
    .mem_cp0_data(mem_cp0_data_out),
    
    .wb_cp0_we(wb_cp0_we_in),
    .wb_cp0_write_addr(wb_cp0_write_addr_in),
    .wb_cp0_data(wb_cp0_data_in),
    
    .cp0_data_in(cp0_data_out),
    .cp0_read_addr(cp0_raddr_in),
    
    .cp0_we_out(exe_cp0_we_out),
    .cp0_write_addr_out(exe_cp0_write_addr_out),
    .cp0_data_out(exe_cp0_data_out),
    
    .res(alu_res),
    .S(alu_s),
    .Z(alu_z),
    .C(alu_c),
    .V(alu_v)
);

exe_mem _exe_mem(
    .clk(clock),
    .rst(reset),
    .nop(nop[2]),    
    .inst_in(inst_exe),
    .alu_z(alu_z),
    .alu_res(alu_res),
    
    .exe_cp0_we(exe_cp0_we_out),
    .exe_cp0_write_addr(exe_cp0_write_addr_out),
    .exe_cp0_data(exe_cp0_data_out),
    .mem_cp0_we(mem_cp0_we_in),
    .mem_cp0_write_addr(mem_cp0_write_addr_in),
    .mem_cp0_data(mem_cp0_data_in),
    
    .pc_plus_8_in(pc_plus_8_exe),
    .reg_write_address_in(reg_write_address_exe),
    .mem_write_data_in(mem_write_data_exe),
    .data_A(alu_a),

    // for forwarding
    .forw_reg_write_address_wb(reg_write_address),
    .forw_reg_write_wb(con_reg_write),
    .forw_reg_write_data_wb(reg_write_data),
    .forw_reg_write_address_end(reg_write_address_end),
    .forw_reg_write_end(reg_write_end),
    .forw_reg_write_data_end(reg_write_data_end),
 
    .con_reg_write(con_reg_write_exe),
    .con_mov_cond(con_mov_cond),

    .con_mem_byte_in(con_mem_byte_exe),
    .con_mem_read_in(con_mem_read_exe),    
    .con_mem_write_in(con_mem_write_exe),
    .con_mem_byte_out(con_mem_byte),
    .con_mem_read_out(con_mem_read),
    .con_mem_write_out(con_mem_write),
    .con_wb_src_in(con_wb_src_exe),
    .con_wb_src_out(con_wb_src),

    .pc_plus_8_out(pc_plus_8_mem),
    .mem_address(mem_address),
    .reg_write_address(reg_write_address_mem),
    .mem_write_data(mem_write_data),
    .reg_write(con_reg_write_mem),
    .alu_res_out(alu_res_mem),
    .mov_data(mov_data_mem)
);

mem _mem(
    .address(mem_address),
    .ram_read_data(mem_ram_read_data),
    .uart_read_data(mem_uart_read_data),
    .mem_read(con_mem_read),
    .mem_write(con_mem_write),
    
    .cp0_we_in(mem_cp0_we_in),
    .cp0_write_addr_in(mem_cp0_write_addr_in),
    .cp0_data_in(mem_cp0_data_in),
    .cp0_we_out(mem_cp0_we_out),
    .cp0_write_addr_out(mem_cp0_write_addr_out),
    .cp0_data_out(mem_cp0_data_out),
    
    .ram_en(mem_ram_en),
    .uart_en(mem_uart_en),
    .read_data(mem_read_data)
);

mem_wb _mem_wb(
    .clk(clock),
    .rst(reset),
    .reg_write_in(con_reg_write_mem),
    .reg_write_address_in(reg_write_address_mem),
    .pc_plus_8(pc_plus_8_mem),
    .mov_data(mov_data_mem),
    .mem_read_data(mem_read_data),
    .alu_res(alu_res_mem),
    .con_wb_src(con_wb_src),
    
    .mem_cp0_we(mem_cp0_we_out),
    .mem_cp0_write_addr(mem_cp0_write_addr_out),
    .mem_cp0_data(mem_cp0_data_out),
    
    .wb_cp0_we(wb_cp0_we_in),
    .wb_cp0_write_addr(wb_cp0_write_addr_in),
    .wb_cp0_data(wb_cp0_data_in),

    .con_mem_byte(con_mem_byte),
    .reg_write_out(con_reg_write),
    .reg_write_address_out(reg_write_address),
    .reg_write_data(reg_write_data)
);

wb_end _wb_end(
    .clk(clock),
    .rst(reset),
    .reg_write_address_in(reg_write_address),
    .reg_write_data_in(reg_write_data),
    .reg_write_in(con_reg_write),
    .reg_write_address_out(reg_write_address_end),
    .reg_write_data_out(reg_write_data_end),
    .reg_write_out(reg_write_end)
);

cp0_reg _cp0_reg(
    .clk(clock),
    .rst(reset),
    .w_in(wb_cp0_we_in),
    .waddr_in(wb_cp0_write_addr_in),
    .raddr_in(cp0_raddr_in),
    .data_in(wb_cp0_data_in),
    .data_out(cp0_data_out)
);

endmodule
