{
  "arch": "ttqs",
  "llkVersionTag": "sep23",
  "debug": 63,
  "odir": "__llk_out/unit_tests",
  "ttISAFileName": "ttsim/config/llk/instruction_sets/ttqs/assembly.yaml",
  "numTCores": 1,
  "input": {
    "syn": 1,
    "name": "dmsync2",
    "tc0": {
      "numThreads": 3,
      "startFunction": "main",
      "th0Elf": "thread_0.txt",
      "th0Path": "tests/tensix_neo/dmsync2/",
      "th1Elf": "thread_1.txt",
      "th1Path": "tests/tensix_neo/dmsync2/",
      "th2Elf": "thread_2.txt",
      "th2Path": "tests/tensix_neo/dmsync2/",
      "th3Elf": "",
      "th3Path": "",
      "syn0Range": [["main", 4096, 4176]],
      "syn1Range": [
          ["main", 4096, 4176],
          ["op1" , 4148, 4188]
      ],
      "syn2Range": [
          ["main", 4096, 4172],
          ["op1" , 4172, 4212],
          ["op2" , 4212, 4256]
      ]
    }
  },
  "description": {}
}
