{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589492767721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589492767736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 14:46:07 2020 " "Processing started: Thu May 14 14:46:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589492767736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492767736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_HyperRAM -c NIOS_HyperRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_HyperRAM -c NIOS_HyperRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492767737 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492769003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 1 -1 1589492769131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589492769131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/max10_nios_basetester.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/max10_nios_basetester.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester " "Found entity 1: max10_nios_basetester" {  } { { "max10_nios_basetester/synthesis/max10_nios_basetester.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/max10_nios_basetester.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "max10_nios_basetester/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "max10_nios_basetester/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_irq_mapper " "Found entity 1: max10_nios_basetester_irq_mapper" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_irq_mapper.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0 " "Found entity 1: max10_nios_basetester_mm_interconnect_0" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_avalon_st_adapter " "Found entity 1: max10_nios_basetester_mm_interconnect_0_avalon_st_adapter" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_rsp_mux_001 " "Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_mux_001" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780592 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_rsp_mux " "Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_mux" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_rsp_demux_002 " "Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_demux_002" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_rsp_demux " "Found entity 1: max10_nios_basetester_mm_interconnect_0_rsp_demux" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_cmd_mux_002 " "Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_mux_002" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_cmd_mux " "Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_mux" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_cmd_demux_001 " "Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_demux_001" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_cmd_demux " "Found entity 1: max10_nios_basetester_mm_interconnect_0_cmd_demux" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780648 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "max10_nios_basetester/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "max10_nios_basetester/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel max10_nios_basetester_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel max10_nios_basetester_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_router_004_default_decode " "Found entity 1: max10_nios_basetester_mm_interconnect_0_router_004_default_decode" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780673 ""} { "Info" "ISGN_ENTITY_NAME" "2 max10_nios_basetester_mm_interconnect_0_router_004 " "Found entity 2: max10_nios_basetester_mm_interconnect_0_router_004" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel max10_nios_basetester_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel max10_nios_basetester_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_router_002_default_decode " "Found entity 1: max10_nios_basetester_mm_interconnect_0_router_002_default_decode" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780680 ""} { "Info" "ISGN_ENTITY_NAME" "2 max10_nios_basetester_mm_interconnect_0_router_002 " "Found entity 2: max10_nios_basetester_mm_interconnect_0_router_002" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel max10_nios_basetester_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel max10_nios_basetester_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_router_001_default_decode " "Found entity 1: max10_nios_basetester_mm_interconnect_0_router_001_default_decode" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780686 ""} { "Info" "ISGN_ENTITY_NAME" "2 max10_nios_basetester_mm_interconnect_0_router_001 " "Found entity 2: max10_nios_basetester_mm_interconnect_0_router_001" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel max10_nios_basetester_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel max10_nios_basetester_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at max10_nios_basetester_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589492780691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_mm_interconnect_0_router_default_decode " "Found entity 1: max10_nios_basetester_mm_interconnect_0_router_default_decode" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780694 ""} { "Info" "ISGN_ENTITY_NAME" "2 max10_nios_basetester_mm_interconnect_0_router " "Found entity 2: max10_nios_basetester_mm_interconnect_0_router" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "max10_nios_basetester/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_uart_0_tx " "Found entity 1: max10_nios_basetester_uart_0_tx" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780740 ""} { "Info" "ISGN_ENTITY_NAME" "2 max10_nios_basetester_uart_0_rx_stimulus_source " "Found entity 2: max10_nios_basetester_uart_0_rx_stimulus_source" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780740 ""} { "Info" "ISGN_ENTITY_NAME" "3 max10_nios_basetester_uart_0_rx " "Found entity 3: max10_nios_basetester_uart_0_rx" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780740 ""} { "Info" "ISGN_ENTITY_NAME" "4 max10_nios_basetester_uart_0_regs " "Found entity 4: max10_nios_basetester_uart_0_regs" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780740 ""} { "Info" "ISGN_ENTITY_NAME" "5 max10_nios_basetester_uart_0 " "Found entity 5: max10_nios_basetester_uart_0" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_uart_0.v" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_timer_0 " "Found entity 1: max10_nios_basetester_timer_0" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_timer_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_sysid_qsys_0 " "Found entity 1: max10_nios_basetester_sysid_qsys_0" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_sysid_qsys_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_pio_0 " "Found entity 1: max10_nios_basetester_pio_0" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_pio_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_onchip_mem " "Found entity 1: max10_nios_basetester_onchip_mem" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_onchip_mem.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_jtag_uart_0_sim_scfifo_w " "Found entity 1: max10_nios_basetester_jtag_uart_0_sim_scfifo_w" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780785 ""} { "Info" "ISGN_ENTITY_NAME" "2 max10_nios_basetester_jtag_uart_0_scfifo_w " "Found entity 2: max10_nios_basetester_jtag_uart_0_scfifo_w" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780785 ""} { "Info" "ISGN_ENTITY_NAME" "3 max10_nios_basetester_jtag_uart_0_sim_scfifo_r " "Found entity 3: max10_nios_basetester_jtag_uart_0_sim_scfifo_r" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780785 ""} { "Info" "ISGN_ENTITY_NAME" "4 max10_nios_basetester_jtag_uart_0_scfifo_r " "Found entity 4: max10_nios_basetester_jtag_uart_0_scfifo_r" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780785 ""} { "Info" "ISGN_ENTITY_NAME" "5 max10_nios_basetester_jtag_uart_0 " "Found entity 5: max10_nios_basetester_jtag_uart_0" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_cpu " "Found entity 1: max10_nios_basetester_cpu" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492780792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492780792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_cpu_cpu_ic_data_module " "Found entity 1: max10_nios_basetester_cpu_cpu_ic_data_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "2 max10_nios_basetester_cpu_cpu_ic_tag_module " "Found entity 2: max10_nios_basetester_cpu_cpu_ic_tag_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "3 max10_nios_basetester_cpu_cpu_bht_module " "Found entity 3: max10_nios_basetester_cpu_cpu_bht_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "4 max10_nios_basetester_cpu_cpu_register_bank_a_module " "Found entity 4: max10_nios_basetester_cpu_cpu_register_bank_a_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "5 max10_nios_basetester_cpu_cpu_register_bank_b_module " "Found entity 5: max10_nios_basetester_cpu_cpu_register_bank_b_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "6 max10_nios_basetester_cpu_cpu_dc_tag_module " "Found entity 6: max10_nios_basetester_cpu_cpu_dc_tag_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "7 max10_nios_basetester_cpu_cpu_dc_data_module " "Found entity 7: max10_nios_basetester_cpu_cpu_dc_data_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "8 max10_nios_basetester_cpu_cpu_dc_victim_module " "Found entity 8: max10_nios_basetester_cpu_cpu_dc_victim_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "9 max10_nios_basetester_cpu_cpu_nios2_oci_debug " "Found entity 9: max10_nios_basetester_cpu_cpu_nios2_oci_debug" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "10 max10_nios_basetester_cpu_cpu_nios2_oci_break " "Found entity 10: max10_nios_basetester_cpu_cpu_nios2_oci_break" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "11 max10_nios_basetester_cpu_cpu_nios2_oci_xbrk " "Found entity 11: max10_nios_basetester_cpu_cpu_nios2_oci_xbrk" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "12 max10_nios_basetester_cpu_cpu_nios2_oci_dbrk " "Found entity 12: max10_nios_basetester_cpu_cpu_nios2_oci_dbrk" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "13 max10_nios_basetester_cpu_cpu_nios2_oci_itrace " "Found entity 13: max10_nios_basetester_cpu_cpu_nios2_oci_itrace" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "14 max10_nios_basetester_cpu_cpu_nios2_oci_td_mode " "Found entity 14: max10_nios_basetester_cpu_cpu_nios2_oci_td_mode" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "15 max10_nios_basetester_cpu_cpu_nios2_oci_dtrace " "Found entity 15: max10_nios_basetester_cpu_cpu_nios2_oci_dtrace" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "16 max10_nios_basetester_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: max10_nios_basetester_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "17 max10_nios_basetester_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: max10_nios_basetester_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "18 max10_nios_basetester_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: max10_nios_basetester_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "19 max10_nios_basetester_cpu_cpu_nios2_oci_fifo " "Found entity 19: max10_nios_basetester_cpu_cpu_nios2_oci_fifo" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "20 max10_nios_basetester_cpu_cpu_nios2_oci_pib " "Found entity 20: max10_nios_basetester_cpu_cpu_nios2_oci_pib" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "21 max10_nios_basetester_cpu_cpu_nios2_oci_im " "Found entity 21: max10_nios_basetester_cpu_cpu_nios2_oci_im" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "22 max10_nios_basetester_cpu_cpu_nios2_performance_monitors " "Found entity 22: max10_nios_basetester_cpu_cpu_nios2_performance_monitors" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "23 max10_nios_basetester_cpu_cpu_nios2_avalon_reg " "Found entity 23: max10_nios_basetester_cpu_cpu_nios2_avalon_reg" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "24 max10_nios_basetester_cpu_cpu_ociram_sp_ram_module " "Found entity 24: max10_nios_basetester_cpu_cpu_ociram_sp_ram_module" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "25 max10_nios_basetester_cpu_cpu_nios2_ocimem " "Found entity 25: max10_nios_basetester_cpu_cpu_nios2_ocimem" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "26 max10_nios_basetester_cpu_cpu_nios2_oci " "Found entity 26: max10_nios_basetester_cpu_cpu_nios2_oci" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""} { "Info" "ISGN_ENTITY_NAME" "27 max10_nios_basetester_cpu_cpu " "Found entity 27: max10_nios_basetester_cpu_cpu" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_cpu_cpu_debug_slave_sysclk " "Found entity 1: max10_nios_basetester_cpu_cpu_debug_slave_sysclk" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_cpu_cpu_debug_slave_tck " "Found entity 1: max10_nios_basetester_cpu_cpu_debug_slave_tck" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_tck.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_cpu_cpu_debug_slave_wrapper " "Found entity 1: max10_nios_basetester_cpu_cpu_debug_slave_wrapper" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_cpu_cpu_mult_cell " "Found entity 1: max10_nios_basetester_cpu_cpu_mult_cell" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_mult_cell.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 max10_nios_basetester_cpu_cpu_test_bench " "Found entity 1: max10_nios_basetester_cpu_cpu_test_bench" {  } { { "max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/max10_nios_basetester/synthesis/submodules/max10_nios_basetester_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hyperram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hyperram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_HyperRAM " "Found entity 1: NIOS_HyperRAM" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492781750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492781750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_HyperRAM " "Elaborating entity \"NIOS_HyperRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589492781906 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "CLNR_RESETn SRSTn NIOS_HyperRAM.v(26) " "Bidirectional port \"SRSTn\" at NIOS_HyperRAM.v(26) has a one-way connection to bidirectional port \"CLNR_RESETn\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 26 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492781908 "|NIOS_HyperRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:Stp_clk " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:Stp_clk\"" {  } { { "NIOS_HyperRAM.v" "Stp_clk" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492781943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:Stp_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:Stp_clk\|altpll:altpll_component\"" {  } { { "clk_gen.v" "altpll_component" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/clk_gen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492782053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:Stp_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:Stp_clk\|altpll:altpll_component\"" {  } { { "clk_gen.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/clk_gen.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492782079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:Stp_clk\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:Stp_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 16000 " "Parameter \"inclk0_input_frequency\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589492782080 ""}  } { { "clk_gen.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/clk_gen.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589492782080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll1 " "Found entity 1: clk_gen_altpll1" {  } { { "db/clk_gen_altpll1.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/clk_gen_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492782160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492782160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll1 clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated " "Elaborating entity \"clk_gen_altpll1\" for hierarchy \"clk_gen:Stp_clk\|altpll:altpll_component\|clk_gen_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492782174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/triumf/max/xu1-max10-testing/max10/tsbs/common_rtl_library/tsb/ip/rtl/divisor_frecuencia.v 1 1 " "Using design file /triumf/max/xu1-max10-testing/max10/tsbs/common_rtl_library/tsb/ip/rtl/divisor_frecuencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_frecuencia " "Found entity 1: Divisor_frecuencia" {  } { { "divisor_frecuencia.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsbs/common_rtl_library/tsb/ip/rtl/divisor_frecuencia.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492782238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589492782238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_frecuencia Divisor_frecuencia:Generate_divided_clk " "Elaborating entity \"Divisor_frecuencia\" for hierarchy \"Divisor_frecuencia:Generate_divided_clk\"" {  } { { "NIOS_HyperRAM.v" "Generate_divided_clk" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492782250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divisor_frecuencia.v(42) " "Verilog HDL assignment warning at divisor_frecuencia.v(42): truncated value with size 32 to match size of target (4)" {  } { { "divisor_frecuencia.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsbs/common_rtl_library/tsb/ip/rtl/divisor_frecuencia.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589492782251 "|NIOS_HyperRAM|Divisor_frecuencia:Generate_divided_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_frecuencia Divisor_frecuencia:Generate_1MHZ_clk " "Elaborating entity \"Divisor_frecuencia\" for hierarchy \"Divisor_frecuencia:Generate_1MHZ_clk\"" {  } { { "NIOS_HyperRAM.v" "Generate_1MHZ_clk" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492782287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divisor_frecuencia.v(42) " "Verilog HDL assignment warning at divisor_frecuencia.v(42): truncated value with size 32 to match size of target (16)" {  } { { "divisor_frecuencia.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsbs/common_rtl_library/tsb/ip/rtl/divisor_frecuencia.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589492782288 "|NIOS_HyperRAM|Divisor_frecuencia:Generate_1MHZ_clk"}
{ "Warning" "WSGN_SEARCH_FILE" "/triumf/max/xu1-max10-testing/max10/tsbs/common_rtl_library/tsb/ip/rtl/cookbook/muxing/simple_mux.v 1 1 " "Using design file /triumf/max/xu1-max10-testing/max10/tsbs/common_rtl_library/tsb/ip/rtl/cookbook/muxing/simple_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simple_mux " "Found entity 1: simple_mux" {  } { { "simple_mux.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsbs/common_rtl_library/tsb/ip/rtl/cookbook/muxing/simple_mux.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492782344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589492782344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_mux simple_mux:nios_uart_rx_mux " "Elaborating entity \"simple_mux\" for hierarchy \"simple_mux:nios_uart_rx_mux\"" {  } { { "NIOS_HyperRAM.v" "nios_uart_rx_mux" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492782364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ec14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ec14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ec14 " "Found entity 1: altsyncram_ec14" {  } { { "db/altsyncram_ec14.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/altsyncram_ec14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492785234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492785234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g7c " "Found entity 1: mux_g7c" {  } { { "db/mux_g7c.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/mux_g7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492785704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492785704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492785948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492785948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rh " "Found entity 1: cntr_1rh" {  } { { "db/cntr_1rh.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/cntr_1rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492786312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492786312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492786432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492786432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mfi " "Found entity 1: cntr_mfi" {  } { { "db/cntr_mfi.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/cntr_mfi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492786642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492786642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/cntr_2rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492786940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492786940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492787179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492787179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492787280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492787280 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492788164 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589492788360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.14.14:46:33 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl " "2020.05.14.14:46:33 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492793152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492796959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492797126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492802117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492802323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492802518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492802741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492802748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492802748 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589492803440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0ad134cf/alt_sld_fab.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/ip/sld0ad134cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492803768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492803768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492803885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492803885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492803920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492803920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492804018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492804018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492804139 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492804139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492804139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589492804245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492804245 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1589492807116 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1589492807116 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1589492807116 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589492807149 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_UART_RX " "Inserted always-enabled tri-state buffer between \"FPGA_UART_RX\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B3_L7 " "Inserted always-enabled tri-state buffer between \"B3_L7\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B3_L8 " "Inserted always-enabled tri-state buffer between \"B3_L8\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 65 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B3_P9 " "Inserted always-enabled tri-state buffer between \"B3_P9\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B5_L12 " "Inserted always-enabled tri-state buffer between \"B5_L12\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B5_L15 " "Inserted always-enabled tri-state buffer between \"B5_L15\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 109 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART19 " "Inserted always-enabled tri-state buffer between \"TX_UART19\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART3 " "Inserted always-enabled tri-state buffer between \"TX_UART3\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 120 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART2 " "Inserted always-enabled tri-state buffer between \"TX_UART2\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 121 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART9 " "Inserted always-enabled tri-state buffer between \"TX_UART9\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART15 " "Inserted always-enabled tri-state buffer between \"TX_UART15\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 123 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART0 " "Inserted always-enabled tri-state buffer between \"TX_UART0\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART6 " "Inserted always-enabled tri-state buffer between \"TX_UART6\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART7 " "Inserted always-enabled tri-state buffer between \"TX_UART7\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART5 " "Inserted always-enabled tri-state buffer between \"TX_UART5\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 129 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART4 " "Inserted always-enabled tri-state buffer between \"TX_UART4\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 133 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART11 " "Inserted always-enabled tri-state buffer between \"TX_UART11\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 134 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART10 " "Inserted always-enabled tri-state buffer between \"TX_UART10\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 137 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART8 " "Inserted always-enabled tri-state buffer between \"TX_UART8\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 138 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART14 " "Inserted always-enabled tri-state buffer between \"TX_UART14\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 139 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART1 " "Inserted always-enabled tri-state buffer between \"TX_UART1\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 140 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART17 " "Inserted always-enabled tri-state buffer between \"TX_UART17\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 150 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART16 " "Inserted always-enabled tri-state buffer between \"TX_UART16\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 152 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART12 " "Inserted always-enabled tri-state buffer between \"TX_UART12\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 155 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART18 " "Inserted always-enabled tri-state buffer between \"TX_UART18\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 156 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TX_UART13 " "Inserted always-enabled tri-state buffer between \"TX_UART13\" and its non-tri-state driver." {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 157 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589492807309 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1589492807309 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_UART_TX " "bidirectional pin \"FPGA_UART_TX\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRSTn " "bidirectional pin \"SRSTn\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_UART_SEL0 " "bidirectional pin \"FPGA_UART_SEL0\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART1 " "bidirectional pin \"RX_UART1\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART3 " "bidirectional pin \"RX_UART3\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART2 " "bidirectional pin \"RX_UART2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART0 " "bidirectional pin \"RX_UART0\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART7 " "bidirectional pin \"RX_UART7\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 125 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART6 " "bidirectional pin \"RX_UART6\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART5 " "bidirectional pin \"RX_UART5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART4 " "bidirectional pin \"RX_UART4\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 132 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART10 " "bidirectional pin \"RX_UART10\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART8 " "bidirectional pin \"RX_UART8\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 136 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART12 " "bidirectional pin \"RX_UART12\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 141 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART11 " "bidirectional pin \"RX_UART11\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 142 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART9 " "bidirectional pin \"RX_UART9\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 144 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART15 " "bidirectional pin \"RX_UART15\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 145 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART13 " "bidirectional pin \"RX_UART13\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART19 " "bidirectional pin \"RX_UART19\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART14 " "bidirectional pin \"RX_UART14\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART18 " "bidirectional pin \"RX_UART18\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART17 " "bidirectional pin \"RX_UART17\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX_UART16 " "bidirectional pin \"RX_UART16\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SMA_TTL_CLK " "bidirectional pin \"SMA_TTL_CLK\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 167 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SMA_NIM_CLK " "bidirectional pin \"SMA_NIM_CLK\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_DONE " "bidirectional pin \"FPGA_DONE\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ModPwrGood " "bidirectional pin \"ModPwrGood\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "POR_N_LOAD_N " "bidirectional pin \"POR_N_LOAD_N\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_INTn " "bidirectional pin \"FPGA_I2C_INTn\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ModPwrEn " "bidirectional pin \"ModPwrEn\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1_1B_J5 " "bidirectional pin \"B1_1B_J5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "JTAGEN " "bidirectional pin \"JTAGEN\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_F4 " "bidirectional pin \"B1A_F4\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_F5 " "bidirectional pin \"B1A_F5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_C3 " "bidirectional pin \"B1A_C3\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_C4 " "bidirectional pin \"B1A_C4\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_G5 " "bidirectional pin \"B1A_G5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_H5 " "bidirectional pin \"B1A_H5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_F2 " "bidirectional pin \"B1A_F2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_E3 " "bidirectional pin \"B1A_E3\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_G2 " "bidirectional pin \"B1A_G2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_B2 " "bidirectional pin \"B1A_B2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B1A_C2 " "bidirectional pin \"B1A_C2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_N1 " "bidirectional pin \"B2_N1\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_L3 " "bidirectional pin \"B2_L3\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_K2 " "bidirectional pin \"B2_K2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_L1 " "bidirectional pin \"B2_L1\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_L2 " "bidirectional pin \"B2_L2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_M2 " "bidirectional pin \"B2_M2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_L6 " "bidirectional pin \"B2_L6\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_K5 " "bidirectional pin \"B2_K5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B2_M1 " "bidirectional pin \"B2_M1\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SEL1 " "bidirectional pin \"FPGA_SPI_SEL1\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_N5 " "bidirectional pin \"B3_N5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_P4 " "bidirectional pin \"B3_P4\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SMA_CLK " "bidirectional pin \"FPGA_SMA_CLK\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SMA_TRIG " "bidirectional pin \"FPGA_SMA_TRIG\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_M6 " "bidirectional pin \"B3_M6\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SCLK " "bidirectional pin \"FPGA_SPI_SCLK\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SEL2 " "bidirectional pin \"FPGA_SPI_SEL2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SDOUT " "bidirectional pin \"FPGA_SPI_SDOUT\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SDATA " "bidirectional pin \"FPGA_SPI_SDATA\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_M7 " "bidirectional pin \"B3_M7\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_P6 " "bidirectional pin \"B3_P6\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SEL4 " "bidirectional pin \"FPGA_SPI_SEL4\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SEL6 " "bidirectional pin \"FPGA_SPI_SEL6\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SEL5 " "bidirectional pin \"FPGA_SPI_SEL5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_P8 " "bidirectional pin \"B3_P8\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE1 " "bidirectional pin \"MAX10_SPARE1\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE0 " "bidirectional pin \"MAX10_SPARE0\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_M9 " "bidirectional pin \"B3_M9\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B3_M8 " "bidirectional pin \"B3_M8\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE2 " "bidirectional pin \"MAX10_SPARE2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE3 " "bidirectional pin \"MAX10_SPARE3\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_SPI_SEL3 " "bidirectional pin \"FPGA_SPI_SEL3\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE5 " "bidirectional pin \"MAX10_SPARE5\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B4_P11 " "bidirectional pin \"B4_P11\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B4_P10 " "bidirectional pin \"B4_P10\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE6 " "bidirectional pin \"MAX10_SPARE6\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE4 " "bidirectional pin \"MAX10_SPARE4\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B4_L9 " "bidirectional pin \"B4_L9\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B4_M10 " "bidirectional pin \"B4_M10\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B4_L10 " "bidirectional pin \"B4_L10\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B4_M11 " "bidirectional pin \"B4_M11\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE7 " "bidirectional pin \"MAX10_SPARE7\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B4_P12 " "bidirectional pin \"B4_P12\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE8 " "bidirectional pin \"MAX10_SPARE8\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE12 " "bidirectional pin \"MAX10_SPARE12\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_P14 " "bidirectional pin \"B5_P14\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE10 " "bidirectional pin \"MAX10_SPARE10\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE9 " "bidirectional pin \"MAX10_SPARE9\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE11 " "bidirectional pin \"MAX10_SPARE11\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 99 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_L11 " "bidirectional pin \"B5_L11\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_N14 " "bidirectional pin \"B5_N14\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_P15 " "bidirectional pin \"B5_P15\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_M15 " "bidirectional pin \"B5_M15\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_N16 " "bidirectional pin \"B5_N16\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_K11 " "bidirectional pin \"B5_K11\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_K12 " "bidirectional pin \"B5_K12\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_K14 " "bidirectional pin \"B5_K14\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_M16 " "bidirectional pin \"B5_M16\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_L16 " "bidirectional pin \"B5_L16\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B5_M14 " "bidirectional pin \"B5_M14\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX10_SPARE13 " "bidirectional pin \"MAX10_SPARE13\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SFP_MAX_SDA " "bidirectional pin \"SFP_MAX_SDA\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SFP_MAC_SCL " "bidirectional pin \"SFP_MAC_SCL\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B7_E11 " "bidirectional pin \"B7_E11\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B7_E10 " "bidirectional pin \"B7_E10\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLNR_nINT " "bidirectional pin \"CLNR_nINT\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 151 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLNR_GPIO0 " "bidirectional pin \"CLNR_GPIO0\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SFP_LOS " "bidirectional pin \"SFP_LOS\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLNR_GPIO2 " "bidirectional pin \"CLNR_GPIO2\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLNR_GPIO3 " "bidirectional pin \"CLNR_GPIO3\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 162 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SCL " "bidirectional pin \"FPGA_I2C_SCL\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLNR_GPIO1 " "bidirectional pin \"CLNR_GPIO1\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 164 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SFP_ModDet " "bidirectional pin \"SFP_ModDet\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 165 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SFP_TX_Fault " "bidirectional pin \"SFP_TX_Fault\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 166 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDA " "bidirectional pin \"FPGA_I2C_SDA\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SMA_NIM_SYNC " "bidirectional pin \"SMA_NIM_SYNC\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 169 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SMA_RJ45_CLK_SEL " "bidirectional pin \"SMA_RJ45_CLK_SEL\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 170 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SMA_TTL_SYNC " "bidirectional pin \"SMA_TTL_SYNC\" has no driver" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 171 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1589492807310 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 1 -1 1589492807310 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_UART_RX~synth " "Node \"FPGA_UART_RX~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B3_L7~synth " "Node \"B3_L7~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B3_L8~synth " "Node \"B3_L8~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B3_P9~synth " "Node \"B3_P9~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B5_L12~synth " "Node \"B5_L12~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B5_L15~synth " "Node \"B5_L15~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART19~synth " "Node \"TX_UART19~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART3~synth " "Node \"TX_UART3~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART2~synth " "Node \"TX_UART2~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART9~synth " "Node \"TX_UART9~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART15~synth " "Node \"TX_UART15~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART0~synth " "Node \"TX_UART0~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART6~synth " "Node \"TX_UART6~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART7~synth " "Node \"TX_UART7~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART5~synth " "Node \"TX_UART5~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART4~synth " "Node \"TX_UART4~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART11~synth " "Node \"TX_UART11~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART10~synth " "Node \"TX_UART10~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART8~synth " "Node \"TX_UART8~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART14~synth " "Node \"TX_UART14~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART1~synth " "Node \"TX_UART1~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART17~synth " "Node \"TX_UART17~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART16~synth " "Node \"TX_UART16~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART12~synth " "Node \"TX_UART12~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART18~synth " "Node \"TX_UART18~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 156 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX_UART13~synth " "Node \"TX_UART13~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CLNR_RESETn~synth " "Node \"CLNR_RESETn~synth\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 173 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492807346 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589492807346 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SYSREF_p VCC " "Pin \"ADC_SYSREF_p\" is stuck at VCC" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589492807348 "|NIOS_HyperRAM|ADC_SYSREF_p"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 1 -1 1589492807348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492807430 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492807933 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1589492808527 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492808527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492808527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000    CLK_50MHz " "  16.000    CLK_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492808527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.000 Stp_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589492808527 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492808527 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492808536 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1589492808584 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492808587 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1589492808620 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492808621 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589492808718 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589492808721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492808989 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492809650 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492810046 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1589492810112 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492810115 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1589492810197 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492810198 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589492810275 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589492810276 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492810956 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492811349 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1589492811395 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492811397 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1589492811457 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492811457 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811516 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester 19 " "Ignored 19 assignments for entity \"max10_nios_basetester\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_cpu 172 " "Ignored 172 assignments for entity \"max10_nios_basetester_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_cpu_cpu 179 " "Ignored 179 assignments for entity \"max10_nios_basetester_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_irq_mapper 14 " "Ignored 14 assignments for entity \"max10_nios_basetester_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_jtag_uart_0 24 " "Ignored 24 assignments for entity \"max10_nios_basetester_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"max10_nios_basetester_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"max10_nios_basetester_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"max10_nios_basetester_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"max10_nios_basetester_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"max10_nios_basetester_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"max10_nios_basetester_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811517 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"max10_nios_basetester_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"max10_nios_basetester_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"max10_nios_basetester_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"max10_nios_basetester_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"max10_nios_basetester_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"max10_nios_basetester_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"max10_nios_basetester_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"max10_nios_basetester_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"max10_nios_basetester_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_onchip_mem 36 " "Ignored 36 assignments for entity \"max10_nios_basetester_onchip_mem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_pio_0 22 " "Ignored 22 assignments for entity \"max10_nios_basetester_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"max10_nios_basetester_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_timer_0 26 " "Ignored 26 assignments for entity \"max10_nios_basetester_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "max10_nios_basetester_uart_0 24 " "Ignored 24 assignments for entity \"max10_nios_basetester_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589492811518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/output_files/NIOS_HyperRAM.map.smsg " "Generated suppressed messages file C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/output_files/NIOS_HyperRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492811851 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 57 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1589492815674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589492815695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589492815695 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "virt* " "Ignored Virtual Pin assignment to \"virt*\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Analysis & Synthesis" 1 -1 1589492815796 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SPI_SEL0 " "No output dependent on input pin \"FPGA_SPI_SEL0\"" {  } { { "NIOS_HyperRAM.v" "" { Text "C:/triumf/max/xu1-max10-testing/MAX10/tsb/ip/rtl/NIOS_HyperRAM.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589492815976 "|NIOS_HyperRAM|FPGA_SPI_SEL0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589492815976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "977 " "Implemented 977 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589492815976 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589492815976 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "148 " "Implemented 148 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589492815976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "802 " "Implemented 802 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589492815976 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589492815976 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589492815976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589492815976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589492816067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 14:46:56 2020 " "Processing ended: Thu May 14 14:46:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589492816067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589492816067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589492816067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589492816067 ""}
