# verilog_serial_adder_FSM_moore
I made a serial adder using FSM (moore machine implementation) using verilog to add two numbers generating sum and carry. It consists of 4 states for 1-bit sum 1-bit and carry combinations.
