ISim log file
Running: C:\Xilinx_project\B610_sinhron\MainPage1_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx_project/B610_sinhron/MainPage1_isim_beh.wdb 
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module MainPage1.XLXI_324.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_325.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_326.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_327.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_328.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_329.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_330.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# isim force add /MainPage1/F20MHz 1 -radix bin -value 1 -radix bin -time 25 ns -repeat 50 ns -cancel 1 ps
# isim force add /MainPage1/F20MHz 1 -radix bin -value 1 -radix bin -time 25 ns -repeat 50 ns -cancel 1 ps
# run all
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module MainPage1.XLXI_324.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_325.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_326.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_327.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_328.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_329.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_330.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# isim force add /MainPage1/F20MHz 1 -radix bin -value 0 -radix bin -time 25 ns -repeat 50 ns
# isim force add /MainPage1/F20MHz 1 -radix bin -value 0 -radix bin -time 25 ns -repeat 50 ns
# run all
Input Error : RST on instance MainPage1.XLXI_6.XLXI_12.DCM_SP_INST must be asserted for 3 CLKIN clock cycles.
Stopped at time : 304578750 ns : File "C:/Xilinx_project/B610_sinhron/p_reset.v" Line 16
# isim force add /MainPage1/F20MHz 1 -radix bin -value 0 -radix bin -time 10 ps -repeat 20 ps
# isim force add /MainPage1/F20MHz 1 -radix bin -value 0 -radix bin -time 10 ps -repeat 20 ps
# show driver /MainPage1/F20MHz
/MainPage1/F20MHz has no drivers.
# run all
Stopped at time : 304610107480 ps : File "C:/Xilinx_project/B610_sinhron/p_reset.v" Line 16
# run all
Stopped at time : 304740315360 ps : File "C:/Xilinx_project/B610_sinhron/p_reset.v" Line 16
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module MainPage1.XLXI_324.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_325.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_326.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_327.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_328.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_329.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module MainPage1.XLXI_330.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
