{
  "module_name": "core.json",
  "hash_id": "efb5a78c1cd1d4ce3f326bacca966a5476ab762b8dcbabb23b89340ed6ab115f",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen4/core.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"ls_locks.bus_lock\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Retired Lock instructions which caused a bus lock.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_ret_cl_flush\",\n    \"EventCode\": \"0x26\",\n    \"BriefDescription\": \"Retired CLFLUSH instructions.\"\n  },\n  {\n    \"EventName\": \"ls_ret_cpuid\",\n    \"EventCode\": \"0x27\",\n    \"BriefDescription\": \"Retired CPUID instructions.\"\n  },\n  {\n    \"EventName\": \"ls_smi_rx\",\n    \"EventCode\": \"0x2b\",\n    \"BriefDescription\": \"SMIs received.\"\n  },\n  {\n    \"EventName\": \"ls_int_taken\",\n    \"EventCode\": \"0x2c\",\n    \"BriefDescription\": \"Interrupts taken.\"\n  },\n  {\n    \"EventName\": \"ls_not_halted_cyc\",\n    \"EventCode\": \"0x76\",\n    \"BriefDescription\": \"Core cycles not in halt.\"\n  },\n  {\n    \"EventName\": \"ex_ret_instr\",\n    \"EventCode\": \"0xc0\",\n    \"BriefDescription\": \"Retired instructions.\"\n  },\n  {\n    \"EventName\": \"ex_ret_ops\",\n    \"EventCode\": \"0xc1\",\n    \"BriefDescription\": \"Retired macro-ops.\"\n  },\n  {\n    \"EventName\": \"ex_div_busy\",\n    \"EventCode\": \"0xd3\",\n    \"BriefDescription\": \"Number of cycles the divider is busy.\"\n  },\n  {\n    \"EventName\": \"ex_div_count\",\n    \"EventCode\": \"0xd4\",\n    \"BriefDescription\": \"Divide ops executed.\"\n  },\n  {\n    \"EventName\": \"ex_no_retire.empty\",\n    \"EventCode\": \"0xd6\",\n    \"BriefDescription\": \"Cycles with no retire due  to the lack of valid ops in the retire queue (may be caused by front-end bottlenecks or pipeline redirects).\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ex_no_retire.not_complete\",\n    \"EventCode\": \"0xd6\",\n    \"BriefDescription\": \"Cycles with no retire while the oldest op is waiting to be executed.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ex_no_retire.other\",\n    \"EventCode\": \"0xd6\",\n    \"BriefDescription\": \"Cycles with no retire caused by other reasons (retire breaks, traps, faults, etc.).\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ex_no_retire.thread_not_selected\",\n    \"EventCode\": \"0xd6\",\n    \"BriefDescription\": \"Cycles with no retire because thread arbitration did not select the thread.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ex_no_retire.load_not_complete\",\n    \"EventCode\": \"0xd6\",\n    \"BriefDescription\": \"Cycles with no retire while the oldest op is waiting for load data.\",\n    \"UMask\": \"0xa2\"\n  },\n  {\n    \"EventName\": \"ex_no_retire.all\",\n    \"EventCode\": \"0xd6\",\n    \"BriefDescription\": \"Cycles with no retire for any reason.\",\n    \"UMask\": \"0x1b\"\n  },\n  {\n    \"EventName\": \"ls_not_halted_p0_cyc.p0_freq_cyc\",\n    \"EventCode\": \"0x120\",\n    \"BriefDescription\": \"Reference cycles (P0 frequency) not in halt .\",\n    \"UMask\": \"0x1\"\n  },\n  {\n    \"EventName\": \"ex_ret_ucode_instr\",\n    \"EventCode\": \"0x1c1\",\n    \"BriefDescription\": \"Retired microcoded instructions.\"\n  },\n  {\n    \"EventName\": \"ex_ret_ucode_ops\",\n    \"EventCode\": \"0x1c2\",\n    \"BriefDescription\": \"Retired microcode ops.\"\n  },\n  {\n    \"EventName\": \"ex_tagged_ibs_ops.ibs_tagged_ops\",\n    \"EventCode\": \"0x1cf\",\n    \"BriefDescription\": \"Ops tagged by IBS.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ex_tagged_ibs_ops.ibs_tagged_ops_ret\",\n    \"EventCode\": \"0x1cf\",\n    \"BriefDescription\": \"Ops tagged by IBS that retired.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ex_ret_fused_instr\",\n    \"EventCode\": \"0x1d0\",\n    \"BriefDescription\": \"Retired fused instructions.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}