static const char * mmc0_mux0_p [ ] __initdata = { "pll_ddr_gate" "syspll" } ; static const char * mmc0_mux1_p [ ] __initdata = { "mmc0_mux0" "pll_media_gate" } ; static const char * mmc0_src_p [ ] __initdata = { "mmc0srcsel" "mmc0_div" } ; static const char * mmc1_mux0_p [ ] __initdata = { "pll_ddr_gate" "syspll" } ; static const char * mmc1_mux1_p [ ] __initdata = { "mmc1_mux0" "pll_media_gate" } ; static const char * mmc1_src_p [ ] __initdata = { "mmc1srcsel" "mmc1_div" } ; static const char * mmc2_mux0_p [ ] __initdata = { "pll_ddr_gate" "syspll" } ; static const char * mmc2_mux1_p [ ] __initdata = { "mmc2_mux0" "pll_media_gate" } ; static const char * mmc2_src_p [ ] __initdata = { "mmc2srcsel" "mmc2_div" } ; static const char * mmc0_sample_in [ ] __initdata = { "mmc0_sample" "mmc0_pad" } ; static const char * mmc1_sample_in [ ] __initdata = { "mmc1_sample" "mmc1_pad" } ; static const char * mmc2_sample_in [ ] __initdata = { "mmc2_sample" "mmc2_pad" } ; static const char * uart1_src [ ] __initdata = { "clk_tcxo" "clk_150m" } ; static const char * uart2_src [ ] __initdata = { "clk_tcxo" "clk_150m" } ; static const char * uart3_src [ ] __initdata = { "clk_tcxo" "clk_150m" } ; static const char * uart4_src [ ] __initdata = { "clk_tcxo" "clk_150m" } ; static const char * hifi_src [ ] __initdata = { "syspll" "pll_media_gate" } ; static struct hisi_gate_clock hi6220_separated_gate_clks_sys [ ] __initdata = { { HI6220_MMC0_CLK "mmc0_clk" "mmc0_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 0 0 } { HI6220_MMC0_CIUCLK "mmc0_ciuclk" "mmc0_smp_in" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 0 0 } { HI6220_MMC1_CLK "mmc1_clk" "mmc1_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 1 0 } { HI6220_MMC1_CIUCLK "mmc1_ciuclk" "mmc1_smp_in" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 1 0 } { HI6220_MMC2_CLK "mmc2_clk" "mmc2_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 2 0 } { HI6220_MMC2_CIUCLK "mmc2_ciuclk" "mmc2_smp_in" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 2 0 } { HI6220_USBOTG_HCLK "usbotg_hclk" "clk_bus" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 4 0 } { HI6220_CLK_PICOPHY "clk_picophy" "cs_dapb" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x200 5 0 } { HI6220_HIFI "hifi_clk" "hifi_div" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x210 0 0 } { HI6220_DACODEC_PCLK "dacodec_pclk" "clk_bus" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x210 5 0 } { HI6220_EDMAC_ACLK "edmac_aclk" "clk_bus" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x220 2 0 } { HI6220_CS_ATB "cs_atb" "cs_atb_div" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 0 0 } { HI6220_I2C0_CLK "i2c0_clk" "clk_150m" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 1 0 } { HI6220_I2C1_CLK "i2c1_clk" "clk_150m" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 2 0 } { HI6220_I2C2_CLK "i2c2_clk" "clk_150m" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 3 0 } { HI6220_I2C3_CLK "i2c3_clk" "clk_150m" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 4 0 } { HI6220_UART1_PCLK "uart1_pclk" "uart1_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 5 0 } { HI6220_UART2_PCLK "uart2_pclk" "uart2_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 6 0 } { HI6220_UART3_PCLK "uart3_pclk" "uart3_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 7 0 } { HI6220_UART4_PCLK "uart4_pclk" "uart4_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 8 0 } { HI6220_SPI_CLK "spi_clk" "clk_150m" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 9 0 } { HI6220_TSENSOR_CLK "tsensor_clk" "clk_bus" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x230 12 0 } { HI6220_DAPB_CLK "dapb_clk" "cs_dapb" CLK_SET_RATE_PARENT | CLK_IS_CRITICAL 0x230 18 0 } { HI6220_MMU_CLK "mmu_clk" "ddrc_axi1" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x240 11 0 } { HI6220_HIFI_SEL "hifi_sel" "hifi_src" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 0 0 } { HI6220_MMC0_SYSPLL "mmc0_syspll" "syspll" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 1 0 } { HI6220_MMC1_SYSPLL "mmc1_syspll" "syspll" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 2 0 } { HI6220_MMC2_SYSPLL "mmc2_syspll" "syspll" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 3 0 } { HI6220_MMC0_SEL "mmc0_sel" "mmc0_mux1" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 6 0 } { HI6220_MMC1_SEL "mmc1_sel" "mmc1_mux1" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 7 0 } { HI6220_BBPPLL_SEL "bbppll_sel" "pll0_bbp_gate" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 9 0 } { HI6220_MEDIA_PLL_SRC "media_pll_src" "pll_media_gate" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 10 0 } { HI6220_MMC2_SEL "mmc2_sel" "mmc2_mux1" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 11 0 } { HI6220_CS_ATB_SYSPLL "cs_atb_syspll" "syspll" CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED 0x270 12 0 } } ; 