<stg><name>kernel_bicg_Pipeline_L3</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:1 %sext_ln3421_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln3421_1

]]></Node>
<StgValue><ssdm name="sext_ln3421_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln3421_1_cast = sext i58 %sext_ln3421_1_read

]]></Node>
<StgValue><ssdm name="sext_ln3421_1_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %merlin_gmem_kernel_bicg_512_q, void @empty_9, i32 0, i32 0, void @empty, i32 64, i32 26, void @empty_2, void @empty_12, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln3637 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln3637"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body62.i61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body62.i61:0 %i_5 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.body62.i61:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %merlin_gmem_kernel_bicg_512_q

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body62.i61:2 %icmp_ln3672 = icmp_eq  i5 %i_5, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln3672"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body62.i61:3 %i_6 = add i5 %i_5, i5 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body62.i61:4 %br_ln3672 = br i1 %icmp_ln3672, void %for.body62.i61.split, void %if.end409.i102.exitStub

]]></Node>
<StgValue><ssdm name="br_ln3672"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
for.body62.i61.split:1 %zext_ln3672 = zext i5 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln3672"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:5 %q_buf_addr = getelementptr i32 %q_buf, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:6 %buf_tmp = load i5 %q_buf_addr

]]></Node>
<StgValue><ssdm name="buf_tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:8 %q_buf_16_addr = getelementptr i32 %q_buf_16, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_16_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:9 %buf_tmp_26 = load i5 %q_buf_16_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_26"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:11 %q_buf_17_addr = getelementptr i32 %q_buf_17, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_17_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:12 %buf_tmp_27 = load i5 %q_buf_17_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_27"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:14 %q_buf_18_addr = getelementptr i32 %q_buf_18, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_18_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:15 %buf_tmp_28 = load i5 %q_buf_18_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_28"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:17 %q_buf_19_addr = getelementptr i32 %q_buf_19, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_19_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:18 %buf_tmp_29 = load i5 %q_buf_19_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_29"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:20 %q_buf_20_addr = getelementptr i32 %q_buf_20, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_20_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:21 %buf_tmp_30 = load i5 %q_buf_20_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:23 %q_buf_21_addr = getelementptr i32 %q_buf_21, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_21_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:24 %buf_tmp_31 = load i5 %q_buf_21_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_31"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:26 %q_buf_22_addr = getelementptr i32 %q_buf_22, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_22_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:27 %buf_tmp_32 = load i5 %q_buf_22_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_32"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:29 %q_buf_23_addr = getelementptr i32 %q_buf_23, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_23_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:30 %buf_tmp_33 = load i5 %q_buf_23_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_33"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:32 %q_buf_24_addr = getelementptr i32 %q_buf_24, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_24_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:33 %buf_tmp_34 = load i5 %q_buf_24_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_34"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:35 %q_buf_25_addr = getelementptr i32 %q_buf_25, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_25_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:36 %buf_tmp_35 = load i5 %q_buf_25_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_35"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:38 %q_buf_26_addr = getelementptr i32 %q_buf_26, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_26_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:39 %buf_tmp_36 = load i5 %q_buf_26_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_36"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:41 %q_buf_27_addr = getelementptr i32 %q_buf_27, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_27_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:42 %buf_tmp_37 = load i5 %q_buf_27_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:44 %q_buf_28_addr = getelementptr i32 %q_buf_28, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_28_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:45 %buf_tmp_38 = load i5 %q_buf_28_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_38"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:47 %q_buf_29_addr = getelementptr i32 %q_buf_29, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_29_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:48 %buf_tmp_39 = load i5 %q_buf_29_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_39"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body62.i61.split:50 %q_buf_30_addr = getelementptr i32 %q_buf_30, i64 0, i64 %zext_ln3672

]]></Node>
<StgValue><ssdm name="q_buf_30_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:51 %buf_tmp_40 = load i5 %q_buf_30_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_40"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body62.i61.split:55 %store_ln3637 = store i5 %i_6, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln3637"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:6 %buf_tmp = load i5 %q_buf_addr

]]></Node>
<StgValue><ssdm name="buf_tmp"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:9 %buf_tmp_26 = load i5 %q_buf_16_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_26"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:12 %buf_tmp_27 = load i5 %q_buf_17_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_27"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:15 %buf_tmp_28 = load i5 %q_buf_18_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_28"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:18 %buf_tmp_29 = load i5 %q_buf_19_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_29"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:21 %buf_tmp_30 = load i5 %q_buf_20_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_30"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:24 %buf_tmp_31 = load i5 %q_buf_21_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_31"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:27 %buf_tmp_32 = load i5 %q_buf_22_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_32"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:30 %buf_tmp_33 = load i5 %q_buf_23_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_33"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:33 %buf_tmp_34 = load i5 %q_buf_24_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_34"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:36 %buf_tmp_35 = load i5 %q_buf_25_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_35"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:39 %buf_tmp_36 = load i5 %q_buf_26_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_36"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:42 %buf_tmp_37 = load i5 %q_buf_27_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_37"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:45 %buf_tmp_38 = load i5 %q_buf_28_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_38"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:48 %buf_tmp_39 = load i5 %q_buf_29_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_39"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
for.body62.i61.split:51 %buf_tmp_40 = load i5 %q_buf_30_addr

]]></Node>
<StgValue><ssdm name="buf_tmp_40"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3672" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
if.end409.i102.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.body62.i61.split:0 %merlin_gmem_kernel_bicg_512_q_addr = getelementptr i512 %merlin_gmem_kernel_bicg_512_q, i64 %sext_ln3421_1_cast

]]></Node>
<StgValue><ssdm name="merlin_gmem_kernel_bicg_512_q_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body62.i61.split:2 %specpipeline_ln3677 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln3677"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body62.i61.split:3 %speclooptripcount_ln3637 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln3637"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body62.i61.split:4 %specloopname_ln3672 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln3672"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:7 %raw_bits = bitcast i32 %buf_tmp

]]></Node>
<StgValue><ssdm name="raw_bits"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:10 %raw_bits_16 = bitcast i32 %buf_tmp_26

]]></Node>
<StgValue><ssdm name="raw_bits_16"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:13 %raw_bits_17 = bitcast i32 %buf_tmp_27

]]></Node>
<StgValue><ssdm name="raw_bits_17"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:16 %raw_bits_18 = bitcast i32 %buf_tmp_28

]]></Node>
<StgValue><ssdm name="raw_bits_18"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:19 %raw_bits_19 = bitcast i32 %buf_tmp_29

]]></Node>
<StgValue><ssdm name="raw_bits_19"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:22 %raw_bits_20 = bitcast i32 %buf_tmp_30

]]></Node>
<StgValue><ssdm name="raw_bits_20"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:25 %raw_bits_21 = bitcast i32 %buf_tmp_31

]]></Node>
<StgValue><ssdm name="raw_bits_21"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:28 %raw_bits_22 = bitcast i32 %buf_tmp_32

]]></Node>
<StgValue><ssdm name="raw_bits_22"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:31 %raw_bits_23 = bitcast i32 %buf_tmp_33

]]></Node>
<StgValue><ssdm name="raw_bits_23"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:34 %raw_bits_24 = bitcast i32 %buf_tmp_34

]]></Node>
<StgValue><ssdm name="raw_bits_24"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:37 %raw_bits_25 = bitcast i32 %buf_tmp_35

]]></Node>
<StgValue><ssdm name="raw_bits_25"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:40 %raw_bits_26 = bitcast i32 %buf_tmp_36

]]></Node>
<StgValue><ssdm name="raw_bits_26"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:43 %raw_bits_27 = bitcast i32 %buf_tmp_37

]]></Node>
<StgValue><ssdm name="raw_bits_27"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:46 %raw_bits_28 = bitcast i32 %buf_tmp_38

]]></Node>
<StgValue><ssdm name="raw_bits_28"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:49 %raw_bits_29 = bitcast i32 %buf_tmp_39

]]></Node>
<StgValue><ssdm name="raw_bits_29"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.body62.i61.split:52 %raw_bits_30 = bitcast i32 %buf_tmp_40

]]></Node>
<StgValue><ssdm name="raw_bits_30"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
for.body62.i61.split:53 %or_ln95_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %raw_bits_30, i32 %raw_bits_29, i32 %raw_bits_28, i32 %raw_bits_27, i32 %raw_bits_26, i32 %raw_bits_25, i32 %raw_bits_24, i32 %raw_bits_23, i32 %raw_bits_22, i32 %raw_bits_21, i32 %raw_bits_20, i32 %raw_bits_19, i32 %raw_bits_18, i32 %raw_bits_17, i32 %raw_bits_16, i32 %raw_bits

]]></Node>
<StgValue><ssdm name="or_ln95_s"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
for.body62.i61.split:54 %write_ln95 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %merlin_gmem_kernel_bicg_512_q_addr, i512 %or_ln95_s, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln95"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
for.body62.i61.split:56 %br_ln3672 = br void %for.body62.i61

]]></Node>
<StgValue><ssdm name="br_ln3672"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
