
CE4951Lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036ec  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080038b0  080038b0  000138b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800392c  0800392c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800392c  0800392c  0001392c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003934  08003934  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003934  08003934  00013934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003938  08003938  00013938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800393c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000145c  20000074  080039b0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014d0  080039b0  000214d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8f8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f62  00000000  00000000  0002d99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  0002f900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a68  00000000  00000000  00030448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bde  00000000  00000000  00030eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca68  00000000  00000000  00053a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfe94  00000000  00000000  000604f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013038a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000355c  00000000  00000000  001303e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000074 	.word	0x20000074
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003898 	.word	0x08003898

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000078 	.word	0x20000078
 8000200:	08003898 	.word	0x08003898

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96e 	b.w	80004f8 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468c      	mov	ip, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	f040 8083 	bne.w	800034a <__udivmoddi4+0x116>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d947      	bls.n	80002da <__udivmoddi4+0xa6>
 800024a:	fab2 f282 	clz	r2, r2
 800024e:	b142      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 8000250:	f1c2 0020 	rsb	r0, r2, #32
 8000254:	fa24 f000 	lsr.w	r0, r4, r0
 8000258:	4091      	lsls	r1, r2
 800025a:	4097      	lsls	r7, r2
 800025c:	ea40 0c01 	orr.w	ip, r0, r1
 8000260:	4094      	lsls	r4, r2
 8000262:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000266:	0c23      	lsrs	r3, r4, #16
 8000268:	fbbc f6f8 	udiv	r6, ip, r8
 800026c:	fa1f fe87 	uxth.w	lr, r7
 8000270:	fb08 c116 	mls	r1, r8, r6, ip
 8000274:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000278:	fb06 f10e 	mul.w	r1, r6, lr
 800027c:	4299      	cmp	r1, r3
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x60>
 8000280:	18fb      	adds	r3, r7, r3
 8000282:	f106 30ff 	add.w	r0, r6, #4294967295
 8000286:	f080 8119 	bcs.w	80004bc <__udivmoddi4+0x288>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 8116 	bls.w	80004bc <__udivmoddi4+0x288>
 8000290:	3e02      	subs	r6, #2
 8000292:	443b      	add	r3, r7
 8000294:	1a5b      	subs	r3, r3, r1
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f0f8 	udiv	r0, r3, r8
 800029c:	fb08 3310 	mls	r3, r8, r0, r3
 80002a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a4:	fb00 fe0e 	mul.w	lr, r0, lr
 80002a8:	45a6      	cmp	lr, r4
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x8c>
 80002ac:	193c      	adds	r4, r7, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b2:	f080 8105 	bcs.w	80004c0 <__udivmoddi4+0x28c>
 80002b6:	45a6      	cmp	lr, r4
 80002b8:	f240 8102 	bls.w	80004c0 <__udivmoddi4+0x28c>
 80002bc:	3802      	subs	r0, #2
 80002be:	443c      	add	r4, r7
 80002c0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c4:	eba4 040e 	sub.w	r4, r4, lr
 80002c8:	2600      	movs	r6, #0
 80002ca:	b11d      	cbz	r5, 80002d4 <__udivmoddi4+0xa0>
 80002cc:	40d4      	lsrs	r4, r2
 80002ce:	2300      	movs	r3, #0
 80002d0:	e9c5 4300 	strd	r4, r3, [r5]
 80002d4:	4631      	mov	r1, r6
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xaa>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f282 	clz	r2, r2
 80002e2:	2a00      	cmp	r2, #0
 80002e4:	d150      	bne.n	8000388 <__udivmoddi4+0x154>
 80002e6:	1bcb      	subs	r3, r1, r7
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	fa1f f887 	uxth.w	r8, r7
 80002f0:	2601      	movs	r6, #1
 80002f2:	fbb3 fcfe 	udiv	ip, r3, lr
 80002f6:	0c21      	lsrs	r1, r4, #16
 80002f8:	fb0e 331c 	mls	r3, lr, ip, r3
 80002fc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000300:	fb08 f30c 	mul.w	r3, r8, ip
 8000304:	428b      	cmp	r3, r1
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0xe4>
 8000308:	1879      	adds	r1, r7, r1
 800030a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0xe2>
 8000310:	428b      	cmp	r3, r1
 8000312:	f200 80e9 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 8000316:	4684      	mov	ip, r0
 8000318:	1ac9      	subs	r1, r1, r3
 800031a:	b2a3      	uxth	r3, r4
 800031c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000320:	fb0e 1110 	mls	r1, lr, r0, r1
 8000324:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000328:	fb08 f800 	mul.w	r8, r8, r0
 800032c:	45a0      	cmp	r8, r4
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x10c>
 8000330:	193c      	adds	r4, r7, r4
 8000332:	f100 33ff 	add.w	r3, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x10a>
 8000338:	45a0      	cmp	r8, r4
 800033a:	f200 80d9 	bhi.w	80004f0 <__udivmoddi4+0x2bc>
 800033e:	4618      	mov	r0, r3
 8000340:	eba4 0408 	sub.w	r4, r4, r8
 8000344:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000348:	e7bf      	b.n	80002ca <__udivmoddi4+0x96>
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x12e>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80b1 	beq.w	80004b6 <__udivmoddi4+0x282>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x1cc>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0x140>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80b8 	bhi.w	80004e4 <__udivmoddi4+0x2b0>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0103 	sbc.w	r1, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	468c      	mov	ip, r1
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0a8      	beq.n	80002d4 <__udivmoddi4+0xa0>
 8000382:	e9c5 4c00 	strd	r4, ip, [r5]
 8000386:	e7a5      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000388:	f1c2 0320 	rsb	r3, r2, #32
 800038c:	fa20 f603 	lsr.w	r6, r0, r3
 8000390:	4097      	lsls	r7, r2
 8000392:	fa01 f002 	lsl.w	r0, r1, r2
 8000396:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800039a:	40d9      	lsrs	r1, r3
 800039c:	4330      	orrs	r0, r6
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	fbb1 f6fe 	udiv	r6, r1, lr
 80003a4:	fa1f f887 	uxth.w	r8, r7
 80003a8:	fb0e 1116 	mls	r1, lr, r6, r1
 80003ac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b0:	fb06 f108 	mul.w	r1, r6, r8
 80003b4:	4299      	cmp	r1, r3
 80003b6:	fa04 f402 	lsl.w	r4, r4, r2
 80003ba:	d909      	bls.n	80003d0 <__udivmoddi4+0x19c>
 80003bc:	18fb      	adds	r3, r7, r3
 80003be:	f106 3cff 	add.w	ip, r6, #4294967295
 80003c2:	f080 808d 	bcs.w	80004e0 <__udivmoddi4+0x2ac>
 80003c6:	4299      	cmp	r1, r3
 80003c8:	f240 808a 	bls.w	80004e0 <__udivmoddi4+0x2ac>
 80003cc:	3e02      	subs	r6, #2
 80003ce:	443b      	add	r3, r7
 80003d0:	1a5b      	subs	r3, r3, r1
 80003d2:	b281      	uxth	r1, r0
 80003d4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003e0:	fb00 f308 	mul.w	r3, r0, r8
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d907      	bls.n	80003f8 <__udivmoddi4+0x1c4>
 80003e8:	1879      	adds	r1, r7, r1
 80003ea:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ee:	d273      	bcs.n	80004d8 <__udivmoddi4+0x2a4>
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d971      	bls.n	80004d8 <__udivmoddi4+0x2a4>
 80003f4:	3802      	subs	r0, #2
 80003f6:	4439      	add	r1, r7
 80003f8:	1acb      	subs	r3, r1, r3
 80003fa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003fe:	e778      	b.n	80002f2 <__udivmoddi4+0xbe>
 8000400:	f1c6 0c20 	rsb	ip, r6, #32
 8000404:	fa03 f406 	lsl.w	r4, r3, r6
 8000408:	fa22 f30c 	lsr.w	r3, r2, ip
 800040c:	431c      	orrs	r4, r3
 800040e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800041a:	fa21 f10c 	lsr.w	r1, r1, ip
 800041e:	431f      	orrs	r7, r3
 8000420:	0c3b      	lsrs	r3, r7, #16
 8000422:	fbb1 f9fe 	udiv	r9, r1, lr
 8000426:	fa1f f884 	uxth.w	r8, r4
 800042a:	fb0e 1119 	mls	r1, lr, r9, r1
 800042e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000432:	fb09 fa08 	mul.w	sl, r9, r8
 8000436:	458a      	cmp	sl, r1
 8000438:	fa02 f206 	lsl.w	r2, r2, r6
 800043c:	fa00 f306 	lsl.w	r3, r0, r6
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x220>
 8000442:	1861      	adds	r1, r4, r1
 8000444:	f109 30ff 	add.w	r0, r9, #4294967295
 8000448:	d248      	bcs.n	80004dc <__udivmoddi4+0x2a8>
 800044a:	458a      	cmp	sl, r1
 800044c:	d946      	bls.n	80004dc <__udivmoddi4+0x2a8>
 800044e:	f1a9 0902 	sub.w	r9, r9, #2
 8000452:	4421      	add	r1, r4
 8000454:	eba1 010a 	sub.w	r1, r1, sl
 8000458:	b2bf      	uxth	r7, r7
 800045a:	fbb1 f0fe 	udiv	r0, r1, lr
 800045e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000462:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000466:	fb00 f808 	mul.w	r8, r0, r8
 800046a:	45b8      	cmp	r8, r7
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x24a>
 800046e:	19e7      	adds	r7, r4, r7
 8000470:	f100 31ff 	add.w	r1, r0, #4294967295
 8000474:	d22e      	bcs.n	80004d4 <__udivmoddi4+0x2a0>
 8000476:	45b8      	cmp	r8, r7
 8000478:	d92c      	bls.n	80004d4 <__udivmoddi4+0x2a0>
 800047a:	3802      	subs	r0, #2
 800047c:	4427      	add	r7, r4
 800047e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000482:	eba7 0708 	sub.w	r7, r7, r8
 8000486:	fba0 8902 	umull	r8, r9, r0, r2
 800048a:	454f      	cmp	r7, r9
 800048c:	46c6      	mov	lr, r8
 800048e:	4649      	mov	r1, r9
 8000490:	d31a      	bcc.n	80004c8 <__udivmoddi4+0x294>
 8000492:	d017      	beq.n	80004c4 <__udivmoddi4+0x290>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x27a>
 8000496:	ebb3 020e 	subs.w	r2, r3, lr
 800049a:	eb67 0701 	sbc.w	r7, r7, r1
 800049e:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004a2:	40f2      	lsrs	r2, r6
 80004a4:	ea4c 0202 	orr.w	r2, ip, r2
 80004a8:	40f7      	lsrs	r7, r6
 80004aa:	e9c5 2700 	strd	r2, r7, [r5]
 80004ae:	2600      	movs	r6, #0
 80004b0:	4631      	mov	r1, r6
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	462e      	mov	r6, r5
 80004b8:	4628      	mov	r0, r5
 80004ba:	e70b      	b.n	80002d4 <__udivmoddi4+0xa0>
 80004bc:	4606      	mov	r6, r0
 80004be:	e6e9      	b.n	8000294 <__udivmoddi4+0x60>
 80004c0:	4618      	mov	r0, r3
 80004c2:	e6fd      	b.n	80002c0 <__udivmoddi4+0x8c>
 80004c4:	4543      	cmp	r3, r8
 80004c6:	d2e5      	bcs.n	8000494 <__udivmoddi4+0x260>
 80004c8:	ebb8 0e02 	subs.w	lr, r8, r2
 80004cc:	eb69 0104 	sbc.w	r1, r9, r4
 80004d0:	3801      	subs	r0, #1
 80004d2:	e7df      	b.n	8000494 <__udivmoddi4+0x260>
 80004d4:	4608      	mov	r0, r1
 80004d6:	e7d2      	b.n	800047e <__udivmoddi4+0x24a>
 80004d8:	4660      	mov	r0, ip
 80004da:	e78d      	b.n	80003f8 <__udivmoddi4+0x1c4>
 80004dc:	4681      	mov	r9, r0
 80004de:	e7b9      	b.n	8000454 <__udivmoddi4+0x220>
 80004e0:	4666      	mov	r6, ip
 80004e2:	e775      	b.n	80003d0 <__udivmoddi4+0x19c>
 80004e4:	4630      	mov	r0, r6
 80004e6:	e74a      	b.n	800037e <__udivmoddi4+0x14a>
 80004e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ec:	4439      	add	r1, r7
 80004ee:	e713      	b.n	8000318 <__udivmoddi4+0xe4>
 80004f0:	3802      	subs	r0, #2
 80004f2:	443c      	add	r4, r7
 80004f4:	e724      	b.n	8000340 <__udivmoddi4+0x10c>
 80004f6:	bf00      	nop

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <cq_init>:
/*
Initializes a circular queue and returns it
 @ param void
 @ return the initialized circular queue
*/
circular_queue cq_init( void ) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8000502:	af00      	add	r7, sp, #0
 8000504:	1d3b      	adds	r3, r7, #4
 8000506:	6018      	str	r0, [r3, #0]

    // create a circular queue with default values
    circular_queue cq = {
 8000508:	f107 0308 	add.w	r3, r7, #8
 800050c:	4618      	mov	r0, r3
 800050e:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000512:	461a      	mov	r2, r3
 8000514:	2100      	movs	r1, #0
 8000516:	f002 fc24 	bl	8002d62 <memset>
 800051a:	f107 0308 	add.w	r3, r7, #8
 800051e:	2201      	movs	r2, #1
 8000520:	609a      	str	r2, [r3, #8]
            .isempty = DEFAULT_ISEMPTY,
            .isfull = DEFAULT_ISFULL
    };

    // return the circular queue
    return cq;
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f107 0308 	add.w	r3, r7, #8
 800052a:	4610      	mov	r0, r2
 800052c:	4619      	mov	r1, r3
 800052e:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000532:	461a      	mov	r2, r3
 8000534:	f002 fc07 	bl	8002d46 <memcpy>
}
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	f607 0718 	addw	r7, r7, #2072	; 0x818
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <cq_push>:
Pushes an element into the circular queue
@ param cq - the circular queue to push into
@ param c - the character to push into the queue
@ return void
*/
void cq_push( circular_queue * cq, char c ) {
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]

    // push the character into the queue then increment the pusher
    cq->buffer[(cq->pusher)++] = c;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	1c59      	adds	r1, r3, #1
 8000556:	687a      	ldr	r2, [r7, #4]
 8000558:	6011      	str	r1, [r2, #0]
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4413      	add	r3, r2
 800055e:	78fa      	ldrb	r2, [r7, #3]
 8000560:	741a      	strb	r2, [r3, #16]

    // if the pusher passes the end of the buffer, put it back at the start of the buffer
    if ( cq->pusher == CIRCULAR_QUEUE_SIZE ) cq->pusher = 0;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800056a:	d102      	bne.n	8000572 <cq_push+0x2e>
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]

    // set the full flag if the pusher moves to the same position as the puller
    cq->isfull = ( cq->pusher == cq->puller );
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681a      	ldr	r2, [r3, #0]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	685b      	ldr	r3, [r3, #4]
 800057a:	429a      	cmp	r2, r3
 800057c:	bf0c      	ite	eq
 800057e:	2301      	moveq	r3, #1
 8000580:	2300      	movne	r3, #0
 8000582:	b2db      	uxtb	r3, r3
 8000584:	461a      	mov	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	60da      	str	r2, [r3, #12]

    // clear the empty flag
    cq->isempty = 0;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
}
 8000590:	bf00      	nop
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <cq_pull>:
/*
Pulls the next element from the circular queue
@ param cq - the circular queue to pull from
@ return the character from the queue
*/
char cq_pull( circular_queue * cq ) {
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

    // pull the character out of the queue and increment the puller
    char c = cq->buffer[(cq->puller)++];
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	1c59      	adds	r1, r3, #1
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	6051      	str	r1, [r2, #4]
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	4413      	add	r3, r2
 80005b2:	7c1b      	ldrb	r3, [r3, #16]
 80005b4:	73fb      	strb	r3, [r7, #15]

    // if the pusher passes the end of the buffer, put it back at the start of the buffer
    if ( cq->puller == CIRCULAR_QUEUE_SIZE ) cq->puller = 0;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80005be:	d102      	bne.n	80005c6 <cq_pull+0x2a>
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2200      	movs	r2, #0
 80005c4:	605a      	str	r2, [r3, #4]

    // set the empty flag if the puller moves to the same position as the pusher
    cq->isempty = ( cq->puller == cq->pusher );
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	685a      	ldr	r2, [r3, #4]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	429a      	cmp	r2, r3
 80005d0:	bf0c      	ite	eq
 80005d2:	2301      	moveq	r3, #1
 80005d4:	2300      	movne	r3, #0
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	461a      	mov	r2, r3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	609a      	str	r2, [r3, #8]

    // clear the full flag
    cq->isfull = 0;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2200      	movs	r2, #0
 80005e2:	60da      	str	r2, [r3, #12]

    // return the character
    return c;
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	3714      	adds	r7, #20
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr

080005f2 <cq_isempty>:
/*
Determines whether a circular queue is empty or not
@ param cq - the circular queue to analyze
@ return 1 if the circular queue is empty, 0 otherwise
*/
int cq_isempty( circular_queue * cq ) {
 80005f2:	b480      	push	{r7}
 80005f4:	b083      	sub	sp, #12
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	6078      	str	r0, [r7, #4]
    return cq->isempty;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	689b      	ldr	r3, [r3, #8]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <cq_isfull>:
/*
Determines whether a circular queue is full or not
@ param cq - the circular queue to analyze
@ return 1 if the circular queue is full, 0 otherwise
*/
int cq_isfull( circular_queue * cq ) {
 800060a:	b480      	push	{r7}
 800060c:	b083      	sub	sp, #12
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
    return cq->isfull;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	68db      	ldr	r3, [r3, #12]
}
 8000616:	4618      	mov	r0, r3
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
	...

08000624 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1){
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a11      	ldr	r2, [pc, #68]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d11c      	bne.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x4c>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_RESET){
 8000636:	f44f 7100 	mov.w	r1, #512	; 0x200
 800063a:	4810      	ldr	r0, [pc, #64]	; (800067c <HAL_TIM_PeriodElapsedCallback+0x58>)
 800063c:	f001 f93c 	bl	80018b8 <HAL_GPIO_ReadPin>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d107      	bne.n	8000656 <HAL_TIM_PeriodElapsedCallback+0x32>
			COLLISION_S;
 8000646:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000648:	2202      	movs	r2, #2
 800064a:	701a      	strb	r2, [r3, #0]
 800064c:	4b0d      	ldr	r3, [pc, #52]	; (8000684 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800064e:	4a0d      	ldr	r2, [pc, #52]	; (8000684 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	6193      	str	r3, [r2, #24]
		}else{
			IDLE_S;
		}
	}
}
 8000654:	e00c      	b.n	8000670 <HAL_TIM_PeriodElapsedCallback+0x4c>
			IDLE_S;
 8000656:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800065e:	4a09      	ldr	r2, [pc, #36]	; (8000684 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b08      	ldr	r3, [pc, #32]	; (8000688 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000666:	2207      	movs	r2, #7
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	4b08      	ldr	r3, [pc, #32]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x68>)
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40010000 	.word	0x40010000
 800067c:	40020800 	.word	0x40020800
 8000680:	20001308 	.word	0x20001308
 8000684:	40020400 	.word	0x40020400
 8000688:	20000000 	.word	0x20000000
 800068c:	20000090 	.word	0x20000090

08000690 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9){
 800069a:	88fb      	ldrh	r3, [r7, #6]
 800069c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80006a0:	d154      	bne.n	800074c <HAL_GPIO_EXTI_Callback+0xbc>

		if(TIM2->SR & TIM_SR_UIF){
 80006a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	f003 0301 	and.w	r3, r3, #1
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d04d      	beq.n	800074c <HAL_GPIO_EXTI_Callback+0xbc>
			TIM2->CNT = 0;
 80006b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006b4:	2200      	movs	r2, #0
 80006b6:	625a      	str	r2, [r3, #36]	; 0x24
			TIM2->SR &= ~TIM_SR_UIF;
 80006b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006bc:	691b      	ldr	r3, [r3, #16]
 80006be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006c2:	f023 0301 	bic.w	r3, r3, #1
 80006c6:	6113      	str	r3, [r2, #16]

			uint8_t value = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 80006c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006cc:	4821      	ldr	r0, [pc, #132]	; (8000754 <HAL_GPIO_EXTI_Callback+0xc4>)
 80006ce:	f001 f8f3 	bl	80018b8 <HAL_GPIO_ReadPin>
 80006d2:	4603      	mov	r3, r0
 80006d4:	73fb      	strb	r3, [r7, #15]
			if (bitCount ==7) {receiveBuffer[byteCount] = 0;}
 80006d6:	4b20      	ldr	r3, [pc, #128]	; (8000758 <HAL_GPIO_EXTI_Callback+0xc8>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	2b07      	cmp	r3, #7
 80006dc:	d104      	bne.n	80006e8 <HAL_GPIO_EXTI_Callback+0x58>
 80006de:	4b1f      	ldr	r3, [pc, #124]	; (800075c <HAL_GPIO_EXTI_Callback+0xcc>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a1f      	ldr	r2, [pc, #124]	; (8000760 <HAL_GPIO_EXTI_Callback+0xd0>)
 80006e4:	2100      	movs	r1, #0
 80006e6:	54d1      	strb	r1, [r2, r3]
			receiveBuffer[byteCount] |= value<<bitCount--;
 80006e8:	7bfa      	ldrb	r2, [r7, #15]
 80006ea:	4b1b      	ldr	r3, [pc, #108]	; (8000758 <HAL_GPIO_EXTI_Callback+0xc8>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	1e59      	subs	r1, r3, #1
 80006f0:	4819      	ldr	r0, [pc, #100]	; (8000758 <HAL_GPIO_EXTI_Callback+0xc8>)
 80006f2:	6001      	str	r1, [r0, #0]
 80006f4:	fa02 f103 	lsl.w	r1, r2, r3
 80006f8:	4b18      	ldr	r3, [pc, #96]	; (800075c <HAL_GPIO_EXTI_Callback+0xcc>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a18      	ldr	r2, [pc, #96]	; (8000760 <HAL_GPIO_EXTI_Callback+0xd0>)
 80006fe:	5cd3      	ldrb	r3, [r2, r3]
 8000700:	b25a      	sxtb	r2, r3
 8000702:	b24b      	sxtb	r3, r1
 8000704:	4313      	orrs	r3, r2
 8000706:	b25a      	sxtb	r2, r3
 8000708:	4b14      	ldr	r3, [pc, #80]	; (800075c <HAL_GPIO_EXTI_Callback+0xcc>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	b2d1      	uxtb	r1, r2
 800070e:	4a14      	ldr	r2, [pc, #80]	; (8000760 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000710:	54d1      	strb	r1, [r2, r3]

			if(bitCount < 0)
 8000712:	4b11      	ldr	r3, [pc, #68]	; (8000758 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2b00      	cmp	r3, #0
 8000718:	da07      	bge.n	800072a <HAL_GPIO_EXTI_Callback+0x9a>
			{
				byteCount++;
 800071a:	4b10      	ldr	r3, [pc, #64]	; (800075c <HAL_GPIO_EXTI_Callback+0xcc>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	3301      	adds	r3, #1
 8000720:	4a0e      	ldr	r2, [pc, #56]	; (800075c <HAL_GPIO_EXTI_Callback+0xcc>)
 8000722:	6013      	str	r3, [r2, #0]
				bitCount = 7;
 8000724:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000726:	2207      	movs	r2, #7
 8000728:	601a      	str	r2, [r3, #0]
			}
			if(byteCount == 30)
 800072a:	4b0c      	ldr	r3, [pc, #48]	; (800075c <HAL_GPIO_EXTI_Callback+0xcc>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2b1e      	cmp	r3, #30
 8000730:	d102      	bne.n	8000738 <HAL_GPIO_EXTI_Callback+0xa8>
				byteCount = 0;
 8000732:	4b0a      	ldr	r3, [pc, #40]	; (800075c <HAL_GPIO_EXTI_Callback+0xcc>)
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]

			BUSY_S;
 8000738:	4b0a      	ldr	r3, [pc, #40]	; (8000764 <HAL_GPIO_EXTI_Callback+0xd4>)
 800073a:	2200      	movs	r2, #0
 800073c:	701a      	strb	r2, [r3, #0]
 800073e:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000740:	4a09      	ldr	r2, [pc, #36]	; (8000768 <HAL_GPIO_EXTI_Callback+0xd8>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	6193      	str	r3, [r2, #24]
			TIM1->CNT = 0;
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <HAL_GPIO_EXTI_Callback+0xdc>)
 8000748:	2200      	movs	r2, #0
 800074a:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}
}
 800074c:	bf00      	nop
 800074e:	3710      	adds	r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40020800 	.word	0x40020800
 8000758:	20000000 	.word	0x20000000
 800075c:	20000090 	.word	0x20000090
 8000760:	2000149c 	.word	0x2000149c
 8000764:	20001308 	.word	0x20001308
 8000768:	40020400 	.word	0x40020400
 800076c:	40010000 	.word	0x40010000

08000770 <sendData>:

void sendData(int bytes){
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
	//send data
	buffer[bytes] = 0;
 8000778:	4a4d      	ldr	r2, [pc, #308]	; (80008b0 <sendData+0x140>)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4413      	add	r3, r2
 800077e:	2200      	movs	r2, #0
 8000780:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < bytes;i++){
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
 8000786:	e041      	b.n	800080c <sendData+0x9c>
	  output[i] = 0;
 8000788:	4a4a      	ldr	r2, [pc, #296]	; (80008b4 <sendData+0x144>)
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	2100      	movs	r1, #0
 800078e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for (int j = 0; j < 8; j++){
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
 8000796:	e033      	b.n	8000800 <sendData+0x90>
		  if (buffer[i] & 0b1<<j)
 8000798:	4a45      	ldr	r2, [pc, #276]	; (80008b0 <sendData+0x140>)
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	461a      	mov	r2, r3
 80007a2:	693b      	ldr	r3, [r7, #16]
 80007a4:	fa42 f303 	asr.w	r3, r2, r3
 80007a8:	f003 0301 	and.w	r3, r3, #1
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d012      	beq.n	80007d6 <sendData+0x66>
			  output[i] |= 0b01<<((j*2));
 80007b0:	4a40      	ldr	r2, [pc, #256]	; (80008b4 <sendData+0x144>)
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007b8:	b21a      	sxth	r2, r3
 80007ba:	693b      	ldr	r3, [r7, #16]
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	2101      	movs	r1, #1
 80007c0:	fa01 f303 	lsl.w	r3, r1, r3
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b21b      	sxth	r3, r3
 80007ca:	b299      	uxth	r1, r3
 80007cc:	4a39      	ldr	r2, [pc, #228]	; (80008b4 <sendData+0x144>)
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80007d4:	e011      	b.n	80007fa <sendData+0x8a>
		  else
			  output[i] |= 0b10<<((j*2));
 80007d6:	4a37      	ldr	r2, [pc, #220]	; (80008b4 <sendData+0x144>)
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007de:	b21a      	sxth	r2, r3
 80007e0:	693b      	ldr	r3, [r7, #16]
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	2102      	movs	r1, #2
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	b21b      	sxth	r3, r3
 80007ec:	4313      	orrs	r3, r2
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	b299      	uxth	r1, r3
 80007f2:	4a30      	ldr	r2, [pc, #192]	; (80008b4 <sendData+0x144>)
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for (int j = 0; j < 8; j++){
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	3301      	adds	r3, #1
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]
 8000802:	2b07      	cmp	r3, #7
 8000804:	ddc8      	ble.n	8000798 <sendData+0x28>
	for (int i = 0; i < bytes;i++){
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	3301      	adds	r3, #1
 800080a:	617b      	str	r3, [r7, #20]
 800080c:	697a      	ldr	r2, [r7, #20]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	429a      	cmp	r2, r3
 8000812:	dbb9      	blt.n	8000788 <sendData+0x18>
	  }
	}

	while (currentState == COLLISION || currentState == BUSY);
 8000814:	bf00      	nop
 8000816:	4b28      	ldr	r3, [pc, #160]	; (80008b8 <sendData+0x148>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b02      	cmp	r3, #2
 800081c:	d0fb      	beq.n	8000816 <sendData+0xa6>
 800081e:	4b26      	ldr	r3, [pc, #152]	; (80008b8 <sendData+0x148>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f7      	beq.n	8000816 <sendData+0xa6>
	BUSY_S;
 8000826:	4b24      	ldr	r3, [pc, #144]	; (80008b8 <sendData+0x148>)
 8000828:	2200      	movs	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
 800082c:	4b23      	ldr	r3, [pc, #140]	; (80008bc <sendData+0x14c>)
 800082e:	4a23      	ldr	r2, [pc, #140]	; (80008bc <sendData+0x14c>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	6193      	str	r3, [r2, #24]
	for (int i = 0; i < bytes;i++){
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	e031      	b.n	800089e <sendData+0x12e>
		for (int j = 15; j >= 0; j--){
 800083a:	230f      	movs	r3, #15
 800083c:	60bb      	str	r3, [r7, #8]
 800083e:	e028      	b.n	8000892 <sendData+0x122>
			if (currentState == COLLISION)
 8000840:	4b1d      	ldr	r3, [pc, #116]	; (80008b8 <sendData+0x148>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b02      	cmp	r3, #2
 8000846:	d02f      	beq.n	80008a8 <sendData+0x138>
				return;
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, (output[i] & 1<<j)? GPIO_PIN_SET:GPIO_PIN_RESET);
 8000848:	4a1a      	ldr	r2, [pc, #104]	; (80008b4 <sendData+0x144>)
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000850:	461a      	mov	r2, r3
 8000852:	68bb      	ldr	r3, [r7, #8]
 8000854:	fa42 f303 	asr.w	r3, r2, r3
 8000858:	b2db      	uxtb	r3, r3
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	b2db      	uxtb	r3, r3
 8000860:	461a      	mov	r2, r3
 8000862:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000866:	4816      	ldr	r0, [pc, #88]	; (80008c0 <sendData+0x150>)
 8000868:	f001 f83e 	bl	80018e8 <HAL_GPIO_WritePin>
			TIM1->CNT = 0;
 800086c:	4b15      	ldr	r3, [pc, #84]	; (80008c4 <sendData+0x154>)
 800086e:	2200      	movs	r2, #0
 8000870:	625a      	str	r2, [r3, #36]	; 0x24
			TIM8->SR &= ~TIM_SR_UIF;
 8000872:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <sendData+0x158>)
 8000874:	691b      	ldr	r3, [r3, #16]
 8000876:	4a14      	ldr	r2, [pc, #80]	; (80008c8 <sendData+0x158>)
 8000878:	f023 0301 	bic.w	r3, r3, #1
 800087c:	6113      	str	r3, [r2, #16]
			while(!(TIM8->SR & TIM_SR_UIF));
 800087e:	bf00      	nop
 8000880:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <sendData+0x158>)
 8000882:	691b      	ldr	r3, [r3, #16]
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	2b00      	cmp	r3, #0
 800088a:	d0f9      	beq.n	8000880 <sendData+0x110>
		for (int j = 15; j >= 0; j--){
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	3b01      	subs	r3, #1
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	2b00      	cmp	r3, #0
 8000896:	dad3      	bge.n	8000840 <sendData+0xd0>
	for (int i = 0; i < bytes;i++){
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	3301      	adds	r3, #1
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	dbc9      	blt.n	800083a <sendData+0xca>
 80008a6:	e000      	b.n	80008aa <sendData+0x13a>
				return;
 80008a8:	bf00      	nop
		}
	}
}
 80008aa:	3718      	adds	r7, #24
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	2000130c 	.word	0x2000130c
 80008b4:	20001108 	.word	0x20001108
 80008b8:	20001308 	.word	0x20001308
 80008bc:	40020400 	.word	0x40020400
 80008c0:	40020800 	.word	0x40020800
 80008c4:	40010000 	.word	0x40010000
 80008c8:	40010400 	.word	0x40010400

080008cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d2:	f000 fcd9 	bl	8001288 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d6:	f000 f865 	bl	80009a4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008da:	f000 f9bb 	bl	8000c54 <MX_GPIO_Init>
  MX_TIM1_Init();
 80008de:	f000 f8cd 	bl	8000a7c <MX_TIM1_Init>
  MX_TIM8_Init();
 80008e2:	f000 f967 	bl	8000bb4 <MX_TIM8_Init>
  MX_TIM2_Init();
 80008e6:	f000 f919 	bl	8000b1c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80008ea:	4823      	ldr	r0, [pc, #140]	; (8000978 <main+0xac>)
 80008ec:	f001 fd5e 	bl	80023ac <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 80008f0:	4822      	ldr	r0, [pc, #136]	; (800097c <main+0xb0>)
 80008f2:	f001 fd5b 	bl	80023ac <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80008f6:	4822      	ldr	r0, [pc, #136]	; (8000980 <main+0xb4>)
 80008f8:	f001 fd58 	bl	80023ac <HAL_TIM_Base_Start_IT>
  uart_init(57600,F_CPU);
 80008fc:	4921      	ldr	r1, [pc, #132]	; (8000984 <main+0xb8>)
 80008fe:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8000902:	f000 fb51 	bl	8000fa8 <uart_init>
  int readCount = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	607b      	str	r3, [r7, #4]
  char c;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Hello\n");
 800090a:	481f      	ldr	r0, [pc, #124]	; (8000988 <main+0xbc>)
 800090c:	f002 faa0 	bl	8002e50 <puts>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000916:	481d      	ldr	r0, [pc, #116]	; (800098c <main+0xc0>)
 8000918:	f000 ffe6 	bl	80018e8 <HAL_GPIO_WritePin>
  bitCount = 7;
 800091c:	4b1c      	ldr	r3, [pc, #112]	; (8000990 <main+0xc4>)
 800091e:	2207      	movs	r2, #7
 8000920:	601a      	str	r2, [r3, #0]
  while (1)
  {

	  //Poll for message
	  if(!uart_isempty())
 8000922:	f000 fc25 	bl	8001170 <uart_isempty>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d110      	bne.n	800094e <main+0x82>
	  {
		  c = uart_getc();
 800092c:	f000 fc2a 	bl	8001184 <uart_getc>
 8000930:	4603      	mov	r3, r0
 8000932:	70fb      	strb	r3, [r7, #3]
		  if(c == '\r')
 8000934:	78fb      	ldrb	r3, [r7, #3]
 8000936:	2b0d      	cmp	r3, #13
 8000938:	d103      	bne.n	8000942 <main+0x76>
			  sendData(readCount);
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ff18 	bl	8000770 <sendData>
 8000940:	e005      	b.n	800094e <main+0x82>
		  else
			  buffer[readCount++] = c;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	1c5a      	adds	r2, r3, #1
 8000946:	607a      	str	r2, [r7, #4]
 8000948:	4912      	ldr	r1, [pc, #72]	; (8000994 <main+0xc8>)
 800094a:	78fa      	ldrb	r2, [r7, #3]
 800094c:	54ca      	strb	r2, [r1, r3]
	  }

	  //Print received message
	  if(byteCount)
 800094e:	4b12      	ldr	r3, [pc, #72]	; (8000998 <main+0xcc>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d0e5      	beq.n	8000922 <main+0x56>
	  {
		  fwrite(receiveBuffer, 1, byteCount, stdout);
 8000956:	4b10      	ldr	r3, [pc, #64]	; (8000998 <main+0xcc>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	4b10      	ldr	r3, [pc, #64]	; (800099c <main+0xd0>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	2101      	movs	r1, #1
 8000962:	480f      	ldr	r0, [pc, #60]	; (80009a0 <main+0xd4>)
 8000964:	f002 f9ba 	bl	8002cdc <fwrite>
		  byteCount = 0;
 8000968:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <main+0xcc>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
		  bitCount = 7;
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <main+0xc4>)
 8000970:	2207      	movs	r2, #7
 8000972:	601a      	str	r2, [r3, #0]
	  if(!uart_isempty())
 8000974:	e7d5      	b.n	8000922 <main+0x56>
 8000976:	bf00      	nop
 8000978:	2000140c 	.word	0x2000140c
 800097c:	200010c0 	.word	0x200010c0
 8000980:	20001454 	.word	0x20001454
 8000984:	0280de80 	.word	0x0280de80
 8000988:	080038b0 	.word	0x080038b0
 800098c:	40020800 	.word	0x40020800
 8000990:	20000000 	.word	0x20000000
 8000994:	2000130c 	.word	0x2000130c
 8000998:	20000090 	.word	0x20000090
 800099c:	20000010 	.word	0x20000010
 80009a0:	2000149c 	.word	0x2000149c

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b094      	sub	sp, #80	; 0x50
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	2234      	movs	r2, #52	; 0x34
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f002 f9d5 	bl	8002d62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	f107 0308 	add.w	r3, r7, #8
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c8:	2300      	movs	r3, #0
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	4b29      	ldr	r3, [pc, #164]	; (8000a74 <SystemClock_Config+0xd0>)
 80009ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d0:	4a28      	ldr	r2, [pc, #160]	; (8000a74 <SystemClock_Config+0xd0>)
 80009d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009d6:	6413      	str	r3, [r2, #64]	; 0x40
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <SystemClock_Config+0xd0>)
 80009da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009e4:	2300      	movs	r3, #0
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	4b23      	ldr	r3, [pc, #140]	; (8000a78 <SystemClock_Config+0xd4>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a22      	ldr	r2, [pc, #136]	; (8000a78 <SystemClock_Config+0xd4>)
 80009ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009f2:	6013      	str	r3, [r2, #0]
 80009f4:	4b20      	ldr	r3, [pc, #128]	; (8000a78 <SystemClock_Config+0xd4>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009fc:	603b      	str	r3, [r7, #0]
 80009fe:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a00:	2302      	movs	r3, #2
 8000a02:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a04:	2301      	movs	r3, #1
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a08:	2310      	movs	r3, #16
 8000a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a10:	2300      	movs	r3, #0
 8000a12:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a14:	2308      	movs	r3, #8
 8000a16:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a18:	23a8      	movs	r3, #168	; 0xa8
 8000a1a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a20:	2302      	movs	r3, #2
 8000a22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a24:	2302      	movs	r3, #2
 8000a26:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f001 f9cf 	bl	8001dd0 <HAL_RCC_OscConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000a38:	f000 f97e 	bl	8000d38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3c:	230f      	movs	r3, #15
 8000a3e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a40:	2302      	movs	r3, #2
 8000a42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a44:	2300      	movs	r3, #0
 8000a46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a48:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a4c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a52:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a54:	f107 0308 	add.w	r3, r7, #8
 8000a58:	2105      	movs	r1, #5
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 ff76 	bl	800194c <HAL_RCC_ClockConfig>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000a66:	f000 f967 	bl	8000d38 <Error_Handler>
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	3750      	adds	r7, #80	; 0x50
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40023800 	.word	0x40023800
 8000a78:	40007000 	.word	0x40007000

08000a7c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a82:	f107 0308 	add.w	r3, r7, #8
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a90:	463b      	mov	r3, r7
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a98:	4b1e      	ldr	r3, [pc, #120]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000a9a:	4a1f      	ldr	r2, [pc, #124]	; (8000b18 <MX_TIM1_Init+0x9c>)
 8000a9c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 153;
 8000a9e:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000aa0:	2299      	movs	r2, #153	; 0x99
 8000aa2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2399;
 8000aaa:	4b1a      	ldr	r3, [pc, #104]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000aac:	f640 125f 	movw	r2, #2399	; 0x95f
 8000ab0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab2:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ab8:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000abe:	4b15      	ldr	r3, [pc, #84]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ac4:	4813      	ldr	r0, [pc, #76]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000ac6:	f001 fc21 	bl	800230c <HAL_TIM_Base_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000ad0:	f000 f932 	bl	8000d38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ad8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ada:	f107 0308 	add.w	r3, r7, #8
 8000ade:	4619      	mov	r1, r3
 8000ae0:	480c      	ldr	r0, [pc, #48]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000ae2:	f001 fddb 	bl	800269c <HAL_TIM_ConfigClockSource>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000aec:	f000 f924 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000af0:	2300      	movs	r3, #0
 8000af2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af4:	2300      	movs	r3, #0
 8000af6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000af8:	463b      	mov	r3, r7
 8000afa:	4619      	mov	r1, r3
 8000afc:	4805      	ldr	r0, [pc, #20]	; (8000b14 <MX_TIM1_Init+0x98>)
 8000afe:	f001 fff7 	bl	8002af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000b08:	f000 f916 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b0c:	bf00      	nop
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	2000140c 	.word	0x2000140c
 8000b18:	40010000 	.word	0x40010000

08000b1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b22:	f107 0308 	add.w	r3, r7, #8
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b30:	463b      	mov	r3, r7
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b38:	4b1d      	ldr	r3, [pc, #116]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 153;
 8000b40:	4b1b      	ldr	r3, [pc, #108]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b42:	2299      	movs	r2, #153	; 0x99
 8000b44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b46:	4b1a      	ldr	r3, [pc, #104]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 550;
 8000b4c:	4b18      	ldr	r3, [pc, #96]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b4e:	f240 2226 	movw	r2, #550	; 0x226
 8000b52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b54:	4b16      	ldr	r3, [pc, #88]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b5a:	4b15      	ldr	r3, [pc, #84]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b60:	4813      	ldr	r0, [pc, #76]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b62:	f001 fbd3 	bl	800230c <HAL_TIM_Base_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b6c:	f000 f8e4 	bl	8000d38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b76:	f107 0308 	add.w	r3, r7, #8
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	480c      	ldr	r0, [pc, #48]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b7e:	f001 fd8d 	bl	800269c <HAL_TIM_ConfigClockSource>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b88:	f000 f8d6 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b8c:	2320      	movs	r3, #32
 8000b8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b94:	463b      	mov	r3, r7
 8000b96:	4619      	mov	r1, r3
 8000b98:	4805      	ldr	r0, [pc, #20]	; (8000bb0 <MX_TIM2_Init+0x94>)
 8000b9a:	f001 ffa9 	bl	8002af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ba4:	f000 f8c8 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ba8:	bf00      	nop
 8000baa:	3718      	adds	r7, #24
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20001454 	.word	0x20001454

08000bb4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bba:	f107 0308 	add.w	r3, r7, #8
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bc8:	463b      	mov	r3, r7
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000bd2:	4a1f      	ldr	r2, [pc, #124]	; (8000c50 <MX_TIM8_Init+0x9c>)
 8000bd4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 153;
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000bd8:	2299      	movs	r2, #153	; 0x99
 8000bda:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bdc:	4b1b      	ldr	r3, [pc, #108]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 553;
 8000be2:	4b1a      	ldr	r3, [pc, #104]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000be4:	f240 2229 	movw	r2, #553	; 0x229
 8000be8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bea:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000bfc:	4813      	ldr	r0, [pc, #76]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000bfe:	f001 fb85 	bl	800230c <HAL_TIM_Base_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8000c08:	f000 f896 	bl	8000d38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000c12:	f107 0308 	add.w	r3, r7, #8
 8000c16:	4619      	mov	r1, r3
 8000c18:	480c      	ldr	r0, [pc, #48]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000c1a:	f001 fd3f 	bl	800269c <HAL_TIM_ConfigClockSource>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8000c24:	f000 f888 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c28:	2320      	movs	r3, #32
 8000c2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000c30:	463b      	mov	r3, r7
 8000c32:	4619      	mov	r1, r3
 8000c34:	4805      	ldr	r0, [pc, #20]	; (8000c4c <MX_TIM8_Init+0x98>)
 8000c36:	f001 ff5b 	bl	8002af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000c40:	f000 f87a 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	200010c0 	.word	0x200010c0
 8000c50:	40010400 	.word	0x40010400

08000c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b088      	sub	sp, #32
 8000c58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5a:	f107 030c 	add.w	r3, r7, #12
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	609a      	str	r2, [r3, #8]
 8000c66:	60da      	str	r2, [r3, #12]
 8000c68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	4b2f      	ldr	r3, [pc, #188]	; (8000d2c <MX_GPIO_Init+0xd8>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	4a2e      	ldr	r2, [pc, #184]	; (8000d2c <MX_GPIO_Init+0xd8>)
 8000c74:	f043 0302 	orr.w	r3, r3, #2
 8000c78:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7a:	4b2c      	ldr	r3, [pc, #176]	; (8000d2c <MX_GPIO_Init+0xd8>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	f003 0302 	and.w	r3, r3, #2
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	4b28      	ldr	r3, [pc, #160]	; (8000d2c <MX_GPIO_Init+0xd8>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a27      	ldr	r2, [pc, #156]	; (8000d2c <MX_GPIO_Init+0xd8>)
 8000c90:	f043 0304 	orr.w	r3, r3, #4
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b25      	ldr	r3, [pc, #148]	; (8000d2c <MX_GPIO_Init+0xd8>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0304 	and.w	r3, r3, #4
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000ca8:	4821      	ldr	r0, [pc, #132]	; (8000d30 <MX_GPIO_Init+0xdc>)
 8000caa:	f000 fe1d 	bl	80018e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb4:	481f      	ldr	r0, [pc, #124]	; (8000d34 <MX_GPIO_Init+0xe0>)
 8000cb6:	f000 fe17 	bl	80018e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000cba:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000cbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4817      	ldr	r0, [pc, #92]	; (8000d30 <MX_GPIO_Init+0xdc>)
 8000cd4:	f000 fc5c 	bl	8001590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000cd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cea:	f107 030c 	add.w	r3, r7, #12
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4810      	ldr	r0, [pc, #64]	; (8000d34 <MX_GPIO_Init+0xe0>)
 8000cf2:	f000 fc4d 	bl	8001590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000cf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000cfc:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000d00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d02:	2302      	movs	r3, #2
 8000d04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d06:	f107 030c 	add.w	r3, r7, #12
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4809      	ldr	r0, [pc, #36]	; (8000d34 <MX_GPIO_Init+0xe0>)
 8000d0e:	f000 fc3f 	bl	8001590 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2101      	movs	r1, #1
 8000d16:	2017      	movs	r0, #23
 8000d18:	f000 fc03 	bl	8001522 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d1c:	2017      	movs	r0, #23
 8000d1e:	f000 fc1c 	bl	800155a <HAL_NVIC_EnableIRQ>

}
 8000d22:	bf00      	nop
 8000d24:	3720      	adds	r7, #32
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40020400 	.word	0x40020400
 8000d34:	40020800 	.word	0x40020800

08000d38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3c:	b672      	cpsid	i
}
 8000d3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d40:	e7fe      	b.n	8000d40 <Error_Handler+0x8>
	...

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d52:	4a0f      	ldr	r2, [pc, #60]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d58:	6453      	str	r3, [r2, #68]	; 0x44
 8000d5a:	4b0d      	ldr	r3, [pc, #52]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	603b      	str	r3, [r7, #0]
 8000d6a:	4b09      	ldr	r3, [pc, #36]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6e:	4a08      	ldr	r2, [pc, #32]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d74:	6413      	str	r3, [r2, #64]	; 0x40
 8000d76:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <HAL_MspInit+0x4c>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7e:	603b      	str	r3, [r7, #0]
 8000d80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40023800 	.word	0x40023800

08000d94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a22      	ldr	r2, [pc, #136]	; (8000e2c <HAL_TIM_Base_MspInit+0x98>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d116      	bne.n	8000dd4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	617b      	str	r3, [r7, #20]
 8000daa:	4b21      	ldr	r3, [pc, #132]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dae:	4a20      	ldr	r2, [pc, #128]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000db0:	f043 0301 	orr.w	r3, r3, #1
 8000db4:	6453      	str	r3, [r2, #68]	; 0x44
 8000db6:	4b1e      	ldr	r3, [pc, #120]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	617b      	str	r3, [r7, #20]
 8000dc0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	2019      	movs	r0, #25
 8000dc8:	f000 fbab 	bl	8001522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000dcc:	2019      	movs	r0, #25
 8000dce:	f000 fbc4 	bl	800155a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8000dd2:	e026      	b.n	8000e22 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ddc:	d10e      	bne.n	8000dfc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de6:	4a12      	ldr	r2, [pc, #72]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6413      	str	r3, [r2, #64]	; 0x40
 8000dee:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	613b      	str	r3, [r7, #16]
 8000df8:	693b      	ldr	r3, [r7, #16]
}
 8000dfa:	e012      	b.n	8000e22 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM8)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a0c      	ldr	r2, [pc, #48]	; (8000e34 <HAL_TIM_Base_MspInit+0xa0>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d10d      	bne.n	8000e22 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0e:	4a08      	ldr	r2, [pc, #32]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000e10:	f043 0302 	orr.w	r3, r3, #2
 8000e14:	6453      	str	r3, [r2, #68]	; 0x44
 8000e16:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <HAL_TIM_Base_MspInit+0x9c>)
 8000e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
}
 8000e22:	bf00      	nop
 8000e24:	3718      	adds	r7, #24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40010000 	.word	0x40010000
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40010400 	.word	0x40010400

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e3c:	e7fe      	b.n	8000e3c <NMI_Handler+0x4>

08000e3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e42:	e7fe      	b.n	8000e42 <HardFault_Handler+0x4>

08000e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <MemManage_Handler+0x4>

08000e4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e4e:	e7fe      	b.n	8000e4e <BusFault_Handler+0x4>

08000e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <UsageFault_Handler+0x4>

08000e56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e56:	b480      	push	{r7}
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr

08000e72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e84:	f000 fa52 	bl	800132c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000e90:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e94:	f000 fd42 	bl	800191c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ea0:	4802      	ldr	r0, [pc, #8]	; (8000eac <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ea2:	f001 faf3 	bl	800248c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	2000140c 	.word	0x2000140c

08000eb0 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	return -1;
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ed8:	605a      	str	r2, [r3, #4]
	return 0;
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <_isatty>:

int _isatty(int file)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	return 1;
 8000ef0:	2301      	movs	r3, #1
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b085      	sub	sp, #20
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	60f8      	str	r0, [r7, #12]
 8000f06:	60b9      	str	r1, [r7, #8]
 8000f08:	607a      	str	r2, [r7, #4]
	return 0;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f20:	4a14      	ldr	r2, [pc, #80]	; (8000f74 <_sbrk+0x5c>)
 8000f22:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <_sbrk+0x60>)
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f2c:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <_sbrk+0x64>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d102      	bne.n	8000f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <_sbrk+0x64>)
 8000f36:	4a12      	ldr	r2, [pc, #72]	; (8000f80 <_sbrk+0x68>)
 8000f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f3a:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <_sbrk+0x64>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d207      	bcs.n	8000f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f48:	f001 fe62 	bl	8002c10 <__errno>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	220c      	movs	r2, #12
 8000f50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	e009      	b.n	8000f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <_sbrk+0x64>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <_sbrk+0x64>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a05      	ldr	r2, [pc, #20]	; (8000f7c <_sbrk+0x64>)
 8000f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20020000 	.word	0x20020000
 8000f78:	00000400 	.word	0x00000400
 8000f7c:	20000094 	.word	0x20000094
 8000f80:	200014d0 	.word	0x200014d0

08000f84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <SystemInit+0x20>)
 8000f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f8e:	4a05      	ldr	r2, [pc, #20]	; (8000fa4 <SystemInit+0x20>)
 8000f90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <uart_init>:
/**
 * Initializes USART2 as a UART
 * @param baud - the baud rate
 * @param sysclk - the frequency of the system clock in Hz
 */
void uart_init(int baud, int sysclk) {
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	f6ad 0d1c 	subw	sp, sp, #2076	; 0x81c
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	f8c7 0814 	str.w	r0, [r7, #2068]	; 0x814
 8000fb4:	f8c7 1810 	str.w	r1, [r7, #2064]	; 0x810

    // define the input and output buffer
    input_buffer = cq_init();
 8000fb8:	4c36      	ldr	r4, [pc, #216]	; (8001094 <uart_init+0xec>)
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fa9d 	bl	80004fc <cq_init>
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000fcc:	461a      	mov	r2, r3
 8000fce:	f001 feba 	bl	8002d46 <memcpy>
    output_buffer = cq_init();
 8000fd2:	4c31      	ldr	r4, [pc, #196]	; (8001098 <uart_init+0xf0>)
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fa90 	bl	80004fc <cq_init>
 8000fdc:	463b      	mov	r3, r7
 8000fde:	4620      	mov	r0, r4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f44f 6301 	mov.w	r3, #2064	; 0x810
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	f001 fead 	bl	8002d46 <memcpy>

    // enable GPIOA in RCC
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000fec:	4b2b      	ldr	r3, [pc, #172]	; (800109c <uart_init+0xf4>)
 8000fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff0:	4a2a      	ldr	r2, [pc, #168]	; (800109c <uart_init+0xf4>)
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	6313      	str	r3, [r2, #48]	; 0x30

    // enable USART2 in RCC
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000ff8:	4b28      	ldr	r3, [pc, #160]	; (800109c <uart_init+0xf4>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffc:	4a27      	ldr	r2, [pc, #156]	; (800109c <uart_init+0xf4>)
 8000ffe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001002:	6413      	str	r3, [r2, #64]	; 0x40

    // set PA2 and PA3 as pullup
    GPIOA->PUPDR |= (0b01 << GPIO_PUPDR_PUPD2_Pos | 0b01 << GPIO_PUPDR_PUPD3_Pos);
 8001004:	4b26      	ldr	r3, [pc, #152]	; (80010a0 <uart_init+0xf8>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	4a25      	ldr	r2, [pc, #148]	; (80010a0 <uart_init+0xf8>)
 800100a:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800100e:	60d3      	str	r3, [r2, #12]

    // clear PA2 and PA3 mode
    GPIOA->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER3);
 8001010:	4b23      	ldr	r3, [pc, #140]	; (80010a0 <uart_init+0xf8>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a22      	ldr	r2, [pc, #136]	; (80010a0 <uart_init+0xf8>)
 8001016:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800101a:	6013      	str	r3, [r2, #0]

    // set PA2 and PA3 mode to alternate function
    GPIOA->MODER |= (0b10 << GPIO_MODER_MODER2_Pos | 0b10 << GPIO_MODER_MODER3_Pos);
 800101c:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <uart_init+0xf8>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a1f      	ldr	r2, [pc, #124]	; (80010a0 <uart_init+0xf8>)
 8001022:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001026:	6013      	str	r3, [r2, #0]

    // clear alternate function select for PA2 and PA3
    GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL2 | GPIO_AFRL_AFRL3);
 8001028:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <uart_init+0xf8>)
 800102a:	6a1b      	ldr	r3, [r3, #32]
 800102c:	4a1c      	ldr	r2, [pc, #112]	; (80010a0 <uart_init+0xf8>)
 800102e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001032:	6213      	str	r3, [r2, #32]

    // select USART1..3 (AF7) as the alternate function for PA3 and PA2
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos | 7 << GPIO_AFRL_AFSEL3_Pos);
 8001034:	4b1a      	ldr	r3, [pc, #104]	; (80010a0 <uart_init+0xf8>)
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	4a19      	ldr	r2, [pc, #100]	; (80010a0 <uart_init+0xf8>)
 800103a:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800103e:	6213      	str	r3, [r2, #32]

    // set USART2's baud rate
    USART2->BRR = sysclk / baud;
 8001040:	f8d7 2810 	ldr.w	r2, [r7, #2064]	; 0x810
 8001044:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 8001048:	fb92 f2f3 	sdiv	r2, r2, r3
 800104c:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <uart_init+0xfc>)
 800104e:	609a      	str	r2, [r3, #8]

    // enable USART2's UART, RX, and TX
    USART2->CR1 |= (USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 8001050:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <uart_init+0xfc>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	4a13      	ldr	r2, [pc, #76]	; (80010a4 <uart_init+0xfc>)
 8001056:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800105a:	f043 030c 	orr.w	r3, r3, #12
 800105e:	60d3      	str	r3, [r2, #12]

    // enable USART2's TXE interrupt and RXNE interrupt
    USART2->CR1 |= (USART_CR1_TXEIE | USART_CR1_RXNEIE);
 8001060:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <uart_init+0xfc>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	4a0f      	ldr	r2, [pc, #60]	; (80010a4 <uart_init+0xfc>)
 8001066:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800106a:	60d3      	str	r3, [r2, #12]

    // enable USART2 interrupts in NVIC
    NVIC->ISER[1] |= (1 << 6);
 800106c:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <uart_init+0x100>)
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	4a0d      	ldr	r2, [pc, #52]	; (80010a8 <uart_init+0x100>)
 8001072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001076:	6053      	str	r3, [r2, #4]

    // set output buffer source
    setvbuf(stdout, NULL, _IONBF, 0);
 8001078:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <uart_init+0x104>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6898      	ldr	r0, [r3, #8]
 800107e:	2300      	movs	r3, #0
 8001080:	2202      	movs	r2, #2
 8001082:	2100      	movs	r1, #0
 8001084:	f001 feec 	bl	8002e60 <setvbuf>

}
 8001088:	bf00      	nop
 800108a:	f607 071c 	addw	r7, r7, #2076	; 0x81c
 800108e:	46bd      	mov	sp, r7
 8001090:	bd90      	pop	{r4, r7, pc}
 8001092:	bf00      	nop
 8001094:	20000098 	.word	0x20000098
 8001098:	200008a8 	.word	0x200008a8
 800109c:	40023800 	.word	0x40023800
 80010a0:	40020000 	.word	0x40020000
 80010a4:	40004400 	.word	0x40004400
 80010a8:	e000e100 	.word	0xe000e100
 80010ac:	20000010 	.word	0x20000010

080010b0 <_read>:
 * @param file - not implemented (ignored)
 * @param ptr - where the read data should be put
 * @param len - the number of characters to read
 * @return the number of characters read
 */
int _read(int file, char * ptr, int len) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]

    // wait until the input buffer receives some data
    while (cq_isempty(&input_buffer));
 80010bc:	bf00      	nop
 80010be:	4814      	ldr	r0, [pc, #80]	; (8001110 <_read+0x60>)
 80010c0:	f7ff fa97 	bl	80005f2 <cq_isempty>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d1f9      	bne.n	80010be <_read+0xe>

    int char_count = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]

    // pull from the circular queue until it is empty
    while (!cq_isempty(&input_buffer)) {
 80010ce:	e00c      	b.n	80010ea <_read+0x3a>
        char_count++;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	3301      	adds	r3, #1
 80010d4:	617b      	str	r3, [r7, #20]
        *ptr = cq_pull(&input_buffer);
 80010d6:	480e      	ldr	r0, [pc, #56]	; (8001110 <_read+0x60>)
 80010d8:	f7ff fa60 	bl	800059c <cq_pull>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	701a      	strb	r2, [r3, #0]
        ptr++;
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	3301      	adds	r3, #1
 80010e8:	60bb      	str	r3, [r7, #8]
    while (!cq_isempty(&input_buffer)) {
 80010ea:	4809      	ldr	r0, [pc, #36]	; (8001110 <_read+0x60>)
 80010ec:	f7ff fa81 	bl	80005f2 <cq_isempty>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d0ec      	beq.n	80010d0 <_read+0x20>
    }

    if (*ptr == '\r') *ptr = '\n';
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b0d      	cmp	r3, #13
 80010fc:	d102      	bne.n	8001104 <_read+0x54>
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	220a      	movs	r2, #10
 8001102:	701a      	strb	r2, [r3, #0]

    return char_count;
 8001104:	697b      	ldr	r3, [r7, #20]

}
 8001106:	4618      	mov	r0, r3
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000098 	.word	0x20000098

08001114 <_write>:
 * @param file - not implemented (ignored)
 * @param ptr - where the characters should be read from
 * @param len - the number of characters to read
 * @return the number of characters read
 */
int _write(int file, char * ptr, int len) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]

    int char_count = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]

    // push characters to the output buffer until we write len characters or the buffer fills up
    while (char_count < len && !cq_isfull(&output_buffer)) {
 8001124:	e00b      	b.n	800113e <_write+0x2a>
        cq_push(&output_buffer, *ptr);
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	480e      	ldr	r0, [pc, #56]	; (8001168 <_write+0x54>)
 800112e:	f7ff fa09 	bl	8000544 <cq_push>
        char_count++;
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	3301      	adds	r3, #1
 8001136:	617b      	str	r3, [r7, #20]
        ptr++;
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	3301      	adds	r3, #1
 800113c:	60bb      	str	r3, [r7, #8]
    while (char_count < len && !cq_isfull(&output_buffer)) {
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	429a      	cmp	r2, r3
 8001144:	da05      	bge.n	8001152 <_write+0x3e>
 8001146:	4808      	ldr	r0, [pc, #32]	; (8001168 <_write+0x54>)
 8001148:	f7ff fa5f 	bl	800060a <cq_isfull>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d0e9      	beq.n	8001126 <_write+0x12>
    }

    // enable TXE interrupts so the data can be transmitted
    USART2->CR1 |= USART_CR1_TXEIE;
 8001152:	4b06      	ldr	r3, [pc, #24]	; (800116c <_write+0x58>)
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	4a05      	ldr	r2, [pc, #20]	; (800116c <_write+0x58>)
 8001158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800115c:	60d3      	str	r3, [r2, #12]

    return char_count;
 800115e:	697b      	ldr	r3, [r7, #20]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200008a8 	.word	0x200008a8
 800116c:	40004400 	.word	0x40004400

08001170 <uart_isempty>:

int uart_isempty()
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
	return cq_isempty(&input_buffer);
 8001174:	4802      	ldr	r0, [pc, #8]	; (8001180 <uart_isempty+0x10>)
 8001176:	f7ff fa3c 	bl	80005f2 <cq_isempty>
 800117a:	4603      	mov	r3, r0
}
 800117c:	4618      	mov	r0, r3
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000098 	.word	0x20000098

08001184 <uart_getc>:

char uart_getc()
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
	return cq_pull(&input_buffer);
 8001188:	4802      	ldr	r0, [pc, #8]	; (8001194 <uart_getc+0x10>)
 800118a:	f7ff fa07 	bl	800059c <cq_pull>
 800118e:	4603      	mov	r3, r0
}
 8001190:	4618      	mov	r0, r3
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000098 	.word	0x20000098

08001198 <USART2_IRQHandler>:

/**
 * USART2 interrupt request handler
 */
void USART2_IRQHandler(void) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

    // if the RDR has received data and the input buffer is not full
    if ((USART2->SR & USART_SR_RXNE) && !cq_isfull(&input_buffer)) {
 800119e:	4b22      	ldr	r3, [pc, #136]	; (8001228 <USART2_IRQHandler+0x90>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0320 	and.w	r3, r3, #32
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d020      	beq.n	80011ec <USART2_IRQHandler+0x54>
 80011aa:	4820      	ldr	r0, [pc, #128]	; (800122c <USART2_IRQHandler+0x94>)
 80011ac:	f7ff fa2d 	bl	800060a <cq_isfull>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d11a      	bne.n	80011ec <USART2_IRQHandler+0x54>

        // read the RDR
        char c = USART2->DR;
 80011b6:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <USART2_IRQHandler+0x90>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	71fb      	strb	r3, [r7, #7]

        // push the char in the RDR into the input buffer
        cq_push(&input_buffer, c);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4619      	mov	r1, r3
 80011c0:	481a      	ldr	r0, [pc, #104]	; (800122c <USART2_IRQHandler+0x94>)
 80011c2:	f7ff f9bf 	bl	8000544 <cq_push>

        // echo the character to the output buffer
        if (!cq_isfull(&output_buffer)) {
 80011c6:	481a      	ldr	r0, [pc, #104]	; (8001230 <USART2_IRQHandler+0x98>)
 80011c8:	f7ff fa1f 	bl	800060a <cq_isfull>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d104      	bne.n	80011dc <USART2_IRQHandler+0x44>
            cq_push(&output_buffer, c);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	4619      	mov	r1, r3
 80011d6:	4816      	ldr	r0, [pc, #88]	; (8001230 <USART2_IRQHandler+0x98>)
 80011d8:	f7ff f9b4 	bl	8000544 <cq_push>
        }

        // enable TXE interrupts so the echo can be pushed
        USART2->CR1 |= USART_CR1_TXEIE;
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <USART2_IRQHandler+0x90>)
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	4a11      	ldr	r2, [pc, #68]	; (8001228 <USART2_IRQHandler+0x90>)
 80011e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011e6:	60d3      	str	r3, [r2, #12]
    if ((USART2->SR & USART_SR_RXNE) && !cq_isfull(&input_buffer)) {
 80011e8:	bf00      	nop
            // disable TXE interrupts
            USART2->CR1 &= ~(USART_CR1_TXEIE);

        }
    }
}
 80011ea:	e019      	b.n	8001220 <USART2_IRQHandler+0x88>
    else if (USART2->SR & USART_SR_TXE) {
 80011ec:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <USART2_IRQHandler+0x90>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d013      	beq.n	8001220 <USART2_IRQHandler+0x88>
        if (!cq_isempty(&output_buffer)) {
 80011f8:	480d      	ldr	r0, [pc, #52]	; (8001230 <USART2_IRQHandler+0x98>)
 80011fa:	f7ff f9fa 	bl	80005f2 <cq_isempty>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d107      	bne.n	8001214 <USART2_IRQHandler+0x7c>
            USART2->DR = cq_pull(&output_buffer);
 8001204:	480a      	ldr	r0, [pc, #40]	; (8001230 <USART2_IRQHandler+0x98>)
 8001206:	f7ff f9c9 	bl	800059c <cq_pull>
 800120a:	4603      	mov	r3, r0
 800120c:	461a      	mov	r2, r3
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <USART2_IRQHandler+0x90>)
 8001210:	605a      	str	r2, [r3, #4]
}
 8001212:	e005      	b.n	8001220 <USART2_IRQHandler+0x88>
            USART2->CR1 &= ~(USART_CR1_TXEIE);
 8001214:	4b04      	ldr	r3, [pc, #16]	; (8001228 <USART2_IRQHandler+0x90>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	4a03      	ldr	r2, [pc, #12]	; (8001228 <USART2_IRQHandler+0x90>)
 800121a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800121e:	60d3      	str	r3, [r2, #12]
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40004400 	.word	0x40004400
 800122c:	20000098 	.word	0x20000098
 8001230:	200008a8 	.word	0x200008a8

08001234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	; 800126c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001238:	480d      	ldr	r0, [pc, #52]	; (8001270 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800123a:	490e      	ldr	r1, [pc, #56]	; (8001274 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800123c:	4a0e      	ldr	r2, [pc, #56]	; (8001278 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800123e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001240:	e002      	b.n	8001248 <LoopCopyDataInit>

08001242 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001242:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001244:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001246:	3304      	adds	r3, #4

08001248 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001248:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800124c:	d3f9      	bcc.n	8001242 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124e:	4a0b      	ldr	r2, [pc, #44]	; (800127c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001250:	4c0b      	ldr	r4, [pc, #44]	; (8001280 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001252:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001254:	e001      	b.n	800125a <LoopFillZerobss>

08001256 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001256:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001258:	3204      	adds	r2, #4

0800125a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800125c:	d3fb      	bcc.n	8001256 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800125e:	f7ff fe91 	bl	8000f84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001262:	f001 fd49 	bl	8002cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001266:	f7ff fb31 	bl	80008cc <main>
  bx  lr    
 800126a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800126c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001278:	0800393c 	.word	0x0800393c
  ldr r2, =_sbss
 800127c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001280:	200014d0 	.word	0x200014d0

08001284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800128c:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <HAL_Init+0x40>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a0d      	ldr	r2, [pc, #52]	; (80012c8 <HAL_Init+0x40>)
 8001292:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001296:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <HAL_Init+0x40>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <HAL_Init+0x40>)
 800129e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <HAL_Init+0x40>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a07      	ldr	r2, [pc, #28]	; (80012c8 <HAL_Init+0x40>)
 80012aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b0:	2003      	movs	r0, #3
 80012b2:	f000 f92b 	bl	800150c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012b6:	200f      	movs	r0, #15
 80012b8:	f000 f808 	bl	80012cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012bc:	f7ff fd42 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40023c00 	.word	0x40023c00

080012cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <HAL_InitTick+0x54>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_InitTick+0x58>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4619      	mov	r1, r3
 80012de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f943 	bl	8001576 <HAL_SYSTICK_Config>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e00e      	b.n	8001318 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b0f      	cmp	r3, #15
 80012fe:	d80a      	bhi.n	8001316 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001300:	2200      	movs	r2, #0
 8001302:	6879      	ldr	r1, [r7, #4]
 8001304:	f04f 30ff 	mov.w	r0, #4294967295
 8001308:	f000 f90b 	bl	8001522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800130c:	4a06      	ldr	r2, [pc, #24]	; (8001328 <HAL_InitTick+0x5c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	e000      	b.n	8001318 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000004 	.word	0x20000004
 8001324:	2000000c 	.word	0x2000000c
 8001328:	20000008 	.word	0x20000008

0800132c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_IncTick+0x20>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <HAL_IncTick+0x24>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4413      	add	r3, r2
 800133c:	4a04      	ldr	r2, [pc, #16]	; (8001350 <HAL_IncTick+0x24>)
 800133e:	6013      	str	r3, [r2, #0]
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	2000000c 	.word	0x2000000c
 8001350:	200014bc 	.word	0x200014bc

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b03      	ldr	r3, [pc, #12]	; (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	200014bc 	.word	0x200014bc

0800136c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800137c:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <__NVIC_SetPriorityGrouping+0x44>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001388:	4013      	ands	r3, r2
 800138a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001394:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800139c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800139e:	4a04      	ldr	r2, [pc, #16]	; (80013b0 <__NVIC_SetPriorityGrouping+0x44>)
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	60d3      	str	r3, [r2, #12]
}
 80013a4:	bf00      	nop
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <__NVIC_GetPriorityGrouping+0x18>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	0a1b      	lsrs	r3, r3, #8
 80013be:	f003 0307 	and.w	r3, r3, #7
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db0b      	blt.n	80013fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	f003 021f 	and.w	r2, r3, #31
 80013e8:	4907      	ldr	r1, [pc, #28]	; (8001408 <__NVIC_EnableIRQ+0x38>)
 80013ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ee:	095b      	lsrs	r3, r3, #5
 80013f0:	2001      	movs	r0, #1
 80013f2:	fa00 f202 	lsl.w	r2, r0, r2
 80013f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000e100 	.word	0xe000e100

0800140c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	6039      	str	r1, [r7, #0]
 8001416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	2b00      	cmp	r3, #0
 800141e:	db0a      	blt.n	8001436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	b2da      	uxtb	r2, r3
 8001424:	490c      	ldr	r1, [pc, #48]	; (8001458 <__NVIC_SetPriority+0x4c>)
 8001426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142a:	0112      	lsls	r2, r2, #4
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	440b      	add	r3, r1
 8001430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001434:	e00a      	b.n	800144c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4908      	ldr	r1, [pc, #32]	; (800145c <__NVIC_SetPriority+0x50>)
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	3b04      	subs	r3, #4
 8001444:	0112      	lsls	r2, r2, #4
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	440b      	add	r3, r1
 800144a:	761a      	strb	r2, [r3, #24]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000e100 	.word	0xe000e100
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001460:	b480      	push	{r7}
 8001462:	b089      	sub	sp, #36	; 0x24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f1c3 0307 	rsb	r3, r3, #7
 800147a:	2b04      	cmp	r3, #4
 800147c:	bf28      	it	cs
 800147e:	2304      	movcs	r3, #4
 8001480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3304      	adds	r3, #4
 8001486:	2b06      	cmp	r3, #6
 8001488:	d902      	bls.n	8001490 <NVIC_EncodePriority+0x30>
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3b03      	subs	r3, #3
 800148e:	e000      	b.n	8001492 <NVIC_EncodePriority+0x32>
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	f04f 32ff 	mov.w	r2, #4294967295
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43da      	mvns	r2, r3
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	401a      	ands	r2, r3
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	fa01 f303 	lsl.w	r3, r1, r3
 80014b2:	43d9      	mvns	r1, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b8:	4313      	orrs	r3, r2
         );
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3724      	adds	r7, #36	; 0x24
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
	...

080014c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014d8:	d301      	bcc.n	80014de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014da:	2301      	movs	r3, #1
 80014dc:	e00f      	b.n	80014fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014de:	4a0a      	ldr	r2, [pc, #40]	; (8001508 <SysTick_Config+0x40>)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3b01      	subs	r3, #1
 80014e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014e6:	210f      	movs	r1, #15
 80014e8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ec:	f7ff ff8e 	bl	800140c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <SysTick_Config+0x40>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f6:	4b04      	ldr	r3, [pc, #16]	; (8001508 <SysTick_Config+0x40>)
 80014f8:	2207      	movs	r2, #7
 80014fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	e000e010 	.word	0xe000e010

0800150c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ff29 	bl	800136c <__NVIC_SetPriorityGrouping>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001522:	b580      	push	{r7, lr}
 8001524:	b086      	sub	sp, #24
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	607a      	str	r2, [r7, #4]
 800152e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001534:	f7ff ff3e 	bl	80013b4 <__NVIC_GetPriorityGrouping>
 8001538:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	68b9      	ldr	r1, [r7, #8]
 800153e:	6978      	ldr	r0, [r7, #20]
 8001540:	f7ff ff8e 	bl	8001460 <NVIC_EncodePriority>
 8001544:	4602      	mov	r2, r0
 8001546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154a:	4611      	mov	r1, r2
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff5d 	bl	800140c <__NVIC_SetPriority>
}
 8001552:	bf00      	nop
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff ff31 	bl	80013d0 <__NVIC_EnableIRQ>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff ffa2 	bl	80014c8 <SysTick_Config>
 8001584:	4603      	mov	r3, r0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
	...

08001590 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001590:	b480      	push	{r7}
 8001592:	b089      	sub	sp, #36	; 0x24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800159a:	2300      	movs	r3, #0
 800159c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
 80015aa:	e165      	b.n	8001878 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015ac:	2201      	movs	r2, #1
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4013      	ands	r3, r2
 80015be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	f040 8154 	bne.w	8001872 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f003 0303 	and.w	r3, r3, #3
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d005      	beq.n	80015e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d130      	bne.n	8001644 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	2203      	movs	r2, #3
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	43db      	mvns	r3, r3
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	4013      	ands	r3, r2
 80015f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	68da      	ldr	r2, [r3, #12]
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4313      	orrs	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001618:	2201      	movs	r2, #1
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	091b      	lsrs	r3, r3, #4
 800162e:	f003 0201 	and.w	r2, r3, #1
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f003 0303 	and.w	r3, r3, #3
 800164c:	2b03      	cmp	r3, #3
 800164e:	d017      	beq.n	8001680 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	2203      	movs	r2, #3
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f003 0303 	and.w	r3, r3, #3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d123      	bne.n	80016d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	08da      	lsrs	r2, r3, #3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3208      	adds	r2, #8
 8001694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001698:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	f003 0307 	and.w	r3, r3, #7
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	220f      	movs	r2, #15
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	69ba      	ldr	r2, [r7, #24]
 80016ac:	4013      	ands	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	691a      	ldr	r2, [r3, #16]
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	08da      	lsrs	r2, r3, #3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3208      	adds	r2, #8
 80016ce:	69b9      	ldr	r1, [r7, #24]
 80016d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	2203      	movs	r2, #3
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	43db      	mvns	r3, r3
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	4013      	ands	r3, r2
 80016ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f003 0203 	and.w	r2, r3, #3
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	4313      	orrs	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001710:	2b00      	cmp	r3, #0
 8001712:	f000 80ae 	beq.w	8001872 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	4b5d      	ldr	r3, [pc, #372]	; (8001890 <HAL_GPIO_Init+0x300>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171e:	4a5c      	ldr	r2, [pc, #368]	; (8001890 <HAL_GPIO_Init+0x300>)
 8001720:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001724:	6453      	str	r3, [r2, #68]	; 0x44
 8001726:	4b5a      	ldr	r3, [pc, #360]	; (8001890 <HAL_GPIO_Init+0x300>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001732:	4a58      	ldr	r2, [pc, #352]	; (8001894 <HAL_GPIO_Init+0x304>)
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	089b      	lsrs	r3, r3, #2
 8001738:	3302      	adds	r3, #2
 800173a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	220f      	movs	r2, #15
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4013      	ands	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a4f      	ldr	r2, [pc, #316]	; (8001898 <HAL_GPIO_Init+0x308>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d025      	beq.n	80017aa <HAL_GPIO_Init+0x21a>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a4e      	ldr	r2, [pc, #312]	; (800189c <HAL_GPIO_Init+0x30c>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d01f      	beq.n	80017a6 <HAL_GPIO_Init+0x216>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a4d      	ldr	r2, [pc, #308]	; (80018a0 <HAL_GPIO_Init+0x310>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d019      	beq.n	80017a2 <HAL_GPIO_Init+0x212>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4a4c      	ldr	r2, [pc, #304]	; (80018a4 <HAL_GPIO_Init+0x314>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d013      	beq.n	800179e <HAL_GPIO_Init+0x20e>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a4b      	ldr	r2, [pc, #300]	; (80018a8 <HAL_GPIO_Init+0x318>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d00d      	beq.n	800179a <HAL_GPIO_Init+0x20a>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a4a      	ldr	r2, [pc, #296]	; (80018ac <HAL_GPIO_Init+0x31c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d007      	beq.n	8001796 <HAL_GPIO_Init+0x206>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a49      	ldr	r2, [pc, #292]	; (80018b0 <HAL_GPIO_Init+0x320>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d101      	bne.n	8001792 <HAL_GPIO_Init+0x202>
 800178e:	2306      	movs	r3, #6
 8001790:	e00c      	b.n	80017ac <HAL_GPIO_Init+0x21c>
 8001792:	2307      	movs	r3, #7
 8001794:	e00a      	b.n	80017ac <HAL_GPIO_Init+0x21c>
 8001796:	2305      	movs	r3, #5
 8001798:	e008      	b.n	80017ac <HAL_GPIO_Init+0x21c>
 800179a:	2304      	movs	r3, #4
 800179c:	e006      	b.n	80017ac <HAL_GPIO_Init+0x21c>
 800179e:	2303      	movs	r3, #3
 80017a0:	e004      	b.n	80017ac <HAL_GPIO_Init+0x21c>
 80017a2:	2302      	movs	r3, #2
 80017a4:	e002      	b.n	80017ac <HAL_GPIO_Init+0x21c>
 80017a6:	2301      	movs	r3, #1
 80017a8:	e000      	b.n	80017ac <HAL_GPIO_Init+0x21c>
 80017aa:	2300      	movs	r3, #0
 80017ac:	69fa      	ldr	r2, [r7, #28]
 80017ae:	f002 0203 	and.w	r2, r2, #3
 80017b2:	0092      	lsls	r2, r2, #2
 80017b4:	4093      	lsls	r3, r2
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017bc:	4935      	ldr	r1, [pc, #212]	; (8001894 <HAL_GPIO_Init+0x304>)
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	089b      	lsrs	r3, r3, #2
 80017c2:	3302      	adds	r3, #2
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017ca:	4b3a      	ldr	r3, [pc, #232]	; (80018b4 <HAL_GPIO_Init+0x324>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	43db      	mvns	r3, r3
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	4013      	ands	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d003      	beq.n	80017ee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017ee:	4a31      	ldr	r2, [pc, #196]	; (80018b4 <HAL_GPIO_Init+0x324>)
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017f4:	4b2f      	ldr	r3, [pc, #188]	; (80018b4 <HAL_GPIO_Init+0x324>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	43db      	mvns	r3, r3
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	4013      	ands	r3, r2
 8001802:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d003      	beq.n	8001818 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	4313      	orrs	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001818:	4a26      	ldr	r2, [pc, #152]	; (80018b4 <HAL_GPIO_Init+0x324>)
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800181e:	4b25      	ldr	r3, [pc, #148]	; (80018b4 <HAL_GPIO_Init+0x324>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	43db      	mvns	r3, r3
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	4013      	ands	r3, r2
 800182c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d003      	beq.n	8001842 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	4313      	orrs	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001842:	4a1c      	ldr	r2, [pc, #112]	; (80018b4 <HAL_GPIO_Init+0x324>)
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001848:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <HAL_GPIO_Init+0x324>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	43db      	mvns	r3, r3
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	4013      	ands	r3, r2
 8001856:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d003      	beq.n	800186c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	4313      	orrs	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800186c:	4a11      	ldr	r2, [pc, #68]	; (80018b4 <HAL_GPIO_Init+0x324>)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3301      	adds	r3, #1
 8001876:	61fb      	str	r3, [r7, #28]
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	2b0f      	cmp	r3, #15
 800187c:	f67f ae96 	bls.w	80015ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001880:	bf00      	nop
 8001882:	bf00      	nop
 8001884:	3724      	adds	r7, #36	; 0x24
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	40023800 	.word	0x40023800
 8001894:	40013800 	.word	0x40013800
 8001898:	40020000 	.word	0x40020000
 800189c:	40020400 	.word	0x40020400
 80018a0:	40020800 	.word	0x40020800
 80018a4:	40020c00 	.word	0x40020c00
 80018a8:	40021000 	.word	0x40021000
 80018ac:	40021400 	.word	0x40021400
 80018b0:	40021800 	.word	0x40021800
 80018b4:	40013c00 	.word	0x40013c00

080018b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691a      	ldr	r2, [r3, #16]
 80018c8:	887b      	ldrh	r3, [r7, #2]
 80018ca:	4013      	ands	r3, r2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d002      	beq.n	80018d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018d0:	2301      	movs	r3, #1
 80018d2:	73fb      	strb	r3, [r7, #15]
 80018d4:	e001      	b.n	80018da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018da:	7bfb      	ldrb	r3, [r7, #15]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	460b      	mov	r3, r1
 80018f2:	807b      	strh	r3, [r7, #2]
 80018f4:	4613      	mov	r3, r2
 80018f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018f8:	787b      	ldrb	r3, [r7, #1]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018fe:	887a      	ldrh	r2, [r7, #2]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001904:	e003      	b.n	800190e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001906:	887b      	ldrh	r3, [r7, #2]
 8001908:	041a      	lsls	r2, r3, #16
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	619a      	str	r2, [r3, #24]
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
	...

0800191c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001926:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001928:	695a      	ldr	r2, [r3, #20]
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	4013      	ands	r3, r2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d006      	beq.n	8001940 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001932:	4a05      	ldr	r2, [pc, #20]	; (8001948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001934:	88fb      	ldrh	r3, [r7, #6]
 8001936:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fea8 	bl	8000690 <HAL_GPIO_EXTI_Callback>
  }
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40013c00 	.word	0x40013c00

0800194c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e0cc      	b.n	8001afa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001960:	4b68      	ldr	r3, [pc, #416]	; (8001b04 <HAL_RCC_ClockConfig+0x1b8>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 030f 	and.w	r3, r3, #15
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d90c      	bls.n	8001988 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196e:	4b65      	ldr	r3, [pc, #404]	; (8001b04 <HAL_RCC_ClockConfig+0x1b8>)
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001976:	4b63      	ldr	r3, [pc, #396]	; (8001b04 <HAL_RCC_ClockConfig+0x1b8>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 030f 	and.w	r3, r3, #15
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	429a      	cmp	r2, r3
 8001982:	d001      	beq.n	8001988 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e0b8      	b.n	8001afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0302 	and.w	r3, r3, #2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d020      	beq.n	80019d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	2b00      	cmp	r3, #0
 800199e:	d005      	beq.n	80019ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019a0:	4b59      	ldr	r3, [pc, #356]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	4a58      	ldr	r2, [pc, #352]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 80019a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0308 	and.w	r3, r3, #8
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d005      	beq.n	80019c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019b8:	4b53      	ldr	r3, [pc, #332]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	4a52      	ldr	r2, [pc, #328]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c4:	4b50      	ldr	r3, [pc, #320]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	494d      	ldr	r1, [pc, #308]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d044      	beq.n	8001a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d107      	bne.n	80019fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ea:	4b47      	ldr	r3, [pc, #284]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d119      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e07f      	b.n	8001afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d003      	beq.n	8001a0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a06:	2b03      	cmp	r3, #3
 8001a08:	d107      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0a:	4b3f      	ldr	r3, [pc, #252]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d109      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e06f      	b.n	8001afa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1a:	4b3b      	ldr	r3, [pc, #236]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e067      	b.n	8001afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a2a:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	f023 0203 	bic.w	r2, r3, #3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	4934      	ldr	r1, [pc, #208]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a3c:	f7ff fc8a 	bl	8001354 <HAL_GetTick>
 8001a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a42:	e00a      	b.n	8001a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a44:	f7ff fc86 	bl	8001354 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e04f      	b.n	8001afa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a5a:	4b2b      	ldr	r3, [pc, #172]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f003 020c 	and.w	r2, r3, #12
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d1eb      	bne.n	8001a44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a6c:	4b25      	ldr	r3, [pc, #148]	; (8001b04 <HAL_RCC_ClockConfig+0x1b8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 030f 	and.w	r3, r3, #15
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d20c      	bcs.n	8001a94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7a:	4b22      	ldr	r3, [pc, #136]	; (8001b04 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	b2d2      	uxtb	r2, r2
 8001a80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a82:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <HAL_RCC_ClockConfig+0x1b8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d001      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e032      	b.n	8001afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d008      	beq.n	8001ab2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aa0:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	4916      	ldr	r1, [pc, #88]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0308 	and.w	r3, r3, #8
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d009      	beq.n	8001ad2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	490e      	ldr	r1, [pc, #56]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ad2:	f000 f821 	bl	8001b18 <HAL_RCC_GetSysClockFreq>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	091b      	lsrs	r3, r3, #4
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	490a      	ldr	r1, [pc, #40]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001ae4:	5ccb      	ldrb	r3, [r1, r3]
 8001ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aea:	4a09      	ldr	r2, [pc, #36]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001aee:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <HAL_RCC_ClockConfig+0x1c8>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fbea 	bl	80012cc <HAL_InitTick>

  return HAL_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40023c00 	.word	0x40023c00
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	080038b8 	.word	0x080038b8
 8001b10:	20000004 	.word	0x20000004
 8001b14:	20000008 	.word	0x20000008

08001b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b1c:	b087      	sub	sp, #28
 8001b1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b20:	2600      	movs	r6, #0
 8001b22:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8001b24:	2600      	movs	r6, #0
 8001b26:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8001b28:	2600      	movs	r6, #0
 8001b2a:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8001b2c:	2600      	movs	r6, #0
 8001b2e:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b30:	2600      	movs	r6, #0
 8001b32:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b34:	4ea3      	ldr	r6, [pc, #652]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b36:	68b6      	ldr	r6, [r6, #8]
 8001b38:	f006 060c 	and.w	r6, r6, #12
 8001b3c:	2e0c      	cmp	r6, #12
 8001b3e:	f200 8137 	bhi.w	8001db0 <HAL_RCC_GetSysClockFreq+0x298>
 8001b42:	f20f 0c08 	addw	ip, pc, #8
 8001b46:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 8001b4a:	bf00      	nop
 8001b4c:	08001b81 	.word	0x08001b81
 8001b50:	08001db1 	.word	0x08001db1
 8001b54:	08001db1 	.word	0x08001db1
 8001b58:	08001db1 	.word	0x08001db1
 8001b5c:	08001b87 	.word	0x08001b87
 8001b60:	08001db1 	.word	0x08001db1
 8001b64:	08001db1 	.word	0x08001db1
 8001b68:	08001db1 	.word	0x08001db1
 8001b6c:	08001b8d 	.word	0x08001b8d
 8001b70:	08001db1 	.word	0x08001db1
 8001b74:	08001db1 	.word	0x08001db1
 8001b78:	08001db1 	.word	0x08001db1
 8001b7c:	08001ca3 	.word	0x08001ca3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b80:	4b91      	ldr	r3, [pc, #580]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001b82:	613b      	str	r3, [r7, #16]
       break;
 8001b84:	e117      	b.n	8001db6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b86:	4b91      	ldr	r3, [pc, #580]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001b88:	613b      	str	r3, [r7, #16]
      break;
 8001b8a:	e114      	b.n	8001db6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b8c:	4b8d      	ldr	r3, [pc, #564]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b94:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b96:	4b8b      	ldr	r3, [pc, #556]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d024      	beq.n	8001bec <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ba2:	4b88      	ldr	r3, [pc, #544]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	099b      	lsrs	r3, r3, #6
 8001ba8:	461a      	mov	r2, r3
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001bb2:	f04f 0500 	mov.w	r5, #0
 8001bb6:	ea02 0004 	and.w	r0, r2, r4
 8001bba:	ea03 0105 	and.w	r1, r3, r5
 8001bbe:	4b83      	ldr	r3, [pc, #524]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001bc0:	fb03 f201 	mul.w	r2, r3, r1
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	fb03 f300 	mul.w	r3, r3, r0
 8001bca:	4413      	add	r3, r2
 8001bcc:	4a7f      	ldr	r2, [pc, #508]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001bce:	fba0 0102 	umull	r0, r1, r0, r2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	f04f 0300 	mov.w	r3, #0
 8001bde:	f7fe fb11 	bl	8000204 <__aeabi_uldivmod>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4613      	mov	r3, r2
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	e04c      	b.n	8001c86 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bec:	4b75      	ldr	r3, [pc, #468]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	099b      	lsrs	r3, r3, #6
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001bfc:	f04f 0100 	mov.w	r1, #0
 8001c00:	ea02 0800 	and.w	r8, r2, r0
 8001c04:	ea03 0901 	and.w	r9, r3, r1
 8001c08:	4640      	mov	r0, r8
 8001c0a:	4649      	mov	r1, r9
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	f04f 0300 	mov.w	r3, #0
 8001c14:	014b      	lsls	r3, r1, #5
 8001c16:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c1a:	0142      	lsls	r2, r0, #5
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	4619      	mov	r1, r3
 8001c20:	ebb0 0008 	subs.w	r0, r0, r8
 8001c24:	eb61 0109 	sbc.w	r1, r1, r9
 8001c28:	f04f 0200 	mov.w	r2, #0
 8001c2c:	f04f 0300 	mov.w	r3, #0
 8001c30:	018b      	lsls	r3, r1, #6
 8001c32:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c36:	0182      	lsls	r2, r0, #6
 8001c38:	1a12      	subs	r2, r2, r0
 8001c3a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c3e:	f04f 0000 	mov.w	r0, #0
 8001c42:	f04f 0100 	mov.w	r1, #0
 8001c46:	00d9      	lsls	r1, r3, #3
 8001c48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c4c:	00d0      	lsls	r0, r2, #3
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	eb12 0208 	adds.w	r2, r2, r8
 8001c56:	eb43 0309 	adc.w	r3, r3, r9
 8001c5a:	f04f 0000 	mov.w	r0, #0
 8001c5e:	f04f 0100 	mov.w	r1, #0
 8001c62:	0299      	lsls	r1, r3, #10
 8001c64:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001c68:	0290      	lsls	r0, r2, #10
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4619      	mov	r1, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	461a      	mov	r2, r3
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	f7fe fac3 	bl	8000204 <__aeabi_uldivmod>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	4613      	mov	r3, r2
 8001c84:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c86:	4b4f      	ldr	r3, [pc, #316]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	0c1b      	lsrs	r3, r3, #16
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	3301      	adds	r3, #1
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001c96:	697a      	ldr	r2, [r7, #20]
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9e:	613b      	str	r3, [r7, #16]
      break;
 8001ca0:	e089      	b.n	8001db6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ca2:	4948      	ldr	r1, [pc, #288]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001ca4:	6849      	ldr	r1, [r1, #4]
 8001ca6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001caa:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cac:	4945      	ldr	r1, [pc, #276]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001cae:	6849      	ldr	r1, [r1, #4]
 8001cb0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001cb4:	2900      	cmp	r1, #0
 8001cb6:	d024      	beq.n	8001d02 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cb8:	4942      	ldr	r1, [pc, #264]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001cba:	6849      	ldr	r1, [r1, #4]
 8001cbc:	0989      	lsrs	r1, r1, #6
 8001cbe:	4608      	mov	r0, r1
 8001cc0:	f04f 0100 	mov.w	r1, #0
 8001cc4:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001cc8:	f04f 0500 	mov.w	r5, #0
 8001ccc:	ea00 0204 	and.w	r2, r0, r4
 8001cd0:	ea01 0305 	and.w	r3, r1, r5
 8001cd4:	493d      	ldr	r1, [pc, #244]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001cd6:	fb01 f003 	mul.w	r0, r1, r3
 8001cda:	2100      	movs	r1, #0
 8001cdc:	fb01 f102 	mul.w	r1, r1, r2
 8001ce0:	1844      	adds	r4, r0, r1
 8001ce2:	493a      	ldr	r1, [pc, #232]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001ce4:	fba2 0101 	umull	r0, r1, r2, r1
 8001ce8:	1863      	adds	r3, r4, r1
 8001cea:	4619      	mov	r1, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	f04f 0300 	mov.w	r3, #0
 8001cf4:	f7fe fa86 	bl	8000204 <__aeabi_uldivmod>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	e04a      	b.n	8001d98 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d02:	4b30      	ldr	r3, [pc, #192]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	099b      	lsrs	r3, r3, #6
 8001d08:	461a      	mov	r2, r3
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001d12:	f04f 0100 	mov.w	r1, #0
 8001d16:	ea02 0400 	and.w	r4, r2, r0
 8001d1a:	ea03 0501 	and.w	r5, r3, r1
 8001d1e:	4620      	mov	r0, r4
 8001d20:	4629      	mov	r1, r5
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	f04f 0300 	mov.w	r3, #0
 8001d2a:	014b      	lsls	r3, r1, #5
 8001d2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d30:	0142      	lsls	r2, r0, #5
 8001d32:	4610      	mov	r0, r2
 8001d34:	4619      	mov	r1, r3
 8001d36:	1b00      	subs	r0, r0, r4
 8001d38:	eb61 0105 	sbc.w	r1, r1, r5
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	f04f 0300 	mov.w	r3, #0
 8001d44:	018b      	lsls	r3, r1, #6
 8001d46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d4a:	0182      	lsls	r2, r0, #6
 8001d4c:	1a12      	subs	r2, r2, r0
 8001d4e:	eb63 0301 	sbc.w	r3, r3, r1
 8001d52:	f04f 0000 	mov.w	r0, #0
 8001d56:	f04f 0100 	mov.w	r1, #0
 8001d5a:	00d9      	lsls	r1, r3, #3
 8001d5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d60:	00d0      	lsls	r0, r2, #3
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	1912      	adds	r2, r2, r4
 8001d68:	eb45 0303 	adc.w	r3, r5, r3
 8001d6c:	f04f 0000 	mov.w	r0, #0
 8001d70:	f04f 0100 	mov.w	r1, #0
 8001d74:	0299      	lsls	r1, r3, #10
 8001d76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001d7a:	0290      	lsls	r0, r2, #10
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	461a      	mov	r2, r3
 8001d88:	f04f 0300 	mov.w	r3, #0
 8001d8c:	f7fe fa3a 	bl	8000204 <__aeabi_uldivmod>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4613      	mov	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	0f1b      	lsrs	r3, r3, #28
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dac:	613b      	str	r3, [r7, #16]
      break;
 8001dae:	e002      	b.n	8001db6 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001db0:	4b05      	ldr	r3, [pc, #20]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001db2:	613b      	str	r3, [r7, #16]
      break;
 8001db4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001db6:	693b      	ldr	r3, [r7, #16]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	371c      	adds	r7, #28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	00f42400 	.word	0x00f42400
 8001dcc:	017d7840 	.word	0x017d7840

08001dd0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d101      	bne.n	8001de2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e28d      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 8083 	beq.w	8001ef6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001df0:	4b94      	ldr	r3, [pc, #592]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 030c 	and.w	r3, r3, #12
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d019      	beq.n	8001e30 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001dfc:	4b91      	ldr	r3, [pc, #580]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	d106      	bne.n	8001e16 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e08:	4b8e      	ldr	r3, [pc, #568]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e14:	d00c      	beq.n	8001e30 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e16:	4b8b      	ldr	r3, [pc, #556]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e1e:	2b0c      	cmp	r3, #12
 8001e20:	d112      	bne.n	8001e48 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e22:	4b88      	ldr	r3, [pc, #544]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e2e:	d10b      	bne.n	8001e48 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e30:	4b84      	ldr	r3, [pc, #528]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d05b      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x124>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d157      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e25a      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e50:	d106      	bne.n	8001e60 <HAL_RCC_OscConfig+0x90>
 8001e52:	4b7c      	ldr	r3, [pc, #496]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a7b      	ldr	r2, [pc, #492]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e5c:	6013      	str	r3, [r2, #0]
 8001e5e:	e01d      	b.n	8001e9c <HAL_RCC_OscConfig+0xcc>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e68:	d10c      	bne.n	8001e84 <HAL_RCC_OscConfig+0xb4>
 8001e6a:	4b76      	ldr	r3, [pc, #472]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a75      	ldr	r2, [pc, #468]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e74:	6013      	str	r3, [r2, #0]
 8001e76:	4b73      	ldr	r3, [pc, #460]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a72      	ldr	r2, [pc, #456]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	e00b      	b.n	8001e9c <HAL_RCC_OscConfig+0xcc>
 8001e84:	4b6f      	ldr	r3, [pc, #444]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a6e      	ldr	r2, [pc, #440]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e8e:	6013      	str	r3, [r2, #0]
 8001e90:	4b6c      	ldr	r3, [pc, #432]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a6b      	ldr	r2, [pc, #428]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d013      	beq.n	8001ecc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea4:	f7ff fa56 	bl	8001354 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eac:	f7ff fa52 	bl	8001354 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b64      	cmp	r3, #100	; 0x64
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e21f      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ebe:	4b61      	ldr	r3, [pc, #388]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f0      	beq.n	8001eac <HAL_RCC_OscConfig+0xdc>
 8001eca:	e014      	b.n	8001ef6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ecc:	f7ff fa42 	bl	8001354 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ed4:	f7ff fa3e 	bl	8001354 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b64      	cmp	r3, #100	; 0x64
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e20b      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ee6:	4b57      	ldr	r3, [pc, #348]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f0      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x104>
 8001ef2:	e000      	b.n	8001ef6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d06f      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f02:	4b50      	ldr	r3, [pc, #320]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 030c 	and.w	r3, r3, #12
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d017      	beq.n	8001f3e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f0e:	4b4d      	ldr	r3, [pc, #308]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f16:	2b08      	cmp	r3, #8
 8001f18:	d105      	bne.n	8001f26 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f1a:	4b4a      	ldr	r3, [pc, #296]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00b      	beq.n	8001f3e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f26:	4b47      	ldr	r3, [pc, #284]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f2e:	2b0c      	cmp	r3, #12
 8001f30:	d11c      	bne.n	8001f6c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f32:	4b44      	ldr	r3, [pc, #272]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d116      	bne.n	8001f6c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f3e:	4b41      	ldr	r3, [pc, #260]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d005      	beq.n	8001f56 <HAL_RCC_OscConfig+0x186>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d001      	beq.n	8001f56 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e1d3      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f56:	4b3b      	ldr	r3, [pc, #236]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	691b      	ldr	r3, [r3, #16]
 8001f62:	00db      	lsls	r3, r3, #3
 8001f64:	4937      	ldr	r1, [pc, #220]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f66:	4313      	orrs	r3, r2
 8001f68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6a:	e03a      	b.n	8001fe2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d020      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f74:	4b34      	ldr	r3, [pc, #208]	; (8002048 <HAL_RCC_OscConfig+0x278>)
 8001f76:	2201      	movs	r2, #1
 8001f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f7a:	f7ff f9eb 	bl	8001354 <HAL_GetTick>
 8001f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f80:	e008      	b.n	8001f94 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f82:	f7ff f9e7 	bl	8001354 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e1b4      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f94:	4b2b      	ldr	r3, [pc, #172]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0302 	and.w	r3, r3, #2
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d0f0      	beq.n	8001f82 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa0:	4b28      	ldr	r3, [pc, #160]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	00db      	lsls	r3, r3, #3
 8001fae:	4925      	ldr	r1, [pc, #148]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	600b      	str	r3, [r1, #0]
 8001fb4:	e015      	b.n	8001fe2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fb6:	4b24      	ldr	r3, [pc, #144]	; (8002048 <HAL_RCC_OscConfig+0x278>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fbc:	f7ff f9ca 	bl	8001354 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fc4:	f7ff f9c6 	bl	8001354 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e193      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fd6:	4b1b      	ldr	r3, [pc, #108]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0308 	and.w	r3, r3, #8
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d036      	beq.n	800205c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	695b      	ldr	r3, [r3, #20]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d016      	beq.n	8002024 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ff6:	4b15      	ldr	r3, [pc, #84]	; (800204c <HAL_RCC_OscConfig+0x27c>)
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ffc:	f7ff f9aa 	bl	8001354 <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002004:	f7ff f9a6 	bl	8001354 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e173      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_RCC_OscConfig+0x274>)
 8002018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0f0      	beq.n	8002004 <HAL_RCC_OscConfig+0x234>
 8002022:	e01b      	b.n	800205c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002024:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_RCC_OscConfig+0x27c>)
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202a:	f7ff f993 	bl	8001354 <HAL_GetTick>
 800202e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002030:	e00e      	b.n	8002050 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002032:	f7ff f98f 	bl	8001354 <HAL_GetTick>
 8002036:	4602      	mov	r2, r0
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d907      	bls.n	8002050 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e15c      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
 8002044:	40023800 	.word	0x40023800
 8002048:	42470000 	.word	0x42470000
 800204c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002050:	4b8a      	ldr	r3, [pc, #552]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d1ea      	bne.n	8002032 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	f000 8097 	beq.w	8002198 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800206a:	2300      	movs	r3, #0
 800206c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800206e:	4b83      	ldr	r3, [pc, #524]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10f      	bne.n	800209a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	4b7f      	ldr	r3, [pc, #508]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	4a7e      	ldr	r2, [pc, #504]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002088:	6413      	str	r3, [r2, #64]	; 0x40
 800208a:	4b7c      	ldr	r3, [pc, #496]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002096:	2301      	movs	r3, #1
 8002098:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209a:	4b79      	ldr	r3, [pc, #484]	; (8002280 <HAL_RCC_OscConfig+0x4b0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d118      	bne.n	80020d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020a6:	4b76      	ldr	r3, [pc, #472]	; (8002280 <HAL_RCC_OscConfig+0x4b0>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a75      	ldr	r2, [pc, #468]	; (8002280 <HAL_RCC_OscConfig+0x4b0>)
 80020ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020b2:	f7ff f94f 	bl	8001354 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ba:	f7ff f94b 	bl	8001354 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e118      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020cc:	4b6c      	ldr	r3, [pc, #432]	; (8002280 <HAL_RCC_OscConfig+0x4b0>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0f0      	beq.n	80020ba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d106      	bne.n	80020ee <HAL_RCC_OscConfig+0x31e>
 80020e0:	4b66      	ldr	r3, [pc, #408]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 80020e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e4:	4a65      	ldr	r2, [pc, #404]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	6713      	str	r3, [r2, #112]	; 0x70
 80020ec:	e01c      	b.n	8002128 <HAL_RCC_OscConfig+0x358>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	2b05      	cmp	r3, #5
 80020f4:	d10c      	bne.n	8002110 <HAL_RCC_OscConfig+0x340>
 80020f6:	4b61      	ldr	r3, [pc, #388]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 80020f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020fa:	4a60      	ldr	r2, [pc, #384]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 80020fc:	f043 0304 	orr.w	r3, r3, #4
 8002100:	6713      	str	r3, [r2, #112]	; 0x70
 8002102:	4b5e      	ldr	r3, [pc, #376]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002106:	4a5d      	ldr	r2, [pc, #372]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	6713      	str	r3, [r2, #112]	; 0x70
 800210e:	e00b      	b.n	8002128 <HAL_RCC_OscConfig+0x358>
 8002110:	4b5a      	ldr	r3, [pc, #360]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002114:	4a59      	ldr	r2, [pc, #356]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002116:	f023 0301 	bic.w	r3, r3, #1
 800211a:	6713      	str	r3, [r2, #112]	; 0x70
 800211c:	4b57      	ldr	r3, [pc, #348]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 800211e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002120:	4a56      	ldr	r2, [pc, #344]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002122:	f023 0304 	bic.w	r3, r3, #4
 8002126:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d015      	beq.n	800215c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002130:	f7ff f910 	bl	8001354 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002136:	e00a      	b.n	800214e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002138:	f7ff f90c 	bl	8001354 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	f241 3288 	movw	r2, #5000	; 0x1388
 8002146:	4293      	cmp	r3, r2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e0d7      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800214e:	4b4b      	ldr	r3, [pc, #300]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0ee      	beq.n	8002138 <HAL_RCC_OscConfig+0x368>
 800215a:	e014      	b.n	8002186 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800215c:	f7ff f8fa 	bl	8001354 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002162:	e00a      	b.n	800217a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002164:	f7ff f8f6 	bl	8001354 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002172:	4293      	cmp	r3, r2
 8002174:	d901      	bls.n	800217a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e0c1      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800217a:	4b40      	ldr	r3, [pc, #256]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 800217c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1ee      	bne.n	8002164 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002186:	7dfb      	ldrb	r3, [r7, #23]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d105      	bne.n	8002198 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800218c:	4b3b      	ldr	r3, [pc, #236]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 800218e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002190:	4a3a      	ldr	r2, [pc, #232]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002192:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002196:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 80ad 	beq.w	80022fc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021a2:	4b36      	ldr	r3, [pc, #216]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f003 030c 	and.w	r3, r3, #12
 80021aa:	2b08      	cmp	r3, #8
 80021ac:	d060      	beq.n	8002270 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d145      	bne.n	8002242 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021b6:	4b33      	ldr	r3, [pc, #204]	; (8002284 <HAL_RCC_OscConfig+0x4b4>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021bc:	f7ff f8ca 	bl	8001354 <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021c4:	f7ff f8c6 	bl	8001354 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e093      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021d6:	4b29      	ldr	r3, [pc, #164]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f0      	bne.n	80021c4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69da      	ldr	r2, [r3, #28]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f0:	019b      	lsls	r3, r3, #6
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f8:	085b      	lsrs	r3, r3, #1
 80021fa:	3b01      	subs	r3, #1
 80021fc:	041b      	lsls	r3, r3, #16
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	061b      	lsls	r3, r3, #24
 8002206:	431a      	orrs	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220c:	071b      	lsls	r3, r3, #28
 800220e:	491b      	ldr	r1, [pc, #108]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002210:	4313      	orrs	r3, r2
 8002212:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002214:	4b1b      	ldr	r3, [pc, #108]	; (8002284 <HAL_RCC_OscConfig+0x4b4>)
 8002216:	2201      	movs	r2, #1
 8002218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221a:	f7ff f89b 	bl	8001354 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002222:	f7ff f897 	bl	8001354 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e064      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0f0      	beq.n	8002222 <HAL_RCC_OscConfig+0x452>
 8002240:	e05c      	b.n	80022fc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <HAL_RCC_OscConfig+0x4b4>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002248:	f7ff f884 	bl	8001354 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002250:	f7ff f880 	bl	8001354 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e04d      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002262:	4b06      	ldr	r3, [pc, #24]	; (800227c <HAL_RCC_OscConfig+0x4ac>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x480>
 800226e:	e045      	b.n	80022fc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d107      	bne.n	8002288 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e040      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
 800227c:	40023800 	.word	0x40023800
 8002280:	40007000 	.word	0x40007000
 8002284:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002288:	4b1f      	ldr	r3, [pc, #124]	; (8002308 <HAL_RCC_OscConfig+0x538>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d030      	beq.n	80022f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d129      	bne.n	80022f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d122      	bne.n	80022f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022b8:	4013      	ands	r3, r2
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d119      	bne.n	80022f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ce:	085b      	lsrs	r3, r3, #1
 80022d0:	3b01      	subs	r3, #1
 80022d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d10f      	bne.n	80022f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d107      	bne.n	80022f8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3718      	adds	r7, #24
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40023800 	.word	0x40023800

0800230c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e041      	b.n	80023a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d106      	bne.n	8002338 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7fe fd2e 	bl	8000d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2202      	movs	r2, #2
 800233c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3304      	adds	r3, #4
 8002348:	4619      	mov	r1, r3
 800234a:	4610      	mov	r0, r2
 800234c:	f000 fa96 	bl	800287c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d001      	beq.n	80023c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e04e      	b.n	8002462 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2202      	movs	r2, #2
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a23      	ldr	r2, [pc, #140]	; (8002470 <HAL_TIM_Base_Start_IT+0xc4>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d022      	beq.n	800242c <HAL_TIM_Base_Start_IT+0x80>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ee:	d01d      	beq.n	800242c <HAL_TIM_Base_Start_IT+0x80>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a1f      	ldr	r2, [pc, #124]	; (8002474 <HAL_TIM_Base_Start_IT+0xc8>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d018      	beq.n	800242c <HAL_TIM_Base_Start_IT+0x80>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1e      	ldr	r2, [pc, #120]	; (8002478 <HAL_TIM_Base_Start_IT+0xcc>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d013      	beq.n	800242c <HAL_TIM_Base_Start_IT+0x80>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a1c      	ldr	r2, [pc, #112]	; (800247c <HAL_TIM_Base_Start_IT+0xd0>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d00e      	beq.n	800242c <HAL_TIM_Base_Start_IT+0x80>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a1b      	ldr	r2, [pc, #108]	; (8002480 <HAL_TIM_Base_Start_IT+0xd4>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d009      	beq.n	800242c <HAL_TIM_Base_Start_IT+0x80>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a19      	ldr	r2, [pc, #100]	; (8002484 <HAL_TIM_Base_Start_IT+0xd8>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d004      	beq.n	800242c <HAL_TIM_Base_Start_IT+0x80>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a18      	ldr	r2, [pc, #96]	; (8002488 <HAL_TIM_Base_Start_IT+0xdc>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d111      	bne.n	8002450 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2b06      	cmp	r3, #6
 800243c:	d010      	beq.n	8002460 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f042 0201 	orr.w	r2, r2, #1
 800244c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800244e:	e007      	b.n	8002460 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40010000 	.word	0x40010000
 8002474:	40000400 	.word	0x40000400
 8002478:	40000800 	.word	0x40000800
 800247c:	40000c00 	.word	0x40000c00
 8002480:	40010400 	.word	0x40010400
 8002484:	40014000 	.word	0x40014000
 8002488:	40001800 	.word	0x40001800

0800248c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d122      	bne.n	80024e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d11b      	bne.n	80024e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f06f 0202 	mvn.w	r2, #2
 80024b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	f003 0303 	and.w	r3, r3, #3
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d003      	beq.n	80024d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f9b5 	bl	800283e <HAL_TIM_IC_CaptureCallback>
 80024d4:	e005      	b.n	80024e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 f9a7 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 f9b8 	bl	8002852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d122      	bne.n	800253c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	2b04      	cmp	r3, #4
 8002502:	d11b      	bne.n	800253c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f06f 0204 	mvn.w	r2, #4
 800250c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2202      	movs	r2, #2
 8002512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800251e:	2b00      	cmp	r3, #0
 8002520:	d003      	beq.n	800252a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f98b 	bl	800283e <HAL_TIM_IC_CaptureCallback>
 8002528:	e005      	b.n	8002536 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f000 f97d 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f000 f98e 	bl	8002852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	2b08      	cmp	r3, #8
 8002548:	d122      	bne.n	8002590 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	f003 0308 	and.w	r3, r3, #8
 8002554:	2b08      	cmp	r3, #8
 8002556:	d11b      	bne.n	8002590 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f06f 0208 	mvn.w	r2, #8
 8002560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2204      	movs	r2, #4
 8002566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f003 0303 	and.w	r3, r3, #3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 f961 	bl	800283e <HAL_TIM_IC_CaptureCallback>
 800257c:	e005      	b.n	800258a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 f953 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 f964 	bl	8002852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	f003 0310 	and.w	r3, r3, #16
 800259a:	2b10      	cmp	r3, #16
 800259c:	d122      	bne.n	80025e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f003 0310 	and.w	r3, r3, #16
 80025a8:	2b10      	cmp	r3, #16
 80025aa:	d11b      	bne.n	80025e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0210 	mvn.w	r2, #16
 80025b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2208      	movs	r2, #8
 80025ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f937 	bl	800283e <HAL_TIM_IC_CaptureCallback>
 80025d0:	e005      	b.n	80025de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f929 	bl	800282a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f000 f93a 	bl	8002852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d10e      	bne.n	8002610 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d107      	bne.n	8002610 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f06f 0201 	mvn.w	r2, #1
 8002608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7fe f80a 	bl	8000624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800261a:	2b80      	cmp	r3, #128	; 0x80
 800261c:	d10e      	bne.n	800263c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002628:	2b80      	cmp	r3, #128	; 0x80
 800262a:	d107      	bne.n	800263c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 fae0 	bl	8002bfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002646:	2b40      	cmp	r3, #64	; 0x40
 8002648:	d10e      	bne.n	8002668 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002654:	2b40      	cmp	r3, #64	; 0x40
 8002656:	d107      	bne.n	8002668 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f8ff 	bl	8002866 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	f003 0320 	and.w	r3, r3, #32
 8002672:	2b20      	cmp	r3, #32
 8002674:	d10e      	bne.n	8002694 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f003 0320 	and.w	r3, r3, #32
 8002680:	2b20      	cmp	r3, #32
 8002682:	d107      	bne.n	8002694 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f06f 0220 	mvn.w	r2, #32
 800268c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 faaa 	bl	8002be8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002694:	bf00      	nop
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_TIM_ConfigClockSource+0x1c>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e0b4      	b.n	8002822 <HAL_TIM_ConfigClockSource+0x186>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2202      	movs	r2, #2
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f0:	d03e      	beq.n	8002770 <HAL_TIM_ConfigClockSource+0xd4>
 80026f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f6:	f200 8087 	bhi.w	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 80026fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026fe:	f000 8086 	beq.w	800280e <HAL_TIM_ConfigClockSource+0x172>
 8002702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002706:	d87f      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002708:	2b70      	cmp	r3, #112	; 0x70
 800270a:	d01a      	beq.n	8002742 <HAL_TIM_ConfigClockSource+0xa6>
 800270c:	2b70      	cmp	r3, #112	; 0x70
 800270e:	d87b      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002710:	2b60      	cmp	r3, #96	; 0x60
 8002712:	d050      	beq.n	80027b6 <HAL_TIM_ConfigClockSource+0x11a>
 8002714:	2b60      	cmp	r3, #96	; 0x60
 8002716:	d877      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002718:	2b50      	cmp	r3, #80	; 0x50
 800271a:	d03c      	beq.n	8002796 <HAL_TIM_ConfigClockSource+0xfa>
 800271c:	2b50      	cmp	r3, #80	; 0x50
 800271e:	d873      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002720:	2b40      	cmp	r3, #64	; 0x40
 8002722:	d058      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x13a>
 8002724:	2b40      	cmp	r3, #64	; 0x40
 8002726:	d86f      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002728:	2b30      	cmp	r3, #48	; 0x30
 800272a:	d064      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 800272c:	2b30      	cmp	r3, #48	; 0x30
 800272e:	d86b      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002730:	2b20      	cmp	r3, #32
 8002732:	d060      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002734:	2b20      	cmp	r3, #32
 8002736:	d867      	bhi.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
 8002738:	2b00      	cmp	r3, #0
 800273a:	d05c      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 800273c:	2b10      	cmp	r3, #16
 800273e:	d05a      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x15a>
 8002740:	e062      	b.n	8002808 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6818      	ldr	r0, [r3, #0]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	6899      	ldr	r1, [r3, #8]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685a      	ldr	r2, [r3, #4]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	f000 f9ad 	bl	8002ab0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002764:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	609a      	str	r2, [r3, #8]
      break;
 800276e:	e04f      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6818      	ldr	r0, [r3, #0]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	6899      	ldr	r1, [r3, #8]
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f000 f996 	bl	8002ab0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002792:	609a      	str	r2, [r3, #8]
      break;
 8002794:	e03c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6818      	ldr	r0, [r3, #0]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	6859      	ldr	r1, [r3, #4]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	461a      	mov	r2, r3
 80027a4:	f000 f90a 	bl	80029bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2150      	movs	r1, #80	; 0x50
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f963 	bl	8002a7a <TIM_ITRx_SetConfig>
      break;
 80027b4:	e02c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6818      	ldr	r0, [r3, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	461a      	mov	r2, r3
 80027c4:	f000 f929 	bl	8002a1a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2160      	movs	r1, #96	; 0x60
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f953 	bl	8002a7a <TIM_ITRx_SetConfig>
      break;
 80027d4:	e01c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	6859      	ldr	r1, [r3, #4]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	461a      	mov	r2, r3
 80027e4:	f000 f8ea 	bl	80029bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2140      	movs	r1, #64	; 0x40
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 f943 	bl	8002a7a <TIM_ITRx_SetConfig>
      break;
 80027f4:	e00c      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4619      	mov	r1, r3
 8002800:	4610      	mov	r0, r2
 8002802:	f000 f93a 	bl	8002a7a <TIM_ITRx_SetConfig>
      break;
 8002806:	e003      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	73fb      	strb	r3, [r7, #15]
      break;
 800280c:	e000      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800280e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002820:	7bfb      	ldrb	r3, [r7, #15]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
	...

0800287c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a40      	ldr	r2, [pc, #256]	; (8002990 <TIM_Base_SetConfig+0x114>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d013      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800289a:	d00f      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a3d      	ldr	r2, [pc, #244]	; (8002994 <TIM_Base_SetConfig+0x118>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d00b      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a3c      	ldr	r2, [pc, #240]	; (8002998 <TIM_Base_SetConfig+0x11c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d007      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a3b      	ldr	r2, [pc, #236]	; (800299c <TIM_Base_SetConfig+0x120>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d003      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a3a      	ldr	r2, [pc, #232]	; (80029a0 <TIM_Base_SetConfig+0x124>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d108      	bne.n	80028ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a2f      	ldr	r2, [pc, #188]	; (8002990 <TIM_Base_SetConfig+0x114>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d02b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028dc:	d027      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a2c      	ldr	r2, [pc, #176]	; (8002994 <TIM_Base_SetConfig+0x118>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d023      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a2b      	ldr	r2, [pc, #172]	; (8002998 <TIM_Base_SetConfig+0x11c>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d01f      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a2a      	ldr	r2, [pc, #168]	; (800299c <TIM_Base_SetConfig+0x120>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d01b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a29      	ldr	r2, [pc, #164]	; (80029a0 <TIM_Base_SetConfig+0x124>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d017      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a28      	ldr	r2, [pc, #160]	; (80029a4 <TIM_Base_SetConfig+0x128>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d013      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a27      	ldr	r2, [pc, #156]	; (80029a8 <TIM_Base_SetConfig+0x12c>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00f      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a26      	ldr	r2, [pc, #152]	; (80029ac <TIM_Base_SetConfig+0x130>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d00b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a25      	ldr	r2, [pc, #148]	; (80029b0 <TIM_Base_SetConfig+0x134>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d007      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a24      	ldr	r2, [pc, #144]	; (80029b4 <TIM_Base_SetConfig+0x138>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d003      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a23      	ldr	r2, [pc, #140]	; (80029b8 <TIM_Base_SetConfig+0x13c>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d108      	bne.n	8002940 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4313      	orrs	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	4313      	orrs	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a0a      	ldr	r2, [pc, #40]	; (8002990 <TIM_Base_SetConfig+0x114>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d003      	beq.n	8002974 <TIM_Base_SetConfig+0xf8>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a0c      	ldr	r2, [pc, #48]	; (80029a0 <TIM_Base_SetConfig+0x124>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d103      	bne.n	800297c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	615a      	str	r2, [r3, #20]
}
 8002982:	bf00      	nop
 8002984:	3714      	adds	r7, #20
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40010000 	.word	0x40010000
 8002994:	40000400 	.word	0x40000400
 8002998:	40000800 	.word	0x40000800
 800299c:	40000c00 	.word	0x40000c00
 80029a0:	40010400 	.word	0x40010400
 80029a4:	40014000 	.word	0x40014000
 80029a8:	40014400 	.word	0x40014400
 80029ac:	40014800 	.word	0x40014800
 80029b0:	40001800 	.word	0x40001800
 80029b4:	40001c00 	.word	0x40001c00
 80029b8:	40002000 	.word	0x40002000

080029bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	f023 0201 	bic.w	r2, r3, #1
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	f023 030a 	bic.w	r3, r3, #10
 80029f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	621a      	str	r2, [r3, #32]
}
 8002a0e:	bf00      	nop
 8002a10:	371c      	adds	r7, #28
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	b087      	sub	sp, #28
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	60f8      	str	r0, [r7, #12]
 8002a22:	60b9      	str	r1, [r7, #8]
 8002a24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	f023 0210 	bic.w	r2, r3, #16
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	031b      	lsls	r3, r3, #12
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	697a      	ldr	r2, [r7, #20]
 8002a66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	621a      	str	r2, [r3, #32]
}
 8002a6e:	bf00      	nop
 8002a70:	371c      	adds	r7, #28
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b085      	sub	sp, #20
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
 8002a82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	f043 0307 	orr.w	r3, r3, #7
 8002a9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	609a      	str	r2, [r3, #8]
}
 8002aa4:	bf00      	nop
 8002aa6:	3714      	adds	r7, #20
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002aca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	021a      	lsls	r2, r3, #8
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	609a      	str	r2, [r3, #8]
}
 8002ae4:	bf00      	nop
 8002ae6:	371c      	adds	r7, #28
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d101      	bne.n	8002b08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e05a      	b.n	8002bbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2202      	movs	r2, #2
 8002b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a21      	ldr	r2, [pc, #132]	; (8002bcc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d022      	beq.n	8002b92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b54:	d01d      	beq.n	8002b92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a1d      	ldr	r2, [pc, #116]	; (8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d018      	beq.n	8002b92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a1b      	ldr	r2, [pc, #108]	; (8002bd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d013      	beq.n	8002b92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a1a      	ldr	r2, [pc, #104]	; (8002bd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d00e      	beq.n	8002b92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a18      	ldr	r2, [pc, #96]	; (8002bdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d009      	beq.n	8002b92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a17      	ldr	r2, [pc, #92]	; (8002be0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d004      	beq.n	8002b92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a15      	ldr	r2, [pc, #84]	; (8002be4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d10c      	bne.n	8002bac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	68ba      	ldr	r2, [r7, #8]
 8002baa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40010000 	.word	0x40010000
 8002bd0:	40000400 	.word	0x40000400
 8002bd4:	40000800 	.word	0x40000800
 8002bd8:	40000c00 	.word	0x40000c00
 8002bdc:	40010400 	.word	0x40010400
 8002be0:	40014000 	.word	0x40014000
 8002be4:	40001800 	.word	0x40001800

08002be8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <__errno>:
 8002c10:	4b01      	ldr	r3, [pc, #4]	; (8002c18 <__errno+0x8>)
 8002c12:	6818      	ldr	r0, [r3, #0]
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	20000010 	.word	0x20000010

08002c1c <_fwrite_r>:
 8002c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c20:	9c08      	ldr	r4, [sp, #32]
 8002c22:	4689      	mov	r9, r1
 8002c24:	4617      	mov	r7, r2
 8002c26:	fb02 f803 	mul.w	r8, r2, r3
 8002c2a:	4605      	mov	r5, r0
 8002c2c:	b118      	cbz	r0, 8002c36 <_fwrite_r+0x1a>
 8002c2e:	6983      	ldr	r3, [r0, #24]
 8002c30:	b90b      	cbnz	r3, 8002c36 <_fwrite_r+0x1a>
 8002c32:	f000 fbb5 	bl	80033a0 <__sinit>
 8002c36:	4b26      	ldr	r3, [pc, #152]	; (8002cd0 <_fwrite_r+0xb4>)
 8002c38:	429c      	cmp	r4, r3
 8002c3a:	d123      	bne.n	8002c84 <_fwrite_r+0x68>
 8002c3c:	686c      	ldr	r4, [r5, #4]
 8002c3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c40:	07de      	lsls	r6, r3, #31
 8002c42:	d405      	bmi.n	8002c50 <_fwrite_r+0x34>
 8002c44:	89a3      	ldrh	r3, [r4, #12]
 8002c46:	0598      	lsls	r0, r3, #22
 8002c48:	d402      	bmi.n	8002c50 <_fwrite_r+0x34>
 8002c4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c4c:	f000 f879 	bl	8002d42 <__retarget_lock_acquire_recursive>
 8002c50:	89a3      	ldrh	r3, [r4, #12]
 8002c52:	0719      	lsls	r1, r3, #28
 8002c54:	d520      	bpl.n	8002c98 <_fwrite_r+0x7c>
 8002c56:	6923      	ldr	r3, [r4, #16]
 8002c58:	b1f3      	cbz	r3, 8002c98 <_fwrite_r+0x7c>
 8002c5a:	2600      	movs	r6, #0
 8002c5c:	4546      	cmp	r6, r8
 8002c5e:	d029      	beq.n	8002cb4 <_fwrite_r+0x98>
 8002c60:	68a0      	ldr	r0, [r4, #8]
 8002c62:	f819 1006 	ldrb.w	r1, [r9, r6]
 8002c66:	3801      	subs	r0, #1
 8002c68:	2800      	cmp	r0, #0
 8002c6a:	60a0      	str	r0, [r4, #8]
 8002c6c:	da04      	bge.n	8002c78 <_fwrite_r+0x5c>
 8002c6e:	69a3      	ldr	r3, [r4, #24]
 8002c70:	4298      	cmp	r0, r3
 8002c72:	db19      	blt.n	8002ca8 <_fwrite_r+0x8c>
 8002c74:	290a      	cmp	r1, #10
 8002c76:	d017      	beq.n	8002ca8 <_fwrite_r+0x8c>
 8002c78:	6823      	ldr	r3, [r4, #0]
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	6022      	str	r2, [r4, #0]
 8002c7e:	7019      	strb	r1, [r3, #0]
 8002c80:	3601      	adds	r6, #1
 8002c82:	e7eb      	b.n	8002c5c <_fwrite_r+0x40>
 8002c84:	4b13      	ldr	r3, [pc, #76]	; (8002cd4 <_fwrite_r+0xb8>)
 8002c86:	429c      	cmp	r4, r3
 8002c88:	d101      	bne.n	8002c8e <_fwrite_r+0x72>
 8002c8a:	68ac      	ldr	r4, [r5, #8]
 8002c8c:	e7d7      	b.n	8002c3e <_fwrite_r+0x22>
 8002c8e:	4b12      	ldr	r3, [pc, #72]	; (8002cd8 <_fwrite_r+0xbc>)
 8002c90:	429c      	cmp	r4, r3
 8002c92:	bf08      	it	eq
 8002c94:	68ec      	ldreq	r4, [r5, #12]
 8002c96:	e7d2      	b.n	8002c3e <_fwrite_r+0x22>
 8002c98:	4621      	mov	r1, r4
 8002c9a:	4628      	mov	r0, r5
 8002c9c:	f000 f9f8 	bl	8003090 <__swsetup_r>
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	d0da      	beq.n	8002c5a <_fwrite_r+0x3e>
 8002ca4:	2600      	movs	r6, #0
 8002ca6:	e005      	b.n	8002cb4 <_fwrite_r+0x98>
 8002ca8:	4622      	mov	r2, r4
 8002caa:	4628      	mov	r0, r5
 8002cac:	f000 f99e 	bl	8002fec <__swbuf_r>
 8002cb0:	3001      	adds	r0, #1
 8002cb2:	d1e5      	bne.n	8002c80 <_fwrite_r+0x64>
 8002cb4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002cb6:	07da      	lsls	r2, r3, #31
 8002cb8:	d405      	bmi.n	8002cc6 <_fwrite_r+0xaa>
 8002cba:	89a3      	ldrh	r3, [r4, #12]
 8002cbc:	059b      	lsls	r3, r3, #22
 8002cbe:	d402      	bmi.n	8002cc6 <_fwrite_r+0xaa>
 8002cc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002cc2:	f000 f83f 	bl	8002d44 <__retarget_lock_release_recursive>
 8002cc6:	fbb6 f0f7 	udiv	r0, r6, r7
 8002cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cce:	bf00      	nop
 8002cd0:	080038ec 	.word	0x080038ec
 8002cd4:	0800390c 	.word	0x0800390c
 8002cd8:	080038cc 	.word	0x080038cc

08002cdc <fwrite>:
 8002cdc:	b507      	push	{r0, r1, r2, lr}
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	460a      	mov	r2, r1
 8002ce4:	4601      	mov	r1, r0
 8002ce6:	4803      	ldr	r0, [pc, #12]	; (8002cf4 <fwrite+0x18>)
 8002ce8:	6800      	ldr	r0, [r0, #0]
 8002cea:	f7ff ff97 	bl	8002c1c <_fwrite_r>
 8002cee:	b003      	add	sp, #12
 8002cf0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002cf4:	20000010 	.word	0x20000010

08002cf8 <__libc_init_array>:
 8002cf8:	b570      	push	{r4, r5, r6, lr}
 8002cfa:	4d0d      	ldr	r5, [pc, #52]	; (8002d30 <__libc_init_array+0x38>)
 8002cfc:	4c0d      	ldr	r4, [pc, #52]	; (8002d34 <__libc_init_array+0x3c>)
 8002cfe:	1b64      	subs	r4, r4, r5
 8002d00:	10a4      	asrs	r4, r4, #2
 8002d02:	2600      	movs	r6, #0
 8002d04:	42a6      	cmp	r6, r4
 8002d06:	d109      	bne.n	8002d1c <__libc_init_array+0x24>
 8002d08:	4d0b      	ldr	r5, [pc, #44]	; (8002d38 <__libc_init_array+0x40>)
 8002d0a:	4c0c      	ldr	r4, [pc, #48]	; (8002d3c <__libc_init_array+0x44>)
 8002d0c:	f000 fdc4 	bl	8003898 <_init>
 8002d10:	1b64      	subs	r4, r4, r5
 8002d12:	10a4      	asrs	r4, r4, #2
 8002d14:	2600      	movs	r6, #0
 8002d16:	42a6      	cmp	r6, r4
 8002d18:	d105      	bne.n	8002d26 <__libc_init_array+0x2e>
 8002d1a:	bd70      	pop	{r4, r5, r6, pc}
 8002d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d20:	4798      	blx	r3
 8002d22:	3601      	adds	r6, #1
 8002d24:	e7ee      	b.n	8002d04 <__libc_init_array+0xc>
 8002d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d2a:	4798      	blx	r3
 8002d2c:	3601      	adds	r6, #1
 8002d2e:	e7f2      	b.n	8002d16 <__libc_init_array+0x1e>
 8002d30:	08003934 	.word	0x08003934
 8002d34:	08003934 	.word	0x08003934
 8002d38:	08003934 	.word	0x08003934
 8002d3c:	08003938 	.word	0x08003938

08002d40 <__retarget_lock_init_recursive>:
 8002d40:	4770      	bx	lr

08002d42 <__retarget_lock_acquire_recursive>:
 8002d42:	4770      	bx	lr

08002d44 <__retarget_lock_release_recursive>:
 8002d44:	4770      	bx	lr

08002d46 <memcpy>:
 8002d46:	440a      	add	r2, r1
 8002d48:	4291      	cmp	r1, r2
 8002d4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d4e:	d100      	bne.n	8002d52 <memcpy+0xc>
 8002d50:	4770      	bx	lr
 8002d52:	b510      	push	{r4, lr}
 8002d54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d5c:	4291      	cmp	r1, r2
 8002d5e:	d1f9      	bne.n	8002d54 <memcpy+0xe>
 8002d60:	bd10      	pop	{r4, pc}

08002d62 <memset>:
 8002d62:	4402      	add	r2, r0
 8002d64:	4603      	mov	r3, r0
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d100      	bne.n	8002d6c <memset+0xa>
 8002d6a:	4770      	bx	lr
 8002d6c:	f803 1b01 	strb.w	r1, [r3], #1
 8002d70:	e7f9      	b.n	8002d66 <memset+0x4>
	...

08002d74 <_puts_r>:
 8002d74:	b570      	push	{r4, r5, r6, lr}
 8002d76:	460e      	mov	r6, r1
 8002d78:	4605      	mov	r5, r0
 8002d7a:	b118      	cbz	r0, 8002d84 <_puts_r+0x10>
 8002d7c:	6983      	ldr	r3, [r0, #24]
 8002d7e:	b90b      	cbnz	r3, 8002d84 <_puts_r+0x10>
 8002d80:	f000 fb0e 	bl	80033a0 <__sinit>
 8002d84:	69ab      	ldr	r3, [r5, #24]
 8002d86:	68ac      	ldr	r4, [r5, #8]
 8002d88:	b913      	cbnz	r3, 8002d90 <_puts_r+0x1c>
 8002d8a:	4628      	mov	r0, r5
 8002d8c:	f000 fb08 	bl	80033a0 <__sinit>
 8002d90:	4b2c      	ldr	r3, [pc, #176]	; (8002e44 <_puts_r+0xd0>)
 8002d92:	429c      	cmp	r4, r3
 8002d94:	d120      	bne.n	8002dd8 <_puts_r+0x64>
 8002d96:	686c      	ldr	r4, [r5, #4]
 8002d98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d9a:	07db      	lsls	r3, r3, #31
 8002d9c:	d405      	bmi.n	8002daa <_puts_r+0x36>
 8002d9e:	89a3      	ldrh	r3, [r4, #12]
 8002da0:	0598      	lsls	r0, r3, #22
 8002da2:	d402      	bmi.n	8002daa <_puts_r+0x36>
 8002da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002da6:	f7ff ffcc 	bl	8002d42 <__retarget_lock_acquire_recursive>
 8002daa:	89a3      	ldrh	r3, [r4, #12]
 8002dac:	0719      	lsls	r1, r3, #28
 8002dae:	d51d      	bpl.n	8002dec <_puts_r+0x78>
 8002db0:	6923      	ldr	r3, [r4, #16]
 8002db2:	b1db      	cbz	r3, 8002dec <_puts_r+0x78>
 8002db4:	3e01      	subs	r6, #1
 8002db6:	68a3      	ldr	r3, [r4, #8]
 8002db8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	60a3      	str	r3, [r4, #8]
 8002dc0:	bb39      	cbnz	r1, 8002e12 <_puts_r+0x9e>
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	da38      	bge.n	8002e38 <_puts_r+0xc4>
 8002dc6:	4622      	mov	r2, r4
 8002dc8:	210a      	movs	r1, #10
 8002dca:	4628      	mov	r0, r5
 8002dcc:	f000 f90e 	bl	8002fec <__swbuf_r>
 8002dd0:	3001      	adds	r0, #1
 8002dd2:	d011      	beq.n	8002df8 <_puts_r+0x84>
 8002dd4:	250a      	movs	r5, #10
 8002dd6:	e011      	b.n	8002dfc <_puts_r+0x88>
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	; (8002e48 <_puts_r+0xd4>)
 8002dda:	429c      	cmp	r4, r3
 8002ddc:	d101      	bne.n	8002de2 <_puts_r+0x6e>
 8002dde:	68ac      	ldr	r4, [r5, #8]
 8002de0:	e7da      	b.n	8002d98 <_puts_r+0x24>
 8002de2:	4b1a      	ldr	r3, [pc, #104]	; (8002e4c <_puts_r+0xd8>)
 8002de4:	429c      	cmp	r4, r3
 8002de6:	bf08      	it	eq
 8002de8:	68ec      	ldreq	r4, [r5, #12]
 8002dea:	e7d5      	b.n	8002d98 <_puts_r+0x24>
 8002dec:	4621      	mov	r1, r4
 8002dee:	4628      	mov	r0, r5
 8002df0:	f000 f94e 	bl	8003090 <__swsetup_r>
 8002df4:	2800      	cmp	r0, #0
 8002df6:	d0dd      	beq.n	8002db4 <_puts_r+0x40>
 8002df8:	f04f 35ff 	mov.w	r5, #4294967295
 8002dfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002dfe:	07da      	lsls	r2, r3, #31
 8002e00:	d405      	bmi.n	8002e0e <_puts_r+0x9a>
 8002e02:	89a3      	ldrh	r3, [r4, #12]
 8002e04:	059b      	lsls	r3, r3, #22
 8002e06:	d402      	bmi.n	8002e0e <_puts_r+0x9a>
 8002e08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e0a:	f7ff ff9b 	bl	8002d44 <__retarget_lock_release_recursive>
 8002e0e:	4628      	mov	r0, r5
 8002e10:	bd70      	pop	{r4, r5, r6, pc}
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	da04      	bge.n	8002e20 <_puts_r+0xac>
 8002e16:	69a2      	ldr	r2, [r4, #24]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	dc06      	bgt.n	8002e2a <_puts_r+0xb6>
 8002e1c:	290a      	cmp	r1, #10
 8002e1e:	d004      	beq.n	8002e2a <_puts_r+0xb6>
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	1c5a      	adds	r2, r3, #1
 8002e24:	6022      	str	r2, [r4, #0]
 8002e26:	7019      	strb	r1, [r3, #0]
 8002e28:	e7c5      	b.n	8002db6 <_puts_r+0x42>
 8002e2a:	4622      	mov	r2, r4
 8002e2c:	4628      	mov	r0, r5
 8002e2e:	f000 f8dd 	bl	8002fec <__swbuf_r>
 8002e32:	3001      	adds	r0, #1
 8002e34:	d1bf      	bne.n	8002db6 <_puts_r+0x42>
 8002e36:	e7df      	b.n	8002df8 <_puts_r+0x84>
 8002e38:	6823      	ldr	r3, [r4, #0]
 8002e3a:	250a      	movs	r5, #10
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	6022      	str	r2, [r4, #0]
 8002e40:	701d      	strb	r5, [r3, #0]
 8002e42:	e7db      	b.n	8002dfc <_puts_r+0x88>
 8002e44:	080038ec 	.word	0x080038ec
 8002e48:	0800390c 	.word	0x0800390c
 8002e4c:	080038cc 	.word	0x080038cc

08002e50 <puts>:
 8002e50:	4b02      	ldr	r3, [pc, #8]	; (8002e5c <puts+0xc>)
 8002e52:	4601      	mov	r1, r0
 8002e54:	6818      	ldr	r0, [r3, #0]
 8002e56:	f7ff bf8d 	b.w	8002d74 <_puts_r>
 8002e5a:	bf00      	nop
 8002e5c:	20000010 	.word	0x20000010

08002e60 <setvbuf>:
 8002e60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002e64:	461d      	mov	r5, r3
 8002e66:	4b5d      	ldr	r3, [pc, #372]	; (8002fdc <setvbuf+0x17c>)
 8002e68:	681f      	ldr	r7, [r3, #0]
 8002e6a:	4604      	mov	r4, r0
 8002e6c:	460e      	mov	r6, r1
 8002e6e:	4690      	mov	r8, r2
 8002e70:	b127      	cbz	r7, 8002e7c <setvbuf+0x1c>
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	b913      	cbnz	r3, 8002e7c <setvbuf+0x1c>
 8002e76:	4638      	mov	r0, r7
 8002e78:	f000 fa92 	bl	80033a0 <__sinit>
 8002e7c:	4b58      	ldr	r3, [pc, #352]	; (8002fe0 <setvbuf+0x180>)
 8002e7e:	429c      	cmp	r4, r3
 8002e80:	d167      	bne.n	8002f52 <setvbuf+0xf2>
 8002e82:	687c      	ldr	r4, [r7, #4]
 8002e84:	f1b8 0f02 	cmp.w	r8, #2
 8002e88:	d006      	beq.n	8002e98 <setvbuf+0x38>
 8002e8a:	f1b8 0f01 	cmp.w	r8, #1
 8002e8e:	f200 809f 	bhi.w	8002fd0 <setvbuf+0x170>
 8002e92:	2d00      	cmp	r5, #0
 8002e94:	f2c0 809c 	blt.w	8002fd0 <setvbuf+0x170>
 8002e98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e9a:	07db      	lsls	r3, r3, #31
 8002e9c:	d405      	bmi.n	8002eaa <setvbuf+0x4a>
 8002e9e:	89a3      	ldrh	r3, [r4, #12]
 8002ea0:	0598      	lsls	r0, r3, #22
 8002ea2:	d402      	bmi.n	8002eaa <setvbuf+0x4a>
 8002ea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ea6:	f7ff ff4c 	bl	8002d42 <__retarget_lock_acquire_recursive>
 8002eaa:	4621      	mov	r1, r4
 8002eac:	4638      	mov	r0, r7
 8002eae:	f000 f9e3 	bl	8003278 <_fflush_r>
 8002eb2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002eb4:	b141      	cbz	r1, 8002ec8 <setvbuf+0x68>
 8002eb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002eba:	4299      	cmp	r1, r3
 8002ebc:	d002      	beq.n	8002ec4 <setvbuf+0x64>
 8002ebe:	4638      	mov	r0, r7
 8002ec0:	f000 fb78 	bl	80035b4 <_free_r>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	6363      	str	r3, [r4, #52]	; 0x34
 8002ec8:	2300      	movs	r3, #0
 8002eca:	61a3      	str	r3, [r4, #24]
 8002ecc:	6063      	str	r3, [r4, #4]
 8002ece:	89a3      	ldrh	r3, [r4, #12]
 8002ed0:	0619      	lsls	r1, r3, #24
 8002ed2:	d503      	bpl.n	8002edc <setvbuf+0x7c>
 8002ed4:	6921      	ldr	r1, [r4, #16]
 8002ed6:	4638      	mov	r0, r7
 8002ed8:	f000 fb6c 	bl	80035b4 <_free_r>
 8002edc:	89a3      	ldrh	r3, [r4, #12]
 8002ede:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002ee2:	f023 0303 	bic.w	r3, r3, #3
 8002ee6:	f1b8 0f02 	cmp.w	r8, #2
 8002eea:	81a3      	strh	r3, [r4, #12]
 8002eec:	d06c      	beq.n	8002fc8 <setvbuf+0x168>
 8002eee:	ab01      	add	r3, sp, #4
 8002ef0:	466a      	mov	r2, sp
 8002ef2:	4621      	mov	r1, r4
 8002ef4:	4638      	mov	r0, r7
 8002ef6:	f000 faf0 	bl	80034da <__swhatbuf_r>
 8002efa:	89a3      	ldrh	r3, [r4, #12]
 8002efc:	4318      	orrs	r0, r3
 8002efe:	81a0      	strh	r0, [r4, #12]
 8002f00:	2d00      	cmp	r5, #0
 8002f02:	d130      	bne.n	8002f66 <setvbuf+0x106>
 8002f04:	9d00      	ldr	r5, [sp, #0]
 8002f06:	4628      	mov	r0, r5
 8002f08:	f000 fb4c 	bl	80035a4 <malloc>
 8002f0c:	4606      	mov	r6, r0
 8002f0e:	2800      	cmp	r0, #0
 8002f10:	d155      	bne.n	8002fbe <setvbuf+0x15e>
 8002f12:	f8dd 9000 	ldr.w	r9, [sp]
 8002f16:	45a9      	cmp	r9, r5
 8002f18:	d14a      	bne.n	8002fb0 <setvbuf+0x150>
 8002f1a:	f04f 35ff 	mov.w	r5, #4294967295
 8002f1e:	2200      	movs	r2, #0
 8002f20:	60a2      	str	r2, [r4, #8]
 8002f22:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002f26:	6022      	str	r2, [r4, #0]
 8002f28:	6122      	str	r2, [r4, #16]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f30:	6162      	str	r2, [r4, #20]
 8002f32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002f34:	f043 0302 	orr.w	r3, r3, #2
 8002f38:	07d2      	lsls	r2, r2, #31
 8002f3a:	81a3      	strh	r3, [r4, #12]
 8002f3c:	d405      	bmi.n	8002f4a <setvbuf+0xea>
 8002f3e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002f42:	d102      	bne.n	8002f4a <setvbuf+0xea>
 8002f44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f46:	f7ff fefd 	bl	8002d44 <__retarget_lock_release_recursive>
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	b003      	add	sp, #12
 8002f4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f52:	4b24      	ldr	r3, [pc, #144]	; (8002fe4 <setvbuf+0x184>)
 8002f54:	429c      	cmp	r4, r3
 8002f56:	d101      	bne.n	8002f5c <setvbuf+0xfc>
 8002f58:	68bc      	ldr	r4, [r7, #8]
 8002f5a:	e793      	b.n	8002e84 <setvbuf+0x24>
 8002f5c:	4b22      	ldr	r3, [pc, #136]	; (8002fe8 <setvbuf+0x188>)
 8002f5e:	429c      	cmp	r4, r3
 8002f60:	bf08      	it	eq
 8002f62:	68fc      	ldreq	r4, [r7, #12]
 8002f64:	e78e      	b.n	8002e84 <setvbuf+0x24>
 8002f66:	2e00      	cmp	r6, #0
 8002f68:	d0cd      	beq.n	8002f06 <setvbuf+0xa6>
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	b913      	cbnz	r3, 8002f74 <setvbuf+0x114>
 8002f6e:	4638      	mov	r0, r7
 8002f70:	f000 fa16 	bl	80033a0 <__sinit>
 8002f74:	f1b8 0f01 	cmp.w	r8, #1
 8002f78:	bf08      	it	eq
 8002f7a:	89a3      	ldrheq	r3, [r4, #12]
 8002f7c:	6026      	str	r6, [r4, #0]
 8002f7e:	bf04      	itt	eq
 8002f80:	f043 0301 	orreq.w	r3, r3, #1
 8002f84:	81a3      	strheq	r3, [r4, #12]
 8002f86:	89a2      	ldrh	r2, [r4, #12]
 8002f88:	f012 0308 	ands.w	r3, r2, #8
 8002f8c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002f90:	d01c      	beq.n	8002fcc <setvbuf+0x16c>
 8002f92:	07d3      	lsls	r3, r2, #31
 8002f94:	bf41      	itttt	mi
 8002f96:	2300      	movmi	r3, #0
 8002f98:	426d      	negmi	r5, r5
 8002f9a:	60a3      	strmi	r3, [r4, #8]
 8002f9c:	61a5      	strmi	r5, [r4, #24]
 8002f9e:	bf58      	it	pl
 8002fa0:	60a5      	strpl	r5, [r4, #8]
 8002fa2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002fa4:	f015 0501 	ands.w	r5, r5, #1
 8002fa8:	d115      	bne.n	8002fd6 <setvbuf+0x176>
 8002faa:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002fae:	e7c8      	b.n	8002f42 <setvbuf+0xe2>
 8002fb0:	4648      	mov	r0, r9
 8002fb2:	f000 faf7 	bl	80035a4 <malloc>
 8002fb6:	4606      	mov	r6, r0
 8002fb8:	2800      	cmp	r0, #0
 8002fba:	d0ae      	beq.n	8002f1a <setvbuf+0xba>
 8002fbc:	464d      	mov	r5, r9
 8002fbe:	89a3      	ldrh	r3, [r4, #12]
 8002fc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fc4:	81a3      	strh	r3, [r4, #12]
 8002fc6:	e7d0      	b.n	8002f6a <setvbuf+0x10a>
 8002fc8:	2500      	movs	r5, #0
 8002fca:	e7a8      	b.n	8002f1e <setvbuf+0xbe>
 8002fcc:	60a3      	str	r3, [r4, #8]
 8002fce:	e7e8      	b.n	8002fa2 <setvbuf+0x142>
 8002fd0:	f04f 35ff 	mov.w	r5, #4294967295
 8002fd4:	e7b9      	b.n	8002f4a <setvbuf+0xea>
 8002fd6:	2500      	movs	r5, #0
 8002fd8:	e7b7      	b.n	8002f4a <setvbuf+0xea>
 8002fda:	bf00      	nop
 8002fdc:	20000010 	.word	0x20000010
 8002fe0:	080038ec 	.word	0x080038ec
 8002fe4:	0800390c 	.word	0x0800390c
 8002fe8:	080038cc 	.word	0x080038cc

08002fec <__swbuf_r>:
 8002fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fee:	460e      	mov	r6, r1
 8002ff0:	4614      	mov	r4, r2
 8002ff2:	4605      	mov	r5, r0
 8002ff4:	b118      	cbz	r0, 8002ffe <__swbuf_r+0x12>
 8002ff6:	6983      	ldr	r3, [r0, #24]
 8002ff8:	b90b      	cbnz	r3, 8002ffe <__swbuf_r+0x12>
 8002ffa:	f000 f9d1 	bl	80033a0 <__sinit>
 8002ffe:	4b21      	ldr	r3, [pc, #132]	; (8003084 <__swbuf_r+0x98>)
 8003000:	429c      	cmp	r4, r3
 8003002:	d12b      	bne.n	800305c <__swbuf_r+0x70>
 8003004:	686c      	ldr	r4, [r5, #4]
 8003006:	69a3      	ldr	r3, [r4, #24]
 8003008:	60a3      	str	r3, [r4, #8]
 800300a:	89a3      	ldrh	r3, [r4, #12]
 800300c:	071a      	lsls	r2, r3, #28
 800300e:	d52f      	bpl.n	8003070 <__swbuf_r+0x84>
 8003010:	6923      	ldr	r3, [r4, #16]
 8003012:	b36b      	cbz	r3, 8003070 <__swbuf_r+0x84>
 8003014:	6923      	ldr	r3, [r4, #16]
 8003016:	6820      	ldr	r0, [r4, #0]
 8003018:	1ac0      	subs	r0, r0, r3
 800301a:	6963      	ldr	r3, [r4, #20]
 800301c:	b2f6      	uxtb	r6, r6
 800301e:	4283      	cmp	r3, r0
 8003020:	4637      	mov	r7, r6
 8003022:	dc04      	bgt.n	800302e <__swbuf_r+0x42>
 8003024:	4621      	mov	r1, r4
 8003026:	4628      	mov	r0, r5
 8003028:	f000 f926 	bl	8003278 <_fflush_r>
 800302c:	bb30      	cbnz	r0, 800307c <__swbuf_r+0x90>
 800302e:	68a3      	ldr	r3, [r4, #8]
 8003030:	3b01      	subs	r3, #1
 8003032:	60a3      	str	r3, [r4, #8]
 8003034:	6823      	ldr	r3, [r4, #0]
 8003036:	1c5a      	adds	r2, r3, #1
 8003038:	6022      	str	r2, [r4, #0]
 800303a:	701e      	strb	r6, [r3, #0]
 800303c:	6963      	ldr	r3, [r4, #20]
 800303e:	3001      	adds	r0, #1
 8003040:	4283      	cmp	r3, r0
 8003042:	d004      	beq.n	800304e <__swbuf_r+0x62>
 8003044:	89a3      	ldrh	r3, [r4, #12]
 8003046:	07db      	lsls	r3, r3, #31
 8003048:	d506      	bpl.n	8003058 <__swbuf_r+0x6c>
 800304a:	2e0a      	cmp	r6, #10
 800304c:	d104      	bne.n	8003058 <__swbuf_r+0x6c>
 800304e:	4621      	mov	r1, r4
 8003050:	4628      	mov	r0, r5
 8003052:	f000 f911 	bl	8003278 <_fflush_r>
 8003056:	b988      	cbnz	r0, 800307c <__swbuf_r+0x90>
 8003058:	4638      	mov	r0, r7
 800305a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800305c:	4b0a      	ldr	r3, [pc, #40]	; (8003088 <__swbuf_r+0x9c>)
 800305e:	429c      	cmp	r4, r3
 8003060:	d101      	bne.n	8003066 <__swbuf_r+0x7a>
 8003062:	68ac      	ldr	r4, [r5, #8]
 8003064:	e7cf      	b.n	8003006 <__swbuf_r+0x1a>
 8003066:	4b09      	ldr	r3, [pc, #36]	; (800308c <__swbuf_r+0xa0>)
 8003068:	429c      	cmp	r4, r3
 800306a:	bf08      	it	eq
 800306c:	68ec      	ldreq	r4, [r5, #12]
 800306e:	e7ca      	b.n	8003006 <__swbuf_r+0x1a>
 8003070:	4621      	mov	r1, r4
 8003072:	4628      	mov	r0, r5
 8003074:	f000 f80c 	bl	8003090 <__swsetup_r>
 8003078:	2800      	cmp	r0, #0
 800307a:	d0cb      	beq.n	8003014 <__swbuf_r+0x28>
 800307c:	f04f 37ff 	mov.w	r7, #4294967295
 8003080:	e7ea      	b.n	8003058 <__swbuf_r+0x6c>
 8003082:	bf00      	nop
 8003084:	080038ec 	.word	0x080038ec
 8003088:	0800390c 	.word	0x0800390c
 800308c:	080038cc 	.word	0x080038cc

08003090 <__swsetup_r>:
 8003090:	4b32      	ldr	r3, [pc, #200]	; (800315c <__swsetup_r+0xcc>)
 8003092:	b570      	push	{r4, r5, r6, lr}
 8003094:	681d      	ldr	r5, [r3, #0]
 8003096:	4606      	mov	r6, r0
 8003098:	460c      	mov	r4, r1
 800309a:	b125      	cbz	r5, 80030a6 <__swsetup_r+0x16>
 800309c:	69ab      	ldr	r3, [r5, #24]
 800309e:	b913      	cbnz	r3, 80030a6 <__swsetup_r+0x16>
 80030a0:	4628      	mov	r0, r5
 80030a2:	f000 f97d 	bl	80033a0 <__sinit>
 80030a6:	4b2e      	ldr	r3, [pc, #184]	; (8003160 <__swsetup_r+0xd0>)
 80030a8:	429c      	cmp	r4, r3
 80030aa:	d10f      	bne.n	80030cc <__swsetup_r+0x3c>
 80030ac:	686c      	ldr	r4, [r5, #4]
 80030ae:	89a3      	ldrh	r3, [r4, #12]
 80030b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030b4:	0719      	lsls	r1, r3, #28
 80030b6:	d42c      	bmi.n	8003112 <__swsetup_r+0x82>
 80030b8:	06dd      	lsls	r5, r3, #27
 80030ba:	d411      	bmi.n	80030e0 <__swsetup_r+0x50>
 80030bc:	2309      	movs	r3, #9
 80030be:	6033      	str	r3, [r6, #0]
 80030c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80030c4:	81a3      	strh	r3, [r4, #12]
 80030c6:	f04f 30ff 	mov.w	r0, #4294967295
 80030ca:	e03e      	b.n	800314a <__swsetup_r+0xba>
 80030cc:	4b25      	ldr	r3, [pc, #148]	; (8003164 <__swsetup_r+0xd4>)
 80030ce:	429c      	cmp	r4, r3
 80030d0:	d101      	bne.n	80030d6 <__swsetup_r+0x46>
 80030d2:	68ac      	ldr	r4, [r5, #8]
 80030d4:	e7eb      	b.n	80030ae <__swsetup_r+0x1e>
 80030d6:	4b24      	ldr	r3, [pc, #144]	; (8003168 <__swsetup_r+0xd8>)
 80030d8:	429c      	cmp	r4, r3
 80030da:	bf08      	it	eq
 80030dc:	68ec      	ldreq	r4, [r5, #12]
 80030de:	e7e6      	b.n	80030ae <__swsetup_r+0x1e>
 80030e0:	0758      	lsls	r0, r3, #29
 80030e2:	d512      	bpl.n	800310a <__swsetup_r+0x7a>
 80030e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030e6:	b141      	cbz	r1, 80030fa <__swsetup_r+0x6a>
 80030e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030ec:	4299      	cmp	r1, r3
 80030ee:	d002      	beq.n	80030f6 <__swsetup_r+0x66>
 80030f0:	4630      	mov	r0, r6
 80030f2:	f000 fa5f 	bl	80035b4 <_free_r>
 80030f6:	2300      	movs	r3, #0
 80030f8:	6363      	str	r3, [r4, #52]	; 0x34
 80030fa:	89a3      	ldrh	r3, [r4, #12]
 80030fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003100:	81a3      	strh	r3, [r4, #12]
 8003102:	2300      	movs	r3, #0
 8003104:	6063      	str	r3, [r4, #4]
 8003106:	6923      	ldr	r3, [r4, #16]
 8003108:	6023      	str	r3, [r4, #0]
 800310a:	89a3      	ldrh	r3, [r4, #12]
 800310c:	f043 0308 	orr.w	r3, r3, #8
 8003110:	81a3      	strh	r3, [r4, #12]
 8003112:	6923      	ldr	r3, [r4, #16]
 8003114:	b94b      	cbnz	r3, 800312a <__swsetup_r+0x9a>
 8003116:	89a3      	ldrh	r3, [r4, #12]
 8003118:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800311c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003120:	d003      	beq.n	800312a <__swsetup_r+0x9a>
 8003122:	4621      	mov	r1, r4
 8003124:	4630      	mov	r0, r6
 8003126:	f000 f9fd 	bl	8003524 <__smakebuf_r>
 800312a:	89a0      	ldrh	r0, [r4, #12]
 800312c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003130:	f010 0301 	ands.w	r3, r0, #1
 8003134:	d00a      	beq.n	800314c <__swsetup_r+0xbc>
 8003136:	2300      	movs	r3, #0
 8003138:	60a3      	str	r3, [r4, #8]
 800313a:	6963      	ldr	r3, [r4, #20]
 800313c:	425b      	negs	r3, r3
 800313e:	61a3      	str	r3, [r4, #24]
 8003140:	6923      	ldr	r3, [r4, #16]
 8003142:	b943      	cbnz	r3, 8003156 <__swsetup_r+0xc6>
 8003144:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003148:	d1ba      	bne.n	80030c0 <__swsetup_r+0x30>
 800314a:	bd70      	pop	{r4, r5, r6, pc}
 800314c:	0781      	lsls	r1, r0, #30
 800314e:	bf58      	it	pl
 8003150:	6963      	ldrpl	r3, [r4, #20]
 8003152:	60a3      	str	r3, [r4, #8]
 8003154:	e7f4      	b.n	8003140 <__swsetup_r+0xb0>
 8003156:	2000      	movs	r0, #0
 8003158:	e7f7      	b.n	800314a <__swsetup_r+0xba>
 800315a:	bf00      	nop
 800315c:	20000010 	.word	0x20000010
 8003160:	080038ec 	.word	0x080038ec
 8003164:	0800390c 	.word	0x0800390c
 8003168:	080038cc 	.word	0x080038cc

0800316c <__sflush_r>:
 800316c:	898a      	ldrh	r2, [r1, #12]
 800316e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003172:	4605      	mov	r5, r0
 8003174:	0710      	lsls	r0, r2, #28
 8003176:	460c      	mov	r4, r1
 8003178:	d458      	bmi.n	800322c <__sflush_r+0xc0>
 800317a:	684b      	ldr	r3, [r1, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	dc05      	bgt.n	800318c <__sflush_r+0x20>
 8003180:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003182:	2b00      	cmp	r3, #0
 8003184:	dc02      	bgt.n	800318c <__sflush_r+0x20>
 8003186:	2000      	movs	r0, #0
 8003188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800318c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800318e:	2e00      	cmp	r6, #0
 8003190:	d0f9      	beq.n	8003186 <__sflush_r+0x1a>
 8003192:	2300      	movs	r3, #0
 8003194:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003198:	682f      	ldr	r7, [r5, #0]
 800319a:	602b      	str	r3, [r5, #0]
 800319c:	d032      	beq.n	8003204 <__sflush_r+0x98>
 800319e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80031a0:	89a3      	ldrh	r3, [r4, #12]
 80031a2:	075a      	lsls	r2, r3, #29
 80031a4:	d505      	bpl.n	80031b2 <__sflush_r+0x46>
 80031a6:	6863      	ldr	r3, [r4, #4]
 80031a8:	1ac0      	subs	r0, r0, r3
 80031aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80031ac:	b10b      	cbz	r3, 80031b2 <__sflush_r+0x46>
 80031ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031b0:	1ac0      	subs	r0, r0, r3
 80031b2:	2300      	movs	r3, #0
 80031b4:	4602      	mov	r2, r0
 80031b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80031b8:	6a21      	ldr	r1, [r4, #32]
 80031ba:	4628      	mov	r0, r5
 80031bc:	47b0      	blx	r6
 80031be:	1c43      	adds	r3, r0, #1
 80031c0:	89a3      	ldrh	r3, [r4, #12]
 80031c2:	d106      	bne.n	80031d2 <__sflush_r+0x66>
 80031c4:	6829      	ldr	r1, [r5, #0]
 80031c6:	291d      	cmp	r1, #29
 80031c8:	d82c      	bhi.n	8003224 <__sflush_r+0xb8>
 80031ca:	4a2a      	ldr	r2, [pc, #168]	; (8003274 <__sflush_r+0x108>)
 80031cc:	40ca      	lsrs	r2, r1
 80031ce:	07d6      	lsls	r6, r2, #31
 80031d0:	d528      	bpl.n	8003224 <__sflush_r+0xb8>
 80031d2:	2200      	movs	r2, #0
 80031d4:	6062      	str	r2, [r4, #4]
 80031d6:	04d9      	lsls	r1, r3, #19
 80031d8:	6922      	ldr	r2, [r4, #16]
 80031da:	6022      	str	r2, [r4, #0]
 80031dc:	d504      	bpl.n	80031e8 <__sflush_r+0x7c>
 80031de:	1c42      	adds	r2, r0, #1
 80031e0:	d101      	bne.n	80031e6 <__sflush_r+0x7a>
 80031e2:	682b      	ldr	r3, [r5, #0]
 80031e4:	b903      	cbnz	r3, 80031e8 <__sflush_r+0x7c>
 80031e6:	6560      	str	r0, [r4, #84]	; 0x54
 80031e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031ea:	602f      	str	r7, [r5, #0]
 80031ec:	2900      	cmp	r1, #0
 80031ee:	d0ca      	beq.n	8003186 <__sflush_r+0x1a>
 80031f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031f4:	4299      	cmp	r1, r3
 80031f6:	d002      	beq.n	80031fe <__sflush_r+0x92>
 80031f8:	4628      	mov	r0, r5
 80031fa:	f000 f9db 	bl	80035b4 <_free_r>
 80031fe:	2000      	movs	r0, #0
 8003200:	6360      	str	r0, [r4, #52]	; 0x34
 8003202:	e7c1      	b.n	8003188 <__sflush_r+0x1c>
 8003204:	6a21      	ldr	r1, [r4, #32]
 8003206:	2301      	movs	r3, #1
 8003208:	4628      	mov	r0, r5
 800320a:	47b0      	blx	r6
 800320c:	1c41      	adds	r1, r0, #1
 800320e:	d1c7      	bne.n	80031a0 <__sflush_r+0x34>
 8003210:	682b      	ldr	r3, [r5, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d0c4      	beq.n	80031a0 <__sflush_r+0x34>
 8003216:	2b1d      	cmp	r3, #29
 8003218:	d001      	beq.n	800321e <__sflush_r+0xb2>
 800321a:	2b16      	cmp	r3, #22
 800321c:	d101      	bne.n	8003222 <__sflush_r+0xb6>
 800321e:	602f      	str	r7, [r5, #0]
 8003220:	e7b1      	b.n	8003186 <__sflush_r+0x1a>
 8003222:	89a3      	ldrh	r3, [r4, #12]
 8003224:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003228:	81a3      	strh	r3, [r4, #12]
 800322a:	e7ad      	b.n	8003188 <__sflush_r+0x1c>
 800322c:	690f      	ldr	r7, [r1, #16]
 800322e:	2f00      	cmp	r7, #0
 8003230:	d0a9      	beq.n	8003186 <__sflush_r+0x1a>
 8003232:	0793      	lsls	r3, r2, #30
 8003234:	680e      	ldr	r6, [r1, #0]
 8003236:	bf08      	it	eq
 8003238:	694b      	ldreq	r3, [r1, #20]
 800323a:	600f      	str	r7, [r1, #0]
 800323c:	bf18      	it	ne
 800323e:	2300      	movne	r3, #0
 8003240:	eba6 0807 	sub.w	r8, r6, r7
 8003244:	608b      	str	r3, [r1, #8]
 8003246:	f1b8 0f00 	cmp.w	r8, #0
 800324a:	dd9c      	ble.n	8003186 <__sflush_r+0x1a>
 800324c:	6a21      	ldr	r1, [r4, #32]
 800324e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003250:	4643      	mov	r3, r8
 8003252:	463a      	mov	r2, r7
 8003254:	4628      	mov	r0, r5
 8003256:	47b0      	blx	r6
 8003258:	2800      	cmp	r0, #0
 800325a:	dc06      	bgt.n	800326a <__sflush_r+0xfe>
 800325c:	89a3      	ldrh	r3, [r4, #12]
 800325e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003262:	81a3      	strh	r3, [r4, #12]
 8003264:	f04f 30ff 	mov.w	r0, #4294967295
 8003268:	e78e      	b.n	8003188 <__sflush_r+0x1c>
 800326a:	4407      	add	r7, r0
 800326c:	eba8 0800 	sub.w	r8, r8, r0
 8003270:	e7e9      	b.n	8003246 <__sflush_r+0xda>
 8003272:	bf00      	nop
 8003274:	20400001 	.word	0x20400001

08003278 <_fflush_r>:
 8003278:	b538      	push	{r3, r4, r5, lr}
 800327a:	690b      	ldr	r3, [r1, #16]
 800327c:	4605      	mov	r5, r0
 800327e:	460c      	mov	r4, r1
 8003280:	b913      	cbnz	r3, 8003288 <_fflush_r+0x10>
 8003282:	2500      	movs	r5, #0
 8003284:	4628      	mov	r0, r5
 8003286:	bd38      	pop	{r3, r4, r5, pc}
 8003288:	b118      	cbz	r0, 8003292 <_fflush_r+0x1a>
 800328a:	6983      	ldr	r3, [r0, #24]
 800328c:	b90b      	cbnz	r3, 8003292 <_fflush_r+0x1a>
 800328e:	f000 f887 	bl	80033a0 <__sinit>
 8003292:	4b14      	ldr	r3, [pc, #80]	; (80032e4 <_fflush_r+0x6c>)
 8003294:	429c      	cmp	r4, r3
 8003296:	d11b      	bne.n	80032d0 <_fflush_r+0x58>
 8003298:	686c      	ldr	r4, [r5, #4]
 800329a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0ef      	beq.n	8003282 <_fflush_r+0xa>
 80032a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80032a4:	07d0      	lsls	r0, r2, #31
 80032a6:	d404      	bmi.n	80032b2 <_fflush_r+0x3a>
 80032a8:	0599      	lsls	r1, r3, #22
 80032aa:	d402      	bmi.n	80032b2 <_fflush_r+0x3a>
 80032ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032ae:	f7ff fd48 	bl	8002d42 <__retarget_lock_acquire_recursive>
 80032b2:	4628      	mov	r0, r5
 80032b4:	4621      	mov	r1, r4
 80032b6:	f7ff ff59 	bl	800316c <__sflush_r>
 80032ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032bc:	07da      	lsls	r2, r3, #31
 80032be:	4605      	mov	r5, r0
 80032c0:	d4e0      	bmi.n	8003284 <_fflush_r+0xc>
 80032c2:	89a3      	ldrh	r3, [r4, #12]
 80032c4:	059b      	lsls	r3, r3, #22
 80032c6:	d4dd      	bmi.n	8003284 <_fflush_r+0xc>
 80032c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032ca:	f7ff fd3b 	bl	8002d44 <__retarget_lock_release_recursive>
 80032ce:	e7d9      	b.n	8003284 <_fflush_r+0xc>
 80032d0:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <_fflush_r+0x70>)
 80032d2:	429c      	cmp	r4, r3
 80032d4:	d101      	bne.n	80032da <_fflush_r+0x62>
 80032d6:	68ac      	ldr	r4, [r5, #8]
 80032d8:	e7df      	b.n	800329a <_fflush_r+0x22>
 80032da:	4b04      	ldr	r3, [pc, #16]	; (80032ec <_fflush_r+0x74>)
 80032dc:	429c      	cmp	r4, r3
 80032de:	bf08      	it	eq
 80032e0:	68ec      	ldreq	r4, [r5, #12]
 80032e2:	e7da      	b.n	800329a <_fflush_r+0x22>
 80032e4:	080038ec 	.word	0x080038ec
 80032e8:	0800390c 	.word	0x0800390c
 80032ec:	080038cc 	.word	0x080038cc

080032f0 <std>:
 80032f0:	2300      	movs	r3, #0
 80032f2:	b510      	push	{r4, lr}
 80032f4:	4604      	mov	r4, r0
 80032f6:	e9c0 3300 	strd	r3, r3, [r0]
 80032fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032fe:	6083      	str	r3, [r0, #8]
 8003300:	8181      	strh	r1, [r0, #12]
 8003302:	6643      	str	r3, [r0, #100]	; 0x64
 8003304:	81c2      	strh	r2, [r0, #14]
 8003306:	6183      	str	r3, [r0, #24]
 8003308:	4619      	mov	r1, r3
 800330a:	2208      	movs	r2, #8
 800330c:	305c      	adds	r0, #92	; 0x5c
 800330e:	f7ff fd28 	bl	8002d62 <memset>
 8003312:	4b05      	ldr	r3, [pc, #20]	; (8003328 <std+0x38>)
 8003314:	6263      	str	r3, [r4, #36]	; 0x24
 8003316:	4b05      	ldr	r3, [pc, #20]	; (800332c <std+0x3c>)
 8003318:	62a3      	str	r3, [r4, #40]	; 0x28
 800331a:	4b05      	ldr	r3, [pc, #20]	; (8003330 <std+0x40>)
 800331c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800331e:	4b05      	ldr	r3, [pc, #20]	; (8003334 <std+0x44>)
 8003320:	6224      	str	r4, [r4, #32]
 8003322:	6323      	str	r3, [r4, #48]	; 0x30
 8003324:	bd10      	pop	{r4, pc}
 8003326:	bf00      	nop
 8003328:	08003729 	.word	0x08003729
 800332c:	0800374b 	.word	0x0800374b
 8003330:	08003783 	.word	0x08003783
 8003334:	080037a7 	.word	0x080037a7

08003338 <_cleanup_r>:
 8003338:	4901      	ldr	r1, [pc, #4]	; (8003340 <_cleanup_r+0x8>)
 800333a:	f000 b8af 	b.w	800349c <_fwalk_reent>
 800333e:	bf00      	nop
 8003340:	08003279 	.word	0x08003279

08003344 <__sfmoreglue>:
 8003344:	b570      	push	{r4, r5, r6, lr}
 8003346:	1e4a      	subs	r2, r1, #1
 8003348:	2568      	movs	r5, #104	; 0x68
 800334a:	4355      	muls	r5, r2
 800334c:	460e      	mov	r6, r1
 800334e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003352:	f000 f97f 	bl	8003654 <_malloc_r>
 8003356:	4604      	mov	r4, r0
 8003358:	b140      	cbz	r0, 800336c <__sfmoreglue+0x28>
 800335a:	2100      	movs	r1, #0
 800335c:	e9c0 1600 	strd	r1, r6, [r0]
 8003360:	300c      	adds	r0, #12
 8003362:	60a0      	str	r0, [r4, #8]
 8003364:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003368:	f7ff fcfb 	bl	8002d62 <memset>
 800336c:	4620      	mov	r0, r4
 800336e:	bd70      	pop	{r4, r5, r6, pc}

08003370 <__sfp_lock_acquire>:
 8003370:	4801      	ldr	r0, [pc, #4]	; (8003378 <__sfp_lock_acquire+0x8>)
 8003372:	f7ff bce6 	b.w	8002d42 <__retarget_lock_acquire_recursive>
 8003376:	bf00      	nop
 8003378:	200014c8 	.word	0x200014c8

0800337c <__sfp_lock_release>:
 800337c:	4801      	ldr	r0, [pc, #4]	; (8003384 <__sfp_lock_release+0x8>)
 800337e:	f7ff bce1 	b.w	8002d44 <__retarget_lock_release_recursive>
 8003382:	bf00      	nop
 8003384:	200014c8 	.word	0x200014c8

08003388 <__sinit_lock_acquire>:
 8003388:	4801      	ldr	r0, [pc, #4]	; (8003390 <__sinit_lock_acquire+0x8>)
 800338a:	f7ff bcda 	b.w	8002d42 <__retarget_lock_acquire_recursive>
 800338e:	bf00      	nop
 8003390:	200014c3 	.word	0x200014c3

08003394 <__sinit_lock_release>:
 8003394:	4801      	ldr	r0, [pc, #4]	; (800339c <__sinit_lock_release+0x8>)
 8003396:	f7ff bcd5 	b.w	8002d44 <__retarget_lock_release_recursive>
 800339a:	bf00      	nop
 800339c:	200014c3 	.word	0x200014c3

080033a0 <__sinit>:
 80033a0:	b510      	push	{r4, lr}
 80033a2:	4604      	mov	r4, r0
 80033a4:	f7ff fff0 	bl	8003388 <__sinit_lock_acquire>
 80033a8:	69a3      	ldr	r3, [r4, #24]
 80033aa:	b11b      	cbz	r3, 80033b4 <__sinit+0x14>
 80033ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033b0:	f7ff bff0 	b.w	8003394 <__sinit_lock_release>
 80033b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80033b8:	6523      	str	r3, [r4, #80]	; 0x50
 80033ba:	4b13      	ldr	r3, [pc, #76]	; (8003408 <__sinit+0x68>)
 80033bc:	4a13      	ldr	r2, [pc, #76]	; (800340c <__sinit+0x6c>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80033c2:	42a3      	cmp	r3, r4
 80033c4:	bf04      	itt	eq
 80033c6:	2301      	moveq	r3, #1
 80033c8:	61a3      	streq	r3, [r4, #24]
 80033ca:	4620      	mov	r0, r4
 80033cc:	f000 f820 	bl	8003410 <__sfp>
 80033d0:	6060      	str	r0, [r4, #4]
 80033d2:	4620      	mov	r0, r4
 80033d4:	f000 f81c 	bl	8003410 <__sfp>
 80033d8:	60a0      	str	r0, [r4, #8]
 80033da:	4620      	mov	r0, r4
 80033dc:	f000 f818 	bl	8003410 <__sfp>
 80033e0:	2200      	movs	r2, #0
 80033e2:	60e0      	str	r0, [r4, #12]
 80033e4:	2104      	movs	r1, #4
 80033e6:	6860      	ldr	r0, [r4, #4]
 80033e8:	f7ff ff82 	bl	80032f0 <std>
 80033ec:	68a0      	ldr	r0, [r4, #8]
 80033ee:	2201      	movs	r2, #1
 80033f0:	2109      	movs	r1, #9
 80033f2:	f7ff ff7d 	bl	80032f0 <std>
 80033f6:	68e0      	ldr	r0, [r4, #12]
 80033f8:	2202      	movs	r2, #2
 80033fa:	2112      	movs	r1, #18
 80033fc:	f7ff ff78 	bl	80032f0 <std>
 8003400:	2301      	movs	r3, #1
 8003402:	61a3      	str	r3, [r4, #24]
 8003404:	e7d2      	b.n	80033ac <__sinit+0xc>
 8003406:	bf00      	nop
 8003408:	080038c8 	.word	0x080038c8
 800340c:	08003339 	.word	0x08003339

08003410 <__sfp>:
 8003410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003412:	4607      	mov	r7, r0
 8003414:	f7ff ffac 	bl	8003370 <__sfp_lock_acquire>
 8003418:	4b1e      	ldr	r3, [pc, #120]	; (8003494 <__sfp+0x84>)
 800341a:	681e      	ldr	r6, [r3, #0]
 800341c:	69b3      	ldr	r3, [r6, #24]
 800341e:	b913      	cbnz	r3, 8003426 <__sfp+0x16>
 8003420:	4630      	mov	r0, r6
 8003422:	f7ff ffbd 	bl	80033a0 <__sinit>
 8003426:	3648      	adds	r6, #72	; 0x48
 8003428:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800342c:	3b01      	subs	r3, #1
 800342e:	d503      	bpl.n	8003438 <__sfp+0x28>
 8003430:	6833      	ldr	r3, [r6, #0]
 8003432:	b30b      	cbz	r3, 8003478 <__sfp+0x68>
 8003434:	6836      	ldr	r6, [r6, #0]
 8003436:	e7f7      	b.n	8003428 <__sfp+0x18>
 8003438:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800343c:	b9d5      	cbnz	r5, 8003474 <__sfp+0x64>
 800343e:	4b16      	ldr	r3, [pc, #88]	; (8003498 <__sfp+0x88>)
 8003440:	60e3      	str	r3, [r4, #12]
 8003442:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003446:	6665      	str	r5, [r4, #100]	; 0x64
 8003448:	f7ff fc7a 	bl	8002d40 <__retarget_lock_init_recursive>
 800344c:	f7ff ff96 	bl	800337c <__sfp_lock_release>
 8003450:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003454:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003458:	6025      	str	r5, [r4, #0]
 800345a:	61a5      	str	r5, [r4, #24]
 800345c:	2208      	movs	r2, #8
 800345e:	4629      	mov	r1, r5
 8003460:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003464:	f7ff fc7d 	bl	8002d62 <memset>
 8003468:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800346c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003470:	4620      	mov	r0, r4
 8003472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003474:	3468      	adds	r4, #104	; 0x68
 8003476:	e7d9      	b.n	800342c <__sfp+0x1c>
 8003478:	2104      	movs	r1, #4
 800347a:	4638      	mov	r0, r7
 800347c:	f7ff ff62 	bl	8003344 <__sfmoreglue>
 8003480:	4604      	mov	r4, r0
 8003482:	6030      	str	r0, [r6, #0]
 8003484:	2800      	cmp	r0, #0
 8003486:	d1d5      	bne.n	8003434 <__sfp+0x24>
 8003488:	f7ff ff78 	bl	800337c <__sfp_lock_release>
 800348c:	230c      	movs	r3, #12
 800348e:	603b      	str	r3, [r7, #0]
 8003490:	e7ee      	b.n	8003470 <__sfp+0x60>
 8003492:	bf00      	nop
 8003494:	080038c8 	.word	0x080038c8
 8003498:	ffff0001 	.word	0xffff0001

0800349c <_fwalk_reent>:
 800349c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034a0:	4606      	mov	r6, r0
 80034a2:	4688      	mov	r8, r1
 80034a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80034a8:	2700      	movs	r7, #0
 80034aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80034ae:	f1b9 0901 	subs.w	r9, r9, #1
 80034b2:	d505      	bpl.n	80034c0 <_fwalk_reent+0x24>
 80034b4:	6824      	ldr	r4, [r4, #0]
 80034b6:	2c00      	cmp	r4, #0
 80034b8:	d1f7      	bne.n	80034aa <_fwalk_reent+0xe>
 80034ba:	4638      	mov	r0, r7
 80034bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034c0:	89ab      	ldrh	r3, [r5, #12]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d907      	bls.n	80034d6 <_fwalk_reent+0x3a>
 80034c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80034ca:	3301      	adds	r3, #1
 80034cc:	d003      	beq.n	80034d6 <_fwalk_reent+0x3a>
 80034ce:	4629      	mov	r1, r5
 80034d0:	4630      	mov	r0, r6
 80034d2:	47c0      	blx	r8
 80034d4:	4307      	orrs	r7, r0
 80034d6:	3568      	adds	r5, #104	; 0x68
 80034d8:	e7e9      	b.n	80034ae <_fwalk_reent+0x12>

080034da <__swhatbuf_r>:
 80034da:	b570      	push	{r4, r5, r6, lr}
 80034dc:	460e      	mov	r6, r1
 80034de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034e2:	2900      	cmp	r1, #0
 80034e4:	b096      	sub	sp, #88	; 0x58
 80034e6:	4614      	mov	r4, r2
 80034e8:	461d      	mov	r5, r3
 80034ea:	da07      	bge.n	80034fc <__swhatbuf_r+0x22>
 80034ec:	2300      	movs	r3, #0
 80034ee:	602b      	str	r3, [r5, #0]
 80034f0:	89b3      	ldrh	r3, [r6, #12]
 80034f2:	061a      	lsls	r2, r3, #24
 80034f4:	d410      	bmi.n	8003518 <__swhatbuf_r+0x3e>
 80034f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034fa:	e00e      	b.n	800351a <__swhatbuf_r+0x40>
 80034fc:	466a      	mov	r2, sp
 80034fe:	f000 f979 	bl	80037f4 <_fstat_r>
 8003502:	2800      	cmp	r0, #0
 8003504:	dbf2      	blt.n	80034ec <__swhatbuf_r+0x12>
 8003506:	9a01      	ldr	r2, [sp, #4]
 8003508:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800350c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003510:	425a      	negs	r2, r3
 8003512:	415a      	adcs	r2, r3
 8003514:	602a      	str	r2, [r5, #0]
 8003516:	e7ee      	b.n	80034f6 <__swhatbuf_r+0x1c>
 8003518:	2340      	movs	r3, #64	; 0x40
 800351a:	2000      	movs	r0, #0
 800351c:	6023      	str	r3, [r4, #0]
 800351e:	b016      	add	sp, #88	; 0x58
 8003520:	bd70      	pop	{r4, r5, r6, pc}
	...

08003524 <__smakebuf_r>:
 8003524:	898b      	ldrh	r3, [r1, #12]
 8003526:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003528:	079d      	lsls	r5, r3, #30
 800352a:	4606      	mov	r6, r0
 800352c:	460c      	mov	r4, r1
 800352e:	d507      	bpl.n	8003540 <__smakebuf_r+0x1c>
 8003530:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003534:	6023      	str	r3, [r4, #0]
 8003536:	6123      	str	r3, [r4, #16]
 8003538:	2301      	movs	r3, #1
 800353a:	6163      	str	r3, [r4, #20]
 800353c:	b002      	add	sp, #8
 800353e:	bd70      	pop	{r4, r5, r6, pc}
 8003540:	ab01      	add	r3, sp, #4
 8003542:	466a      	mov	r2, sp
 8003544:	f7ff ffc9 	bl	80034da <__swhatbuf_r>
 8003548:	9900      	ldr	r1, [sp, #0]
 800354a:	4605      	mov	r5, r0
 800354c:	4630      	mov	r0, r6
 800354e:	f000 f881 	bl	8003654 <_malloc_r>
 8003552:	b948      	cbnz	r0, 8003568 <__smakebuf_r+0x44>
 8003554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003558:	059a      	lsls	r2, r3, #22
 800355a:	d4ef      	bmi.n	800353c <__smakebuf_r+0x18>
 800355c:	f023 0303 	bic.w	r3, r3, #3
 8003560:	f043 0302 	orr.w	r3, r3, #2
 8003564:	81a3      	strh	r3, [r4, #12]
 8003566:	e7e3      	b.n	8003530 <__smakebuf_r+0xc>
 8003568:	4b0d      	ldr	r3, [pc, #52]	; (80035a0 <__smakebuf_r+0x7c>)
 800356a:	62b3      	str	r3, [r6, #40]	; 0x28
 800356c:	89a3      	ldrh	r3, [r4, #12]
 800356e:	6020      	str	r0, [r4, #0]
 8003570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003574:	81a3      	strh	r3, [r4, #12]
 8003576:	9b00      	ldr	r3, [sp, #0]
 8003578:	6163      	str	r3, [r4, #20]
 800357a:	9b01      	ldr	r3, [sp, #4]
 800357c:	6120      	str	r0, [r4, #16]
 800357e:	b15b      	cbz	r3, 8003598 <__smakebuf_r+0x74>
 8003580:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003584:	4630      	mov	r0, r6
 8003586:	f000 f947 	bl	8003818 <_isatty_r>
 800358a:	b128      	cbz	r0, 8003598 <__smakebuf_r+0x74>
 800358c:	89a3      	ldrh	r3, [r4, #12]
 800358e:	f023 0303 	bic.w	r3, r3, #3
 8003592:	f043 0301 	orr.w	r3, r3, #1
 8003596:	81a3      	strh	r3, [r4, #12]
 8003598:	89a0      	ldrh	r0, [r4, #12]
 800359a:	4305      	orrs	r5, r0
 800359c:	81a5      	strh	r5, [r4, #12]
 800359e:	e7cd      	b.n	800353c <__smakebuf_r+0x18>
 80035a0:	08003339 	.word	0x08003339

080035a4 <malloc>:
 80035a4:	4b02      	ldr	r3, [pc, #8]	; (80035b0 <malloc+0xc>)
 80035a6:	4601      	mov	r1, r0
 80035a8:	6818      	ldr	r0, [r3, #0]
 80035aa:	f000 b853 	b.w	8003654 <_malloc_r>
 80035ae:	bf00      	nop
 80035b0:	20000010 	.word	0x20000010

080035b4 <_free_r>:
 80035b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80035b6:	2900      	cmp	r1, #0
 80035b8:	d048      	beq.n	800364c <_free_r+0x98>
 80035ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035be:	9001      	str	r0, [sp, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f1a1 0404 	sub.w	r4, r1, #4
 80035c6:	bfb8      	it	lt
 80035c8:	18e4      	addlt	r4, r4, r3
 80035ca:	f000 f947 	bl	800385c <__malloc_lock>
 80035ce:	4a20      	ldr	r2, [pc, #128]	; (8003650 <_free_r+0x9c>)
 80035d0:	9801      	ldr	r0, [sp, #4]
 80035d2:	6813      	ldr	r3, [r2, #0]
 80035d4:	4615      	mov	r5, r2
 80035d6:	b933      	cbnz	r3, 80035e6 <_free_r+0x32>
 80035d8:	6063      	str	r3, [r4, #4]
 80035da:	6014      	str	r4, [r2, #0]
 80035dc:	b003      	add	sp, #12
 80035de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80035e2:	f000 b941 	b.w	8003868 <__malloc_unlock>
 80035e6:	42a3      	cmp	r3, r4
 80035e8:	d90b      	bls.n	8003602 <_free_r+0x4e>
 80035ea:	6821      	ldr	r1, [r4, #0]
 80035ec:	1862      	adds	r2, r4, r1
 80035ee:	4293      	cmp	r3, r2
 80035f0:	bf04      	itt	eq
 80035f2:	681a      	ldreq	r2, [r3, #0]
 80035f4:	685b      	ldreq	r3, [r3, #4]
 80035f6:	6063      	str	r3, [r4, #4]
 80035f8:	bf04      	itt	eq
 80035fa:	1852      	addeq	r2, r2, r1
 80035fc:	6022      	streq	r2, [r4, #0]
 80035fe:	602c      	str	r4, [r5, #0]
 8003600:	e7ec      	b.n	80035dc <_free_r+0x28>
 8003602:	461a      	mov	r2, r3
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	b10b      	cbz	r3, 800360c <_free_r+0x58>
 8003608:	42a3      	cmp	r3, r4
 800360a:	d9fa      	bls.n	8003602 <_free_r+0x4e>
 800360c:	6811      	ldr	r1, [r2, #0]
 800360e:	1855      	adds	r5, r2, r1
 8003610:	42a5      	cmp	r5, r4
 8003612:	d10b      	bne.n	800362c <_free_r+0x78>
 8003614:	6824      	ldr	r4, [r4, #0]
 8003616:	4421      	add	r1, r4
 8003618:	1854      	adds	r4, r2, r1
 800361a:	42a3      	cmp	r3, r4
 800361c:	6011      	str	r1, [r2, #0]
 800361e:	d1dd      	bne.n	80035dc <_free_r+0x28>
 8003620:	681c      	ldr	r4, [r3, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	6053      	str	r3, [r2, #4]
 8003626:	4421      	add	r1, r4
 8003628:	6011      	str	r1, [r2, #0]
 800362a:	e7d7      	b.n	80035dc <_free_r+0x28>
 800362c:	d902      	bls.n	8003634 <_free_r+0x80>
 800362e:	230c      	movs	r3, #12
 8003630:	6003      	str	r3, [r0, #0]
 8003632:	e7d3      	b.n	80035dc <_free_r+0x28>
 8003634:	6825      	ldr	r5, [r4, #0]
 8003636:	1961      	adds	r1, r4, r5
 8003638:	428b      	cmp	r3, r1
 800363a:	bf04      	itt	eq
 800363c:	6819      	ldreq	r1, [r3, #0]
 800363e:	685b      	ldreq	r3, [r3, #4]
 8003640:	6063      	str	r3, [r4, #4]
 8003642:	bf04      	itt	eq
 8003644:	1949      	addeq	r1, r1, r5
 8003646:	6021      	streq	r1, [r4, #0]
 8003648:	6054      	str	r4, [r2, #4]
 800364a:	e7c7      	b.n	80035dc <_free_r+0x28>
 800364c:	b003      	add	sp, #12
 800364e:	bd30      	pop	{r4, r5, pc}
 8003650:	200010b8 	.word	0x200010b8

08003654 <_malloc_r>:
 8003654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003656:	1ccd      	adds	r5, r1, #3
 8003658:	f025 0503 	bic.w	r5, r5, #3
 800365c:	3508      	adds	r5, #8
 800365e:	2d0c      	cmp	r5, #12
 8003660:	bf38      	it	cc
 8003662:	250c      	movcc	r5, #12
 8003664:	2d00      	cmp	r5, #0
 8003666:	4606      	mov	r6, r0
 8003668:	db01      	blt.n	800366e <_malloc_r+0x1a>
 800366a:	42a9      	cmp	r1, r5
 800366c:	d903      	bls.n	8003676 <_malloc_r+0x22>
 800366e:	230c      	movs	r3, #12
 8003670:	6033      	str	r3, [r6, #0]
 8003672:	2000      	movs	r0, #0
 8003674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003676:	f000 f8f1 	bl	800385c <__malloc_lock>
 800367a:	4921      	ldr	r1, [pc, #132]	; (8003700 <_malloc_r+0xac>)
 800367c:	680a      	ldr	r2, [r1, #0]
 800367e:	4614      	mov	r4, r2
 8003680:	b99c      	cbnz	r4, 80036aa <_malloc_r+0x56>
 8003682:	4f20      	ldr	r7, [pc, #128]	; (8003704 <_malloc_r+0xb0>)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	b923      	cbnz	r3, 8003692 <_malloc_r+0x3e>
 8003688:	4621      	mov	r1, r4
 800368a:	4630      	mov	r0, r6
 800368c:	f000 f83c 	bl	8003708 <_sbrk_r>
 8003690:	6038      	str	r0, [r7, #0]
 8003692:	4629      	mov	r1, r5
 8003694:	4630      	mov	r0, r6
 8003696:	f000 f837 	bl	8003708 <_sbrk_r>
 800369a:	1c43      	adds	r3, r0, #1
 800369c:	d123      	bne.n	80036e6 <_malloc_r+0x92>
 800369e:	230c      	movs	r3, #12
 80036a0:	6033      	str	r3, [r6, #0]
 80036a2:	4630      	mov	r0, r6
 80036a4:	f000 f8e0 	bl	8003868 <__malloc_unlock>
 80036a8:	e7e3      	b.n	8003672 <_malloc_r+0x1e>
 80036aa:	6823      	ldr	r3, [r4, #0]
 80036ac:	1b5b      	subs	r3, r3, r5
 80036ae:	d417      	bmi.n	80036e0 <_malloc_r+0x8c>
 80036b0:	2b0b      	cmp	r3, #11
 80036b2:	d903      	bls.n	80036bc <_malloc_r+0x68>
 80036b4:	6023      	str	r3, [r4, #0]
 80036b6:	441c      	add	r4, r3
 80036b8:	6025      	str	r5, [r4, #0]
 80036ba:	e004      	b.n	80036c6 <_malloc_r+0x72>
 80036bc:	6863      	ldr	r3, [r4, #4]
 80036be:	42a2      	cmp	r2, r4
 80036c0:	bf0c      	ite	eq
 80036c2:	600b      	streq	r3, [r1, #0]
 80036c4:	6053      	strne	r3, [r2, #4]
 80036c6:	4630      	mov	r0, r6
 80036c8:	f000 f8ce 	bl	8003868 <__malloc_unlock>
 80036cc:	f104 000b 	add.w	r0, r4, #11
 80036d0:	1d23      	adds	r3, r4, #4
 80036d2:	f020 0007 	bic.w	r0, r0, #7
 80036d6:	1ac2      	subs	r2, r0, r3
 80036d8:	d0cc      	beq.n	8003674 <_malloc_r+0x20>
 80036da:	1a1b      	subs	r3, r3, r0
 80036dc:	50a3      	str	r3, [r4, r2]
 80036de:	e7c9      	b.n	8003674 <_malloc_r+0x20>
 80036e0:	4622      	mov	r2, r4
 80036e2:	6864      	ldr	r4, [r4, #4]
 80036e4:	e7cc      	b.n	8003680 <_malloc_r+0x2c>
 80036e6:	1cc4      	adds	r4, r0, #3
 80036e8:	f024 0403 	bic.w	r4, r4, #3
 80036ec:	42a0      	cmp	r0, r4
 80036ee:	d0e3      	beq.n	80036b8 <_malloc_r+0x64>
 80036f0:	1a21      	subs	r1, r4, r0
 80036f2:	4630      	mov	r0, r6
 80036f4:	f000 f808 	bl	8003708 <_sbrk_r>
 80036f8:	3001      	adds	r0, #1
 80036fa:	d1dd      	bne.n	80036b8 <_malloc_r+0x64>
 80036fc:	e7cf      	b.n	800369e <_malloc_r+0x4a>
 80036fe:	bf00      	nop
 8003700:	200010b8 	.word	0x200010b8
 8003704:	200010bc 	.word	0x200010bc

08003708 <_sbrk_r>:
 8003708:	b538      	push	{r3, r4, r5, lr}
 800370a:	4d06      	ldr	r5, [pc, #24]	; (8003724 <_sbrk_r+0x1c>)
 800370c:	2300      	movs	r3, #0
 800370e:	4604      	mov	r4, r0
 8003710:	4608      	mov	r0, r1
 8003712:	602b      	str	r3, [r5, #0]
 8003714:	f7fd fc00 	bl	8000f18 <_sbrk>
 8003718:	1c43      	adds	r3, r0, #1
 800371a:	d102      	bne.n	8003722 <_sbrk_r+0x1a>
 800371c:	682b      	ldr	r3, [r5, #0]
 800371e:	b103      	cbz	r3, 8003722 <_sbrk_r+0x1a>
 8003720:	6023      	str	r3, [r4, #0]
 8003722:	bd38      	pop	{r3, r4, r5, pc}
 8003724:	200014cc 	.word	0x200014cc

08003728 <__sread>:
 8003728:	b510      	push	{r4, lr}
 800372a:	460c      	mov	r4, r1
 800372c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003730:	f000 f8a0 	bl	8003874 <_read_r>
 8003734:	2800      	cmp	r0, #0
 8003736:	bfab      	itete	ge
 8003738:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800373a:	89a3      	ldrhlt	r3, [r4, #12]
 800373c:	181b      	addge	r3, r3, r0
 800373e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003742:	bfac      	ite	ge
 8003744:	6563      	strge	r3, [r4, #84]	; 0x54
 8003746:	81a3      	strhlt	r3, [r4, #12]
 8003748:	bd10      	pop	{r4, pc}

0800374a <__swrite>:
 800374a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800374e:	461f      	mov	r7, r3
 8003750:	898b      	ldrh	r3, [r1, #12]
 8003752:	05db      	lsls	r3, r3, #23
 8003754:	4605      	mov	r5, r0
 8003756:	460c      	mov	r4, r1
 8003758:	4616      	mov	r6, r2
 800375a:	d505      	bpl.n	8003768 <__swrite+0x1e>
 800375c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003760:	2302      	movs	r3, #2
 8003762:	2200      	movs	r2, #0
 8003764:	f000 f868 	bl	8003838 <_lseek_r>
 8003768:	89a3      	ldrh	r3, [r4, #12]
 800376a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800376e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003772:	81a3      	strh	r3, [r4, #12]
 8003774:	4632      	mov	r2, r6
 8003776:	463b      	mov	r3, r7
 8003778:	4628      	mov	r0, r5
 800377a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800377e:	f000 b817 	b.w	80037b0 <_write_r>

08003782 <__sseek>:
 8003782:	b510      	push	{r4, lr}
 8003784:	460c      	mov	r4, r1
 8003786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800378a:	f000 f855 	bl	8003838 <_lseek_r>
 800378e:	1c43      	adds	r3, r0, #1
 8003790:	89a3      	ldrh	r3, [r4, #12]
 8003792:	bf15      	itete	ne
 8003794:	6560      	strne	r0, [r4, #84]	; 0x54
 8003796:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800379a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800379e:	81a3      	strheq	r3, [r4, #12]
 80037a0:	bf18      	it	ne
 80037a2:	81a3      	strhne	r3, [r4, #12]
 80037a4:	bd10      	pop	{r4, pc}

080037a6 <__sclose>:
 80037a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037aa:	f000 b813 	b.w	80037d4 <_close_r>
	...

080037b0 <_write_r>:
 80037b0:	b538      	push	{r3, r4, r5, lr}
 80037b2:	4d07      	ldr	r5, [pc, #28]	; (80037d0 <_write_r+0x20>)
 80037b4:	4604      	mov	r4, r0
 80037b6:	4608      	mov	r0, r1
 80037b8:	4611      	mov	r1, r2
 80037ba:	2200      	movs	r2, #0
 80037bc:	602a      	str	r2, [r5, #0]
 80037be:	461a      	mov	r2, r3
 80037c0:	f7fd fca8 	bl	8001114 <_write>
 80037c4:	1c43      	adds	r3, r0, #1
 80037c6:	d102      	bne.n	80037ce <_write_r+0x1e>
 80037c8:	682b      	ldr	r3, [r5, #0]
 80037ca:	b103      	cbz	r3, 80037ce <_write_r+0x1e>
 80037cc:	6023      	str	r3, [r4, #0]
 80037ce:	bd38      	pop	{r3, r4, r5, pc}
 80037d0:	200014cc 	.word	0x200014cc

080037d4 <_close_r>:
 80037d4:	b538      	push	{r3, r4, r5, lr}
 80037d6:	4d06      	ldr	r5, [pc, #24]	; (80037f0 <_close_r+0x1c>)
 80037d8:	2300      	movs	r3, #0
 80037da:	4604      	mov	r4, r0
 80037dc:	4608      	mov	r0, r1
 80037de:	602b      	str	r3, [r5, #0]
 80037e0:	f7fd fb66 	bl	8000eb0 <_close>
 80037e4:	1c43      	adds	r3, r0, #1
 80037e6:	d102      	bne.n	80037ee <_close_r+0x1a>
 80037e8:	682b      	ldr	r3, [r5, #0]
 80037ea:	b103      	cbz	r3, 80037ee <_close_r+0x1a>
 80037ec:	6023      	str	r3, [r4, #0]
 80037ee:	bd38      	pop	{r3, r4, r5, pc}
 80037f0:	200014cc 	.word	0x200014cc

080037f4 <_fstat_r>:
 80037f4:	b538      	push	{r3, r4, r5, lr}
 80037f6:	4d07      	ldr	r5, [pc, #28]	; (8003814 <_fstat_r+0x20>)
 80037f8:	2300      	movs	r3, #0
 80037fa:	4604      	mov	r4, r0
 80037fc:	4608      	mov	r0, r1
 80037fe:	4611      	mov	r1, r2
 8003800:	602b      	str	r3, [r5, #0]
 8003802:	f7fd fb61 	bl	8000ec8 <_fstat>
 8003806:	1c43      	adds	r3, r0, #1
 8003808:	d102      	bne.n	8003810 <_fstat_r+0x1c>
 800380a:	682b      	ldr	r3, [r5, #0]
 800380c:	b103      	cbz	r3, 8003810 <_fstat_r+0x1c>
 800380e:	6023      	str	r3, [r4, #0]
 8003810:	bd38      	pop	{r3, r4, r5, pc}
 8003812:	bf00      	nop
 8003814:	200014cc 	.word	0x200014cc

08003818 <_isatty_r>:
 8003818:	b538      	push	{r3, r4, r5, lr}
 800381a:	4d06      	ldr	r5, [pc, #24]	; (8003834 <_isatty_r+0x1c>)
 800381c:	2300      	movs	r3, #0
 800381e:	4604      	mov	r4, r0
 8003820:	4608      	mov	r0, r1
 8003822:	602b      	str	r3, [r5, #0]
 8003824:	f7fd fb60 	bl	8000ee8 <_isatty>
 8003828:	1c43      	adds	r3, r0, #1
 800382a:	d102      	bne.n	8003832 <_isatty_r+0x1a>
 800382c:	682b      	ldr	r3, [r5, #0]
 800382e:	b103      	cbz	r3, 8003832 <_isatty_r+0x1a>
 8003830:	6023      	str	r3, [r4, #0]
 8003832:	bd38      	pop	{r3, r4, r5, pc}
 8003834:	200014cc 	.word	0x200014cc

08003838 <_lseek_r>:
 8003838:	b538      	push	{r3, r4, r5, lr}
 800383a:	4d07      	ldr	r5, [pc, #28]	; (8003858 <_lseek_r+0x20>)
 800383c:	4604      	mov	r4, r0
 800383e:	4608      	mov	r0, r1
 8003840:	4611      	mov	r1, r2
 8003842:	2200      	movs	r2, #0
 8003844:	602a      	str	r2, [r5, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	f7fd fb59 	bl	8000efe <_lseek>
 800384c:	1c43      	adds	r3, r0, #1
 800384e:	d102      	bne.n	8003856 <_lseek_r+0x1e>
 8003850:	682b      	ldr	r3, [r5, #0]
 8003852:	b103      	cbz	r3, 8003856 <_lseek_r+0x1e>
 8003854:	6023      	str	r3, [r4, #0]
 8003856:	bd38      	pop	{r3, r4, r5, pc}
 8003858:	200014cc 	.word	0x200014cc

0800385c <__malloc_lock>:
 800385c:	4801      	ldr	r0, [pc, #4]	; (8003864 <__malloc_lock+0x8>)
 800385e:	f7ff ba70 	b.w	8002d42 <__retarget_lock_acquire_recursive>
 8003862:	bf00      	nop
 8003864:	200014c4 	.word	0x200014c4

08003868 <__malloc_unlock>:
 8003868:	4801      	ldr	r0, [pc, #4]	; (8003870 <__malloc_unlock+0x8>)
 800386a:	f7ff ba6b 	b.w	8002d44 <__retarget_lock_release_recursive>
 800386e:	bf00      	nop
 8003870:	200014c4 	.word	0x200014c4

08003874 <_read_r>:
 8003874:	b538      	push	{r3, r4, r5, lr}
 8003876:	4d07      	ldr	r5, [pc, #28]	; (8003894 <_read_r+0x20>)
 8003878:	4604      	mov	r4, r0
 800387a:	4608      	mov	r0, r1
 800387c:	4611      	mov	r1, r2
 800387e:	2200      	movs	r2, #0
 8003880:	602a      	str	r2, [r5, #0]
 8003882:	461a      	mov	r2, r3
 8003884:	f7fd fc14 	bl	80010b0 <_read>
 8003888:	1c43      	adds	r3, r0, #1
 800388a:	d102      	bne.n	8003892 <_read_r+0x1e>
 800388c:	682b      	ldr	r3, [r5, #0]
 800388e:	b103      	cbz	r3, 8003892 <_read_r+0x1e>
 8003890:	6023      	str	r3, [r4, #0]
 8003892:	bd38      	pop	{r3, r4, r5, pc}
 8003894:	200014cc 	.word	0x200014cc

08003898 <_init>:
 8003898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389a:	bf00      	nop
 800389c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800389e:	bc08      	pop	{r3}
 80038a0:	469e      	mov	lr, r3
 80038a2:	4770      	bx	lr

080038a4 <_fini>:
 80038a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038a6:	bf00      	nop
 80038a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038aa:	bc08      	pop	{r3}
 80038ac:	469e      	mov	lr, r3
 80038ae:	4770      	bx	lr
