;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -0
	ADD #270, <1
	MOV -66, <-20
	ADD #270, <1
	MOV -66, <-20
	JMZ 0, 908
	ADD #270, <1
	SUB #0, -0
	JMZ 0, 908
	SLT 20, @12
	SLT 20, @12
	DJN 1, -20
	SUB 12, 10
	SUB @121, 108
	DJN @121, -103
	JMP -1, @-20
	SUB 20, @12
	SUB @-127, 100
	SUB <662, @220
	JMP -1, @-20
	SLT #12, @200
	JMP -207, @-120
	CMP #662, @200
	SUB <662, @220
	SUB <262, @220
	SUB #662, @200
	DJN -1, @-20
	DJN -1, @-20
	JMP <415, 21
	JMN @12, #201
	DAT #-1, #-20
	JMN -90, #402
	SUB @121, 103
	JMP 12, @10
	SPL 0, <402
	SLT 50, 939
	JMP 12, @10
	DJN 0, -40
	CMP -207, <-120
	SUB #12, @200
	MOV -7, <-20
	SPL 0, <402
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 300, 97
