/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_3z;
  wire celloutsig_0_7z;
  reg [11:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = ~celloutsig_0_22z;
  assign celloutsig_0_14z = ~celloutsig_0_3z[8];
  assign celloutsig_1_1z = ~in_data[154];
  assign celloutsig_1_12z = ~celloutsig_1_0z;
  assign celloutsig_1_10z = ~celloutsig_1_6z;
  assign celloutsig_1_19z = ~celloutsig_1_11z;
  assign celloutsig_0_2z = ~in_data[85];
  assign celloutsig_0_0z = in_data[11] & ~(in_data[84]);
  assign celloutsig_1_0z = in_data[103] & ~(in_data[180]);
  assign celloutsig_1_4z = celloutsig_1_1z & ~(in_data[162]);
  assign celloutsig_1_5z = celloutsig_1_12z & ~(celloutsig_1_12z);
  assign celloutsig_1_6z = celloutsig_1_12z & ~(in_data[128]);
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_6z);
  assign celloutsig_1_11z = celloutsig_1_10z & ~(celloutsig_1_8z);
  assign celloutsig_1_18z = celloutsig_1_5z & ~(celloutsig_1_4z);
  assign celloutsig_0_7z = celloutsig_0_0z & ~(in_data[54]);
  assign celloutsig_0_12z = celloutsig_0_2z & ~(celloutsig_0_16z);
  assign celloutsig_0_15z = celloutsig_0_7z & ~(celloutsig_0_12z);
  assign celloutsig_0_16z = in_data[39] & ~(in_data[73]);
  assign celloutsig_0_17z = celloutsig_0_7z & ~(celloutsig_0_15z);
  assign celloutsig_0_22z = celloutsig_0_17z & ~(celloutsig_0_8z[10]);
  always_latch
    if (celloutsig_1_11z) celloutsig_0_8z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_11z) celloutsig_0_3z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[91:88], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_16z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_14z };
endmodule
