<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 637</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page637-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce637.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 18</p>
<p style="position:absolute;top:120px;left:527px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft05">Intel&#160;64&#160;and&#160;IA-32&#160;architectures provide facilities for monitoring performance&#160;via a PMU (Performance&#160;Monitoring&#160;<br/>Unit).</p>
<p style="position:absolute;top:262px;left:68px;white-space:nowrap" class="ft03">18.1 PERFORMANCE&#160;</p>
<p style="position:absolute;top:262px;left:296px;white-space:nowrap" class="ft03">MONITORING&#160;</p>
<p style="position:absolute;top:262px;left:423px;white-space:nowrap" class="ft03">OVERVIEW</p>
<p style="position:absolute;top:298px;left:68px;white-space:nowrap" class="ft06">Performance&#160;monitoring&#160;was introduced in&#160;the Pentium&#160;processor with a&#160;set of&#160;model-specific&#160;performance-moni-<br/>toring&#160;counter MSRs. These&#160;counters&#160;permit selection of&#160;processor performance parameters to&#160;be&#160;monitored and&#160;<br/>measured.&#160;The&#160;information obtained&#160;from these&#160;counters&#160;can&#160;be used for tuning&#160;system&#160;and&#160;compiler perfor-<br/>mance.&#160;<br/>In Intel&#160;P6 family&#160;of processors,&#160;the performance monitoring mechanism was enhanced&#160;to&#160;permit a wider&#160;selection&#160;<br/>of events&#160;to be monitored&#160;and to&#160;allow&#160;greater control events&#160;to be monitored. Next, Intel processors based&#160;on&#160;<br/>Intel&#160;NetBurst microarchitecture&#160;introduced&#160;a distributed&#160;style of&#160;performance&#160;monitoring mechanism and&#160;perfor-<br/>mance events.<br/>The&#160;performance monitoring mechanisms&#160;and&#160;performance&#160;events&#160;defined for the&#160;Pentium, P6 family,&#160;and Intel&#160;<br/>processors&#160;based on Intel NetBurst&#160;microarchitecture are&#160;not architectural. They&#160;are&#160;all model&#160;specific&#160;(not&#160;<br/>compatible among processor families). Intel Core Solo and&#160;Intel&#160;Core&#160;Duo&#160;processors support a&#160;set&#160;of&#160;architectural&#160;<br/>performance events and a set of non-architectural performance events. Newer Intel processor generations support&#160;<br/>enhanced&#160;architectural performance&#160;events&#160;and non-architectural performance events.<br/>Starting with Intel Core&#160;Solo&#160;and&#160;Intel&#160;Core Duo processors, there are two classes of performance&#160;monitoring capa-<br/>bilities. The&#160;first class&#160;supports&#160;events&#160;for monitoring&#160;performance using&#160;counting or&#160;interrupt-based event&#160;<br/>sampling&#160;usage.&#160;These events&#160;are non-architectural and&#160;vary from&#160;one processor model to&#160;another.&#160;They&#160;are&#160;<br/>similar to&#160;those available&#160;in Pentium M&#160;processors. These&#160;non-architectural&#160;performance monitoring events are&#160;<br/>specific to&#160;the&#160;microarchitecture&#160;and may&#160;change&#160;with enhancements. They&#160;are discussed&#160;<a href="o_fe12b1e2a880e0ce-651.html">in Section 18.3, “Perfor-<br/>mance Monitoring&#160;(Intel®&#160;Core™&#160;Solo&#160;and Intel®&#160;Core™ Duo&#160;Processors).”&#160;</a>Non-architectural events for a&#160;given&#160;<br/>microarchitecture&#160;can not be enumerated&#160;using CPUID;&#160;and&#160;they are&#160;listed in<a href="o_fe12b1e2a880e0ce-757.html">&#160;Chapter&#160;19, “Performance-<br/>Monitoring&#160;Events.”<br/></a>The&#160;second class&#160;of&#160;performance monitoring capabilities&#160;is referred to&#160;as architectural performance&#160;monitoring.&#160;<br/>This class supports the same counting and Interrupt-based&#160;event sampling usages, with a smaller set of available&#160;<br/>events.&#160;The&#160;visible&#160;behavior of architectural performance&#160;events&#160;is consistent&#160;across processor implementations.&#160;<br/>Availability of architectural&#160;performance monitoring capabilities is enumerated&#160;using the CPUID.0AH. These events&#160;<br/>are&#160;discussed in&#160;<a href="o_fe12b1e2a880e0ce-638.html">Section&#160;18.2.<br/></a>See also:</p>
<p style="position:absolute;top:789px;left:93px;white-space:nowrap" class="ft06">—&#160;<a href="o_fe12b1e2a880e0ce-638.html">Section 18.2, “Architectural Performance Monitoring”<br/></a>—&#160;<a href="o_fe12b1e2a880e0ce-651.html">Section 18.3, “Performance Monitoring&#160;(Intel® Core™&#160;Solo&#160;and Intel®&#160;Core™ Duo&#160;Processors)”<br/></a>—&#160;<a href="o_fe12b1e2a880e0ce-652.html">Section&#160;18.4,&#160;“Performance&#160;Monitoring (Processors Based on&#160;Intel</a></p>
<p style="position:absolute;top:834px;left:564px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-652.html">®&#160;</a></p>
<p style="position:absolute;top:837px;left:579px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-652.html">Core</a></p>
<p style="position:absolute;top:834px;left:610px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-652.html">™</a></p>
<p style="position:absolute;top:837px;left:620px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-652.html">&#160;Microarchitecture)”</a></p>
<p style="position:absolute;top:861px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-659.html">Section 18.5, “Performance Monitoring&#160;(45&#160;nm&#160;and 32 nm Intel</a></p>
<p style="position:absolute;top:858px;left:546px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-659.html">®&#160;</a></p>
<p style="position:absolute;top:861px;left:560px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-659.html">Atom</a></p>
<p style="position:absolute;top:858px;left:596px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-659.html">™</a></p>
<p style="position:absolute;top:861px;left:606px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-659.html">&#160;Processors)”</a></p>
<p style="position:absolute;top:885px;left:93px;white-space:nowrap" class="ft07">—&#160;<a href="o_fe12b1e2a880e0ce-659.html">Section 18.6, “Performance Monitoring&#160;for&#160;Silvermont&#160;Microarchitecture”<br/></a>—&#160;<a href="o_fe12b1e2a880e0ce-664.html">Section 18.7, “Performance Monitoring&#160;for&#160;Goldmont Microarchitecture”<br/></a>—&#160;<a href="o_fe12b1e2a880e0ce-670.html">Section&#160;18.8,&#160;“Performance&#160;Monitoring for Processors Based on&#160;Intel</a></p>
<p style="position:absolute;top:930px;left:581px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-670.html">®&#160;</a></p>
<p style="position:absolute;top:933px;left:595px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-670.html">Microarchitecture Code&#160;Name&#160;</a></p>
<p style="position:absolute;top:949px;left:119px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-670.html">Nehalem”</a></p>
<p style="position:absolute;top:973px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-685.html">Section 18.8.4, “Performance&#160;Monitoring for&#160;Processors&#160;Based on&#160;Intel</a></p>
<p style="position:absolute;top:971px;left:595px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-685.html">®&#160;</a></p>
<p style="position:absolute;top:973px;left:609px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-685.html">Microarchitecture Code&#160;Name&#160;</a></p>
<p style="position:absolute;top:990px;left:119px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-685.html">Westmere”</a></p>
<p style="position:absolute;top:1014px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-686.html">Section 18.9, “Performance&#160;Monitoring&#160;for Processors Based&#160;on&#160;Intel</a></p>
<p style="position:absolute;top:1011px;left:576px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-686.html">®&#160;</a></p>
<p style="position:absolute;top:1014px;left:590px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-686.html">Microarchitecture Code Name&#160;Sandy&#160;</a></p>
<p style="position:absolute;top:1030px;left:119px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-686.html">Bridge”</a></p>
<p style="position:absolute;top:1054px;left:93px;white-space:nowrap" class="ft02">—&#160;<a href="o_fe12b1e2a880e0ce-699.html">Section 18.9.8, “Intel</a></p>
<p style="position:absolute;top:1052px;left:264px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-699.html">®</a></p>
<p style="position:absolute;top:1054px;left:275px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-699.html">&#160;Xeon</a></p>
<p style="position:absolute;top:1052px;left:313px;white-space:nowrap" class="ft04"><a href="o_fe12b1e2a880e0ce-699.html">®</a></p>
<p style="position:absolute;top:1054px;left:323px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-699.html">&#160;Processor&#160;E5 Family Uncore&#160;Performance&#160;Monitoring&#160;Facility”</a></p>
</div>
</body>
</html>
