# vsim -f hds_args.tmp -foreign "hdsInit /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 13:11:36 on Aug 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Note: (vopt-143) Recognized 1 FSM in module "data_gen_elink_sm(fast)".
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
do /home/dcs/git/mopshub/work/wave_elink_test.do
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# 0
# 
add wave -position 7  sim/:tb_data_gen_elink:fifo_to_elink0:elink_proc_out_enc8b10b0:data_out
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(28): (vopt-2685) [TFMPC] - Too few port connections for 'data_gen_elink0'.  Expected 11, found 9.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'state_o'.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'start_write_emulator'.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(63): (vopt-2685) [TFMPC] - Too few port connections for 'elink_to_fifo0'.  Expected 19, found 17.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'disp_err'.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'code_err'.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(28): (vopt-2685) [TFMPC] - Too few port connections for 'data_gen_elink0'.  Expected 11, found 9.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'state_o'.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'start_write_emulator'.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(63): (vopt-2685) [TFMPC] - Too few port connections for 'elink_to_fifo0'.  Expected 19, found 17.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'disp_err'.
# ** Warning: /../../home/dcs/git/mopshub/mopshub_testbench/hdl/tb_data_gen_elink.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'code_err'.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 4  sim/:tb_data_gen_elink:fifo_to_elink0:elink_proc_out_enc8b10b0:data_input
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 5  sim/:tb_data_gen_elink:fifo_to_elink0:elink_proc_out_enc8b10b0:data_in_rdy
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 6  sim/:tb_data_gen_elink:fifo_to_elink0:elink_proc_out_enc8b10b0:enc_10b_data_out_r
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
run
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 6  sim/:tb_data_gen_elink:fifo_to_elink0:elink_proc_out_enc8b10b0:KI_signal
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# 0
# 
run
# 0
# 
add wave -position 13  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:valid_char_comma
add wave -position 14  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:comma_valid_bits
add wave -position 15  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:comma_valid_bits_or
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 13  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:bitstream_align0
add wave -position 14  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:bitstream_align1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 14  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:alignment_reg
add wave -position 15  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:align_select
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 15  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:word10b_rdy
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 16  sim/:tb_data_gen_elink:fifo_to_elink0:elink_proc_out_enc8b10b0:bit_cnt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 16  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:bit_cnt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 15  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:word10b_reg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position 14  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:COMMAn
add wave -position 15  sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:COMMAp
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
add wave -position insertpoint  \
sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:word10b_reg_disp
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position insertpoint  \
sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:word10b_reg_disp \
sim/:tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:word10b_reg_disp_reg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
# Warning in wave window restart: (vish-4014) No objects found matching ':tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:bit_cnt'. 
# Warning in wave window restart: (vish-4014) No objects found matching ':tb_data_gen_elink:elink_to_fifo0:elink_proc_in_dec8b10b0:sync_detector0:word10b_reg_disp'. 
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
restart
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
add wave -position insertpoint  \
sim/:tb_data_gen_elink:fifo_to_elink0:elink_proc_out_enc8b10b0:enc_8b10b_mopshub0:dispin
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_data_gen_elink(fast)
# Loading work.data_gen_elink_sm(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.counter_trigger(fast)
# Loading work.enc_8b10b_mopshub(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.fifo_core_wrapper(fast)
# Loading work.fifo_async(fast)
# Loading work.fifo_sync_r2w(fast)
# Loading work.fifo_sync_w2r(fast)
# Loading work.fifo_wptr_full(fast)
# Loading work.fifo_mem(fast)
# Loading work.fifo_rptr_empty(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.dec_8b10b_mopshub(fast)
# Loading work.sync_detector(fast)
# Loading work.clock_generator(fast)
# Loading work.clock_divider(fast)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
run
# Frequncy  = 180 MHz, Period = 5.556 ns
# clk phase = 0 deg
# clk duty = 50 %
# New Clock Divided by Factor 2
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# End time: 15:54:57 on Aug 09,2023, Elapsed time: 2:43:21
# Errors: 10, Warnings: 2
