Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 14 23:04:27 2017
| Host         : Luke-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vgademo4_all_top_control_sets_placed.rpt
| Design       : vgademo4_all_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           22 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |              83 |           26 |
| Yes          | No                    | No                     |              38 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------+-------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------+-------------------------+------------------+----------------+
|  c1/inst/clk_out1     |                                      | v1/HS0                  |                1 |              1 |
|  c1/inst/clk_out1     |                                      | v1/VS0                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG |                                      |                         |                1 |              1 |
|  c1/inst/clk_out1     | g11/animation/E[0]                   | g11/animation/SR[0]     |                1 |              5 |
|  g11/animation/clk    | g11/animation/now_px_Y[8]_i_1__0_n_0 |                         |                3 |              9 |
|  r11/animation/clk    | r11/animation/now_px_Y[8]_i_1_n_0    |                         |                3 |              9 |
|  g11/animation/clk    | g11/animation/now_px_X[9]_i_1__0_n_0 |                         |                4 |             10 |
|  r11/animation/clk    | r11/animation/now_px_X[9]_i_1_n_0    |                         |                4 |             10 |
|  c1/inst/clk_out1     |                                      | v1/hcounter[10]_i_1_n_0 |                6 |             11 |
|  c1/inst/clk_out1     | v1/vcounter[10]_i_2_n_0              | v1/vcounter[10]_i_1_n_0 |                4 |             11 |
|  clk25k/CLK           |                                      | reset_IBUF              |                4 |             12 |
|  c1/inst/clk_out1     |                                      | g11/animation/clear     |                5 |             19 |
|  c1/inst/clk_out1     |                                      | r11/animation/clear     |                5 |             19 |
|  clk_100MHz_IBUF_BUFG |                                      | clk25k/clear            |                8 |             32 |
|  c1/inst/clk_out1     |                                      |                         |               21 |             48 |
+-----------------------+--------------------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 5      |                     1 |
| 9      |                     2 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


