// Seed: 2492155407
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3,
    output wor id_4,
    input supply1 id_5,
    output tri id_6,
    input wand id_7
);
  assign id_4 = id_0;
  assign id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    output tri1 id_6,
    input logic id_7,
    output wire id_8,
    input wire id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input tri0 id_16,
    input wire id_17,
    input wire id_18,
    input supply1 id_19,
    input tri id_20,
    input tri id_21,
    output supply0 id_22,
    input uwire id_23,
    input uwire id_24,
    output logic id_25
);
  assign id_1 = (-1);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9,
      id_8,
      id_18,
      id_22,
      id_16
  );
  assign modCall_1.id_0 = 0;
  final @(-1 or id_7 or negedge -1'b0) id_25 <= 1;
  parameter id_27 = -1;
endmodule
