

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_141_4'
================================================================
* Date:           Wed May 14 09:49:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.442 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_4  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/forward_fw.cpp:141]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W2_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.61ns)   --->   "%store_ln141 = store i3 0, i3 %j" [../src/forward_fw.cpp:141]   --->   Operation 6 'store' 'store_ln141' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [../src/forward_fw.cpp:141]   --->   Operation 8 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.68ns)   --->   "%icmp_ln141 = icmp_eq  i3 %j_1, i3 4" [../src/forward_fw.cpp:141]   --->   Operation 9 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.68ns)   --->   "%add_ln141 = add i3 %j_1, i3 1" [../src/forward_fw.cpp:141]   --->   Operation 10 'add' 'add_ln141' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc31.split, void %for.end36.exitStub" [../src/forward_fw.cpp:141]   --->   Operation 11 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %j_1" [../src/forward_fw.cpp:141]   --->   Operation 12 'zext' 'zext_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln141 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_23" [../src/forward_fw.cpp:141]   --->   Operation 13 'specpipeline' 'specpipeline_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../src/forward_fw.cpp:141]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/forward_fw.cpp:141]   --->   Operation 15 'specloopname' 'specloopname_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%W2_out_addr = getelementptr i8 %W2_out, i64 0, i64 %zext_ln141" [../src/forward_fw.cpp:142]   --->   Operation 16 'getelementptr' 'W2_out_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln142 = store i8 0, i2 %W2_out_addr" [../src/forward_fw.cpp:142]   --->   Operation 17 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln141 = store i3 %add_ln141, i3 %j" [../src/forward_fw.cpp:141]   --->   Operation 18 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc31" [../src/forward_fw.cpp:141]   --->   Operation 19 'br' 'br_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.442ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln141', ../src/forward_fw.cpp:141) of constant 0 on local variable 'j', ../src/forward_fw.cpp:141 [4]  (1.610 ns)
	'load' operation 3 bit ('j', ../src/forward_fw.cpp:141) on local variable 'j', ../src/forward_fw.cpp:141 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln141', ../src/forward_fw.cpp:141) [8]  (1.680 ns)
	'store' operation 0 bit ('store_ln142', ../src/forward_fw.cpp:142) of constant 0 on array 'W2_out' [17]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
