
*** Running vivado
    with args -log dma3_wrapper.rdi -applog -m64 -messageDb vivado.pb -mode batch -source dma3_wrapper.tcl -notrace


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source dma3_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /home/raghu/work/tools/xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_processing_system7_0_0/dma3_processing_system7_0_0.xdc] for cell 'dma3_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_processing_system7_0_0/dma3_processing_system7_0_0.xdc] for cell 'dma3_i/processing_system7_0/inst'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_board.xdc] for cell 'dma3_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1_board.xdc] for cell 'dma3_i/proc_sys_reset/U0'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc] for cell 'dma3_i/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'dma3_i/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'dma3_i/proc_sys_reset/U0'. [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_proc_sys_reset_1/dma3_proc_sys_reset_1.xdc] for cell 'dma3_i/proc_sys_reset/U0'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0.xdc] for cell 'dma3_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/ip/dma3_axi_cdma_0_0/dma3_axi_cdma_0_0.xdc] for cell 'dma3_i/axi_cdma_0/U0'
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/processing_system7_0_axi_periph_m00_axi_WSTRB[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[8]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[9]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[10]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[11]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[12]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[13]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[14]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[15]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[16]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[17]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[18]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[19]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[20]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[21]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[22]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[23]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[24]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[25]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[26]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[27]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[28]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[29]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[30]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_WDATA[31]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RRESP[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RRESP[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_BRESP[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_BRESP[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[8]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[9]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[10]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[11]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[12]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[13]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[14]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[15]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[16]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[17]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[18]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[19]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[20]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[21]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[22]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[23]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[24]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[25]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[26]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[27]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[28]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[29]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[30]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_RDATA[31]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWSIZE[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWSIZE[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWSIZE[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWLEN[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:7]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[0]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[1]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[2]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[3]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[4]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[5]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[6]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[7]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[8]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[9]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[10]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[11]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[12]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[13]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[14]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[15]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'dma3_i/simple_top_0_m_axi_inptr_AWADDR[16]'. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:14]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:16]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:17]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:18]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:19]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:20]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:21]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:22]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:26]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc:27]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.srcs/constrs_1/new/dma3_wrapper.xdc]
Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-996-raghu-office/dcp/dma3_wrapper.xdc]
Finished Parsing XDC File [/home/raghu/work/projects/dma3/dma3.runs/impl_1/.Xil/Vivado-996-raghu-office/dcp/dma3_wrapper.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1388.680 ; gain = 685.371
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1392.684 ; gain = 4.000

Starting Logic Optimization Task
Logic Optimization | Checksum: 57a8e4c0
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2f178ea9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.109 ; gain = 42.426

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 509 cells.
Phase 2 Constant Propagation | Checksum: 9e441610

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.109 ; gain = 42.426

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1535 unconnected nets.
INFO: [Opt 31-11] Eliminated 825 unconnected cells.
Phase 3 Sweep | Checksum: 2da55828

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1435.109 ; gain = 42.426
Ending Logic Optimization Task | Checksum: 2da55828

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1435.109 ; gain = 42.426
Implement Debug Cores | Checksum: 57a8e4c0

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 45 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 90
Ending Power Optimization Task | Checksum: f51f00a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1552.816 ; gain = 117.707
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 101 Warnings, 27 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.816 ; gain = 164.137
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1552.820 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1552.820 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 210bcaa21

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 210bcaa21

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 210bcaa21

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 1b2e022f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 1b2e022f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 1b2e022f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 1b2e022f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1552.820 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b2e022f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: a73a372f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1560.820 ; gain = 8.000
Phase 1.9.1 Place Init Design | Checksum: 1587fc1f3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.820 ; gain = 8.000
Phase 1.9 Build Placer Netlist Model | Checksum: 1587fc1f3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 1587fc1f3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.820 ; gain = 8.000
Phase 1.10 Constrain Clocks/Macros | Checksum: 1587fc1f3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.820 ; gain = 8.000
Phase 1 Placer Initialization | Checksum: 1587fc1f3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 94aace46

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 94aace46

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ab81d9c

Time (s): cpu = 00:01:50 ; elapsed = 00:01:25 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11d7f27f8

Time (s): cpu = 00:01:50 ; elapsed = 00:01:25 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: a29af7b8

Time (s): cpu = 00:01:52 ; elapsed = 00:01:26 . Memory (MB): peak = 1560.820 ; gain = 8.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 13207445f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:32 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13207445f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 1581.777 ; gain = 28.957
Phase 3 Detail Placement | Checksum: 13207445f

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 1342773d2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:37 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1342773d2

Time (s): cpu = 00:02:03 ; elapsed = 00:01:37 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 1342773d2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:37 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4.3.2 updateTiming final
Phase 4.3.2 updateTiming final | Checksum: 19a659e31

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4.3.3 Dump Critical Paths 
Phase 4.3.3 Dump Critical Paths  | Checksum: 19a659e31

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4.3.4 Restore STA
Phase 4.3.4 Restore STA | Checksum: 19a659e31

Time (s): cpu = 00:02:07 ; elapsed = 00:01:39 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4.3.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=13.015 | TNS=0.000  |

Phase 4.3.5 Print Final WNS | Checksum: 19a659e31

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.777 ; gain = 28.957
Phase 4.3 Placer Reporting | Checksum: 19a659e31

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.777 ; gain = 28.957

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b60c02fe

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.777 ; gain = 28.957
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b60c02fe

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.777 ; gain = 28.957
Ending Placer Task | Checksum: 16b3c2b63

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.777 ; gain = 28.957
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 101 Warnings, 27 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1581.777 ; gain = 28.957
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1.01 secs 

report_utilization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1581.777 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.23 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1581.781 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1581.781 ; gain = 0.004
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 16b3c2b63

Time (s): cpu = 00:01:34 ; elapsed = 00:01:13 . Memory (MB): peak = 1801.512 ; gain = 219.730
Phase 1 Build RT Design | Checksum: 90db7e2b

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 1801.512 ; gain = 219.730

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 90db7e2b

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 1801.516 ; gain = 219.734

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 90db7e2b

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 1805.512 ; gain = 223.730

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 155f3a4eb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 155f3a4eb

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 155f3a4eb

Time (s): cpu = 00:01:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1866.699 ; gain = 284.918
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 155f3a4eb

Time (s): cpu = 00:01:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1866.699 ; gain = 284.918
Phase 2.5 Update Timing | Checksum: 155f3a4eb

Time (s): cpu = 00:01:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.1   | TNS=0      | WHS=-0.379 | THS=-389   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 155f3a4eb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:24 . Memory (MB): peak = 1866.699 ; gain = 284.918
Phase 2 Router Initialization | Checksum: 155f3a4eb

Time (s): cpu = 00:01:46 ; elapsed = 00:01:24 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f9027082

Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 884
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 8c70c391

Time (s): cpu = 00:01:56 ; elapsed = 00:01:31 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 8c70c391

Time (s): cpu = 00:01:58 ; elapsed = 00:01:33 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=11     | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: a4062123

Time (s): cpu = 00:01:58 ; elapsed = 00:01:33 . Memory (MB): peak = 1866.699 ; gain = 284.918
Phase 4.1 Global Iteration 0 | Checksum: a4062123

Time (s): cpu = 00:01:58 ; elapsed = 00:01:33 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: ddaeb16d

Time (s): cpu = 00:01:58 ; elapsed = 00:01:33 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: ddaeb16d

Time (s): cpu = 00:01:58 ; elapsed = 00:01:33 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=11     | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: ddaeb16d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 1866.699 ; gain = 284.918
Phase 4.2 Global Iteration 1 | Checksum: ddaeb16d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 1866.699 ; gain = 284.918
Phase 4 Rip-up And Reroute | Checksum: ddaeb16d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:34 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: ddaeb16d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:35 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.1   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: ddaeb16d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:35 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ddaeb16d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:37 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.1   | TNS=0      | WHS=0.021  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: ddaeb16d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:37 . Memory (MB): peak = 1866.699 ; gain = 284.918
Phase 6 Post Hold Fix | Checksum: ddaeb16d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:37 . Memory (MB): peak = 1866.699 ; gain = 284.918

Router Utilization Summary
  Global Vertical Wire Utilization    = 0.650614 %
  Global Horizontal Wire Utilization  = 0.851671 %
  Total Num Pips                      = 182478
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: ddaeb16d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:37 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: f9af1952

Time (s): cpu = 00:02:05 ; elapsed = 00:01:39 . Memory (MB): peak = 1866.699 ; gain = 284.918

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=11.086 | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: f9af1952

Time (s): cpu = 00:02:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: f9af1952

Time (s): cpu = 00:02:13 ; elapsed = 00:01:45 . Memory (MB): peak = 1866.699 ; gain = 284.918

Routing Is Done.

Time (s): cpu = 00:02:13 ; elapsed = 00:01:45 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 101 Warnings, 27 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1866.699 ; gain = 284.918
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/raghu/work/projects/dma3/dma3.runs/impl_1/dma3_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.699 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1866.699 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.703 ; gain = 0.000
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dma3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 2058.750 ; gain = 192.047
INFO: [Common 17-206] Exiting Vivado at Wed Apr 30 18:16:52 2014...
