ARM Z6.2+dmb.st+dsb.st+isb
"DMB.STdWW Rfe DSB.STdRW Rfe ISBdRW Wse"
Cycle=Rfe ISBdRW Wse DMB.STdWW Rfe DSB.STdRW
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W
Com=Rf Rf Ws
Orig=DMB.STdWW Rfe DSB.STdRW Rfe ISBdRW Wse
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0           | P1           | P2           ;
 MOV R0,#2    | LDR R0,[%y1] | LDR R0,[%z2] ;
 STR R0,[%x0] | DSB ST       | ISB          ;
 DMB ST       | MOV R1,#1    | MOV R1,#1    ;
 MOV R1,#1    | STR R1,[%z1] | STR R1,[%x2] ;
 STR R1,[%y0] |              |              ;
exists
(x=2 /\ 1:R0=1 /\ 2:R0=1)
