{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559332014091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559332014091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 14:46:53 2019 " "Processing started: Fri May 31 14:46:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559332014091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559332014091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off salidaMuestra -c salidaMuestra " "Command: quartus_map --read_settings_files=on --write_settings_files=off salidaMuestra -c salidaMuestra" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559332014091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559332014551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salidamuestra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file salidamuestra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 salidaMuestra-arch_salidaMuestra " "Found design unit 1: salidaMuestra-arch_salidaMuestra" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559332015014 ""} { "Info" "ISGN_ENTITY_NAME" "1 salidaMuestra " "Found entity 1: salidaMuestra" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559332015014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559332015014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "salidaMuestra " "Elaborating entity \"salidaMuestra\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559332015049 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salida2 salidaMuestra.vhd(38) " "VHDL Signal Declaration warning at salidaMuestra.vhd(38): used implicit default value for signal \"salida2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559332015057 "|salidaMuestra"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salida3 salidaMuestra.vhd(39) " "VHDL Signal Declaration warning at salidaMuestra.vhd(39): used implicit default value for signal \"salida3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559332015057 "|salidaMuestra"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salida4 salidaMuestra.vhd(40) " "VHDL Signal Declaration warning at salidaMuestra.vhd(40): used implicit default value for signal \"salida4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559332015057 "|salidaMuestra"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[0\] GND " "Pin \"salida2\[0\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[1\] GND " "Pin \"salida2\[1\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[2\] GND " "Pin \"salida2\[2\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[3\] GND " "Pin \"salida2\[3\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[4\] GND " "Pin \"salida2\[4\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[5\] GND " "Pin \"salida2\[5\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[6\] GND " "Pin \"salida2\[6\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[0\] GND " "Pin \"salida3\[0\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[1\] GND " "Pin \"salida3\[1\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[2\] GND " "Pin \"salida3\[2\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[3\] GND " "Pin \"salida3\[3\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[4\] GND " "Pin \"salida3\[4\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[5\] GND " "Pin \"salida3\[5\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida3\[6\] GND " "Pin \"salida3\[6\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[0\] GND " "Pin \"salida4\[0\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[1\] GND " "Pin \"salida4\[1\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[2\] GND " "Pin \"salida4\[2\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[3\] GND " "Pin \"salida4\[3\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[4\] GND " "Pin \"salida4\[4\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[5\] GND " "Pin \"salida4\[5\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida4\[6\] GND " "Pin \"salida4\[6\]\" is stuck at GND" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559332015352 "|salidaMuestra|salida4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559332015352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559332015473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[18\] " "No output dependent on input pin \"entrada\[18\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[19\] " "No output dependent on input pin \"entrada\[19\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[20\] " "No output dependent on input pin \"entrada\[20\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[21\] " "No output dependent on input pin \"entrada\[21\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[22\] " "No output dependent on input pin \"entrada\[22\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[23\] " "No output dependent on input pin \"entrada\[23\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[24\] " "No output dependent on input pin \"entrada\[24\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[25\] " "No output dependent on input pin \"entrada\[25\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[26\] " "No output dependent on input pin \"entrada\[26\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[27\] " "No output dependent on input pin \"entrada\[27\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[28\] " "No output dependent on input pin \"entrada\[28\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[29\] " "No output dependent on input pin \"entrada\[29\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[30\] " "No output dependent on input pin \"entrada\[30\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[31\] " "No output dependent on input pin \"entrada\[31\]\"" {  } { { "salidaMuestra.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/salidaMuestra/salidaMuestra.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559332015503 "|salidaMuestra|entrada[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1559332015503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559332015503 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559332015503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559332015503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559332015503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559332015524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 14:46:55 2019 " "Processing ended: Fri May 31 14:46:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559332015524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559332015524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559332015524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559332015524 ""}
