{
    "8": [
        [
            "Module",
            "port_bits",
            "cell_count",
            "wire_count",
            "port_count",
            "hierarchy_depth",
            "wire_bits",
            "$_XOR_",
            "$_AND_",
            "$_ANDNOT_",
            "$_XNOR_",
            "$_ORNOT_",
            "$_NAND_",
            "$_NOR_",
            "$_XOR_",
            "$_AND_",
            "$_ANDNOT_",
            "$_XNOR_",
            "$_ORNOT_",
            "$_NAND_",
            "$_NOR_"
        ],
        [
            "carry_lookahead_adder",
            14,
            20,
            21,
            5,
            0,
            34,
            3,
            3,
            1,
            5,
            1,
            1,
            6,
            3,
            3,
            1,
            5,
            1,
            1,
            6
        ]
    ]
}