# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Half_Adder.srcs/sources_1/new/HA.vhd" \
"../../../../Half_Adder.srcs/sim_1/new/HA_TB.vhd" \

# Do not sort compile order
nosort
