{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 13:25:47 2017 " "Info: Processing started: Tue Nov 07 13:25:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off floating_point_Adder -c floating_point_Adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off floating_point_Adder -c floating_point_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file floating_point_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_Adder " "Info: Found entity 1: floating_point_Adder" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_floating_point_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_floating_point_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_floating_point_Adder " "Info: Found entity 1: tb_floating_point_Adder" {  } { { "tb_floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/tb_floating_point_Adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "floating_point_Adder " "Info: Elaborating entity \"floating_point_Adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(52) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(52): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(53) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(53): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(56) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(56): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(58) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(58): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(60) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(60): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(63) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(63): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(65) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(65): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Adder.v(66) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(66): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 floating_point_Adder.v(180) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(180): truncated value with size 32 to match size of target (5)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 floating_point_Adder.v(182) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(182): truncated value with size 32 to match size of target (5)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 floating_point_Adder.v(186) " "Warning (10230): Verilog HDL assignment warning at floating_point_Adder.v(186): truncated value with size 32 to match size of target (4)" {  } { { "floating_point_Adder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Adder/floating_point_Adder.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~2 " "Info: Register \"state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~3 " "Info: Register \"state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Info: Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Info: Implemented 80 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 13:25:50 2017 " "Info: Processing ended: Tue Nov 07 13:25:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
