Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 16:19:34 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 mid/mcc/tally_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mid/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.241ns (21.613%)  route 4.501ns (78.387%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.584     2.920    mid/mcc/CLK
                         FDRE                                         r  mid/mcc/tally_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 f  mid/mcc/tally_out_reg[8]/Q
                         net (fo=8, unplaced)         1.003     4.379    mid/mcc/signal_counter[8]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.674 r  mid/mcc/FSM_onehot_state[6]_i_7/O
                         net (fo=2, unplaced)         0.913     5.587    mid/mcc/FSM_onehot_state[6]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.711 r  mid/mcc/FSM_onehot_state[6]_i_3/O
                         net (fo=2, unplaced)         0.913     6.624    mid/mcc/FSM_onehot_state[6]_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.748 f  mid/mcc/FSM_onehot_state[6]_i_2/O
                         net (fo=4, unplaced)         0.473     7.221    mid/mcc/FSM_onehot_state[6]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.118     7.339 f  mid/mcc/FSM_onehot_state[8]_i_3/O
                         net (fo=2, unplaced)         0.676     8.015    mid/mcc/FSM_onehot_state[8]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  mid/mcc/FSM_onehot_state[8]_i_1/O
                         net (fo=13, unplaced)        0.523     8.662    mid/state
                         FDSE                                         r  mid/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=346, unplaced)       0.439    12.660    mid/CLK
                         FDSE                                         r  mid/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDSE (Setup_fdse_C_CE)      -0.202    12.538    mid/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  3.876    




