// Seed: 1210655828
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  initial forever id_1 = {id_2, id_2, id_2, (-1)};
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input supply1 id_2
);
  initial @* id_1 <= 1'b0;
  tri id_4;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  supply0 id_7;
  real id_8;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_6
  );
  assign modCall_1.id_2 = 0;
  assign id_7 = -1'd0;
  assign id_7 = 1;
  assign id_4 = id_2;
endmodule
