--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

Design file:              calc_project_top.ncd
Physical constraint file: calc_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 3687 paths analyzed, 1172 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.644ns.
--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd7 (SLICE_X23Y19.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_R/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.429 - 0.433)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_R/state_FSM_FFd2 to core_uut/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.CQ      Tcko                  0.447   ee201_debouncer_R/state_FSM_FFd3
                                                       ee201_debouncer_R/state_FSM_FFd2
    SLICE_X23Y19.C1      net (fanout=10)       2.918   ee201_debouncer_R/state_FSM_FFd2
    SLICE_X23Y19.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd7-In1
    SLICE_X23Y19.A2      net (fanout=1)        0.605   core_uut/state_FSM_FFd7-In1
    SLICE_X23Y19.CLK     Tas                   0.322   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd7-In2
                                                       core_uut/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (1.082ns logic, 3.523ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_L/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.429 - 0.457)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_L/state_FSM_FFd2 to core_uut/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.CQ      Tcko                  0.391   ee201_debouncer_L/state_FSM_FFd3
                                                       ee201_debouncer_L/state_FSM_FFd2
    SLICE_X23Y19.C5      net (fanout=10)       2.562   ee201_debouncer_L/state_FSM_FFd2
    SLICE_X23Y19.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd7-In1
    SLICE_X23Y19.A2      net (fanout=1)        0.605   core_uut/state_FSM_FFd7-In1
    SLICE_X23Y19.CLK     Tas                   0.322   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd7-In2
                                                       core_uut/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.026ns logic, 3.167ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd5 (FF)
  Destination:          core_uut/state_FSM_FFd7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd5 to core_uut/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.BQ      Tcko                  0.391   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5
    SLICE_X23Y19.C4      net (fanout=27)       1.235   core_uut/state_FSM_FFd5
    SLICE_X23Y19.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd7-In1
    SLICE_X23Y19.A2      net (fanout=1)        0.605   core_uut/state_FSM_FFd7-In1
    SLICE_X23Y19.CLK     Tas                   0.322   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd7-In2
                                                       core_uut/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (1.026ns logic, 1.840ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd5 (SLICE_X23Y19.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_R/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.429 - 0.433)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_R/state_FSM_FFd2 to core_uut/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.CQ      Tcko                  0.447   ee201_debouncer_R/state_FSM_FFd3
                                                       ee201_debouncer_R/state_FSM_FFd2
    SLICE_X23Y19.C1      net (fanout=10)       2.918   ee201_debouncer_R/state_FSM_FFd2
    SLICE_X23Y19.C       Tilo                  0.259   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5-In1
    SLICE_X23Y19.B4      net (fanout=1)        0.327   core_uut/state_FSM_FFd5-In1
    SLICE_X23Y19.CLK     Tas                   0.322   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5-In2
                                                       core_uut/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.028ns logic, 3.245ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_L/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.429 - 0.457)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_L/state_FSM_FFd2 to core_uut/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.CQ      Tcko                  0.391   ee201_debouncer_L/state_FSM_FFd3
                                                       ee201_debouncer_L/state_FSM_FFd2
    SLICE_X23Y19.C5      net (fanout=10)       2.562   ee201_debouncer_L/state_FSM_FFd2
    SLICE_X23Y19.C       Tilo                  0.259   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5-In1
    SLICE_X23Y19.B4      net (fanout=1)        0.327   core_uut/state_FSM_FFd5-In1
    SLICE_X23Y19.CLK     Tas                   0.322   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5-In2
                                                       core_uut/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.972ns logic, 2.889ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd5 (FF)
  Destination:          core_uut/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.534ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd5 to core_uut/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.BQ      Tcko                  0.391   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5
    SLICE_X23Y19.C4      net (fanout=27)       1.235   core_uut/state_FSM_FFd5
    SLICE_X23Y19.C       Tilo                  0.259   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5-In1
    SLICE_X23Y19.B4      net (fanout=1)        0.327   core_uut/state_FSM_FFd5-In1
    SLICE_X23Y19.CLK     Tas                   0.322   core_uut/state_FSM_FFd8
                                                       core_uut/state_FSM_FFd5-In2
                                                       core_uut/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.972ns logic, 1.562ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd4 (SLICE_X20Y19.B1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_D/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.424 - 0.444)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_D/state_FSM_FFd2 to core_uut/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.CQ      Tcko                  0.447   ee201_debouncer_D/state_FSM_FFd3
                                                       ee201_debouncer_D/state_FSM_FFd2
    SLICE_X20Y19.D3      net (fanout=10)       2.291   ee201_debouncer_D/state_FSM_FFd2
    SLICE_X20Y19.DMUX    Tilo                  0.251   core_uut/state_FSM_FFd1
                                                       core_uut/state_FSM_FFd4-In_SW0
    SLICE_X20Y19.B1      net (fanout=1)        0.641   N15
    SLICE_X20Y19.CLK     Tas                   0.341   core_uut/state_FSM_FFd1
                                                       core_uut/state_FSM_FFd4-In
                                                       core_uut/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.039ns logic, 2.932ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_C/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.424 - 0.433)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_C/state_FSM_FFd2 to core_uut/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.CQ      Tcko                  0.391   ee201_debouncer_C/state_FSM_FFd3
                                                       ee201_debouncer_C/state_FSM_FFd2
    SLICE_X20Y19.D2      net (fanout=14)       1.954   ee201_debouncer_C/state_FSM_FFd2
    SLICE_X20Y19.DMUX    Tilo                  0.251   core_uut/state_FSM_FFd1
                                                       core_uut/state_FSM_FFd4-In_SW0
    SLICE_X20Y19.B1      net (fanout=1)        0.641   N15
    SLICE_X20Y19.CLK     Tas                   0.341   core_uut/state_FSM_FFd1
                                                       core_uut/state_FSM_FFd4-In
                                                       core_uut/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (0.983ns logic, 2.595ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_240 (SLICE_X24Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/textOut_240 (FF)
  Destination:          core_uut/textOut_240 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/textOut_240 to core_uut/textOut_240
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y17.DQ      Tcko                  0.200   core_uut/textOut<240>
                                                       core_uut/textOut_240
    SLICE_X24Y17.D6      net (fanout=2)        0.021   core_uut/textOut<240>
    SLICE_X24Y17.CLK     Tah         (-Th)    -0.190   core_uut/textOut<240>
                                                       core_uut/state[14]_GND_2_o_select_48_OUT<17>
                                                       core_uut/textOut_240
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_L/debounce_count_8 (SLICE_X8Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_L/debounce_count_8 (FF)
  Destination:          ee201_debouncer_L/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_L/debounce_count_8 to ee201_debouncer_L/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.AQ       Tcko                  0.200   ee201_debouncer_L/MCEN_count<3>
                                                       ee201_debouncer_L/debounce_count_8
    SLICE_X8Y49.A6       net (fanout=2)        0.023   ee201_debouncer_L/debounce_count<8>
    SLICE_X8Y49.CLK      Tah         (-Th)    -0.190   ee201_debouncer_L/MCEN_count<3>
                                                       ee201_debouncer_L/state[5]_GND_32_o_select_29_OUT<8>1
                                                       ee201_debouncer_L/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_R/debounce_count_18 (SLICE_X16Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_R/debounce_count_18 (FF)
  Destination:          ee201_debouncer_R/debounce_count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_R/debounce_count_18 to ee201_debouncer_R/debounce_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.AQ      Tcko                  0.200   ee201_debouncer_R/debounce_count<21>
                                                       ee201_debouncer_R/debounce_count_18
    SLICE_X16Y58.A6      net (fanout=2)        0.023   ee201_debouncer_R/debounce_count<18>
    SLICE_X16Y58.CLK     Tah         (-Th)    -0.190   ee201_debouncer_R/debounce_count<21>
                                                       ee201_debouncer_R/state[5]_GND_32_o_select_29_OUT<18>1
                                                       ee201_debouncer_R/debounce_count_18
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X32Y13.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X32Y13.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    4.644|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3687 paths, 0 nets, and 1425 connections

Design statistics:
   Minimum period:   4.644ns{1}   (Maximum frequency: 215.332MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 29 19:17:57 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



