    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; RX
RX__0__DR EQU CYREG_GPIO_PRT0_DR
RX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RX__0__HSIOM_MASK EQU 0x0000000F
RX__0__HSIOM_SHIFT EQU 0
RX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__0__INTR EQU CYREG_GPIO_PRT0_INTR
RX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX__0__MASK EQU 0x01
RX__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RX__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RX__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RX__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RX__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RX__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RX__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RX__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RX__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RX__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RX__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RX__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RX__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RX__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RX__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RX__0__PC EQU CYREG_GPIO_PRT0_PC
RX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RX__0__PORT EQU 0
RX__0__PS EQU CYREG_GPIO_PRT0_PS
RX__0__SHIFT EQU 0
RX__DR EQU CYREG_GPIO_PRT0_DR
RX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__INTR EQU CYREG_GPIO_PRT0_INTR
RX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX__MASK EQU 0x01
RX__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RX__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RX__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RX__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RX__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RX__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RX__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RX__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RX__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RX__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RX__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RX__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RX__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RX__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RX__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RX__PC EQU CYREG_GPIO_PRT0_PC
RX__PC2 EQU CYREG_GPIO_PRT0_PC2
RX__PORT EQU 0
RX__PS EQU CYREG_GPIO_PRT0_PS
RX__SHIFT EQU 0

; TX
TX__0__DR EQU CYREG_GPIO_PRT0_DR
TX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TX__0__HSIOM_MASK EQU 0x000000F0
TX__0__HSIOM_SHIFT EQU 4
TX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTR EQU CYREG_GPIO_PRT0_INTR
TX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__0__MASK EQU 0x02
TX__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
TX__0__OUT_SEL_SHIFT EQU 2
TX__0__OUT_SEL_VAL EQU -1
TX__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TX__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TX__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TX__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TX__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TX__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TX__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TX__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TX__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TX__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TX__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TX__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TX__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TX__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TX__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TX__0__PC EQU CYREG_GPIO_PRT0_PC
TX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__0__PORT EQU 0
TX__0__PS EQU CYREG_GPIO_PRT0_PS
TX__0__SHIFT EQU 1
TX__DR EQU CYREG_GPIO_PRT0_DR
TX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTR EQU CYREG_GPIO_PRT0_INTR
TX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__MASK EQU 0x02
TX__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TX__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TX__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TX__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TX__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TX__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TX__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TX__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TX__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TX__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TX__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TX__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TX__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TX__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TX__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TX__PC EQU CYREG_GPIO_PRT0_PC
TX__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__PORT EQU 0
TX__PS EQU CYREG_GPIO_PRT0_PS
TX__SHIFT EQU 1

; CAN_CanIP
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN1_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN1_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN1_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN1_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN1_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN1_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN1_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN1_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN1_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN1_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN1_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN1_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN1_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN1_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN1_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN1_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN1_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN1_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN1_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN1_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN1_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN1_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN1_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN1_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN1_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN1_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN1_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN1_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN1_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN1_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN1_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN1_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN1_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN1_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN1_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN1_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN1_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN1_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN1_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN1_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN1_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN1_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN1_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN1_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN1_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN1_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN1_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN1_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN1_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN1_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN1_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN1_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN1_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN1_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN1_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN1_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN1_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN1_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN1_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN1_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN1_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN1_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN1_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN1_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN1_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN1_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN1_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN1_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN1_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN1_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN1_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN1_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN1_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN1_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN1_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN1_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN1_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN1_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN1_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN1_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN1_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN1_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN1_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN1_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN1_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN1_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN1_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN1_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN1_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN1_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN1_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN1_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN1_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN1_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN1_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN1_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN1_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN1_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN1_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN1_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN1_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN1_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN1_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN1_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN1_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN1_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN1_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN1_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN1_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN1_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN1_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN1_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN1_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN1_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN1_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN1_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN1_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN1_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN1_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN1_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN1_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN1_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN1_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN1_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN1_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN1_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN1_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN1_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN1_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN1_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN1_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN1_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN1_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN1_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN1_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN1_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN1_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN1_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN1_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN1_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN1_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN1_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN1_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN1_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN1_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN1_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN1_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN1_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN1_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN1_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN1_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN1_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN1_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN1_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN1_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN1_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN1_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN1_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN1_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN1_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN1_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN1_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN1_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN1_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN1_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN1_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN1_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN1_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN1_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN1_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN1_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN1_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN1_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN1_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN1_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN1_TTCAN_TIMING

; CAN_HFCLK
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF

; CAN_isr
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x10000000
CAN_isr__INTC_NUMBER EQU 28
CAN_isr__INTC_PRIOR_MASK EQU 0xC0
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED1
LED1__0__DR EQU CYREG_GPIO_PRT1_DR
LED1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED1__0__HSIOM_MASK EQU 0x0F000000
LED1__0__HSIOM_SHIFT EQU 24
LED1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED1__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED1__0__MASK EQU 0x40
LED1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
LED1__0__OUT_SEL_SHIFT EQU 12
LED1__0__OUT_SEL_VAL EQU 1
LED1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__0__PC EQU CYREG_GPIO_PRT1_PC
LED1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED1__0__PORT EQU 1
LED1__0__PS EQU CYREG_GPIO_PRT1_PS
LED1__0__SHIFT EQU 6
LED1__DR EQU CYREG_GPIO_PRT1_DR
LED1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED1__INTR EQU CYREG_GPIO_PRT1_INTR
LED1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED1__MASK EQU 0x40
LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__PC EQU CYREG_GPIO_PRT1_PC
LED1__PC2 EQU CYREG_GPIO_PRT1_PC2
LED1__PORT EQU 1
LED1__PS EQU CYREG_GPIO_PRT1_PS
LED1__SHIFT EQU 6

; UART_SCB
UART_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_SCBCLK__DIV_ID EQU 0x00000042
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

; UART_tx
UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__0__PORT EQU 7
UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__PORT EQU 7
UART_tx__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__SHIFT EQU 1

; M1_ENA
M1_ENA__0__DR EQU CYREG_GPIO_PRT2_DR
M1_ENA__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
M1_ENA__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
M1_ENA__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
M1_ENA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M1_ENA__0__HSIOM_MASK EQU 0x000F0000
M1_ENA__0__HSIOM_SHIFT EQU 16
M1_ENA__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_ENA__0__INTR EQU CYREG_GPIO_PRT2_INTR
M1_ENA__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_ENA__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
M1_ENA__0__MASK EQU 0x10
M1_ENA__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
M1_ENA__0__OUT_SEL_SHIFT EQU 8
M1_ENA__0__OUT_SEL_VAL EQU 1
M1_ENA__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M1_ENA__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M1_ENA__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M1_ENA__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M1_ENA__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M1_ENA__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M1_ENA__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M1_ENA__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M1_ENA__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M1_ENA__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M1_ENA__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M1_ENA__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M1_ENA__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M1_ENA__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M1_ENA__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M1_ENA__0__PC EQU CYREG_GPIO_PRT2_PC
M1_ENA__0__PC2 EQU CYREG_GPIO_PRT2_PC2
M1_ENA__0__PORT EQU 2
M1_ENA__0__PS EQU CYREG_GPIO_PRT2_PS
M1_ENA__0__SHIFT EQU 4
M1_ENA__DR EQU CYREG_GPIO_PRT2_DR
M1_ENA__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
M1_ENA__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
M1_ENA__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
M1_ENA__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_ENA__INTR EQU CYREG_GPIO_PRT2_INTR
M1_ENA__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_ENA__INTSTAT EQU CYREG_GPIO_PRT2_INTR
M1_ENA__MASK EQU 0x10
M1_ENA__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M1_ENA__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M1_ENA__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M1_ENA__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M1_ENA__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M1_ENA__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M1_ENA__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M1_ENA__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M1_ENA__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M1_ENA__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M1_ENA__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M1_ENA__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M1_ENA__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M1_ENA__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M1_ENA__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M1_ENA__PC EQU CYREG_GPIO_PRT2_PC
M1_ENA__PC2 EQU CYREG_GPIO_PRT2_PC2
M1_ENA__PORT EQU 2
M1_ENA__PS EQU CYREG_GPIO_PRT2_PS
M1_ENA__SHIFT EQU 4

; M1_IN1
M1_IN1__0__DR EQU CYREG_GPIO_PRT2_DR
M1_IN1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
M1_IN1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
M1_IN1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
M1_IN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M1_IN1__0__HSIOM_MASK EQU 0x00F00000
M1_IN1__0__HSIOM_SHIFT EQU 20
M1_IN1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN1__0__INTR EQU CYREG_GPIO_PRT2_INTR
M1_IN1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
M1_IN1__0__MASK EQU 0x20
M1_IN1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M1_IN1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M1_IN1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M1_IN1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M1_IN1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M1_IN1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M1_IN1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M1_IN1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M1_IN1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M1_IN1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M1_IN1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M1_IN1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M1_IN1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M1_IN1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M1_IN1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M1_IN1__0__PC EQU CYREG_GPIO_PRT2_PC
M1_IN1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
M1_IN1__0__PORT EQU 2
M1_IN1__0__PS EQU CYREG_GPIO_PRT2_PS
M1_IN1__0__SHIFT EQU 5
M1_IN1__DR EQU CYREG_GPIO_PRT2_DR
M1_IN1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
M1_IN1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
M1_IN1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
M1_IN1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN1__INTR EQU CYREG_GPIO_PRT2_INTR
M1_IN1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
M1_IN1__MASK EQU 0x20
M1_IN1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M1_IN1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M1_IN1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M1_IN1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M1_IN1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M1_IN1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M1_IN1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M1_IN1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M1_IN1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M1_IN1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M1_IN1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M1_IN1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M1_IN1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M1_IN1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M1_IN1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M1_IN1__PC EQU CYREG_GPIO_PRT2_PC
M1_IN1__PC2 EQU CYREG_GPIO_PRT2_PC2
M1_IN1__PORT EQU 2
M1_IN1__PS EQU CYREG_GPIO_PRT2_PS
M1_IN1__SHIFT EQU 5

; M1_IN2
M1_IN2__0__DR EQU CYREG_GPIO_PRT2_DR
M1_IN2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
M1_IN2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
M1_IN2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
M1_IN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M1_IN2__0__HSIOM_MASK EQU 0x0F000000
M1_IN2__0__HSIOM_SHIFT EQU 24
M1_IN2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN2__0__INTR EQU CYREG_GPIO_PRT2_INTR
M1_IN2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
M1_IN2__0__MASK EQU 0x40
M1_IN2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M1_IN2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M1_IN2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M1_IN2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M1_IN2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M1_IN2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M1_IN2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M1_IN2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M1_IN2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M1_IN2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M1_IN2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M1_IN2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M1_IN2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M1_IN2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M1_IN2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M1_IN2__0__PC EQU CYREG_GPIO_PRT2_PC
M1_IN2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
M1_IN2__0__PORT EQU 2
M1_IN2__0__PS EQU CYREG_GPIO_PRT2_PS
M1_IN2__0__SHIFT EQU 6
M1_IN2__DR EQU CYREG_GPIO_PRT2_DR
M1_IN2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
M1_IN2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
M1_IN2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
M1_IN2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN2__INTR EQU CYREG_GPIO_PRT2_INTR
M1_IN2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
M1_IN2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
M1_IN2__MASK EQU 0x40
M1_IN2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M1_IN2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M1_IN2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M1_IN2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M1_IN2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M1_IN2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M1_IN2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M1_IN2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M1_IN2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M1_IN2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M1_IN2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M1_IN2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M1_IN2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M1_IN2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M1_IN2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M1_IN2__PC EQU CYREG_GPIO_PRT2_PC
M1_IN2__PC2 EQU CYREG_GPIO_PRT2_PC2
M1_IN2__PORT EQU 2
M1_IN2__PS EQU CYREG_GPIO_PRT2_PS
M1_IN2__SHIFT EQU 6

; M2_ENB
M2_ENB__0__DR EQU CYREG_GPIO_PRT3_DR
M2_ENB__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
M2_ENB__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
M2_ENB__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
M2_ENB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
M2_ENB__0__HSIOM_MASK EQU 0x000F0000
M2_ENB__0__HSIOM_SHIFT EQU 16
M2_ENB__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_ENB__0__INTR EQU CYREG_GPIO_PRT3_INTR
M2_ENB__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_ENB__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
M2_ENB__0__MASK EQU 0x10
M2_ENB__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
M2_ENB__0__OUT_SEL_SHIFT EQU 8
M2_ENB__0__OUT_SEL_VAL EQU 0
M2_ENB__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
M2_ENB__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
M2_ENB__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
M2_ENB__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
M2_ENB__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
M2_ENB__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
M2_ENB__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
M2_ENB__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
M2_ENB__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
M2_ENB__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
M2_ENB__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
M2_ENB__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
M2_ENB__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
M2_ENB__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
M2_ENB__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
M2_ENB__0__PC EQU CYREG_GPIO_PRT3_PC
M2_ENB__0__PC2 EQU CYREG_GPIO_PRT3_PC2
M2_ENB__0__PORT EQU 3
M2_ENB__0__PS EQU CYREG_GPIO_PRT3_PS
M2_ENB__0__SHIFT EQU 4
M2_ENB__DR EQU CYREG_GPIO_PRT3_DR
M2_ENB__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
M2_ENB__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
M2_ENB__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
M2_ENB__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_ENB__INTR EQU CYREG_GPIO_PRT3_INTR
M2_ENB__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_ENB__INTSTAT EQU CYREG_GPIO_PRT3_INTR
M2_ENB__MASK EQU 0x10
M2_ENB__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
M2_ENB__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
M2_ENB__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
M2_ENB__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
M2_ENB__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
M2_ENB__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
M2_ENB__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
M2_ENB__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
M2_ENB__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
M2_ENB__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
M2_ENB__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
M2_ENB__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
M2_ENB__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
M2_ENB__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
M2_ENB__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
M2_ENB__PC EQU CYREG_GPIO_PRT3_PC
M2_ENB__PC2 EQU CYREG_GPIO_PRT3_PC2
M2_ENB__PORT EQU 3
M2_ENB__PS EQU CYREG_GPIO_PRT3_PS
M2_ENB__SHIFT EQU 4

; M2_IN3
M2_IN3__0__DR EQU CYREG_GPIO_PRT3_DR
M2_IN3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
M2_IN3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
M2_IN3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
M2_IN3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
M2_IN3__0__HSIOM_MASK EQU 0x00F00000
M2_IN3__0__HSIOM_SHIFT EQU 20
M2_IN3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN3__0__INTR EQU CYREG_GPIO_PRT3_INTR
M2_IN3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
M2_IN3__0__MASK EQU 0x20
M2_IN3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
M2_IN3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
M2_IN3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
M2_IN3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
M2_IN3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
M2_IN3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
M2_IN3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
M2_IN3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
M2_IN3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
M2_IN3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
M2_IN3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
M2_IN3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
M2_IN3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
M2_IN3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
M2_IN3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
M2_IN3__0__PC EQU CYREG_GPIO_PRT3_PC
M2_IN3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
M2_IN3__0__PORT EQU 3
M2_IN3__0__PS EQU CYREG_GPIO_PRT3_PS
M2_IN3__0__SHIFT EQU 5
M2_IN3__DR EQU CYREG_GPIO_PRT3_DR
M2_IN3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
M2_IN3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
M2_IN3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
M2_IN3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN3__INTR EQU CYREG_GPIO_PRT3_INTR
M2_IN3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
M2_IN3__MASK EQU 0x20
M2_IN3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
M2_IN3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
M2_IN3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
M2_IN3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
M2_IN3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
M2_IN3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
M2_IN3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
M2_IN3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
M2_IN3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
M2_IN3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
M2_IN3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
M2_IN3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
M2_IN3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
M2_IN3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
M2_IN3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
M2_IN3__PC EQU CYREG_GPIO_PRT3_PC
M2_IN3__PC2 EQU CYREG_GPIO_PRT3_PC2
M2_IN3__PORT EQU 3
M2_IN3__PS EQU CYREG_GPIO_PRT3_PS
M2_IN3__SHIFT EQU 5

; M2_IN4
M2_IN4__0__DR EQU CYREG_GPIO_PRT3_DR
M2_IN4__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
M2_IN4__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
M2_IN4__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
M2_IN4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
M2_IN4__0__HSIOM_MASK EQU 0x0F000000
M2_IN4__0__HSIOM_SHIFT EQU 24
M2_IN4__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN4__0__INTR EQU CYREG_GPIO_PRT3_INTR
M2_IN4__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN4__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
M2_IN4__0__MASK EQU 0x40
M2_IN4__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
M2_IN4__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
M2_IN4__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
M2_IN4__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
M2_IN4__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
M2_IN4__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
M2_IN4__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
M2_IN4__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
M2_IN4__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
M2_IN4__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
M2_IN4__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
M2_IN4__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
M2_IN4__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
M2_IN4__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
M2_IN4__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
M2_IN4__0__PC EQU CYREG_GPIO_PRT3_PC
M2_IN4__0__PC2 EQU CYREG_GPIO_PRT3_PC2
M2_IN4__0__PORT EQU 3
M2_IN4__0__PS EQU CYREG_GPIO_PRT3_PS
M2_IN4__0__SHIFT EQU 6
M2_IN4__DR EQU CYREG_GPIO_PRT3_DR
M2_IN4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
M2_IN4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
M2_IN4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
M2_IN4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN4__INTR EQU CYREG_GPIO_PRT3_INTR
M2_IN4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
M2_IN4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
M2_IN4__MASK EQU 0x40
M2_IN4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
M2_IN4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
M2_IN4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
M2_IN4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
M2_IN4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
M2_IN4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
M2_IN4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
M2_IN4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
M2_IN4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
M2_IN4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
M2_IN4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
M2_IN4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
M2_IN4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
M2_IN4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
M2_IN4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
M2_IN4__PC EQU CYREG_GPIO_PRT3_PC
M2_IN4__PC2 EQU CYREG_GPIO_PRT3_PC2
M2_IN4__PORT EQU 3
M2_IN4__PS EQU CYREG_GPIO_PRT3_PS
M2_IN4__SHIFT EQU 6

; M3_ENA
M3_ENA__0__DR EQU CYREG_GPIO_PRT1_DR
M3_ENA__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M3_ENA__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M3_ENA__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M3_ENA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M3_ENA__0__HSIOM_MASK EQU 0x00000F00
M3_ENA__0__HSIOM_SHIFT EQU 8
M3_ENA__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_ENA__0__INTR EQU CYREG_GPIO_PRT1_INTR
M3_ENA__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_ENA__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M3_ENA__0__MASK EQU 0x04
M3_ENA__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
M3_ENA__0__OUT_SEL_SHIFT EQU 4
M3_ENA__0__OUT_SEL_VAL EQU 3
M3_ENA__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M3_ENA__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M3_ENA__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M3_ENA__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M3_ENA__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M3_ENA__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M3_ENA__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M3_ENA__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M3_ENA__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M3_ENA__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M3_ENA__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M3_ENA__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M3_ENA__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M3_ENA__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M3_ENA__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M3_ENA__0__PC EQU CYREG_GPIO_PRT1_PC
M3_ENA__0__PC2 EQU CYREG_GPIO_PRT1_PC2
M3_ENA__0__PORT EQU 1
M3_ENA__0__PS EQU CYREG_GPIO_PRT1_PS
M3_ENA__0__SHIFT EQU 2
M3_ENA__DR EQU CYREG_GPIO_PRT1_DR
M3_ENA__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M3_ENA__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M3_ENA__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M3_ENA__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_ENA__INTR EQU CYREG_GPIO_PRT1_INTR
M3_ENA__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_ENA__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M3_ENA__MASK EQU 0x04
M3_ENA__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M3_ENA__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M3_ENA__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M3_ENA__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M3_ENA__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M3_ENA__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M3_ENA__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M3_ENA__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M3_ENA__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M3_ENA__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M3_ENA__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M3_ENA__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M3_ENA__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M3_ENA__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M3_ENA__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M3_ENA__PC EQU CYREG_GPIO_PRT1_PC
M3_ENA__PC2 EQU CYREG_GPIO_PRT1_PC2
M3_ENA__PORT EQU 1
M3_ENA__PS EQU CYREG_GPIO_PRT1_PS
M3_ENA__SHIFT EQU 2

; M3_IN1
M3_IN1__0__DR EQU CYREG_GPIO_PRT1_DR
M3_IN1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M3_IN1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M3_IN1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M3_IN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M3_IN1__0__HSIOM_MASK EQU 0x0000F000
M3_IN1__0__HSIOM_SHIFT EQU 12
M3_IN1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN1__0__INTR EQU CYREG_GPIO_PRT1_INTR
M3_IN1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M3_IN1__0__MASK EQU 0x08
M3_IN1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M3_IN1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M3_IN1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M3_IN1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M3_IN1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M3_IN1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M3_IN1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M3_IN1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M3_IN1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M3_IN1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M3_IN1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M3_IN1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M3_IN1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M3_IN1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M3_IN1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M3_IN1__0__PC EQU CYREG_GPIO_PRT1_PC
M3_IN1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
M3_IN1__0__PORT EQU 1
M3_IN1__0__PS EQU CYREG_GPIO_PRT1_PS
M3_IN1__0__SHIFT EQU 3
M3_IN1__DR EQU CYREG_GPIO_PRT1_DR
M3_IN1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M3_IN1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M3_IN1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M3_IN1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN1__INTR EQU CYREG_GPIO_PRT1_INTR
M3_IN1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M3_IN1__MASK EQU 0x08
M3_IN1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M3_IN1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M3_IN1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M3_IN1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M3_IN1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M3_IN1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M3_IN1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M3_IN1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M3_IN1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M3_IN1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M3_IN1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M3_IN1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M3_IN1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M3_IN1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M3_IN1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M3_IN1__PC EQU CYREG_GPIO_PRT1_PC
M3_IN1__PC2 EQU CYREG_GPIO_PRT1_PC2
M3_IN1__PORT EQU 1
M3_IN1__PS EQU CYREG_GPIO_PRT1_PS
M3_IN1__SHIFT EQU 3

; M3_IN2
M3_IN2__0__DR EQU CYREG_GPIO_PRT1_DR
M3_IN2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M3_IN2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M3_IN2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M3_IN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M3_IN2__0__HSIOM_MASK EQU 0x000F0000
M3_IN2__0__HSIOM_SHIFT EQU 16
M3_IN2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN2__0__INTR EQU CYREG_GPIO_PRT1_INTR
M3_IN2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M3_IN2__0__MASK EQU 0x10
M3_IN2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M3_IN2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M3_IN2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M3_IN2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M3_IN2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M3_IN2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M3_IN2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M3_IN2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M3_IN2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M3_IN2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M3_IN2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M3_IN2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M3_IN2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M3_IN2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M3_IN2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M3_IN2__0__PC EQU CYREG_GPIO_PRT1_PC
M3_IN2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
M3_IN2__0__PORT EQU 1
M3_IN2__0__PS EQU CYREG_GPIO_PRT1_PS
M3_IN2__0__SHIFT EQU 4
M3_IN2__DR EQU CYREG_GPIO_PRT1_DR
M3_IN2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
M3_IN2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
M3_IN2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
M3_IN2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN2__INTR EQU CYREG_GPIO_PRT1_INTR
M3_IN2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
M3_IN2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
M3_IN2__MASK EQU 0x10
M3_IN2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M3_IN2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M3_IN2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M3_IN2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M3_IN2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M3_IN2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M3_IN2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M3_IN2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M3_IN2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M3_IN2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M3_IN2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M3_IN2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M3_IN2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M3_IN2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M3_IN2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M3_IN2__PC EQU CYREG_GPIO_PRT1_PC
M3_IN2__PC2 EQU CYREG_GPIO_PRT1_PC2
M3_IN2__PORT EQU 1
M3_IN2__PS EQU CYREG_GPIO_PRT1_PS
M3_IN2__SHIFT EQU 4

; PWM_L1_PWMUDB
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
PWM_L1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
PWM_L1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
PWM_L1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_L1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_L1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
PWM_L1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_L1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_L1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_L1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_L1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
PWM_L1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_L1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_L1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
PWM_L1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
PWM_L1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_L1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_L1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_L1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_L1_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
PWM_L1_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
PWM_L1_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
PWM_L1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_L1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK0
PWM_L1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_L1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_L1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
PWM_L1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_L1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_L1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST0
PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
PWM_L1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
PWM_L1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
PWM_L1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
PWM_L1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A00
PWM_L1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A10
PWM_L1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
PWM_L1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D00
PWM_L1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D10
PWM_L1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
PWM_L1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
PWM_L1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F00
PWM_L1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F10
PWM_L1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_L1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0

; PWM_L2_PWMUDB
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_L2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_L2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_L2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_L2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
PWM_L2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_L2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_L2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_L2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_L2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
PWM_L2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_L2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_L2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_L2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_L2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_L2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_L2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_L2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
PWM_L2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_L2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_L2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_L2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_L2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_L2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
PWM_L2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
PWM_L2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
PWM_L2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
PWM_L2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
PWM_L2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
PWM_L2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
PWM_L2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
PWM_L2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_L2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
PWM_L2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
PWM_L2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
PWM_L2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_L2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_L2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
PWM_L2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A03
PWM_L2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A13
PWM_L2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
PWM_L2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D03
PWM_L2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D13
PWM_L2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_L2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
PWM_L2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F03
PWM_L2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F13
PWM_L2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_L2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

; PWM_M1_cy_m0s8_tcpwm_1
PWM_M1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_M1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_M1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_M1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_M1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_M1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_M1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_M1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_M1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_M1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_M1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_M1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_M1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_M1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_M1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; PWM_M2_cy_m0s8_tcpwm_1
PWM_M2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_M2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_M2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_M2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_M2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_M2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_M2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_M2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_M2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_M2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_M2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_M2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_M2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_M2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_M2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_M3_cy_m0s8_tcpwm_1
PWM_M3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_M3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_M3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_M3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_M3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_M3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_M3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_M3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_M3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_M3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_M3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_M3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_M3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_M3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_M3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL20
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL22
Clock_2__DIV_ID EQU 0x00000043
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_2__PA_DIV_ID EQU 0x000000FF

; Control_LED1
Control_LED1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_LED1_Sync_ctrl_reg__0__POS EQU 0
Control_LED1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Control_LED1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Control_LED1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Control_LED1_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Control_LED1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Control_LED1_Sync_ctrl_reg__MASK EQU 0x01
Control_LED1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Control_LED1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Control_LED1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 1
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO EQU 5
CYDEV_VDDIO_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
