{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497288010257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497288010258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 14:20:03 2017 " "Processing started: Mon Jun 12 14:20:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497288010258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497288010258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cache_top -c riscv_cache_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cache_top -c riscv_cache_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497288010258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1497288011319 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riscv_cache_top.sv(84) " "Verilog HDL information at riscv_cache_top.sv(84): always construct contains both blocking and non-blocking assignments" {  } { { "../src/riscv_cache_top.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/riscv_cache_top.sv" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1497288011404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_cache_sv/src/riscv_cache_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_cache_sv/src/riscv_cache_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cache_top " "Found entity 1: riscv_cache_top" {  } { { "../src/riscv_cache_top.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/riscv_cache_top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288011404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288011404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_cache_sv/src/inst_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_cache_sv/src/inst_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_ram-SYN " "Found design unit 1: inst_ram-SYN" {  } { { "../src/inst_ram.vhd" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/inst_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288011793 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_ram " "Found entity 1: inst_ram" {  } { { "../src/inst_ram.vhd" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/inst_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288011793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288011793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_cache_sv/src/cache_structs_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_cache_sv/src/cache_structs_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_structs_def (SystemVerilog) " "Found design unit 1: cache_structs_def (SystemVerilog)" {  } { { "../src/cache_structs_def.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache_structs_def.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288011808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288011808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.sv(284) " "Verilog HDL information at cache.sv(284): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 284 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1497288011808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_cache_sv/src/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_cache_sv/src/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288011808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288011808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cache_top " "Elaborating entity \"riscv_cache_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497288012056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riscv_cache_top.sv(77) " "Verilog HDL assignment warning at riscv_cache_top.sv(77): truncated value with size 32 to match size of target (16)" {  } { { "../src/riscv_cache_top.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/riscv_cache_top.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012056 "|riscv_cache_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 12 riscv_cache_top.sv(84) " "Verilog HDL assignment warning at riscv_cache_top.sv(84): truncated value with size 30 to match size of target (12)" {  } { { "../src/riscv_cache_top.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/riscv_cache_top.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012056 "|riscv_cache_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache1 " "Elaborating entity \"cache\" for hierarchy \"cache:cache1\"" {  } { { "../src/riscv_cache_top.sv" "cache1" { Text "C:/Workspace/TG/riscv_cache_sv/src/riscv_cache_top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288012118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offset_buf cache.sv(40) " "Verilog HDL or VHDL warning at cache.sv(40): object \"offset_buf\" assigned a value but never read" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497288012118 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_ack cache.sv(45) " "Verilog HDL or VHDL warning at cache.sv(45): object \"write_data_ack\" assigned a value but never read" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497288012118 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit cache.sv(56) " "Verilog HDL or VHDL warning at cache.sv(56): object \"hit\" assigned a value but never read" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497288012118 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cache.sv(166) " "Verilog HDL assignment warning at cache.sv(166): truncated value with size 32 to match size of target (2)" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012346 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 cache.sv(183) " "Verilog HDL assignment warning at cache.sv(183): truncated value with size 6 to match size of target (5)" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012362 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cache.sv(186) " "Verilog HDL assignment warning at cache.sv(186): truncated value with size 32 to match size of target (6)" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012377 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cache.sv(189) " "Verilog HDL assignment warning at cache.sv(189): truncated value with size 32 to match size of target (6)" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012377 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cache.sv(194) " "Verilog HDL assignment warning at cache.sv(194): truncated value with size 32 to match size of target (3)" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012377 "|riscv_cache_top|cache:cache1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cache.sv(199) " "Verilog HDL assignment warning at cache.sv(199): truncated value with size 32 to match size of target (3)" {  } { { "../src/cache.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/cache.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497288012377 "|riscv_cache_top|cache:cache1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sets " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sets\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1497288015975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_ram inst_ram:inst_ram " "Elaborating entity \"inst_ram\" for hierarchy \"inst_ram:inst_ram\"" {  } { { "../src/riscv_cache_top.sv" "inst_ram" { Text "C:/Workspace/TG/riscv_cache_sv/src/riscv_cache_top.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_ram:inst_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "../src/inst_ram.vhd" "altsyncram_component" { Text "C:/Workspace/TG/riscv_cache_sv/src/inst_ram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_ram:inst_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_ram:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "../src/inst_ram.vhd" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/inst_ram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_ram:inst_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_ram:inst_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Workspace/TG/inst_gen/inst.mif " "Parameter \"init_file\" = \"C:/Workspace/TG/inst_gen/inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 68 " "Parameter \"width_a\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016626 ""}  } { { "../src/inst_ram.vhd" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/inst_ram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497288016626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bd04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bd04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bd04 " "Found entity 1: altsyncram_bd04" {  } { { "db/altsyncram_bd04.tdf" "" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_bd04.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288016727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288016727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bd04 inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated " "Elaborating entity \"altsyncram_bd04\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2u2 " "Found entity 1: altsyncram_d2u2" {  } { { "db/altsyncram_d2u2.tdf" "" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_d2u2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288016940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288016940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2u2 inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1 " "Elaborating entity \"altsyncram_d2u2\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1\"" {  } { { "db/altsyncram_bd04.tdf" "altsyncram1" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_bd04.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288016940 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 32 C:/Workspace/TG/inst_gen/inst.mif " "Memory depth (65536) in the design file differs from memory depth (32) in the Memory Initialization File \"C:/Workspace/TG/inst_gen/inst.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../src/inst_ram.vhd" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/inst_ram.vhd" 61 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1497288017010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/decode_l0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288017817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288017817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l0b inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1\|decode_l0b:decode4 " "Elaborating entity \"decode_l0b\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1\|decode_l0b:decode4\"" {  } { { "db/altsyncram_d2u2.tdf" "decode4" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_d2u2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288017817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/decode_eca.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288017901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288017901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eca inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1\|decode_eca:rden_decode_a " "Elaborating entity \"decode_eca\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1\|decode_eca:rden_decode_a\"" {  } { { "db/altsyncram_d2u2.tdf" "rden_decode_a" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_d2u2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288017901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsb " "Found entity 1: mux_rsb" {  } { { "db/mux_rsb.tdf" "" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/mux_rsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497288018013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497288018013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsb inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1\|mux_rsb:mux6 " "Elaborating entity \"mux_rsb\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|altsyncram_d2u2:altsyncram1\|mux_rsb:mux6\"" {  } { { "db/altsyncram_d2u2.tdf" "mux6" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_d2u2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bd04.tdf" "mgl_prim2" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_bd04.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bd04.tdf" "" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_bd04.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 68 " "Parameter \"WIDTH_WORD\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018290 ""}  } { { "db/altsyncram_bd04.tdf" "" { Text "C:/Workspace/TG/riscv_cache_sv/sint/db/altsyncram_bd04.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497288018290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"inst_ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_bd04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497288018350 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mrq_addr\[0\] GND " "Pin \"mrq_addr\[0\]\" is stuck at GND" {  } { { "../src/riscv_cache_top.sv" "" { Text "C:/Workspace/TG/riscv_cache_sv/src/riscv_cache_top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497288066713 "|riscv_cache_top|mrq_addr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1497288066713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497288067814 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1497288079937 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1497288079937 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497288079984 "|riscv_cache_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1497288079984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497288080150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Workspace/TG/riscv_cache_sv/sint/output_files/riscv_cache_top.map.smsg " "Generated suppressed messages file C:/Workspace/TG/riscv_cache_sv/sint/output_files/riscv_cache_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1497288080611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497288082382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497288082382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18879 " "Implemented 18879 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497288084051 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497288084051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18184 " "Implemented 18184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497288084051 ""} { "Info" "ICUT_CUT_TM_RAMS" "544 " "Implemented 544 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1497288084051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497288084051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497288084166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 14:21:24 2017 " "Processing ended: Mon Jun 12 14:21:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497288084166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497288084166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497288084166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497288084166 ""}
