$date
	Thu Jun 25 07:24:11 2015

$end
$version
	Active-HDL 6.3
$end
$timescale
	10 ps
$end

$scope module testbench $end
$var reg	1 "	b $end
$var reg	1 #	ci $end
$var reg	1 !	a $end
$var wire	1 $	s $end
$var wire	1 %	co $end
$upscope $end

$enddefinitions $end
$dumpvars
0"
0#
0!
x%
x$
$end
#200
0%
#500
0$
#1000
1#
#1350
1$
#2000
1"
0#
#2350
0$
#2500
1$
#3000
1#
#3200
1%
#3450
0$
#4000
1!
0"
0#
#4200
0%
#4450
1$
#5000
1#
#5200
1%
#5450
0$
#6000
1"
0#
#7000
1#
#7200
1$
#8000
