// Seed: 1811844235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    output uwire id_7,
    input wand id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input tri0 id_13
    , id_26,
    input tri id_14,
    input supply0 id_15,
    input tri0 id_16
    , id_27,
    output wor id_17,
    input uwire id_18,
    input tri id_19,
    input supply1 id_20,
    input tri id_21,
    input tri1 id_22,
    input tri id_23,
    output wire id_24
);
  module_0(
      id_26, id_27, id_26, id_27, id_27, id_27, id_26, id_26
  );
  assign id_5 = id_19;
endmodule
