// Seed: 1928412929
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  logic [7:0] id_5;
  assign id_5[1'b0] = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  always_comb @*;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7
  );
  wire id_8 = id_8;
endmodule
