
ProjectModuleV2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a750  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000910  0800a8e8  0800a8e8  0001a8e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1f8  0800b1f8  00020280  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1f8  0800b1f8  0001b1f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b200  0800b200  00020280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b200  0800b200  0001b200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b204  0800b204  0001b204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000280  20000000  0800b208  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ecc  20000280  0800b488  00020280  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000114c  0800b488  0002114c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001934e  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b6b  00000000  00000000  000395fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  0003d170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a0  00000000  00000000  0003e408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000569b  00000000  00000000  0003f4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ec43  00000000  00000000  00044b43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094e45  00000000  00000000  00063786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f85cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050cc  00000000  00000000  000f861c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000280 	.word	0x20000280
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a8d0 	.word	0x0800a8d0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000284 	.word	0x20000284
 80001d4:	0800a8d0 	.word	0x0800a8d0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b974 	b.w	8000ea0 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	468e      	mov	lr, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14d      	bne.n	8000c7a <__udivmoddi4+0xaa>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4694      	mov	ip, r2
 8000be2:	d969      	bls.n	8000cb8 <__udivmoddi4+0xe8>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b152      	cbz	r2, 8000c00 <__udivmoddi4+0x30>
 8000bea:	fa01 f302 	lsl.w	r3, r1, r2
 8000bee:	f1c2 0120 	rsb	r1, r2, #32
 8000bf2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c04:	0c21      	lsrs	r1, r4, #16
 8000c06:	fbbe f6f8 	udiv	r6, lr, r8
 8000c0a:	fa1f f78c 	uxth.w	r7, ip
 8000c0e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c16:	fb06 f107 	mul.w	r1, r6, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x64>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c26:	f080 811f 	bcs.w	8000e68 <__udivmoddi4+0x298>
 8000c2a:	4299      	cmp	r1, r3
 8000c2c:	f240 811c 	bls.w	8000e68 <__udivmoddi4+0x298>
 8000c30:	3e02      	subs	r6, #2
 8000c32:	4463      	add	r3, ip
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c44:	fb00 f707 	mul.w	r7, r0, r7
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c54:	f080 810a 	bcs.w	8000e6c <__udivmoddi4+0x29c>
 8000c58:	42a7      	cmp	r7, r4
 8000c5a:	f240 8107 	bls.w	8000e6c <__udivmoddi4+0x29c>
 8000c5e:	4464      	add	r4, ip
 8000c60:	3802      	subs	r0, #2
 8000c62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c66:	1be4      	subs	r4, r4, r7
 8000c68:	2600      	movs	r6, #0
 8000c6a:	b11d      	cbz	r5, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	40d4      	lsrs	r4, r2
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e9c5 4300 	strd	r4, r3, [r5]
 8000c74:	4631      	mov	r1, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d909      	bls.n	8000c92 <__udivmoddi4+0xc2>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	f000 80ef 	beq.w	8000e62 <__udivmoddi4+0x292>
 8000c84:	2600      	movs	r6, #0
 8000c86:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8a:	4630      	mov	r0, r6
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	fab3 f683 	clz	r6, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d14a      	bne.n	8000d30 <__udivmoddi4+0x160>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xd4>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80f9 	bhi.w	8000e96 <__udivmoddi4+0x2c6>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	469e      	mov	lr, r3
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e0      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000cb2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb6:	e7dd      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000cb8:	b902      	cbnz	r2, 8000cbc <__udivmoddi4+0xec>
 8000cba:	deff      	udf	#255	; 0xff
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f040 8092 	bne.w	8000dea <__udivmoddi4+0x21a>
 8000cc6:	eba1 010c 	sub.w	r1, r1, ip
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2601      	movs	r6, #1
 8000cd4:	0c20      	lsrs	r0, r4, #16
 8000cd6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cda:	fb07 1113 	mls	r1, r7, r3, r1
 8000cde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce2:	fb0e f003 	mul.w	r0, lr, r3
 8000ce6:	4288      	cmp	r0, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x12c>
 8000cea:	eb1c 0101 	adds.w	r1, ip, r1
 8000cee:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x12a>
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2c0>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	1a09      	subs	r1, r1, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d04:	fb07 1110 	mls	r1, r7, r0, r1
 8000d08:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x156>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x154>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d24:	4608      	mov	r0, r1
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2e:	e79c      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000d30:	f1c6 0720 	rsb	r7, r6, #32
 8000d34:	40b3      	lsls	r3, r6
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d42:	fa01 f306 	lsl.w	r3, r1, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	40f9      	lsrs	r1, r7
 8000d4a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d52:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d56:	0c20      	lsrs	r0, r4, #16
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d64:	fb08 f00e 	mul.w	r0, r8, lr
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b8>
 8000d70:	eb1c 0101 	adds.w	r1, ip, r1
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2bc>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2bc>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4461      	add	r1, ip
 8000d88:	1a09      	subs	r1, r1, r0
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d90:	fb09 1110 	mls	r1, r9, r0, r1
 8000d94:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d9c:	458e      	cmp	lr, r1
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1e2>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000daa:	458e      	cmp	lr, r1
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4461      	add	r1, ip
 8000db2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dba:	eba1 010e 	sub.w	r1, r1, lr
 8000dbe:	42a1      	cmp	r1, r4
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46a6      	mov	lr, r4
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x2a4>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x2a0>
 8000dc8:	b15d      	cbz	r5, 8000de2 <__udivmoddi4+0x212>
 8000dca:	ebb3 0208 	subs.w	r2, r3, r8
 8000dce:	eb61 010e 	sbc.w	r1, r1, lr
 8000dd2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dda:	40f1      	lsrs	r1, r6
 8000ddc:	431f      	orrs	r7, r3
 8000dde:	e9c5 7100 	strd	r7, r1, [r5]
 8000de2:	2600      	movs	r6, #0
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	f1c2 0320 	rsb	r3, r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa21 f303 	lsr.w	r3, r1, r3
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	4301      	orrs	r1, r0
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3610 	mls	r6, r7, r0, r3
 8000e0c:	0c0b      	lsrs	r3, r1, #16
 8000e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e12:	fb00 f60e 	mul.w	r6, r0, lr
 8000e16:	429e      	cmp	r6, r3
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x260>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000e28:	429e      	cmp	r6, r3
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1b9b      	subs	r3, r3, r6
 8000e32:	b289      	uxth	r1, r1
 8000e34:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e38:	fb07 3316 	mls	r3, r7, r6, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb06 f30e 	mul.w	r3, r6, lr
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x28a>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2b0>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2b0>
 8000e56:	3e02      	subs	r6, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0x104>
 8000e62:	462e      	mov	r6, r5
 8000e64:	4628      	mov	r0, r5
 8000e66:	e705      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e68:	4606      	mov	r6, r0
 8000e6a:	e6e3      	b.n	8000c34 <__udivmoddi4+0x64>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6f8      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e70:	454b      	cmp	r3, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e80:	4646      	mov	r6, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x28a>
 8000e84:	4620      	mov	r0, r4
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1e2>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x260>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b8>
 8000e90:	3b02      	subs	r3, #2
 8000e92:	4461      	add	r1, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x12c>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e709      	b.n	8000cae <__udivmoddi4+0xde>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x156>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <InitKalmanStruct>:
extern arm_matrix_instance_f32 mat_P, mat_P_minus, mat_Q;
extern arm_matrix_instance_f32 mat_C, mat_R, mat_S, mat_K;
extern arm_matrix_instance_f32 mat_temp3x3A,mat_temp3x3B, mat_temp3x1,mat_temp1x3, mat_temp1x1;

void InitKalmanStruct(Kalman* KF,float32_t q,float32_t r)
{
 8000ea4:	b5b0      	push	{r4, r5, r7, lr}
 8000ea6:	b0a0      	sub	sp, #128	; 0x80
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	ed87 0a02 	vstr	s0, [r7, #8]
 8000eb0:	edc7 0a01 	vstr	s1, [r7, #4]
	KF->R = r;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	655a      	str	r2, [r3, #84]	; 0x54
	KF->var_Q = q;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	68ba      	ldr	r2, [r7, #8]
 8000ebe:	659a      	str	r2, [r3, #88]	; 0x58
	KF->D = 0;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	float32_t a[9] = {
 8000eca:	4b8d      	ldr	r3, [pc, #564]	; (8001100 <InitKalmanStruct+0x25c>)
 8000ecc:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000ed0:	461d      	mov	r5, r3
 8000ed2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ed4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ed6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ed8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eda:	682b      	ldr	r3, [r5, #0]
 8000edc:	6023      	str	r3, [r4, #0]
			1.0, 0.001/2.5, 0.0000005/(2.5*2.5),
			0  , 1.0      , 0.001/2.5,
			0  , 0        , 1.0
	};
	float iden[9] = {
 8000ede:	4b89      	ldr	r3, [pc, #548]	; (8001104 <InitKalmanStruct+0x260>)
 8000ee0:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000ee4:	461d      	mov	r5, r3
 8000ee6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ee8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eee:	682b      	ldr	r3, [r5, #0]
 8000ef0:	6023      	str	r3, [r4, #0]
			1.0, 0  , 0,
			0  , 1.0, 0,
			0  , 0  , 1.0
	};
	int i;
	for(i=0;i<9;i++)
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000ef6:	e023      	b.n	8000f40 <InitKalmanStruct+0x9c>
	{
		KF->A[i] = a[i];
 8000ef8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	3380      	adds	r3, #128	; 0x80
 8000efe:	443b      	add	r3, r7
 8000f00:	3b28      	subs	r3, #40	; 0x28
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	68f9      	ldr	r1, [r7, #12]
 8000f06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f08:	3318      	adds	r3, #24
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	601a      	str	r2, [r3, #0]
		KF->I[i] = iden[i];
 8000f10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	3380      	adds	r3, #128	; 0x80
 8000f16:	443b      	add	r3, r7
 8000f18:	3b4c      	subs	r3, #76	; 0x4c
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	68f9      	ldr	r1, [r7, #12]
 8000f1e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f20:	332e      	adds	r3, #46	; 0x2e
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	440b      	add	r3, r1
 8000f26:	601a      	str	r2, [r3, #0]
		KF->P[i] = 0;
 8000f28:	68fa      	ldr	r2, [r7, #12]
 8000f2a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4413      	add	r3, r2
 8000f32:	3304      	adds	r3, #4
 8000f34:	f04f 0200 	mov.w	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
	for(i=0;i<9;i++)
 8000f3a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000f40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f42:	2b08      	cmp	r3, #8
 8000f44:	ddd8      	ble.n	8000ef8 <InitKalmanStruct+0x54>
	}
	float32_t b[3] = {
 8000f46:	f04f 0300 	mov.w	r3, #0
 8000f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f52:	f04f 0300 	mov.w	r3, #0
 8000f56:	633b      	str	r3, [r7, #48]	; 0x30
			0, 0, 0
	};
	float32_t c[3] = {
 8000f58:	f04f 0300 	mov.w	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
 8000f5e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000f62:	623b      	str	r3, [r7, #32]
 8000f64:	f04f 0300 	mov.w	r3, #0
 8000f68:	627b      	str	r3, [r7, #36]	; 0x24
			0, 1, 0
	};
	float32_t g[3] = {
 8000f6a:	4a67      	ldr	r2, [pc, #412]	; (8001108 <InitKalmanStruct+0x264>)
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0.001 * 0.001 * 0.001 / (6*2.5*2.5*2.5),
			0.0000005/(2.5*2.5),
			0.001/2.5
	};

	for(i=0;i<3;i++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000f7a:	e02e      	b.n	8000fda <InitKalmanStruct+0x136>
	{
		KF->B[i] = b[i];
 8000f7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	3380      	adds	r3, #128	; 0x80
 8000f82:	443b      	add	r3, r7
 8000f84:	3b58      	subs	r3, #88	; 0x58
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	68f9      	ldr	r1, [r7, #12]
 8000f8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f8c:	3320      	adds	r3, #32
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	440b      	add	r3, r1
 8000f92:	3304      	adds	r3, #4
 8000f94:	601a      	str	r2, [r3, #0]
		KF->C[i] = c[i];
 8000f96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	3380      	adds	r3, #128	; 0x80
 8000f9c:	443b      	add	r3, r7
 8000f9e:	3b64      	subs	r3, #100	; 0x64
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	68f9      	ldr	r1, [r7, #12]
 8000fa4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000fa6:	3324      	adds	r3, #36	; 0x24
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	440b      	add	r3, r1
 8000fac:	601a      	str	r2, [r3, #0]
		KF->G[i] = g[i];
 8000fae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	3380      	adds	r3, #128	; 0x80
 8000fb4:	443b      	add	r3, r7
 8000fb6:	3b70      	subs	r3, #112	; 0x70
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	68f9      	ldr	r1, [r7, #12]
 8000fbc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000fbe:	3328      	adds	r3, #40	; 0x28
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	440b      	add	r3, r1
 8000fc4:	601a      	str	r2, [r3, #0]
		KF->x_hat[i] = 0;
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	4413      	add	r3, r2
 8000fce:	f04f 0200 	mov.w	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
	for(i=0;i<3;i++)
 8000fd4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000fda:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	ddcd      	ble.n	8000f7c <InitKalmanStruct+0xd8>
	}

	  arm_mat_init_f32(&mat_A, 3, 3,KF->A);//3x3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3360      	adds	r3, #96	; 0x60
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	2103      	movs	r1, #3
 8000fe8:	4848      	ldr	r0, [pc, #288]	; (800110c <InitKalmanStruct+0x268>)
 8000fea:	f002 ffd4 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_x_hat, 3, 1, KF->x_hat);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	2103      	movs	r1, #3
 8000ff4:	4846      	ldr	r0, [pc, #280]	; (8001110 <InitKalmanStruct+0x26c>)
 8000ff6:	f002 ffce 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_x_hat_minus, 3, 1, KF->x_hat_minus);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	33dc      	adds	r3, #220	; 0xdc
 8000ffe:	2201      	movs	r2, #1
 8001000:	2103      	movs	r1, #3
 8001002:	4844      	ldr	r0, [pc, #272]	; (8001114 <InitKalmanStruct+0x270>)
 8001004:	f002 ffc7 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_B, 3, 1, KF->B);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	3384      	adds	r3, #132	; 0x84
 800100c:	2201      	movs	r2, #1
 800100e:	2103      	movs	r1, #3
 8001010:	4841      	ldr	r0, [pc, #260]	; (8001118 <InitKalmanStruct+0x274>)
 8001012:	f002 ffc0 	bl	8003f96 <arm_mat_init_f32>
	  //arm_mat_init_f32(&mat_u, 1, 1, NULL);  // Set the input control vector if needed
	  arm_mat_init_f32(&mat_P, 3, 3, KF->P);//3x3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	330c      	adds	r3, #12
 800101a:	2203      	movs	r2, #3
 800101c:	2103      	movs	r1, #3
 800101e:	483f      	ldr	r0, [pc, #252]	; (800111c <InitKalmanStruct+0x278>)
 8001020:	f002 ffb9 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_P_minus, 3, 3, KF->P_minus);//3x3
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	33e8      	adds	r3, #232	; 0xe8
 8001028:	2203      	movs	r2, #3
 800102a:	2103      	movs	r1, #3
 800102c:	483c      	ldr	r0, [pc, #240]	; (8001120 <InitKalmanStruct+0x27c>)
 800102e:	f002 ffb2 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_Q, 3, 3,KF->Q);//3x3
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	3330      	adds	r3, #48	; 0x30
 8001036:	2203      	movs	r2, #3
 8001038:	2103      	movs	r1, #3
 800103a:	483a      	ldr	r0, [pc, #232]	; (8001124 <InitKalmanStruct+0x280>)
 800103c:	f002 ffab 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_C, 1, 3, KF->C);//1x3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	3390      	adds	r3, #144	; 0x90
 8001044:	2203      	movs	r2, #3
 8001046:	2101      	movs	r1, #1
 8001048:	4837      	ldr	r0, [pc, #220]	; (8001128 <InitKalmanStruct+0x284>)
 800104a:	f002 ffa4 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_R, 1, 1, &KF->R);//1x1
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	3354      	adds	r3, #84	; 0x54
 8001052:	2201      	movs	r2, #1
 8001054:	2101      	movs	r1, #1
 8001056:	4835      	ldr	r0, [pc, #212]	; (800112c <InitKalmanStruct+0x288>)
 8001058:	f002 ff9d 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_S, 1, 1, KF->S);//1x1
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001062:	2201      	movs	r2, #1
 8001064:	2101      	movs	r1, #1
 8001066:	4832      	ldr	r0, [pc, #200]	; (8001130 <InitKalmanStruct+0x28c>)
 8001068:	f002 ff95 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_K, 3, 1, KF->K);//3x1
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001072:	2201      	movs	r2, #1
 8001074:	2103      	movs	r1, #3
 8001076:	482f      	ldr	r0, [pc, #188]	; (8001134 <InitKalmanStruct+0x290>)
 8001078:	f002 ff8d 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp3x3A, 3, 3, KF->temp3x3A);//3x3
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8001082:	2203      	movs	r2, #3
 8001084:	2103      	movs	r1, #3
 8001086:	482c      	ldr	r0, [pc, #176]	; (8001138 <InitKalmanStruct+0x294>)
 8001088:	f002 ff85 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp3x3B, 3, 3, KF->temp3x3B);//3x3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8001092:	2203      	movs	r2, #3
 8001094:	2103      	movs	r1, #3
 8001096:	4829      	ldr	r0, [pc, #164]	; (800113c <InitKalmanStruct+0x298>)
 8001098:	f002 ff7d 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp3x1, 3, 1, KF->temp3x1);//3x1
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80010a2:	2201      	movs	r2, #1
 80010a4:	2103      	movs	r1, #3
 80010a6:	4826      	ldr	r0, [pc, #152]	; (8001140 <InitKalmanStruct+0x29c>)
 80010a8:	f002 ff75 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp1x3, 1, 3, KF->temp1x3);//1x3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 80010b2:	2203      	movs	r2, #3
 80010b4:	2101      	movs	r1, #1
 80010b6:	4823      	ldr	r0, [pc, #140]	; (8001144 <InitKalmanStruct+0x2a0>)
 80010b8:	f002 ff6d 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_temp1x1, 1, 1, &KF->temp1x1);//1x1
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80010c2:	2201      	movs	r2, #1
 80010c4:	2101      	movs	r1, #1
 80010c6:	4820      	ldr	r0, [pc, #128]	; (8001148 <InitKalmanStruct+0x2a4>)
 80010c8:	f002 ff65 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_G, 3, 1, KF->G);//3x1
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	33a0      	adds	r3, #160	; 0xa0
 80010d0:	2201      	movs	r2, #1
 80010d2:	2103      	movs	r1, #3
 80010d4:	481d      	ldr	r0, [pc, #116]	; (800114c <InitKalmanStruct+0x2a8>)
 80010d6:	f002 ff5e 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&mat_GT, 1, 3, KF->GT);//1x3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	33ac      	adds	r3, #172	; 0xac
 80010de:	2203      	movs	r2, #3
 80010e0:	2101      	movs	r1, #1
 80010e2:	481b      	ldr	r0, [pc, #108]	; (8001150 <InitKalmanStruct+0x2ac>)
 80010e4:	f002 ff57 	bl	8003f96 <arm_mat_init_f32>
	  arm_mat_init_f32(&eye, 3, 3, KF->I);//1x3
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	33b8      	adds	r3, #184	; 0xb8
 80010ec:	2203      	movs	r2, #3
 80010ee:	2103      	movs	r1, #3
 80010f0:	4818      	ldr	r0, [pc, #96]	; (8001154 <InitKalmanStruct+0x2b0>)
 80010f2:	f002 ff50 	bl	8003f96 <arm_mat_init_f32>

}
 80010f6:	bf00      	nop
 80010f8:	3780      	adds	r7, #128	; 0x80
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bdb0      	pop	{r4, r5, r7, pc}
 80010fe:	bf00      	nop
 8001100:	0800a8e8 	.word	0x0800a8e8
 8001104:	0800a90c 	.word	0x0800a90c
 8001108:	0800a930 	.word	0x0800a930
 800110c:	20000550 	.word	0x20000550
 8001110:	20000558 	.word	0x20000558
 8001114:	20000560 	.word	0x20000560
 8001118:	20000568 	.word	0x20000568
 800111c:	20000578 	.word	0x20000578
 8001120:	20000580 	.word	0x20000580
 8001124:	20000588 	.word	0x20000588
 8001128:	200005a0 	.word	0x200005a0
 800112c:	200005a8 	.word	0x200005a8
 8001130:	200005b0 	.word	0x200005b0
 8001134:	200005b8 	.word	0x200005b8
 8001138:	200005c0 	.word	0x200005c0
 800113c:	200005c8 	.word	0x200005c8
 8001140:	200005d0 	.word	0x200005d0
 8001144:	200005d8 	.word	0x200005d8
 8001148:	200005e0 	.word	0x200005e0
 800114c:	20000598 	.word	0x20000598
 8001150:	20000590 	.word	0x20000590
 8001154:	20000570 	.word	0x20000570

08001158 <kalman_filter>:

void kalman_filter()
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
    //Process model: x_hat_minus = mat_A*x_hat
    arm_mat_mult_f32(&mat_A, &mat_x_hat, &mat_x_hat_minus);			//A*X
 800115c:	4a39      	ldr	r2, [pc, #228]	; (8001244 <kalman_filter+0xec>)
 800115e:	493a      	ldr	r1, [pc, #232]	; (8001248 <kalman_filter+0xf0>)
 8001160:	483a      	ldr	r0, [pc, #232]	; (800124c <kalman_filter+0xf4>)
 8001162:	f003 faa7 	bl	80046b4 <arm_mat_mult_f32>
    // If an input control vector is used:
    // arm_mat_mult_f32(&mat_B, &mat_u, &mat_temp3x3A);
    // arm_mat_add_f32(&mat_x_hat_minus, &mat_temp3x3A, &mat_x_hat_minus);

    // Predict covariance matrix: P_minus = A * P * A^T + Q
    arm_mat_trans_f32(&mat_A, &mat_temp3x3A);					    //AT
 8001166:	493a      	ldr	r1, [pc, #232]	; (8001250 <kalman_filter+0xf8>)
 8001168:	4838      	ldr	r0, [pc, #224]	; (800124c <kalman_filter+0xf4>)
 800116a:	f003 fb8e 	bl	800488a <arm_mat_trans_f32>
    arm_mat_mult_f32(&mat_A, &mat_P, &mat_temp3x3B);			    //A*P
 800116e:	4a39      	ldr	r2, [pc, #228]	; (8001254 <kalman_filter+0xfc>)
 8001170:	4939      	ldr	r1, [pc, #228]	; (8001258 <kalman_filter+0x100>)
 8001172:	4836      	ldr	r0, [pc, #216]	; (800124c <kalman_filter+0xf4>)
 8001174:	f003 fa9e 	bl	80046b4 <arm_mat_mult_f32>
    arm_mat_mult_f32(&mat_temp3x3B, &mat_temp3x3A, &mat_P_minus);	//A*P*AT
 8001178:	4a38      	ldr	r2, [pc, #224]	; (800125c <kalman_filter+0x104>)
 800117a:	4935      	ldr	r1, [pc, #212]	; (8001250 <kalman_filter+0xf8>)
 800117c:	4835      	ldr	r0, [pc, #212]	; (8001254 <kalman_filter+0xfc>)
 800117e:	f003 fa99 	bl	80046b4 <arm_mat_mult_f32>
    arm_mat_trans_f32(&mat_G, &mat_GT);								//GT
 8001182:	4937      	ldr	r1, [pc, #220]	; (8001260 <kalman_filter+0x108>)
 8001184:	4837      	ldr	r0, [pc, #220]	; (8001264 <kalman_filter+0x10c>)
 8001186:	f003 fb80 	bl	800488a <arm_mat_trans_f32>
    arm_mat_mult_f32(&mat_G, &mat_GT, &mat_Q);						//G*GT
 800118a:	4a37      	ldr	r2, [pc, #220]	; (8001268 <kalman_filter+0x110>)
 800118c:	4934      	ldr	r1, [pc, #208]	; (8001260 <kalman_filter+0x108>)
 800118e:	4835      	ldr	r0, [pc, #212]	; (8001264 <kalman_filter+0x10c>)
 8001190:	f003 fa90 	bl	80046b4 <arm_mat_mult_f32>
    arm_mat_scale_f32(&mat_Q,KF.var_Q, &mat_Q);						//G*GT*var_q
 8001194:	4b35      	ldr	r3, [pc, #212]	; (800126c <kalman_filter+0x114>)
 8001196:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800119a:	4933      	ldr	r1, [pc, #204]	; (8001268 <kalman_filter+0x110>)
 800119c:	eeb0 0a67 	vmov.f32	s0, s15
 80011a0:	4831      	ldr	r0, [pc, #196]	; (8001268 <kalman_filter+0x110>)
 80011a2:	f003 fb01 	bl	80047a8 <arm_mat_scale_f32>
    arm_mat_add_f32(&mat_P_minus, &mat_Q, &mat_P_minus);			//A * P * A^T + Q
 80011a6:	4a2d      	ldr	r2, [pc, #180]	; (800125c <kalman_filter+0x104>)
 80011a8:	492f      	ldr	r1, [pc, #188]	; (8001268 <kalman_filter+0x110>)
 80011aa:	482c      	ldr	r0, [pc, #176]	; (800125c <kalman_filter+0x104>)
 80011ac:	f002 feb8 	bl	8003f20 <arm_mat_add_f32>

    // Calculate innovation covariance: S = C * P_minus * C^T + R
    arm_mat_mult_f32(&mat_C, &mat_P_minus, &mat_temp1x3);			//C*P
 80011b0:	4a2f      	ldr	r2, [pc, #188]	; (8001270 <kalman_filter+0x118>)
 80011b2:	492a      	ldr	r1, [pc, #168]	; (800125c <kalman_filter+0x104>)
 80011b4:	482f      	ldr	r0, [pc, #188]	; (8001274 <kalman_filter+0x11c>)
 80011b6:	f003 fa7d 	bl	80046b4 <arm_mat_mult_f32>
    arm_mat_trans_f32(&mat_C, &mat_temp3x1);						//CT
 80011ba:	492f      	ldr	r1, [pc, #188]	; (8001278 <kalman_filter+0x120>)
 80011bc:	482d      	ldr	r0, [pc, #180]	; (8001274 <kalman_filter+0x11c>)
 80011be:	f003 fb64 	bl	800488a <arm_mat_trans_f32>
    arm_mat_mult_f32(&mat_temp1x3, &mat_temp3x1, &mat_temp1x1);		//C*P*C^T
 80011c2:	4a2e      	ldr	r2, [pc, #184]	; (800127c <kalman_filter+0x124>)
 80011c4:	492c      	ldr	r1, [pc, #176]	; (8001278 <kalman_filter+0x120>)
 80011c6:	482a      	ldr	r0, [pc, #168]	; (8001270 <kalman_filter+0x118>)
 80011c8:	f003 fa74 	bl	80046b4 <arm_mat_mult_f32>
    arm_mat_add_f32(&mat_temp1x1, &mat_R, &mat_S);					//C*P*C^T + R
 80011cc:	4a2c      	ldr	r2, [pc, #176]	; (8001280 <kalman_filter+0x128>)
 80011ce:	492d      	ldr	r1, [pc, #180]	; (8001284 <kalman_filter+0x12c>)
 80011d0:	482a      	ldr	r0, [pc, #168]	; (800127c <kalman_filter+0x124>)
 80011d2:	f002 fea5 	bl	8003f20 <arm_mat_add_f32>

    //==> Calculate Kalman gain: K = P_minus * C^T * S^(-1)
    arm_mat_inverse_f32(&mat_S, &mat_temp1x1);						//inv(S)
 80011d6:	4929      	ldr	r1, [pc, #164]	; (800127c <kalman_filter+0x124>)
 80011d8:	4829      	ldr	r0, [pc, #164]	; (8001280 <kalman_filter+0x128>)
 80011da:	f002 fef4 	bl	8003fc6 <arm_mat_inverse_f32>
    arm_mat_mult_f32(&mat_P_minus, &mat_temp3x1, &mat_temp3x3A);	//P*CT
 80011de:	4a1c      	ldr	r2, [pc, #112]	; (8001250 <kalman_filter+0xf8>)
 80011e0:	4925      	ldr	r1, [pc, #148]	; (8001278 <kalman_filter+0x120>)
 80011e2:	481e      	ldr	r0, [pc, #120]	; (800125c <kalman_filter+0x104>)
 80011e4:	f003 fa66 	bl	80046b4 <arm_mat_mult_f32>
    arm_mat_mult_f32(&mat_temp3x3A, &mat_temp1x1, &mat_K);			//P*CT*inv(S)
 80011e8:	4a27      	ldr	r2, [pc, #156]	; (8001288 <kalman_filter+0x130>)
 80011ea:	4924      	ldr	r1, [pc, #144]	; (800127c <kalman_filter+0x124>)
 80011ec:	4818      	ldr	r0, [pc, #96]	; (8001250 <kalman_filter+0xf8>)
 80011ee:	f003 fa61 	bl	80046b4 <arm_mat_mult_f32>

    //==> Update state estimate: x_hat = x_hat_minus + K * (z - C * x_hat_minus)
    arm_mat_mult_f32(&mat_C, &mat_x_hat_minus, &mat_temp1x1);		//C*X
 80011f2:	4a22      	ldr	r2, [pc, #136]	; (800127c <kalman_filter+0x124>)
 80011f4:	4913      	ldr	r1, [pc, #76]	; (8001244 <kalman_filter+0xec>)
 80011f6:	481f      	ldr	r0, [pc, #124]	; (8001274 <kalman_filter+0x11c>)
 80011f8:	f003 fa5c 	bl	80046b4 <arm_mat_mult_f32>
    //float32_t innovation = z - temp1x1;								//Z-C*X
    arm_mat_scale_f32(&mat_K, KF.z - KF.temp1x1, &mat_temp3x1);			//K*(Z-C*X)
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <kalman_filter+0x114>)
 80011fe:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8001202:	4b1a      	ldr	r3, [pc, #104]	; (800126c <kalman_filter+0x114>)
 8001204:	edd3 7a5f 	vldr	s15, [r3, #380]	; 0x17c
 8001208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120c:	491a      	ldr	r1, [pc, #104]	; (8001278 <kalman_filter+0x120>)
 800120e:	eeb0 0a67 	vmov.f32	s0, s15
 8001212:	481d      	ldr	r0, [pc, #116]	; (8001288 <kalman_filter+0x130>)
 8001214:	f003 fac8 	bl	80047a8 <arm_mat_scale_f32>
    arm_mat_add_f32(&mat_x_hat_minus, &mat_temp3x1, &mat_x_hat);	//X - K*(Z-C*X) ========> X estimate
 8001218:	4a0b      	ldr	r2, [pc, #44]	; (8001248 <kalman_filter+0xf0>)
 800121a:	4917      	ldr	r1, [pc, #92]	; (8001278 <kalman_filter+0x120>)
 800121c:	4809      	ldr	r0, [pc, #36]	; (8001244 <kalman_filter+0xec>)
 800121e:	f002 fe7f 	bl	8003f20 <arm_mat_add_f32>

    // Update covariance matrix: P = (I - K * C) * P_minus
    arm_mat_mult_f32(&mat_K, &mat_C, &mat_temp3x3B);				//K*C
 8001222:	4a0c      	ldr	r2, [pc, #48]	; (8001254 <kalman_filter+0xfc>)
 8001224:	4913      	ldr	r1, [pc, #76]	; (8001274 <kalman_filter+0x11c>)
 8001226:	4818      	ldr	r0, [pc, #96]	; (8001288 <kalman_filter+0x130>)
 8001228:	f003 fa44 	bl	80046b4 <arm_mat_mult_f32>
    arm_mat_sub_f32(&eye, &mat_P_minus, &mat_temp3x3A);				//I - K*C
 800122c:	4a08      	ldr	r2, [pc, #32]	; (8001250 <kalman_filter+0xf8>)
 800122e:	490b      	ldr	r1, [pc, #44]	; (800125c <kalman_filter+0x104>)
 8001230:	4816      	ldr	r0, [pc, #88]	; (800128c <kalman_filter+0x134>)
 8001232:	f003 faef 	bl	8004814 <arm_mat_sub_f32>
    arm_mat_mult_f32(&mat_temp3x3A, &mat_P_minus, &mat_P);			//(I - K*C)*P ===========> P estimate
 8001236:	4a08      	ldr	r2, [pc, #32]	; (8001258 <kalman_filter+0x100>)
 8001238:	4908      	ldr	r1, [pc, #32]	; (800125c <kalman_filter+0x104>)
 800123a:	4805      	ldr	r0, [pc, #20]	; (8001250 <kalman_filter+0xf8>)
 800123c:	f003 fa3a 	bl	80046b4 <arm_mat_mult_f32>
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000560 	.word	0x20000560
 8001248:	20000558 	.word	0x20000558
 800124c:	20000550 	.word	0x20000550
 8001250:	200005c0 	.word	0x200005c0
 8001254:	200005c8 	.word	0x200005c8
 8001258:	20000578 	.word	0x20000578
 800125c:	20000580 	.word	0x20000580
 8001260:	20000590 	.word	0x20000590
 8001264:	20000598 	.word	0x20000598
 8001268:	20000588 	.word	0x20000588
 800126c:	200003d0 	.word	0x200003d0
 8001270:	200005d8 	.word	0x200005d8
 8001274:	200005a0 	.word	0x200005a0
 8001278:	200005d0 	.word	0x200005d0
 800127c:	200005e0 	.word	0x200005e0
 8001280:	200005b0 	.word	0x200005b0
 8001284:	200005a8 	.word	0x200005a8
 8001288:	200005b8 	.word	0x200005b8
 800128c:	20000570 	.word	0x20000570

08001290 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001298:	4b04      	ldr	r3, [pc, #16]	; (80012ac <modbus_1t5_Timeout+0x1c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2201      	movs	r2, #1
 800129e:	751a      	strb	r2, [r3, #20]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	2000029c 	.word	0x2000029c

080012b0 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80012b8:	4b04      	ldr	r3, [pc, #16]	; (80012cc <modbus_3t5_Timeout+0x1c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2201      	movs	r2, #1
 80012be:	755a      	strb	r2, [r3, #21]
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	2000029c 	.word	0x2000029c

080012d0 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <modbus_UART_Recived+0x60>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2201      	movs	r2, #1
 80012e0:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <modbus_UART_Recived+0x60>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 80012ea:	1c59      	adds	r1, r3, #1
 80012ec:	b289      	uxth	r1, r1
 80012ee:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 80012f2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80012f6:	d210      	bcs.n	800131a <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80012f8:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <modbus_UART_Recived+0x60>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	68d8      	ldr	r0, [r3, #12]
 80012fe:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <modbus_UART_Recived+0x60>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <modbus_UART_Recived+0x60>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800130a:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800130e:	4413      	add	r3, r2
 8001310:	3302      	adds	r3, #2
 8001312:	2201      	movs	r2, #1
 8001314:	4619      	mov	r1, r3
 8001316:	f006 fdcb 	bl	8007eb0 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <modbus_UART_Recived+0x60>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	691b      	ldr	r3, [r3, #16]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2200      	movs	r2, #0
 8001324:	625a      	str	r2, [r3, #36]	; 0x24

}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	2000029c 	.word	0x2000029c

08001334 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 800133e:	4a24      	ldr	r2, [pc, #144]	; (80013d0 <Modbus_init+0x9c>)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001344:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <Modbus_init+0x9c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 800134c:	4b20      	ldr	r3, [pc, #128]	; (80013d0 <Modbus_init+0x9c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	4a20      	ldr	r2, [pc, #128]	; (80013d4 <Modbus_init+0xa0>)
 8001354:	2114      	movs	r1, #20
 8001356:	4618      	mov	r0, r3
 8001358:	f005 ffae 	bl	80072b8 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 800135c:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <Modbus_init+0x9c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	4a1d      	ldr	r2, [pc, #116]	; (80013d8 <Modbus_init+0xa4>)
 8001364:	210e      	movs	r1, #14
 8001366:	4618      	mov	r0, r3
 8001368:	f005 ffa6 	bl	80072b8 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <Modbus_init+0x9c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	4a1a      	ldr	r2, [pc, #104]	; (80013dc <Modbus_init+0xa8>)
 8001374:	2103      	movs	r1, #3
 8001376:	4618      	mov	r0, r3
 8001378:	f006 fcf2 	bl	8007d60 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <Modbus_init+0x9c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68d8      	ldr	r0, [r3, #12]
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <Modbus_init+0x9c>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <Modbus_init+0x9c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800138e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001392:	4413      	add	r3, r2
 8001394:	3302      	adds	r3, #2
 8001396:	2201      	movs	r2, #1
 8001398:	4619      	mov	r1, r3
 800139a:	f006 fd89 	bl	8007eb0 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <Modbus_init+0x9c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	691b      	ldr	r3, [r3, #16]
 80013a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d10c      	bne.n	80013c8 <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <Modbus_init+0x9c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f005 f829 	bl	800640c <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80013ba:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <Modbus_init+0x9c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	691b      	ldr	r3, [r3, #16]
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f005 fa68 	bl	8006898 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	2000029c 	.word	0x2000029c
 80013d4:	08001291 	.word	0x08001291
 80013d8:	080012b1 	.word	0x080012b1
 80013dc:	080012d1 	.word	0x080012d1

080013e0 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 80013ec:	23ff      	movs	r3, #255	; 0xff
 80013ee:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 80013f0:	23ff      	movs	r3, #255	; 0xff
 80013f2:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 80013f4:	e013      	b.n	800141e <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	1c5a      	adds	r2, r3, #1
 80013fa:	607a      	str	r2, [r7, #4]
 80013fc:	781a      	ldrb	r2, [r3, #0]
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	4053      	eors	r3, r2
 8001402:	b2db      	uxtb	r3, r3
 8001404:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001406:	4a0f      	ldr	r2, [pc, #60]	; (8001444 <CRC16+0x64>)
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	4413      	add	r3, r2
 800140c:	781a      	ldrb	r2, [r3, #0]
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	4053      	eors	r3, r2
 8001412:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001414:	4a0c      	ldr	r2, [pc, #48]	; (8001448 <CRC16+0x68>)
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	4413      	add	r3, r2
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800141e:	883b      	ldrh	r3, [r7, #0]
 8001420:	1e5a      	subs	r2, r3, #1
 8001422:	803a      	strh	r2, [r7, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1e6      	bne.n	80013f6 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	021b      	lsls	r3, r3, #8
 800142c:	b21a      	sxth	r2, r3
 800142e:	7bbb      	ldrb	r3, [r7, #14]
 8001430:	b21b      	sxth	r3, r3
 8001432:	4313      	orrs	r3, r2
 8001434:	b21b      	sxth	r3, r3
 8001436:	b29b      	uxth	r3, r3
}
 8001438:	4618      	mov	r0, r3
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	20000100 	.word	0x20000100
 8001448:	20000000 	.word	0x20000000

0800144c <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001452:	4b81      	ldr	r3, [pc, #516]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	7e1b      	ldrb	r3, [r3, #24]
 8001458:	3b01      	subs	r3, #1
 800145a:	2b03      	cmp	r3, #3
 800145c:	d80a      	bhi.n	8001474 <Modbus_Protocal_Worker+0x28>
 800145e:	a201      	add	r2, pc, #4	; (adr r2, 8001464 <Modbus_Protocal_Worker+0x18>)
 8001460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001464:	0800147f 	.word	0x0800147f
 8001468:	0800161f 	.word	0x0800161f
 800146c:	0800150b 	.word	0x0800150b
 8001470:	08001531 	.word	0x08001531
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001474:	4b78      	ldr	r3, [pc, #480]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2201      	movs	r2, #1
 800147a:	761a      	strb	r2, [r3, #24]
		break;
 800147c:	e0e8      	b.n	8001650 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 800147e:	4b76      	ldr	r3, [pc, #472]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001486:	2b00      	cmp	r3, #0
 8001488:	d002      	beq.n	8001490 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800148a:	f000 f9dd 	bl	8001848 <Modbus_Emission>
 800148e:	e01c      	b.n	80014ca <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 8001490:	4b71      	ldr	r3, [pc, #452]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	7d9b      	ldrb	r3, [r3, #22]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d017      	beq.n	80014ca <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 800149a:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2200      	movs	r2, #0
 80014a0:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80014a2:	4b6d      	ldr	r3, [pc, #436]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2200      	movs	r2, #0
 80014a8:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80014aa:	4b6b      	ldr	r3, [pc, #428]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b68      	ldr	r3, [pc, #416]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f042 0201 	orr.w	r2, r2, #1
 80014c0:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80014c2:	4b65      	ldr	r3, [pc, #404]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2203      	movs	r2, #3
 80014c8:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80014ca:	4b63      	ldr	r3, [pc, #396]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b20      	cmp	r3, #32
 80014d8:	f040 80b3 	bne.w	8001642 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80014dc:	4b5e      	ldr	r3, [pc, #376]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2200      	movs	r2, #0
 80014e2:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80014e6:	4b5c      	ldr	r3, [pc, #368]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	68d8      	ldr	r0, [r3, #12]
 80014ec:	4b5a      	ldr	r3, [pc, #360]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b59      	ldr	r3, [pc, #356]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80014f8:	f503 731c 	add.w	r3, r3, #624	; 0x270
 80014fc:	4413      	add	r3, r2
 80014fe:	3302      	adds	r3, #2
 8001500:	2201      	movs	r2, #1
 8001502:	4619      	mov	r1, r3
 8001504:	f006 fcd4 	bl	8007eb0 <HAL_UART_Receive_IT>
		}
		break;
 8001508:	e09b      	b.n	8001642 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800150a:	4b53      	ldr	r3, [pc, #332]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	7d1b      	ldrb	r3, [r3, #20]
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 8098 	beq.w	8001646 <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 8001516:	4b50      	ldr	r3, [pc, #320]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2200      	movs	r2, #0
 800151c:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 800151e:	4b4e      	ldr	r3, [pc, #312]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	22fe      	movs	r2, #254	; 0xfe
 8001524:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001526:	4b4c      	ldr	r3, [pc, #304]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2204      	movs	r2, #4
 800152c:	761a      	strb	r2, [r3, #24]
		}
		break;
 800152e:	e08a      	b.n	8001646 <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001530:	4b49      	ldr	r3, [pc, #292]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	7d9b      	ldrb	r3, [r3, #22]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d009      	beq.n	800154e <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800153a:	4b47      	ldr	r3, [pc, #284]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d103      	bne.n	800154e <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001546:	4b44      	ldr	r3, [pc, #272]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	22ff      	movs	r2, #255	; 0xff
 800154c:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800154e:	4b42      	ldr	r3, [pc, #264]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001556:	f113 0f02 	cmn.w	r3, #2
 800155a:	d150      	bne.n	80015fe <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 800155c:	4b3e      	ldr	r3, [pc, #248]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2200      	movs	r2, #0
 8001562:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001564:	4b3c      	ldr	r3, [pc, #240]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f203 2272 	addw	r2, r3, #626	; 0x272
 800156c:	4b3a      	ldr	r3, [pc, #232]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001574:	3b02      	subs	r3, #2
 8001576:	4619      	mov	r1, r3
 8001578:	4610      	mov	r0, r2
 800157a:	f7ff ff31 	bl	80013e0 <CRC16>
 800157e:	4603      	mov	r3, r0
 8001580:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001582:	793a      	ldrb	r2, [r7, #4]
 8001584:	4b34      	ldr	r3, [pc, #208]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001586:	6819      	ldr	r1, [r3, #0]
 8001588:	4b33      	ldr	r3, [pc, #204]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001590:	3b02      	subs	r3, #2
 8001592:	440b      	add	r3, r1
 8001594:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8001598:	429a      	cmp	r2, r3
 800159a:	d10c      	bne.n	80015b6 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 800159c:	797a      	ldrb	r2, [r7, #5]
 800159e:	4b2e      	ldr	r3, [pc, #184]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015a0:	6819      	ldr	r1, [r3, #0]
 80015a2:	4b2d      	ldr	r3, [pc, #180]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80015aa:	3b01      	subs	r3, #1
 80015ac:	440b      	add	r3, r1
 80015ae:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d004      	beq.n	80015c0 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80015b6:	4b28      	ldr	r3, [pc, #160]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	22ff      	movs	r2, #255	; 0xff
 80015bc:	75da      	strb	r2, [r3, #23]
				break;
 80015be:	e047      	b.n	8001650 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80015c0:	4b25      	ldr	r3, [pc, #148]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80015c8:	4b23      	ldr	r3, [pc, #140]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d113      	bne.n	80015fa <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80015d2:	4b21      	ldr	r3, [pc, #132]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80015da:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80015e2:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80015e4:	4b1c      	ldr	r3, [pc, #112]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80015ec:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80015ee:	461a      	mov	r2, r3
 80015f0:	f007 fe20 	bl	8009234 <memcpy>

			//execute command
			Modbus_frame_response();
 80015f4:	f000 f910 	bl	8001818 <Modbus_frame_response>
 80015f8:	e001      	b.n	80015fe <Modbus_Protocal_Worker+0x1b2>
				break;
 80015fa:	bf00      	nop
					}
		break;


	}
}
 80015fc:	e028      	b.n	8001650 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 80015fe:	4b16      	ldr	r3, [pc, #88]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	7d5b      	ldrb	r3, [r3, #21]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d020      	beq.n	800164a <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8001608:	4b13      	ldr	r3, [pc, #76]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2201      	movs	r2, #1
 800160e:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001610:	4b11      	ldr	r3, [pc, #68]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	4618      	mov	r0, r3
 8001618:	f006 fcf8 	bl	800800c <HAL_UART_AbortReceive>
		break;
 800161c:	e015      	b.n	800164a <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800161e:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b20      	cmp	r3, #32
 800162c:	d10f      	bne.n	800164e <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 800162e:	4b0a      	ldr	r3, [pc, #40]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2200      	movs	r2, #0
 8001634:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 8001638:	4b07      	ldr	r3, [pc, #28]	; (8001658 <Modbus_Protocal_Worker+0x20c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2201      	movs	r2, #1
 800163e:	761a      	strb	r2, [r3, #24]
		break;
 8001640:	e005      	b.n	800164e <Modbus_Protocal_Worker+0x202>
		break;
 8001642:	bf00      	nop
 8001644:	e004      	b.n	8001650 <Modbus_Protocal_Worker+0x204>
		break;
 8001646:	bf00      	nop
 8001648:	e002      	b.n	8001650 <Modbus_Protocal_Worker+0x204>
		break;
 800164a:	bf00      	nop
 800164c:	e000      	b.n	8001650 <Modbus_Protocal_Worker+0x204>
		break;
 800164e:	bf00      	nop
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	2000029c 	.word	0x2000029c

0800165c <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001662:	4b1e      	ldr	r3, [pc, #120]	; (80016dc <modbusWrite1Register+0x80>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	7e9b      	ldrb	r3, [r3, #26]
 8001668:	b29b      	uxth	r3, r3
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	b29a      	uxth	r2, r3
 800166e:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <modbusWrite1Register+0x80>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	7edb      	ldrb	r3, [r3, #27]
 8001674:	b29b      	uxth	r3, r3
 8001676:	4413      	add	r3, r2
 8001678:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800167a:	88fa      	ldrh	r2, [r7, #6]
 800167c:	4b17      	ldr	r3, [pc, #92]	; (80016dc <modbusWrite1Register+0x80>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	429a      	cmp	r2, r3
 8001684:	d903      	bls.n	800168e <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001686:	2002      	movs	r0, #2
 8001688:	f000 f8a4 	bl	80017d4 <ModbusErrorReply>
			 return;
 800168c:	e023      	b.n	80016d6 <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 800168e:	4b13      	ldr	r3, [pc, #76]	; (80016dc <modbusWrite1Register+0x80>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	4b12      	ldr	r3, [pc, #72]	; (80016dc <modbusWrite1Register+0x80>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	6859      	ldr	r1, [r3, #4]
 8001698:	88fb      	ldrh	r3, [r7, #6]
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	440b      	add	r3, r1
 800169e:	7f12      	ldrb	r2, [r2, #28]
 80016a0:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <modbusWrite1Register+0x80>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <modbusWrite1Register+0x80>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6859      	ldr	r1, [r3, #4]
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	440b      	add	r3, r1
 80016b2:	7f52      	ldrb	r2, [r2, #29]
 80016b4:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <modbusWrite1Register+0x80>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80016be:	4b07      	ldr	r3, [pc, #28]	; (80016dc <modbusWrite1Register+0x80>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80016c4:	2208      	movs	r2, #8
 80016c6:	4619      	mov	r1, r3
 80016c8:	f007 fdb4 	bl	8009234 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80016cc:	4b03      	ldr	r3, [pc, #12]	; (80016dc <modbusWrite1Register+0x80>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2205      	movs	r2, #5
 80016d2:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	2000029c 	.word	0x2000029c

080016e0 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80016e0:	b590      	push	{r4, r7, lr}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80016e6:	4b3a      	ldr	r3, [pc, #232]	; (80017d0 <modbusRead1Register+0xf0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	7f1b      	ldrb	r3, [r3, #28]
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	4b37      	ldr	r3, [pc, #220]	; (80017d0 <modbusRead1Register+0xf0>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	7f5b      	ldrb	r3, [r3, #29]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 80016fe:	4b34      	ldr	r3, [pc, #208]	; (80017d0 <modbusRead1Register+0xf0>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	7e9b      	ldrb	r3, [r3, #26]
 8001704:	b29b      	uxth	r3, r3
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	b29a      	uxth	r2, r3
 800170a:	4b31      	ldr	r3, [pc, #196]	; (80017d0 <modbusRead1Register+0xf0>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	7edb      	ldrb	r3, [r3, #27]
 8001710:	b29b      	uxth	r3, r3
 8001712:	4413      	add	r3, r2
 8001714:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8001716:	88fb      	ldrh	r3, [r7, #6]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <modbusRead1Register+0x42>
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	2b7d      	cmp	r3, #125	; 0x7d
 8001720:	d903      	bls.n	800172a <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001722:	2003      	movs	r0, #3
 8001724:	f000 f856 	bl	80017d4 <ModbusErrorReply>
		 return;
 8001728:	e04e      	b.n	80017c8 <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800172a:	88ba      	ldrh	r2, [r7, #4]
 800172c:	4b28      	ldr	r3, [pc, #160]	; (80017d0 <modbusRead1Register+0xf0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	429a      	cmp	r2, r3
 8001734:	d808      	bhi.n	8001748 <modbusRead1Register+0x68>
 8001736:	88ba      	ldrh	r2, [r7, #4]
 8001738:	88fb      	ldrh	r3, [r7, #6]
 800173a:	4413      	add	r3, r2
 800173c:	461a      	mov	r2, r3
 800173e:	4b24      	ldr	r3, [pc, #144]	; (80017d0 <modbusRead1Register+0xf0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	429a      	cmp	r2, r3
 8001746:	d903      	bls.n	8001750 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001748:	2002      	movs	r0, #2
 800174a:	f000 f843 	bl	80017d4 <ModbusErrorReply>
		 return;
 800174e:	e03b      	b.n	80017c8 <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001750:	4b1f      	ldr	r3, [pc, #124]	; (80017d0 <modbusRead1Register+0xf0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2203      	movs	r2, #3
 8001756:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800175a:	88fb      	ldrh	r3, [r7, #6]
 800175c:	b2da      	uxtb	r2, r3
 800175e:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <modbusRead1Register+0xf0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	0052      	lsls	r2, r2, #1
 8001764:	b2d2      	uxtb	r2, r2
 8001766:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800176a:	2400      	movs	r4, #0
 800176c:	e020      	b.n	80017b0 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 800176e:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <modbusRead1Register+0xf0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	88bb      	ldrh	r3, [r7, #4]
 8001776:	4423      	add	r3, r4
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	18d1      	adds	r1, r2, r3
 800177c:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <modbusRead1Register+0xf0>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	1c63      	adds	r3, r4, #1
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	7849      	ldrb	r1, [r1, #1]
 8001786:	4413      	add	r3, r2
 8001788:	460a      	mov	r2, r1
 800178a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 800178e:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <modbusRead1Register+0xf0>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	88bb      	ldrh	r3, [r7, #4]
 8001796:	4423      	add	r3, r4
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	18d1      	adds	r1, r2, r3
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <modbusRead1Register+0xf0>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	0063      	lsls	r3, r4, #1
 80017a2:	3303      	adds	r3, #3
 80017a4:	7809      	ldrb	r1, [r1, #0]
 80017a6:	4413      	add	r3, r2
 80017a8:	460a      	mov	r2, r1
 80017aa:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80017ae:	3401      	adds	r4, #1
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	429c      	cmp	r4, r3
 80017b4:	dbdb      	blt.n	800176e <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80017b6:	88fb      	ldrh	r3, [r7, #6]
 80017b8:	3301      	adds	r3, #1
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	4b04      	ldr	r3, [pc, #16]	; (80017d0 <modbusRead1Register+0xf0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	0052      	lsls	r2, r2, #1
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd90      	pop	{r4, r7, pc}
 80017ce:	bf00      	nop
 80017d0:	2000029c 	.word	0x2000029c

080017d4 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80017de:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <ModbusErrorReply+0x40>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	7e5a      	ldrb	r2, [r3, #25]
 80017e4:	4b0b      	ldr	r3, [pc, #44]	; (8001814 <ModbusErrorReply+0x40>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 80017f2:	4b08      	ldr	r3, [pc, #32]	; (8001814 <ModbusErrorReply+0x40>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	79fa      	ldrb	r2, [r7, #7]
 80017f8:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 80017fc:	4b05      	ldr	r3, [pc, #20]	; (8001814 <ModbusErrorReply+0x40>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2202      	movs	r2, #2
 8001802:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	2000029c 	.word	0x2000029c

08001818 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 800181c:	4b09      	ldr	r3, [pc, #36]	; (8001844 <Modbus_frame_response+0x2c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	7e5b      	ldrb	r3, [r3, #25]
 8001822:	2b03      	cmp	r3, #3
 8001824:	d004      	beq.n	8001830 <Modbus_frame_response+0x18>
 8001826:	2b06      	cmp	r3, #6
 8001828:	d105      	bne.n	8001836 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800182a:	f7ff ff17 	bl	800165c <modbusWrite1Register>
		break;
 800182e:	e006      	b.n	800183e <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001830:	f7ff ff56 	bl	80016e0 <modbusRead1Register>
		break;
 8001834:	e003      	b.n	800183e <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8001836:	2001      	movs	r0, #1
 8001838:	f7ff ffcc 	bl	80017d4 <ModbusErrorReply>
		break;
 800183c:	bf00      	nop

	}
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	2000029c 	.word	0x2000029c

08001848 <Modbus_Emission>:

void Modbus_Emission()
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800184e:	4b3d      	ldr	r3, [pc, #244]	; (8001944 <Modbus_Emission+0xfc>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b20      	cmp	r3, #32
 800185c:	d15e      	bne.n	800191c <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 800185e:	4b39      	ldr	r3, [pc, #228]	; (8001944 <Modbus_Emission+0xfc>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4b38      	ldr	r3, [pc, #224]	; (8001944 <Modbus_Emission+0xfc>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	7812      	ldrb	r2, [r2, #0]
 8001868:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 800186c:	4b35      	ldr	r3, [pc, #212]	; (8001944 <Modbus_Emission+0xfc>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001874:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001876:	4b33      	ldr	r3, [pc, #204]	; (8001944 <Modbus_Emission+0xfc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 800187e:	4b31      	ldr	r3, [pc, #196]	; (8001944 <Modbus_Emission+0xfc>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 8001886:	461a      	mov	r2, r3
 8001888:	f007 fcd4 	bl	8009234 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 800188c:	4b2d      	ldr	r3, [pc, #180]	; (8001944 <Modbus_Emission+0xfc>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001894:	b29a      	uxth	r2, r3
 8001896:	4b2b      	ldr	r3, [pc, #172]	; (8001944 <Modbus_Emission+0xfc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	3203      	adds	r2, #3
 800189c:	b292      	uxth	r2, r2
 800189e:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80018a2:	4b28      	ldr	r3, [pc, #160]	; (8001944 <Modbus_Emission+0xfc>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80018aa:	4b26      	ldr	r3, [pc, #152]	; (8001944 <Modbus_Emission+0xfc>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80018b2:	3b02      	subs	r3, #2
 80018b4:	4619      	mov	r1, r3
 80018b6:	4610      	mov	r0, r2
 80018b8:	f7ff fd92 	bl	80013e0 <CRC16>
 80018bc:	4603      	mov	r3, r0
 80018be:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80018c0:	4b20      	ldr	r3, [pc, #128]	; (8001944 <Modbus_Emission+0xfc>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b1f      	ldr	r3, [pc, #124]	; (8001944 <Modbus_Emission+0xfc>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80018cc:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80018ce:	7939      	ldrb	r1, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	460a      	mov	r2, r1
 80018d4:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80018d8:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <Modbus_Emission+0xfc>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b19      	ldr	r3, [pc, #100]	; (8001944 <Modbus_Emission+0xfc>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80018e4:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80018e6:	7979      	ldrb	r1, [r7, #5]
 80018e8:	4413      	add	r3, r2
 80018ea:	460a      	mov	r2, r1
 80018ec:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80018f0:	4b14      	ldr	r3, [pc, #80]	; (8001944 <Modbus_Emission+0xfc>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b20      	cmp	r3, #32
 80018fe:	d10d      	bne.n	800191c <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001900:	4b10      	ldr	r3, [pc, #64]	; (8001944 <Modbus_Emission+0xfc>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <Modbus_Emission+0xfc>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800190e:	4b0d      	ldr	r3, [pc, #52]	; (8001944 <Modbus_Emission+0xfc>)
 8001910:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001912:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001916:	461a      	mov	r2, r3
 8001918:	f006 fafa 	bl	8007f10 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 800191c:	4b09      	ldr	r3, [pc, #36]	; (8001944 <Modbus_Emission+0xfc>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2200      	movs	r2, #0
 8001922:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001924:	4b07      	ldr	r3, [pc, #28]	; (8001944 <Modbus_Emission+0xfc>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2200      	movs	r2, #0
 800192a:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <Modbus_Emission+0xfc>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2200      	movs	r2, #0
 8001932:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001934:	4b03      	ldr	r3, [pc, #12]	; (8001944 <Modbus_Emission+0xfc>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2202      	movs	r2, #2
 800193a:	761a      	strb	r2, [r3, #24]
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	2000029c 	.word	0x2000029c

08001948 <PIDSetup>:
 */

#include "PIDController.h"

void PIDSetup(PID* temp,float32_t Kp, float32_t Ki, float32_t Kd, float32_t tolerance)
{
 8001948:	b480      	push	{r7}
 800194a:	b087      	sub	sp, #28
 800194c:	af00      	add	r7, sp, #0
 800194e:	6178      	str	r0, [r7, #20]
 8001950:	ed87 0a04 	vstr	s0, [r7, #16]
 8001954:	edc7 0a03 	vstr	s1, [r7, #12]
 8001958:	ed87 1a02 	vstr	s2, [r7, #8]
 800195c:	edc7 1a01 	vstr	s3, [r7, #4]
	temp->Kp = Kp;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	601a      	str	r2, [r3, #0]
	temp->Ki = Ki;
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	605a      	str	r2, [r3, #4]
	temp->Kd = Kd;
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	609a      	str	r2, [r3, #8]
	temp->tolerance = tolerance;
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	629a      	str	r2, [r3, #40]	; 0x28
	temp->U = 0;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
	temp->Delta_U = 0;
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	2200      	movs	r2, #0
 8001982:	611a      	str	r2, [r3, #16]
	temp->U_minus = 0;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	2200      	movs	r2, #0
 8001988:	615a      	str	r2, [r3, #20]
	temp->Error = 0;
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
	temp->Error_minus = 0;
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
	temp->Error_minus2 = 0;
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	2200      	movs	r2, #0
 800199a:	621a      	str	r2, [r3, #32]
}
 800199c:	bf00      	nop
 800199e:	371c      	adds	r7, #28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <PIDRun>:

void PIDRun(PID* temp, float32_t Feedback, float32_t Ref)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80019b4:	edc7 0a01 	vstr	s1, [r7, #4]
	temp->Error = Ref - Feedback;
 80019b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80019bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80019c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019c8:	ee17 2a90 	vmov	r2, s15
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	619a      	str	r2, [r3, #24]
	if(temp->Error > 0)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	dd04      	ble.n	80019e2 <PIDRun+0x3a>
	{
		temp->MotorDir = 0;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80019e0:	e007      	b.n	80019f2 <PIDRun+0x4a>
	}
	else if (temp->Error < 0)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	da03      	bge.n	80019f2 <PIDRun+0x4a>
	{
		temp->MotorDir = 1;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2201      	movs	r2, #1
 80019ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
	//U Update
	temp->Delta_U = (temp->Kp + temp->Ki + temp->Kd) * temp->Error
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	ed93 7a00 	vldr	s14, [r3]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80019fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	ee07 3a90 	vmov	s15, r3
 8001a14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a18:	ee27 7a27 	vmul.f32	s14, s14, s15
			  - (temp->Kp + 2*temp->Kd) * temp->Error_minus
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	edd3 6a00 	vldr	s13, [r3]
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a28:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a2c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	69db      	ldr	r3, [r3, #28]
 8001a34:	ee07 3a90 	vmov	s15, r3
 8001a38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a40:	ee37 7a67 	vsub.f32	s14, s14, s15
			  + temp->Kd * temp->Error_minus2;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6a1b      	ldr	r3, [r3, #32]
 8001a4e:	ee07 3a90 	vmov	s15, r3
 8001a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a5a:	ee77 7a27 	vadd.f32	s15, s14, s15
	temp->Delta_U = (temp->Kp + temp->Ki + temp->Kd) * temp->Error
 8001a5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a62:	ee17 2a90 	vmov	r2, s15
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	611a      	str	r2, [r3, #16]
	temp->U = temp->Delta_U + temp->U_minus;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	691a      	ldr	r2, [r3, #16]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	441a      	add	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	60da      	str	r2, [r3, #12]
	temp->U_minus = temp->U;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	68da      	ldr	r2, [r3, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	615a      	str	r2, [r3, #20]
	//Error Update
	temp->Error_minus2 = temp->Error_minus;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	69da      	ldr	r2, [r3, #28]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	621a      	str	r2, [r3, #32]
	temp->Error_minus = temp->Error;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	699a      	ldr	r2, [r3, #24]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	61da      	str	r2, [r3, #28]
}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <CascadeLoop>:

void CascadeLoop(PID* Pos, PID* Velo, float32_t PosFeedback, float32_t VeloFeedback, QuinticTraj* TrajReference, float32_t tolerance)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	61f8      	str	r0, [r7, #28]
 8001aa4:	61b9      	str	r1, [r7, #24]
 8001aa6:	ed87 0a05 	vstr	s0, [r7, #20]
 8001aaa:	edc7 0a04 	vstr	s1, [r7, #16]
 8001aae:	60fa      	str	r2, [r7, #12]
 8001ab0:	ed87 1a02 	vstr	s2, [r7, #8]
	if((fabs(TrajReference->current_pos - PosFeedback) <= 1 ) && (TrajReference->time >= TrajReference->TotalTime))
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	ee07 3a90 	vmov	s15, r3
 8001abc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ac0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac8:	eef0 7ae7 	vabs.f32	s15, s15
 8001acc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad8:	d825      	bhi.n	8001b26 <CascadeLoop+0x8a>
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001ae6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aee:	db1a      	blt.n	8001b26 <CascadeLoop+0x8a>
	{
		Pos->IsSetPoint = 1;
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		Velo->U = 0;
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]
		Pos->ESS = TrajReference->current_pos - PosFeedback;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	ee07 3a90 	vmov	s15, r3
 8001b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b16:	edc7 7a01 	vstr	s15, [r7, #4]
 8001b1a:	793b      	ldrb	r3, [r7, #4]
 8001b1c:	b25a      	sxtb	r2, r3
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001b24:	e022      	b.n	8001b6c <CascadeLoop+0xd0>
	}
	else
	{
		Pos->IsSetPoint = 0;
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		PIDRun(Pos, PosFeedback, TrajReference->current_pos);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	ee07 3a90 	vmov	s15, r3
 8001b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b3a:	eef0 0a67 	vmov.f32	s1, s15
 8001b3e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001b42:	69f8      	ldr	r0, [r7, #28]
 8001b44:	f7ff ff30 	bl	80019a8 <PIDRun>
		float32_t veloRef = Pos->U + TrajReference->current_velo;
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	68da      	ldr	r2, [r3, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	4413      	add	r3, r2
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		PIDRun(Velo, VeloFeedback, veloRef);
 8001b5e:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8001b62:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b66:	69b8      	ldr	r0, [r7, #24]
 8001b68:	f7ff ff1e 	bl	80019a8 <PIDRun>
	}
	if(Velo->U > 40000)
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001b74:	4293      	cmp	r3, r2
 8001b76:	dd04      	ble.n	8001b82 <CascadeLoop+0xe6>
	{
		Velo->U = 40000;
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	f649 4240 	movw	r2, #40000	; 0x9c40
 8001b7e:	60da      	str	r2, [r3, #12]
	{
		Velo->U = -40000;
	}


}
 8001b80:	e007      	b.n	8001b92 <CascadeLoop+0xf6>
	else if (Velo->U < -40000)
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	4a05      	ldr	r2, [pc, #20]	; (8001b9c <CascadeLoop+0x100>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	da02      	bge.n	8001b92 <CascadeLoop+0xf6>
		Velo->U = -40000;
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	4a03      	ldr	r2, [pc, #12]	; (8001b9c <CascadeLoop+0x100>)
 8001b90:	60da      	str	r2, [r3, #12]
}
 8001b92:	bf00      	nop
 8001b94:	3728      	adds	r7, #40	; 0x28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	ffff63c0 	.word	0xffff63c0

08001ba0 <QuinticSetup>:
 *      Author: tanawatp
 */
#include "QuinticTrajectory.h"

void QuinticSetup(QuinticTraj* temp, float32_t vmax, float32_t amax)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001bac:	edc7 0a01 	vstr	s1, [r7, #4]
	temp->v_max = vmax;
 8001bb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb8:	ee17 2a90 	vmov	r2, s15
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	619a      	str	r2, [r3, #24]
	temp->a_max = amax;
 8001bc0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bc8:	ee17 2a90 	vmov	r2, s15
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	61da      	str	r2, [r3, #28]
	temp->State = Ready;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	//temp->final_pos = 300;
}
 8001bd8:	bf00      	nop
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	0000      	movs	r0, r0
	...

08001be8 <QuinticGenerator>:
void QuinticGenerator(QuinticTraj* temp,int8_t ess)
{
 8001be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	70fb      	strb	r3, [r7, #3]
	//temp->final_pos = temp->final_pos * 8192/120;
	temp->displacement = temp->final_pos - (temp->start_pos+ess);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6819      	ldr	r1, [r3, #0]
 8001bfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c02:	440b      	add	r3, r1
 8001c04:	1ad2      	subs	r2, r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	609a      	str	r2, [r3, #8]
	if(temp->displacement<0)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	da04      	bge.n	8001c1c <QuinticGenerator+0x34>
	{
		temp->Dir = 1;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2201      	movs	r2, #1
 8001c16:	f883 2020 	strb.w	r2, [r3, #32]
 8001c1a:	e007      	b.n	8001c2c <QuinticGenerator+0x44>
	}
	else if (temp->displacement>0)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	dd03      	ble.n	8001c2c <QuinticGenerator+0x44>
	{
		temp->Dir = 0;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 2020 	strb.w	r2, [r3, #32]
	}
	temp->timeAcc = 0.5*sqrtf(23.094*fabs(temp->displacement)/temp->a_max);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fc23 	bl	800047c <__aeabi_i2d>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4690      	mov	r8, r2
 8001c3c:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001c40:	a388      	add	r3, pc, #544	; (adr r3, 8001e64 <QuinticGenerator+0x27c>)
 8001c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c46:	4640      	mov	r0, r8
 8001c48:	4649      	mov	r1, r9
 8001c4a:	f7fe fc81 	bl	8000550 <__aeabi_dmul>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4690      	mov	r8, r2
 8001c54:	4699      	mov	r9, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fc0e 	bl	800047c <__aeabi_i2d>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4640      	mov	r0, r8
 8001c66:	4649      	mov	r1, r9
 8001c68:	f7fe fd9c 	bl	80007a4 <__aeabi_ddiv>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	f7fe ff44 	bl	8000b00 <__aeabi_d2f>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	ee00 3a10 	vmov	s0, r3
 8001c7e:	f007 fbe3 	bl	8009448 <sqrtf>
 8001c82:	ee10 3a10 	vmov	r3, s0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fc0a 	bl	80004a0 <__aeabi_f2d>
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	4b6f      	ldr	r3, [pc, #444]	; (8001e50 <QuinticGenerator+0x268>)
 8001c92:	f7fe fc5d 	bl	8000550 <__aeabi_dmul>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	f7fe ff2f 	bl	8000b00 <__aeabi_d2f>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	645a      	str	r2, [r3, #68]	; 0x44
	temp->timeVelo = 1.875*fabs(temp->displacement)/temp->v_max;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fbe5 	bl	800047c <__aeabi_i2d>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	4614      	mov	r4, r2
 8001cb8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001cbc:	f04f 0200 	mov.w	r2, #0
 8001cc0:	4b64      	ldr	r3, [pc, #400]	; (8001e54 <QuinticGenerator+0x26c>)
 8001cc2:	4620      	mov	r0, r4
 8001cc4:	4629      	mov	r1, r5
 8001cc6:	f7fe fc43 	bl	8000550 <__aeabi_dmul>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4614      	mov	r4, r2
 8001cd0:	461d      	mov	r5, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7fe fbd0 	bl	800047c <__aeabi_i2d>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4620      	mov	r0, r4
 8001ce2:	4629      	mov	r1, r5
 8001ce4:	f7fe fd5e 	bl	80007a4 <__aeabi_ddiv>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	4610      	mov	r0, r2
 8001cee:	4619      	mov	r1, r3
 8001cf0:	f7fe ff06 	bl	8000b00 <__aeabi_d2f>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	649a      	str	r2, [r3, #72]	; 0x48
	temp->TotalTime = MAX(temp->timeAcc,temp->timeVelo);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001d06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0e:	dd02      	ble.n	8001d16 <QuinticGenerator+0x12e>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d14:	e001      	b.n	8001d1a <QuinticGenerator+0x132>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	63d3      	str	r3, [r2, #60]	; 0x3c
	temp->coeff[0] = temp->start_pos;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	temp->coeff[1] = 0;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	629a      	str	r2, [r3, #40]	; 0x28
	temp->coeff[2] = 0;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f04f 0200 	mov.w	r2, #0
 8001d3e:	62da      	str	r2, [r3, #44]	; 0x2c
	temp->coeff[3] = 10.0*temp->displacement/powf(temp->TotalTime,3);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7fe fb99 	bl	800047c <__aeabi_i2d>
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	4b42      	ldr	r3, [pc, #264]	; (8001e58 <QuinticGenerator+0x270>)
 8001d50:	f7fe fbfe 	bl	8000550 <__aeabi_dmul>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4614      	mov	r4, r2
 8001d5a:	461d      	mov	r5, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001d62:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001d66:	eeb0 0a67 	vmov.f32	s0, s15
 8001d6a:	f007 fb15 	bl	8009398 <powf>
 8001d6e:	ee10 3a10 	vmov	r3, s0
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fb94 	bl	80004a0 <__aeabi_f2d>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	4620      	mov	r0, r4
 8001d7e:	4629      	mov	r1, r5
 8001d80:	f7fe fd10 	bl	80007a4 <__aeabi_ddiv>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f7fe feb8 	bl	8000b00 <__aeabi_d2f>
 8001d90:	4602      	mov	r2, r0
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	631a      	str	r2, [r3, #48]	; 0x30
	temp->coeff[4] = -15.0*temp->displacement/powf(temp->TotalTime,4);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fb6e 	bl	800047c <__aeabi_i2d>
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	4b2d      	ldr	r3, [pc, #180]	; (8001e5c <QuinticGenerator+0x274>)
 8001da6:	f7fe fbd3 	bl	8000550 <__aeabi_dmul>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4614      	mov	r4, r2
 8001db0:	461d      	mov	r5, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001db8:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8001dbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc0:	f007 faea 	bl	8009398 <powf>
 8001dc4:	ee10 3a10 	vmov	r3, s0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fb69 	bl	80004a0 <__aeabi_f2d>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4620      	mov	r0, r4
 8001dd4:	4629      	mov	r1, r5
 8001dd6:	f7fe fce5 	bl	80007a4 <__aeabi_ddiv>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4610      	mov	r0, r2
 8001de0:	4619      	mov	r1, r3
 8001de2:	f7fe fe8d 	bl	8000b00 <__aeabi_d2f>
 8001de6:	4602      	mov	r2, r0
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	635a      	str	r2, [r3, #52]	; 0x34
	temp->coeff[5] = 6.0*temp->displacement/powf(temp->TotalTime,5);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fb43 	bl	800047c <__aeabi_i2d>
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	4b19      	ldr	r3, [pc, #100]	; (8001e60 <QuinticGenerator+0x278>)
 8001dfc:	f7fe fba8 	bl	8000550 <__aeabi_dmul>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4614      	mov	r4, r2
 8001e06:	461d      	mov	r5, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001e0e:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8001e12:	eeb0 0a67 	vmov.f32	s0, s15
 8001e16:	f007 fabf 	bl	8009398 <powf>
 8001e1a:	ee10 3a10 	vmov	r3, s0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe fb3e 	bl	80004a0 <__aeabi_f2d>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4620      	mov	r0, r4
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	f7fe fcba 	bl	80007a4 <__aeabi_ddiv>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f7fe fe62 	bl	8000b00 <__aeabi_d2f>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e4c:	f3af 8000 	nop.w
 8001e50:	3fe00000 	.word	0x3fe00000
 8001e54:	3ffe0000 	.word	0x3ffe0000
 8001e58:	40240000 	.word	0x40240000
 8001e5c:	c02e0000 	.word	0xc02e0000
 8001e60:	40180000 	.word	0x40180000
 8001e64:	624dd2f2 	.word	0x624dd2f2
 8001e68:	40371810 	.word	0x40371810

08001e6c <QuinticEvaluator>:
void QuinticEvaluator(QuinticTraj* temp)
{
 8001e6c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e70:	ed2d 8b02 	vpush	{d8}
 8001e74:	b084      	sub	sp, #16
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
	float32_t time = temp->time;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	60fb      	str	r3, [r7, #12]
	temp->current_pos = temp->coeff[0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
						+ temp->coeff[1]*time
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001e8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e94:	ee37 8a27 	vadd.f32	s16, s14, s15
						+ temp->coeff[2]*powf(time,2)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	edd3 8a0b 	vldr	s17, [r3, #44]	; 0x2c
 8001e9e:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001ea2:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ea6:	f007 fa77 	bl	8009398 <powf>
 8001eaa:	eef0 7a40 	vmov.f32	s15, s0
 8001eae:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001eb2:	ee38 8a27 	vadd.f32	s16, s16, s15
						+ temp->coeff[3]*powf(time,3)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	edd3 8a0c 	vldr	s17, [r3, #48]	; 0x30
 8001ebc:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001ec0:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ec4:	f007 fa68 	bl	8009398 <powf>
 8001ec8:	eef0 7a40 	vmov.f32	s15, s0
 8001ecc:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001ed0:	ee38 8a27 	vadd.f32	s16, s16, s15
						+ temp->coeff[4]*powf(time,4)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	edd3 8a0d 	vldr	s17, [r3, #52]	; 0x34
 8001eda:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8001ede:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ee2:	f007 fa59 	bl	8009398 <powf>
 8001ee6:	eef0 7a40 	vmov.f32	s15, s0
 8001eea:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001eee:	ee38 8a27 	vadd.f32	s16, s16, s15
						+ temp->coeff[5]*powf(time,5);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	edd3 8a0e 	vldr	s17, [r3, #56]	; 0x38
 8001ef8:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8001efc:	ed97 0a03 	vldr	s0, [r7, #12]
 8001f00:	f007 fa4a 	bl	8009398 <powf>
 8001f04:	eef0 7a40 	vmov.f32	s15, s0
 8001f08:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001f0c:	ee78 7a27 	vadd.f32	s15, s16, s15
	temp->current_pos = temp->coeff[0]
 8001f10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f14:	ee17 2a90 	vmov	r2, s15
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	60da      	str	r2, [r3, #12]

	temp->current_velo = temp->coeff[1]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe fabd 	bl	80004a0 <__aeabi_f2d>
 8001f26:	4604      	mov	r4, r0
 8001f28:	460d      	mov	r5, r1
						+ 2.0*temp->coeff[2]*time
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7fe fab6 	bl	80004a0 <__aeabi_f2d>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	f7fe f954 	bl	80001e4 <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4690      	mov	r8, r2
 8001f42:	4699      	mov	r9, r3
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	f7fe faab 	bl	80004a0 <__aeabi_f2d>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4640      	mov	r0, r8
 8001f50:	4649      	mov	r1, r9
 8001f52:	f7fe fafd 	bl	8000550 <__aeabi_dmul>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	4629      	mov	r1, r5
 8001f5e:	f7fe f941 	bl	80001e4 <__adddf3>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4614      	mov	r4, r2
 8001f68:	461d      	mov	r5, r3
						+ 3.0*temp->coeff[3]*powf(time,2)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe fa96 	bl	80004a0 <__aeabi_f2d>
 8001f74:	f04f 0200 	mov.w	r2, #0
 8001f78:	4b8e      	ldr	r3, [pc, #568]	; (80021b4 <QuinticEvaluator+0x348>)
 8001f7a:	f7fe fae9 	bl	8000550 <__aeabi_dmul>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4690      	mov	r8, r2
 8001f84:	4699      	mov	r9, r3
 8001f86:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001f8a:	ed97 0a03 	vldr	s0, [r7, #12]
 8001f8e:	f007 fa03 	bl	8009398 <powf>
 8001f92:	ee10 3a10 	vmov	r3, s0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe fa82 	bl	80004a0 <__aeabi_f2d>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4640      	mov	r0, r8
 8001fa2:	4649      	mov	r1, r9
 8001fa4:	f7fe fad4 	bl	8000550 <__aeabi_dmul>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4620      	mov	r0, r4
 8001fae:	4629      	mov	r1, r5
 8001fb0:	f7fe f918 	bl	80001e4 <__adddf3>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	4614      	mov	r4, r2
 8001fba:	461d      	mov	r5, r3
						+ 4.0*temp->coeff[4]*powf(time,3)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7fe fa6d 	bl	80004a0 <__aeabi_f2d>
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	4b7b      	ldr	r3, [pc, #492]	; (80021b8 <QuinticEvaluator+0x34c>)
 8001fcc:	f7fe fac0 	bl	8000550 <__aeabi_dmul>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4690      	mov	r8, r2
 8001fd6:	4699      	mov	r9, r3
 8001fd8:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001fdc:	ed97 0a03 	vldr	s0, [r7, #12]
 8001fe0:	f007 f9da 	bl	8009398 <powf>
 8001fe4:	ee10 3a10 	vmov	r3, s0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7fe fa59 	bl	80004a0 <__aeabi_f2d>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4640      	mov	r0, r8
 8001ff4:	4649      	mov	r1, r9
 8001ff6:	f7fe faab 	bl	8000550 <__aeabi_dmul>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	4620      	mov	r0, r4
 8002000:	4629      	mov	r1, r5
 8002002:	f7fe f8ef 	bl	80001e4 <__adddf3>
 8002006:	4602      	mov	r2, r0
 8002008:	460b      	mov	r3, r1
 800200a:	4614      	mov	r4, r2
 800200c:	461d      	mov	r5, r3
						+ 5.0*temp->coeff[5]*powf(time,4);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe fa44 	bl	80004a0 <__aeabi_f2d>
 8002018:	f04f 0200 	mov.w	r2, #0
 800201c:	4b67      	ldr	r3, [pc, #412]	; (80021bc <QuinticEvaluator+0x350>)
 800201e:	f7fe fa97 	bl	8000550 <__aeabi_dmul>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4690      	mov	r8, r2
 8002028:	4699      	mov	r9, r3
 800202a:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800202e:	ed97 0a03 	vldr	s0, [r7, #12]
 8002032:	f007 f9b1 	bl	8009398 <powf>
 8002036:	ee10 3a10 	vmov	r3, s0
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe fa30 	bl	80004a0 <__aeabi_f2d>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4640      	mov	r0, r8
 8002046:	4649      	mov	r1, r9
 8002048:	f7fe fa82 	bl	8000550 <__aeabi_dmul>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4620      	mov	r0, r4
 8002052:	4629      	mov	r1, r5
 8002054:	f7fe f8c6 	bl	80001e4 <__adddf3>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
	temp->current_velo = temp->coeff[1]
 800205c:	4610      	mov	r0, r2
 800205e:	4619      	mov	r1, r3
 8002060:	f7fe fd26 	bl	8000ab0 <__aeabi_d2iz>
 8002064:	4602      	mov	r2, r0
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	611a      	str	r2, [r3, #16]

	temp->current_acc = 2.0*temp->coeff[2]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206e:	4618      	mov	r0, r3
 8002070:	f7fe fa16 	bl	80004a0 <__aeabi_f2d>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	f7fe f8b4 	bl	80001e4 <__adddf3>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4614      	mov	r4, r2
 8002082:	461d      	mov	r5, r3
						+ 6.0*temp->coeff[3]*time
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002088:	4618      	mov	r0, r3
 800208a:	f7fe fa09 	bl	80004a0 <__aeabi_f2d>
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	4b4b      	ldr	r3, [pc, #300]	; (80021c0 <QuinticEvaluator+0x354>)
 8002094:	f7fe fa5c 	bl	8000550 <__aeabi_dmul>
 8002098:	4602      	mov	r2, r0
 800209a:	460b      	mov	r3, r1
 800209c:	4690      	mov	r8, r2
 800209e:	4699      	mov	r9, r3
 80020a0:	68f8      	ldr	r0, [r7, #12]
 80020a2:	f7fe f9fd 	bl	80004a0 <__aeabi_f2d>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	4640      	mov	r0, r8
 80020ac:	4649      	mov	r1, r9
 80020ae:	f7fe fa4f 	bl	8000550 <__aeabi_dmul>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4620      	mov	r0, r4
 80020b8:	4629      	mov	r1, r5
 80020ba:	f7fe f893 	bl	80001e4 <__adddf3>
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	4614      	mov	r4, r2
 80020c4:	461d      	mov	r5, r3
						+ 12.0*temp->coeff[4]*powf(time,2)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7fe f9e8 	bl	80004a0 <__aeabi_f2d>
 80020d0:	f04f 0200 	mov.w	r2, #0
 80020d4:	4b3b      	ldr	r3, [pc, #236]	; (80021c4 <QuinticEvaluator+0x358>)
 80020d6:	f7fe fa3b 	bl	8000550 <__aeabi_dmul>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4690      	mov	r8, r2
 80020e0:	4699      	mov	r9, r3
 80020e2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80020e6:	ed97 0a03 	vldr	s0, [r7, #12]
 80020ea:	f007 f955 	bl	8009398 <powf>
 80020ee:	ee10 3a10 	vmov	r3, s0
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7fe f9d4 	bl	80004a0 <__aeabi_f2d>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4640      	mov	r0, r8
 80020fe:	4649      	mov	r1, r9
 8002100:	f7fe fa26 	bl	8000550 <__aeabi_dmul>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	4620      	mov	r0, r4
 800210a:	4629      	mov	r1, r5
 800210c:	f7fe f86a 	bl	80001e4 <__adddf3>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4614      	mov	r4, r2
 8002116:	461d      	mov	r5, r3
						+ 20.0*temp->coeff[5]*powf(time,3);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800211c:	4618      	mov	r0, r3
 800211e:	f7fe f9bf 	bl	80004a0 <__aeabi_f2d>
 8002122:	f04f 0200 	mov.w	r2, #0
 8002126:	4b28      	ldr	r3, [pc, #160]	; (80021c8 <QuinticEvaluator+0x35c>)
 8002128:	f7fe fa12 	bl	8000550 <__aeabi_dmul>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4690      	mov	r8, r2
 8002132:	4699      	mov	r9, r3
 8002134:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8002138:	ed97 0a03 	vldr	s0, [r7, #12]
 800213c:	f007 f92c 	bl	8009398 <powf>
 8002140:	ee10 3a10 	vmov	r3, s0
 8002144:	4618      	mov	r0, r3
 8002146:	f7fe f9ab 	bl	80004a0 <__aeabi_f2d>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4640      	mov	r0, r8
 8002150:	4649      	mov	r1, r9
 8002152:	f7fe f9fd 	bl	8000550 <__aeabi_dmul>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4620      	mov	r0, r4
 800215c:	4629      	mov	r1, r5
 800215e:	f7fe f841 	bl	80001e4 <__adddf3>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
	temp->current_acc = 2.0*temp->coeff[2]
 8002166:	4610      	mov	r0, r2
 8002168:	4619      	mov	r1, r3
 800216a:	f7fe fca1 	bl	8000ab0 <__aeabi_d2iz>
 800216e:	4602      	mov	r2, r0
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	615a      	str	r2, [r3, #20]
	if(time >= temp->TotalTime)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800217a:	ed97 7a03 	vldr	s14, [r7, #12]
 800217e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002186:	da00      	bge.n	800218a <QuinticEvaluator+0x31e>
		temp->start_pos = temp->final_pos;
		temp->current_pos = temp->start_pos;
		temp->current_velo = 0;
		temp->current_acc = 0;
	}
}
 8002188:	e00d      	b.n	80021a6 <QuinticEvaluator+0x33a>
		temp->start_pos = temp->final_pos;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	601a      	str	r2, [r3, #0]
		temp->current_pos = temp->start_pos;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	60da      	str	r2, [r3, #12]
		temp->current_velo = 0;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	611a      	str	r2, [r3, #16]
		temp->current_acc = 0;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	615a      	str	r2, [r3, #20]
}
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	ecbd 8b02 	vpop	{d8}
 80021b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021b4:	40080000 	.word	0x40080000
 80021b8:	40100000 	.word	0x40100000
 80021bc:	40140000 	.word	0x40140000
 80021c0:	40180000 	.word	0x40180000
 80021c4:	40280000 	.word	0x40280000
 80021c8:	40340000 	.word	0x40340000

080021cc <QuinticRun>:
void QuinticRun(QuinticTraj* temp, int8_t ess, float32_t dt)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	460b      	mov	r3, r1
 80021d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80021da:	72fb      	strb	r3, [r7, #11]
	switch(temp->State)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d020      	beq.n	8002228 <QuinticRun+0x5c>
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	dc3d      	bgt.n	8002266 <QuinticRun+0x9a>
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <QuinticRun+0x28>
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d00b      	beq.n	800220a <QuinticRun+0x3e>
		{
			temp->State = Ready;
		}
		break;
	}
}
 80021f2:	e038      	b.n	8002266 <QuinticRun+0x9a>
		if(temp->start_pos != temp->final_pos)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d031      	beq.n	8002264 <QuinticRun+0x98>
			temp->State = PreCal;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		break;
 8002208:	e02c      	b.n	8002264 <QuinticRun+0x98>
		temp->time = 0;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	641a      	str	r2, [r3, #64]	; 0x40
		QuinticGenerator(temp,ess);
 8002212:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002216:	4619      	mov	r1, r3
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f7ff fce5 	bl	8001be8 <QuinticGenerator>
		temp->State = Run;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2202      	movs	r2, #2
 8002222:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		break;
 8002226:	e01e      	b.n	8002266 <QuinticRun+0x9a>
		temp->time = temp->time + dt;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800222e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002232:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		QuinticEvaluator(temp);
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f7ff fe15 	bl	8001e6c <QuinticEvaluator>
		if(temp->time > temp->TotalTime)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800224e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002256:	dc00      	bgt.n	800225a <QuinticRun+0x8e>
		break;
 8002258:	e005      	b.n	8002266 <QuinticRun+0x9a>
			temp->State = Ready;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		break;
 8002262:	e000      	b.n	8002266 <QuinticRun+0x9a>
		break;
 8002264:	bf00      	nop
}
 8002266:	bf00      	nop
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <InitReadEncoder>:
//{ //get time in micros
//	return __HAL_TIM_GET_COUNTER(&htim5)+ ReadEncoderParam._micros;
//}

void InitReadEncoder(ReadEncoder* Read, uint32_t samplingtime)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	6039      	str	r1, [r7, #0]
	Read->MotorSetDuty = 0;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	701a      	strb	r2, [r3, #0]
	Read->Pulse_Compare = 0;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	805a      	strh	r2, [r3, #2]
	Read->DIR = 0;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	711a      	strb	r2, [r3, #4]
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <QEIGetFeedback>:
//	//Delay
//	QEIData.data[1] = QEIData.data[0];
//	QEIData.timestamp[1] = QEIData.timestamp[0];
//}
void QEIGetFeedback(QEI* temp, uint16_t Hz)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	807b      	strh	r3, [r7, #2]
	temp->QEIPosition = __HAL_TIM_GET_COUNTER(&htim2);
 80022a4:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <QEIGetFeedback+0x4c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022aa:	461a      	mov	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	605a      	str	r2, [r3, #4]
	temp->QEIVelocity = (temp->QEIPosition - temp->QEIPosition_minus) * Hz;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685a      	ldr	r2, [r3, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	887a      	ldrh	r2, [r7, #2]
 80022bc:	fb02 f303 	mul.w	r3, r2, r3
 80022c0:	ee07 3a90 	vmov	s15, r3
 80022c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	edc3 7a02 	vstr	s15, [r3, #8]
	temp->QEIPosition_minus = temp->QEIPosition;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	601a      	str	r2, [r3, #0]
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	20000cf0 	.word	0x20000cf0

080022e8 <TraySetup>:
 */
#include "TrayLocalization.h"
#include "arm_math.h"

void TraySetup(Tray* temp, float32_t x1, uint16_t y1, float32_t x2, uint16_t y2)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80022f4:	460b      	mov	r3, r1
 80022f6:	edc7 0a00 	vstr	s1, [r7]
 80022fa:	80fb      	strh	r3, [r7, #6]
 80022fc:	4613      	mov	r3, r2
 80022fe:	80bb      	strh	r3, [r7, #4]
	temp->Edge1_X = x1;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	601a      	str	r2, [r3, #0]
	temp->Edge1_Y = y1;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	88fa      	ldrh	r2, [r7, #6]
 800230a:	809a      	strh	r2, [r3, #4]
	temp->Edge2_X = x2;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	609a      	str	r2, [r3, #8]
	temp->Edge2_Y = y2;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	88ba      	ldrh	r2, [r7, #4]
 8002316:	819a      	strh	r2, [r3, #12]
}
 8002318:	bf00      	nop
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	0000      	movs	r0, r0
	...

08002328 <TrayLocalization>:
void TrayLocalization(Tray* temp)
{
 8002328:	b5b0      	push	{r4, r5, r7, lr}
 800232a:	ed2d 8b02 	vpush	{d8}
 800232e:	b090      	sub	sp, #64	; 0x40
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	float32_t RefX_case1[3] = {10.0,30.0,50.0};
 8002334:	4acc      	ldr	r2, [pc, #816]	; (8002668 <TrayLocalization+0x340>)
 8002336:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800233a:	ca07      	ldmia	r2, {r0, r1, r2}
 800233c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t RefY_case1[3] = {40*8192/120,25*8192/120,10*8192/120};
 8002340:	4aca      	ldr	r2, [pc, #808]	; (800266c <TrayLocalization+0x344>)
 8002342:	f107 0320 	add.w	r3, r7, #32
 8002346:	e892 0003 	ldmia.w	r2, {r0, r1}
 800234a:	6018      	str	r0, [r3, #0]
 800234c:	3304      	adds	r3, #4
 800234e:	8019      	strh	r1, [r3, #0]

	float32_t RefX_case2[3] = {10.0,25.0,40.0};
 8002350:	4ac7      	ldr	r2, [pc, #796]	; (8002670 <TrayLocalization+0x348>)
 8002352:	f107 0314 	add.w	r3, r7, #20
 8002356:	ca07      	ldmia	r2, {r0, r1, r2}
 8002358:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t RefY_case2[3] = {50*8192/120,30*8192/120,10*8192/120};
 800235c:	4ac5      	ldr	r2, [pc, #788]	; (8002674 <TrayLocalization+0x34c>)
 800235e:	f107 030c 	add.w	r3, r7, #12
 8002362:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002366:	6018      	str	r0, [r3, #0]
 8002368:	3304      	adds	r3, #4
 800236a:	8019      	strh	r1, [r3, #0]
	int16_t deltaX = (temp->Edge2_X - temp->Edge1_X)*8192/120;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	edd3 7a00 	vldr	s15, [r3]
 8002378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800237c:	ed9f 7abe 	vldr	s14, [pc, #760]	; 8002678 <TrayLocalization+0x350>
 8002380:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002384:	eddf 6abd 	vldr	s13, [pc, #756]	; 800267c <TrayLocalization+0x354>
 8002388:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800238c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002390:	ee17 3a90 	vmov	r3, s15
 8002394:	877b      	strh	r3, [r7, #58]	; 0x3a
	int16_t deltaY = temp->Edge2_Y - temp->Edge1_Y;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	899a      	ldrh	r2, [r3, #12]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	889b      	ldrh	r3, [r3, #4]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	873b      	strh	r3, [r7, #56]	; 0x38
	float32_t lengh = sqrt(pow(deltaX,2) + pow(deltaY,2));
 80023a4:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7fe f867 	bl	800047c <__aeabi_i2d>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	ed9f 1bab 	vldr	d1, [pc, #684]	; 8002660 <TrayLocalization+0x338>
 80023b6:	ec43 2b10 	vmov	d0, r2, r3
 80023ba:	f006 ff51 	bl	8009260 <pow>
 80023be:	ec55 4b10 	vmov	r4, r5, d0
 80023c2:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7fe f858 	bl	800047c <__aeabi_i2d>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	ed9f 1ba3 	vldr	d1, [pc, #652]	; 8002660 <TrayLocalization+0x338>
 80023d4:	ec43 2b10 	vmov	d0, r2, r3
 80023d8:	f006 ff42 	bl	8009260 <pow>
 80023dc:	ec53 2b10 	vmov	r2, r3, d0
 80023e0:	4620      	mov	r0, r4
 80023e2:	4629      	mov	r1, r5
 80023e4:	f7fd fefe 	bl	80001e4 <__adddf3>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	ec43 2b17 	vmov	d7, r2, r3
 80023f0:	eeb0 0a47 	vmov.f32	s0, s14
 80023f4:	eef0 0a67 	vmov.f32	s1, s15
 80023f8:	f006 ffa2 	bl	8009340 <sqrt>
 80023fc:	ec53 2b10 	vmov	r2, r3, d0
 8002400:	4610      	mov	r0, r2
 8002402:	4619      	mov	r1, r3
 8002404:	f7fe fb7c 	bl	8000b00 <__aeabi_d2f>
 8002408:	4603      	mov	r3, r0
 800240a:	637b      	str	r3, [r7, #52]	; 0x34

	if((3276 <= lengh)&&(lengh <= 3550))
 800240c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002410:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002680 <TrayLocalization+0x358>
 8002414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241c:	db0d      	blt.n	800243a <TrayLocalization+0x112>
 800241e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002422:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8002684 <TrayLocalization+0x35c>
 8002426:	eef4 7ac7 	vcmpe.f32	s15, s14
 800242a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800242e:	d804      	bhi.n	800243a <TrayLocalization+0x112>
	{
		temp->Flag = 1;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8002438:	e01a      	b.n	8002470 <TrayLocalization+0x148>
	}
	else if ((3960 <= lengh)&&(lengh <= 4233))
 800243a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800243e:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8002688 <TrayLocalization+0x360>
 8002442:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244a:	db0d      	blt.n	8002468 <TrayLocalization+0x140>
 800244c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002450:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 800268c <TrayLocalization+0x364>
 8002454:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800245c:	d804      	bhi.n	8002468 <TrayLocalization+0x140>
	{
		temp->Flag = 2;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2202      	movs	r2, #2
 8002462:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8002466:	e003      	b.n	8002470 <TrayLocalization+0x148>
	}
	else
	{
		temp->Flag = 0;//Lenght Error!!
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	}
	float32_t theta;
	arm_atan2_f32(deltaY,deltaX,&theta);
 8002470:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8002474:	ee07 3a90 	vmov	s15, r3
 8002478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800247c:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8002480:	ee07 3a10 	vmov	s14, r3
 8002484:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002488:	f107 0308 	add.w	r3, r7, #8
 800248c:	4618      	mov	r0, r3
 800248e:	eef0 0a47 	vmov.f32	s1, s14
 8002492:	eeb0 0a67 	vmov.f32	s0, s15
 8002496:	f001 fa15 	bl	80038c4 <arm_atan2_f32>
	temp->angle = theta;
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	649a      	str	r2, [r3, #72]	; 0x48
	int8_t i;
	int8_t j;
	uint8_t ind = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	switch(temp->Flag)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f993 3047 	ldrsb.w	r3, [r3, #71]	; 0x47
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	f000 80cd 	beq.w	800264c <TrayLocalization+0x324>
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	f300 81ad 	bgt.w	8002812 <TrayLocalization+0x4ea>
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 81a9 	beq.w	8002810 <TrayLocalization+0x4e8>
 80024be:	2b01      	cmp	r3, #1
 80024c0:	f040 81a7 	bne.w	8002812 <TrayLocalization+0x4ea>
	{
	case 1:
		for(i=0;i<3;i++)
 80024c4:	2300      	movs	r3, #0
 80024c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80024ca:	e0b9      	b.n	8002640 <TrayLocalization+0x318>
		{
			for(j=0;j<3;j++)
 80024cc:	2300      	movs	r3, #0
 80024ce:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80024d2:	e0a9      	b.n	8002628 <TrayLocalization+0x300>
			{
				temp->Holes_X[ind] = temp->Edge1_X
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	ed93 8a00 	vldr	s16, [r3]
								+ arm_cos_f32(theta)*RefX_case1[i]
 80024da:	edd7 7a02 	vldr	s15, [r7, #8]
 80024de:	eeb0 0a67 	vmov.f32	s0, s15
 80024e2:	f001 fc15 	bl	8003d10 <arm_cos_f32>
 80024e6:	eeb0 7a40 	vmov.f32	s14, s0
 80024ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	3340      	adds	r3, #64	; 0x40
 80024f2:	443b      	add	r3, r7
 80024f4:	3b18      	subs	r3, #24
 80024f6:	edd3 7a00 	vldr	s15, [r3]
 80024fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fe:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002502:	ee17 0a90 	vmov	r0, s15
 8002506:	f7fd ffcb 	bl	80004a0 <__aeabi_f2d>
 800250a:	4604      	mov	r4, r0
 800250c:	460d      	mov	r5, r1
								- arm_sin_f32(theta)*RefY_case1[j]*120.0/8192.0;
 800250e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002512:	eeb0 0a67 	vmov.f32	s0, s15
 8002516:	f001 fc81 	bl	8003e1c <arm_sin_f32>
 800251a:	eeb0 7a40 	vmov.f32	s14, s0
 800251e:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	3340      	adds	r3, #64	; 0x40
 8002526:	443b      	add	r3, r7
 8002528:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800252c:	ee07 3a90 	vmov	s15, r3
 8002530:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002538:	ee17 0a90 	vmov	r0, s15
 800253c:	f7fd ffb0 	bl	80004a0 <__aeabi_f2d>
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	4b52      	ldr	r3, [pc, #328]	; (8002690 <TrayLocalization+0x368>)
 8002546:	f7fe f803 	bl	8000550 <__aeabi_dmul>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	4b4f      	ldr	r3, [pc, #316]	; (8002694 <TrayLocalization+0x36c>)
 8002558:	f7fe f924 	bl	80007a4 <__aeabi_ddiv>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	4620      	mov	r0, r4
 8002562:	4629      	mov	r1, r5
 8002564:	f7fd fe3c 	bl	80001e0 <__aeabi_dsub>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
				temp->Holes_X[ind] = temp->Edge1_X
 800256c:	f897 403d 	ldrb.w	r4, [r7, #61]	; 0x3d
								- arm_sin_f32(theta)*RefY_case1[j]*120.0/8192.0;
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f7fe fac4 	bl	8000b00 <__aeabi_d2f>
 8002578:	4601      	mov	r1, r0
				temp->Holes_X[ind] = temp->Edge1_X
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	1d23      	adds	r3, r4, #4
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	6019      	str	r1, [r3, #0]
				temp->Holes_Y[ind] = temp->Edge1_Y
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	889b      	ldrh	r3, [r3, #4]
 8002588:	ee07 3a90 	vmov	s15, r3
								+ arm_cos_f32(theta)*RefY_case1[j]
 800258c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002590:	edd7 7a02 	vldr	s15, [r7, #8]
 8002594:	eeb0 0a67 	vmov.f32	s0, s15
 8002598:	f001 fbba 	bl	8003d10 <arm_cos_f32>
 800259c:	eeb0 7a40 	vmov.f32	s14, s0
 80025a0:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	3340      	adds	r3, #64	; 0x40
 80025a8:	443b      	add	r3, r7
 80025aa:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80025ae:	ee07 3a90 	vmov	s15, r3
 80025b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ba:	ee38 8a27 	vadd.f32	s16, s16, s15
								+ arm_sin_f32(theta)*RefX_case1[i]*8192/120;
 80025be:	edd7 7a02 	vldr	s15, [r7, #8]
 80025c2:	eeb0 0a67 	vmov.f32	s0, s15
 80025c6:	f001 fc29 	bl	8003e1c <arm_sin_f32>
 80025ca:	eeb0 7a40 	vmov.f32	s14, s0
 80025ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	3340      	adds	r3, #64	; 0x40
 80025d6:	443b      	add	r3, r7
 80025d8:	3b18      	subs	r3, #24
 80025da:	edd3 7a00 	vldr	s15, [r3]
 80025de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e2:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002678 <TrayLocalization+0x350>
 80025e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025ea:	eddf 6a24 	vldr	s13, [pc, #144]	; 800267c <TrayLocalization+0x354>
 80025ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025f2:	ee78 7a27 	vadd.f32	s15, s16, s15
				temp->Holes_Y[ind] = temp->Edge1_Y
 80025f6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80025fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025fe:	ee17 2a90 	vmov	r2, s15
 8002602:	b291      	uxth	r1, r2
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	3318      	adds	r3, #24
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	460a      	mov	r2, r1
 800260e:	809a      	strh	r2, [r3, #4]
				ind += 1;
 8002610:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8002614:	3301      	adds	r3, #1
 8002616:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
			for(j=0;j<3;j++)
 800261a:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 800261e:	b2db      	uxtb	r3, r3
 8002620:	3301      	adds	r3, #1
 8002622:	b2db      	uxtb	r3, r3
 8002624:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8002628:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 800262c:	2b02      	cmp	r3, #2
 800262e:	f77f af51 	ble.w	80024d4 <TrayLocalization+0x1ac>
		for(i=0;i<3;i++)
 8002632:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8002636:	b2db      	uxtb	r3, r3
 8002638:	3301      	adds	r3, #1
 800263a:	b2db      	uxtb	r3, r3
 800263c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002640:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8002644:	2b02      	cmp	r3, #2
 8002646:	f77f af41 	ble.w	80024cc <TrayLocalization+0x1a4>
			}
		}
		break;
 800264a:	e0e2      	b.n	8002812 <TrayLocalization+0x4ea>
	case 2:
		for(i=0;i<3;i++)
 800264c:	2300      	movs	r3, #0
 800264e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002652:	e0d7      	b.n	8002804 <TrayLocalization+0x4dc>
		{
			for(j=0;j<3;j++)
 8002654:	2300      	movs	r3, #0
 8002656:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800265a:	e0c7      	b.n	80027ec <TrayLocalization+0x4c4>
 800265c:	f3af 8000 	nop.w
 8002660:	00000000 	.word	0x00000000
 8002664:	40000000 	.word	0x40000000
 8002668:	0800a93c 	.word	0x0800a93c
 800266c:	0800a948 	.word	0x0800a948
 8002670:	0800a950 	.word	0x0800a950
 8002674:	0800a95c 	.word	0x0800a95c
 8002678:	46000000 	.word	0x46000000
 800267c:	42f00000 	.word	0x42f00000
 8002680:	454cc000 	.word	0x454cc000
 8002684:	455de000 	.word	0x455de000
 8002688:	45778000 	.word	0x45778000
 800268c:	45844800 	.word	0x45844800
 8002690:	405e0000 	.word	0x405e0000
 8002694:	40c00000 	.word	0x40c00000
			{
				temp->Holes_X[ind] = temp->Edge1_X
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	ed93 8a00 	vldr	s16, [r3]
								+ arm_cos_f32(theta)*RefX_case2[i]
 800269e:	edd7 7a02 	vldr	s15, [r7, #8]
 80026a2:	eeb0 0a67 	vmov.f32	s0, s15
 80026a6:	f001 fb33 	bl	8003d10 <arm_cos_f32>
 80026aa:	eeb0 7a40 	vmov.f32	s14, s0
 80026ae:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	3340      	adds	r3, #64	; 0x40
 80026b6:	443b      	add	r3, r7
 80026b8:	3b2c      	subs	r3, #44	; 0x2c
 80026ba:	edd3 7a00 	vldr	s15, [r3]
 80026be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80026c6:	ee17 0a90 	vmov	r0, s15
 80026ca:	f7fd fee9 	bl	80004a0 <__aeabi_f2d>
 80026ce:	4604      	mov	r4, r0
 80026d0:	460d      	mov	r5, r1
								- arm_sin_f32(theta)*RefY_case2[j]*120.0/8192.0;
 80026d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80026d6:	eeb0 0a67 	vmov.f32	s0, s15
 80026da:	f001 fb9f 	bl	8003e1c <arm_sin_f32>
 80026de:	eeb0 7a40 	vmov.f32	s14, s0
 80026e2:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	3340      	adds	r3, #64	; 0x40
 80026ea:	443b      	add	r3, r7
 80026ec:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80026f0:	ee07 3a90 	vmov	s15, r3
 80026f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fc:	ee17 0a90 	vmov	r0, s15
 8002700:	f7fd fece 	bl	80004a0 <__aeabi_f2d>
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	4b45      	ldr	r3, [pc, #276]	; (8002820 <TrayLocalization+0x4f8>)
 800270a:	f7fd ff21 	bl	8000550 <__aeabi_dmul>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4610      	mov	r0, r2
 8002714:	4619      	mov	r1, r3
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	4b42      	ldr	r3, [pc, #264]	; (8002824 <TrayLocalization+0x4fc>)
 800271c:	f7fe f842 	bl	80007a4 <__aeabi_ddiv>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	4620      	mov	r0, r4
 8002726:	4629      	mov	r1, r5
 8002728:	f7fd fd5a 	bl	80001e0 <__aeabi_dsub>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
				temp->Holes_X[ind] = temp->Edge1_X
 8002730:	f897 403d 	ldrb.w	r4, [r7, #61]	; 0x3d
								- arm_sin_f32(theta)*RefY_case2[j]*120.0/8192.0;
 8002734:	4610      	mov	r0, r2
 8002736:	4619      	mov	r1, r3
 8002738:	f7fe f9e2 	bl	8000b00 <__aeabi_d2f>
 800273c:	4601      	mov	r1, r0
				temp->Holes_X[ind] = temp->Edge1_X
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	1d23      	adds	r3, r4, #4
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	6019      	str	r1, [r3, #0]
				temp->Holes_Y[ind] = temp->Edge1_Y
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	889b      	ldrh	r3, [r3, #4]
 800274c:	ee07 3a90 	vmov	s15, r3
								+ arm_cos_f32(theta)*RefY_case2[j]
 8002750:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002754:	edd7 7a02 	vldr	s15, [r7, #8]
 8002758:	eeb0 0a67 	vmov.f32	s0, s15
 800275c:	f001 fad8 	bl	8003d10 <arm_cos_f32>
 8002760:	eeb0 7a40 	vmov.f32	s14, s0
 8002764:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	3340      	adds	r3, #64	; 0x40
 800276c:	443b      	add	r3, r7
 800276e:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002772:	ee07 3a90 	vmov	s15, r3
 8002776:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800277a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800277e:	ee38 8a27 	vadd.f32	s16, s16, s15
								+ arm_sin_f32(theta)*RefX_case2[i]*8192/120;
 8002782:	edd7 7a02 	vldr	s15, [r7, #8]
 8002786:	eeb0 0a67 	vmov.f32	s0, s15
 800278a:	f001 fb47 	bl	8003e1c <arm_sin_f32>
 800278e:	eeb0 7a40 	vmov.f32	s14, s0
 8002792:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	3340      	adds	r3, #64	; 0x40
 800279a:	443b      	add	r3, r7
 800279c:	3b2c      	subs	r3, #44	; 0x2c
 800279e:	edd3 7a00 	vldr	s15, [r3]
 80027a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027a6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002828 <TrayLocalization+0x500>
 80027aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027ae:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800282c <TrayLocalization+0x504>
 80027b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027b6:	ee78 7a27 	vadd.f32	s15, s16, s15
				temp->Holes_Y[ind] = temp->Edge1_Y
 80027ba:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80027be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027c2:	ee17 2a90 	vmov	r2, s15
 80027c6:	b291      	uxth	r1, r2
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	3318      	adds	r3, #24
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	4413      	add	r3, r2
 80027d0:	460a      	mov	r2, r1
 80027d2:	809a      	strh	r2, [r3, #4]
				ind += 1;
 80027d4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80027d8:	3301      	adds	r3, #1
 80027da:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
			for(j=0;j<3;j++)
 80027de:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	3301      	adds	r3, #1
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80027ec:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	f77f af51 	ble.w	8002698 <TrayLocalization+0x370>
		for(i=0;i<3;i++)
 80027f6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	3301      	adds	r3, #1
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002804:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8002808:	2b02      	cmp	r3, #2
 800280a:	f77f af23 	ble.w	8002654 <TrayLocalization+0x32c>
			}
		}
		break;
 800280e:	e000      	b.n	8002812 <TrayLocalization+0x4ea>
	case 0:
		break;
 8002810:	bf00      	nop
	}
}
 8002812:	bf00      	nop
 8002814:	3740      	adds	r7, #64	; 0x40
 8002816:	46bd      	mov	sp, r7
 8002818:	ecbd 8b02 	vpop	{d8}
 800281c:	bdb0      	pop	{r4, r5, r7, pc}
 800281e:	bf00      	nop
 8002820:	405e0000 	.word	0x405e0000
 8002824:	40c00000 	.word	0x40c00000
 8002828:	46000000 	.word	0x46000000
 800282c:	42f00000 	.word	0x42f00000

08002830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	607b      	str	r3, [r7, #4]
 800283a:	4b0c      	ldr	r3, [pc, #48]	; (800286c <MX_DMA_Init+0x3c>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	4a0b      	ldr	r2, [pc, #44]	; (800286c <MX_DMA_Init+0x3c>)
 8002840:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002844:	6313      	str	r3, [r2, #48]	; 0x30
 8002846:	4b09      	ldr	r3, [pc, #36]	; (800286c <MX_DMA_Init+0x3c>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800284e:	607b      	str	r3, [r7, #4]
 8002850:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002852:	2200      	movs	r2, #0
 8002854:	2100      	movs	r1, #0
 8002856:	2011      	movs	r0, #17
 8002858:	f002 f9a5 	bl	8004ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800285c:	2011      	movs	r0, #17
 800285e:	f002 f9be 	bl	8004bde <HAL_NVIC_EnableIRQ>

}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40023800 	.word	0x40023800

08002870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08a      	sub	sp, #40	; 0x28
 8002874:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]
 8002884:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	4b4c      	ldr	r3, [pc, #304]	; (80029bc <MX_GPIO_Init+0x14c>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	4a4b      	ldr	r2, [pc, #300]	; (80029bc <MX_GPIO_Init+0x14c>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	6313      	str	r3, [r2, #48]	; 0x30
 8002896:	4b49      	ldr	r3, [pc, #292]	; (80029bc <MX_GPIO_Init+0x14c>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	4b45      	ldr	r3, [pc, #276]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	4a44      	ldr	r2, [pc, #272]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028b0:	6313      	str	r3, [r2, #48]	; 0x30
 80028b2:	4b42      	ldr	r3, [pc, #264]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	4b3e      	ldr	r3, [pc, #248]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a3d      	ldr	r2, [pc, #244]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30
 80028ce:	4b3b      	ldr	r3, [pc, #236]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	607b      	str	r3, [r7, #4]
 80028de:	4b37      	ldr	r3, [pc, #220]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a36      	ldr	r2, [pc, #216]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b34      	ldr	r3, [pc, #208]	; (80029bc <MX_GPIO_Init+0x14c>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80028f6:	2200      	movs	r2, #0
 80028f8:	2120      	movs	r1, #32
 80028fa:	4831      	ldr	r0, [pc, #196]	; (80029c0 <MX_GPIO_Init+0x150>)
 80028fc:	f002 ff1c 	bl	8005738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002900:	2200      	movs	r2, #0
 8002902:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002906:	482f      	ldr	r0, [pc, #188]	; (80029c4 <MX_GPIO_Init+0x154>)
 8002908:	f002 ff16 	bl	8005738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800290c:	2200      	movs	r2, #0
 800290e:	2140      	movs	r1, #64	; 0x40
 8002910:	482d      	ldr	r0, [pc, #180]	; (80029c8 <MX_GPIO_Init+0x158>)
 8002912:	f002 ff11 	bl	8005738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002916:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800291a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800291c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002926:	f107 0314 	add.w	r3, r7, #20
 800292a:	4619      	mov	r1, r3
 800292c:	4826      	ldr	r0, [pc, #152]	; (80029c8 <MX_GPIO_Init+0x158>)
 800292e:	f002 fd7f 	bl	8005430 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002932:	2320      	movs	r3, #32
 8002934:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002936:	2301      	movs	r3, #1
 8002938:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293e:	2300      	movs	r3, #0
 8002940:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002942:	f107 0314 	add.w	r3, r7, #20
 8002946:	4619      	mov	r1, r3
 8002948:	481d      	ldr	r0, [pc, #116]	; (80029c0 <MX_GPIO_Init+0x150>)
 800294a:	f002 fd71 	bl	8005430 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800294e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002954:	2301      	movs	r3, #1
 8002956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295c:	2300      	movs	r3, #0
 800295e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	4619      	mov	r1, r3
 8002966:	4817      	ldr	r0, [pc, #92]	; (80029c4 <MX_GPIO_Init+0x154>)
 8002968:	f002 fd62 	bl	8005430 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800296c:	2340      	movs	r3, #64	; 0x40
 800296e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002970:	2301      	movs	r3, #1
 8002972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002978:	2300      	movs	r3, #0
 800297a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	4619      	mov	r1, r3
 8002982:	4811      	ldr	r0, [pc, #68]	; (80029c8 <MX_GPIO_Init+0x158>)
 8002984:	f002 fd54 	bl	8005430 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002988:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800298c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800298e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002994:	2300      	movs	r3, #0
 8002996:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	4619      	mov	r1, r3
 800299e:	4808      	ldr	r0, [pc, #32]	; (80029c0 <MX_GPIO_Init+0x150>)
 80029a0:	f002 fd46 	bl	8005430 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029a4:	2200      	movs	r2, #0
 80029a6:	2100      	movs	r1, #0
 80029a8:	2028      	movs	r0, #40	; 0x28
 80029aa:	f002 f8fc 	bl	8004ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029ae:	2028      	movs	r0, #40	; 0x28
 80029b0:	f002 f915 	bl	8004bde <HAL_NVIC_EnableIRQ>

}
 80029b4:	bf00      	nop
 80029b6:	3728      	adds	r7, #40	; 0x28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40023800 	.word	0x40023800
 80029c0:	40020000 	.word	0x40020000
 80029c4:	40020400 	.word	0x40020400
 80029c8:	40020800 	.word	0x40020800

080029cc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029d0:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029d2:	4a13      	ldr	r2, [pc, #76]	; (8002a20 <MX_I2C1_Init+0x54>)
 80029d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80029d6:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029d8:	4a12      	ldr	r2, [pc, #72]	; (8002a24 <MX_I2C1_Init+0x58>)
 80029da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029dc:	4b0f      	ldr	r3, [pc, #60]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029de:	2200      	movs	r2, #0
 80029e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80029e2:	4b0e      	ldr	r3, [pc, #56]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029e8:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029f0:	4b0a      	ldr	r3, [pc, #40]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80029f6:	4b09      	ldr	r3, [pc, #36]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029fc:	4b07      	ldr	r3, [pc, #28]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a02:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <MX_I2C1_Init+0x50>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a08:	4804      	ldr	r0, [pc, #16]	; (8002a1c <MX_I2C1_Init+0x50>)
 8002a0a:	f002 fec7 	bl	800579c <HAL_I2C_Init>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002a14:	f000 fb0c 	bl	8003030 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a18:	bf00      	nop
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	200002a0 	.word	0x200002a0
 8002a20:	40005400 	.word	0x40005400
 8002a24:	00061a80 	.word	0x00061a80

08002a28 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	; 0x28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a30:	f107 0314 	add.w	r3, r7, #20
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a19      	ldr	r2, [pc, #100]	; (8002aac <HAL_I2C_MspInit+0x84>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d12b      	bne.n	8002aa2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
 8002a4e:	4b18      	ldr	r3, [pc, #96]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	4a17      	ldr	r2, [pc, #92]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a54:	f043 0302 	orr.w	r3, r3, #2
 8002a58:	6313      	str	r3, [r2, #48]	; 0x30
 8002a5a:	4b15      	ldr	r3, [pc, #84]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a66:	23c0      	movs	r3, #192	; 0xc0
 8002a68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a6a:	2312      	movs	r3, #18
 8002a6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a72:	2303      	movs	r3, #3
 8002a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a76:	2304      	movs	r3, #4
 8002a78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7a:	f107 0314 	add.w	r3, r7, #20
 8002a7e:	4619      	mov	r1, r3
 8002a80:	480c      	ldr	r0, [pc, #48]	; (8002ab4 <HAL_I2C_MspInit+0x8c>)
 8002a82:	f002 fcd5 	bl	8005430 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	4a08      	ldr	r2, [pc, #32]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a90:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a94:	6413      	str	r3, [r2, #64]	; 0x40
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <HAL_I2C_MspInit+0x88>)
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002aa2:	bf00      	nop
 8002aa4:	3728      	adds	r7, #40	; 0x28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40005400 	.word	0x40005400
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40020400 	.word	0x40020400

08002ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002abc:	f001 ff26 	bl	800490c <HAL_Init>

  /* USER CODE BEGIN Init */
  hmodbus.huart = &huart2;
 8002ac0:	4b95      	ldr	r3, [pc, #596]	; (8002d18 <main+0x260>)
 8002ac2:	4a96      	ldr	r2, [pc, #600]	; (8002d1c <main+0x264>)
 8002ac4:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim11;
 8002ac6:	4b94      	ldr	r3, [pc, #592]	; (8002d18 <main+0x260>)
 8002ac8:	4a95      	ldr	r2, [pc, #596]	; (8002d20 <main+0x268>)
 8002aca:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 8002acc:	4b92      	ldr	r3, [pc, #584]	; (8002d18 <main+0x260>)
 8002ace:	2215      	movs	r2, #21
 8002ad0:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize = 200;
 8002ad2:	4b91      	ldr	r3, [pc, #580]	; (8002d18 <main+0x260>)
 8002ad4:	22c8      	movs	r2, #200	; 0xc8
 8002ad6:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 8002ad8:	4992      	ldr	r1, [pc, #584]	; (8002d24 <main+0x26c>)
 8002ada:	488f      	ldr	r0, [pc, #572]	; (8002d18 <main+0x260>)
 8002adc:	f7fe fc2a 	bl	8001334 <Modbus_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ae0:	f000 f958 	bl	8002d94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ae4:	f7ff fec4 	bl	8002870 <MX_GPIO_Init>
  MX_DMA_Init();
 8002ae8:	f7ff fea2 	bl	8002830 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002aec:	f000 fe12 	bl	8003714 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002af0:	f000 fb54 	bl	800319c <MX_TIM2_Init>
  MX_TIM5_Init();
 8002af4:	f000 fc6a 	bl	80033cc <MX_TIM5_Init>
  MX_TIM3_Init();
 8002af8:	f000 fba4 	bl	8003244 <MX_TIM3_Init>
  MX_I2C1_Init();
 8002afc:	f7ff ff66 	bl	80029cc <MX_I2C1_Init>
  MX_TIM4_Init();
 8002b00:	f000 fc16 	bl	8003330 <MX_TIM4_Init>
  MX_TIM11_Init();
 8002b04:	f000 fcb0 	bl	8003468 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  //Setup Initial vaules
  InitKalmanStruct(&KF,Var_Q,Var_R);
 8002b08:	4b87      	ldr	r3, [pc, #540]	; (8002d28 <main+0x270>)
 8002b0a:	edd3 7a00 	vldr	s15, [r3]
 8002b0e:	4b87      	ldr	r3, [pc, #540]	; (8002d2c <main+0x274>)
 8002b10:	ed93 7a00 	vldr	s14, [r3]
 8002b14:	eef0 0a47 	vmov.f32	s1, s14
 8002b18:	eeb0 0a67 	vmov.f32	s0, s15
 8002b1c:	4884      	ldr	r0, [pc, #528]	; (8002d30 <main+0x278>)
 8002b1e:	f7fe f9c1 	bl	8000ea4 <InitKalmanStruct>

  InitReadEncoder(&ReadEncoderParam, 1000);
 8002b22:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b26:	4883      	ldr	r0, [pc, #524]	; (8002d34 <main+0x27c>)
 8002b28:	f7ff fba1 	bl	800226e <InitReadEncoder>

  QuinticSetup(&QuinticVar, vmax, amax);
 8002b2c:	4b82      	ldr	r3, [pc, #520]	; (8002d38 <main+0x280>)
 8002b2e:	edd3 7a00 	vldr	s15, [r3]
 8002b32:	4b82      	ldr	r3, [pc, #520]	; (8002d3c <main+0x284>)
 8002b34:	ed93 7a00 	vldr	s14, [r3]
 8002b38:	eef0 0a47 	vmov.f32	s1, s14
 8002b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b40:	487f      	ldr	r0, [pc, #508]	; (8002d40 <main+0x288>)
 8002b42:	f7ff f82d 	bl	8001ba0 <QuinticSetup>

  PIDSetup(&PositionLoop, 15, 2, 0.00001, 10);
 8002b46:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8002b4a:	ed9f 1a7e 	vldr	s2, [pc, #504]	; 8002d44 <main+0x28c>
 8002b4e:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8002b52:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 8002b56:	487c      	ldr	r0, [pc, #496]	; (8002d48 <main+0x290>)
 8002b58:	f7fe fef6 	bl	8001948 <PIDSetup>
  PIDSetup(&VelocityLoop, 5.0, 0.00000001, 0, 0.00003);
 8002b5c:	eddf 1a7b 	vldr	s3, [pc, #492]	; 8002d4c <main+0x294>
 8002b60:	ed9f 1a7b 	vldr	s2, [pc, #492]	; 8002d50 <main+0x298>
 8002b64:	eddf 0a7b 	vldr	s1, [pc, #492]	; 8002d54 <main+0x29c>
 8002b68:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8002b6c:	487a      	ldr	r0, [pc, #488]	; (8002d58 <main+0x2a0>)
 8002b6e:	f7fe feeb 	bl	8001948 <PIDSetup>

  TraySetup(&PickTray,  67.8430, 37384,  128.3505, 37384);
 8002b72:	f249 2208 	movw	r2, #37384	; 0x9208
 8002b76:	eddf 0a79 	vldr	s1, [pc, #484]	; 8002d5c <main+0x2a4>
 8002b7a:	f249 2108 	movw	r1, #37384	; 0x9208
 8002b7e:	ed9f 0a78 	vldr	s0, [pc, #480]	; 8002d60 <main+0x2a8>
 8002b82:	4878      	ldr	r0, [pc, #480]	; (8002d64 <main+0x2ac>)
 8002b84:	f7ff fbb0 	bl	80022e8 <TraySetup>
  TraySetup(&PlaceTray, 100.5948, 6840, 142.2284, 3922);
 8002b88:	f640 7252 	movw	r2, #3922	; 0xf52
 8002b8c:	eddf 0a76 	vldr	s1, [pc, #472]	; 8002d68 <main+0x2b0>
 8002b90:	f641 21b8 	movw	r1, #6840	; 0x1ab8
 8002b94:	ed9f 0a75 	vldr	s0, [pc, #468]	; 8002d6c <main+0x2b4>
 8002b98:	4875      	ldr	r0, [pc, #468]	; (8002d70 <main+0x2b8>)
 8002b9a:	f7ff fba5 	bl	80022e8 <TraySetup>
  TrayLocalization(&PickTray);
 8002b9e:	4871      	ldr	r0, [pc, #452]	; (8002d64 <main+0x2ac>)
 8002ba0:	f7ff fbc2 	bl	8002328 <TrayLocalization>
  TrayLocalization(&PlaceTray);
 8002ba4:	4872      	ldr	r0, [pc, #456]	; (8002d70 <main+0x2b8>)
 8002ba6:	f7ff fbbf 	bl	8002328 <TrayLocalization>
  //Timers Start
  HAL_TIM_Base_Start_IT(&htim4);
 8002baa:	4872      	ldr	r0, [pc, #456]	; (8002d74 <main+0x2bc>)
 8002bac:	f003 fc2e 	bl	800640c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1|TIM_CHANNEL_2);  //Start QEI
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	4871      	ldr	r0, [pc, #452]	; (8002d78 <main+0x2c0>)
 8002bb4:	f003 ff8a 	bl	8006acc <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);//Start PWM
 8002bb8:	2108      	movs	r1, #8
 8002bba:	4870      	ldr	r0, [pc, #448]	; (8002d7c <main+0x2c4>)
 8002bbc:	f003 fd54 	bl	8006668 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 8002bc0:	486f      	ldr	r0, [pc, #444]	; (8002d80 <main+0x2c8>)
 8002bc2:	f003 fc23 	bl	800640c <HAL_TIM_Base_Start_IT>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	Modbus_Protocal_Worker();
 8002bc6:	f7fe fc41 	bl	800144c <Modbus_Protocal_Worker>
	if(OpVar.ProxStop == 0)
 8002bca:	4b6e      	ldr	r3, [pc, #440]	; (8002d84 <main+0x2cc>)
 8002bcc:	795b      	ldrb	r3, [r3, #5]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f040 8096 	bne.w	8002d00 <main+0x248>
	{
		switch(OpState)
 8002bd4:	4b6c      	ldr	r3, [pc, #432]	; (8002d88 <main+0x2d0>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	2b09      	cmp	r3, #9
 8002bda:	d8f4      	bhi.n	8002bc6 <main+0x10e>
 8002bdc:	a201      	add	r2, pc, #4	; (adr r2, 8002be4 <main+0x12c>)
 8002bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be2:	bf00      	nop
 8002be4:	08002c0d 	.word	0x08002c0d
 8002be8:	08002c1b 	.word	0x08002c1b
 8002bec:	08002bc7 	.word	0x08002bc7
 8002bf0:	08002c89 	.word	0x08002c89
 8002bf4:	08002bc7 	.word	0x08002bc7
 8002bf8:	08002bc7 	.word	0x08002bc7
 8002bfc:	08002cbd 	.word	0x08002cbd
 8002c00:	08002ce3 	.word	0x08002ce3
 8002c04:	08002bc7 	.word	0x08002bc7
 8002c08:	08002ceb 	.word	0x08002ceb
			{
			case Init:
				OpVar.ControllerEnable = 0;
 8002c0c:	4b5d      	ldr	r3, [pc, #372]	; (8002d84 <main+0x2cc>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	745a      	strb	r2, [r3, #17]
				//SetHome(&OpVar);
				//OpState = PreProcess;
				OpState = ControlLoop;
 8002c12:	4b5d      	ldr	r3, [pc, #372]	; (8002d88 <main+0x2d0>)
 8002c14:	2207      	movs	r2, #7
 8002c16:	701a      	strb	r2, [r3, #0]
				//QuinticVar.final_pos = 23893;
				//OpState = Homing;
			break;
 8002c18:	e07d      	b.n	8002d16 <main+0x25e>
			case PreHoming:
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002c1a:	4b58      	ldr	r3, [pc, #352]	; (8002d7c <main+0x2c4>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	63da      	str	r2, [r3, #60]	; 0x3c
				if(HAL_GetTick() >= OpVar.waitTime)
 8002c22:	f001 fed9 	bl	80049d8 <HAL_GetTick>
 8002c26:	4603      	mov	r3, r0
 8002c28:	4a56      	ldr	r2, [pc, #344]	; (8002d84 <main+0x2cc>)
 8002c2a:	8812      	ldrh	r2, [r2, #0]
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d326      	bcc.n	8002c7e <main+0x1c6>
				{
					OpVar.waitTime = 0;
 8002c30:	4b54      	ldr	r3, [pc, #336]	; (8002d84 <main+0x2cc>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	801a      	strh	r2, [r3, #0]
					OpState = Homing;
 8002c36:	4b54      	ldr	r3, [pc, #336]	; (8002d88 <main+0x2d0>)
 8002c38:	2202      	movs	r2, #2
 8002c3a:	701a      	strb	r2, [r3, #0]
					QuinticVar.start_pos = __HAL_TIM_GET_COUNTER(&htim2);
 8002c3c:	4b4e      	ldr	r3, [pc, #312]	; (8002d78 <main+0x2c0>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c42:	461a      	mov	r2, r3
 8002c44:	4b3e      	ldr	r3, [pc, #248]	; (8002d40 <main+0x288>)
 8002c46:	601a      	str	r2, [r3, #0]
					QuinticVar.final_pos = __HAL_TIM_GET_COUNTER(&htim2)*0.5;
 8002c48:	4b4b      	ldr	r3, [pc, #300]	; (8002d78 <main+0x2c0>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7fd fc04 	bl	800045c <__aeabi_ui2d>
 8002c54:	f04f 0200 	mov.w	r2, #0
 8002c58:	4b4c      	ldr	r3, [pc, #304]	; (8002d8c <main+0x2d4>)
 8002c5a:	f7fd fc79 	bl	8000550 <__aeabi_dmul>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4610      	mov	r0, r2
 8002c64:	4619      	mov	r1, r3
 8002c66:	f7fd ff23 	bl	8000ab0 <__aeabi_d2iz>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4a34      	ldr	r2, [pc, #208]	; (8002d40 <main+0x288>)
 8002c6e:	6053      	str	r3, [r2, #4]
					OpVar.HomingKey = 0;
 8002c70:	4b44      	ldr	r3, [pc, #272]	; (8002d84 <main+0x2cc>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	719a      	strb	r2, [r3, #6]
					OpVar.ControllerEnable = 1;
 8002c76:	4b43      	ldr	r3, [pc, #268]	; (8002d84 <main+0x2cc>)
 8002c78:	2201      	movs	r2, #1
 8002c7a:	745a      	strb	r2, [r3, #17]
				}
				else
				{
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
				}
			break;
 8002c7c:	e04b      	b.n	8002d16 <main+0x25e>
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002c7e:	4b3f      	ldr	r3, [pc, #252]	; (8002d7c <main+0x2c4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2200      	movs	r2, #0
 8002c84:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002c86:	e046      	b.n	8002d16 <main+0x25e>
//						OpVar.PosOffset = QEIData.QEIPosition;
//					}
			break;
			case Home_Ok:
				//check if basesystem is TrayMode
				if(registerFrame[0x01].U16 == 4){
 8002c88:	4b26      	ldr	r3, [pc, #152]	; (8002d24 <main+0x26c>)
 8002c8a:	885b      	ldrh	r3, [r3, #2]
 8002c8c:	2b04      	cmp	r3, #4
 8002c8e:	d041      	beq.n	8002d14 <main+0x25c>
				}
				else if(registerFrame[0x01].U16 == 8){
 8002c90:	4b24      	ldr	r3, [pc, #144]	; (8002d24 <main+0x26c>)
 8002c92:	885b      	ldrh	r3, [r3, #2]
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	d106      	bne.n	8002ca6 <main+0x1ee>
					OpState = TrayMode;
 8002c98:	4b3b      	ldr	r3, [pc, #236]	; (8002d88 <main+0x2d0>)
 8002c9a:	2205      	movs	r2, #5
 8002c9c:	701a      	strb	r2, [r3, #0]
					OpVar.BaseMode = 0;
 8002c9e:	4b39      	ldr	r3, [pc, #228]	; (8002d84 <main+0x2cc>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	741a      	strb	r2, [r3, #16]
				//check if basesystem is PointMode
				else if(registerFrame[0x01].U16 == 16){
					OpState = PointMode;
					OpVar.BaseMode = 1;
				}
			break;
 8002ca4:	e036      	b.n	8002d14 <main+0x25c>
				else if(registerFrame[0x01].U16 == 16){
 8002ca6:	4b1f      	ldr	r3, [pc, #124]	; (8002d24 <main+0x26c>)
 8002ca8:	885b      	ldrh	r3, [r3, #2]
 8002caa:	2b10      	cmp	r3, #16
 8002cac:	d132      	bne.n	8002d14 <main+0x25c>
					OpState = PointMode;
 8002cae:	4b36      	ldr	r3, [pc, #216]	; (8002d88 <main+0x2d0>)
 8002cb0:	2204      	movs	r2, #4
 8002cb2:	701a      	strb	r2, [r3, #0]
					OpVar.BaseMode = 1;
 8002cb4:	4b33      	ldr	r3, [pc, #204]	; (8002d84 <main+0x2cc>)
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	741a      	strb	r2, [r3, #16]
			break;
 8002cba:	e02b      	b.n	8002d14 <main+0x25c>
			case TrayMode:
				//OpVar.ControllerEnable = 0;
			break;

			case PreProcess:
				QuinticVar.start_pos = 23893;
 8002cbc:	4b20      	ldr	r3, [pc, #128]	; (8002d40 <main+0x288>)
 8002cbe:	f645 5255 	movw	r2, #23893	; 0x5d55
 8002cc2:	601a      	str	r2, [r3, #0]
				QuinticVar.final_pos = PickTray.Holes_Y[0];
 8002cc4:	4b27      	ldr	r3, [pc, #156]	; (8002d64 <main+0x2ac>)
 8002cc6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4b1d      	ldr	r3, [pc, #116]	; (8002d40 <main+0x288>)
 8002ccc:	605a      	str	r2, [r3, #4]
				OpVar.task = GoPick;	//current task.
 8002cce:	4b2d      	ldr	r3, [pc, #180]	; (8002d84 <main+0x2cc>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	70da      	strb	r2, [r3, #3]
				OpVar.holeInd = 0;
 8002cd4:	4b2b      	ldr	r3, [pc, #172]	; (8002d84 <main+0x2cc>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	711a      	strb	r2, [r3, #4]
				OpState = ControlLoop;
 8002cda:	4b2b      	ldr	r3, [pc, #172]	; (8002d88 <main+0x2d0>)
 8002cdc:	2207      	movs	r2, #7
 8002cde:	701a      	strb	r2, [r3, #0]
			break;
 8002ce0:	e019      	b.n	8002d16 <main+0x25e>

			case ControlLoop:
				//QEIGetFeedback(&QEIData, 2500);	//Feedback from plant
				OpVar.ControllerEnable = 1;
 8002ce2:	4b28      	ldr	r3, [pc, #160]	; (8002d84 <main+0x2cc>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	745a      	strb	r2, [r3, #17]
//							OpState = ControlLoop;
//						}
//					break;
//					}
//				}
			break;
 8002ce8:	e015      	b.n	8002d16 <main+0x25e>

			case WaitingHome:
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
 8002cea:	2201      	movs	r2, #1
 8002cec:	2140      	movs	r1, #64	; 0x40
 8002cee:	4828      	ldr	r0, [pc, #160]	; (8002d90 <main+0x2d8>)
 8002cf0:	f002 fd22 	bl	8005738 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,35*500);
 8002cf4:	4b21      	ldr	r3, [pc, #132]	; (8002d7c <main+0x2c4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f244 425c 	movw	r2, #17500	; 0x445c
 8002cfc:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002cfe:	e00a      	b.n	8002d16 <main+0x25e>
			}
		}
	  else if (OpVar.ProxStop == 1)
 8002d00:	4b20      	ldr	r3, [pc, #128]	; (8002d84 <main+0x2cc>)
 8002d02:	795b      	ldrb	r3, [r3, #5]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	f47f af5e 	bne.w	8002bc6 <main+0x10e>
	  {
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002d0a:	4b1c      	ldr	r3, [pc, #112]	; (8002d7c <main+0x2c4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d12:	e758      	b.n	8002bc6 <main+0x10e>
			break;
 8002d14:	bf00      	nop
	Modbus_Protocal_Worker();
 8002d16:	e756      	b.n	8002bc6 <main+0x10e>
 8002d18:	20000684 	.word	0x20000684
 8002d1c:	20001074 	.word	0x20001074
 8002d20:	20000fc0 	.word	0x20000fc0
 8002d24:	20000b5c 	.word	0x20000b5c
 8002d28:	20000208 	.word	0x20000208
 8002d2c:	2000020c 	.word	0x2000020c
 8002d30:	200003d0 	.word	0x200003d0
 8002d34:	2000030c 	.word	0x2000030c
 8002d38:	20000200 	.word	0x20000200
 8002d3c:	20000204 	.word	0x20000204
 8002d40:	20000320 	.word	0x20000320
 8002d44:	3727c5ac 	.word	0x3727c5ac
 8002d48:	20000370 	.word	0x20000370
 8002d4c:	37fba882 	.word	0x37fba882
 8002d50:	00000000 	.word	0x00000000
 8002d54:	322bcc77 	.word	0x322bcc77
 8002d58:	200003a0 	.word	0x200003a0
 8002d5c:	430059ba 	.word	0x430059ba
 8002d60:	4287af9e 	.word	0x4287af9e
 8002d64:	200005ec 	.word	0x200005ec
 8002d68:	430e3a78 	.word	0x430e3a78
 8002d6c:	42c9308a 	.word	0x42c9308a
 8002d70:	20000638 	.word	0x20000638
 8002d74:	20000e58 	.word	0x20000e58
 8002d78:	20000cf0 	.word	0x20000cf0
 8002d7c:	20000da4 	.word	0x20000da4
 8002d80:	20000f0c 	.word	0x20000f0c
 8002d84:	200002f8 	.word	0x200002f8
 8002d88:	200002f4 	.word	0x200002f4
 8002d8c:	3fe00000 	.word	0x3fe00000
 8002d90:	40020800 	.word	0x40020800

08002d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b094      	sub	sp, #80	; 0x50
 8002d98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d9a:	f107 0320 	add.w	r3, r7, #32
 8002d9e:	2230      	movs	r2, #48	; 0x30
 8002da0:	2100      	movs	r1, #0
 8002da2:	4618      	mov	r0, r3
 8002da4:	f006 fa54 	bl	8009250 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002da8:	f107 030c 	add.w	r3, r7, #12
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	605a      	str	r2, [r3, #4]
 8002db2:	609a      	str	r2, [r3, #8]
 8002db4:	60da      	str	r2, [r3, #12]
 8002db6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002db8:	2300      	movs	r3, #0
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	4b27      	ldr	r3, [pc, #156]	; (8002e5c <SystemClock_Config+0xc8>)
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc0:	4a26      	ldr	r2, [pc, #152]	; (8002e5c <SystemClock_Config+0xc8>)
 8002dc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc6:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc8:	4b24      	ldr	r3, [pc, #144]	; (8002e5c <SystemClock_Config+0xc8>)
 8002dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	4b21      	ldr	r3, [pc, #132]	; (8002e60 <SystemClock_Config+0xcc>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a20      	ldr	r2, [pc, #128]	; (8002e60 <SystemClock_Config+0xcc>)
 8002dde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002de2:	6013      	str	r3, [r2, #0]
 8002de4:	4b1e      	ldr	r3, [pc, #120]	; (8002e60 <SystemClock_Config+0xcc>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002dec:	607b      	str	r3, [r7, #4]
 8002dee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002df0:	2302      	movs	r3, #2
 8002df2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002df4:	2301      	movs	r3, #1
 8002df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002df8:	2310      	movs	r3, #16
 8002dfa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e00:	2300      	movs	r3, #0
 8002e02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e04:	2308      	movs	r3, #8
 8002e06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002e08:	2364      	movs	r3, #100	; 0x64
 8002e0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e10:	2304      	movs	r3, #4
 8002e12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e14:	f107 0320 	add.w	r3, r7, #32
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f002 fe03 	bl	8005a24 <HAL_RCC_OscConfig>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002e24:	f000 f904 	bl	8003030 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e28:	230f      	movs	r3, #15
 8002e2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002e3e:	f107 030c 	add.w	r3, r7, #12
 8002e42:	2103      	movs	r1, #3
 8002e44:	4618      	mov	r0, r3
 8002e46:	f003 f865 	bl	8005f14 <HAL_RCC_ClockConfig>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002e50:	f000 f8ee 	bl	8003030 <Error_Handler>
  }
}
 8002e54:	bf00      	nop
 8002e56:	3750      	adds	r7, #80	; 0x50
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	40007000 	.word	0x40007000

08002e64 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	80fb      	strh	r3, [r7, #6]
		if(GPIO_Pin == GPIO_PIN_11)
 8002e6e:	88fb      	ldrh	r3, [r7, #6]
 8002e70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e74:	d127      	bne.n	8002ec6 <HAL_GPIO_EXTI_Callback+0x62>
		{
			if(OpVar.HomingKey == 1)
 8002e76:	4b2c      	ldr	r3, [pc, #176]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002e78:	799b      	ldrb	r3, [r3, #6]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d118      	bne.n	8002eb0 <HAL_GPIO_EXTI_Callback+0x4c>
			{
				//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002e7e:	4b2b      	ldr	r3, [pc, #172]	; (8002f2c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2200      	movs	r2, #0
 8002e84:	63da      	str	r2, [r3, #60]	; 0x3c
				__HAL_TIM_SET_COUNTER(&htim2,0);
 8002e86:	4b2a      	ldr	r3, [pc, #168]	; (8002f30 <HAL_GPIO_EXTI_Callback+0xcc>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24
				OpVar.ProxStop = 0;
 8002e8e:	4b26      	ldr	r3, [pc, #152]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	715a      	strb	r2, [r3, #5]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
 8002e94:	2200      	movs	r2, #0
 8002e96:	2140      	movs	r1, #64	; 0x40
 8002e98:	4826      	ldr	r0, [pc, #152]	; (8002f34 <HAL_GPIO_EXTI_Callback+0xd0>)
 8002e9a:	f002 fc4d 	bl	8005738 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,35*500);
 8002e9e:	4b23      	ldr	r3, [pc, #140]	; (8002f2c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f244 425c 	movw	r2, #17500	; 0x445c
 8002ea6:	63da      	str	r2, [r3, #60]	; 0x3c
				//OpState = WaitingHome;
				OpState = Homing;
 8002ea8:	4b23      	ldr	r3, [pc, #140]	; (8002f38 <HAL_GPIO_EXTI_Callback+0xd4>)
 8002eaa:	2202      	movs	r2, #2
 8002eac:	701a      	strb	r2, [r3, #0]
 8002eae:	e00a      	b.n	8002ec6 <HAL_GPIO_EXTI_Callback+0x62>
			}
			else if(OpVar.HomingKey == 2)
 8002eb0:	4b1d      	ldr	r3, [pc, #116]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002eb2:	799b      	ldrb	r3, [r3, #6]
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d106      	bne.n	8002ec6 <HAL_GPIO_EXTI_Callback+0x62>
			{
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002eb8:	4b1c      	ldr	r3, [pc, #112]	; (8002f2c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	63da      	str	r2, [r3, #60]	; 0x3c
				OpVar.ProxStop = 1;
 8002ec0:	4b19      	ldr	r3, [pc, #100]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	715a      	strb	r2, [r3, #5]
			}
		}
		if (GPIO_Pin == GPIO_PIN_12)
 8002ec6:	88fb      	ldrh	r3, [r7, #6]
 8002ec8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ecc:	d128      	bne.n	8002f20 <HAL_GPIO_EXTI_Callback+0xbc>
		{
			if(OpVar.HomingKey == 1)
 8002ece:	4b16      	ldr	r3, [pc, #88]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002ed0:	799b      	ldrb	r3, [r3, #6]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d119      	bne.n	8002f0a <HAL_GPIO_EXTI_Callback+0xa6>
			{
				//QEIGetFeedback(&QEIData, 2500);

				//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002ed6:	4b15      	ldr	r3, [pc, #84]	; (8002f2c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2200      	movs	r2, #0
 8002edc:	63da      	str	r2, [r3, #60]	; 0x3c
//				QuinticVar.start_pos = __HAL_TIM_GET_COUNTER(&htim2);
//				QuinticVar.final_pos = __HAL_TIM_GET_COUNTER(&htim2)*0.5;
				OpVar.HomingKey = 0;
 8002ede:	4b12      	ldr	r3, [pc, #72]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	719a      	strb	r2, [r3, #6]
				OpVar.ProxStop = 0;
 8002ee4:	4b10      	ldr	r3, [pc, #64]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	715a      	strb	r2, [r3, #5]
				OpVar.ControllerEnable = 0;
 8002eea:	4b0f      	ldr	r3, [pc, #60]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	745a      	strb	r2, [r3, #17]
				OpVar.waitTime = HAL_GetTick()+1000;
 8002ef0:	f001 fd72 	bl	80049d8 <HAL_GetTick>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	4b0a      	ldr	r3, [pc, #40]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002f00:	801a      	strh	r2, [r3, #0]
				OpState = PreHoming;
 8002f02:	4b0d      	ldr	r3, [pc, #52]	; (8002f38 <HAL_GPIO_EXTI_Callback+0xd4>)
 8002f04:	2201      	movs	r2, #1
 8002f06:	701a      	strb	r2, [r3, #0]
			{
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
				OpVar.ProxStop = 1;
			}
		}
}
 8002f08:	e00a      	b.n	8002f20 <HAL_GPIO_EXTI_Callback+0xbc>
			else if(OpVar.HomingKey == 2)
 8002f0a:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002f0c:	799b      	ldrb	r3, [r3, #6]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d106      	bne.n	8002f20 <HAL_GPIO_EXTI_Callback+0xbc>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002f12:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2200      	movs	r2, #0
 8002f18:	63da      	str	r2, [r3, #60]	; 0x3c
				OpVar.ProxStop = 1;
 8002f1a:	4b03      	ldr	r3, [pc, #12]	; (8002f28 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	715a      	strb	r2, [r3, #5]
}
 8002f20:	bf00      	nop
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	200002f8 	.word	0x200002f8
 8002f2c:	20000da4 	.word	0x20000da4
 8002f30:	20000cf0 	.word	0x20000cf0
 8002f34:	40020800 	.word	0x40020800
 8002f38:	200002f4 	.word	0x200002f4

08002f3c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a2d      	ldr	r2, [pc, #180]	; (8002ffc <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d153      	bne.n	8002ff4 <HAL_TIM_PeriodElapsedCallback+0xb8>
	{
		QEIGetFeedback(&QEIData, 2500);
 8002f4c:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8002f50:	482b      	ldr	r0, [pc, #172]	; (8003000 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002f52:	f7ff f9a1 	bl	8002298 <QEIGetFeedback>
		KF.z = QEIData.QEIVelocity;
 8002f56:	4b2a      	ldr	r3, [pc, #168]	; (8003000 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	4a2a      	ldr	r2, [pc, #168]	; (8003004 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002f5c:	65d3      	str	r3, [r2, #92]	; 0x5c
		kalman_filter();
 8002f5e:	f7fe f8fb 	bl	8001158 <kalman_filter>
		ZEstimateVelocity = KF.x_hat[1];
 8002f62:	4b28      	ldr	r3, [pc, #160]	; (8003004 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	4a28      	ldr	r2, [pc, #160]	; (8003008 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002f68:	6013      	str	r3, [r2, #0]
		static uint32_t timestamp = 0;
		if (HAL_GetTick() >= timestamp)
 8002f6a:	f001 fd35 	bl	80049d8 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	4b26      	ldr	r3, [pc, #152]	; (800300c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d309      	bcc.n	8002f8c <HAL_TIM_PeriodElapsedCallback+0x50>
		{
		  timestamp = HAL_GetTick() + 200;
 8002f78:	f001 fd2e 	bl	80049d8 <HAL_GetTick>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	33c8      	adds	r3, #200	; 0xc8
 8002f80:	4a22      	ldr	r2, [pc, #136]	; (800300c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002f82:	6013      	str	r3, [r2, #0]
		  registerFrame[0x00].U16 = 0b0101100101100001;
 8002f84:	4b22      	ldr	r3, [pc, #136]	; (8003010 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002f86:	f645 1261 	movw	r2, #22881	; 0x5961
 8002f8a:	801a      	strh	r2, [r3, #0]
		}

		if(OpVar.ControllerEnable == 1)
 8002f8c:	4b21      	ldr	r3, [pc, #132]	; (8003014 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002f8e:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d12e      	bne.n	8002ff4 <HAL_TIM_PeriodElapsedCallback+0xb8>
		{
//			QEIGetFeedback(&QEIData, 2500);
//			KF.z = QEIData.QEIVelocity;
//			kalman_filter();
//			ZEstimateVelocity = KF.x_hat[1];
			QuinticRun(&QuinticVar,PositionLoop.ESS,0.0004);
 8002f96:	4b20      	ldr	r3, [pc, #128]	; (8003018 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002f98:	f993 302c 	ldrsb.w	r3, [r3, #44]	; 0x2c
 8002f9c:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 800301c <HAL_TIM_PeriodElapsedCallback+0xe0>
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	481f      	ldr	r0, [pc, #124]	; (8003020 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002fa4:	f7ff f912 	bl	80021cc <QuinticRun>
			CascadeLoop(&PositionLoop, &VelocityLoop, QEIData.QEIPosition, KF.x_hat[1],&QuinticVar, 3);
 8002fa8:	4b15      	ldr	r3, [pc, #84]	; (8003000 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	ee07 3a90 	vmov	s15, r3
 8002fb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fb4:	4b13      	ldr	r3, [pc, #76]	; (8003004 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002fb6:	ed93 7a01 	vldr	s14, [r3, #4]
 8002fba:	eeb0 1a08 	vmov.f32	s2, #8	; 0x40400000  3.0
 8002fbe:	4a18      	ldr	r2, [pc, #96]	; (8003020 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002fc0:	eef0 0a47 	vmov.f32	s1, s14
 8002fc4:	eeb0 0a67 	vmov.f32	s0, s15
 8002fc8:	4916      	ldr	r1, [pc, #88]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002fca:	4813      	ldr	r0, [pc, #76]	; (8003018 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002fcc:	f7fe fd66 	bl	8001a9c <CascadeLoop>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,abs(VelocityLoop.U));
 8002fd0:	4b14      	ldr	r3, [pc, #80]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8002fd8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002fdc:	4b12      	ldr	r3, [pc, #72]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, VelocityLoop.MotorDir);
 8002fe2:	4b10      	ldr	r3, [pc, #64]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002fe4:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	461a      	mov	r2, r3
 8002fec:	2140      	movs	r1, #64	; 0x40
 8002fee:	480f      	ldr	r0, [pc, #60]	; (800302c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002ff0:	f002 fba2 	bl	8005738 <HAL_GPIO_WritePin>
		}
	}
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	20000e58 	.word	0x20000e58
 8003000:	20000314 	.word	0x20000314
 8003004:	200003d0 	.word	0x200003d0
 8003008:	200005e8 	.word	0x200005e8
 800300c:	20000cec 	.word	0x20000cec
 8003010:	20000b5c 	.word	0x20000b5c
 8003014:	200002f8 	.word	0x200002f8
 8003018:	20000370 	.word	0x20000370
 800301c:	39d1b717 	.word	0x39d1b717
 8003020:	20000320 	.word	0x20000320
 8003024:	200003a0 	.word	0x200003a0
 8003028:	20000da4 	.word	0x20000da4
 800302c:	40020800 	.word	0x40020800

08003030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003034:	b672      	cpsid	i
}
 8003036:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003038:	e7fe      	b.n	8003038 <Error_Handler+0x8>
	...

0800303c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003042:	2300      	movs	r3, #0
 8003044:	607b      	str	r3, [r7, #4]
 8003046:	4b10      	ldr	r3, [pc, #64]	; (8003088 <HAL_MspInit+0x4c>)
 8003048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304a:	4a0f      	ldr	r2, [pc, #60]	; (8003088 <HAL_MspInit+0x4c>)
 800304c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003050:	6453      	str	r3, [r2, #68]	; 0x44
 8003052:	4b0d      	ldr	r3, [pc, #52]	; (8003088 <HAL_MspInit+0x4c>)
 8003054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003056:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800305a:	607b      	str	r3, [r7, #4]
 800305c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	603b      	str	r3, [r7, #0]
 8003062:	4b09      	ldr	r3, [pc, #36]	; (8003088 <HAL_MspInit+0x4c>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003066:	4a08      	ldr	r2, [pc, #32]	; (8003088 <HAL_MspInit+0x4c>)
 8003068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800306c:	6413      	str	r3, [r2, #64]	; 0x40
 800306e:	4b06      	ldr	r3, [pc, #24]	; (8003088 <HAL_MspInit+0x4c>)
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003076:	603b      	str	r3, [r7, #0]
 8003078:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800307a:	2007      	movs	r0, #7
 800307c:	f001 fd88 	bl	8004b90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003080:	bf00      	nop
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	40023800 	.word	0x40023800

0800308c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003090:	e7fe      	b.n	8003090 <NMI_Handler+0x4>

08003092 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003092:	b480      	push	{r7}
 8003094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003096:	e7fe      	b.n	8003096 <HardFault_Handler+0x4>

08003098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800309c:	e7fe      	b.n	800309c <MemManage_Handler+0x4>

0800309e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800309e:	b480      	push	{r7}
 80030a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030a2:	e7fe      	b.n	80030a2 <BusFault_Handler+0x4>

080030a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030a8:	e7fe      	b.n	80030a8 <UsageFault_Handler+0x4>

080030aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030aa:	b480      	push	{r7}
 80030ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030ae:	bf00      	nop
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030bc:	bf00      	nop
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030c6:	b480      	push	{r7}
 80030c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030d8:	f001 fc6a 	bl	80049b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030dc:	bf00      	nop
 80030de:	bd80      	pop	{r7, pc}

080030e0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80030e4:	4802      	ldr	r0, [pc, #8]	; (80030f0 <DMA1_Stream6_IRQHandler+0x10>)
 80030e6:	f001 ff2d 	bl	8004f44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	200010e8 	.word	0x200010e8

080030f4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80030f8:	4802      	ldr	r0, [pc, #8]	; (8003104 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80030fa:	f003 fd75 	bl	8006be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000fc0 	.word	0x20000fc0

08003108 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800310c:	4802      	ldr	r0, [pc, #8]	; (8003118 <TIM2_IRQHandler+0x10>)
 800310e:	f003 fd6b 	bl	8006be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	20000cf0 	.word	0x20000cf0

0800311c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003120:	4802      	ldr	r0, [pc, #8]	; (800312c <TIM3_IRQHandler+0x10>)
 8003122:	f003 fd61 	bl	8006be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000da4 	.word	0x20000da4

08003130 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003134:	4802      	ldr	r0, [pc, #8]	; (8003140 <TIM4_IRQHandler+0x10>)
 8003136:	f003 fd57 	bl	8006be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000e58 	.word	0x20000e58

08003144 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003148:	4802      	ldr	r0, [pc, #8]	; (8003154 <USART2_IRQHandler+0x10>)
 800314a:	f005 f803 	bl	8008154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800314e:	bf00      	nop
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20001074 	.word	0x20001074

08003158 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800315c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003160:	f002 fb04 	bl	800576c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003164:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003168:	f002 fb00 	bl	800576c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800316c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003170:	f002 fafc 	bl	800576c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003174:	bf00      	nop
 8003176:	bd80      	pop	{r7, pc}

08003178 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800317c:	4b06      	ldr	r3, [pc, #24]	; (8003198 <SystemInit+0x20>)
 800317e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003182:	4a05      	ldr	r2, [pc, #20]	; (8003198 <SystemInit+0x20>)
 8003184:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003188:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800318c:	bf00      	nop
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	e000ed00 	.word	0xe000ed00

0800319c <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b08c      	sub	sp, #48	; 0x30
 80031a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80031a2:	f107 030c 	add.w	r3, r7, #12
 80031a6:	2224      	movs	r2, #36	; 0x24
 80031a8:	2100      	movs	r1, #0
 80031aa:	4618      	mov	r0, r3
 80031ac:	f006 f850 	bl	8009250 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031b0:	1d3b      	adds	r3, r7, #4
 80031b2:	2200      	movs	r2, #0
 80031b4:	601a      	str	r2, [r3, #0]
 80031b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031b8:	4b21      	ldr	r3, [pc, #132]	; (8003240 <MX_TIM2_Init+0xa4>)
 80031ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80031c0:	4b1f      	ldr	r3, [pc, #124]	; (8003240 <MX_TIM2_Init+0xa4>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031c6:	4b1e      	ldr	r3, [pc, #120]	; (8003240 <MX_TIM2_Init+0xa4>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80031cc:	4b1c      	ldr	r3, [pc, #112]	; (8003240 <MX_TIM2_Init+0xa4>)
 80031ce:	f04f 32ff 	mov.w	r2, #4294967295
 80031d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031d4:	4b1a      	ldr	r3, [pc, #104]	; (8003240 <MX_TIM2_Init+0xa4>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031da:	4b19      	ldr	r3, [pc, #100]	; (8003240 <MX_TIM2_Init+0xa4>)
 80031dc:	2200      	movs	r2, #0
 80031de:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80031e0:	2303      	movs	r3, #3
 80031e2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80031e4:	2300      	movs	r3, #0
 80031e6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80031e8:	2301      	movs	r3, #1
 80031ea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80031f4:	2300      	movs	r3, #0
 80031f6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80031f8:	2301      	movs	r3, #1
 80031fa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80031fc:	2300      	movs	r3, #0
 80031fe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003204:	f107 030c 	add.w	r3, r7, #12
 8003208:	4619      	mov	r1, r3
 800320a:	480d      	ldr	r0, [pc, #52]	; (8003240 <MX_TIM2_Init+0xa4>)
 800320c:	f003 fbaa 	bl	8006964 <HAL_TIM_Encoder_Init>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003216:	f7ff ff0b 	bl	8003030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800321a:	2300      	movs	r3, #0
 800321c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800321e:	2300      	movs	r3, #0
 8003220:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003222:	1d3b      	adds	r3, r7, #4
 8003224:	4619      	mov	r1, r3
 8003226:	4806      	ldr	r0, [pc, #24]	; (8003240 <MX_TIM2_Init+0xa4>)
 8003228:	f004 fcb4 	bl	8007b94 <HAL_TIMEx_MasterConfigSynchronization>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003232:	f7ff fefd 	bl	8003030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003236:	bf00      	nop
 8003238:	3730      	adds	r7, #48	; 0x30
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	20000cf0 	.word	0x20000cf0

08003244 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b08e      	sub	sp, #56	; 0x38
 8003248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800324a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	605a      	str	r2, [r3, #4]
 8003254:	609a      	str	r2, [r3, #8]
 8003256:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003258:	f107 0320 	add.w	r3, r7, #32
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003262:	1d3b      	adds	r3, r7, #4
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
 8003270:	615a      	str	r2, [r3, #20]
 8003272:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003274:	4b2c      	ldr	r3, [pc, #176]	; (8003328 <MX_TIM3_Init+0xe4>)
 8003276:	4a2d      	ldr	r2, [pc, #180]	; (800332c <MX_TIM3_Init+0xe8>)
 8003278:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800327a:	4b2b      	ldr	r3, [pc, #172]	; (8003328 <MX_TIM3_Init+0xe4>)
 800327c:	2200      	movs	r2, #0
 800327e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003280:	4b29      	ldr	r3, [pc, #164]	; (8003328 <MX_TIM3_Init+0xe4>)
 8003282:	2200      	movs	r2, #0
 8003284:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8003286:	4b28      	ldr	r3, [pc, #160]	; (8003328 <MX_TIM3_Init+0xe4>)
 8003288:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800328c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800328e:	4b26      	ldr	r3, [pc, #152]	; (8003328 <MX_TIM3_Init+0xe4>)
 8003290:	2200      	movs	r2, #0
 8003292:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003294:	4b24      	ldr	r3, [pc, #144]	; (8003328 <MX_TIM3_Init+0xe4>)
 8003296:	2200      	movs	r2, #0
 8003298:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800329a:	4823      	ldr	r0, [pc, #140]	; (8003328 <MX_TIM3_Init+0xe4>)
 800329c:	f003 f85a 	bl	8006354 <HAL_TIM_Base_Init>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80032a6:	f7ff fec3 	bl	8003030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032ae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80032b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032b4:	4619      	mov	r1, r3
 80032b6:	481c      	ldr	r0, [pc, #112]	; (8003328 <MX_TIM3_Init+0xe4>)
 80032b8:	f003 fedc 	bl	8007074 <HAL_TIM_ConfigClockSource>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80032c2:	f7ff feb5 	bl	8003030 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80032c6:	4818      	ldr	r0, [pc, #96]	; (8003328 <MX_TIM3_Init+0xe4>)
 80032c8:	f003 f968 	bl	800659c <HAL_TIM_PWM_Init>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80032d2:	f7ff fead 	bl	8003030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032d6:	2300      	movs	r3, #0
 80032d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80032de:	f107 0320 	add.w	r3, r7, #32
 80032e2:	4619      	mov	r1, r3
 80032e4:	4810      	ldr	r0, [pc, #64]	; (8003328 <MX_TIM3_Init+0xe4>)
 80032e6:	f004 fc55 	bl	8007b94 <HAL_TIMEx_MasterConfigSynchronization>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80032f0:	f7ff fe9e 	bl	8003030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032f4:	2360      	movs	r3, #96	; 0x60
 80032f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80032f8:	2300      	movs	r3, #0
 80032fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032fc:	2300      	movs	r3, #0
 80032fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003300:	2300      	movs	r3, #0
 8003302:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003304:	1d3b      	adds	r3, r7, #4
 8003306:	2208      	movs	r2, #8
 8003308:	4619      	mov	r1, r3
 800330a:	4807      	ldr	r0, [pc, #28]	; (8003328 <MX_TIM3_Init+0xe4>)
 800330c:	f003 fdf0 	bl	8006ef0 <HAL_TIM_PWM_ConfigChannel>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003316:	f7ff fe8b 	bl	8003030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800331a:	4803      	ldr	r0, [pc, #12]	; (8003328 <MX_TIM3_Init+0xe4>)
 800331c:	f000 f9c0 	bl	80036a0 <HAL_TIM_MspPostInit>

}
 8003320:	bf00      	nop
 8003322:	3738      	adds	r7, #56	; 0x38
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	20000da4 	.word	0x20000da4
 800332c:	40000400 	.word	0x40000400

08003330 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003336:	f107 0308 	add.w	r3, r7, #8
 800333a:	2200      	movs	r2, #0
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	605a      	str	r2, [r3, #4]
 8003340:	609a      	str	r2, [r3, #8]
 8003342:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003344:	463b      	mov	r3, r7
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800334c:	4b1d      	ldr	r3, [pc, #116]	; (80033c4 <MX_TIM4_Init+0x94>)
 800334e:	4a1e      	ldr	r2, [pc, #120]	; (80033c8 <MX_TIM4_Init+0x98>)
 8003350:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 8003352:	4b1c      	ldr	r3, [pc, #112]	; (80033c4 <MX_TIM4_Init+0x94>)
 8003354:	2263      	movs	r2, #99	; 0x63
 8003356:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003358:	4b1a      	ldr	r3, [pc, #104]	; (80033c4 <MX_TIM4_Init+0x94>)
 800335a:	2200      	movs	r2, #0
 800335c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 399;
 800335e:	4b19      	ldr	r3, [pc, #100]	; (80033c4 <MX_TIM4_Init+0x94>)
 8003360:	f240 128f 	movw	r2, #399	; 0x18f
 8003364:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003366:	4b17      	ldr	r3, [pc, #92]	; (80033c4 <MX_TIM4_Init+0x94>)
 8003368:	2200      	movs	r2, #0
 800336a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800336c:	4b15      	ldr	r3, [pc, #84]	; (80033c4 <MX_TIM4_Init+0x94>)
 800336e:	2200      	movs	r2, #0
 8003370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003372:	4814      	ldr	r0, [pc, #80]	; (80033c4 <MX_TIM4_Init+0x94>)
 8003374:	f002 ffee 	bl	8006354 <HAL_TIM_Base_Init>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800337e:	f7ff fe57 	bl	8003030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003382:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003386:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003388:	f107 0308 	add.w	r3, r7, #8
 800338c:	4619      	mov	r1, r3
 800338e:	480d      	ldr	r0, [pc, #52]	; (80033c4 <MX_TIM4_Init+0x94>)
 8003390:	f003 fe70 	bl	8007074 <HAL_TIM_ConfigClockSource>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	d001      	beq.n	800339e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800339a:	f7ff fe49 	bl	8003030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800339e:	2300      	movs	r3, #0
 80033a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033a2:	2300      	movs	r3, #0
 80033a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80033a6:	463b      	mov	r3, r7
 80033a8:	4619      	mov	r1, r3
 80033aa:	4806      	ldr	r0, [pc, #24]	; (80033c4 <MX_TIM4_Init+0x94>)
 80033ac:	f004 fbf2 	bl	8007b94 <HAL_TIMEx_MasterConfigSynchronization>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80033b6:	f7ff fe3b 	bl	8003030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80033ba:	bf00      	nop
 80033bc:	3718      	adds	r7, #24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000e58 	.word	0x20000e58
 80033c8:	40000800 	.word	0x40000800

080033cc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033d2:	f107 0308 	add.w	r3, r7, #8
 80033d6:	2200      	movs	r2, #0
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	605a      	str	r2, [r3, #4]
 80033dc:	609a      	str	r2, [r3, #8]
 80033de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033e0:	463b      	mov	r3, r7
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80033e8:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <MX_TIM5_Init+0x94>)
 80033ea:	4a1e      	ldr	r2, [pc, #120]	; (8003464 <MX_TIM5_Init+0x98>)
 80033ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 80033ee:	4b1c      	ldr	r3, [pc, #112]	; (8003460 <MX_TIM5_Init+0x94>)
 80033f0:	2253      	movs	r2, #83	; 0x53
 80033f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033f4:	4b1a      	ldr	r3, [pc, #104]	; (8003460 <MX_TIM5_Init+0x94>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80033fa:	4b19      	ldr	r3, [pc, #100]	; (8003460 <MX_TIM5_Init+0x94>)
 80033fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003400:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003402:	4b17      	ldr	r3, [pc, #92]	; (8003460 <MX_TIM5_Init+0x94>)
 8003404:	2200      	movs	r2, #0
 8003406:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003408:	4b15      	ldr	r3, [pc, #84]	; (8003460 <MX_TIM5_Init+0x94>)
 800340a:	2200      	movs	r2, #0
 800340c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800340e:	4814      	ldr	r0, [pc, #80]	; (8003460 <MX_TIM5_Init+0x94>)
 8003410:	f002 ffa0 	bl	8006354 <HAL_TIM_Base_Init>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800341a:	f7ff fe09 	bl	8003030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800341e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003422:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003424:	f107 0308 	add.w	r3, r7, #8
 8003428:	4619      	mov	r1, r3
 800342a:	480d      	ldr	r0, [pc, #52]	; (8003460 <MX_TIM5_Init+0x94>)
 800342c:	f003 fe22 	bl	8007074 <HAL_TIM_ConfigClockSource>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003436:	f7ff fdfb 	bl	8003030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800343a:	2300      	movs	r3, #0
 800343c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800343e:	2300      	movs	r3, #0
 8003440:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003442:	463b      	mov	r3, r7
 8003444:	4619      	mov	r1, r3
 8003446:	4806      	ldr	r0, [pc, #24]	; (8003460 <MX_TIM5_Init+0x94>)
 8003448:	f004 fba4 	bl	8007b94 <HAL_TIMEx_MasterConfigSynchronization>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003452:	f7ff fded 	bl	8003030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003456:	bf00      	nop
 8003458:	3718      	adds	r7, #24
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	20000f0c 	.word	0x20000f0c
 8003464:	40000c00 	.word	0x40000c00

08003468 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800346e:	1d3b      	adds	r3, r7, #4
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	605a      	str	r2, [r3, #4]
 8003476:	609a      	str	r2, [r3, #8]
 8003478:	60da      	str	r2, [r3, #12]
 800347a:	611a      	str	r2, [r3, #16]
 800347c:	615a      	str	r2, [r3, #20]
 800347e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003480:	4b21      	ldr	r3, [pc, #132]	; (8003508 <MX_TIM11_Init+0xa0>)
 8003482:	4a22      	ldr	r2, [pc, #136]	; (800350c <MX_TIM11_Init+0xa4>)
 8003484:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8003486:	4b20      	ldr	r3, [pc, #128]	; (8003508 <MX_TIM11_Init+0xa0>)
 8003488:	2263      	movs	r2, #99	; 0x63
 800348a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800348c:	4b1e      	ldr	r3, [pc, #120]	; (8003508 <MX_TIM11_Init+0xa0>)
 800348e:	2200      	movs	r2, #0
 8003490:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8003492:	4b1d      	ldr	r3, [pc, #116]	; (8003508 <MX_TIM11_Init+0xa0>)
 8003494:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8003498:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800349a:	4b1b      	ldr	r3, [pc, #108]	; (8003508 <MX_TIM11_Init+0xa0>)
 800349c:	2200      	movs	r2, #0
 800349e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a0:	4b19      	ldr	r3, [pc, #100]	; (8003508 <MX_TIM11_Init+0xa0>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80034a6:	4818      	ldr	r0, [pc, #96]	; (8003508 <MX_TIM11_Init+0xa0>)
 80034a8:	f002 ff54 	bl	8006354 <HAL_TIM_Base_Init>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80034b2:	f7ff fdbd 	bl	8003030 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 80034b6:	4814      	ldr	r0, [pc, #80]	; (8003508 <MX_TIM11_Init+0xa0>)
 80034b8:	f003 f80a 	bl	80064d0 <HAL_TIM_OC_Init>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80034c2:	f7ff fdb5 	bl	8003030 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 80034c6:	2108      	movs	r1, #8
 80034c8:	480f      	ldr	r0, [pc, #60]	; (8003508 <MX_TIM11_Init+0xa0>)
 80034ca:	f003 f97d 	bl	80067c8 <HAL_TIM_OnePulse_Init>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d001      	beq.n	80034d8 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 80034d4:	f7ff fdac 	bl	8003030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80034d8:	2300      	movs	r3, #0
 80034da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 80034dc:	f240 5399 	movw	r3, #1433	; 0x599
 80034e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034ea:	1d3b      	adds	r3, r7, #4
 80034ec:	2200      	movs	r2, #0
 80034ee:	4619      	mov	r1, r3
 80034f0:	4805      	ldr	r0, [pc, #20]	; (8003508 <MX_TIM11_Init+0xa0>)
 80034f2:	f003 fca1 	bl	8006e38 <HAL_TIM_OC_ConfigChannel>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 80034fc:	f7ff fd98 	bl	8003030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8003500:	bf00      	nop
 8003502:	3720      	adds	r7, #32
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	20000fc0 	.word	0x20000fc0
 800350c:	40014800 	.word	0x40014800

08003510 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08a      	sub	sp, #40	; 0x28
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003518:	f107 0314 	add.w	r3, r7, #20
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	605a      	str	r2, [r3, #4]
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	60da      	str	r2, [r3, #12]
 8003526:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003530:	d133      	bne.n	800359a <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	4b1b      	ldr	r3, [pc, #108]	; (80035a4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	4a1a      	ldr	r2, [pc, #104]	; (80035a4 <HAL_TIM_Encoder_MspInit+0x94>)
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	6413      	str	r3, [r2, #64]	; 0x40
 8003542:	4b18      	ldr	r3, [pc, #96]	; (80035a4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	613b      	str	r3, [r7, #16]
 800354c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	4b14      	ldr	r3, [pc, #80]	; (80035a4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003556:	4a13      	ldr	r2, [pc, #76]	; (80035a4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	6313      	str	r3, [r2, #48]	; 0x30
 800355e:	4b11      	ldr	r3, [pc, #68]	; (80035a4 <HAL_TIM_Encoder_MspInit+0x94>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800356a:	2303      	movs	r3, #3
 800356c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	2302      	movs	r3, #2
 8003570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003576:	2300      	movs	r3, #0
 8003578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800357a:	2301      	movs	r3, #1
 800357c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357e:	f107 0314 	add.w	r3, r7, #20
 8003582:	4619      	mov	r1, r3
 8003584:	4808      	ldr	r0, [pc, #32]	; (80035a8 <HAL_TIM_Encoder_MspInit+0x98>)
 8003586:	f001 ff53 	bl	8005430 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800358a:	2200      	movs	r2, #0
 800358c:	2100      	movs	r1, #0
 800358e:	201c      	movs	r0, #28
 8003590:	f001 fb09 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003594:	201c      	movs	r0, #28
 8003596:	f001 fb22 	bl	8004bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800359a:	bf00      	nop
 800359c:	3728      	adds	r7, #40	; 0x28
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40023800 	.word	0x40023800
 80035a8:	40020000 	.word	0x40020000

080035ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a34      	ldr	r2, [pc, #208]	; (800368c <HAL_TIM_Base_MspInit+0xe0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d116      	bne.n	80035ec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	617b      	str	r3, [r7, #20]
 80035c2:	4b33      	ldr	r3, [pc, #204]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	4a32      	ldr	r2, [pc, #200]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 80035c8:	f043 0302 	orr.w	r3, r3, #2
 80035cc:	6413      	str	r3, [r2, #64]	; 0x40
 80035ce:	4b30      	ldr	r3, [pc, #192]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 80035d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80035da:	2200      	movs	r2, #0
 80035dc:	2100      	movs	r1, #0
 80035de:	201d      	movs	r0, #29
 80035e0:	f001 fae1 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80035e4:	201d      	movs	r0, #29
 80035e6:	f001 fafa 	bl	8004bde <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80035ea:	e04a      	b.n	8003682 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a28      	ldr	r2, [pc, #160]	; (8003694 <HAL_TIM_Base_MspInit+0xe8>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d116      	bne.n	8003624 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	613b      	str	r3, [r7, #16]
 80035fa:	4b25      	ldr	r3, [pc, #148]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	4a24      	ldr	r2, [pc, #144]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 8003600:	f043 0304 	orr.w	r3, r3, #4
 8003604:	6413      	str	r3, [r2, #64]	; 0x40
 8003606:	4b22      	ldr	r3, [pc, #136]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 8003608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	613b      	str	r3, [r7, #16]
 8003610:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 1);
 8003612:	2201      	movs	r2, #1
 8003614:	2100      	movs	r1, #0
 8003616:	201e      	movs	r0, #30
 8003618:	f001 fac5 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800361c:	201e      	movs	r0, #30
 800361e:	f001 fade 	bl	8004bde <HAL_NVIC_EnableIRQ>
}
 8003622:	e02e      	b.n	8003682 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM5)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a1b      	ldr	r2, [pc, #108]	; (8003698 <HAL_TIM_Base_MspInit+0xec>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d10e      	bne.n	800364c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	4b17      	ldr	r3, [pc, #92]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	4a16      	ldr	r2, [pc, #88]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 8003638:	f043 0308 	orr.w	r3, r3, #8
 800363c:	6413      	str	r3, [r2, #64]	; 0x40
 800363e:	4b14      	ldr	r3, [pc, #80]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003642:	f003 0308 	and.w	r3, r3, #8
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
}
 800364a:	e01a      	b.n	8003682 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM11)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a12      	ldr	r2, [pc, #72]	; (800369c <HAL_TIM_Base_MspInit+0xf0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d115      	bne.n	8003682 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	4a0c      	ldr	r2, [pc, #48]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 8003660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003664:	6453      	str	r3, [r2, #68]	; 0x44
 8003666:	4b0a      	ldr	r3, [pc, #40]	; (8003690 <HAL_TIM_Base_MspInit+0xe4>)
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003672:	2200      	movs	r2, #0
 8003674:	2100      	movs	r1, #0
 8003676:	201a      	movs	r0, #26
 8003678:	f001 fa95 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800367c:	201a      	movs	r0, #26
 800367e:	f001 faae 	bl	8004bde <HAL_NVIC_EnableIRQ>
}
 8003682:	bf00      	nop
 8003684:	3718      	adds	r7, #24
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40000400 	.word	0x40000400
 8003690:	40023800 	.word	0x40023800
 8003694:	40000800 	.word	0x40000800
 8003698:	40000c00 	.word	0x40000c00
 800369c:	40014800 	.word	0x40014800

080036a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b088      	sub	sp, #32
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a8:	f107 030c 	add.w	r3, r7, #12
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	605a      	str	r2, [r3, #4]
 80036b2:	609a      	str	r2, [r3, #8]
 80036b4:	60da      	str	r2, [r3, #12]
 80036b6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a12      	ldr	r2, [pc, #72]	; (8003708 <HAL_TIM_MspPostInit+0x68>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d11e      	bne.n	8003700 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036c2:	2300      	movs	r3, #0
 80036c4:	60bb      	str	r3, [r7, #8]
 80036c6:	4b11      	ldr	r3, [pc, #68]	; (800370c <HAL_TIM_MspPostInit+0x6c>)
 80036c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ca:	4a10      	ldr	r2, [pc, #64]	; (800370c <HAL_TIM_MspPostInit+0x6c>)
 80036cc:	f043 0304 	orr.w	r3, r3, #4
 80036d0:	6313      	str	r3, [r2, #48]	; 0x30
 80036d2:	4b0e      	ldr	r3, [pc, #56]	; (800370c <HAL_TIM_MspPostInit+0x6c>)
 80036d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	60bb      	str	r3, [r7, #8]
 80036dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80036de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e4:	2302      	movs	r3, #2
 80036e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ec:	2300      	movs	r3, #0
 80036ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036f0:	2302      	movs	r3, #2
 80036f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036f4:	f107 030c 	add.w	r3, r7, #12
 80036f8:	4619      	mov	r1, r3
 80036fa:	4805      	ldr	r0, [pc, #20]	; (8003710 <HAL_TIM_MspPostInit+0x70>)
 80036fc:	f001 fe98 	bl	8005430 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003700:	bf00      	nop
 8003702:	3720      	adds	r7, #32
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40000400 	.word	0x40000400
 800370c:	40023800 	.word	0x40023800
 8003710:	40020800 	.word	0x40020800

08003714 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003718:	4b12      	ldr	r3, [pc, #72]	; (8003764 <MX_USART2_UART_Init+0x50>)
 800371a:	4a13      	ldr	r2, [pc, #76]	; (8003768 <MX_USART2_UART_Init+0x54>)
 800371c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 800371e:	4b11      	ldr	r3, [pc, #68]	; (8003764 <MX_USART2_UART_Init+0x50>)
 8003720:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8003724:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8003726:	4b0f      	ldr	r3, [pc, #60]	; (8003764 <MX_USART2_UART_Init+0x50>)
 8003728:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800372c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800372e:	4b0d      	ldr	r3, [pc, #52]	; (8003764 <MX_USART2_UART_Init+0x50>)
 8003730:	2200      	movs	r2, #0
 8003732:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8003734:	4b0b      	ldr	r3, [pc, #44]	; (8003764 <MX_USART2_UART_Init+0x50>)
 8003736:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800373a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800373c:	4b09      	ldr	r3, [pc, #36]	; (8003764 <MX_USART2_UART_Init+0x50>)
 800373e:	220c      	movs	r2, #12
 8003740:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003742:	4b08      	ldr	r3, [pc, #32]	; (8003764 <MX_USART2_UART_Init+0x50>)
 8003744:	2200      	movs	r2, #0
 8003746:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003748:	4b06      	ldr	r3, [pc, #24]	; (8003764 <MX_USART2_UART_Init+0x50>)
 800374a:	2200      	movs	r2, #0
 800374c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800374e:	4805      	ldr	r0, [pc, #20]	; (8003764 <MX_USART2_UART_Init+0x50>)
 8003750:	f004 faac 	bl	8007cac <HAL_UART_Init>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 800375a:	f7ff fc69 	bl	8003030 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800375e:	bf00      	nop
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20001074 	.word	0x20001074
 8003768:	40004400 	.word	0x40004400

0800376c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b08a      	sub	sp, #40	; 0x28
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003774:	f107 0314 	add.w	r3, r7, #20
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	609a      	str	r2, [r3, #8]
 8003780:	60da      	str	r2, [r3, #12]
 8003782:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a34      	ldr	r2, [pc, #208]	; (800385c <HAL_UART_MspInit+0xf0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d161      	bne.n	8003852 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	4b33      	ldr	r3, [pc, #204]	; (8003860 <HAL_UART_MspInit+0xf4>)
 8003794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003796:	4a32      	ldr	r2, [pc, #200]	; (8003860 <HAL_UART_MspInit+0xf4>)
 8003798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800379c:	6413      	str	r3, [r2, #64]	; 0x40
 800379e:	4b30      	ldr	r3, [pc, #192]	; (8003860 <HAL_UART_MspInit+0xf4>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a6:	613b      	str	r3, [r7, #16]
 80037a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	4b2c      	ldr	r3, [pc, #176]	; (8003860 <HAL_UART_MspInit+0xf4>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	4a2b      	ldr	r2, [pc, #172]	; (8003860 <HAL_UART_MspInit+0xf4>)
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	6313      	str	r3, [r2, #48]	; 0x30
 80037ba:	4b29      	ldr	r3, [pc, #164]	; (8003860 <HAL_UART_MspInit+0xf4>)
 80037bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80037c6:	230c      	movs	r3, #12
 80037c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ca:	2302      	movs	r3, #2
 80037cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037d2:	2303      	movs	r3, #3
 80037d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037d6:	2307      	movs	r3, #7
 80037d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037da:	f107 0314 	add.w	r3, r7, #20
 80037de:	4619      	mov	r1, r3
 80037e0:	4820      	ldr	r0, [pc, #128]	; (8003864 <HAL_UART_MspInit+0xf8>)
 80037e2:	f001 fe25 	bl	8005430 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80037e6:	4b20      	ldr	r3, [pc, #128]	; (8003868 <HAL_UART_MspInit+0xfc>)
 80037e8:	4a20      	ldr	r2, [pc, #128]	; (800386c <HAL_UART_MspInit+0x100>)
 80037ea:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80037ec:	4b1e      	ldr	r3, [pc, #120]	; (8003868 <HAL_UART_MspInit+0xfc>)
 80037ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037f2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037f4:	4b1c      	ldr	r3, [pc, #112]	; (8003868 <HAL_UART_MspInit+0xfc>)
 80037f6:	2240      	movs	r2, #64	; 0x40
 80037f8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037fa:	4b1b      	ldr	r3, [pc, #108]	; (8003868 <HAL_UART_MspInit+0xfc>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003800:	4b19      	ldr	r3, [pc, #100]	; (8003868 <HAL_UART_MspInit+0xfc>)
 8003802:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003806:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003808:	4b17      	ldr	r3, [pc, #92]	; (8003868 <HAL_UART_MspInit+0xfc>)
 800380a:	2200      	movs	r2, #0
 800380c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800380e:	4b16      	ldr	r3, [pc, #88]	; (8003868 <HAL_UART_MspInit+0xfc>)
 8003810:	2200      	movs	r2, #0
 8003812:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003814:	4b14      	ldr	r3, [pc, #80]	; (8003868 <HAL_UART_MspInit+0xfc>)
 8003816:	2200      	movs	r2, #0
 8003818:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800381a:	4b13      	ldr	r3, [pc, #76]	; (8003868 <HAL_UART_MspInit+0xfc>)
 800381c:	2200      	movs	r2, #0
 800381e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003820:	4b11      	ldr	r3, [pc, #68]	; (8003868 <HAL_UART_MspInit+0xfc>)
 8003822:	2200      	movs	r2, #0
 8003824:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003826:	4810      	ldr	r0, [pc, #64]	; (8003868 <HAL_UART_MspInit+0xfc>)
 8003828:	f001 f9f4 	bl	8004c14 <HAL_DMA_Init>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003832:	f7ff fbfd 	bl	8003030 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a0b      	ldr	r2, [pc, #44]	; (8003868 <HAL_UART_MspInit+0xfc>)
 800383a:	635a      	str	r2, [r3, #52]	; 0x34
 800383c:	4a0a      	ldr	r2, [pc, #40]	; (8003868 <HAL_UART_MspInit+0xfc>)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003842:	2200      	movs	r2, #0
 8003844:	2100      	movs	r1, #0
 8003846:	2026      	movs	r0, #38	; 0x26
 8003848:	f001 f9ad 	bl	8004ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800384c:	2026      	movs	r0, #38	; 0x26
 800384e:	f001 f9c6 	bl	8004bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003852:	bf00      	nop
 8003854:	3728      	adds	r7, #40	; 0x28
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40004400 	.word	0x40004400
 8003860:	40023800 	.word	0x40023800
 8003864:	40020000 	.word	0x40020000
 8003868:	200010e8 	.word	0x200010e8
 800386c:	400260a0 	.word	0x400260a0

08003870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003874:	480d      	ldr	r0, [pc, #52]	; (80038ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003876:	490e      	ldr	r1, [pc, #56]	; (80038b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003878:	4a0e      	ldr	r2, [pc, #56]	; (80038b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800387a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800387c:	e002      	b.n	8003884 <LoopCopyDataInit>

0800387e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800387e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003882:	3304      	adds	r3, #4

08003884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003888:	d3f9      	bcc.n	800387e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800388a:	4a0b      	ldr	r2, [pc, #44]	; (80038b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800388c:	4c0b      	ldr	r4, [pc, #44]	; (80038bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800388e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003890:	e001      	b.n	8003896 <LoopFillZerobss>

08003892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003894:	3204      	adds	r2, #4

08003896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003898:	d3fb      	bcc.n	8003892 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800389a:	f7ff fc6d 	bl	8003178 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800389e:	f005 fca5 	bl	80091ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038a2:	f7ff f909 	bl	8002ab8 <main>
  bx  lr    
 80038a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80038a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038b0:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 80038b4:	0800b208 	.word	0x0800b208
  ldr r2, =_sbss
 80038b8:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 80038bc:	2000114c 	.word	0x2000114c

080038c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038c0:	e7fe      	b.n	80038c0 <ADC_IRQHandler>
	...

080038c4 <arm_atan2_f32>:
                   and compute the right angle.
*/


arm_status arm_atan2_f32(float32_t y,float32_t x,float32_t *result)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b0a1      	sub	sp, #132	; 0x84
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	ed87 0a03 	vstr	s0, [r7, #12]
 80038ce:	edc7 0a02 	vstr	s1, [r7, #8]
 80038d2:	6078      	str	r0, [r7, #4]
    if (x > 0.0f)
 80038d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80038d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e0:	f340 808e 	ble.w	8003a00 <arm_atan2_f32+0x13c>
    {
        *result=arm_atan_f32(y/x);
 80038e4:	edd7 6a03 	vldr	s13, [r7, #12]
 80038e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80038ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f0:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
   int sign=0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	67bb      	str	r3, [r7, #120]	; 0x78
   float32_t res=0.0f;
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	677b      	str	r3, [r7, #116]	; 0x74
   if (x < 0.0f)
 80038fe:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8003902:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800390a:	d507      	bpl.n	800391c <arm_atan2_f32+0x58>
      sign=1;
 800390c:	2301      	movs	r3, #1
 800390e:	67bb      	str	r3, [r7, #120]	; 0x78
      x=-x;
 8003910:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8003914:	eef1 7a67 	vneg.f32	s15, s15
 8003918:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
   if (x > 1.0f)
 800391c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8003920:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003924:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800392c:	dd31      	ble.n	8003992 <arm_atan2_f32+0xce>
      x = 1.0f / x;
 800392e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003932:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8003936:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800393a:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 800393e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003940:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8003942:	4bb5      	ldr	r3, [pc, #724]	; (8003c18 <arm_atan2_f32+0x354>)
 8003944:	66fb      	str	r3, [r7, #108]	; 0x6c
    int i=1;
 8003946:	2301      	movs	r3, #1
 8003948:	66bb      	str	r3, [r7, #104]	; 0x68
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 800394a:	2301      	movs	r3, #1
 800394c:	66bb      	str	r3, [r7, #104]	; 0x68
 800394e:	e014      	b.n	800397a <arm_atan2_f32+0xb6>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8003950:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8003954:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003958:	ee27 7a27 	vmul.f32	s14, s14, s15
 800395c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800395e:	f1c3 0309 	rsb	r3, r3, #9
 8003962:	4aae      	ldr	r2, [pc, #696]	; (8003c1c <arm_atan2_f32+0x358>)
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	edd3 7a00 	vldr	s15, [r3]
 800396c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003970:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003974:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003976:	3301      	adds	r3, #1
 8003978:	66bb      	str	r3, [r7, #104]	; 0x68
 800397a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800397c:	2b09      	cmp	r3, #9
 800397e:	dde7      	ble.n	8003950 <arm_atan2_f32+0x8c>
    return(res);
 8003980:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
      res = PIHALFF32 - arm_atan_limited_f32(x);
 8003984:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8003c20 <arm_atan2_f32+0x35c>
 8003988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800398c:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
 8003990:	e028      	b.n	80039e4 <arm_atan2_f32+0x120>
 8003992:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003994:	667b      	str	r3, [r7, #100]	; 0x64
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8003996:	4ba0      	ldr	r3, [pc, #640]	; (8003c18 <arm_atan2_f32+0x354>)
 8003998:	663b      	str	r3, [r7, #96]	; 0x60
    int i=1;
 800399a:	2301      	movs	r3, #1
 800399c:	65fb      	str	r3, [r7, #92]	; 0x5c
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 800399e:	2301      	movs	r3, #1
 80039a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039a2:	e014      	b.n	80039ce <arm_atan2_f32+0x10a>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 80039a4:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80039a8:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80039ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80039b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039b2:	f1c3 0309 	rsb	r3, r3, #9
 80039b6:	4a99      	ldr	r2, [pc, #612]	; (8003c1c <arm_atan2_f32+0x358>)
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	edd3 7a00 	vldr	s15, [r3]
 80039c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039c4:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 80039c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039ca:	3301      	adds	r3, #1
 80039cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039d0:	2b09      	cmp	r3, #9
 80039d2:	dde7      	ble.n	80039a4 <arm_atan2_f32+0xe0>
    return(res);
 80039d4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
     res += arm_atan_limited_f32(x);
 80039d8:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 80039dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e0:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
   if (sign)
 80039e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d005      	beq.n	80039f6 <arm_atan2_f32+0x132>
     res = -res;
 80039ea:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80039ee:	eef1 7a67 	vneg.f32	s15, s15
 80039f2:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
   return(res);
 80039f6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
        *result=arm_atan_f32(y/x);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	601a      	str	r2, [r3, #0]
        return(ARM_MATH_SUCCESS);
 80039fc:	2300      	movs	r3, #0
 80039fe:	e175      	b.n	8003cec <arm_atan2_f32+0x428>
    }
    if (x < 0.0f)
 8003a00:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a0c:	f140 814d 	bpl.w	8003caa <arm_atan2_f32+0x3e6>
    {
        if (y > 0.0f)
 8003a10:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a1c:	f340 8093 	ble.w	8003b46 <arm_atan2_f32+0x282>
        {
           *result=arm_atan_f32(y/x) + PI;
 8003a20:	edd7 6a03 	vldr	s13, [r7, #12]
 8003a24:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a2c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
   int sign=0;
 8003a30:	2300      	movs	r3, #0
 8003a32:	657b      	str	r3, [r7, #84]	; 0x54
   float32_t res=0.0f;
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	653b      	str	r3, [r7, #80]	; 0x50
   if (x < 0.0f)
 8003a3a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003a3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a46:	d507      	bpl.n	8003a58 <arm_atan2_f32+0x194>
      sign=1;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	657b      	str	r3, [r7, #84]	; 0x54
      x=-x;
 8003a4c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003a50:	eef1 7a67 	vneg.f32	s15, s15
 8003a54:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
   if (x > 1.0f)
 8003a58:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003a5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a68:	dd31      	ble.n	8003ace <arm_atan2_f32+0x20a>
      x = 1.0f / x;
 8003a6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a6e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003a72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a76:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
 8003a7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a7c:	64fb      	str	r3, [r7, #76]	; 0x4c
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8003a7e:	4b66      	ldr	r3, [pc, #408]	; (8003c18 <arm_atan2_f32+0x354>)
 8003a80:	64bb      	str	r3, [r7, #72]	; 0x48
    int i=1;
 8003a82:	2301      	movs	r3, #1
 8003a84:	647b      	str	r3, [r7, #68]	; 0x44
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003a86:	2301      	movs	r3, #1
 8003a88:	647b      	str	r3, [r7, #68]	; 0x44
 8003a8a:	e014      	b.n	8003ab6 <arm_atan2_f32+0x1f2>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8003a8c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003a90:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8003a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a9a:	f1c3 0309 	rsb	r3, r3, #9
 8003a9e:	4a5f      	ldr	r2, [pc, #380]	; (8003c1c <arm_atan2_f32+0x358>)
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4413      	add	r3, r2
 8003aa4:	edd3 7a00 	vldr	s15, [r3]
 8003aa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aac:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003ab0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	647b      	str	r3, [r7, #68]	; 0x44
 8003ab6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ab8:	2b09      	cmp	r3, #9
 8003aba:	dde7      	ble.n	8003a8c <arm_atan2_f32+0x1c8>
    return(res);
 8003abc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
      res = PIHALFF32 - arm_atan_limited_f32(x);
 8003ac0:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8003c20 <arm_atan2_f32+0x35c>
 8003ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ac8:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
 8003acc:	e028      	b.n	8003b20 <arm_atan2_f32+0x25c>
 8003ace:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ad0:	643b      	str	r3, [r7, #64]	; 0x40
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8003ad2:	4b51      	ldr	r3, [pc, #324]	; (8003c18 <arm_atan2_f32+0x354>)
 8003ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
    int i=1;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	63bb      	str	r3, [r7, #56]	; 0x38
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003ada:	2301      	movs	r3, #1
 8003adc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ade:	e014      	b.n	8003b0a <arm_atan2_f32+0x246>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8003ae0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003ae4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003ae8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aee:	f1c3 0309 	rsb	r3, r3, #9
 8003af2:	4a4a      	ldr	r2, [pc, #296]	; (8003c1c <arm_atan2_f32+0x358>)
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	4413      	add	r3, r2
 8003af8:	edd3 7a00 	vldr	s15, [r3]
 8003afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b00:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b06:	3301      	adds	r3, #1
 8003b08:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b0c:	2b09      	cmp	r3, #9
 8003b0e:	dde7      	ble.n	8003ae0 <arm_atan2_f32+0x21c>
    return(res);
 8003b10:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
     res += arm_atan_limited_f32(x);
 8003b14:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b1c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
   if (sign)
 8003b20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d005      	beq.n	8003b32 <arm_atan2_f32+0x26e>
     res = -res;
 8003b26:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8003b2a:	eef1 7a67 	vneg.f32	s15, s15
 8003b2e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
   return(res);
 8003b32:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
           *result=arm_atan_f32(y/x) + PI;
 8003b36:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003c24 <arm_atan2_f32+0x360>
 8003b3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	edc3 7a00 	vstr	s15, [r3]
 8003b44:	e0af      	b.n	8003ca6 <arm_atan2_f32+0x3e2>
        }
        else if (y < 0.0f)
 8003b46:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b52:	f140 809c 	bpl.w	8003c8e <arm_atan2_f32+0x3ca>
        {
           *result=arm_atan_f32(y/x) - PI;
 8003b56:	edd7 6a03 	vldr	s13, [r7, #12]
 8003b5a:	ed97 7a02 	vldr	s14, [r7, #8]
 8003b5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b62:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
   int sign=0;
 8003b66:	2300      	movs	r3, #0
 8003b68:	633b      	str	r3, [r7, #48]	; 0x30
   float32_t res=0.0f;
 8003b6a:	f04f 0300 	mov.w	r3, #0
 8003b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   if (x < 0.0f)
 8003b70:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003b74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b7c:	d507      	bpl.n	8003b8e <arm_atan2_f32+0x2ca>
      sign=1;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	633b      	str	r3, [r7, #48]	; 0x30
      x=-x;
 8003b82:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003b86:	eef1 7a67 	vneg.f32	s15, s15
 8003b8a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
   if (x > 1.0f)
 8003b8e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003b92:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b9e:	dd31      	ble.n	8003c04 <arm_atan2_f32+0x340>
      x = 1.0f / x;
 8003ba0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ba4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003ba8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bac:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8003bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb2:	62bb      	str	r3, [r7, #40]	; 0x28
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8003bb4:	4b18      	ldr	r3, [pc, #96]	; (8003c18 <arm_atan2_f32+0x354>)
 8003bb6:	627b      	str	r3, [r7, #36]	; 0x24
    int i=1;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	623b      	str	r3, [r7, #32]
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	623b      	str	r3, [r7, #32]
 8003bc0:	e014      	b.n	8003bec <arm_atan2_f32+0x328>
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8003bc2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003bc6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003bca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bce:	6a3b      	ldr	r3, [r7, #32]
 8003bd0:	f1c3 0309 	rsb	r3, r3, #9
 8003bd4:	4a11      	ldr	r2, [pc, #68]	; (8003c1c <arm_atan2_f32+0x358>)
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4413      	add	r3, r2
 8003bda:	edd3 7a00 	vldr	s15, [r3]
 8003bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003be2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	3301      	adds	r3, #1
 8003bea:	623b      	str	r3, [r7, #32]
 8003bec:	6a3b      	ldr	r3, [r7, #32]
 8003bee:	2b09      	cmp	r3, #9
 8003bf0:	dde7      	ble.n	8003bc2 <arm_atan2_f32+0x2fe>
    return(res);
 8003bf2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
      res = PIHALFF32 - arm_atan_limited_f32(x);
 8003bf6:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003c20 <arm_atan2_f32+0x35c>
 8003bfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bfe:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8003c02:	e031      	b.n	8003c68 <arm_atan2_f32+0x3a4>
 8003c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c06:	61fb      	str	r3, [r7, #28]
    float32_t res=atan2_coefs_f32[ATAN2_NB_COEFS_F32-1];
 8003c08:	4b03      	ldr	r3, [pc, #12]	; (8003c18 <arm_atan2_f32+0x354>)
 8003c0a:	61bb      	str	r3, [r7, #24]
    int i=1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	617b      	str	r3, [r7, #20]
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003c10:	2301      	movs	r3, #1
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	e01d      	b.n	8003c52 <arm_atan2_f32+0x38e>
 8003c16:	bf00      	nop
 8003c18:	bd0492a5 	.word	0xbd0492a5
 8003c1c:	0800b180 	.word	0x0800b180
 8003c20:	3fc90fdb 	.word	0x3fc90fdb
 8003c24:	40490fdb 	.word	0x40490fdb
        res = x*res + atan2_coefs_f32[ATAN2_NB_COEFS_F32-1-i];
 8003c28:	ed97 7a07 	vldr	s14, [r7, #28]
 8003c2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	f1c3 0309 	rsb	r3, r3, #9
 8003c3a:	4a2f      	ldr	r2, [pc, #188]	; (8003cf8 <arm_atan2_f32+0x434>)
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	edd3 7a00 	vldr	s15, [r3]
 8003c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c48:	edc7 7a06 	vstr	s15, [r7, #24]
    for(i=1;i<ATAN2_NB_COEFS_F32;i++)
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	2b09      	cmp	r3, #9
 8003c56:	dde7      	ble.n	8003c28 <arm_atan2_f32+0x364>
    return(res);
 8003c58:	edd7 7a06 	vldr	s15, [r7, #24]
     res += arm_atan_limited_f32(x);
 8003c5c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c64:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
   if (sign)
 8003c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <arm_atan2_f32+0x3b6>
     res = -res;
 8003c6e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003c72:	eef1 7a67 	vneg.f32	s15, s15
 8003c76:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
   return(res);
 8003c7a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
           *result=arm_atan_f32(y/x) - PI;
 8003c7e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003cfc <arm_atan2_f32+0x438>
 8003c82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	edc3 7a00 	vstr	s15, [r3]
 8003c8c:	e00b      	b.n	8003ca6 <arm_atan2_f32+0x3e2>
        }
        else
        {
            if (signbit(y))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <arm_atan2_f32+0x3dc>
            {
               *result= -PI;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a19      	ldr	r2, [pc, #100]	; (8003d00 <arm_atan2_f32+0x43c>)
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e002      	b.n	8003ca6 <arm_atan2_f32+0x3e2>
            }
            else
            {
               *result= PI;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a18      	ldr	r2, [pc, #96]	; (8003d04 <arm_atan2_f32+0x440>)
 8003ca4:	601a      	str	r2, [r3, #0]
            }
        }
        return(ARM_MATH_SUCCESS);
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	e020      	b.n	8003cec <arm_atan2_f32+0x428>
    }
    if (x == 0.0f)
 8003caa:	edd7 7a02 	vldr	s15, [r7, #8]
 8003cae:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cb6:	d117      	bne.n	8003ce8 <arm_atan2_f32+0x424>
    {
        if (y > 0.0f)
 8003cb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc4:	dd04      	ble.n	8003cd0 <arm_atan2_f32+0x40c>
        {
            *result=PIHALFF32;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a0f      	ldr	r2, [pc, #60]	; (8003d08 <arm_atan2_f32+0x444>)
 8003cca:	601a      	str	r2, [r3, #0]
            return(ARM_MATH_SUCCESS);
 8003ccc:	2300      	movs	r3, #0
 8003cce:	e00d      	b.n	8003cec <arm_atan2_f32+0x428>
        }
        if (y < 0.0f)
 8003cd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cdc:	d504      	bpl.n	8003ce8 <arm_atan2_f32+0x424>
        {
            *result=-PIHALFF32;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a0a      	ldr	r2, [pc, #40]	; (8003d0c <arm_atan2_f32+0x448>)
 8003ce2:	601a      	str	r2, [r3, #0]
            return(ARM_MATH_SUCCESS);
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	e001      	b.n	8003cec <arm_atan2_f32+0x428>
        }
    }
    

    return(ARM_MATH_NANINF);
 8003ce8:	f06f 0303 	mvn.w	r3, #3

}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3784      	adds	r7, #132	; 0x84
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	0800b180 	.word	0x0800b180
 8003cfc:	40490fdb 	.word	0x40490fdb
 8003d00:	c0490fdb 	.word	0xc0490fdb
 8003d04:	40490fdb 	.word	0x40490fdb
 8003d08:	3fc90fdb 	.word	0x3fc90fdb
 8003d0c:	bfc90fdb 	.word	0xbfc90fdb

08003d10 <arm_cos_f32>:
  @param[in]     x  input value in radians
  @return        cos(x)
 */
float32_t arm_cos_f32(
  float32_t x)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b08b      	sub	sp, #44	; 0x2c
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 8003d1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d1e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003e10 <arm_cos_f32+0x100>
 8003d22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d26:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8003d2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d2e:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8003d32:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d3a:	ee17 3a90 	vmov	r3, s15
 8003d3e:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 8003d40:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d4c:	d502      	bpl.n	8003d54 <arm_cos_f32+0x44>
  {
    n--;
 8003d4e:	6a3b      	ldr	r3, [r7, #32]
 8003d50:	3b01      	subs	r3, #1
 8003d52:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	ee07 3a90 	vmov	s15, r3
 8003d5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d5e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d66:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8003d6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d6e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003e14 <arm_cos_f32+0x104>
 8003d72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d76:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8003d7a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d82:	ee17 3a90 	vmov	r3, s15
 8003d86:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8003d88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d8e:	d309      	bcc.n	8003da4 <arm_cos_f32+0x94>
    index = 0;
 8003d90:	2300      	movs	r3, #0
 8003d92:	84fb      	strh	r3, [r7, #38]	; 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8003d94:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d98:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003e14 <arm_cos_f32+0x104>
 8003d9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003da0:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8003da4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003da6:	ee07 3a90 	vmov	s15, r3
 8003daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dae:	ed97 7a07 	vldr	s14, [r7, #28]
 8003db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003db6:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 8003dba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003dbc:	4a16      	ldr	r2, [pc, #88]	; (8003e18 <arm_cos_f32+0x108>)
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4413      	add	r3, r2
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8003dc6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003dc8:	3301      	adds	r3, #1
 8003dca:	4a13      	ldr	r2, [pc, #76]	; (8003e18 <arm_cos_f32+0x108>)
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 8003dd4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003dd8:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ddc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003de0:	edd7 7a04 	vldr	s15, [r7, #16]
 8003de4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003de8:	edd7 6a05 	vldr	s13, [r7, #20]
 8003dec:	edd7 7a03 	vldr	s15, [r7, #12]
 8003df0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003df8:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (cosVal);
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	ee07 3a90 	vmov	s15, r3
}
 8003e02:	eeb0 0a67 	vmov.f32	s0, s15
 8003e06:	372c      	adds	r7, #44	; 0x2c
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	3e22f983 	.word	0x3e22f983
 8003e14:	44000000 	.word	0x44000000
 8003e18:	0800a97c 	.word	0x0800a97c

08003e1c <arm_sin_f32>:
  @return        sin(x)
 */

float32_t arm_sin_f32(
  float32_t x)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b08b      	sub	sp, #44	; 0x2c
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 8003e26:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e2a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8003f14 <arm_sin_f32+0xf8>
 8003e2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e32:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8003e36:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e3e:	ee17 3a90 	vmov	r3, s15
 8003e42:	623b      	str	r3, [r7, #32]

  /* Make negative values towards -infinity */
  if (in < 0.0f)
 8003e44:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e50:	d502      	bpl.n	8003e58 <arm_sin_f32+0x3c>
  {
    n--;
 8003e52:	6a3b      	ldr	r3, [r7, #32]
 8003e54:	3b01      	subs	r3, #1
 8003e56:	623b      	str	r3, [r7, #32]
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8003e58:	6a3b      	ldr	r3, [r7, #32]
 8003e5a:	ee07 3a90 	vmov	s15, r3
 8003e5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e62:	ed97 7a06 	vldr	s14, [r7, #24]
 8003e66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e6a:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Calculation of index of the table */
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8003e6e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e72:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003f18 <arm_sin_f32+0xfc>
 8003e76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e7a:	edc7 7a07 	vstr	s15, [r7, #28]
  index = (uint16_t)findex;
 8003e7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e86:	ee17 3a90 	vmov	r3, s15
 8003e8a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* when "in" is exactly 1, we need to rotate the index down to 0 */
  if (index >= FAST_MATH_TABLE_SIZE) {
 8003e8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003e8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e92:	d309      	bcc.n	8003ea8 <arm_sin_f32+0x8c>
    index = 0;
 8003e94:	2300      	movs	r3, #0
 8003e96:	84fb      	strh	r3, [r7, #38]	; 0x26
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 8003e98:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e9c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003f18 <arm_sin_f32+0xfc>
 8003ea0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ea4:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8003ea8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003eaa:	ee07 3a90 	vmov	s15, r3
 8003eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb2:	ed97 7a07 	vldr	s14, [r7, #28]
 8003eb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003eba:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 8003ebe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003ec0:	4a16      	ldr	r2, [pc, #88]	; (8003f1c <arm_sin_f32+0x100>)
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8003eca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003ecc:	3301      	adds	r3, #1
 8003ece:	4a13      	ldr	r2, [pc, #76]	; (8003f1c <arm_sin_f32+0x100>)
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4413      	add	r3, r2
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f - fract) * a + fract * b;
 8003ed8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ee0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ee4:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ee8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003eec:	edd7 6a05 	vldr	s13, [r7, #20]
 8003ef0:	edd7 7a03 	vldr	s15, [r7, #12]
 8003ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003efc:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return output value */
  return (sinVal);
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	ee07 3a90 	vmov	s15, r3
}
 8003f06:	eeb0 0a67 	vmov.f32	s0, s15
 8003f0a:	372c      	adds	r7, #44	; 0x2c
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	3e22f983 	.word	0x3e22f983
 8003f18:	44000000 	.word	0x44000000
 8003f1c:	0800a97c 	.word	0x0800a97c

08003f20 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b08b      	sub	sp, #44	; 0x2c
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	881b      	ldrh	r3, [r3, #0]
 8003f42:	461a      	mov	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	885b      	ldrh	r3, [r3, #2]
 8003f48:	fb02 f303 	mul.w	r3, r2, r3
 8003f4c:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8003f52:	e013      	b.n	8003f7c <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 8003f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f56:	1d1a      	adds	r2, r3, #4
 8003f58:	627a      	str	r2, [r7, #36]	; 0x24
 8003f5a:	ed93 7a00 	vldr	s14, [r3]
 8003f5e:	6a3b      	ldr	r3, [r7, #32]
 8003f60:	1d1a      	adds	r2, r3, #4
 8003f62:	623a      	str	r2, [r7, #32]
 8003f64:	edd3 7a00 	vldr	s15, [r3]
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	1d1a      	adds	r2, r3, #4
 8003f6c:	61fa      	str	r2, [r7, #28]
 8003f6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f72:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1e8      	bne.n	8003f54 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8003f82:	2300      	movs	r3, #0
 8003f84:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 8003f86:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	372c      	adds	r7, #44	; 0x2c
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b085      	sub	sp, #20
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	60f8      	str	r0, [r7, #12]
 8003f9e:	607b      	str	r3, [r7, #4]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	817b      	strh	r3, [r7, #10]
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	897a      	ldrh	r2, [r7, #10]
 8003fac:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	893a      	ldrh	r2, [r7, #8]
 8003fb2:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	605a      	str	r2, [r3, #4]
}
 8003fba:	bf00      	nop
 8003fbc:	3714      	adds	r7, #20
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr

08003fc6 <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b0bb      	sub	sp, #236	; 0xec
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
 8003fce:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	667b      	str	r3, [r7, #100]	; 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	663b      	str	r3, [r7, #96]	; 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	881b      	ldrh	r3, [r3, #0]
 8003fe0:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	885b      	ldrh	r3, [r3, #2]
 8003fe6:	65bb      	str	r3, [r7, #88]	; 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 8003fe8:	f04f 0300 	mov.w	r3, #0
 8003fec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 8003ffc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 8004002:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004004:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 8004008:	e03b      	b.n	8004082 <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 800400a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800400c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 8004016:	e00c      	b.n	8004032 <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 8004018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800401c:	1d1a      	adds	r2, r3, #4
 800401e:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8004022:	f04f 0200 	mov.w	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
        j--;
 8004028:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800402c:	3b01      	subs	r3, #1
 800402e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 8004032:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1ee      	bne.n	8004018 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 800403a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800403e:	1d1a      	adds	r2, r3, #4
 8004040:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8004044:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004048:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 800404a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800404e:	3b01      	subs	r3, #1
 8004050:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 8004054:	e00c      	b.n	8004070 <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 8004056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800405a:	1d1a      	adds	r2, r3, #4
 800405c:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	601a      	str	r2, [r3, #0]
        j--;
 8004066:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800406a:	3b01      	subs	r3, #1
 800406c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
      while (j > 0U)
 8004070:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1ee      	bne.n	8004056 <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 8004078:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800407c:	3b01      	subs	r3, #1
 800407e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    while (rowCnt > 0U)
 8004082:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1bf      	bne.n	800400a <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 800408a:	2300      	movs	r3, #0
 800408c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004090:	e2c7      	b.n	8004622 <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 8004092:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004096:	653b      	str	r3, [r7, #80]	; 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	885b      	ldrh	r3, [r3, #2]
 80040a0:	3301      	adds	r3, #1
 80040a2:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 80040a6:	fb01 f303 	mul.w	r3, r1, r3
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      pivot = *pTmp;
 80040b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      selectedRow = column;
 80040bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 80040c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040c8:	3301      	adds	r3, #1
 80040ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80040ce:	e02c      	b.n	800412a <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	885b      	ldrh	r3, [r3, #2]
 80040d8:	4619      	mov	r1, r3
 80040da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80040de:	fb03 f101 	mul.w	r1, r3, r1
 80040e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040e6:	440b      	add	r3, r1
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
          newPivot = *pTmp;
 80040f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	657b      	str	r3, [r7, #84]	; 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 80040f8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80040fc:	eeb0 7ae7 	vabs.f32	s14, s15
 8004100:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8004104:	eef0 7ae7 	vabs.f32	s15, s15
 8004108:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800410c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004110:	dd06      	ble.n	8004120 <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 8004112:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004116:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
            pivot = newPivot;
 800411a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800411c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 8004120:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004124:	3301      	adds	r3, #1
 8004126:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800412a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800412e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004130:	429a      	cmp	r2, r3
 8004132:	d3cd      	bcc.n	80040d0 <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 8004134:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8004138:	eef5 7a40 	vcmp.f32	s15, #0.0
 800413c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004140:	f000 809b 	beq.w	800427a <arm_mat_inverse_f32+0x2b4>
 8004144:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004148:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800414c:	429a      	cmp	r2, r3
 800414e:	f000 8094 	beq.w	800427a <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	885b      	ldrh	r3, [r3, #2]
 8004166:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004168:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800416a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	64bb      	str	r3, [r7, #72]	; 0x48
 8004172:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004174:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004176:	fb03 f202 	mul.w	r2, r3, r2
 800417a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800417e:	4413      	add	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004186:	4413      	add	r3, r2
 8004188:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800418c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800418e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004192:	fb03 f202 	mul.w	r2, r3, r2
 8004196:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800419a:	4413      	add	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041a2:	4413      	add	r3, r2
 80041a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041a8:	2300      	movs	r3, #0
 80041aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80041ae:	e018      	b.n	80041e2 <arm_mat_inverse_f32+0x21c>
 80041b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80041b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80041bc:	1d1a      	adds	r2, r3, #4
 80041be:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 80041c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80041c6:	6812      	ldr	r2, [r2, #0]
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80041ce:	1d1a      	adds	r2, r3, #4
 80041d0:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80041d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80041dc:	3301      	adds	r3, #1
 80041de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80041e2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80041e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041e8:	429a      	cmp	r2, r3
 80041ea:	dbe1      	blt.n	80041b0 <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	885b      	ldrh	r3, [r3, #2]
 8004200:	647b      	str	r3, [r7, #68]	; 0x44
 8004202:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004204:	643b      	str	r3, [r7, #64]	; 0x40
 8004206:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004208:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800420a:	fb02 f303 	mul.w	r3, r2, r3
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004214:	4413      	add	r3, r2
 8004216:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800421a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800421c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004220:	fb02 f303 	mul.w	r3, r2, r3
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800422a:	4413      	add	r3, r2
 800422c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004230:	2300      	movs	r3, #0
 8004232:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004236:	e018      	b.n	800426a <arm_mat_inverse_f32+0x2a4>
 8004238:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004240:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004244:	1d1a      	adds	r2, r3, #4
 8004246:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800424a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800424e:	6812      	ldr	r2, [r2, #0]
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004256:	1d1a      	adds	r2, r3, #4
 8004258:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800425c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800425e:	601a      	str	r2, [r3, #0]
 8004260:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004264:	3301      	adds	r3, #1
 8004266:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800426a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800426e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004270:	429a      	cmp	r2, r3
 8004272:	dbe1      	blt.n	8004238 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 8004274:	2301      	movs	r3, #1
 8004276:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 800427a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800427e:	2b01      	cmp	r3, #1
 8004280:	d009      	beq.n	8004296 <arm_mat_inverse_f32+0x2d0>
 8004282:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8004286:	eef5 7a40 	vcmp.f32	s15, #0.0
 800428a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428e:	d102      	bne.n	8004296 <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 8004290:	f06f 0304 	mvn.w	r3, #4
 8004294:	e208      	b.n	80046a8 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 8004296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800429a:	ed97 7a38 	vldr	s14, [r7, #224]	; 0xe0
 800429e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042a2:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	885b      	ldrh	r3, [r3, #2]
 80042b2:	637b      	str	r3, [r7, #52]	; 0x34
 80042b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	633b      	str	r3, [r7, #48]	; 0x30
 80042be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042c0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80042c2:	fb03 f202 	mul.w	r2, r3, r2
 80042c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042ca:	4413      	add	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80042d2:	4413      	add	r3, r2
 80042d4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80042d8:	2300      	movs	r3, #0
 80042da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80042de:	e011      	b.n	8004304 <arm_mat_inverse_f32+0x33e>
 80042e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80042e4:	1d1a      	adds	r2, r3, #4
 80042e6:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 80042ea:	ed93 7a00 	vldr	s14, [r3]
 80042ee:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80042f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f6:	edc3 7a00 	vstr	s15, [r3]
 80042fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80042fe:	3301      	adds	r3, #1
 8004300:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004304:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8004308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800430a:	429a      	cmp	r2, r3
 800430c:	dbe8      	blt.n	80042e0 <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	885b      	ldrh	r3, [r3, #2]
 800431a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800431c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800431e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004322:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004324:	fb02 f303 	mul.w	r3, r2, r3
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800432e:	4413      	add	r3, r2
 8004330:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004334:	2300      	movs	r3, #0
 8004336:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800433a:	e011      	b.n	8004360 <arm_mat_inverse_f32+0x39a>
 800433c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004340:	1d1a      	adds	r2, r3, #4
 8004342:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8004346:	ed93 7a00 	vldr	s14, [r3]
 800434a:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 800434e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004352:	edc3 7a00 	vstr	s15, [r3]
 8004356:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800435a:	3301      	adds	r3, #1
 800435c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004360:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8004364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004366:	429a      	cmp	r2, r3
 8004368:	dbe8      	blt.n	800433c <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 800436a:	2300      	movs	r3, #0
 800436c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      for (;rowNb < pivotRow; rowNb++)
 8004370:	e0ae      	b.n	80044d0 <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	885b      	ldrh	r3, [r3, #2]
 800437a:	4619      	mov	r1, r3
 800437c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004380:	fb03 f101 	mul.w	r1, r3, r1
 8004384:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004388:	440b      	add	r3, r1
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
           pivot = *pTmp;
 8004392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	885b      	ldrh	r3, [r3, #2]
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	613b      	str	r3, [r7, #16]
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80043c2:	fb03 f202 	mul.w	r2, r3, r2
 80043c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043ca:	4413      	add	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80043d2:	4413      	add	r3, r2
 80043d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043dc:	fb03 f202 	mul.w	r2, r3, r2
 80043e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043e4:	4413      	add	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80043ec:	4413      	add	r3, r2
 80043ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80043f2:	2300      	movs	r3, #0
 80043f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80043f8:	e01a      	b.n	8004430 <arm_mat_inverse_f32+0x46a>
 80043fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043fe:	1d1a      	adds	r2, r3, #4
 8004400:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004404:	ed93 7a00 	vldr	s14, [r3]
 8004408:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 800440c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004410:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004414:	1d1a      	adds	r2, r3, #4
 8004416:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800441a:	ed93 7a00 	vldr	s14, [r3]
 800441e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004422:	edc3 7a00 	vstr	s15, [r3]
 8004426:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800442a:	3301      	adds	r3, #1
 800442c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004430:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	429a      	cmp	r2, r3
 8004438:	dbdf      	blt.n	80043fa <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	885b      	ldrh	r3, [r3, #2]
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800445a:	fb02 f303 	mul.w	r3, r2, r3
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004464:	4413      	add	r3, r2
 8004466:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800446e:	fb02 f303 	mul.w	r3, r2, r3
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004478:	4413      	add	r3, r2
 800447a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800447e:	2300      	movs	r3, #0
 8004480:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004484:	e01a      	b.n	80044bc <arm_mat_inverse_f32+0x4f6>
 8004486:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800448a:	1d1a      	adds	r2, r3, #4
 800448c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004490:	ed93 7a00 	vldr	s14, [r3]
 8004494:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8004498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80044a0:	1d1a      	adds	r2, r3, #4
 80044a2:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80044a6:	ed93 7a00 	vldr	s14, [r3]
 80044aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044ae:	edc3 7a00 	vstr	s15, [r3]
 80044b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044b6:	3301      	adds	r3, #1
 80044b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80044bc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	dbdf      	blt.n	8004486 <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 80044c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80044ca:	3301      	adds	r3, #1
 80044cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80044d0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80044d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044d6:	429a      	cmp	r2, r3
 80044d8:	f4ff af4b 	bcc.w	8004372 <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 80044dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044de:	3301      	adds	r3, #1
 80044e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80044e4:	e092      	b.n	800460c <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	885b      	ldrh	r3, [r3, #2]
 80044ee:	4619      	mov	r1, r3
 80044f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80044f4:	fb03 f101 	mul.w	r1, r3, r1
 80044f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044fc:	440b      	add	r3, r1
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
           pivot = *pTmp;
 8004506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	67bb      	str	r3, [r7, #120]	; 0x78
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	677b      	str	r3, [r7, #116]	; 0x74
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	885b      	ldrh	r3, [r3, #2]
 8004520:	627b      	str	r3, [r7, #36]	; 0x24
 8004522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004524:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	623b      	str	r3, [r7, #32]
 800452c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8004532:	fb03 f202 	mul.w	r2, r3, r2
 8004536:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800453a:	4413      	add	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004540:	4413      	add	r3, r2
 8004542:	67bb      	str	r3, [r7, #120]	; 0x78
 8004544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004546:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004548:	fb03 f202 	mul.w	r2, r3, r2
 800454c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004556:	4413      	add	r3, r2
 8004558:	677b      	str	r3, [r7, #116]	; 0x74
 800455a:	2300      	movs	r3, #0
 800455c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800455e:	e014      	b.n	800458a <arm_mat_inverse_f32+0x5c4>
 8004560:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004562:	1d1a      	adds	r2, r3, #4
 8004564:	677a      	str	r2, [r7, #116]	; 0x74
 8004566:	ed93 7a00 	vldr	s14, [r3]
 800456a:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 800456e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004572:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004574:	1d1a      	adds	r2, r3, #4
 8004576:	67ba      	str	r2, [r7, #120]	; 0x78
 8004578:	ed93 7a00 	vldr	s14, [r3]
 800457c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004580:	edc3 7a00 	vstr	s15, [r3]
 8004584:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004586:	3301      	adds	r3, #1
 8004588:	67fb      	str	r3, [r7, #124]	; 0x7c
 800458a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	429a      	cmp	r2, r3
 8004590:	dbe6      	blt.n	8004560 <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	66bb      	str	r3, [r7, #104]	; 0x68
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	885b      	ldrh	r3, [r3, #2]
 80045a2:	61fb      	str	r3, [r7, #28]
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	61bb      	str	r3, [r7, #24]
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80045ae:	fb02 f303 	mul.w	r3, r2, r3
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045b6:	4413      	add	r3, r2
 80045b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80045be:	fb02 f303 	mul.w	r3, r2, r3
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80045c6:	4413      	add	r3, r2
 80045c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80045ca:	2300      	movs	r3, #0
 80045cc:	673b      	str	r3, [r7, #112]	; 0x70
 80045ce:	e014      	b.n	80045fa <arm_mat_inverse_f32+0x634>
 80045d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80045d2:	1d1a      	adds	r2, r3, #4
 80045d4:	66ba      	str	r2, [r7, #104]	; 0x68
 80045d6:	ed93 7a00 	vldr	s14, [r3]
 80045da:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80045de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045e4:	1d1a      	adds	r2, r3, #4
 80045e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045e8:	ed93 7a00 	vldr	s14, [r3]
 80045ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045f0:	edc3 7a00 	vstr	s15, [r3]
 80045f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80045f6:	3301      	adds	r3, #1
 80045f8:	673b      	str	r3, [r7, #112]	; 0x70
 80045fa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	429a      	cmp	r2, r3
 8004600:	dbe6      	blt.n	80045d0 <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8004602:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004606:	3301      	adds	r3, #1
 8004608:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800460c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8004610:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004612:	429a      	cmp	r2, r3
 8004614:	f4ff af67 	bcc.w	80044e6 <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 8004618:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800461c:	3301      	adds	r3, #1
 800461e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004622:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004626:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004628:	429a      	cmp	r2, r3
 800462a:	f4ff ad32 	bcc.w	8004092 <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800462e:	2300      	movs	r3, #0
 8004630:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 8004634:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004638:	2b01      	cmp	r3, #1
 800463a:	d033      	beq.n	80046a4 <arm_mat_inverse_f32+0x6de>
 800463c:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8004640:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004648:	d12c      	bne.n	80046a4 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	667b      	str	r3, [r7, #100]	; 0x64
      for (i = 0; i < numRows * numCols; i++)
 8004650:	2300      	movs	r3, #0
 8004652:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004656:	e010      	b.n	800467a <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 8004658:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004660:	4413      	add	r3, r2
 8004662:	edd3 7a00 	vldr	s15, [r3]
 8004666:	eef5 7a40 	vcmp.f32	s15, #0.0
 800466a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800466e:	d10d      	bne.n	800468c <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 8004670:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004674:	3301      	adds	r3, #1
 8004676:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800467a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800467c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800467e:	fb02 f303 	mul.w	r3, r2, r3
 8004682:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8004686:	429a      	cmp	r2, r3
 8004688:	d3e6      	bcc.n	8004658 <arm_mat_inverse_f32+0x692>
 800468a:	e000      	b.n	800468e <arm_mat_inverse_f32+0x6c8>
            break;
 800468c:	bf00      	nop
      }

      if (i == numRows * numCols)
 800468e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004690:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004692:	fb02 f303 	mul.w	r3, r2, r3
 8004696:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800469a:	429a      	cmp	r2, r3
 800469c:	d102      	bne.n	80046a4 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800469e:	23fb      	movs	r3, #251	; 0xfb
 80046a0:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
    }
  }

  /* Return to application */
  return (status);
 80046a4:	f997 30c3 	ldrsb.w	r3, [r7, #195]	; 0xc3
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	37ec      	adds	r7, #236	; 0xec
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b093      	sub	sp, #76	; 0x4c
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	647b      	str	r3, [r7, #68]	; 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	643b      	str	r3, [r7, #64]	; 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	881b      	ldrh	r3, [r3, #0]
 80046e2:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	885b      	ldrh	r3, [r3, #2]
 80046e8:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	885b      	ldrh	r3, [r3, #2]
 80046ee:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 80046f0:	2300      	movs	r3, #0
 80046f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046f4:	8b7b      	ldrh	r3, [r7, #26]
 80046f6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 80046f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	69fa      	ldr	r2, [r7, #28]
 80046fe:	4413      	add	r3, r2
 8004700:	63bb      	str	r3, [r7, #56]	; 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 8004702:	8b3b      	ldrh	r3, [r7, #24]
 8004704:	633b      	str	r3, [r7, #48]	; 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	643b      	str	r3, [r7, #64]	; 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800470c:	f04f 0300 	mov.w	r3, #0
 8004710:	637b      	str	r3, [r7, #52]	; 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 8004712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004714:	647b      	str	r3, [r7, #68]	; 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 8004716:	8afb      	ldrh	r3, [r7, #22]
 8004718:	627b      	str	r3, [r7, #36]	; 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800471a:	e017      	b.n	800474c <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800471c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800471e:	1d1a      	adds	r2, r3, #4
 8004720:	647a      	str	r2, [r7, #68]	; 0x44
 8004722:	ed93 7a00 	vldr	s14, [r3]
 8004726:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004728:	edd3 7a00 	vldr	s15, [r3]
 800472c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004730:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004734:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004738:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
          pIn2 += numColsB;
 800473c:	8b3b      	ldrh	r3, [r7, #24]
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004742:	4413      	add	r3, r2
 8004744:	643b      	str	r3, [r7, #64]	; 0x40

          /* Decrement loop counter */
          colCnt--;
 8004746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004748:	3b01      	subs	r3, #1
 800474a:	627b      	str	r3, [r7, #36]	; 0x24
        while (colCnt > 0U)
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1e4      	bne.n	800471c <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 8004752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004754:	1d1a      	adds	r2, r3, #4
 8004756:	63ba      	str	r2, [r7, #56]	; 0x38
 8004758:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800475a:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800475c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475e:	3b01      	subs	r3, #1
 8004760:	633b      	str	r3, [r7, #48]	; 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 8004762:	8b3a      	ldrh	r2, [r7, #24]
 8004764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	6a3a      	ldr	r2, [r7, #32]
 800476c:	4413      	add	r3, r2
 800476e:	643b      	str	r3, [r7, #64]	; 0x40

      } while (col > 0U);
 8004770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1ca      	bne.n	800470c <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 8004776:	8b3b      	ldrh	r3, [r7, #24]
 8004778:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800477a:	4413      	add	r3, r2
 800477c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pInA = pInA + numColsA;
 800477e:	8afb      	ldrh	r3, [r7, #22]
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004784:	4413      	add	r3, r2
 8004786:	63fb      	str	r3, [r7, #60]	; 0x3c

      /* Decrement row loop counter */
      row--;
 8004788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478a:	3b01      	subs	r3, #1
 800478c:	62bb      	str	r3, [r7, #40]	; 0x28

    } while (row > 0U);
 800478e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1b1      	bne.n	80046f8 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8004794:	2300      	movs	r3, #0
 8004796:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 8004798:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800479c:	4618      	mov	r0, r3
 800479e:	374c      	adds	r7, #76	; 0x4c
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b08b      	sub	sp, #44	; 0x2c
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80047b4:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	881b      	ldrh	r3, [r3, #0]
 80047c6:	461a      	mov	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	885b      	ldrh	r3, [r3, #2]
 80047cc:	fb02 f303 	mul.w	r3, r2, r3
 80047d0:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 80047d6:	e010      	b.n	80047fa <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	1d1a      	adds	r2, r3, #4
 80047dc:	627a      	str	r2, [r7, #36]	; 0x24
 80047de:	ed93 7a00 	vldr	s14, [r3]
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	1d1a      	adds	r2, r3, #4
 80047e6:	623a      	str	r2, [r7, #32]
 80047e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80047ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047f0:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	3b01      	subs	r3, #1
 80047f8:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1eb      	bne.n	80047d8 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8004800:	2300      	movs	r3, #0
 8004802:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 8004804:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004808:	4618      	mov	r0, r3
 800480a:	372c      	adds	r7, #44	; 0x2c
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8004814:	b480      	push	{r7}
 8004816:	b08b      	sub	sp, #44	; 0x2c
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	461a      	mov	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	885b      	ldrh	r3, [r3, #2]
 800483c:	fb02 f303 	mul.w	r3, r2, r3
 8004840:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8004846:	e013      	b.n	8004870 <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	1d1a      	adds	r2, r3, #4
 800484c:	627a      	str	r2, [r7, #36]	; 0x24
 800484e:	ed93 7a00 	vldr	s14, [r3]
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	1d1a      	adds	r2, r3, #4
 8004856:	623a      	str	r2, [r7, #32]
 8004858:	edd3 7a00 	vldr	s15, [r3]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	1d1a      	adds	r2, r3, #4
 8004860:	61fa      	str	r2, [r7, #28]
 8004862:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004866:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	3b01      	subs	r3, #1
 800486e:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1e8      	bne.n	8004848 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8004876:	2300      	movs	r3, #0
 8004878:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800487a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800487e:	4618      	mov	r0, r3
 8004880:	372c      	adds	r7, #44	; 0x2c
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800488a:	b480      	push	{r7}
 800488c:	b08b      	sub	sp, #44	; 0x2c
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
 8004892:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	627b      	str	r3, [r7, #36]	; 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	881b      	ldrh	r3, [r3, #0]
 80048a4:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	885b      	ldrh	r3, [r3, #2]
 80048aa:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 80048ac:	89fb      	ldrh	r3, [r7, #14]
 80048ae:	61bb      	str	r3, [r7, #24]
 80048b0:	2300      	movs	r3, #0
 80048b2:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4413      	add	r3, r2
 80048bc:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 80048be:	89bb      	ldrh	r3, [r7, #12]
 80048c0:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 80048c2:	e00d      	b.n	80048e0 <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 80048c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c6:	1d1a      	adds	r2, r3, #4
 80048c8:	627a      	str	r2, [r7, #36]	; 0x24
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	6a3b      	ldr	r3, [r7, #32]
 80048ce:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 80048d0:	89fb      	ldrh	r3, [r7, #14]
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	6a3a      	ldr	r2, [r7, #32]
 80048d6:	4413      	add	r3, r2
 80048d8:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	3b01      	subs	r3, #1
 80048de:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1ee      	bne.n	80048c4 <arm_mat_trans_f32+0x3a>
      }

      i++;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	3301      	adds	r3, #1
 80048ea:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1dd      	bne.n	80048b4 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80048f8:	2300      	movs	r3, #0
 80048fa:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 80048fc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8004900:	4618      	mov	r0, r3
 8004902:	372c      	adds	r7, #44	; 0x2c
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004910:	4b0e      	ldr	r3, [pc, #56]	; (800494c <HAL_Init+0x40>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a0d      	ldr	r2, [pc, #52]	; (800494c <HAL_Init+0x40>)
 8004916:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800491a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800491c:	4b0b      	ldr	r3, [pc, #44]	; (800494c <HAL_Init+0x40>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a0a      	ldr	r2, [pc, #40]	; (800494c <HAL_Init+0x40>)
 8004922:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004926:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004928:	4b08      	ldr	r3, [pc, #32]	; (800494c <HAL_Init+0x40>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a07      	ldr	r2, [pc, #28]	; (800494c <HAL_Init+0x40>)
 800492e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004932:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004934:	2003      	movs	r0, #3
 8004936:	f000 f92b 	bl	8004b90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800493a:	2000      	movs	r0, #0
 800493c:	f000 f808 	bl	8004950 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004940:	f7fe fb7c 	bl	800303c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40023c00 	.word	0x40023c00

08004950 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004958:	4b12      	ldr	r3, [pc, #72]	; (80049a4 <HAL_InitTick+0x54>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	4b12      	ldr	r3, [pc, #72]	; (80049a8 <HAL_InitTick+0x58>)
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	4619      	mov	r1, r3
 8004962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004966:	fbb3 f3f1 	udiv	r3, r3, r1
 800496a:	fbb2 f3f3 	udiv	r3, r2, r3
 800496e:	4618      	mov	r0, r3
 8004970:	f000 f943 	bl	8004bfa <HAL_SYSTICK_Config>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e00e      	b.n	800499c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b0f      	cmp	r3, #15
 8004982:	d80a      	bhi.n	800499a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004984:	2200      	movs	r2, #0
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	f04f 30ff 	mov.w	r0, #4294967295
 800498c:	f000 f90b 	bl	8004ba6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004990:	4a06      	ldr	r2, [pc, #24]	; (80049ac <HAL_InitTick+0x5c>)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
 8004998:	e000      	b.n	800499c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
}
 800499c:	4618      	mov	r0, r3
 800499e:	3708      	adds	r7, #8
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	20000210 	.word	0x20000210
 80049a8:	20000218 	.word	0x20000218
 80049ac:	20000214 	.word	0x20000214

080049b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049b0:	b480      	push	{r7}
 80049b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049b4:	4b06      	ldr	r3, [pc, #24]	; (80049d0 <HAL_IncTick+0x20>)
 80049b6:	781b      	ldrb	r3, [r3, #0]
 80049b8:	461a      	mov	r2, r3
 80049ba:	4b06      	ldr	r3, [pc, #24]	; (80049d4 <HAL_IncTick+0x24>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4413      	add	r3, r2
 80049c0:	4a04      	ldr	r2, [pc, #16]	; (80049d4 <HAL_IncTick+0x24>)
 80049c2:	6013      	str	r3, [r2, #0]
}
 80049c4:	bf00      	nop
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	20000218 	.word	0x20000218
 80049d4:	20001148 	.word	0x20001148

080049d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return uwTick;
 80049dc:	4b03      	ldr	r3, [pc, #12]	; (80049ec <HAL_GetTick+0x14>)
 80049de:	681b      	ldr	r3, [r3, #0]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	20001148 	.word	0x20001148

080049f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a00:	4b0c      	ldr	r3, [pc, #48]	; (8004a34 <__NVIC_SetPriorityGrouping+0x44>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a22:	4a04      	ldr	r2, [pc, #16]	; (8004a34 <__NVIC_SetPriorityGrouping+0x44>)
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	60d3      	str	r3, [r2, #12]
}
 8004a28:	bf00      	nop
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	e000ed00 	.word	0xe000ed00

08004a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a3c:	4b04      	ldr	r3, [pc, #16]	; (8004a50 <__NVIC_GetPriorityGrouping+0x18>)
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	0a1b      	lsrs	r3, r3, #8
 8004a42:	f003 0307 	and.w	r3, r3, #7
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	e000ed00 	.word	0xe000ed00

08004a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	db0b      	blt.n	8004a7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a66:	79fb      	ldrb	r3, [r7, #7]
 8004a68:	f003 021f 	and.w	r2, r3, #31
 8004a6c:	4907      	ldr	r1, [pc, #28]	; (8004a8c <__NVIC_EnableIRQ+0x38>)
 8004a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a72:	095b      	lsrs	r3, r3, #5
 8004a74:	2001      	movs	r0, #1
 8004a76:	fa00 f202 	lsl.w	r2, r0, r2
 8004a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	e000e100 	.word	0xe000e100

08004a90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	4603      	mov	r3, r0
 8004a98:	6039      	str	r1, [r7, #0]
 8004a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	db0a      	blt.n	8004aba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	490c      	ldr	r1, [pc, #48]	; (8004adc <__NVIC_SetPriority+0x4c>)
 8004aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aae:	0112      	lsls	r2, r2, #4
 8004ab0:	b2d2      	uxtb	r2, r2
 8004ab2:	440b      	add	r3, r1
 8004ab4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ab8:	e00a      	b.n	8004ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	b2da      	uxtb	r2, r3
 8004abe:	4908      	ldr	r1, [pc, #32]	; (8004ae0 <__NVIC_SetPriority+0x50>)
 8004ac0:	79fb      	ldrb	r3, [r7, #7]
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	3b04      	subs	r3, #4
 8004ac8:	0112      	lsls	r2, r2, #4
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	440b      	add	r3, r1
 8004ace:	761a      	strb	r2, [r3, #24]
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr
 8004adc:	e000e100 	.word	0xe000e100
 8004ae0:	e000ed00 	.word	0xe000ed00

08004ae4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b089      	sub	sp, #36	; 0x24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	f1c3 0307 	rsb	r3, r3, #7
 8004afe:	2b04      	cmp	r3, #4
 8004b00:	bf28      	it	cs
 8004b02:	2304      	movcs	r3, #4
 8004b04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	3304      	adds	r3, #4
 8004b0a:	2b06      	cmp	r3, #6
 8004b0c:	d902      	bls.n	8004b14 <NVIC_EncodePriority+0x30>
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	3b03      	subs	r3, #3
 8004b12:	e000      	b.n	8004b16 <NVIC_EncodePriority+0x32>
 8004b14:	2300      	movs	r3, #0
 8004b16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b18:	f04f 32ff 	mov.w	r2, #4294967295
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b22:	43da      	mvns	r2, r3
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	401a      	ands	r2, r3
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	fa01 f303 	lsl.w	r3, r1, r3
 8004b36:	43d9      	mvns	r1, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b3c:	4313      	orrs	r3, r2
         );
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3724      	adds	r7, #36	; 0x24
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
	...

08004b4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b5c:	d301      	bcc.n	8004b62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e00f      	b.n	8004b82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b62:	4a0a      	ldr	r2, [pc, #40]	; (8004b8c <SysTick_Config+0x40>)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3b01      	subs	r3, #1
 8004b68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b6a:	210f      	movs	r1, #15
 8004b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b70:	f7ff ff8e 	bl	8004a90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b74:	4b05      	ldr	r3, [pc, #20]	; (8004b8c <SysTick_Config+0x40>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b7a:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <SysTick_Config+0x40>)
 8004b7c:	2207      	movs	r2, #7
 8004b7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	e000e010 	.word	0xe000e010

08004b90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f7ff ff29 	bl	80049f0 <__NVIC_SetPriorityGrouping>
}
 8004b9e:	bf00      	nop
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b086      	sub	sp, #24
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	4603      	mov	r3, r0
 8004bae:	60b9      	str	r1, [r7, #8]
 8004bb0:	607a      	str	r2, [r7, #4]
 8004bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bb8:	f7ff ff3e 	bl	8004a38 <__NVIC_GetPriorityGrouping>
 8004bbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	68b9      	ldr	r1, [r7, #8]
 8004bc2:	6978      	ldr	r0, [r7, #20]
 8004bc4:	f7ff ff8e 	bl	8004ae4 <NVIC_EncodePriority>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bce:	4611      	mov	r1, r2
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f7ff ff5d 	bl	8004a90 <__NVIC_SetPriority>
}
 8004bd6:	bf00      	nop
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b082      	sub	sp, #8
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	4603      	mov	r3, r0
 8004be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff ff31 	bl	8004a54 <__NVIC_EnableIRQ>
}
 8004bf2:	bf00      	nop
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f7ff ffa2 	bl	8004b4c <SysTick_Config>
 8004c08:	4603      	mov	r3, r0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
	...

08004c14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c20:	f7ff feda 	bl	80049d8 <HAL_GetTick>
 8004c24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e099      	b.n	8004d64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2202      	movs	r2, #2
 8004c34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f022 0201 	bic.w	r2, r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c50:	e00f      	b.n	8004c72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c52:	f7ff fec1 	bl	80049d8 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	2b05      	cmp	r3, #5
 8004c5e:	d908      	bls.n	8004c72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2220      	movs	r2, #32
 8004c64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2203      	movs	r2, #3
 8004c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e078      	b.n	8004d64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1e8      	bne.n	8004c52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	4b38      	ldr	r3, [pc, #224]	; (8004d6c <HAL_DMA_Init+0x158>)
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004caa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc8:	2b04      	cmp	r3, #4
 8004cca:	d107      	bne.n	8004cdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f023 0307 	bic.w	r3, r3, #7
 8004cf2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	d117      	bne.n	8004d36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00e      	beq.n	8004d36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 fb0d 	bl	8005338 <DMA_CheckFifoParam>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d008      	beq.n	8004d36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2240      	movs	r2, #64	; 0x40
 8004d28:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d32:	2301      	movs	r3, #1
 8004d34:	e016      	b.n	8004d64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 fac4 	bl	80052cc <DMA_CalcBaseAndBitshift>
 8004d44:	4603      	mov	r3, r0
 8004d46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d4c:	223f      	movs	r2, #63	; 0x3f
 8004d4e:	409a      	lsls	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	f010803f 	.word	0xf010803f

08004d70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
 8004d7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d86:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d8e:	2b01      	cmp	r3, #1
 8004d90:	d101      	bne.n	8004d96 <HAL_DMA_Start_IT+0x26>
 8004d92:	2302      	movs	r3, #2
 8004d94:	e040      	b.n	8004e18 <HAL_DMA_Start_IT+0xa8>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d12f      	bne.n	8004e0a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2202      	movs	r2, #2
 8004dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	68b9      	ldr	r1, [r7, #8]
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f000 fa56 	bl	8005270 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc8:	223f      	movs	r2, #63	; 0x3f
 8004dca:	409a      	lsls	r2, r3
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0216 	orr.w	r2, r2, #22
 8004dde:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d007      	beq.n	8004df8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0208 	orr.w	r2, r2, #8
 8004df6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0201 	orr.w	r2, r2, #1
 8004e06:	601a      	str	r2, [r3, #0]
 8004e08:	e005      	b.n	8004e16 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e12:	2302      	movs	r3, #2
 8004e14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3718      	adds	r7, #24
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e2e:	f7ff fdd3 	bl	80049d8 <HAL_GetTick>
 8004e32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d008      	beq.n	8004e52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2280      	movs	r2, #128	; 0x80
 8004e44:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e052      	b.n	8004ef8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 0216 	bic.w	r2, r2, #22
 8004e60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	695a      	ldr	r2, [r3, #20]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d103      	bne.n	8004e82 <HAL_DMA_Abort+0x62>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d007      	beq.n	8004e92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0208 	bic.w	r2, r2, #8
 8004e90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 0201 	bic.w	r2, r2, #1
 8004ea0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ea2:	e013      	b.n	8004ecc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ea4:	f7ff fd98 	bl	80049d8 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b05      	cmp	r3, #5
 8004eb0:	d90c      	bls.n	8004ecc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2203      	movs	r2, #3
 8004ebc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e015      	b.n	8004ef8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1e4      	bne.n	8004ea4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ede:	223f      	movs	r2, #63	; 0x3f
 8004ee0:	409a      	lsls	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d004      	beq.n	8004f1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2280      	movs	r2, #128	; 0x80
 8004f18:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e00c      	b.n	8004f38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2205      	movs	r2, #5
 8004f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0201 	bic.w	r2, r2, #1
 8004f34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004f50:	4b8e      	ldr	r3, [pc, #568]	; (800518c <HAL_DMA_IRQHandler+0x248>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a8e      	ldr	r2, [pc, #568]	; (8005190 <HAL_DMA_IRQHandler+0x24c>)
 8004f56:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5a:	0a9b      	lsrs	r3, r3, #10
 8004f5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f6e:	2208      	movs	r2, #8
 8004f70:	409a      	lsls	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4013      	ands	r3, r2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d01a      	beq.n	8004fb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0304 	and.w	r3, r3, #4
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d013      	beq.n	8004fb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0204 	bic.w	r2, r2, #4
 8004f96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f9c:	2208      	movs	r2, #8
 8004f9e:	409a      	lsls	r2, r3
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fa8:	f043 0201 	orr.w	r2, r3, #1
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	409a      	lsls	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d012      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00b      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	409a      	lsls	r2, r3
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fde:	f043 0202 	orr.w	r2, r3, #2
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fea:	2204      	movs	r2, #4
 8004fec:	409a      	lsls	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d012      	beq.n	800501c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0302 	and.w	r3, r3, #2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00b      	beq.n	800501c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005008:	2204      	movs	r2, #4
 800500a:	409a      	lsls	r2, r3
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005014:	f043 0204 	orr.w	r2, r3, #4
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005020:	2210      	movs	r2, #16
 8005022:	409a      	lsls	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d043      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d03c      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800503e:	2210      	movs	r2, #16
 8005040:	409a      	lsls	r2, r3
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d018      	beq.n	8005086 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d108      	bne.n	8005074 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005066:	2b00      	cmp	r3, #0
 8005068:	d024      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	4798      	blx	r3
 8005072:	e01f      	b.n	80050b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01b      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	4798      	blx	r3
 8005084:	e016      	b.n	80050b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005090:	2b00      	cmp	r3, #0
 8005092:	d107      	bne.n	80050a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0208 	bic.w	r2, r2, #8
 80050a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050b8:	2220      	movs	r2, #32
 80050ba:	409a      	lsls	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4013      	ands	r3, r2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 808f 	beq.w	80051e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0310 	and.w	r3, r3, #16
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 8087 	beq.w	80051e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050da:	2220      	movs	r2, #32
 80050dc:	409a      	lsls	r2, r3
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b05      	cmp	r3, #5
 80050ec:	d136      	bne.n	800515c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0216 	bic.w	r2, r2, #22
 80050fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	695a      	ldr	r2, [r3, #20]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800510c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005112:	2b00      	cmp	r3, #0
 8005114:	d103      	bne.n	800511e <HAL_DMA_IRQHandler+0x1da>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800511a:	2b00      	cmp	r3, #0
 800511c:	d007      	beq.n	800512e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0208 	bic.w	r2, r2, #8
 800512c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005132:	223f      	movs	r2, #63	; 0x3f
 8005134:	409a      	lsls	r2, r3
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800514e:	2b00      	cmp	r3, #0
 8005150:	d07e      	beq.n	8005250 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	4798      	blx	r3
        }
        return;
 800515a:	e079      	b.n	8005250 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d01d      	beq.n	80051a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10d      	bne.n	8005194 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517c:	2b00      	cmp	r3, #0
 800517e:	d031      	beq.n	80051e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	4798      	blx	r3
 8005188:	e02c      	b.n	80051e4 <HAL_DMA_IRQHandler+0x2a0>
 800518a:	bf00      	nop
 800518c:	20000210 	.word	0x20000210
 8005190:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005198:	2b00      	cmp	r3, #0
 800519a:	d023      	beq.n	80051e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	4798      	blx	r3
 80051a4:	e01e      	b.n	80051e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10f      	bne.n	80051d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f022 0210 	bic.w	r2, r2, #16
 80051c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d003      	beq.n	80051e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d032      	beq.n	8005252 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d022      	beq.n	800523e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2205      	movs	r2, #5
 80051fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0201 	bic.w	r2, r2, #1
 800520e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	3301      	adds	r3, #1
 8005214:	60bb      	str	r3, [r7, #8]
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	429a      	cmp	r2, r3
 800521a:	d307      	bcc.n	800522c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1f2      	bne.n	8005210 <HAL_DMA_IRQHandler+0x2cc>
 800522a:	e000      	b.n	800522e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800522c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005242:	2b00      	cmp	r3, #0
 8005244:	d005      	beq.n	8005252 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	4798      	blx	r3
 800524e:	e000      	b.n	8005252 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005250:	bf00      	nop
    }
  }
}
 8005252:	3718      	adds	r7, #24
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005264:	4618      	mov	r0, r3
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
 800527c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800528c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	2b40      	cmp	r3, #64	; 0x40
 800529c:	d108      	bne.n	80052b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80052ae:	e007      	b.n	80052c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	60da      	str	r2, [r3, #12]
}
 80052c0:	bf00      	nop
 80052c2:	3714      	adds	r7, #20
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	3b10      	subs	r3, #16
 80052dc:	4a14      	ldr	r2, [pc, #80]	; (8005330 <DMA_CalcBaseAndBitshift+0x64>)
 80052de:	fba2 2303 	umull	r2, r3, r2, r3
 80052e2:	091b      	lsrs	r3, r3, #4
 80052e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80052e6:	4a13      	ldr	r2, [pc, #76]	; (8005334 <DMA_CalcBaseAndBitshift+0x68>)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	4413      	add	r3, r2
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2b03      	cmp	r3, #3
 80052f8:	d909      	bls.n	800530e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005302:	f023 0303 	bic.w	r3, r3, #3
 8005306:	1d1a      	adds	r2, r3, #4
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	659a      	str	r2, [r3, #88]	; 0x58
 800530c:	e007      	b.n	800531e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005316:	f023 0303 	bic.w	r3, r3, #3
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005322:	4618      	mov	r0, r3
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	aaaaaaab 	.word	0xaaaaaaab
 8005334:	0800b1a8 	.word	0x0800b1a8

08005338 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005348:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d11f      	bne.n	8005392 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2b03      	cmp	r3, #3
 8005356:	d856      	bhi.n	8005406 <DMA_CheckFifoParam+0xce>
 8005358:	a201      	add	r2, pc, #4	; (adr r2, 8005360 <DMA_CheckFifoParam+0x28>)
 800535a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800535e:	bf00      	nop
 8005360:	08005371 	.word	0x08005371
 8005364:	08005383 	.word	0x08005383
 8005368:	08005371 	.word	0x08005371
 800536c:	08005407 	.word	0x08005407
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005374:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d046      	beq.n	800540a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005380:	e043      	b.n	800540a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005386:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800538a:	d140      	bne.n	800540e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005390:	e03d      	b.n	800540e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800539a:	d121      	bne.n	80053e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2b03      	cmp	r3, #3
 80053a0:	d837      	bhi.n	8005412 <DMA_CheckFifoParam+0xda>
 80053a2:	a201      	add	r2, pc, #4	; (adr r2, 80053a8 <DMA_CheckFifoParam+0x70>)
 80053a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a8:	080053b9 	.word	0x080053b9
 80053ac:	080053bf 	.word	0x080053bf
 80053b0:	080053b9 	.word	0x080053b9
 80053b4:	080053d1 	.word	0x080053d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	73fb      	strb	r3, [r7, #15]
      break;
 80053bc:	e030      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d025      	beq.n	8005416 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053ce:	e022      	b.n	8005416 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053d8:	d11f      	bne.n	800541a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80053de:	e01c      	b.n	800541a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d903      	bls.n	80053ee <DMA_CheckFifoParam+0xb6>
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2b03      	cmp	r3, #3
 80053ea:	d003      	beq.n	80053f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053ec:	e018      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	73fb      	strb	r3, [r7, #15]
      break;
 80053f2:	e015      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00e      	beq.n	800541e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	73fb      	strb	r3, [r7, #15]
      break;
 8005404:	e00b      	b.n	800541e <DMA_CheckFifoParam+0xe6>
      break;
 8005406:	bf00      	nop
 8005408:	e00a      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      break;
 800540a:	bf00      	nop
 800540c:	e008      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      break;
 800540e:	bf00      	nop
 8005410:	e006      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      break;
 8005412:	bf00      	nop
 8005414:	e004      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      break;
 8005416:	bf00      	nop
 8005418:	e002      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      break;   
 800541a:	bf00      	nop
 800541c:	e000      	b.n	8005420 <DMA_CheckFifoParam+0xe8>
      break;
 800541e:	bf00      	nop
    }
  } 
  
  return status; 
 8005420:	7bfb      	ldrb	r3, [r7, #15]
}
 8005422:	4618      	mov	r0, r3
 8005424:	3714      	adds	r7, #20
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop

08005430 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005430:	b480      	push	{r7}
 8005432:	b089      	sub	sp, #36	; 0x24
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800543a:	2300      	movs	r3, #0
 800543c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800543e:	2300      	movs	r3, #0
 8005440:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005442:	2300      	movs	r3, #0
 8005444:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005446:	2300      	movs	r3, #0
 8005448:	61fb      	str	r3, [r7, #28]
 800544a:	e159      	b.n	8005700 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800544c:	2201      	movs	r2, #1
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	fa02 f303 	lsl.w	r3, r2, r3
 8005454:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4013      	ands	r3, r2
 800545e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	429a      	cmp	r2, r3
 8005466:	f040 8148 	bne.w	80056fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f003 0303 	and.w	r3, r3, #3
 8005472:	2b01      	cmp	r3, #1
 8005474:	d005      	beq.n	8005482 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800547e:	2b02      	cmp	r3, #2
 8005480:	d130      	bne.n	80054e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	005b      	lsls	r3, r3, #1
 800548c:	2203      	movs	r2, #3
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	43db      	mvns	r3, r3
 8005494:	69ba      	ldr	r2, [r7, #24]
 8005496:	4013      	ands	r3, r2
 8005498:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	68da      	ldr	r2, [r3, #12]
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	005b      	lsls	r3, r3, #1
 80054a2:	fa02 f303 	lsl.w	r3, r2, r3
 80054a6:	69ba      	ldr	r2, [r7, #24]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054b8:	2201      	movs	r2, #1
 80054ba:	69fb      	ldr	r3, [r7, #28]
 80054bc:	fa02 f303 	lsl.w	r3, r2, r3
 80054c0:	43db      	mvns	r3, r3
 80054c2:	69ba      	ldr	r2, [r7, #24]
 80054c4:	4013      	ands	r3, r2
 80054c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	091b      	lsrs	r3, r3, #4
 80054ce:	f003 0201 	and.w	r2, r3, #1
 80054d2:	69fb      	ldr	r3, [r7, #28]
 80054d4:	fa02 f303 	lsl.w	r3, r2, r3
 80054d8:	69ba      	ldr	r2, [r7, #24]
 80054da:	4313      	orrs	r3, r2
 80054dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f003 0303 	and.w	r3, r3, #3
 80054ec:	2b03      	cmp	r3, #3
 80054ee:	d017      	beq.n	8005520 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	2203      	movs	r2, #3
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	43db      	mvns	r3, r3
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	4013      	ands	r3, r2
 8005506:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	69ba      	ldr	r2, [r7, #24]
 8005516:	4313      	orrs	r3, r2
 8005518:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f003 0303 	and.w	r3, r3, #3
 8005528:	2b02      	cmp	r3, #2
 800552a:	d123      	bne.n	8005574 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	08da      	lsrs	r2, r3, #3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3208      	adds	r2, #8
 8005534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005538:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	220f      	movs	r2, #15
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	43db      	mvns	r3, r3
 800554a:	69ba      	ldr	r2, [r7, #24]
 800554c:	4013      	ands	r3, r2
 800554e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	691a      	ldr	r2, [r3, #16]
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	f003 0307 	and.w	r3, r3, #7
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	fa02 f303 	lsl.w	r3, r2, r3
 8005560:	69ba      	ldr	r2, [r7, #24]
 8005562:	4313      	orrs	r3, r2
 8005564:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	08da      	lsrs	r2, r3, #3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	3208      	adds	r2, #8
 800556e:	69b9      	ldr	r1, [r7, #24]
 8005570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	005b      	lsls	r3, r3, #1
 800557e:	2203      	movs	r2, #3
 8005580:	fa02 f303 	lsl.w	r3, r2, r3
 8005584:	43db      	mvns	r3, r3
 8005586:	69ba      	ldr	r2, [r7, #24]
 8005588:	4013      	ands	r3, r2
 800558a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f003 0203 	and.w	r2, r3, #3
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	fa02 f303 	lsl.w	r3, r2, r3
 800559c:	69ba      	ldr	r2, [r7, #24]
 800559e:	4313      	orrs	r3, r2
 80055a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	69ba      	ldr	r2, [r7, #24]
 80055a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 80a2 	beq.w	80056fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055b6:	2300      	movs	r3, #0
 80055b8:	60fb      	str	r3, [r7, #12]
 80055ba:	4b57      	ldr	r3, [pc, #348]	; (8005718 <HAL_GPIO_Init+0x2e8>)
 80055bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055be:	4a56      	ldr	r2, [pc, #344]	; (8005718 <HAL_GPIO_Init+0x2e8>)
 80055c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055c4:	6453      	str	r3, [r2, #68]	; 0x44
 80055c6:	4b54      	ldr	r3, [pc, #336]	; (8005718 <HAL_GPIO_Init+0x2e8>)
 80055c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055ce:	60fb      	str	r3, [r7, #12]
 80055d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80055d2:	4a52      	ldr	r2, [pc, #328]	; (800571c <HAL_GPIO_Init+0x2ec>)
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	089b      	lsrs	r3, r3, #2
 80055d8:	3302      	adds	r3, #2
 80055da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	f003 0303 	and.w	r3, r3, #3
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	220f      	movs	r2, #15
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	43db      	mvns	r3, r3
 80055f0:	69ba      	ldr	r2, [r7, #24]
 80055f2:	4013      	ands	r3, r2
 80055f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a49      	ldr	r2, [pc, #292]	; (8005720 <HAL_GPIO_Init+0x2f0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d019      	beq.n	8005632 <HAL_GPIO_Init+0x202>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a48      	ldr	r2, [pc, #288]	; (8005724 <HAL_GPIO_Init+0x2f4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d013      	beq.n	800562e <HAL_GPIO_Init+0x1fe>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a47      	ldr	r2, [pc, #284]	; (8005728 <HAL_GPIO_Init+0x2f8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d00d      	beq.n	800562a <HAL_GPIO_Init+0x1fa>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a46      	ldr	r2, [pc, #280]	; (800572c <HAL_GPIO_Init+0x2fc>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d007      	beq.n	8005626 <HAL_GPIO_Init+0x1f6>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a45      	ldr	r2, [pc, #276]	; (8005730 <HAL_GPIO_Init+0x300>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d101      	bne.n	8005622 <HAL_GPIO_Init+0x1f2>
 800561e:	2304      	movs	r3, #4
 8005620:	e008      	b.n	8005634 <HAL_GPIO_Init+0x204>
 8005622:	2307      	movs	r3, #7
 8005624:	e006      	b.n	8005634 <HAL_GPIO_Init+0x204>
 8005626:	2303      	movs	r3, #3
 8005628:	e004      	b.n	8005634 <HAL_GPIO_Init+0x204>
 800562a:	2302      	movs	r3, #2
 800562c:	e002      	b.n	8005634 <HAL_GPIO_Init+0x204>
 800562e:	2301      	movs	r3, #1
 8005630:	e000      	b.n	8005634 <HAL_GPIO_Init+0x204>
 8005632:	2300      	movs	r3, #0
 8005634:	69fa      	ldr	r2, [r7, #28]
 8005636:	f002 0203 	and.w	r2, r2, #3
 800563a:	0092      	lsls	r2, r2, #2
 800563c:	4093      	lsls	r3, r2
 800563e:	69ba      	ldr	r2, [r7, #24]
 8005640:	4313      	orrs	r3, r2
 8005642:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005644:	4935      	ldr	r1, [pc, #212]	; (800571c <HAL_GPIO_Init+0x2ec>)
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	089b      	lsrs	r3, r3, #2
 800564a:	3302      	adds	r3, #2
 800564c:	69ba      	ldr	r2, [r7, #24]
 800564e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005652:	4b38      	ldr	r3, [pc, #224]	; (8005734 <HAL_GPIO_Init+0x304>)
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	43db      	mvns	r3, r3
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	4013      	ands	r3, r2
 8005660:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800566e:	69ba      	ldr	r2, [r7, #24]
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005676:	4a2f      	ldr	r2, [pc, #188]	; (8005734 <HAL_GPIO_Init+0x304>)
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800567c:	4b2d      	ldr	r3, [pc, #180]	; (8005734 <HAL_GPIO_Init+0x304>)
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	43db      	mvns	r3, r3
 8005686:	69ba      	ldr	r2, [r7, #24]
 8005688:	4013      	ands	r3, r2
 800568a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	4313      	orrs	r3, r2
 800569e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80056a0:	4a24      	ldr	r2, [pc, #144]	; (8005734 <HAL_GPIO_Init+0x304>)
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80056a6:	4b23      	ldr	r3, [pc, #140]	; (8005734 <HAL_GPIO_Init+0x304>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	43db      	mvns	r3, r3
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	4013      	ands	r3, r2
 80056b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80056c2:	69ba      	ldr	r2, [r7, #24]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056ca:	4a1a      	ldr	r2, [pc, #104]	; (8005734 <HAL_GPIO_Init+0x304>)
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056d0:	4b18      	ldr	r3, [pc, #96]	; (8005734 <HAL_GPIO_Init+0x304>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	43db      	mvns	r3, r3
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	4013      	ands	r3, r2
 80056de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80056ec:	69ba      	ldr	r2, [r7, #24]
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80056f4:	4a0f      	ldr	r2, [pc, #60]	; (8005734 <HAL_GPIO_Init+0x304>)
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	3301      	adds	r3, #1
 80056fe:	61fb      	str	r3, [r7, #28]
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	2b0f      	cmp	r3, #15
 8005704:	f67f aea2 	bls.w	800544c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	3724      	adds	r7, #36	; 0x24
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	40023800 	.word	0x40023800
 800571c:	40013800 	.word	0x40013800
 8005720:	40020000 	.word	0x40020000
 8005724:	40020400 	.word	0x40020400
 8005728:	40020800 	.word	0x40020800
 800572c:	40020c00 	.word	0x40020c00
 8005730:	40021000 	.word	0x40021000
 8005734:	40013c00 	.word	0x40013c00

08005738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	460b      	mov	r3, r1
 8005742:	807b      	strh	r3, [r7, #2]
 8005744:	4613      	mov	r3, r2
 8005746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005748:	787b      	ldrb	r3, [r7, #1]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d003      	beq.n	8005756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800574e:	887a      	ldrh	r2, [r7, #2]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005754:	e003      	b.n	800575e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005756:	887b      	ldrh	r3, [r7, #2]
 8005758:	041a      	lsls	r2, r3, #16
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	619a      	str	r2, [r3, #24]
}
 800575e:	bf00      	nop
 8005760:	370c      	adds	r7, #12
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
	...

0800576c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	4603      	mov	r3, r0
 8005774:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005776:	4b08      	ldr	r3, [pc, #32]	; (8005798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005778:	695a      	ldr	r2, [r3, #20]
 800577a:	88fb      	ldrh	r3, [r7, #6]
 800577c:	4013      	ands	r3, r2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d006      	beq.n	8005790 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005782:	4a05      	ldr	r2, [pc, #20]	; (8005798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005784:	88fb      	ldrh	r3, [r7, #6]
 8005786:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005788:	88fb      	ldrh	r3, [r7, #6]
 800578a:	4618      	mov	r0, r3
 800578c:	f7fd fb6a 	bl	8002e64 <HAL_GPIO_EXTI_Callback>
  }
}
 8005790:	bf00      	nop
 8005792:	3708      	adds	r7, #8
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	40013c00 	.word	0x40013c00

0800579c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e12b      	b.n	8005a06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d106      	bne.n	80057c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7fd f930 	bl	8002a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2224      	movs	r2, #36	; 0x24
 80057cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0201 	bic.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005800:	f000 fd80 	bl	8006304 <HAL_RCC_GetPCLK1Freq>
 8005804:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	4a81      	ldr	r2, [pc, #516]	; (8005a10 <HAL_I2C_Init+0x274>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d807      	bhi.n	8005820 <HAL_I2C_Init+0x84>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	4a80      	ldr	r2, [pc, #512]	; (8005a14 <HAL_I2C_Init+0x278>)
 8005814:	4293      	cmp	r3, r2
 8005816:	bf94      	ite	ls
 8005818:	2301      	movls	r3, #1
 800581a:	2300      	movhi	r3, #0
 800581c:	b2db      	uxtb	r3, r3
 800581e:	e006      	b.n	800582e <HAL_I2C_Init+0x92>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4a7d      	ldr	r2, [pc, #500]	; (8005a18 <HAL_I2C_Init+0x27c>)
 8005824:	4293      	cmp	r3, r2
 8005826:	bf94      	ite	ls
 8005828:	2301      	movls	r3, #1
 800582a:	2300      	movhi	r3, #0
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e0e7      	b.n	8005a06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	4a78      	ldr	r2, [pc, #480]	; (8005a1c <HAL_I2C_Init+0x280>)
 800583a:	fba2 2303 	umull	r2, r3, r2, r3
 800583e:	0c9b      	lsrs	r3, r3, #18
 8005840:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	430a      	orrs	r2, r1
 8005854:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	4a6a      	ldr	r2, [pc, #424]	; (8005a10 <HAL_I2C_Init+0x274>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d802      	bhi.n	8005870 <HAL_I2C_Init+0xd4>
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	3301      	adds	r3, #1
 800586e:	e009      	b.n	8005884 <HAL_I2C_Init+0xe8>
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005876:	fb02 f303 	mul.w	r3, r2, r3
 800587a:	4a69      	ldr	r2, [pc, #420]	; (8005a20 <HAL_I2C_Init+0x284>)
 800587c:	fba2 2303 	umull	r2, r3, r2, r3
 8005880:	099b      	lsrs	r3, r3, #6
 8005882:	3301      	adds	r3, #1
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	6812      	ldr	r2, [r2, #0]
 8005888:	430b      	orrs	r3, r1
 800588a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	69db      	ldr	r3, [r3, #28]
 8005892:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005896:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	495c      	ldr	r1, [pc, #368]	; (8005a10 <HAL_I2C_Init+0x274>)
 80058a0:	428b      	cmp	r3, r1
 80058a2:	d819      	bhi.n	80058d8 <HAL_I2C_Init+0x13c>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	1e59      	subs	r1, r3, #1
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	005b      	lsls	r3, r3, #1
 80058ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80058b2:	1c59      	adds	r1, r3, #1
 80058b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80058b8:	400b      	ands	r3, r1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00a      	beq.n	80058d4 <HAL_I2C_Init+0x138>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	1e59      	subs	r1, r3, #1
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	005b      	lsls	r3, r3, #1
 80058c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80058cc:	3301      	adds	r3, #1
 80058ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058d2:	e051      	b.n	8005978 <HAL_I2C_Init+0x1dc>
 80058d4:	2304      	movs	r3, #4
 80058d6:	e04f      	b.n	8005978 <HAL_I2C_Init+0x1dc>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d111      	bne.n	8005904 <HAL_I2C_Init+0x168>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	1e58      	subs	r0, r3, #1
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6859      	ldr	r1, [r3, #4]
 80058e8:	460b      	mov	r3, r1
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	440b      	add	r3, r1
 80058ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80058f2:	3301      	adds	r3, #1
 80058f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bf0c      	ite	eq
 80058fc:	2301      	moveq	r3, #1
 80058fe:	2300      	movne	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	e012      	b.n	800592a <HAL_I2C_Init+0x18e>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	1e58      	subs	r0, r3, #1
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6859      	ldr	r1, [r3, #4]
 800590c:	460b      	mov	r3, r1
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	440b      	add	r3, r1
 8005912:	0099      	lsls	r1, r3, #2
 8005914:	440b      	add	r3, r1
 8005916:	fbb0 f3f3 	udiv	r3, r0, r3
 800591a:	3301      	adds	r3, #1
 800591c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005920:	2b00      	cmp	r3, #0
 8005922:	bf0c      	ite	eq
 8005924:	2301      	moveq	r3, #1
 8005926:	2300      	movne	r3, #0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <HAL_I2C_Init+0x196>
 800592e:	2301      	movs	r3, #1
 8005930:	e022      	b.n	8005978 <HAL_I2C_Init+0x1dc>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10e      	bne.n	8005958 <HAL_I2C_Init+0x1bc>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	1e58      	subs	r0, r3, #1
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6859      	ldr	r1, [r3, #4]
 8005942:	460b      	mov	r3, r1
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	440b      	add	r3, r1
 8005948:	fbb0 f3f3 	udiv	r3, r0, r3
 800594c:	3301      	adds	r3, #1
 800594e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005956:	e00f      	b.n	8005978 <HAL_I2C_Init+0x1dc>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	1e58      	subs	r0, r3, #1
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6859      	ldr	r1, [r3, #4]
 8005960:	460b      	mov	r3, r1
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	0099      	lsls	r1, r3, #2
 8005968:	440b      	add	r3, r1
 800596a:	fbb0 f3f3 	udiv	r3, r0, r3
 800596e:	3301      	adds	r3, #1
 8005970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005974:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005978:	6879      	ldr	r1, [r7, #4]
 800597a:	6809      	ldr	r1, [r1, #0]
 800597c:	4313      	orrs	r3, r2
 800597e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	69da      	ldr	r2, [r3, #28]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	430a      	orrs	r2, r1
 800599a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80059a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	6911      	ldr	r1, [r2, #16]
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	68d2      	ldr	r2, [r2, #12]
 80059b2:	4311      	orrs	r1, r2
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6812      	ldr	r2, [r2, #0]
 80059b8:	430b      	orrs	r3, r1
 80059ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	695a      	ldr	r2, [r3, #20]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0201 	orr.w	r2, r2, #1
 80059e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	000186a0 	.word	0x000186a0
 8005a14:	001e847f 	.word	0x001e847f
 8005a18:	003d08ff 	.word	0x003d08ff
 8005a1c:	431bde83 	.word	0x431bde83
 8005a20:	10624dd3 	.word	0x10624dd3

08005a24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b086      	sub	sp, #24
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e267      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d075      	beq.n	8005b2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a42:	4b88      	ldr	r3, [pc, #544]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f003 030c 	and.w	r3, r3, #12
 8005a4a:	2b04      	cmp	r3, #4
 8005a4c:	d00c      	beq.n	8005a68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a4e:	4b85      	ldr	r3, [pc, #532]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a56:	2b08      	cmp	r3, #8
 8005a58:	d112      	bne.n	8005a80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a5a:	4b82      	ldr	r3, [pc, #520]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a66:	d10b      	bne.n	8005a80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a68:	4b7e      	ldr	r3, [pc, #504]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d05b      	beq.n	8005b2c <HAL_RCC_OscConfig+0x108>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d157      	bne.n	8005b2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e242      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a88:	d106      	bne.n	8005a98 <HAL_RCC_OscConfig+0x74>
 8005a8a:	4b76      	ldr	r3, [pc, #472]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a75      	ldr	r2, [pc, #468]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a94:	6013      	str	r3, [r2, #0]
 8005a96:	e01d      	b.n	8005ad4 <HAL_RCC_OscConfig+0xb0>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005aa0:	d10c      	bne.n	8005abc <HAL_RCC_OscConfig+0x98>
 8005aa2:	4b70      	ldr	r3, [pc, #448]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a6f      	ldr	r2, [pc, #444]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005aac:	6013      	str	r3, [r2, #0]
 8005aae:	4b6d      	ldr	r3, [pc, #436]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a6c      	ldr	r2, [pc, #432]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	e00b      	b.n	8005ad4 <HAL_RCC_OscConfig+0xb0>
 8005abc:	4b69      	ldr	r3, [pc, #420]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a68      	ldr	r2, [pc, #416]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ac6:	6013      	str	r3, [r2, #0]
 8005ac8:	4b66      	ldr	r3, [pc, #408]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a65      	ldr	r2, [pc, #404]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ad2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d013      	beq.n	8005b04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005adc:	f7fe ff7c 	bl	80049d8 <HAL_GetTick>
 8005ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ae2:	e008      	b.n	8005af6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ae4:	f7fe ff78 	bl	80049d8 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	2b64      	cmp	r3, #100	; 0x64
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e207      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005af6:	4b5b      	ldr	r3, [pc, #364]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d0f0      	beq.n	8005ae4 <HAL_RCC_OscConfig+0xc0>
 8005b02:	e014      	b.n	8005b2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b04:	f7fe ff68 	bl	80049d8 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b0c:	f7fe ff64 	bl	80049d8 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b64      	cmp	r3, #100	; 0x64
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e1f3      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b1e:	4b51      	ldr	r3, [pc, #324]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1f0      	bne.n	8005b0c <HAL_RCC_OscConfig+0xe8>
 8005b2a:	e000      	b.n	8005b2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d063      	beq.n	8005c02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b3a:	4b4a      	ldr	r3, [pc, #296]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f003 030c 	and.w	r3, r3, #12
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d00b      	beq.n	8005b5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b46:	4b47      	ldr	r3, [pc, #284]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b4e:	2b08      	cmp	r3, #8
 8005b50:	d11c      	bne.n	8005b8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b52:	4b44      	ldr	r3, [pc, #272]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d116      	bne.n	8005b8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b5e:	4b41      	ldr	r3, [pc, #260]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d005      	beq.n	8005b76 <HAL_RCC_OscConfig+0x152>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d001      	beq.n	8005b76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e1c7      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b76:	4b3b      	ldr	r3, [pc, #236]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	4937      	ldr	r1, [pc, #220]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b8a:	e03a      	b.n	8005c02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d020      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b94:	4b34      	ldr	r3, [pc, #208]	; (8005c68 <HAL_RCC_OscConfig+0x244>)
 8005b96:	2201      	movs	r2, #1
 8005b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b9a:	f7fe ff1d 	bl	80049d8 <HAL_GetTick>
 8005b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ba0:	e008      	b.n	8005bb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ba2:	f7fe ff19 	bl	80049d8 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d901      	bls.n	8005bb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e1a8      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bb4:	4b2b      	ldr	r3, [pc, #172]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0f0      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bc0:	4b28      	ldr	r3, [pc, #160]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	691b      	ldr	r3, [r3, #16]
 8005bcc:	00db      	lsls	r3, r3, #3
 8005bce:	4925      	ldr	r1, [pc, #148]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	600b      	str	r3, [r1, #0]
 8005bd4:	e015      	b.n	8005c02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bd6:	4b24      	ldr	r3, [pc, #144]	; (8005c68 <HAL_RCC_OscConfig+0x244>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bdc:	f7fe fefc 	bl	80049d8 <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005be4:	f7fe fef8 	bl	80049d8 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e187      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bf6:	4b1b      	ldr	r3, [pc, #108]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1f0      	bne.n	8005be4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0308 	and.w	r3, r3, #8
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d036      	beq.n	8005c7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d016      	beq.n	8005c44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c16:	4b15      	ldr	r3, [pc, #84]	; (8005c6c <HAL_RCC_OscConfig+0x248>)
 8005c18:	2201      	movs	r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c1c:	f7fe fedc 	bl	80049d8 <HAL_GetTick>
 8005c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c22:	e008      	b.n	8005c36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c24:	f7fe fed8 	bl	80049d8 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d901      	bls.n	8005c36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e167      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c36:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <HAL_RCC_OscConfig+0x240>)
 8005c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c3a:	f003 0302 	and.w	r3, r3, #2
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d0f0      	beq.n	8005c24 <HAL_RCC_OscConfig+0x200>
 8005c42:	e01b      	b.n	8005c7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c44:	4b09      	ldr	r3, [pc, #36]	; (8005c6c <HAL_RCC_OscConfig+0x248>)
 8005c46:	2200      	movs	r2, #0
 8005c48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c4a:	f7fe fec5 	bl	80049d8 <HAL_GetTick>
 8005c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c50:	e00e      	b.n	8005c70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c52:	f7fe fec1 	bl	80049d8 <HAL_GetTick>
 8005c56:	4602      	mov	r2, r0
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	1ad3      	subs	r3, r2, r3
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d907      	bls.n	8005c70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e150      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
 8005c64:	40023800 	.word	0x40023800
 8005c68:	42470000 	.word	0x42470000
 8005c6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c70:	4b88      	ldr	r3, [pc, #544]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005c72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1ea      	bne.n	8005c52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0304 	and.w	r3, r3, #4
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8097 	beq.w	8005db8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c8e:	4b81      	ldr	r3, [pc, #516]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10f      	bne.n	8005cba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	60bb      	str	r3, [r7, #8]
 8005c9e:	4b7d      	ldr	r3, [pc, #500]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca2:	4a7c      	ldr	r2, [pc, #496]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8005caa:	4b7a      	ldr	r3, [pc, #488]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cb2:	60bb      	str	r3, [r7, #8]
 8005cb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cba:	4b77      	ldr	r3, [pc, #476]	; (8005e98 <HAL_RCC_OscConfig+0x474>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d118      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cc6:	4b74      	ldr	r3, [pc, #464]	; (8005e98 <HAL_RCC_OscConfig+0x474>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a73      	ldr	r2, [pc, #460]	; (8005e98 <HAL_RCC_OscConfig+0x474>)
 8005ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cd2:	f7fe fe81 	bl	80049d8 <HAL_GetTick>
 8005cd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cd8:	e008      	b.n	8005cec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cda:	f7fe fe7d 	bl	80049d8 <HAL_GetTick>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d901      	bls.n	8005cec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e10c      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cec:	4b6a      	ldr	r3, [pc, #424]	; (8005e98 <HAL_RCC_OscConfig+0x474>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0f0      	beq.n	8005cda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d106      	bne.n	8005d0e <HAL_RCC_OscConfig+0x2ea>
 8005d00:	4b64      	ldr	r3, [pc, #400]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d04:	4a63      	ldr	r2, [pc, #396]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d06:	f043 0301 	orr.w	r3, r3, #1
 8005d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d0c:	e01c      	b.n	8005d48 <HAL_RCC_OscConfig+0x324>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	2b05      	cmp	r3, #5
 8005d14:	d10c      	bne.n	8005d30 <HAL_RCC_OscConfig+0x30c>
 8005d16:	4b5f      	ldr	r3, [pc, #380]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d1a:	4a5e      	ldr	r2, [pc, #376]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d1c:	f043 0304 	orr.w	r3, r3, #4
 8005d20:	6713      	str	r3, [r2, #112]	; 0x70
 8005d22:	4b5c      	ldr	r3, [pc, #368]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d26:	4a5b      	ldr	r2, [pc, #364]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d28:	f043 0301 	orr.w	r3, r3, #1
 8005d2c:	6713      	str	r3, [r2, #112]	; 0x70
 8005d2e:	e00b      	b.n	8005d48 <HAL_RCC_OscConfig+0x324>
 8005d30:	4b58      	ldr	r3, [pc, #352]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d34:	4a57      	ldr	r2, [pc, #348]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d36:	f023 0301 	bic.w	r3, r3, #1
 8005d3a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d3c:	4b55      	ldr	r3, [pc, #340]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d40:	4a54      	ldr	r2, [pc, #336]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d42:	f023 0304 	bic.w	r3, r3, #4
 8005d46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d015      	beq.n	8005d7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d50:	f7fe fe42 	bl	80049d8 <HAL_GetTick>
 8005d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d56:	e00a      	b.n	8005d6e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d58:	f7fe fe3e 	bl	80049d8 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d901      	bls.n	8005d6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e0cb      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d6e:	4b49      	ldr	r3, [pc, #292]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d0ee      	beq.n	8005d58 <HAL_RCC_OscConfig+0x334>
 8005d7a:	e014      	b.n	8005da6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d7c:	f7fe fe2c 	bl	80049d8 <HAL_GetTick>
 8005d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d82:	e00a      	b.n	8005d9a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d84:	f7fe fe28 	bl	80049d8 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e0b5      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d9a:	4b3e      	ldr	r3, [pc, #248]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d9e:	f003 0302 	and.w	r3, r3, #2
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1ee      	bne.n	8005d84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005da6:	7dfb      	ldrb	r3, [r7, #23]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d105      	bne.n	8005db8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dac:	4b39      	ldr	r3, [pc, #228]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db0:	4a38      	ldr	r2, [pc, #224]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005db6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 80a1 	beq.w	8005f04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005dc2:	4b34      	ldr	r3, [pc, #208]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f003 030c 	and.w	r3, r3, #12
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d05c      	beq.n	8005e88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d141      	bne.n	8005e5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dd6:	4b31      	ldr	r3, [pc, #196]	; (8005e9c <HAL_RCC_OscConfig+0x478>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ddc:	f7fe fdfc 	bl	80049d8 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005de4:	f7fe fdf8 	bl	80049d8 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e087      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005df6:	4b27      	ldr	r3, [pc, #156]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f0      	bne.n	8005de4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	69da      	ldr	r2, [r3, #28]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e10:	019b      	lsls	r3, r3, #6
 8005e12:	431a      	orrs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e18:	085b      	lsrs	r3, r3, #1
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	041b      	lsls	r3, r3, #16
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e24:	061b      	lsls	r3, r3, #24
 8005e26:	491b      	ldr	r1, [pc, #108]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e2c:	4b1b      	ldr	r3, [pc, #108]	; (8005e9c <HAL_RCC_OscConfig+0x478>)
 8005e2e:	2201      	movs	r2, #1
 8005e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e32:	f7fe fdd1 	bl	80049d8 <HAL_GetTick>
 8005e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e38:	e008      	b.n	8005e4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e3a:	f7fe fdcd 	bl	80049d8 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d901      	bls.n	8005e4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e05c      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e4c:	4b11      	ldr	r3, [pc, #68]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d0f0      	beq.n	8005e3a <HAL_RCC_OscConfig+0x416>
 8005e58:	e054      	b.n	8005f04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e5a:	4b10      	ldr	r3, [pc, #64]	; (8005e9c <HAL_RCC_OscConfig+0x478>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e60:	f7fe fdba 	bl	80049d8 <HAL_GetTick>
 8005e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e66:	e008      	b.n	8005e7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e68:	f7fe fdb6 	bl	80049d8 <HAL_GetTick>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d901      	bls.n	8005e7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e045      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e7a:	4b06      	ldr	r3, [pc, #24]	; (8005e94 <HAL_RCC_OscConfig+0x470>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1f0      	bne.n	8005e68 <HAL_RCC_OscConfig+0x444>
 8005e86:	e03d      	b.n	8005f04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d107      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e038      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
 8005e94:	40023800 	.word	0x40023800
 8005e98:	40007000 	.word	0x40007000
 8005e9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ea0:	4b1b      	ldr	r3, [pc, #108]	; (8005f10 <HAL_RCC_OscConfig+0x4ec>)
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d028      	beq.n	8005f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d121      	bne.n	8005f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d11a      	bne.n	8005f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ed6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d111      	bne.n	8005f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee6:	085b      	lsrs	r3, r3, #1
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d107      	bne.n	8005f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005efa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d001      	beq.n	8005f04 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e000      	b.n	8005f06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3718      	adds	r7, #24
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	40023800 	.word	0x40023800

08005f14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e0cc      	b.n	80060c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f28:	4b68      	ldr	r3, [pc, #416]	; (80060cc <HAL_RCC_ClockConfig+0x1b8>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 0307 	and.w	r3, r3, #7
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d90c      	bls.n	8005f50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f36:	4b65      	ldr	r3, [pc, #404]	; (80060cc <HAL_RCC_ClockConfig+0x1b8>)
 8005f38:	683a      	ldr	r2, [r7, #0]
 8005f3a:	b2d2      	uxtb	r2, r2
 8005f3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f3e:	4b63      	ldr	r3, [pc, #396]	; (80060cc <HAL_RCC_ClockConfig+0x1b8>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0307 	and.w	r3, r3, #7
 8005f46:	683a      	ldr	r2, [r7, #0]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d001      	beq.n	8005f50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e0b8      	b.n	80060c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d020      	beq.n	8005f9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 0304 	and.w	r3, r3, #4
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d005      	beq.n	8005f74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f68:	4b59      	ldr	r3, [pc, #356]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	4a58      	ldr	r2, [pc, #352]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0308 	and.w	r3, r3, #8
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d005      	beq.n	8005f8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f80:	4b53      	ldr	r3, [pc, #332]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	4a52      	ldr	r2, [pc, #328]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f8c:	4b50      	ldr	r3, [pc, #320]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	494d      	ldr	r1, [pc, #308]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0301 	and.w	r3, r3, #1
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d044      	beq.n	8006034 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d107      	bne.n	8005fc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fb2:	4b47      	ldr	r3, [pc, #284]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d119      	bne.n	8005ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e07f      	b.n	80060c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d003      	beq.n	8005fd2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fce:	2b03      	cmp	r3, #3
 8005fd0:	d107      	bne.n	8005fe2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fd2:	4b3f      	ldr	r3, [pc, #252]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d109      	bne.n	8005ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e06f      	b.n	80060c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fe2:	4b3b      	ldr	r3, [pc, #236]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0302 	and.w	r3, r3, #2
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d101      	bne.n	8005ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e067      	b.n	80060c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ff2:	4b37      	ldr	r3, [pc, #220]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f023 0203 	bic.w	r2, r3, #3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	4934      	ldr	r1, [pc, #208]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006000:	4313      	orrs	r3, r2
 8006002:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006004:	f7fe fce8 	bl	80049d8 <HAL_GetTick>
 8006008:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800600a:	e00a      	b.n	8006022 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800600c:	f7fe fce4 	bl	80049d8 <HAL_GetTick>
 8006010:	4602      	mov	r2, r0
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	f241 3288 	movw	r2, #5000	; 0x1388
 800601a:	4293      	cmp	r3, r2
 800601c:	d901      	bls.n	8006022 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e04f      	b.n	80060c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006022:	4b2b      	ldr	r3, [pc, #172]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f003 020c 	and.w	r2, r3, #12
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	429a      	cmp	r2, r3
 8006032:	d1eb      	bne.n	800600c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006034:	4b25      	ldr	r3, [pc, #148]	; (80060cc <HAL_RCC_ClockConfig+0x1b8>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	683a      	ldr	r2, [r7, #0]
 800603e:	429a      	cmp	r2, r3
 8006040:	d20c      	bcs.n	800605c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006042:	4b22      	ldr	r3, [pc, #136]	; (80060cc <HAL_RCC_ClockConfig+0x1b8>)
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	b2d2      	uxtb	r2, r2
 8006048:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800604a:	4b20      	ldr	r3, [pc, #128]	; (80060cc <HAL_RCC_ClockConfig+0x1b8>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0307 	and.w	r3, r3, #7
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	429a      	cmp	r2, r3
 8006056:	d001      	beq.n	800605c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e032      	b.n	80060c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0304 	and.w	r3, r3, #4
 8006064:	2b00      	cmp	r3, #0
 8006066:	d008      	beq.n	800607a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006068:	4b19      	ldr	r3, [pc, #100]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	4916      	ldr	r1, [pc, #88]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006076:	4313      	orrs	r3, r2
 8006078:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0308 	and.w	r3, r3, #8
 8006082:	2b00      	cmp	r3, #0
 8006084:	d009      	beq.n	800609a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006086:	4b12      	ldr	r3, [pc, #72]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	00db      	lsls	r3, r3, #3
 8006094:	490e      	ldr	r1, [pc, #56]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006096:	4313      	orrs	r3, r2
 8006098:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800609a:	f000 f821 	bl	80060e0 <HAL_RCC_GetSysClockFreq>
 800609e:	4602      	mov	r2, r0
 80060a0:	4b0b      	ldr	r3, [pc, #44]	; (80060d0 <HAL_RCC_ClockConfig+0x1bc>)
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	091b      	lsrs	r3, r3, #4
 80060a6:	f003 030f 	and.w	r3, r3, #15
 80060aa:	490a      	ldr	r1, [pc, #40]	; (80060d4 <HAL_RCC_ClockConfig+0x1c0>)
 80060ac:	5ccb      	ldrb	r3, [r1, r3]
 80060ae:	fa22 f303 	lsr.w	r3, r2, r3
 80060b2:	4a09      	ldr	r2, [pc, #36]	; (80060d8 <HAL_RCC_ClockConfig+0x1c4>)
 80060b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80060b6:	4b09      	ldr	r3, [pc, #36]	; (80060dc <HAL_RCC_ClockConfig+0x1c8>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fe fc48 	bl	8004950 <HAL_InitTick>

  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	40023c00 	.word	0x40023c00
 80060d0:	40023800 	.word	0x40023800
 80060d4:	0800a964 	.word	0x0800a964
 80060d8:	20000210 	.word	0x20000210
 80060dc:	20000214 	.word	0x20000214

080060e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060e4:	b094      	sub	sp, #80	; 0x50
 80060e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060e8:	2300      	movs	r3, #0
 80060ea:	647b      	str	r3, [r7, #68]	; 0x44
 80060ec:	2300      	movs	r3, #0
 80060ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060f0:	2300      	movs	r3, #0
 80060f2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80060f4:	2300      	movs	r3, #0
 80060f6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060f8:	4b79      	ldr	r3, [pc, #484]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f003 030c 	and.w	r3, r3, #12
 8006100:	2b08      	cmp	r3, #8
 8006102:	d00d      	beq.n	8006120 <HAL_RCC_GetSysClockFreq+0x40>
 8006104:	2b08      	cmp	r3, #8
 8006106:	f200 80e1 	bhi.w	80062cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800610a:	2b00      	cmp	r3, #0
 800610c:	d002      	beq.n	8006114 <HAL_RCC_GetSysClockFreq+0x34>
 800610e:	2b04      	cmp	r3, #4
 8006110:	d003      	beq.n	800611a <HAL_RCC_GetSysClockFreq+0x3a>
 8006112:	e0db      	b.n	80062cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006114:	4b73      	ldr	r3, [pc, #460]	; (80062e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006116:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006118:	e0db      	b.n	80062d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800611a:	4b73      	ldr	r3, [pc, #460]	; (80062e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800611c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800611e:	e0d8      	b.n	80062d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006120:	4b6f      	ldr	r3, [pc, #444]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006128:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800612a:	4b6d      	ldr	r3, [pc, #436]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d063      	beq.n	80061fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006136:	4b6a      	ldr	r3, [pc, #424]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	099b      	lsrs	r3, r3, #6
 800613c:	2200      	movs	r2, #0
 800613e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006140:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006148:	633b      	str	r3, [r7, #48]	; 0x30
 800614a:	2300      	movs	r3, #0
 800614c:	637b      	str	r3, [r7, #52]	; 0x34
 800614e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006152:	4622      	mov	r2, r4
 8006154:	462b      	mov	r3, r5
 8006156:	f04f 0000 	mov.w	r0, #0
 800615a:	f04f 0100 	mov.w	r1, #0
 800615e:	0159      	lsls	r1, r3, #5
 8006160:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006164:	0150      	lsls	r0, r2, #5
 8006166:	4602      	mov	r2, r0
 8006168:	460b      	mov	r3, r1
 800616a:	4621      	mov	r1, r4
 800616c:	1a51      	subs	r1, r2, r1
 800616e:	6139      	str	r1, [r7, #16]
 8006170:	4629      	mov	r1, r5
 8006172:	eb63 0301 	sbc.w	r3, r3, r1
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	f04f 0200 	mov.w	r2, #0
 800617c:	f04f 0300 	mov.w	r3, #0
 8006180:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006184:	4659      	mov	r1, fp
 8006186:	018b      	lsls	r3, r1, #6
 8006188:	4651      	mov	r1, sl
 800618a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800618e:	4651      	mov	r1, sl
 8006190:	018a      	lsls	r2, r1, #6
 8006192:	4651      	mov	r1, sl
 8006194:	ebb2 0801 	subs.w	r8, r2, r1
 8006198:	4659      	mov	r1, fp
 800619a:	eb63 0901 	sbc.w	r9, r3, r1
 800619e:	f04f 0200 	mov.w	r2, #0
 80061a2:	f04f 0300 	mov.w	r3, #0
 80061a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061b2:	4690      	mov	r8, r2
 80061b4:	4699      	mov	r9, r3
 80061b6:	4623      	mov	r3, r4
 80061b8:	eb18 0303 	adds.w	r3, r8, r3
 80061bc:	60bb      	str	r3, [r7, #8]
 80061be:	462b      	mov	r3, r5
 80061c0:	eb49 0303 	adc.w	r3, r9, r3
 80061c4:	60fb      	str	r3, [r7, #12]
 80061c6:	f04f 0200 	mov.w	r2, #0
 80061ca:	f04f 0300 	mov.w	r3, #0
 80061ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80061d2:	4629      	mov	r1, r5
 80061d4:	024b      	lsls	r3, r1, #9
 80061d6:	4621      	mov	r1, r4
 80061d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80061dc:	4621      	mov	r1, r4
 80061de:	024a      	lsls	r2, r1, #9
 80061e0:	4610      	mov	r0, r2
 80061e2:	4619      	mov	r1, r3
 80061e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061e6:	2200      	movs	r2, #0
 80061e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80061ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061f0:	f7fa fcd6 	bl	8000ba0 <__aeabi_uldivmod>
 80061f4:	4602      	mov	r2, r0
 80061f6:	460b      	mov	r3, r1
 80061f8:	4613      	mov	r3, r2
 80061fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061fc:	e058      	b.n	80062b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061fe:	4b38      	ldr	r3, [pc, #224]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	099b      	lsrs	r3, r3, #6
 8006204:	2200      	movs	r2, #0
 8006206:	4618      	mov	r0, r3
 8006208:	4611      	mov	r1, r2
 800620a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800620e:	623b      	str	r3, [r7, #32]
 8006210:	2300      	movs	r3, #0
 8006212:	627b      	str	r3, [r7, #36]	; 0x24
 8006214:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006218:	4642      	mov	r2, r8
 800621a:	464b      	mov	r3, r9
 800621c:	f04f 0000 	mov.w	r0, #0
 8006220:	f04f 0100 	mov.w	r1, #0
 8006224:	0159      	lsls	r1, r3, #5
 8006226:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800622a:	0150      	lsls	r0, r2, #5
 800622c:	4602      	mov	r2, r0
 800622e:	460b      	mov	r3, r1
 8006230:	4641      	mov	r1, r8
 8006232:	ebb2 0a01 	subs.w	sl, r2, r1
 8006236:	4649      	mov	r1, r9
 8006238:	eb63 0b01 	sbc.w	fp, r3, r1
 800623c:	f04f 0200 	mov.w	r2, #0
 8006240:	f04f 0300 	mov.w	r3, #0
 8006244:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006248:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800624c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006250:	ebb2 040a 	subs.w	r4, r2, sl
 8006254:	eb63 050b 	sbc.w	r5, r3, fp
 8006258:	f04f 0200 	mov.w	r2, #0
 800625c:	f04f 0300 	mov.w	r3, #0
 8006260:	00eb      	lsls	r3, r5, #3
 8006262:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006266:	00e2      	lsls	r2, r4, #3
 8006268:	4614      	mov	r4, r2
 800626a:	461d      	mov	r5, r3
 800626c:	4643      	mov	r3, r8
 800626e:	18e3      	adds	r3, r4, r3
 8006270:	603b      	str	r3, [r7, #0]
 8006272:	464b      	mov	r3, r9
 8006274:	eb45 0303 	adc.w	r3, r5, r3
 8006278:	607b      	str	r3, [r7, #4]
 800627a:	f04f 0200 	mov.w	r2, #0
 800627e:	f04f 0300 	mov.w	r3, #0
 8006282:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006286:	4629      	mov	r1, r5
 8006288:	028b      	lsls	r3, r1, #10
 800628a:	4621      	mov	r1, r4
 800628c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006290:	4621      	mov	r1, r4
 8006292:	028a      	lsls	r2, r1, #10
 8006294:	4610      	mov	r0, r2
 8006296:	4619      	mov	r1, r3
 8006298:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800629a:	2200      	movs	r2, #0
 800629c:	61bb      	str	r3, [r7, #24]
 800629e:	61fa      	str	r2, [r7, #28]
 80062a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062a4:	f7fa fc7c 	bl	8000ba0 <__aeabi_uldivmod>
 80062a8:	4602      	mov	r2, r0
 80062aa:	460b      	mov	r3, r1
 80062ac:	4613      	mov	r3, r2
 80062ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80062b0:	4b0b      	ldr	r3, [pc, #44]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	0c1b      	lsrs	r3, r3, #16
 80062b6:	f003 0303 	and.w	r3, r3, #3
 80062ba:	3301      	adds	r3, #1
 80062bc:	005b      	lsls	r3, r3, #1
 80062be:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80062c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80062c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062ca:	e002      	b.n	80062d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062cc:	4b05      	ldr	r3, [pc, #20]	; (80062e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80062ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3750      	adds	r7, #80	; 0x50
 80062d8:	46bd      	mov	sp, r7
 80062da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062de:	bf00      	nop
 80062e0:	40023800 	.word	0x40023800
 80062e4:	00f42400 	.word	0x00f42400
 80062e8:	007a1200 	.word	0x007a1200

080062ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062f0:	4b03      	ldr	r3, [pc, #12]	; (8006300 <HAL_RCC_GetHCLKFreq+0x14>)
 80062f2:	681b      	ldr	r3, [r3, #0]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	20000210 	.word	0x20000210

08006304 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006308:	f7ff fff0 	bl	80062ec <HAL_RCC_GetHCLKFreq>
 800630c:	4602      	mov	r2, r0
 800630e:	4b05      	ldr	r3, [pc, #20]	; (8006324 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	0a9b      	lsrs	r3, r3, #10
 8006314:	f003 0307 	and.w	r3, r3, #7
 8006318:	4903      	ldr	r1, [pc, #12]	; (8006328 <HAL_RCC_GetPCLK1Freq+0x24>)
 800631a:	5ccb      	ldrb	r3, [r1, r3]
 800631c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006320:	4618      	mov	r0, r3
 8006322:	bd80      	pop	{r7, pc}
 8006324:	40023800 	.word	0x40023800
 8006328:	0800a974 	.word	0x0800a974

0800632c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006330:	f7ff ffdc 	bl	80062ec <HAL_RCC_GetHCLKFreq>
 8006334:	4602      	mov	r2, r0
 8006336:	4b05      	ldr	r3, [pc, #20]	; (800634c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	0b5b      	lsrs	r3, r3, #13
 800633c:	f003 0307 	and.w	r3, r3, #7
 8006340:	4903      	ldr	r1, [pc, #12]	; (8006350 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006342:	5ccb      	ldrb	r3, [r1, r3]
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006348:	4618      	mov	r0, r3
 800634a:	bd80      	pop	{r7, pc}
 800634c:	40023800 	.word	0x40023800
 8006350:	0800a974 	.word	0x0800a974

08006354 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e04c      	b.n	8006400 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d111      	bne.n	8006396 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f001 fbb2 	bl	8007ae4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006384:	2b00      	cmp	r3, #0
 8006386:	d102      	bne.n	800638e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a1f      	ldr	r2, [pc, #124]	; (8006408 <HAL_TIM_Base_Init+0xb4>)
 800638c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2202      	movs	r2, #2
 800639a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	3304      	adds	r3, #4
 80063a6:	4619      	mov	r1, r3
 80063a8:	4610      	mov	r0, r2
 80063aa:	f001 f8cf 	bl	800754c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	080035ad 	.word	0x080035ad

0800640c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b085      	sub	sp, #20
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800641a:	b2db      	uxtb	r3, r3
 800641c:	2b01      	cmp	r3, #1
 800641e:	d001      	beq.n	8006424 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e044      	b.n	80064ae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f042 0201 	orr.w	r2, r2, #1
 800643a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a1e      	ldr	r2, [pc, #120]	; (80064bc <HAL_TIM_Base_Start_IT+0xb0>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d018      	beq.n	8006478 <HAL_TIM_Base_Start_IT+0x6c>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800644e:	d013      	beq.n	8006478 <HAL_TIM_Base_Start_IT+0x6c>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a1a      	ldr	r2, [pc, #104]	; (80064c0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d00e      	beq.n	8006478 <HAL_TIM_Base_Start_IT+0x6c>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a19      	ldr	r2, [pc, #100]	; (80064c4 <HAL_TIM_Base_Start_IT+0xb8>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d009      	beq.n	8006478 <HAL_TIM_Base_Start_IT+0x6c>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a17      	ldr	r2, [pc, #92]	; (80064c8 <HAL_TIM_Base_Start_IT+0xbc>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d004      	beq.n	8006478 <HAL_TIM_Base_Start_IT+0x6c>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a16      	ldr	r2, [pc, #88]	; (80064cc <HAL_TIM_Base_Start_IT+0xc0>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d111      	bne.n	800649c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	f003 0307 	and.w	r3, r3, #7
 8006482:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2b06      	cmp	r3, #6
 8006488:	d010      	beq.n	80064ac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f042 0201 	orr.w	r2, r2, #1
 8006498:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800649a:	e007      	b.n	80064ac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f042 0201 	orr.w	r2, r2, #1
 80064aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3714      	adds	r7, #20
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	40010000 	.word	0x40010000
 80064c0:	40000400 	.word	0x40000400
 80064c4:	40000800 	.word	0x40000800
 80064c8:	40000c00 	.word	0x40000c00
 80064cc:	40014000 	.word	0x40014000

080064d0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e04c      	b.n	800657c <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d111      	bne.n	8006512 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f001 faf4 	bl	8007ae4 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006500:	2b00      	cmp	r3, #0
 8006502:	d102      	bne.n	800650a <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a1f      	ldr	r2, [pc, #124]	; (8006584 <HAL_TIM_OC_Init+0xb4>)
 8006508:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2202      	movs	r2, #2
 8006516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	3304      	adds	r3, #4
 8006522:	4619      	mov	r1, r3
 8006524:	4610      	mov	r0, r2
 8006526:	f001 f811 	bl	800754c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2201      	movs	r2, #1
 8006556:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3708      	adds	r7, #8
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	08006589 	.word	0x08006589

08006588 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e04c      	b.n	8006648 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d111      	bne.n	80065de <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f001 fa8e 	bl	8007ae4 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d102      	bne.n	80065d6 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a1f      	ldr	r2, [pc, #124]	; (8006650 <HAL_TIM_PWM_Init+0xb4>)
 80065d4:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	3304      	adds	r3, #4
 80065ee:	4619      	mov	r1, r3
 80065f0:	4610      	mov	r0, r2
 80065f2:	f000 ffab 	bl	800754c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2201      	movs	r2, #1
 800660a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2201      	movs	r2, #1
 8006612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2201      	movs	r2, #1
 8006642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006646:	2300      	movs	r3, #0
}
 8006648:	4618      	mov	r0, r3
 800664a:	3708      	adds	r7, #8
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	08006655 	.word	0x08006655

08006654 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d109      	bne.n	800668c <HAL_TIM_PWM_Start+0x24>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b01      	cmp	r3, #1
 8006682:	bf14      	ite	ne
 8006684:	2301      	movne	r3, #1
 8006686:	2300      	moveq	r3, #0
 8006688:	b2db      	uxtb	r3, r3
 800668a:	e022      	b.n	80066d2 <HAL_TIM_PWM_Start+0x6a>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2b04      	cmp	r3, #4
 8006690:	d109      	bne.n	80066a6 <HAL_TIM_PWM_Start+0x3e>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006698:	b2db      	uxtb	r3, r3
 800669a:	2b01      	cmp	r3, #1
 800669c:	bf14      	ite	ne
 800669e:	2301      	movne	r3, #1
 80066a0:	2300      	moveq	r3, #0
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	e015      	b.n	80066d2 <HAL_TIM_PWM_Start+0x6a>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b08      	cmp	r3, #8
 80066aa:	d109      	bne.n	80066c0 <HAL_TIM_PWM_Start+0x58>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	bf14      	ite	ne
 80066b8:	2301      	movne	r3, #1
 80066ba:	2300      	moveq	r3, #0
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	e008      	b.n	80066d2 <HAL_TIM_PWM_Start+0x6a>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	bf14      	ite	ne
 80066cc:	2301      	movne	r3, #1
 80066ce:	2300      	moveq	r3, #0
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e068      	b.n	80067ac <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d104      	bne.n	80066ea <HAL_TIM_PWM_Start+0x82>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066e8:	e013      	b.n	8006712 <HAL_TIM_PWM_Start+0xaa>
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b04      	cmp	r3, #4
 80066ee:	d104      	bne.n	80066fa <HAL_TIM_PWM_Start+0x92>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066f8:	e00b      	b.n	8006712 <HAL_TIM_PWM_Start+0xaa>
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d104      	bne.n	800670a <HAL_TIM_PWM_Start+0xa2>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006708:	e003      	b.n	8006712 <HAL_TIM_PWM_Start+0xaa>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2202      	movs	r2, #2
 800670e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2201      	movs	r2, #1
 8006718:	6839      	ldr	r1, [r7, #0]
 800671a:	4618      	mov	r0, r3
 800671c:	f001 f9bc 	bl	8007a98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a23      	ldr	r2, [pc, #140]	; (80067b4 <HAL_TIM_PWM_Start+0x14c>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d107      	bne.n	800673a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006738:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a1d      	ldr	r2, [pc, #116]	; (80067b4 <HAL_TIM_PWM_Start+0x14c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d018      	beq.n	8006776 <HAL_TIM_PWM_Start+0x10e>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674c:	d013      	beq.n	8006776 <HAL_TIM_PWM_Start+0x10e>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a19      	ldr	r2, [pc, #100]	; (80067b8 <HAL_TIM_PWM_Start+0x150>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d00e      	beq.n	8006776 <HAL_TIM_PWM_Start+0x10e>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a17      	ldr	r2, [pc, #92]	; (80067bc <HAL_TIM_PWM_Start+0x154>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d009      	beq.n	8006776 <HAL_TIM_PWM_Start+0x10e>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a16      	ldr	r2, [pc, #88]	; (80067c0 <HAL_TIM_PWM_Start+0x158>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d004      	beq.n	8006776 <HAL_TIM_PWM_Start+0x10e>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a14      	ldr	r2, [pc, #80]	; (80067c4 <HAL_TIM_PWM_Start+0x15c>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d111      	bne.n	800679a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f003 0307 	and.w	r3, r3, #7
 8006780:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2b06      	cmp	r3, #6
 8006786:	d010      	beq.n	80067aa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0201 	orr.w	r2, r2, #1
 8006796:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006798:	e007      	b.n	80067aa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f042 0201 	orr.w	r2, r2, #1
 80067a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	40010000 	.word	0x40010000
 80067b8:	40000400 	.word	0x40000400
 80067bc:	40000800 	.word	0x40000800
 80067c0:	40000c00 	.word	0x40000c00
 80067c4:	40014000 	.word	0x40014000

080067c8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b082      	sub	sp, #8
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d101      	bne.n	80067dc <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e04c      	b.n	8006876 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d111      	bne.n	800680c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f001 f977 	bl	8007ae4 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d102      	bne.n	8006804 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a1f      	ldr	r2, [pc, #124]	; (8006880 <HAL_TIM_OnePulse_Init+0xb8>)
 8006802:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2202      	movs	r2, #2
 8006810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	3304      	adds	r3, #4
 800681c:	4619      	mov	r1, r3
 800681e:	4610      	mov	r0, r2
 8006820:	f000 fe94 	bl	800754c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f022 0208 	bic.w	r2, r2, #8
 8006832:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6819      	ldr	r1, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	683a      	ldr	r2, [r7, #0]
 8006840:	430a      	orrs	r2, r1
 8006842:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3708      	adds	r7, #8
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	08006885 	.word	0x08006885

08006884 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068a8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80068b0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80068b8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80068c0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068c2:	7bfb      	ldrb	r3, [r7, #15]
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d108      	bne.n	80068da <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80068c8:	7bbb      	ldrb	r3, [r7, #14]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d105      	bne.n	80068da <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80068ce:	7b7b      	ldrb	r3, [r7, #13]
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d102      	bne.n	80068da <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80068d4:	7b3b      	ldrb	r3, [r7, #12]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d001      	beq.n	80068de <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e03b      	b.n	8006956 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2202      	movs	r2, #2
 80068e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2202      	movs	r2, #2
 80068ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2202      	movs	r2, #2
 80068f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2202      	movs	r2, #2
 80068fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68da      	ldr	r2, [r3, #12]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f042 0202 	orr.w	r2, r2, #2
 800690c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68da      	ldr	r2, [r3, #12]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0204 	orr.w	r2, r2, #4
 800691c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2201      	movs	r2, #1
 8006924:	2100      	movs	r1, #0
 8006926:	4618      	mov	r0, r3
 8006928:	f001 f8b6 	bl	8007a98 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2201      	movs	r2, #1
 8006932:	2104      	movs	r1, #4
 8006934:	4618      	mov	r0, r3
 8006936:	f001 f8af 	bl	8007a98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a08      	ldr	r2, [pc, #32]	; (8006960 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d107      	bne.n	8006954 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006952:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3710      	adds	r7, #16
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	40010000 	.word	0x40010000

08006964 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d101      	bne.n	8006978 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e0a2      	b.n	8006abe <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800697e:	b2db      	uxtb	r3, r3
 8006980:	2b00      	cmp	r3, #0
 8006982:	d111      	bne.n	80069a8 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f001 f8a9 	bl	8007ae4 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006996:	2b00      	cmp	r3, #0
 8006998:	d102      	bne.n	80069a0 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a4a      	ldr	r2, [pc, #296]	; (8006ac8 <HAL_TIM_Encoder_Init+0x164>)
 800699e:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2202      	movs	r2, #2
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6812      	ldr	r2, [r2, #0]
 80069ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069be:	f023 0307 	bic.w	r3, r3, #7
 80069c2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	3304      	adds	r3, #4
 80069cc:	4619      	mov	r1, r3
 80069ce:	4610      	mov	r0, r2
 80069d0:	f000 fdbc 	bl	800754c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069fc:	f023 0303 	bic.w	r3, r3, #3
 8006a00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	689a      	ldr	r2, [r3, #8]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	021b      	lsls	r3, r3, #8
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	693a      	ldr	r2, [r7, #16]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a1a:	f023 030c 	bic.w	r3, r3, #12
 8006a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	021b      	lsls	r3, r3, #8
 8006a36:	4313      	orrs	r3, r2
 8006a38:	693a      	ldr	r2, [r7, #16]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	011a      	lsls	r2, r3, #4
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	6a1b      	ldr	r3, [r3, #32]
 8006a48:	031b      	lsls	r3, r3, #12
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006a58:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006a60:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	685a      	ldr	r2, [r3, #4]
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	011b      	lsls	r3, r3, #4
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3718      	adds	r7, #24
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	bf00      	nop
 8006ac8:	08003511 	.word	0x08003511

08006acc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006adc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ae4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006aec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006af4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d110      	bne.n	8006b1e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006afc:	7bfb      	ldrb	r3, [r7, #15]
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d102      	bne.n	8006b08 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b02:	7b7b      	ldrb	r3, [r7, #13]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d001      	beq.n	8006b0c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e069      	b.n	8006be0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2202      	movs	r2, #2
 8006b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b1c:	e031      	b.n	8006b82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	2b04      	cmp	r3, #4
 8006b22:	d110      	bne.n	8006b46 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b24:	7bbb      	ldrb	r3, [r7, #14]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d102      	bne.n	8006b30 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b2a:	7b3b      	ldrb	r3, [r7, #12]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d001      	beq.n	8006b34 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e055      	b.n	8006be0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2202      	movs	r2, #2
 8006b38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2202      	movs	r2, #2
 8006b40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b44:	e01d      	b.n	8006b82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b46:	7bfb      	ldrb	r3, [r7, #15]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d108      	bne.n	8006b5e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b4c:	7bbb      	ldrb	r3, [r7, #14]
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d105      	bne.n	8006b5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b52:	7b7b      	ldrb	r3, [r7, #13]
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d102      	bne.n	8006b5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b58:	7b3b      	ldrb	r3, [r7, #12]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d001      	beq.n	8006b62 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e03e      	b.n	8006be0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2202      	movs	r2, #2
 8006b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2202      	movs	r2, #2
 8006b6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2202      	movs	r2, #2
 8006b76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2202      	movs	r2, #2
 8006b7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d003      	beq.n	8006b90 <HAL_TIM_Encoder_Start+0xc4>
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	2b04      	cmp	r3, #4
 8006b8c:	d008      	beq.n	8006ba0 <HAL_TIM_Encoder_Start+0xd4>
 8006b8e:	e00f      	b.n	8006bb0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2201      	movs	r2, #1
 8006b96:	2100      	movs	r1, #0
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f000 ff7d 	bl	8007a98 <TIM_CCxChannelCmd>
      break;
 8006b9e:	e016      	b.n	8006bce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	2104      	movs	r1, #4
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f000 ff75 	bl	8007a98 <TIM_CCxChannelCmd>
      break;
 8006bae:	e00e      	b.n	8006bce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	2100      	movs	r1, #0
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f000 ff6d 	bl	8007a98 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	2104      	movs	r1, #4
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 ff66 	bl	8007a98 <TIM_CCxChannelCmd>
      break;
 8006bcc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f042 0201 	orr.w	r2, r2, #1
 8006bdc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	f003 0302 	and.w	r3, r3, #2
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d128      	bne.n	8006c50 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d121      	bne.n	8006c50 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f06f 0202 	mvn.w	r2, #2
 8006c14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	f003 0303 	and.w	r3, r3, #3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d005      	beq.n	8006c36 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	4798      	blx	r3
 8006c34:	e009      	b.n	8006c4a <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	691b      	ldr	r3, [r3, #16]
 8006c56:	f003 0304 	and.w	r3, r3, #4
 8006c5a:	2b04      	cmp	r3, #4
 8006c5c:	d128      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	f003 0304 	and.w	r3, r3, #4
 8006c68:	2b04      	cmp	r3, #4
 8006c6a:	d121      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f06f 0204 	mvn.w	r2, #4
 8006c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2202      	movs	r2, #2
 8006c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d005      	beq.n	8006c96 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	4798      	blx	r3
 8006c94:	e009      	b.n	8006caa <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	f003 0308 	and.w	r3, r3, #8
 8006cba:	2b08      	cmp	r3, #8
 8006cbc:	d128      	bne.n	8006d10 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f003 0308 	and.w	r3, r3, #8
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d121      	bne.n	8006d10 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f06f 0208 	mvn.w	r2, #8
 8006cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2204      	movs	r2, #4
 8006cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d005      	beq.n	8006cf6 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	4798      	blx	r3
 8006cf4:	e009      	b.n	8006d0a <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	f003 0310 	and.w	r3, r3, #16
 8006d1a:	2b10      	cmp	r3, #16
 8006d1c:	d128      	bne.n	8006d70 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	f003 0310 	and.w	r3, r3, #16
 8006d28:	2b10      	cmp	r3, #16
 8006d2a:	d121      	bne.n	8006d70 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f06f 0210 	mvn.w	r2, #16
 8006d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2208      	movs	r2, #8
 8006d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	69db      	ldr	r3, [r3, #28]
 8006d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d005      	beq.n	8006d56 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	4798      	blx	r3
 8006d54:	e009      	b.n	8006d6a <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d110      	bne.n	8006da0 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	f003 0301 	and.w	r3, r3, #1
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d109      	bne.n	8006da0 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f06f 0201 	mvn.w	r2, #1
 8006d94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006daa:	2b80      	cmp	r3, #128	; 0x80
 8006dac:	d110      	bne.n	8006dd0 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006db8:	2b80      	cmp	r3, #128	; 0x80
 8006dba:	d109      	bne.n	8006dd0 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dda:	2b40      	cmp	r3, #64	; 0x40
 8006ddc:	d110      	bne.n	8006e00 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006de8:	2b40      	cmp	r3, #64	; 0x40
 8006dea:	d109      	bne.n	8006e00 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	f003 0320 	and.w	r3, r3, #32
 8006e0a:	2b20      	cmp	r3, #32
 8006e0c:	d110      	bne.n	8006e30 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	f003 0320 	and.w	r3, r3, #32
 8006e18:	2b20      	cmp	r3, #32
 8006e1a:	d109      	bne.n	8006e30 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f06f 0220 	mvn.w	r2, #32
 8006e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e30:	bf00      	nop
 8006e32:	3708      	adds	r7, #8
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b086      	sub	sp, #24
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e44:	2300      	movs	r3, #0
 8006e46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d101      	bne.n	8006e56 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006e52:	2302      	movs	r3, #2
 8006e54:	e048      	b.n	8006ee8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b0c      	cmp	r3, #12
 8006e62:	d839      	bhi.n	8006ed8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8006e64:	a201      	add	r2, pc, #4	; (adr r2, 8006e6c <HAL_TIM_OC_ConfigChannel+0x34>)
 8006e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6a:	bf00      	nop
 8006e6c:	08006ea1 	.word	0x08006ea1
 8006e70:	08006ed9 	.word	0x08006ed9
 8006e74:	08006ed9 	.word	0x08006ed9
 8006e78:	08006ed9 	.word	0x08006ed9
 8006e7c:	08006eaf 	.word	0x08006eaf
 8006e80:	08006ed9 	.word	0x08006ed9
 8006e84:	08006ed9 	.word	0x08006ed9
 8006e88:	08006ed9 	.word	0x08006ed9
 8006e8c:	08006ebd 	.word	0x08006ebd
 8006e90:	08006ed9 	.word	0x08006ed9
 8006e94:	08006ed9 	.word	0x08006ed9
 8006e98:	08006ed9 	.word	0x08006ed9
 8006e9c:	08006ecb 	.word	0x08006ecb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68b9      	ldr	r1, [r7, #8]
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f000 fbd0 	bl	800764c <TIM_OC1_SetConfig>
      break;
 8006eac:	e017      	b.n	8006ede <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	68b9      	ldr	r1, [r7, #8]
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f000 fc2f 	bl	8007718 <TIM_OC2_SetConfig>
      break;
 8006eba:	e010      	b.n	8006ede <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68b9      	ldr	r1, [r7, #8]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f000 fc94 	bl	80077f0 <TIM_OC3_SetConfig>
      break;
 8006ec8:	e009      	b.n	8006ede <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68b9      	ldr	r1, [r7, #8]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 fcf7 	bl	80078c4 <TIM_OC4_SetConfig>
      break;
 8006ed6:	e002      	b.n	8006ede <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	75fb      	strb	r3, [r7, #23]
      break;
 8006edc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3718      	adds	r7, #24
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b086      	sub	sp, #24
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006efc:	2300      	movs	r3, #0
 8006efe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d101      	bne.n	8006f0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	e0ae      	b.n	800706c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2b0c      	cmp	r3, #12
 8006f1a:	f200 809f 	bhi.w	800705c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006f1e:	a201      	add	r2, pc, #4	; (adr r2, 8006f24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f24:	08006f59 	.word	0x08006f59
 8006f28:	0800705d 	.word	0x0800705d
 8006f2c:	0800705d 	.word	0x0800705d
 8006f30:	0800705d 	.word	0x0800705d
 8006f34:	08006f99 	.word	0x08006f99
 8006f38:	0800705d 	.word	0x0800705d
 8006f3c:	0800705d 	.word	0x0800705d
 8006f40:	0800705d 	.word	0x0800705d
 8006f44:	08006fdb 	.word	0x08006fdb
 8006f48:	0800705d 	.word	0x0800705d
 8006f4c:	0800705d 	.word	0x0800705d
 8006f50:	0800705d 	.word	0x0800705d
 8006f54:	0800701b 	.word	0x0800701b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68b9      	ldr	r1, [r7, #8]
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 fb74 	bl	800764c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	699a      	ldr	r2, [r3, #24]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0208 	orr.w	r2, r2, #8
 8006f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	699a      	ldr	r2, [r3, #24]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f022 0204 	bic.w	r2, r2, #4
 8006f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6999      	ldr	r1, [r3, #24]
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	691a      	ldr	r2, [r3, #16]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	430a      	orrs	r2, r1
 8006f94:	619a      	str	r2, [r3, #24]
      break;
 8006f96:	e064      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68b9      	ldr	r1, [r7, #8]
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f000 fbba 	bl	8007718 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	699a      	ldr	r2, [r3, #24]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	699a      	ldr	r2, [r3, #24]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	6999      	ldr	r1, [r3, #24]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	021a      	lsls	r2, r3, #8
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	430a      	orrs	r2, r1
 8006fd6:	619a      	str	r2, [r3, #24]
      break;
 8006fd8:	e043      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68b9      	ldr	r1, [r7, #8]
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f000 fc05 	bl	80077f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	69da      	ldr	r2, [r3, #28]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f042 0208 	orr.w	r2, r2, #8
 8006ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	69da      	ldr	r2, [r3, #28]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f022 0204 	bic.w	r2, r2, #4
 8007004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	69d9      	ldr	r1, [r3, #28]
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	691a      	ldr	r2, [r3, #16]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	430a      	orrs	r2, r1
 8007016:	61da      	str	r2, [r3, #28]
      break;
 8007018:	e023      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68b9      	ldr	r1, [r7, #8]
 8007020:	4618      	mov	r0, r3
 8007022:	f000 fc4f 	bl	80078c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	69da      	ldr	r2, [r3, #28]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007034:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69da      	ldr	r2, [r3, #28]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007044:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69d9      	ldr	r1, [r3, #28]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	021a      	lsls	r2, r3, #8
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	430a      	orrs	r2, r1
 8007058:	61da      	str	r2, [r3, #28]
      break;
 800705a:	e002      	b.n	8007062 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	75fb      	strb	r3, [r7, #23]
      break;
 8007060:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2200      	movs	r2, #0
 8007066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800706a:	7dfb      	ldrb	r3, [r7, #23]
}
 800706c:	4618      	mov	r0, r3
 800706e:	3718      	adds	r7, #24
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800707e:	2300      	movs	r3, #0
 8007080:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007088:	2b01      	cmp	r3, #1
 800708a:	d101      	bne.n	8007090 <HAL_TIM_ConfigClockSource+0x1c>
 800708c:	2302      	movs	r3, #2
 800708e:	e0b4      	b.n	80071fa <HAL_TIM_ConfigClockSource+0x186>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80070ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070c8:	d03e      	beq.n	8007148 <HAL_TIM_ConfigClockSource+0xd4>
 80070ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ce:	f200 8087 	bhi.w	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d6:	f000 8086 	beq.w	80071e6 <HAL_TIM_ConfigClockSource+0x172>
 80070da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070de:	d87f      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070e0:	2b70      	cmp	r3, #112	; 0x70
 80070e2:	d01a      	beq.n	800711a <HAL_TIM_ConfigClockSource+0xa6>
 80070e4:	2b70      	cmp	r3, #112	; 0x70
 80070e6:	d87b      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070e8:	2b60      	cmp	r3, #96	; 0x60
 80070ea:	d050      	beq.n	800718e <HAL_TIM_ConfigClockSource+0x11a>
 80070ec:	2b60      	cmp	r3, #96	; 0x60
 80070ee:	d877      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070f0:	2b50      	cmp	r3, #80	; 0x50
 80070f2:	d03c      	beq.n	800716e <HAL_TIM_ConfigClockSource+0xfa>
 80070f4:	2b50      	cmp	r3, #80	; 0x50
 80070f6:	d873      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 80070f8:	2b40      	cmp	r3, #64	; 0x40
 80070fa:	d058      	beq.n	80071ae <HAL_TIM_ConfigClockSource+0x13a>
 80070fc:	2b40      	cmp	r3, #64	; 0x40
 80070fe:	d86f      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007100:	2b30      	cmp	r3, #48	; 0x30
 8007102:	d064      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 8007104:	2b30      	cmp	r3, #48	; 0x30
 8007106:	d86b      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007108:	2b20      	cmp	r3, #32
 800710a:	d060      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 800710c:	2b20      	cmp	r3, #32
 800710e:	d867      	bhi.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007110:	2b00      	cmp	r3, #0
 8007112:	d05c      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 8007114:	2b10      	cmp	r3, #16
 8007116:	d05a      	beq.n	80071ce <HAL_TIM_ConfigClockSource+0x15a>
 8007118:	e062      	b.n	80071e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	6899      	ldr	r1, [r3, #8]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	685a      	ldr	r2, [r3, #4]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	f000 fc95 	bl	8007a58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800713c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	609a      	str	r2, [r3, #8]
      break;
 8007146:	e04f      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6818      	ldr	r0, [r3, #0]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	6899      	ldr	r1, [r3, #8]
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	685a      	ldr	r2, [r3, #4]
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f000 fc7e 	bl	8007a58 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689a      	ldr	r2, [r3, #8]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800716a:	609a      	str	r2, [r3, #8]
      break;
 800716c:	e03c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6818      	ldr	r0, [r3, #0]
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	6859      	ldr	r1, [r3, #4]
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	461a      	mov	r2, r3
 800717c:	f000 fbf2 	bl	8007964 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2150      	movs	r1, #80	; 0x50
 8007186:	4618      	mov	r0, r3
 8007188:	f000 fc4b 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 800718c:	e02c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6818      	ldr	r0, [r3, #0]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	6859      	ldr	r1, [r3, #4]
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	461a      	mov	r2, r3
 800719c:	f000 fc11 	bl	80079c2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2160      	movs	r1, #96	; 0x60
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 fc3b 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 80071ac:	e01c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6818      	ldr	r0, [r3, #0]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	6859      	ldr	r1, [r3, #4]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	461a      	mov	r2, r3
 80071bc:	f000 fbd2 	bl	8007964 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2140      	movs	r1, #64	; 0x40
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 fc2b 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 80071cc:	e00c      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4619      	mov	r1, r3
 80071d8:	4610      	mov	r0, r2
 80071da:	f000 fc22 	bl	8007a22 <TIM_ITRx_SetConfig>
      break;
 80071de:	e003      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	73fb      	strb	r3, [r7, #15]
      break;
 80071e4:	e000      	b.n	80071e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80071e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80071f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800720a:	bf00      	nop
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800721e:	bf00      	nop
 8007220:	370c      	adds	r7, #12
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr

0800722a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800722a:	b480      	push	{r7}
 800722c:	b083      	sub	sp, #12
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007232:	bf00      	nop
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800723e:	b480      	push	{r7}
 8007240:	b083      	sub	sp, #12
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007246:	bf00      	nop
 8007248:	370c      	adds	r7, #12
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr

08007252 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007252:	b480      	push	{r7}
 8007254:	b083      	sub	sp, #12
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800725a:	bf00      	nop
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr

08007266 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007266:	b480      	push	{r7}
 8007268:	b083      	sub	sp, #12
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800726e:	bf00      	nop
 8007270:	370c      	adds	r7, #12
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800727a:	b480      	push	{r7}
 800727c:	b083      	sub	sp, #12
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007282:	bf00      	nop
 8007284:	370c      	adds	r7, #12
 8007286:	46bd      	mov	sp, r7
 8007288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728c:	4770      	bx	lr

0800728e <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800728e:	b480      	push	{r7}
 8007290:	b083      	sub	sp, #12
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8007296:	bf00      	nop
 8007298:	370c      	adds	r7, #12
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr

080072a2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80072a2:	b480      	push	{r7}
 80072a4:	b083      	sub	sp, #12
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80072aa:	bf00      	nop
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr
	...

080072b8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b087      	sub	sp, #28
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	460b      	mov	r3, r1
 80072c2:	607a      	str	r2, [r7, #4]
 80072c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80072c6:	2300      	movs	r3, #0
 80072c8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d101      	bne.n	80072d4 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e135      	b.n	8007540 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d101      	bne.n	80072e2 <HAL_TIM_RegisterCallback+0x2a>
 80072de:	2302      	movs	r3, #2
 80072e0:	e12e      	b.n	8007540 <HAL_TIM_RegisterCallback+0x288>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	f040 80ba 	bne.w	800746c <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 80072f8:	7afb      	ldrb	r3, [r7, #11]
 80072fa:	2b1a      	cmp	r3, #26
 80072fc:	f200 80b3 	bhi.w	8007466 <HAL_TIM_RegisterCallback+0x1ae>
 8007300:	a201      	add	r2, pc, #4	; (adr r2, 8007308 <HAL_TIM_RegisterCallback+0x50>)
 8007302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007306:	bf00      	nop
 8007308:	08007375 	.word	0x08007375
 800730c:	0800737d 	.word	0x0800737d
 8007310:	08007385 	.word	0x08007385
 8007314:	0800738d 	.word	0x0800738d
 8007318:	08007395 	.word	0x08007395
 800731c:	0800739d 	.word	0x0800739d
 8007320:	080073a5 	.word	0x080073a5
 8007324:	080073ad 	.word	0x080073ad
 8007328:	080073b5 	.word	0x080073b5
 800732c:	080073bd 	.word	0x080073bd
 8007330:	080073c5 	.word	0x080073c5
 8007334:	080073cd 	.word	0x080073cd
 8007338:	080073d5 	.word	0x080073d5
 800733c:	080073dd 	.word	0x080073dd
 8007340:	080073e5 	.word	0x080073e5
 8007344:	080073ef 	.word	0x080073ef
 8007348:	080073f9 	.word	0x080073f9
 800734c:	08007403 	.word	0x08007403
 8007350:	0800740d 	.word	0x0800740d
 8007354:	08007417 	.word	0x08007417
 8007358:	08007421 	.word	0x08007421
 800735c:	0800742b 	.word	0x0800742b
 8007360:	08007435 	.word	0x08007435
 8007364:	0800743f 	.word	0x0800743f
 8007368:	08007449 	.word	0x08007449
 800736c:	08007453 	.word	0x08007453
 8007370:	0800745d 	.word	0x0800745d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800737a:	e0dc      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8007382:	e0d8      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800738a:	e0d4      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8007392:	e0d0      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800739a:	e0cc      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 80073a2:	e0c8      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 80073aa:	e0c4      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 80073b2:	e0c0      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 80073ba:	e0bc      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80073c2:	e0b8      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80073ca:	e0b4      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 80073d2:	e0b0      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 80073da:	e0ac      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 80073e2:	e0a8      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 80073ec:	e0a3      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 80073f6:	e09e      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8007400:	e099      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800740a:	e094      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8007414:	e08f      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 800741e:	e08a      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 8007428:	e085      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 8007432:	e080      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 800743c:	e07b      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 8007446:	e076      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8007450:	e071      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800745a:	e06c      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8007464:	e067      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	75fb      	strb	r3, [r7, #23]
        break;
 800746a:	e064      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007472:	b2db      	uxtb	r3, r3
 8007474:	2b00      	cmp	r3, #0
 8007476:	d15c      	bne.n	8007532 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8007478:	7afb      	ldrb	r3, [r7, #11]
 800747a:	2b0d      	cmp	r3, #13
 800747c:	d856      	bhi.n	800752c <HAL_TIM_RegisterCallback+0x274>
 800747e:	a201      	add	r2, pc, #4	; (adr r2, 8007484 <HAL_TIM_RegisterCallback+0x1cc>)
 8007480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007484:	080074bd 	.word	0x080074bd
 8007488:	080074c5 	.word	0x080074c5
 800748c:	080074cd 	.word	0x080074cd
 8007490:	080074d5 	.word	0x080074d5
 8007494:	080074dd 	.word	0x080074dd
 8007498:	080074e5 	.word	0x080074e5
 800749c:	080074ed 	.word	0x080074ed
 80074a0:	080074f5 	.word	0x080074f5
 80074a4:	080074fd 	.word	0x080074fd
 80074a8:	08007505 	.word	0x08007505
 80074ac:	0800750d 	.word	0x0800750d
 80074b0:	08007515 	.word	0x08007515
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	08007525 	.word	0x08007525
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 80074c2:	e038      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80074ca:	e034      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 80074d2:	e030      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80074da:	e02c      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 80074e2:	e028      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 80074ea:	e024      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 80074f2:	e020      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 80074fa:	e01c      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8007502:	e018      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800750a:	e014      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007512:	e010      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800751a:	e00c      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8007522:	e008      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800752a:	e004      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	75fb      	strb	r3, [r7, #23]
        break;
 8007530:	e001      	b.n	8007536 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800753e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007540:	4618      	mov	r0, r3
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800754c:	b480      	push	{r7}
 800754e:	b085      	sub	sp, #20
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a34      	ldr	r2, [pc, #208]	; (8007630 <TIM_Base_SetConfig+0xe4>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d00f      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800756a:	d00b      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a31      	ldr	r2, [pc, #196]	; (8007634 <TIM_Base_SetConfig+0xe8>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d007      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a30      	ldr	r2, [pc, #192]	; (8007638 <TIM_Base_SetConfig+0xec>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d003      	beq.n	8007584 <TIM_Base_SetConfig+0x38>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a2f      	ldr	r2, [pc, #188]	; (800763c <TIM_Base_SetConfig+0xf0>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d108      	bne.n	8007596 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800758a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	4313      	orrs	r3, r2
 8007594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a25      	ldr	r2, [pc, #148]	; (8007630 <TIM_Base_SetConfig+0xe4>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d01b      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075a4:	d017      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a22      	ldr	r2, [pc, #136]	; (8007634 <TIM_Base_SetConfig+0xe8>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d013      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a21      	ldr	r2, [pc, #132]	; (8007638 <TIM_Base_SetConfig+0xec>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d00f      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4a20      	ldr	r2, [pc, #128]	; (800763c <TIM_Base_SetConfig+0xf0>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d00b      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a1f      	ldr	r2, [pc, #124]	; (8007640 <TIM_Base_SetConfig+0xf4>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d007      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a1e      	ldr	r2, [pc, #120]	; (8007644 <TIM_Base_SetConfig+0xf8>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d003      	beq.n	80075d6 <TIM_Base_SetConfig+0x8a>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a1d      	ldr	r2, [pc, #116]	; (8007648 <TIM_Base_SetConfig+0xfc>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d108      	bne.n	80075e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	695b      	ldr	r3, [r3, #20]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	68fa      	ldr	r2, [r7, #12]
 80075fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	689a      	ldr	r2, [r3, #8]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a08      	ldr	r2, [pc, #32]	; (8007630 <TIM_Base_SetConfig+0xe4>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d103      	bne.n	800761c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	691a      	ldr	r2, [r3, #16]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	615a      	str	r2, [r3, #20]
}
 8007622:	bf00      	nop
 8007624:	3714      	adds	r7, #20
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	40010000 	.word	0x40010000
 8007634:	40000400 	.word	0x40000400
 8007638:	40000800 	.word	0x40000800
 800763c:	40000c00 	.word	0x40000c00
 8007640:	40014000 	.word	0x40014000
 8007644:	40014400 	.word	0x40014400
 8007648:	40014800 	.word	0x40014800

0800764c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800764c:	b480      	push	{r7}
 800764e:	b087      	sub	sp, #28
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a1b      	ldr	r3, [r3, #32]
 800765a:	f023 0201 	bic.w	r2, r3, #1
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	699b      	ldr	r3, [r3, #24]
 8007672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800767a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f023 0303 	bic.w	r3, r3, #3
 8007682:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	4313      	orrs	r3, r2
 800768c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	f023 0302 	bic.w	r3, r3, #2
 8007694:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	4313      	orrs	r3, r2
 800769e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a1c      	ldr	r2, [pc, #112]	; (8007714 <TIM_OC1_SetConfig+0xc8>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d10c      	bne.n	80076c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	f023 0308 	bic.w	r3, r3, #8
 80076ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	f023 0304 	bic.w	r3, r3, #4
 80076c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a13      	ldr	r2, [pc, #76]	; (8007714 <TIM_OC1_SetConfig+0xc8>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d111      	bne.n	80076ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	693a      	ldr	r2, [r7, #16]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	693a      	ldr	r2, [r7, #16]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	693a      	ldr	r2, [r7, #16]
 80076f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	685a      	ldr	r2, [r3, #4]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	621a      	str	r2, [r3, #32]
}
 8007708:	bf00      	nop
 800770a:	371c      	adds	r7, #28
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr
 8007714:	40010000 	.word	0x40010000

08007718 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007718:	b480      	push	{r7}
 800771a:	b087      	sub	sp, #28
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	f023 0210 	bic.w	r2, r3, #16
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a1b      	ldr	r3, [r3, #32]
 8007732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800774e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	021b      	lsls	r3, r3, #8
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	4313      	orrs	r3, r2
 800775a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	f023 0320 	bic.w	r3, r3, #32
 8007762:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	011b      	lsls	r3, r3, #4
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	4313      	orrs	r3, r2
 800776e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a1e      	ldr	r2, [pc, #120]	; (80077ec <TIM_OC2_SetConfig+0xd4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d10d      	bne.n	8007794 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800777e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	011b      	lsls	r3, r3, #4
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	4313      	orrs	r3, r2
 800778a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007792:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a15      	ldr	r2, [pc, #84]	; (80077ec <TIM_OC2_SetConfig+0xd4>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d113      	bne.n	80077c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	693a      	ldr	r2, [r7, #16]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	621a      	str	r2, [r3, #32]
}
 80077de:	bf00      	nop
 80077e0:	371c      	adds	r7, #28
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	40010000 	.word	0x40010000

080077f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a1b      	ldr	r3, [r3, #32]
 800780a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800781e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f023 0303 	bic.w	r3, r3, #3
 8007826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	4313      	orrs	r3, r2
 8007830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	021b      	lsls	r3, r3, #8
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	4313      	orrs	r3, r2
 8007844:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a1d      	ldr	r2, [pc, #116]	; (80078c0 <TIM_OC3_SetConfig+0xd0>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d10d      	bne.n	800786a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007854:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	021b      	lsls	r3, r3, #8
 800785c:	697a      	ldr	r2, [r7, #20]
 800785e:	4313      	orrs	r3, r2
 8007860:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007868:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a14      	ldr	r2, [pc, #80]	; (80078c0 <TIM_OC3_SetConfig+0xd0>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d113      	bne.n	800789a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	695b      	ldr	r3, [r3, #20]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	011b      	lsls	r3, r3, #4
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	4313      	orrs	r3, r2
 8007898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	685a      	ldr	r2, [r3, #4]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	697a      	ldr	r2, [r7, #20]
 80078b2:	621a      	str	r2, [r3, #32]
}
 80078b4:	bf00      	nop
 80078b6:	371c      	adds	r7, #28
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr
 80078c0:	40010000 	.word	0x40010000

080078c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	69db      	ldr	r3, [r3, #28]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	021b      	lsls	r3, r3, #8
 8007902:	68fa      	ldr	r2, [r7, #12]
 8007904:	4313      	orrs	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800790e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	031b      	lsls	r3, r3, #12
 8007916:	693a      	ldr	r2, [r7, #16]
 8007918:	4313      	orrs	r3, r2
 800791a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a10      	ldr	r2, [pc, #64]	; (8007960 <TIM_OC4_SetConfig+0x9c>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d109      	bne.n	8007938 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800792a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	695b      	ldr	r3, [r3, #20]
 8007930:	019b      	lsls	r3, r3, #6
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	4313      	orrs	r3, r2
 8007936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	697a      	ldr	r2, [r7, #20]
 800793c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	621a      	str	r2, [r3, #32]
}
 8007952:	bf00      	nop
 8007954:	371c      	adds	r7, #28
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	40010000 	.word	0x40010000

08007964 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007964:	b480      	push	{r7}
 8007966:	b087      	sub	sp, #28
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6a1b      	ldr	r3, [r3, #32]
 8007974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	f023 0201 	bic.w	r2, r3, #1
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800798e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	011b      	lsls	r3, r3, #4
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	4313      	orrs	r3, r2
 8007998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f023 030a 	bic.w	r3, r3, #10
 80079a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	621a      	str	r2, [r3, #32]
}
 80079b6:	bf00      	nop
 80079b8:	371c      	adds	r7, #28
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079c2:	b480      	push	{r7}
 80079c4:	b087      	sub	sp, #28
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	60f8      	str	r0, [r7, #12]
 80079ca:	60b9      	str	r1, [r7, #8]
 80079cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6a1b      	ldr	r3, [r3, #32]
 80079d2:	f023 0210 	bic.w	r2, r3, #16
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6a1b      	ldr	r3, [r3, #32]
 80079e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	031b      	lsls	r3, r3, #12
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	621a      	str	r2, [r3, #32]
}
 8007a16:	bf00      	nop
 8007a18:	371c      	adds	r7, #28
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr

08007a22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a22:	b480      	push	{r7}
 8007a24:	b085      	sub	sp, #20
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
 8007a2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	f043 0307 	orr.w	r3, r3, #7
 8007a44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68fa      	ldr	r2, [r7, #12]
 8007a4a:	609a      	str	r2, [r3, #8]
}
 8007a4c:	bf00      	nop
 8007a4e:	3714      	adds	r7, #20
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	607a      	str	r2, [r7, #4]
 8007a64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	021a      	lsls	r2, r3, #8
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	609a      	str	r2, [r3, #8]
}
 8007a8c:	bf00      	nop
 8007a8e:	371c      	adds	r7, #28
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b087      	sub	sp, #28
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	f003 031f 	and.w	r3, r3, #31
 8007aaa:	2201      	movs	r2, #1
 8007aac:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a1a      	ldr	r2, [r3, #32]
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	43db      	mvns	r3, r3
 8007aba:	401a      	ands	r2, r3
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6a1a      	ldr	r2, [r3, #32]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	f003 031f 	and.w	r3, r3, #31
 8007aca:	6879      	ldr	r1, [r7, #4]
 8007acc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ad0:	431a      	orrs	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	621a      	str	r2, [r3, #32]
}
 8007ad6:	bf00      	nop
 8007ad8:	371c      	adds	r7, #28
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
	...

08007ae4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a1c      	ldr	r2, [pc, #112]	; (8007b60 <TIM_ResetCallback+0x7c>)
 8007af0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a1b      	ldr	r2, [pc, #108]	; (8007b64 <TIM_ResetCallback+0x80>)
 8007af8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a1a      	ldr	r2, [pc, #104]	; (8007b68 <TIM_ResetCallback+0x84>)
 8007b00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a19      	ldr	r2, [pc, #100]	; (8007b6c <TIM_ResetCallback+0x88>)
 8007b08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	4a18      	ldr	r2, [pc, #96]	; (8007b70 <TIM_ResetCallback+0x8c>)
 8007b10:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	4a17      	ldr	r2, [pc, #92]	; (8007b74 <TIM_ResetCallback+0x90>)
 8007b18:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	4a16      	ldr	r2, [pc, #88]	; (8007b78 <TIM_ResetCallback+0x94>)
 8007b20:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a15      	ldr	r2, [pc, #84]	; (8007b7c <TIM_ResetCallback+0x98>)
 8007b28:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a14      	ldr	r2, [pc, #80]	; (8007b80 <TIM_ResetCallback+0x9c>)
 8007b30:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a13      	ldr	r2, [pc, #76]	; (8007b84 <TIM_ResetCallback+0xa0>)
 8007b38:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a12      	ldr	r2, [pc, #72]	; (8007b88 <TIM_ResetCallback+0xa4>)
 8007b40:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a11      	ldr	r2, [pc, #68]	; (8007b8c <TIM_ResetCallback+0xa8>)
 8007b48:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a10      	ldr	r2, [pc, #64]	; (8007b90 <TIM_ResetCallback+0xac>)
 8007b50:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr
 8007b60:	08002f3d 	.word	0x08002f3d
 8007b64:	08007203 	.word	0x08007203
 8007b68:	0800727b 	.word	0x0800727b
 8007b6c:	0800728f 	.word	0x0800728f
 8007b70:	0800722b 	.word	0x0800722b
 8007b74:	0800723f 	.word	0x0800723f
 8007b78:	08007217 	.word	0x08007217
 8007b7c:	08007253 	.word	0x08007253
 8007b80:	08007267 	.word	0x08007267
 8007b84:	080072a3 	.word	0x080072a3
 8007b88:	08007c71 	.word	0x08007c71
 8007b8c:	08007c85 	.word	0x08007c85
 8007b90:	08007c99 	.word	0x08007c99

08007b94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b085      	sub	sp, #20
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d101      	bne.n	8007bac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ba8:	2302      	movs	r3, #2
 8007baa:	e050      	b.n	8007c4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2202      	movs	r2, #2
 8007bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a1c      	ldr	r2, [pc, #112]	; (8007c5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d018      	beq.n	8007c22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf8:	d013      	beq.n	8007c22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a18      	ldr	r2, [pc, #96]	; (8007c60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d00e      	beq.n	8007c22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a16      	ldr	r2, [pc, #88]	; (8007c64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d009      	beq.n	8007c22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a15      	ldr	r2, [pc, #84]	; (8007c68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d004      	beq.n	8007c22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a13      	ldr	r2, [pc, #76]	; (8007c6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d10c      	bne.n	8007c3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	68ba      	ldr	r2, [r7, #8]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c4c:	2300      	movs	r3, #0
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3714      	adds	r7, #20
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr
 8007c5a:	bf00      	nop
 8007c5c:	40010000 	.word	0x40010000
 8007c60:	40000400 	.word	0x40000400
 8007c64:	40000800 	.word	0x40000800
 8007c68:	40000c00 	.word	0x40000c00
 8007c6c:	40014000 	.word	0x40014000

08007c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b083      	sub	sp, #12
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c78:	bf00      	nop
 8007c7a:	370c      	adds	r7, #12
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007c8c:	bf00      	nop
 8007c8e:	370c      	adds	r7, #12
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ca0:	bf00      	nop
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d101      	bne.n	8007cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e04a      	b.n	8007d54 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d111      	bne.n	8007cee <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f000 fd2c 	bl	8008730 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d102      	bne.n	8007ce6 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	4a1e      	ldr	r2, [pc, #120]	; (8007d5c <HAL_UART_Init+0xb0>)
 8007ce4:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2224      	movs	r2, #36	; 0x24
 8007cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68da      	ldr	r2, [r3, #12]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d04:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fff6 	bl	8008cf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	691a      	ldr	r2, [r3, #16]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d1a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	695a      	ldr	r2, [r3, #20]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d2a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68da      	ldr	r2, [r3, #12]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d3a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2220      	movs	r2, #32
 8007d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2220      	movs	r2, #32
 8007d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d52:	2300      	movs	r3, #0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3708      	adds	r7, #8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	0800376d 	.word	0x0800376d

08007d60 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b087      	sub	sp, #28
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	460b      	mov	r3, r1
 8007d6a:	607a      	str	r2, [r7, #4]
 8007d6c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d107      	bne.n	8007d88 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d7c:	f043 0220 	orr.w	r2, r3, #32
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	e08c      	b.n	8007ea2 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d101      	bne.n	8007d96 <HAL_UART_RegisterCallback+0x36>
 8007d92:	2302      	movs	r3, #2
 8007d94:	e085      	b.n	8007ea2 <HAL_UART_RegisterCallback+0x142>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	2b20      	cmp	r3, #32
 8007da8:	d151      	bne.n	8007e4e <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 8007daa:	7afb      	ldrb	r3, [r7, #11]
 8007dac:	2b0c      	cmp	r3, #12
 8007dae:	d845      	bhi.n	8007e3c <HAL_UART_RegisterCallback+0xdc>
 8007db0:	a201      	add	r2, pc, #4	; (adr r2, 8007db8 <HAL_UART_RegisterCallback+0x58>)
 8007db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db6:	bf00      	nop
 8007db8:	08007ded 	.word	0x08007ded
 8007dbc:	08007df5 	.word	0x08007df5
 8007dc0:	08007dfd 	.word	0x08007dfd
 8007dc4:	08007e05 	.word	0x08007e05
 8007dc8:	08007e0d 	.word	0x08007e0d
 8007dcc:	08007e15 	.word	0x08007e15
 8007dd0:	08007e1d 	.word	0x08007e1d
 8007dd4:	08007e25 	.word	0x08007e25
 8007dd8:	08007e3d 	.word	0x08007e3d
 8007ddc:	08007e3d 	.word	0x08007e3d
 8007de0:	08007e3d 	.word	0x08007e3d
 8007de4:	08007e2d 	.word	0x08007e2d
 8007de8:	08007e35 	.word	0x08007e35
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8007df2:	e051      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8007dfa:	e04d      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8007e02:	e049      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8007e0a:	e045      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	687a      	ldr	r2, [r7, #4]
 8007e10:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8007e12:	e041      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8007e1a:	e03d      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8007e22:	e039      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8007e2a:	e035      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8007e32:	e031      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007e3a:	e02d      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e40:	f043 0220 	orr.w	r2, r3, #32
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	75fb      	strb	r3, [r7, #23]
        break;
 8007e4c:	e024      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d116      	bne.n	8007e88 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8007e5a:	7afb      	ldrb	r3, [r7, #11]
 8007e5c:	2b0b      	cmp	r3, #11
 8007e5e:	d002      	beq.n	8007e66 <HAL_UART_RegisterCallback+0x106>
 8007e60:	2b0c      	cmp	r3, #12
 8007e62:	d004      	beq.n	8007e6e <HAL_UART_RegisterCallback+0x10e>
 8007e64:	e007      	b.n	8007e76 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8007e6c:	e014      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007e74:	e010      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7a:	f043 0220 	orr.w	r2, r3, #32
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	75fb      	strb	r3, [r7, #23]
        break;
 8007e86:	e007      	b.n	8007e98 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8c:	f043 0220 	orr.w	r2, r3, #32
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	371c      	adds	r7, #28
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop

08007eb0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b084      	sub	sp, #16
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b20      	cmp	r3, #32
 8007ec8:	d11d      	bne.n	8007f06 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d002      	beq.n	8007ed6 <HAL_UART_Receive_IT+0x26>
 8007ed0:	88fb      	ldrh	r3, [r7, #6]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d101      	bne.n	8007eda <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e016      	b.n	8007f08 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d101      	bne.n	8007ee8 <HAL_UART_Receive_IT+0x38>
 8007ee4:	2302      	movs	r3, #2
 8007ee6:	e00f      	b.n	8007f08 <HAL_UART_Receive_IT+0x58>
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007ef6:	88fb      	ldrh	r3, [r7, #6]
 8007ef8:	461a      	mov	r2, r3
 8007efa:	68b9      	ldr	r1, [r7, #8]
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 fcf7 	bl	80088f0 <UART_Start_Receive_IT>
 8007f02:	4603      	mov	r3, r0
 8007f04:	e000      	b.n	8007f08 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007f06:	2302      	movs	r3, #2
  }
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3710      	adds	r7, #16
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b08c      	sub	sp, #48	; 0x30
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	2b20      	cmp	r3, #32
 8007f28:	d165      	bne.n	8007ff6 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d002      	beq.n	8007f36 <HAL_UART_Transmit_DMA+0x26>
 8007f30:	88fb      	ldrh	r3, [r7, #6]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d101      	bne.n	8007f3a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e05e      	b.n	8007ff8 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d101      	bne.n	8007f48 <HAL_UART_Transmit_DMA+0x38>
 8007f44:	2302      	movs	r3, #2
 8007f46:	e057      	b.n	8007ff8 <HAL_UART_Transmit_DMA+0xe8>
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007f50:	68ba      	ldr	r2, [r7, #8]
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	88fa      	ldrh	r2, [r7, #6]
 8007f5a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	88fa      	ldrh	r2, [r7, #6]
 8007f60:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2221      	movs	r2, #33	; 0x21
 8007f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f74:	4a22      	ldr	r2, [pc, #136]	; (8008000 <HAL_UART_Transmit_DMA+0xf0>)
 8007f76:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f7c:	4a21      	ldr	r2, [pc, #132]	; (8008004 <HAL_UART_Transmit_DMA+0xf4>)
 8007f7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f84:	4a20      	ldr	r2, [pc, #128]	; (8008008 <HAL_UART_Transmit_DMA+0xf8>)
 8007f86:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007f90:	f107 0308 	add.w	r3, r7, #8
 8007f94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9c:	6819      	ldr	r1, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	88fb      	ldrh	r3, [r7, #6]
 8007fa8:	f7fc fee2 	bl	8004d70 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007fb4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	3314      	adds	r3, #20
 8007fc4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	e853 3f00 	ldrex	r3, [r3]
 8007fcc:	617b      	str	r3, [r7, #20]
   return(result);
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3314      	adds	r3, #20
 8007fdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fde:	627a      	str	r2, [r7, #36]	; 0x24
 8007fe0:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe2:	6a39      	ldr	r1, [r7, #32]
 8007fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fe6:	e841 2300 	strex	r3, r2, [r1]
 8007fea:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1e5      	bne.n	8007fbe <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	e000      	b.n	8007ff8 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8007ff6:	2302      	movs	r3, #2
  }
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3730      	adds	r7, #48	; 0x30
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	080087a1 	.word	0x080087a1
 8008004:	0800883d 	.word	0x0800883d
 8008008:	0800885b 	.word	0x0800885b

0800800c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b09a      	sub	sp, #104	; 0x68
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	330c      	adds	r3, #12
 800801a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800801e:	e853 3f00 	ldrex	r3, [r3]
 8008022:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008024:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008026:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800802a:	667b      	str	r3, [r7, #100]	; 0x64
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	330c      	adds	r3, #12
 8008032:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008034:	657a      	str	r2, [r7, #84]	; 0x54
 8008036:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008038:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800803a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800803c:	e841 2300 	strex	r3, r2, [r1]
 8008040:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008042:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008044:	2b00      	cmp	r3, #0
 8008046:	d1e5      	bne.n	8008014 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	3314      	adds	r3, #20
 800804e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008052:	e853 3f00 	ldrex	r3, [r3]
 8008056:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805a:	f023 0301 	bic.w	r3, r3, #1
 800805e:	663b      	str	r3, [r7, #96]	; 0x60
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	3314      	adds	r3, #20
 8008066:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008068:	643a      	str	r2, [r7, #64]	; 0x40
 800806a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800806e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008070:	e841 2300 	strex	r3, r2, [r1]
 8008074:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1e5      	bne.n	8008048 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008080:	2b01      	cmp	r3, #1
 8008082:	d119      	bne.n	80080b8 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	330c      	adds	r3, #12
 800808a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800808c:	6a3b      	ldr	r3, [r7, #32]
 800808e:	e853 3f00 	ldrex	r3, [r3]
 8008092:	61fb      	str	r3, [r7, #28]
   return(result);
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	f023 0310 	bic.w	r3, r3, #16
 800809a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	330c      	adds	r3, #12
 80080a2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80080a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080ac:	e841 2300 	strex	r3, r2, [r1]
 80080b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1e5      	bne.n	8008084 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	695b      	ldr	r3, [r3, #20]
 80080be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080c2:	2b40      	cmp	r3, #64	; 0x40
 80080c4:	d136      	bne.n	8008134 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3314      	adds	r3, #20
 80080cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	e853 3f00 	ldrex	r3, [r3]
 80080d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	3314      	adds	r3, #20
 80080e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080e6:	61ba      	str	r2, [r7, #24]
 80080e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ea:	6979      	ldr	r1, [r7, #20]
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	613b      	str	r3, [r7, #16]
   return(result);
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e5      	bne.n	80080c6 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d018      	beq.n	8008134 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008106:	2200      	movs	r2, #0
 8008108:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810e:	4618      	mov	r0, r3
 8008110:	f7fc fe86 	bl	8004e20 <HAL_DMA_Abort>
 8008114:	4603      	mov	r3, r0
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00c      	beq.n	8008134 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800811e:	4618      	mov	r0, r3
 8008120:	f7fd f89a 	bl	8005258 <HAL_DMA_GetError>
 8008124:	4603      	mov	r3, r0
 8008126:	2b20      	cmp	r3, #32
 8008128:	d104      	bne.n	8008134 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2210      	movs	r2, #16
 800812e:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8008130:	2303      	movs	r3, #3
 8008132:	e00a      	b.n	800814a <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2220      	movs	r2, #32
 800813e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3768      	adds	r7, #104	; 0x68
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
	...

08008154 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b0ba      	sub	sp, #232	; 0xe8
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	695b      	ldr	r3, [r3, #20]
 8008176:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800817a:	2300      	movs	r3, #0
 800817c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008180:	2300      	movs	r3, #0
 8008182:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800818a:	f003 030f 	and.w	r3, r3, #15
 800818e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008192:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10f      	bne.n	80081ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800819a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800819e:	f003 0320 	and.w	r3, r3, #32
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d009      	beq.n	80081ba <HAL_UART_IRQHandler+0x66>
 80081a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fce3 	bl	8008b7e <UART_Receive_IT>
      return;
 80081b8:	e25b      	b.n	8008672 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f000 80e1 	beq.w	8008386 <HAL_UART_IRQHandler+0x232>
 80081c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081c8:	f003 0301 	and.w	r3, r3, #1
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d106      	bne.n	80081de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f000 80d4 	beq.w	8008386 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d00b      	beq.n	8008202 <HAL_UART_IRQHandler+0xae>
 80081ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d005      	beq.n	8008202 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081fa:	f043 0201 	orr.w	r2, r3, #1
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008206:	f003 0304 	and.w	r3, r3, #4
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00b      	beq.n	8008226 <HAL_UART_IRQHandler+0xd2>
 800820e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008212:	f003 0301 	and.w	r3, r3, #1
 8008216:	2b00      	cmp	r3, #0
 8008218:	d005      	beq.n	8008226 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821e:	f043 0202 	orr.w	r2, r3, #2
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800822a:	f003 0302 	and.w	r3, r3, #2
 800822e:	2b00      	cmp	r3, #0
 8008230:	d00b      	beq.n	800824a <HAL_UART_IRQHandler+0xf6>
 8008232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008236:	f003 0301 	and.w	r3, r3, #1
 800823a:	2b00      	cmp	r3, #0
 800823c:	d005      	beq.n	800824a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008242:	f043 0204 	orr.w	r2, r3, #4
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800824a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800824e:	f003 0308 	and.w	r3, r3, #8
 8008252:	2b00      	cmp	r3, #0
 8008254:	d011      	beq.n	800827a <HAL_UART_IRQHandler+0x126>
 8008256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800825a:	f003 0320 	and.w	r3, r3, #32
 800825e:	2b00      	cmp	r3, #0
 8008260:	d105      	bne.n	800826e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008266:	f003 0301 	and.w	r3, r3, #1
 800826a:	2b00      	cmp	r3, #0
 800826c:	d005      	beq.n	800827a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008272:	f043 0208 	orr.w	r2, r3, #8
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800827e:	2b00      	cmp	r3, #0
 8008280:	f000 81f2 	beq.w	8008668 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008288:	f003 0320 	and.w	r3, r3, #32
 800828c:	2b00      	cmp	r3, #0
 800828e:	d008      	beq.n	80082a2 <HAL_UART_IRQHandler+0x14e>
 8008290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008294:	f003 0320 	and.w	r3, r3, #32
 8008298:	2b00      	cmp	r3, #0
 800829a:	d002      	beq.n	80082a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fc6e 	bl	8008b7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ac:	2b40      	cmp	r3, #64	; 0x40
 80082ae:	bf0c      	ite	eq
 80082b0:	2301      	moveq	r3, #1
 80082b2:	2300      	movne	r3, #0
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082be:	f003 0308 	and.w	r3, r3, #8
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d103      	bne.n	80082ce <HAL_UART_IRQHandler+0x17a>
 80082c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d051      	beq.n	8008372 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 fb74 	bl	80089bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082de:	2b40      	cmp	r3, #64	; 0x40
 80082e0:	d142      	bne.n	8008368 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	3314      	adds	r3, #20
 80082e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80082f0:	e853 3f00 	ldrex	r3, [r3]
 80082f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80082f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80082fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008300:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	3314      	adds	r3, #20
 800830a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800830e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008312:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008316:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800831a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800831e:	e841 2300 	strex	r3, r2, [r1]
 8008322:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1d9      	bne.n	80082e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008332:	2b00      	cmp	r3, #0
 8008334:	d013      	beq.n	800835e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833a:	4a7f      	ldr	r2, [pc, #508]	; (8008538 <HAL_UART_IRQHandler+0x3e4>)
 800833c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008342:	4618      	mov	r0, r3
 8008344:	f7fc fddc 	bl	8004f00 <HAL_DMA_Abort_IT>
 8008348:	4603      	mov	r3, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d019      	beq.n	8008382 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008358:	4610      	mov	r0, r2
 800835a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800835c:	e011      	b.n	8008382 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008366:	e00c      	b.n	8008382 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008370:	e007      	b.n	8008382 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008380:	e172      	b.n	8008668 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008382:	bf00      	nop
    return;
 8008384:	e170      	b.n	8008668 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838a:	2b01      	cmp	r3, #1
 800838c:	f040 814c 	bne.w	8008628 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008394:	f003 0310 	and.w	r3, r3, #16
 8008398:	2b00      	cmp	r3, #0
 800839a:	f000 8145 	beq.w	8008628 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800839e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083a2:	f003 0310 	and.w	r3, r3, #16
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f000 813e 	beq.w	8008628 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083ac:	2300      	movs	r3, #0
 80083ae:	60bb      	str	r3, [r7, #8]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	60bb      	str	r3, [r7, #8]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	60bb      	str	r3, [r7, #8]
 80083c0:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	695b      	ldr	r3, [r3, #20]
 80083c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083cc:	2b40      	cmp	r3, #64	; 0x40
 80083ce:	f040 80b5 	bne.w	800853c <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80083de:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 8142 	beq.w	800866c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083f0:	429a      	cmp	r2, r3
 80083f2:	f080 813b 	bcs.w	800866c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083fc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008402:	69db      	ldr	r3, [r3, #28]
 8008404:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008408:	f000 8088 	beq.w	800851c <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	330c      	adds	r3, #12
 8008412:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008416:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008422:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008426:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800842a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	330c      	adds	r3, #12
 8008434:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008438:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800843c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008440:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008444:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008448:	e841 2300 	strex	r3, r2, [r1]
 800844c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008450:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1d9      	bne.n	800840c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	3314      	adds	r3, #20
 800845e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008460:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008462:	e853 3f00 	ldrex	r3, [r3]
 8008466:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008468:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800846a:	f023 0301 	bic.w	r3, r3, #1
 800846e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	3314      	adds	r3, #20
 8008478:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800847c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008480:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008482:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008484:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008488:	e841 2300 	strex	r3, r2, [r1]
 800848c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800848e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1e1      	bne.n	8008458 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	3314      	adds	r3, #20
 800849a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800849e:	e853 3f00 	ldrex	r3, [r3]
 80084a2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80084a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3314      	adds	r3, #20
 80084b4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80084b8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80084ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084bc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80084be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80084c0:	e841 2300 	strex	r3, r2, [r1]
 80084c4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80084c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1e3      	bne.n	8008494 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2220      	movs	r2, #32
 80084d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	330c      	adds	r3, #12
 80084e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084e4:	e853 3f00 	ldrex	r3, [r3]
 80084e8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80084ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084ec:	f023 0310 	bic.w	r3, r3, #16
 80084f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	330c      	adds	r3, #12
 80084fa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80084fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8008500:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008502:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008504:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008506:	e841 2300 	strex	r3, r2, [r1]
 800850a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800850c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1e3      	bne.n	80084da <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008516:	4618      	mov	r0, r3
 8008518:	f7fc fc82 	bl	8004e20 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8008528:	b292      	uxth	r2, r2
 800852a:	1a8a      	subs	r2, r1, r2
 800852c:	b292      	uxth	r2, r2
 800852e:	4611      	mov	r1, r2
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008534:	e09a      	b.n	800866c <HAL_UART_IRQHandler+0x518>
 8008536:	bf00      	nop
 8008538:	08008a83 	.word	0x08008a83
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008544:	b29b      	uxth	r3, r3
 8008546:	1ad3      	subs	r3, r2, r3
 8008548:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008550:	b29b      	uxth	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 808c 	beq.w	8008670 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008558:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800855c:	2b00      	cmp	r3, #0
 800855e:	f000 8087 	beq.w	8008670 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	330c      	adds	r3, #12
 8008568:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800856c:	e853 3f00 	ldrex	r3, [r3]
 8008570:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008574:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008578:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	330c      	adds	r3, #12
 8008582:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008586:	647a      	str	r2, [r7, #68]	; 0x44
 8008588:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800858c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800858e:	e841 2300 	strex	r3, r2, [r1]
 8008592:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1e3      	bne.n	8008562 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	3314      	adds	r3, #20
 80085a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a4:	e853 3f00 	ldrex	r3, [r3]
 80085a8:	623b      	str	r3, [r7, #32]
   return(result);
 80085aa:	6a3b      	ldr	r3, [r7, #32]
 80085ac:	f023 0301 	bic.w	r3, r3, #1
 80085b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3314      	adds	r3, #20
 80085ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80085be:	633a      	str	r2, [r7, #48]	; 0x30
 80085c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085c6:	e841 2300 	strex	r3, r2, [r1]
 80085ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1e3      	bne.n	800859a <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2220      	movs	r2, #32
 80085d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	330c      	adds	r3, #12
 80085e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	e853 3f00 	ldrex	r3, [r3]
 80085ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f023 0310 	bic.w	r3, r3, #16
 80085f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	330c      	adds	r3, #12
 8008600:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008604:	61fa      	str	r2, [r7, #28]
 8008606:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008608:	69b9      	ldr	r1, [r7, #24]
 800860a:	69fa      	ldr	r2, [r7, #28]
 800860c:	e841 2300 	strex	r3, r2, [r1]
 8008610:	617b      	str	r3, [r7, #20]
   return(result);
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d1e3      	bne.n	80085e0 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800861c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8008620:	4611      	mov	r1, r2
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008626:	e023      	b.n	8008670 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800862c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008630:	2b00      	cmp	r3, #0
 8008632:	d009      	beq.n	8008648 <HAL_UART_IRQHandler+0x4f4>
 8008634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800863c:	2b00      	cmp	r3, #0
 800863e:	d003      	beq.n	8008648 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 fa33 	bl	8008aac <UART_Transmit_IT>
    return;
 8008646:	e014      	b.n	8008672 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800864c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008650:	2b00      	cmp	r3, #0
 8008652:	d00e      	beq.n	8008672 <HAL_UART_IRQHandler+0x51e>
 8008654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800865c:	2b00      	cmp	r3, #0
 800865e:	d008      	beq.n	8008672 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f000 fa73 	bl	8008b4c <UART_EndTransmit_IT>
    return;
 8008666:	e004      	b.n	8008672 <HAL_UART_IRQHandler+0x51e>
    return;
 8008668:	bf00      	nop
 800866a:	e002      	b.n	8008672 <HAL_UART_IRQHandler+0x51e>
      return;
 800866c:	bf00      	nop
 800866e:	e000      	b.n	8008672 <HAL_UART_IRQHandler+0x51e>
      return;
 8008670:	bf00      	nop
  }
}
 8008672:	37e8      	adds	r7, #232	; 0xe8
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008680:	bf00      	nop
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800868c:	b480      	push	{r7}
 800868e:	b083      	sub	sp, #12
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008694:	bf00      	nop
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80086a8:	bf00      	nop
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80086bc:	bf00      	nop
 80086be:	370c      	adds	r7, #12
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr

080086c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80086d0:	bf00      	nop
 80086d2:	370c      	adds	r7, #12
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80086dc:	b480      	push	{r7}
 80086de:	b083      	sub	sp, #12
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80086e4:	bf00      	nop
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b083      	sub	sp, #12
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80086f8:	bf00      	nop
 80086fa:	370c      	adds	r7, #12
 80086fc:	46bd      	mov	sp, r7
 80086fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008702:	4770      	bx	lr

08008704 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800870c:	bf00      	nop
 800870e:	370c      	adds	r7, #12
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	460b      	mov	r3, r1
 8008722:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008724:	bf00      	nop
 8008726:	370c      	adds	r7, #12
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr

08008730 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	4a10      	ldr	r2, [pc, #64]	; (800877c <UART_InitCallbacksToDefault+0x4c>)
 800873c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4a0f      	ldr	r2, [pc, #60]	; (8008780 <UART_InitCallbacksToDefault+0x50>)
 8008742:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4a0f      	ldr	r2, [pc, #60]	; (8008784 <UART_InitCallbacksToDefault+0x54>)
 8008748:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a0e      	ldr	r2, [pc, #56]	; (8008788 <UART_InitCallbacksToDefault+0x58>)
 800874e:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4a0e      	ldr	r2, [pc, #56]	; (800878c <UART_InitCallbacksToDefault+0x5c>)
 8008754:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a0d      	ldr	r2, [pc, #52]	; (8008790 <UART_InitCallbacksToDefault+0x60>)
 800875a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	4a0d      	ldr	r2, [pc, #52]	; (8008794 <UART_InitCallbacksToDefault+0x64>)
 8008760:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a0c      	ldr	r2, [pc, #48]	; (8008798 <UART_InitCallbacksToDefault+0x68>)
 8008766:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a0c      	ldr	r2, [pc, #48]	; (800879c <UART_InitCallbacksToDefault+0x6c>)
 800876c:	669a      	str	r2, [r3, #104]	; 0x68

}
 800876e:	bf00      	nop
 8008770:	370c      	adds	r7, #12
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop
 800877c:	0800868d 	.word	0x0800868d
 8008780:	08008679 	.word	0x08008679
 8008784:	080086b5 	.word	0x080086b5
 8008788:	080086a1 	.word	0x080086a1
 800878c:	080086c9 	.word	0x080086c9
 8008790:	080086dd 	.word	0x080086dd
 8008794:	080086f1 	.word	0x080086f1
 8008798:	08008705 	.word	0x08008705
 800879c:	08008719 	.word	0x08008719

080087a0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b090      	sub	sp, #64	; 0x40
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d137      	bne.n	800882c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80087bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087be:	2200      	movs	r2, #0
 80087c0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80087c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	3314      	adds	r3, #20
 80087c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087cc:	e853 3f00 	ldrex	r3, [r3]
 80087d0:	623b      	str	r3, [r7, #32]
   return(result);
 80087d2:	6a3b      	ldr	r3, [r7, #32]
 80087d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80087da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	3314      	adds	r3, #20
 80087e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087e2:	633a      	str	r2, [r7, #48]	; 0x30
 80087e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087ea:	e841 2300 	strex	r3, r2, [r1]
 80087ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d1e5      	bne.n	80087c2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	330c      	adds	r3, #12
 80087fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	e853 3f00 	ldrex	r3, [r3]
 8008804:	60fb      	str	r3, [r7, #12]
   return(result);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800880c:	637b      	str	r3, [r7, #52]	; 0x34
 800880e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	330c      	adds	r3, #12
 8008814:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008816:	61fa      	str	r2, [r7, #28]
 8008818:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881a:	69b9      	ldr	r1, [r7, #24]
 800881c:	69fa      	ldr	r2, [r7, #28]
 800881e:	e841 2300 	strex	r3, r2, [r1]
 8008822:	617b      	str	r3, [r7, #20]
   return(result);
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1e5      	bne.n	80087f6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800882a:	e003      	b.n	8008834 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800882c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800882e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008830:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008832:	4798      	blx	r3
}
 8008834:	bf00      	nop
 8008836:	3740      	adds	r7, #64	; 0x40
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008848:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008852:	bf00      	nop
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}

0800885a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800885a:	b580      	push	{r7, lr}
 800885c:	b084      	sub	sp, #16
 800885e:	af00      	add	r7, sp, #0
 8008860:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008862:	2300      	movs	r3, #0
 8008864:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800886a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	695b      	ldr	r3, [r3, #20]
 8008872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008876:	2b80      	cmp	r3, #128	; 0x80
 8008878:	bf0c      	ite	eq
 800887a:	2301      	moveq	r3, #1
 800887c:	2300      	movne	r3, #0
 800887e:	b2db      	uxtb	r3, r3
 8008880:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b21      	cmp	r3, #33	; 0x21
 800888c:	d108      	bne.n	80088a0 <UART_DMAError+0x46>
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d005      	beq.n	80088a0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	2200      	movs	r2, #0
 8008898:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800889a:	68b8      	ldr	r0, [r7, #8]
 800889c:	f000 f866 	bl	800896c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	695b      	ldr	r3, [r3, #20]
 80088a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088aa:	2b40      	cmp	r3, #64	; 0x40
 80088ac:	bf0c      	ite	eq
 80088ae:	2301      	moveq	r3, #1
 80088b0:	2300      	movne	r3, #0
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	2b22      	cmp	r3, #34	; 0x22
 80088c0:	d108      	bne.n	80088d4 <UART_DMAError+0x7a>
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d005      	beq.n	80088d4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	2200      	movs	r2, #0
 80088cc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80088ce:	68b8      	ldr	r0, [r7, #8]
 80088d0:	f000 f874 	bl	80089bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088d8:	f043 0210 	orr.w	r2, r3, #16
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088e4:	68b8      	ldr	r0, [r7, #8]
 80088e6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088e8:	bf00      	nop
 80088ea:	3710      	adds	r7, #16
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	4613      	mov	r3, r2
 80088fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	88fa      	ldrh	r2, [r7, #6]
 8008908:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	88fa      	ldrh	r2, [r7, #6]
 800890e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2222      	movs	r2, #34	; 0x22
 800891a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2200      	movs	r2, #0
 8008922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d007      	beq.n	800893e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68da      	ldr	r2, [r3, #12]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800893c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	695a      	ldr	r2, [r3, #20]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f042 0201 	orr.w	r2, r2, #1
 800894c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	68da      	ldr	r2, [r3, #12]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f042 0220 	orr.w	r2, r2, #32
 800895c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800895e:	2300      	movs	r3, #0
}
 8008960:	4618      	mov	r0, r3
 8008962:	3714      	adds	r7, #20
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800896c:	b480      	push	{r7}
 800896e:	b089      	sub	sp, #36	; 0x24
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	330c      	adds	r3, #12
 800897a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	e853 3f00 	ldrex	r3, [r3]
 8008982:	60bb      	str	r3, [r7, #8]
   return(result);
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800898a:	61fb      	str	r3, [r7, #28]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	330c      	adds	r3, #12
 8008992:	69fa      	ldr	r2, [r7, #28]
 8008994:	61ba      	str	r2, [r7, #24]
 8008996:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008998:	6979      	ldr	r1, [r7, #20]
 800899a:	69ba      	ldr	r2, [r7, #24]
 800899c:	e841 2300 	strex	r3, r2, [r1]
 80089a0:	613b      	str	r3, [r7, #16]
   return(result);
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d1e5      	bne.n	8008974 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2220      	movs	r2, #32
 80089ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80089b0:	bf00      	nop
 80089b2:	3724      	adds	r7, #36	; 0x24
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089bc:	b480      	push	{r7}
 80089be:	b095      	sub	sp, #84	; 0x54
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	330c      	adds	r3, #12
 80089ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ce:	e853 3f00 	ldrex	r3, [r3]
 80089d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80089d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80089da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	330c      	adds	r3, #12
 80089e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80089e4:	643a      	str	r2, [r7, #64]	; 0x40
 80089e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80089ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80089ec:	e841 2300 	strex	r3, r2, [r1]
 80089f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80089f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e5      	bne.n	80089c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	3314      	adds	r3, #20
 80089fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a00:	6a3b      	ldr	r3, [r7, #32]
 8008a02:	e853 3f00 	ldrex	r3, [r3]
 8008a06:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	f023 0301 	bic.w	r3, r3, #1
 8008a0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	3314      	adds	r3, #20
 8008a16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a20:	e841 2300 	strex	r3, r2, [r1]
 8008a24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1e5      	bne.n	80089f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d119      	bne.n	8008a68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	330c      	adds	r3, #12
 8008a3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	e853 3f00 	ldrex	r3, [r3]
 8008a42:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	f023 0310 	bic.w	r3, r3, #16
 8008a4a:	647b      	str	r3, [r7, #68]	; 0x44
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	330c      	adds	r3, #12
 8008a52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a54:	61ba      	str	r2, [r7, #24]
 8008a56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a58:	6979      	ldr	r1, [r7, #20]
 8008a5a:	69ba      	ldr	r2, [r7, #24]
 8008a5c:	e841 2300 	strex	r3, r2, [r1]
 8008a60:	613b      	str	r3, [r7, #16]
   return(result);
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d1e5      	bne.n	8008a34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2220      	movs	r2, #32
 8008a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008a76:	bf00      	nop
 8008a78:	3754      	adds	r7, #84	; 0x54
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr

08008a82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2200      	movs	r2, #0
 8008a94:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008aa4:	bf00      	nop
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b085      	sub	sp, #20
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	2b21      	cmp	r3, #33	; 0x21
 8008abe:	d13e      	bne.n	8008b3e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ac8:	d114      	bne.n	8008af4 <UART_Transmit_IT+0x48>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d110      	bne.n	8008af4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6a1b      	ldr	r3, [r3, #32]
 8008ad6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	881b      	ldrh	r3, [r3, #0]
 8008adc:	461a      	mov	r2, r3
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ae6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	1c9a      	adds	r2, r3, #2
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	621a      	str	r2, [r3, #32]
 8008af2:	e008      	b.n	8008b06 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6a1b      	ldr	r3, [r3, #32]
 8008af8:	1c59      	adds	r1, r3, #1
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	6211      	str	r1, [r2, #32]
 8008afe:	781a      	ldrb	r2, [r3, #0]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	4619      	mov	r1, r3
 8008b14:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d10f      	bne.n	8008b3a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	68da      	ldr	r2, [r3, #12]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68da      	ldr	r2, [r3, #12]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	e000      	b.n	8008b40 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008b3e:	2302      	movs	r3, #2
  }
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3714      	adds	r7, #20
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr

08008b4c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68da      	ldr	r2, [r3, #12]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b62:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b08c      	sub	sp, #48	; 0x30
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	2b22      	cmp	r3, #34	; 0x22
 8008b90:	f040 80ad 	bne.w	8008cee <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b9c:	d117      	bne.n	8008bce <UART_Receive_IT+0x50>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	691b      	ldr	r3, [r3, #16]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d113      	bne.n	8008bce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bbc:	b29a      	uxth	r2, r3
 8008bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bc6:	1c9a      	adds	r2, r3, #2
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	629a      	str	r2, [r3, #40]	; 0x28
 8008bcc:	e026      	b.n	8008c1c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008be0:	d007      	beq.n	8008bf2 <UART_Receive_IT+0x74>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d10a      	bne.n	8008c00 <UART_Receive_IT+0x82>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	691b      	ldr	r3, [r3, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d106      	bne.n	8008c00 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	b2da      	uxtb	r2, r3
 8008bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfc:	701a      	strb	r2, [r3, #0]
 8008bfe:	e008      	b.n	8008c12 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c0c:	b2da      	uxtb	r2, r3
 8008c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c10:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c16:	1c5a      	adds	r2, r3, #1
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	3b01      	subs	r3, #1
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	4619      	mov	r1, r3
 8008c2a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d15c      	bne.n	8008cea <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68da      	ldr	r2, [r3, #12]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f022 0220 	bic.w	r2, r2, #32
 8008c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	68da      	ldr	r2, [r3, #12]
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	695a      	ldr	r2, [r3, #20]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f022 0201 	bic.w	r2, r2, #1
 8008c5e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2220      	movs	r2, #32
 8008c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d136      	bne.n	8008cde <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	330c      	adds	r3, #12
 8008c7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	e853 3f00 	ldrex	r3, [r3]
 8008c84:	613b      	str	r3, [r7, #16]
   return(result);
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	f023 0310 	bic.w	r3, r3, #16
 8008c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	330c      	adds	r3, #12
 8008c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c96:	623a      	str	r2, [r7, #32]
 8008c98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9a:	69f9      	ldr	r1, [r7, #28]
 8008c9c:	6a3a      	ldr	r2, [r7, #32]
 8008c9e:	e841 2300 	strex	r3, r2, [r1]
 8008ca2:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ca4:	69bb      	ldr	r3, [r7, #24]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d1e5      	bne.n	8008c76 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 0310 	and.w	r3, r3, #16
 8008cb4:	2b10      	cmp	r3, #16
 8008cb6:	d10a      	bne.n	8008cce <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cb8:	2300      	movs	r3, #0
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	60fb      	str	r3, [r7, #12]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	60fb      	str	r3, [r7, #12]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8008cd6:	4611      	mov	r1, r2
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	4798      	blx	r3
 8008cdc:	e003      	b.n	8008ce6 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	e002      	b.n	8008cf0 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 8008cea:	2300      	movs	r3, #0
 8008cec:	e000      	b.n	8008cf0 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 8008cee:	2302      	movs	r3, #2
  }
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3730      	adds	r7, #48	; 0x30
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cfc:	b0c0      	sub	sp, #256	; 0x100
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d14:	68d9      	ldr	r1, [r3, #12]
 8008d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	ea40 0301 	orr.w	r3, r0, r1
 8008d20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d26:	689a      	ldr	r2, [r3, #8]
 8008d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	431a      	orrs	r2, r3
 8008d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d34:	695b      	ldr	r3, [r3, #20]
 8008d36:	431a      	orrs	r2, r3
 8008d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d3c:	69db      	ldr	r3, [r3, #28]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008d50:	f021 010c 	bic.w	r1, r1, #12
 8008d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008d5e:	430b      	orrs	r3, r1
 8008d60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	695b      	ldr	r3, [r3, #20]
 8008d6a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d72:	6999      	ldr	r1, [r3, #24]
 8008d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	ea40 0301 	orr.w	r3, r0, r1
 8008d7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d84:	681a      	ldr	r2, [r3, #0]
 8008d86:	4b8f      	ldr	r3, [pc, #572]	; (8008fc4 <UART_SetConfig+0x2cc>)
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d005      	beq.n	8008d98 <UART_SetConfig+0xa0>
 8008d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	4b8d      	ldr	r3, [pc, #564]	; (8008fc8 <UART_SetConfig+0x2d0>)
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d104      	bne.n	8008da2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008d98:	f7fd fac8 	bl	800632c <HAL_RCC_GetPCLK2Freq>
 8008d9c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008da0:	e003      	b.n	8008daa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008da2:	f7fd faaf 	bl	8006304 <HAL_RCC_GetPCLK1Freq>
 8008da6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dae:	69db      	ldr	r3, [r3, #28]
 8008db0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008db4:	f040 810c 	bne.w	8008fd0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008db8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008dc2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008dc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008dca:	4622      	mov	r2, r4
 8008dcc:	462b      	mov	r3, r5
 8008dce:	1891      	adds	r1, r2, r2
 8008dd0:	65b9      	str	r1, [r7, #88]	; 0x58
 8008dd2:	415b      	adcs	r3, r3
 8008dd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008dd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008dda:	4621      	mov	r1, r4
 8008ddc:	eb12 0801 	adds.w	r8, r2, r1
 8008de0:	4629      	mov	r1, r5
 8008de2:	eb43 0901 	adc.w	r9, r3, r1
 8008de6:	f04f 0200 	mov.w	r2, #0
 8008dea:	f04f 0300 	mov.w	r3, #0
 8008dee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008df2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008df6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008dfa:	4690      	mov	r8, r2
 8008dfc:	4699      	mov	r9, r3
 8008dfe:	4623      	mov	r3, r4
 8008e00:	eb18 0303 	adds.w	r3, r8, r3
 8008e04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e08:	462b      	mov	r3, r5
 8008e0a:	eb49 0303 	adc.w	r3, r9, r3
 8008e0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008e1e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008e22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008e26:	460b      	mov	r3, r1
 8008e28:	18db      	adds	r3, r3, r3
 8008e2a:	653b      	str	r3, [r7, #80]	; 0x50
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	eb42 0303 	adc.w	r3, r2, r3
 8008e32:	657b      	str	r3, [r7, #84]	; 0x54
 8008e34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008e38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008e3c:	f7f7 feb0 	bl	8000ba0 <__aeabi_uldivmod>
 8008e40:	4602      	mov	r2, r0
 8008e42:	460b      	mov	r3, r1
 8008e44:	4b61      	ldr	r3, [pc, #388]	; (8008fcc <UART_SetConfig+0x2d4>)
 8008e46:	fba3 2302 	umull	r2, r3, r3, r2
 8008e4a:	095b      	lsrs	r3, r3, #5
 8008e4c:	011c      	lsls	r4, r3, #4
 8008e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e52:	2200      	movs	r2, #0
 8008e54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008e58:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008e5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008e60:	4642      	mov	r2, r8
 8008e62:	464b      	mov	r3, r9
 8008e64:	1891      	adds	r1, r2, r2
 8008e66:	64b9      	str	r1, [r7, #72]	; 0x48
 8008e68:	415b      	adcs	r3, r3
 8008e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008e70:	4641      	mov	r1, r8
 8008e72:	eb12 0a01 	adds.w	sl, r2, r1
 8008e76:	4649      	mov	r1, r9
 8008e78:	eb43 0b01 	adc.w	fp, r3, r1
 8008e7c:	f04f 0200 	mov.w	r2, #0
 8008e80:	f04f 0300 	mov.w	r3, #0
 8008e84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008e88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008e8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e90:	4692      	mov	sl, r2
 8008e92:	469b      	mov	fp, r3
 8008e94:	4643      	mov	r3, r8
 8008e96:	eb1a 0303 	adds.w	r3, sl, r3
 8008e9a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008e9e:	464b      	mov	r3, r9
 8008ea0:	eb4b 0303 	adc.w	r3, fp, r3
 8008ea4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008eb4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008eb8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008ebc:	460b      	mov	r3, r1
 8008ebe:	18db      	adds	r3, r3, r3
 8008ec0:	643b      	str	r3, [r7, #64]	; 0x40
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	eb42 0303 	adc.w	r3, r2, r3
 8008ec8:	647b      	str	r3, [r7, #68]	; 0x44
 8008eca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008ece:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008ed2:	f7f7 fe65 	bl	8000ba0 <__aeabi_uldivmod>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	460b      	mov	r3, r1
 8008eda:	4611      	mov	r1, r2
 8008edc:	4b3b      	ldr	r3, [pc, #236]	; (8008fcc <UART_SetConfig+0x2d4>)
 8008ede:	fba3 2301 	umull	r2, r3, r3, r1
 8008ee2:	095b      	lsrs	r3, r3, #5
 8008ee4:	2264      	movs	r2, #100	; 0x64
 8008ee6:	fb02 f303 	mul.w	r3, r2, r3
 8008eea:	1acb      	subs	r3, r1, r3
 8008eec:	00db      	lsls	r3, r3, #3
 8008eee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008ef2:	4b36      	ldr	r3, [pc, #216]	; (8008fcc <UART_SetConfig+0x2d4>)
 8008ef4:	fba3 2302 	umull	r2, r3, r3, r2
 8008ef8:	095b      	lsrs	r3, r3, #5
 8008efa:	005b      	lsls	r3, r3, #1
 8008efc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f00:	441c      	add	r4, r3
 8008f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f06:	2200      	movs	r2, #0
 8008f08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008f0c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008f10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008f14:	4642      	mov	r2, r8
 8008f16:	464b      	mov	r3, r9
 8008f18:	1891      	adds	r1, r2, r2
 8008f1a:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f1c:	415b      	adcs	r3, r3
 8008f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f24:	4641      	mov	r1, r8
 8008f26:	1851      	adds	r1, r2, r1
 8008f28:	6339      	str	r1, [r7, #48]	; 0x30
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	414b      	adcs	r3, r1
 8008f2e:	637b      	str	r3, [r7, #52]	; 0x34
 8008f30:	f04f 0200 	mov.w	r2, #0
 8008f34:	f04f 0300 	mov.w	r3, #0
 8008f38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008f3c:	4659      	mov	r1, fp
 8008f3e:	00cb      	lsls	r3, r1, #3
 8008f40:	4651      	mov	r1, sl
 8008f42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f46:	4651      	mov	r1, sl
 8008f48:	00ca      	lsls	r2, r1, #3
 8008f4a:	4610      	mov	r0, r2
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	4603      	mov	r3, r0
 8008f50:	4642      	mov	r2, r8
 8008f52:	189b      	adds	r3, r3, r2
 8008f54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008f58:	464b      	mov	r3, r9
 8008f5a:	460a      	mov	r2, r1
 8008f5c:	eb42 0303 	adc.w	r3, r2, r3
 8008f60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008f70:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008f74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008f78:	460b      	mov	r3, r1
 8008f7a:	18db      	adds	r3, r3, r3
 8008f7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f7e:	4613      	mov	r3, r2
 8008f80:	eb42 0303 	adc.w	r3, r2, r3
 8008f84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008f8e:	f7f7 fe07 	bl	8000ba0 <__aeabi_uldivmod>
 8008f92:	4602      	mov	r2, r0
 8008f94:	460b      	mov	r3, r1
 8008f96:	4b0d      	ldr	r3, [pc, #52]	; (8008fcc <UART_SetConfig+0x2d4>)
 8008f98:	fba3 1302 	umull	r1, r3, r3, r2
 8008f9c:	095b      	lsrs	r3, r3, #5
 8008f9e:	2164      	movs	r1, #100	; 0x64
 8008fa0:	fb01 f303 	mul.w	r3, r1, r3
 8008fa4:	1ad3      	subs	r3, r2, r3
 8008fa6:	00db      	lsls	r3, r3, #3
 8008fa8:	3332      	adds	r3, #50	; 0x32
 8008faa:	4a08      	ldr	r2, [pc, #32]	; (8008fcc <UART_SetConfig+0x2d4>)
 8008fac:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb0:	095b      	lsrs	r3, r3, #5
 8008fb2:	f003 0207 	and.w	r2, r3, #7
 8008fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4422      	add	r2, r4
 8008fbe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008fc0:	e105      	b.n	80091ce <UART_SetConfig+0x4d6>
 8008fc2:	bf00      	nop
 8008fc4:	40011000 	.word	0x40011000
 8008fc8:	40011400 	.word	0x40011400
 8008fcc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008fda:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008fde:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008fe2:	4642      	mov	r2, r8
 8008fe4:	464b      	mov	r3, r9
 8008fe6:	1891      	adds	r1, r2, r2
 8008fe8:	6239      	str	r1, [r7, #32]
 8008fea:	415b      	adcs	r3, r3
 8008fec:	627b      	str	r3, [r7, #36]	; 0x24
 8008fee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	1854      	adds	r4, r2, r1
 8008ff6:	4649      	mov	r1, r9
 8008ff8:	eb43 0501 	adc.w	r5, r3, r1
 8008ffc:	f04f 0200 	mov.w	r2, #0
 8009000:	f04f 0300 	mov.w	r3, #0
 8009004:	00eb      	lsls	r3, r5, #3
 8009006:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800900a:	00e2      	lsls	r2, r4, #3
 800900c:	4614      	mov	r4, r2
 800900e:	461d      	mov	r5, r3
 8009010:	4643      	mov	r3, r8
 8009012:	18e3      	adds	r3, r4, r3
 8009014:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009018:	464b      	mov	r3, r9
 800901a:	eb45 0303 	adc.w	r3, r5, r3
 800901e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	2200      	movs	r2, #0
 800902a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800902e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009032:	f04f 0200 	mov.w	r2, #0
 8009036:	f04f 0300 	mov.w	r3, #0
 800903a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800903e:	4629      	mov	r1, r5
 8009040:	008b      	lsls	r3, r1, #2
 8009042:	4621      	mov	r1, r4
 8009044:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009048:	4621      	mov	r1, r4
 800904a:	008a      	lsls	r2, r1, #2
 800904c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009050:	f7f7 fda6 	bl	8000ba0 <__aeabi_uldivmod>
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4b60      	ldr	r3, [pc, #384]	; (80091dc <UART_SetConfig+0x4e4>)
 800905a:	fba3 2302 	umull	r2, r3, r3, r2
 800905e:	095b      	lsrs	r3, r3, #5
 8009060:	011c      	lsls	r4, r3, #4
 8009062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009066:	2200      	movs	r2, #0
 8009068:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800906c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009070:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009074:	4642      	mov	r2, r8
 8009076:	464b      	mov	r3, r9
 8009078:	1891      	adds	r1, r2, r2
 800907a:	61b9      	str	r1, [r7, #24]
 800907c:	415b      	adcs	r3, r3
 800907e:	61fb      	str	r3, [r7, #28]
 8009080:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009084:	4641      	mov	r1, r8
 8009086:	1851      	adds	r1, r2, r1
 8009088:	6139      	str	r1, [r7, #16]
 800908a:	4649      	mov	r1, r9
 800908c:	414b      	adcs	r3, r1
 800908e:	617b      	str	r3, [r7, #20]
 8009090:	f04f 0200 	mov.w	r2, #0
 8009094:	f04f 0300 	mov.w	r3, #0
 8009098:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800909c:	4659      	mov	r1, fp
 800909e:	00cb      	lsls	r3, r1, #3
 80090a0:	4651      	mov	r1, sl
 80090a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090a6:	4651      	mov	r1, sl
 80090a8:	00ca      	lsls	r2, r1, #3
 80090aa:	4610      	mov	r0, r2
 80090ac:	4619      	mov	r1, r3
 80090ae:	4603      	mov	r3, r0
 80090b0:	4642      	mov	r2, r8
 80090b2:	189b      	adds	r3, r3, r2
 80090b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80090b8:	464b      	mov	r3, r9
 80090ba:	460a      	mov	r2, r1
 80090bc:	eb42 0303 	adc.w	r3, r2, r3
 80090c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80090c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	2200      	movs	r2, #0
 80090cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80090ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80090d0:	f04f 0200 	mov.w	r2, #0
 80090d4:	f04f 0300 	mov.w	r3, #0
 80090d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80090dc:	4649      	mov	r1, r9
 80090de:	008b      	lsls	r3, r1, #2
 80090e0:	4641      	mov	r1, r8
 80090e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090e6:	4641      	mov	r1, r8
 80090e8:	008a      	lsls	r2, r1, #2
 80090ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80090ee:	f7f7 fd57 	bl	8000ba0 <__aeabi_uldivmod>
 80090f2:	4602      	mov	r2, r0
 80090f4:	460b      	mov	r3, r1
 80090f6:	4b39      	ldr	r3, [pc, #228]	; (80091dc <UART_SetConfig+0x4e4>)
 80090f8:	fba3 1302 	umull	r1, r3, r3, r2
 80090fc:	095b      	lsrs	r3, r3, #5
 80090fe:	2164      	movs	r1, #100	; 0x64
 8009100:	fb01 f303 	mul.w	r3, r1, r3
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	011b      	lsls	r3, r3, #4
 8009108:	3332      	adds	r3, #50	; 0x32
 800910a:	4a34      	ldr	r2, [pc, #208]	; (80091dc <UART_SetConfig+0x4e4>)
 800910c:	fba2 2303 	umull	r2, r3, r2, r3
 8009110:	095b      	lsrs	r3, r3, #5
 8009112:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009116:	441c      	add	r4, r3
 8009118:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800911c:	2200      	movs	r2, #0
 800911e:	673b      	str	r3, [r7, #112]	; 0x70
 8009120:	677a      	str	r2, [r7, #116]	; 0x74
 8009122:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009126:	4642      	mov	r2, r8
 8009128:	464b      	mov	r3, r9
 800912a:	1891      	adds	r1, r2, r2
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	415b      	adcs	r3, r3
 8009130:	60fb      	str	r3, [r7, #12]
 8009132:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009136:	4641      	mov	r1, r8
 8009138:	1851      	adds	r1, r2, r1
 800913a:	6039      	str	r1, [r7, #0]
 800913c:	4649      	mov	r1, r9
 800913e:	414b      	adcs	r3, r1
 8009140:	607b      	str	r3, [r7, #4]
 8009142:	f04f 0200 	mov.w	r2, #0
 8009146:	f04f 0300 	mov.w	r3, #0
 800914a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800914e:	4659      	mov	r1, fp
 8009150:	00cb      	lsls	r3, r1, #3
 8009152:	4651      	mov	r1, sl
 8009154:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009158:	4651      	mov	r1, sl
 800915a:	00ca      	lsls	r2, r1, #3
 800915c:	4610      	mov	r0, r2
 800915e:	4619      	mov	r1, r3
 8009160:	4603      	mov	r3, r0
 8009162:	4642      	mov	r2, r8
 8009164:	189b      	adds	r3, r3, r2
 8009166:	66bb      	str	r3, [r7, #104]	; 0x68
 8009168:	464b      	mov	r3, r9
 800916a:	460a      	mov	r2, r1
 800916c:	eb42 0303 	adc.w	r3, r2, r3
 8009170:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	663b      	str	r3, [r7, #96]	; 0x60
 800917c:	667a      	str	r2, [r7, #100]	; 0x64
 800917e:	f04f 0200 	mov.w	r2, #0
 8009182:	f04f 0300 	mov.w	r3, #0
 8009186:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800918a:	4649      	mov	r1, r9
 800918c:	008b      	lsls	r3, r1, #2
 800918e:	4641      	mov	r1, r8
 8009190:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009194:	4641      	mov	r1, r8
 8009196:	008a      	lsls	r2, r1, #2
 8009198:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800919c:	f7f7 fd00 	bl	8000ba0 <__aeabi_uldivmod>
 80091a0:	4602      	mov	r2, r0
 80091a2:	460b      	mov	r3, r1
 80091a4:	4b0d      	ldr	r3, [pc, #52]	; (80091dc <UART_SetConfig+0x4e4>)
 80091a6:	fba3 1302 	umull	r1, r3, r3, r2
 80091aa:	095b      	lsrs	r3, r3, #5
 80091ac:	2164      	movs	r1, #100	; 0x64
 80091ae:	fb01 f303 	mul.w	r3, r1, r3
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	011b      	lsls	r3, r3, #4
 80091b6:	3332      	adds	r3, #50	; 0x32
 80091b8:	4a08      	ldr	r2, [pc, #32]	; (80091dc <UART_SetConfig+0x4e4>)
 80091ba:	fba2 2303 	umull	r2, r3, r2, r3
 80091be:	095b      	lsrs	r3, r3, #5
 80091c0:	f003 020f 	and.w	r2, r3, #15
 80091c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4422      	add	r2, r4
 80091cc:	609a      	str	r2, [r3, #8]
}
 80091ce:	bf00      	nop
 80091d0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80091d4:	46bd      	mov	sp, r7
 80091d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091da:	bf00      	nop
 80091dc:	51eb851f 	.word	0x51eb851f

080091e0 <__errno>:
 80091e0:	4b01      	ldr	r3, [pc, #4]	; (80091e8 <__errno+0x8>)
 80091e2:	6818      	ldr	r0, [r3, #0]
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop
 80091e8:	2000021c 	.word	0x2000021c

080091ec <__libc_init_array>:
 80091ec:	b570      	push	{r4, r5, r6, lr}
 80091ee:	4d0d      	ldr	r5, [pc, #52]	; (8009224 <__libc_init_array+0x38>)
 80091f0:	4c0d      	ldr	r4, [pc, #52]	; (8009228 <__libc_init_array+0x3c>)
 80091f2:	1b64      	subs	r4, r4, r5
 80091f4:	10a4      	asrs	r4, r4, #2
 80091f6:	2600      	movs	r6, #0
 80091f8:	42a6      	cmp	r6, r4
 80091fa:	d109      	bne.n	8009210 <__libc_init_array+0x24>
 80091fc:	4d0b      	ldr	r5, [pc, #44]	; (800922c <__libc_init_array+0x40>)
 80091fe:	4c0c      	ldr	r4, [pc, #48]	; (8009230 <__libc_init_array+0x44>)
 8009200:	f001 fb66 	bl	800a8d0 <_init>
 8009204:	1b64      	subs	r4, r4, r5
 8009206:	10a4      	asrs	r4, r4, #2
 8009208:	2600      	movs	r6, #0
 800920a:	42a6      	cmp	r6, r4
 800920c:	d105      	bne.n	800921a <__libc_init_array+0x2e>
 800920e:	bd70      	pop	{r4, r5, r6, pc}
 8009210:	f855 3b04 	ldr.w	r3, [r5], #4
 8009214:	4798      	blx	r3
 8009216:	3601      	adds	r6, #1
 8009218:	e7ee      	b.n	80091f8 <__libc_init_array+0xc>
 800921a:	f855 3b04 	ldr.w	r3, [r5], #4
 800921e:	4798      	blx	r3
 8009220:	3601      	adds	r6, #1
 8009222:	e7f2      	b.n	800920a <__libc_init_array+0x1e>
 8009224:	0800b200 	.word	0x0800b200
 8009228:	0800b200 	.word	0x0800b200
 800922c:	0800b200 	.word	0x0800b200
 8009230:	0800b204 	.word	0x0800b204

08009234 <memcpy>:
 8009234:	440a      	add	r2, r1
 8009236:	4291      	cmp	r1, r2
 8009238:	f100 33ff 	add.w	r3, r0, #4294967295
 800923c:	d100      	bne.n	8009240 <memcpy+0xc>
 800923e:	4770      	bx	lr
 8009240:	b510      	push	{r4, lr}
 8009242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009246:	f803 4f01 	strb.w	r4, [r3, #1]!
 800924a:	4291      	cmp	r1, r2
 800924c:	d1f9      	bne.n	8009242 <memcpy+0xe>
 800924e:	bd10      	pop	{r4, pc}

08009250 <memset>:
 8009250:	4402      	add	r2, r0
 8009252:	4603      	mov	r3, r0
 8009254:	4293      	cmp	r3, r2
 8009256:	d100      	bne.n	800925a <memset+0xa>
 8009258:	4770      	bx	lr
 800925a:	f803 1b01 	strb.w	r1, [r3], #1
 800925e:	e7f9      	b.n	8009254 <memset+0x4>

08009260 <pow>:
 8009260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009262:	ed2d 8b02 	vpush	{d8}
 8009266:	eeb0 8a40 	vmov.f32	s16, s0
 800926a:	eef0 8a60 	vmov.f32	s17, s1
 800926e:	ec55 4b11 	vmov	r4, r5, d1
 8009272:	f000 f909 	bl	8009488 <__ieee754_pow>
 8009276:	4622      	mov	r2, r4
 8009278:	462b      	mov	r3, r5
 800927a:	4620      	mov	r0, r4
 800927c:	4629      	mov	r1, r5
 800927e:	ec57 6b10 	vmov	r6, r7, d0
 8009282:	f7f7 fbff 	bl	8000a84 <__aeabi_dcmpun>
 8009286:	2800      	cmp	r0, #0
 8009288:	d13b      	bne.n	8009302 <pow+0xa2>
 800928a:	ec51 0b18 	vmov	r0, r1, d8
 800928e:	2200      	movs	r2, #0
 8009290:	2300      	movs	r3, #0
 8009292:	f7f7 fbc5 	bl	8000a20 <__aeabi_dcmpeq>
 8009296:	b1b8      	cbz	r0, 80092c8 <pow+0x68>
 8009298:	2200      	movs	r2, #0
 800929a:	2300      	movs	r3, #0
 800929c:	4620      	mov	r0, r4
 800929e:	4629      	mov	r1, r5
 80092a0:	f7f7 fbbe 	bl	8000a20 <__aeabi_dcmpeq>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	d146      	bne.n	8009336 <pow+0xd6>
 80092a8:	ec45 4b10 	vmov	d0, r4, r5
 80092ac:	f001 f9f9 	bl	800a6a2 <finite>
 80092b0:	b338      	cbz	r0, 8009302 <pow+0xa2>
 80092b2:	2200      	movs	r2, #0
 80092b4:	2300      	movs	r3, #0
 80092b6:	4620      	mov	r0, r4
 80092b8:	4629      	mov	r1, r5
 80092ba:	f7f7 fbbb 	bl	8000a34 <__aeabi_dcmplt>
 80092be:	b300      	cbz	r0, 8009302 <pow+0xa2>
 80092c0:	f7ff ff8e 	bl	80091e0 <__errno>
 80092c4:	2322      	movs	r3, #34	; 0x22
 80092c6:	e01b      	b.n	8009300 <pow+0xa0>
 80092c8:	ec47 6b10 	vmov	d0, r6, r7
 80092cc:	f001 f9e9 	bl	800a6a2 <finite>
 80092d0:	b9e0      	cbnz	r0, 800930c <pow+0xac>
 80092d2:	eeb0 0a48 	vmov.f32	s0, s16
 80092d6:	eef0 0a68 	vmov.f32	s1, s17
 80092da:	f001 f9e2 	bl	800a6a2 <finite>
 80092de:	b1a8      	cbz	r0, 800930c <pow+0xac>
 80092e0:	ec45 4b10 	vmov	d0, r4, r5
 80092e4:	f001 f9dd 	bl	800a6a2 <finite>
 80092e8:	b180      	cbz	r0, 800930c <pow+0xac>
 80092ea:	4632      	mov	r2, r6
 80092ec:	463b      	mov	r3, r7
 80092ee:	4630      	mov	r0, r6
 80092f0:	4639      	mov	r1, r7
 80092f2:	f7f7 fbc7 	bl	8000a84 <__aeabi_dcmpun>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	d0e2      	beq.n	80092c0 <pow+0x60>
 80092fa:	f7ff ff71 	bl	80091e0 <__errno>
 80092fe:	2321      	movs	r3, #33	; 0x21
 8009300:	6003      	str	r3, [r0, #0]
 8009302:	ecbd 8b02 	vpop	{d8}
 8009306:	ec47 6b10 	vmov	d0, r6, r7
 800930a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800930c:	2200      	movs	r2, #0
 800930e:	2300      	movs	r3, #0
 8009310:	4630      	mov	r0, r6
 8009312:	4639      	mov	r1, r7
 8009314:	f7f7 fb84 	bl	8000a20 <__aeabi_dcmpeq>
 8009318:	2800      	cmp	r0, #0
 800931a:	d0f2      	beq.n	8009302 <pow+0xa2>
 800931c:	eeb0 0a48 	vmov.f32	s0, s16
 8009320:	eef0 0a68 	vmov.f32	s1, s17
 8009324:	f001 f9bd 	bl	800a6a2 <finite>
 8009328:	2800      	cmp	r0, #0
 800932a:	d0ea      	beq.n	8009302 <pow+0xa2>
 800932c:	ec45 4b10 	vmov	d0, r4, r5
 8009330:	f001 f9b7 	bl	800a6a2 <finite>
 8009334:	e7c3      	b.n	80092be <pow+0x5e>
 8009336:	4f01      	ldr	r7, [pc, #4]	; (800933c <pow+0xdc>)
 8009338:	2600      	movs	r6, #0
 800933a:	e7e2      	b.n	8009302 <pow+0xa2>
 800933c:	3ff00000 	.word	0x3ff00000

08009340 <sqrt>:
 8009340:	b538      	push	{r3, r4, r5, lr}
 8009342:	ed2d 8b02 	vpush	{d8}
 8009346:	ec55 4b10 	vmov	r4, r5, d0
 800934a:	f000 fdcb 	bl	8009ee4 <__ieee754_sqrt>
 800934e:	4622      	mov	r2, r4
 8009350:	462b      	mov	r3, r5
 8009352:	4620      	mov	r0, r4
 8009354:	4629      	mov	r1, r5
 8009356:	eeb0 8a40 	vmov.f32	s16, s0
 800935a:	eef0 8a60 	vmov.f32	s17, s1
 800935e:	f7f7 fb91 	bl	8000a84 <__aeabi_dcmpun>
 8009362:	b990      	cbnz	r0, 800938a <sqrt+0x4a>
 8009364:	2200      	movs	r2, #0
 8009366:	2300      	movs	r3, #0
 8009368:	4620      	mov	r0, r4
 800936a:	4629      	mov	r1, r5
 800936c:	f7f7 fb62 	bl	8000a34 <__aeabi_dcmplt>
 8009370:	b158      	cbz	r0, 800938a <sqrt+0x4a>
 8009372:	f7ff ff35 	bl	80091e0 <__errno>
 8009376:	2321      	movs	r3, #33	; 0x21
 8009378:	6003      	str	r3, [r0, #0]
 800937a:	2200      	movs	r2, #0
 800937c:	2300      	movs	r3, #0
 800937e:	4610      	mov	r0, r2
 8009380:	4619      	mov	r1, r3
 8009382:	f7f7 fa0f 	bl	80007a4 <__aeabi_ddiv>
 8009386:	ec41 0b18 	vmov	d8, r0, r1
 800938a:	eeb0 0a48 	vmov.f32	s0, s16
 800938e:	eef0 0a68 	vmov.f32	s1, s17
 8009392:	ecbd 8b02 	vpop	{d8}
 8009396:	bd38      	pop	{r3, r4, r5, pc}

08009398 <powf>:
 8009398:	b508      	push	{r3, lr}
 800939a:	ed2d 8b04 	vpush	{d8-d9}
 800939e:	eeb0 8a60 	vmov.f32	s16, s1
 80093a2:	eeb0 9a40 	vmov.f32	s18, s0
 80093a6:	f000 fe4f 	bl	800a048 <__ieee754_powf>
 80093aa:	eeb4 8a48 	vcmp.f32	s16, s16
 80093ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093b2:	eef0 8a40 	vmov.f32	s17, s0
 80093b6:	d63e      	bvs.n	8009436 <powf+0x9e>
 80093b8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80093bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c0:	d112      	bne.n	80093e8 <powf+0x50>
 80093c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80093c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093ca:	d039      	beq.n	8009440 <powf+0xa8>
 80093cc:	eeb0 0a48 	vmov.f32	s0, s16
 80093d0:	f001 f9ff 	bl	800a7d2 <finitef>
 80093d4:	b378      	cbz	r0, 8009436 <powf+0x9e>
 80093d6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80093da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093de:	d52a      	bpl.n	8009436 <powf+0x9e>
 80093e0:	f7ff fefe 	bl	80091e0 <__errno>
 80093e4:	2322      	movs	r3, #34	; 0x22
 80093e6:	e014      	b.n	8009412 <powf+0x7a>
 80093e8:	f001 f9f3 	bl	800a7d2 <finitef>
 80093ec:	b998      	cbnz	r0, 8009416 <powf+0x7e>
 80093ee:	eeb0 0a49 	vmov.f32	s0, s18
 80093f2:	f001 f9ee 	bl	800a7d2 <finitef>
 80093f6:	b170      	cbz	r0, 8009416 <powf+0x7e>
 80093f8:	eeb0 0a48 	vmov.f32	s0, s16
 80093fc:	f001 f9e9 	bl	800a7d2 <finitef>
 8009400:	b148      	cbz	r0, 8009416 <powf+0x7e>
 8009402:	eef4 8a68 	vcmp.f32	s17, s17
 8009406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800940a:	d7e9      	bvc.n	80093e0 <powf+0x48>
 800940c:	f7ff fee8 	bl	80091e0 <__errno>
 8009410:	2321      	movs	r3, #33	; 0x21
 8009412:	6003      	str	r3, [r0, #0]
 8009414:	e00f      	b.n	8009436 <powf+0x9e>
 8009416:	eef5 8a40 	vcmp.f32	s17, #0.0
 800941a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800941e:	d10a      	bne.n	8009436 <powf+0x9e>
 8009420:	eeb0 0a49 	vmov.f32	s0, s18
 8009424:	f001 f9d5 	bl	800a7d2 <finitef>
 8009428:	b128      	cbz	r0, 8009436 <powf+0x9e>
 800942a:	eeb0 0a48 	vmov.f32	s0, s16
 800942e:	f001 f9d0 	bl	800a7d2 <finitef>
 8009432:	2800      	cmp	r0, #0
 8009434:	d1d4      	bne.n	80093e0 <powf+0x48>
 8009436:	eeb0 0a68 	vmov.f32	s0, s17
 800943a:	ecbd 8b04 	vpop	{d8-d9}
 800943e:	bd08      	pop	{r3, pc}
 8009440:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8009444:	e7f7      	b.n	8009436 <powf+0x9e>
	...

08009448 <sqrtf>:
 8009448:	b508      	push	{r3, lr}
 800944a:	ed2d 8b02 	vpush	{d8}
 800944e:	eeb0 8a40 	vmov.f32	s16, s0
 8009452:	f001 f8c7 	bl	800a5e4 <__ieee754_sqrtf>
 8009456:	eeb4 8a48 	vcmp.f32	s16, s16
 800945a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800945e:	d60c      	bvs.n	800947a <sqrtf+0x32>
 8009460:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009480 <sqrtf+0x38>
 8009464:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800946c:	d505      	bpl.n	800947a <sqrtf+0x32>
 800946e:	f7ff feb7 	bl	80091e0 <__errno>
 8009472:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009476:	2321      	movs	r3, #33	; 0x21
 8009478:	6003      	str	r3, [r0, #0]
 800947a:	ecbd 8b02 	vpop	{d8}
 800947e:	bd08      	pop	{r3, pc}
	...

08009488 <__ieee754_pow>:
 8009488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	ed2d 8b06 	vpush	{d8-d10}
 8009490:	b089      	sub	sp, #36	; 0x24
 8009492:	ed8d 1b00 	vstr	d1, [sp]
 8009496:	e9dd 2900 	ldrd	r2, r9, [sp]
 800949a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800949e:	ea58 0102 	orrs.w	r1, r8, r2
 80094a2:	ec57 6b10 	vmov	r6, r7, d0
 80094a6:	d115      	bne.n	80094d4 <__ieee754_pow+0x4c>
 80094a8:	19b3      	adds	r3, r6, r6
 80094aa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80094ae:	4152      	adcs	r2, r2
 80094b0:	4299      	cmp	r1, r3
 80094b2:	4b89      	ldr	r3, [pc, #548]	; (80096d8 <__ieee754_pow+0x250>)
 80094b4:	4193      	sbcs	r3, r2
 80094b6:	f080 84d2 	bcs.w	8009e5e <__ieee754_pow+0x9d6>
 80094ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094be:	4630      	mov	r0, r6
 80094c0:	4639      	mov	r1, r7
 80094c2:	f7f6 fe8f 	bl	80001e4 <__adddf3>
 80094c6:	ec41 0b10 	vmov	d0, r0, r1
 80094ca:	b009      	add	sp, #36	; 0x24
 80094cc:	ecbd 8b06 	vpop	{d8-d10}
 80094d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094d4:	4b81      	ldr	r3, [pc, #516]	; (80096dc <__ieee754_pow+0x254>)
 80094d6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80094da:	429c      	cmp	r4, r3
 80094dc:	ee10 aa10 	vmov	sl, s0
 80094e0:	463d      	mov	r5, r7
 80094e2:	dc06      	bgt.n	80094f2 <__ieee754_pow+0x6a>
 80094e4:	d101      	bne.n	80094ea <__ieee754_pow+0x62>
 80094e6:	2e00      	cmp	r6, #0
 80094e8:	d1e7      	bne.n	80094ba <__ieee754_pow+0x32>
 80094ea:	4598      	cmp	r8, r3
 80094ec:	dc01      	bgt.n	80094f2 <__ieee754_pow+0x6a>
 80094ee:	d10f      	bne.n	8009510 <__ieee754_pow+0x88>
 80094f0:	b172      	cbz	r2, 8009510 <__ieee754_pow+0x88>
 80094f2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80094f6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80094fa:	ea55 050a 	orrs.w	r5, r5, sl
 80094fe:	d1dc      	bne.n	80094ba <__ieee754_pow+0x32>
 8009500:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009504:	18db      	adds	r3, r3, r3
 8009506:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800950a:	4152      	adcs	r2, r2
 800950c:	429d      	cmp	r5, r3
 800950e:	e7d0      	b.n	80094b2 <__ieee754_pow+0x2a>
 8009510:	2d00      	cmp	r5, #0
 8009512:	da3b      	bge.n	800958c <__ieee754_pow+0x104>
 8009514:	4b72      	ldr	r3, [pc, #456]	; (80096e0 <__ieee754_pow+0x258>)
 8009516:	4598      	cmp	r8, r3
 8009518:	dc51      	bgt.n	80095be <__ieee754_pow+0x136>
 800951a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800951e:	4598      	cmp	r8, r3
 8009520:	f340 84ac 	ble.w	8009e7c <__ieee754_pow+0x9f4>
 8009524:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009528:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800952c:	2b14      	cmp	r3, #20
 800952e:	dd0f      	ble.n	8009550 <__ieee754_pow+0xc8>
 8009530:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009534:	fa22 f103 	lsr.w	r1, r2, r3
 8009538:	fa01 f303 	lsl.w	r3, r1, r3
 800953c:	4293      	cmp	r3, r2
 800953e:	f040 849d 	bne.w	8009e7c <__ieee754_pow+0x9f4>
 8009542:	f001 0101 	and.w	r1, r1, #1
 8009546:	f1c1 0302 	rsb	r3, r1, #2
 800954a:	9304      	str	r3, [sp, #16]
 800954c:	b182      	cbz	r2, 8009570 <__ieee754_pow+0xe8>
 800954e:	e05f      	b.n	8009610 <__ieee754_pow+0x188>
 8009550:	2a00      	cmp	r2, #0
 8009552:	d15b      	bne.n	800960c <__ieee754_pow+0x184>
 8009554:	f1c3 0314 	rsb	r3, r3, #20
 8009558:	fa48 f103 	asr.w	r1, r8, r3
 800955c:	fa01 f303 	lsl.w	r3, r1, r3
 8009560:	4543      	cmp	r3, r8
 8009562:	f040 8488 	bne.w	8009e76 <__ieee754_pow+0x9ee>
 8009566:	f001 0101 	and.w	r1, r1, #1
 800956a:	f1c1 0302 	rsb	r3, r1, #2
 800956e:	9304      	str	r3, [sp, #16]
 8009570:	4b5c      	ldr	r3, [pc, #368]	; (80096e4 <__ieee754_pow+0x25c>)
 8009572:	4598      	cmp	r8, r3
 8009574:	d132      	bne.n	80095dc <__ieee754_pow+0x154>
 8009576:	f1b9 0f00 	cmp.w	r9, #0
 800957a:	f280 8478 	bge.w	8009e6e <__ieee754_pow+0x9e6>
 800957e:	4959      	ldr	r1, [pc, #356]	; (80096e4 <__ieee754_pow+0x25c>)
 8009580:	4632      	mov	r2, r6
 8009582:	463b      	mov	r3, r7
 8009584:	2000      	movs	r0, #0
 8009586:	f7f7 f90d 	bl	80007a4 <__aeabi_ddiv>
 800958a:	e79c      	b.n	80094c6 <__ieee754_pow+0x3e>
 800958c:	2300      	movs	r3, #0
 800958e:	9304      	str	r3, [sp, #16]
 8009590:	2a00      	cmp	r2, #0
 8009592:	d13d      	bne.n	8009610 <__ieee754_pow+0x188>
 8009594:	4b51      	ldr	r3, [pc, #324]	; (80096dc <__ieee754_pow+0x254>)
 8009596:	4598      	cmp	r8, r3
 8009598:	d1ea      	bne.n	8009570 <__ieee754_pow+0xe8>
 800959a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800959e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80095a2:	ea53 030a 	orrs.w	r3, r3, sl
 80095a6:	f000 845a 	beq.w	8009e5e <__ieee754_pow+0x9d6>
 80095aa:	4b4f      	ldr	r3, [pc, #316]	; (80096e8 <__ieee754_pow+0x260>)
 80095ac:	429c      	cmp	r4, r3
 80095ae:	dd08      	ble.n	80095c2 <__ieee754_pow+0x13a>
 80095b0:	f1b9 0f00 	cmp.w	r9, #0
 80095b4:	f2c0 8457 	blt.w	8009e66 <__ieee754_pow+0x9de>
 80095b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095bc:	e783      	b.n	80094c6 <__ieee754_pow+0x3e>
 80095be:	2302      	movs	r3, #2
 80095c0:	e7e5      	b.n	800958e <__ieee754_pow+0x106>
 80095c2:	f1b9 0f00 	cmp.w	r9, #0
 80095c6:	f04f 0000 	mov.w	r0, #0
 80095ca:	f04f 0100 	mov.w	r1, #0
 80095ce:	f6bf af7a 	bge.w	80094c6 <__ieee754_pow+0x3e>
 80095d2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80095d6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80095da:	e774      	b.n	80094c6 <__ieee754_pow+0x3e>
 80095dc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80095e0:	d106      	bne.n	80095f0 <__ieee754_pow+0x168>
 80095e2:	4632      	mov	r2, r6
 80095e4:	463b      	mov	r3, r7
 80095e6:	4630      	mov	r0, r6
 80095e8:	4639      	mov	r1, r7
 80095ea:	f7f6 ffb1 	bl	8000550 <__aeabi_dmul>
 80095ee:	e76a      	b.n	80094c6 <__ieee754_pow+0x3e>
 80095f0:	4b3e      	ldr	r3, [pc, #248]	; (80096ec <__ieee754_pow+0x264>)
 80095f2:	4599      	cmp	r9, r3
 80095f4:	d10c      	bne.n	8009610 <__ieee754_pow+0x188>
 80095f6:	2d00      	cmp	r5, #0
 80095f8:	db0a      	blt.n	8009610 <__ieee754_pow+0x188>
 80095fa:	ec47 6b10 	vmov	d0, r6, r7
 80095fe:	b009      	add	sp, #36	; 0x24
 8009600:	ecbd 8b06 	vpop	{d8-d10}
 8009604:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009608:	f000 bc6c 	b.w	8009ee4 <__ieee754_sqrt>
 800960c:	2300      	movs	r3, #0
 800960e:	9304      	str	r3, [sp, #16]
 8009610:	ec47 6b10 	vmov	d0, r6, r7
 8009614:	f001 f83c 	bl	800a690 <fabs>
 8009618:	ec51 0b10 	vmov	r0, r1, d0
 800961c:	f1ba 0f00 	cmp.w	sl, #0
 8009620:	d129      	bne.n	8009676 <__ieee754_pow+0x1ee>
 8009622:	b124      	cbz	r4, 800962e <__ieee754_pow+0x1a6>
 8009624:	4b2f      	ldr	r3, [pc, #188]	; (80096e4 <__ieee754_pow+0x25c>)
 8009626:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800962a:	429a      	cmp	r2, r3
 800962c:	d123      	bne.n	8009676 <__ieee754_pow+0x1ee>
 800962e:	f1b9 0f00 	cmp.w	r9, #0
 8009632:	da05      	bge.n	8009640 <__ieee754_pow+0x1b8>
 8009634:	4602      	mov	r2, r0
 8009636:	460b      	mov	r3, r1
 8009638:	2000      	movs	r0, #0
 800963a:	492a      	ldr	r1, [pc, #168]	; (80096e4 <__ieee754_pow+0x25c>)
 800963c:	f7f7 f8b2 	bl	80007a4 <__aeabi_ddiv>
 8009640:	2d00      	cmp	r5, #0
 8009642:	f6bf af40 	bge.w	80094c6 <__ieee754_pow+0x3e>
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800964c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009650:	4323      	orrs	r3, r4
 8009652:	d108      	bne.n	8009666 <__ieee754_pow+0x1de>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	4610      	mov	r0, r2
 800965a:	4619      	mov	r1, r3
 800965c:	f7f6 fdc0 	bl	80001e0 <__aeabi_dsub>
 8009660:	4602      	mov	r2, r0
 8009662:	460b      	mov	r3, r1
 8009664:	e78f      	b.n	8009586 <__ieee754_pow+0xfe>
 8009666:	9b04      	ldr	r3, [sp, #16]
 8009668:	2b01      	cmp	r3, #1
 800966a:	f47f af2c 	bne.w	80094c6 <__ieee754_pow+0x3e>
 800966e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009672:	4619      	mov	r1, r3
 8009674:	e727      	b.n	80094c6 <__ieee754_pow+0x3e>
 8009676:	0feb      	lsrs	r3, r5, #31
 8009678:	3b01      	subs	r3, #1
 800967a:	9306      	str	r3, [sp, #24]
 800967c:	9a06      	ldr	r2, [sp, #24]
 800967e:	9b04      	ldr	r3, [sp, #16]
 8009680:	4313      	orrs	r3, r2
 8009682:	d102      	bne.n	800968a <__ieee754_pow+0x202>
 8009684:	4632      	mov	r2, r6
 8009686:	463b      	mov	r3, r7
 8009688:	e7e6      	b.n	8009658 <__ieee754_pow+0x1d0>
 800968a:	4b19      	ldr	r3, [pc, #100]	; (80096f0 <__ieee754_pow+0x268>)
 800968c:	4598      	cmp	r8, r3
 800968e:	f340 80fb 	ble.w	8009888 <__ieee754_pow+0x400>
 8009692:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009696:	4598      	cmp	r8, r3
 8009698:	4b13      	ldr	r3, [pc, #76]	; (80096e8 <__ieee754_pow+0x260>)
 800969a:	dd0c      	ble.n	80096b6 <__ieee754_pow+0x22e>
 800969c:	429c      	cmp	r4, r3
 800969e:	dc0f      	bgt.n	80096c0 <__ieee754_pow+0x238>
 80096a0:	f1b9 0f00 	cmp.w	r9, #0
 80096a4:	da0f      	bge.n	80096c6 <__ieee754_pow+0x23e>
 80096a6:	2000      	movs	r0, #0
 80096a8:	b009      	add	sp, #36	; 0x24
 80096aa:	ecbd 8b06 	vpop	{d8-d10}
 80096ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b2:	f000 bfc1 	b.w	800a638 <__math_oflow>
 80096b6:	429c      	cmp	r4, r3
 80096b8:	dbf2      	blt.n	80096a0 <__ieee754_pow+0x218>
 80096ba:	4b0a      	ldr	r3, [pc, #40]	; (80096e4 <__ieee754_pow+0x25c>)
 80096bc:	429c      	cmp	r4, r3
 80096be:	dd19      	ble.n	80096f4 <__ieee754_pow+0x26c>
 80096c0:	f1b9 0f00 	cmp.w	r9, #0
 80096c4:	dcef      	bgt.n	80096a6 <__ieee754_pow+0x21e>
 80096c6:	2000      	movs	r0, #0
 80096c8:	b009      	add	sp, #36	; 0x24
 80096ca:	ecbd 8b06 	vpop	{d8-d10}
 80096ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d2:	f000 bfa8 	b.w	800a626 <__math_uflow>
 80096d6:	bf00      	nop
 80096d8:	fff00000 	.word	0xfff00000
 80096dc:	7ff00000 	.word	0x7ff00000
 80096e0:	433fffff 	.word	0x433fffff
 80096e4:	3ff00000 	.word	0x3ff00000
 80096e8:	3fefffff 	.word	0x3fefffff
 80096ec:	3fe00000 	.word	0x3fe00000
 80096f0:	41e00000 	.word	0x41e00000
 80096f4:	4b60      	ldr	r3, [pc, #384]	; (8009878 <__ieee754_pow+0x3f0>)
 80096f6:	2200      	movs	r2, #0
 80096f8:	f7f6 fd72 	bl	80001e0 <__aeabi_dsub>
 80096fc:	a354      	add	r3, pc, #336	; (adr r3, 8009850 <__ieee754_pow+0x3c8>)
 80096fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009702:	4604      	mov	r4, r0
 8009704:	460d      	mov	r5, r1
 8009706:	f7f6 ff23 	bl	8000550 <__aeabi_dmul>
 800970a:	a353      	add	r3, pc, #332	; (adr r3, 8009858 <__ieee754_pow+0x3d0>)
 800970c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009710:	4606      	mov	r6, r0
 8009712:	460f      	mov	r7, r1
 8009714:	4620      	mov	r0, r4
 8009716:	4629      	mov	r1, r5
 8009718:	f7f6 ff1a 	bl	8000550 <__aeabi_dmul>
 800971c:	4b57      	ldr	r3, [pc, #348]	; (800987c <__ieee754_pow+0x3f4>)
 800971e:	4682      	mov	sl, r0
 8009720:	468b      	mov	fp, r1
 8009722:	2200      	movs	r2, #0
 8009724:	4620      	mov	r0, r4
 8009726:	4629      	mov	r1, r5
 8009728:	f7f6 ff12 	bl	8000550 <__aeabi_dmul>
 800972c:	4602      	mov	r2, r0
 800972e:	460b      	mov	r3, r1
 8009730:	a14b      	add	r1, pc, #300	; (adr r1, 8009860 <__ieee754_pow+0x3d8>)
 8009732:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009736:	f7f6 fd53 	bl	80001e0 <__aeabi_dsub>
 800973a:	4622      	mov	r2, r4
 800973c:	462b      	mov	r3, r5
 800973e:	f7f6 ff07 	bl	8000550 <__aeabi_dmul>
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	2000      	movs	r0, #0
 8009748:	494d      	ldr	r1, [pc, #308]	; (8009880 <__ieee754_pow+0x3f8>)
 800974a:	f7f6 fd49 	bl	80001e0 <__aeabi_dsub>
 800974e:	4622      	mov	r2, r4
 8009750:	4680      	mov	r8, r0
 8009752:	4689      	mov	r9, r1
 8009754:	462b      	mov	r3, r5
 8009756:	4620      	mov	r0, r4
 8009758:	4629      	mov	r1, r5
 800975a:	f7f6 fef9 	bl	8000550 <__aeabi_dmul>
 800975e:	4602      	mov	r2, r0
 8009760:	460b      	mov	r3, r1
 8009762:	4640      	mov	r0, r8
 8009764:	4649      	mov	r1, r9
 8009766:	f7f6 fef3 	bl	8000550 <__aeabi_dmul>
 800976a:	a33f      	add	r3, pc, #252	; (adr r3, 8009868 <__ieee754_pow+0x3e0>)
 800976c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009770:	f7f6 feee 	bl	8000550 <__aeabi_dmul>
 8009774:	4602      	mov	r2, r0
 8009776:	460b      	mov	r3, r1
 8009778:	4650      	mov	r0, sl
 800977a:	4659      	mov	r1, fp
 800977c:	f7f6 fd30 	bl	80001e0 <__aeabi_dsub>
 8009780:	4602      	mov	r2, r0
 8009782:	460b      	mov	r3, r1
 8009784:	4680      	mov	r8, r0
 8009786:	4689      	mov	r9, r1
 8009788:	4630      	mov	r0, r6
 800978a:	4639      	mov	r1, r7
 800978c:	f7f6 fd2a 	bl	80001e4 <__adddf3>
 8009790:	2000      	movs	r0, #0
 8009792:	4632      	mov	r2, r6
 8009794:	463b      	mov	r3, r7
 8009796:	4604      	mov	r4, r0
 8009798:	460d      	mov	r5, r1
 800979a:	f7f6 fd21 	bl	80001e0 <__aeabi_dsub>
 800979e:	4602      	mov	r2, r0
 80097a0:	460b      	mov	r3, r1
 80097a2:	4640      	mov	r0, r8
 80097a4:	4649      	mov	r1, r9
 80097a6:	f7f6 fd1b 	bl	80001e0 <__aeabi_dsub>
 80097aa:	9b04      	ldr	r3, [sp, #16]
 80097ac:	9a06      	ldr	r2, [sp, #24]
 80097ae:	3b01      	subs	r3, #1
 80097b0:	4313      	orrs	r3, r2
 80097b2:	4682      	mov	sl, r0
 80097b4:	468b      	mov	fp, r1
 80097b6:	f040 81e7 	bne.w	8009b88 <__ieee754_pow+0x700>
 80097ba:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8009870 <__ieee754_pow+0x3e8>
 80097be:	eeb0 8a47 	vmov.f32	s16, s14
 80097c2:	eef0 8a67 	vmov.f32	s17, s15
 80097c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80097ca:	2600      	movs	r6, #0
 80097cc:	4632      	mov	r2, r6
 80097ce:	463b      	mov	r3, r7
 80097d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097d4:	f7f6 fd04 	bl	80001e0 <__aeabi_dsub>
 80097d8:	4622      	mov	r2, r4
 80097da:	462b      	mov	r3, r5
 80097dc:	f7f6 feb8 	bl	8000550 <__aeabi_dmul>
 80097e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097e4:	4680      	mov	r8, r0
 80097e6:	4689      	mov	r9, r1
 80097e8:	4650      	mov	r0, sl
 80097ea:	4659      	mov	r1, fp
 80097ec:	f7f6 feb0 	bl	8000550 <__aeabi_dmul>
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	4640      	mov	r0, r8
 80097f6:	4649      	mov	r1, r9
 80097f8:	f7f6 fcf4 	bl	80001e4 <__adddf3>
 80097fc:	4632      	mov	r2, r6
 80097fe:	463b      	mov	r3, r7
 8009800:	4680      	mov	r8, r0
 8009802:	4689      	mov	r9, r1
 8009804:	4620      	mov	r0, r4
 8009806:	4629      	mov	r1, r5
 8009808:	f7f6 fea2 	bl	8000550 <__aeabi_dmul>
 800980c:	460b      	mov	r3, r1
 800980e:	4604      	mov	r4, r0
 8009810:	460d      	mov	r5, r1
 8009812:	4602      	mov	r2, r0
 8009814:	4649      	mov	r1, r9
 8009816:	4640      	mov	r0, r8
 8009818:	f7f6 fce4 	bl	80001e4 <__adddf3>
 800981c:	4b19      	ldr	r3, [pc, #100]	; (8009884 <__ieee754_pow+0x3fc>)
 800981e:	4299      	cmp	r1, r3
 8009820:	ec45 4b19 	vmov	d9, r4, r5
 8009824:	4606      	mov	r6, r0
 8009826:	460f      	mov	r7, r1
 8009828:	468b      	mov	fp, r1
 800982a:	f340 82f1 	ble.w	8009e10 <__ieee754_pow+0x988>
 800982e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009832:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009836:	4303      	orrs	r3, r0
 8009838:	f000 81e4 	beq.w	8009c04 <__ieee754_pow+0x77c>
 800983c:	ec51 0b18 	vmov	r0, r1, d8
 8009840:	2200      	movs	r2, #0
 8009842:	2300      	movs	r3, #0
 8009844:	f7f7 f8f6 	bl	8000a34 <__aeabi_dcmplt>
 8009848:	3800      	subs	r0, #0
 800984a:	bf18      	it	ne
 800984c:	2001      	movne	r0, #1
 800984e:	e72b      	b.n	80096a8 <__ieee754_pow+0x220>
 8009850:	60000000 	.word	0x60000000
 8009854:	3ff71547 	.word	0x3ff71547
 8009858:	f85ddf44 	.word	0xf85ddf44
 800985c:	3e54ae0b 	.word	0x3e54ae0b
 8009860:	55555555 	.word	0x55555555
 8009864:	3fd55555 	.word	0x3fd55555
 8009868:	652b82fe 	.word	0x652b82fe
 800986c:	3ff71547 	.word	0x3ff71547
 8009870:	00000000 	.word	0x00000000
 8009874:	bff00000 	.word	0xbff00000
 8009878:	3ff00000 	.word	0x3ff00000
 800987c:	3fd00000 	.word	0x3fd00000
 8009880:	3fe00000 	.word	0x3fe00000
 8009884:	408fffff 	.word	0x408fffff
 8009888:	4bd5      	ldr	r3, [pc, #852]	; (8009be0 <__ieee754_pow+0x758>)
 800988a:	402b      	ands	r3, r5
 800988c:	2200      	movs	r2, #0
 800988e:	b92b      	cbnz	r3, 800989c <__ieee754_pow+0x414>
 8009890:	4bd4      	ldr	r3, [pc, #848]	; (8009be4 <__ieee754_pow+0x75c>)
 8009892:	f7f6 fe5d 	bl	8000550 <__aeabi_dmul>
 8009896:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800989a:	460c      	mov	r4, r1
 800989c:	1523      	asrs	r3, r4, #20
 800989e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80098a2:	4413      	add	r3, r2
 80098a4:	9305      	str	r3, [sp, #20]
 80098a6:	4bd0      	ldr	r3, [pc, #832]	; (8009be8 <__ieee754_pow+0x760>)
 80098a8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80098ac:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80098b0:	429c      	cmp	r4, r3
 80098b2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80098b6:	dd08      	ble.n	80098ca <__ieee754_pow+0x442>
 80098b8:	4bcc      	ldr	r3, [pc, #816]	; (8009bec <__ieee754_pow+0x764>)
 80098ba:	429c      	cmp	r4, r3
 80098bc:	f340 8162 	ble.w	8009b84 <__ieee754_pow+0x6fc>
 80098c0:	9b05      	ldr	r3, [sp, #20]
 80098c2:	3301      	adds	r3, #1
 80098c4:	9305      	str	r3, [sp, #20]
 80098c6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80098ca:	2400      	movs	r4, #0
 80098cc:	00e3      	lsls	r3, r4, #3
 80098ce:	9307      	str	r3, [sp, #28]
 80098d0:	4bc7      	ldr	r3, [pc, #796]	; (8009bf0 <__ieee754_pow+0x768>)
 80098d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098d6:	ed93 7b00 	vldr	d7, [r3]
 80098da:	4629      	mov	r1, r5
 80098dc:	ec53 2b17 	vmov	r2, r3, d7
 80098e0:	eeb0 9a47 	vmov.f32	s18, s14
 80098e4:	eef0 9a67 	vmov.f32	s19, s15
 80098e8:	4682      	mov	sl, r0
 80098ea:	f7f6 fc79 	bl	80001e0 <__aeabi_dsub>
 80098ee:	4652      	mov	r2, sl
 80098f0:	4606      	mov	r6, r0
 80098f2:	460f      	mov	r7, r1
 80098f4:	462b      	mov	r3, r5
 80098f6:	ec51 0b19 	vmov	r0, r1, d9
 80098fa:	f7f6 fc73 	bl	80001e4 <__adddf3>
 80098fe:	4602      	mov	r2, r0
 8009900:	460b      	mov	r3, r1
 8009902:	2000      	movs	r0, #0
 8009904:	49bb      	ldr	r1, [pc, #748]	; (8009bf4 <__ieee754_pow+0x76c>)
 8009906:	f7f6 ff4d 	bl	80007a4 <__aeabi_ddiv>
 800990a:	ec41 0b1a 	vmov	d10, r0, r1
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4630      	mov	r0, r6
 8009914:	4639      	mov	r1, r7
 8009916:	f7f6 fe1b 	bl	8000550 <__aeabi_dmul>
 800991a:	2300      	movs	r3, #0
 800991c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009920:	9302      	str	r3, [sp, #8]
 8009922:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009926:	46ab      	mov	fp, r5
 8009928:	106d      	asrs	r5, r5, #1
 800992a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800992e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009932:	ec41 0b18 	vmov	d8, r0, r1
 8009936:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800993a:	2200      	movs	r2, #0
 800993c:	4640      	mov	r0, r8
 800993e:	4649      	mov	r1, r9
 8009940:	4614      	mov	r4, r2
 8009942:	461d      	mov	r5, r3
 8009944:	f7f6 fe04 	bl	8000550 <__aeabi_dmul>
 8009948:	4602      	mov	r2, r0
 800994a:	460b      	mov	r3, r1
 800994c:	4630      	mov	r0, r6
 800994e:	4639      	mov	r1, r7
 8009950:	f7f6 fc46 	bl	80001e0 <__aeabi_dsub>
 8009954:	ec53 2b19 	vmov	r2, r3, d9
 8009958:	4606      	mov	r6, r0
 800995a:	460f      	mov	r7, r1
 800995c:	4620      	mov	r0, r4
 800995e:	4629      	mov	r1, r5
 8009960:	f7f6 fc3e 	bl	80001e0 <__aeabi_dsub>
 8009964:	4602      	mov	r2, r0
 8009966:	460b      	mov	r3, r1
 8009968:	4650      	mov	r0, sl
 800996a:	4659      	mov	r1, fp
 800996c:	f7f6 fc38 	bl	80001e0 <__aeabi_dsub>
 8009970:	4642      	mov	r2, r8
 8009972:	464b      	mov	r3, r9
 8009974:	f7f6 fdec 	bl	8000550 <__aeabi_dmul>
 8009978:	4602      	mov	r2, r0
 800997a:	460b      	mov	r3, r1
 800997c:	4630      	mov	r0, r6
 800997e:	4639      	mov	r1, r7
 8009980:	f7f6 fc2e 	bl	80001e0 <__aeabi_dsub>
 8009984:	ec53 2b1a 	vmov	r2, r3, d10
 8009988:	f7f6 fde2 	bl	8000550 <__aeabi_dmul>
 800998c:	ec53 2b18 	vmov	r2, r3, d8
 8009990:	ec41 0b19 	vmov	d9, r0, r1
 8009994:	ec51 0b18 	vmov	r0, r1, d8
 8009998:	f7f6 fdda 	bl	8000550 <__aeabi_dmul>
 800999c:	a37c      	add	r3, pc, #496	; (adr r3, 8009b90 <__ieee754_pow+0x708>)
 800999e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a2:	4604      	mov	r4, r0
 80099a4:	460d      	mov	r5, r1
 80099a6:	f7f6 fdd3 	bl	8000550 <__aeabi_dmul>
 80099aa:	a37b      	add	r3, pc, #492	; (adr r3, 8009b98 <__ieee754_pow+0x710>)
 80099ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b0:	f7f6 fc18 	bl	80001e4 <__adddf3>
 80099b4:	4622      	mov	r2, r4
 80099b6:	462b      	mov	r3, r5
 80099b8:	f7f6 fdca 	bl	8000550 <__aeabi_dmul>
 80099bc:	a378      	add	r3, pc, #480	; (adr r3, 8009ba0 <__ieee754_pow+0x718>)
 80099be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c2:	f7f6 fc0f 	bl	80001e4 <__adddf3>
 80099c6:	4622      	mov	r2, r4
 80099c8:	462b      	mov	r3, r5
 80099ca:	f7f6 fdc1 	bl	8000550 <__aeabi_dmul>
 80099ce:	a376      	add	r3, pc, #472	; (adr r3, 8009ba8 <__ieee754_pow+0x720>)
 80099d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d4:	f7f6 fc06 	bl	80001e4 <__adddf3>
 80099d8:	4622      	mov	r2, r4
 80099da:	462b      	mov	r3, r5
 80099dc:	f7f6 fdb8 	bl	8000550 <__aeabi_dmul>
 80099e0:	a373      	add	r3, pc, #460	; (adr r3, 8009bb0 <__ieee754_pow+0x728>)
 80099e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e6:	f7f6 fbfd 	bl	80001e4 <__adddf3>
 80099ea:	4622      	mov	r2, r4
 80099ec:	462b      	mov	r3, r5
 80099ee:	f7f6 fdaf 	bl	8000550 <__aeabi_dmul>
 80099f2:	a371      	add	r3, pc, #452	; (adr r3, 8009bb8 <__ieee754_pow+0x730>)
 80099f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f8:	f7f6 fbf4 	bl	80001e4 <__adddf3>
 80099fc:	4622      	mov	r2, r4
 80099fe:	4606      	mov	r6, r0
 8009a00:	460f      	mov	r7, r1
 8009a02:	462b      	mov	r3, r5
 8009a04:	4620      	mov	r0, r4
 8009a06:	4629      	mov	r1, r5
 8009a08:	f7f6 fda2 	bl	8000550 <__aeabi_dmul>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	460b      	mov	r3, r1
 8009a10:	4630      	mov	r0, r6
 8009a12:	4639      	mov	r1, r7
 8009a14:	f7f6 fd9c 	bl	8000550 <__aeabi_dmul>
 8009a18:	4642      	mov	r2, r8
 8009a1a:	4604      	mov	r4, r0
 8009a1c:	460d      	mov	r5, r1
 8009a1e:	464b      	mov	r3, r9
 8009a20:	ec51 0b18 	vmov	r0, r1, d8
 8009a24:	f7f6 fbde 	bl	80001e4 <__adddf3>
 8009a28:	ec53 2b19 	vmov	r2, r3, d9
 8009a2c:	f7f6 fd90 	bl	8000550 <__aeabi_dmul>
 8009a30:	4622      	mov	r2, r4
 8009a32:	462b      	mov	r3, r5
 8009a34:	f7f6 fbd6 	bl	80001e4 <__adddf3>
 8009a38:	4642      	mov	r2, r8
 8009a3a:	4682      	mov	sl, r0
 8009a3c:	468b      	mov	fp, r1
 8009a3e:	464b      	mov	r3, r9
 8009a40:	4640      	mov	r0, r8
 8009a42:	4649      	mov	r1, r9
 8009a44:	f7f6 fd84 	bl	8000550 <__aeabi_dmul>
 8009a48:	4b6b      	ldr	r3, [pc, #428]	; (8009bf8 <__ieee754_pow+0x770>)
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	4606      	mov	r6, r0
 8009a4e:	460f      	mov	r7, r1
 8009a50:	f7f6 fbc8 	bl	80001e4 <__adddf3>
 8009a54:	4652      	mov	r2, sl
 8009a56:	465b      	mov	r3, fp
 8009a58:	f7f6 fbc4 	bl	80001e4 <__adddf3>
 8009a5c:	2000      	movs	r0, #0
 8009a5e:	4604      	mov	r4, r0
 8009a60:	460d      	mov	r5, r1
 8009a62:	4602      	mov	r2, r0
 8009a64:	460b      	mov	r3, r1
 8009a66:	4640      	mov	r0, r8
 8009a68:	4649      	mov	r1, r9
 8009a6a:	f7f6 fd71 	bl	8000550 <__aeabi_dmul>
 8009a6e:	4b62      	ldr	r3, [pc, #392]	; (8009bf8 <__ieee754_pow+0x770>)
 8009a70:	4680      	mov	r8, r0
 8009a72:	4689      	mov	r9, r1
 8009a74:	2200      	movs	r2, #0
 8009a76:	4620      	mov	r0, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f7f6 fbb1 	bl	80001e0 <__aeabi_dsub>
 8009a7e:	4632      	mov	r2, r6
 8009a80:	463b      	mov	r3, r7
 8009a82:	f7f6 fbad 	bl	80001e0 <__aeabi_dsub>
 8009a86:	4602      	mov	r2, r0
 8009a88:	460b      	mov	r3, r1
 8009a8a:	4650      	mov	r0, sl
 8009a8c:	4659      	mov	r1, fp
 8009a8e:	f7f6 fba7 	bl	80001e0 <__aeabi_dsub>
 8009a92:	ec53 2b18 	vmov	r2, r3, d8
 8009a96:	f7f6 fd5b 	bl	8000550 <__aeabi_dmul>
 8009a9a:	4622      	mov	r2, r4
 8009a9c:	4606      	mov	r6, r0
 8009a9e:	460f      	mov	r7, r1
 8009aa0:	462b      	mov	r3, r5
 8009aa2:	ec51 0b19 	vmov	r0, r1, d9
 8009aa6:	f7f6 fd53 	bl	8000550 <__aeabi_dmul>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	460b      	mov	r3, r1
 8009aae:	4630      	mov	r0, r6
 8009ab0:	4639      	mov	r1, r7
 8009ab2:	f7f6 fb97 	bl	80001e4 <__adddf3>
 8009ab6:	4606      	mov	r6, r0
 8009ab8:	460f      	mov	r7, r1
 8009aba:	4602      	mov	r2, r0
 8009abc:	460b      	mov	r3, r1
 8009abe:	4640      	mov	r0, r8
 8009ac0:	4649      	mov	r1, r9
 8009ac2:	f7f6 fb8f 	bl	80001e4 <__adddf3>
 8009ac6:	a33e      	add	r3, pc, #248	; (adr r3, 8009bc0 <__ieee754_pow+0x738>)
 8009ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009acc:	2000      	movs	r0, #0
 8009ace:	4604      	mov	r4, r0
 8009ad0:	460d      	mov	r5, r1
 8009ad2:	f7f6 fd3d 	bl	8000550 <__aeabi_dmul>
 8009ad6:	4642      	mov	r2, r8
 8009ad8:	ec41 0b18 	vmov	d8, r0, r1
 8009adc:	464b      	mov	r3, r9
 8009ade:	4620      	mov	r0, r4
 8009ae0:	4629      	mov	r1, r5
 8009ae2:	f7f6 fb7d 	bl	80001e0 <__aeabi_dsub>
 8009ae6:	4602      	mov	r2, r0
 8009ae8:	460b      	mov	r3, r1
 8009aea:	4630      	mov	r0, r6
 8009aec:	4639      	mov	r1, r7
 8009aee:	f7f6 fb77 	bl	80001e0 <__aeabi_dsub>
 8009af2:	a335      	add	r3, pc, #212	; (adr r3, 8009bc8 <__ieee754_pow+0x740>)
 8009af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af8:	f7f6 fd2a 	bl	8000550 <__aeabi_dmul>
 8009afc:	a334      	add	r3, pc, #208	; (adr r3, 8009bd0 <__ieee754_pow+0x748>)
 8009afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b02:	4606      	mov	r6, r0
 8009b04:	460f      	mov	r7, r1
 8009b06:	4620      	mov	r0, r4
 8009b08:	4629      	mov	r1, r5
 8009b0a:	f7f6 fd21 	bl	8000550 <__aeabi_dmul>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	460b      	mov	r3, r1
 8009b12:	4630      	mov	r0, r6
 8009b14:	4639      	mov	r1, r7
 8009b16:	f7f6 fb65 	bl	80001e4 <__adddf3>
 8009b1a:	9a07      	ldr	r2, [sp, #28]
 8009b1c:	4b37      	ldr	r3, [pc, #220]	; (8009bfc <__ieee754_pow+0x774>)
 8009b1e:	4413      	add	r3, r2
 8009b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b24:	f7f6 fb5e 	bl	80001e4 <__adddf3>
 8009b28:	4682      	mov	sl, r0
 8009b2a:	9805      	ldr	r0, [sp, #20]
 8009b2c:	468b      	mov	fp, r1
 8009b2e:	f7f6 fca5 	bl	800047c <__aeabi_i2d>
 8009b32:	9a07      	ldr	r2, [sp, #28]
 8009b34:	4b32      	ldr	r3, [pc, #200]	; (8009c00 <__ieee754_pow+0x778>)
 8009b36:	4413      	add	r3, r2
 8009b38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b3c:	4606      	mov	r6, r0
 8009b3e:	460f      	mov	r7, r1
 8009b40:	4652      	mov	r2, sl
 8009b42:	465b      	mov	r3, fp
 8009b44:	ec51 0b18 	vmov	r0, r1, d8
 8009b48:	f7f6 fb4c 	bl	80001e4 <__adddf3>
 8009b4c:	4642      	mov	r2, r8
 8009b4e:	464b      	mov	r3, r9
 8009b50:	f7f6 fb48 	bl	80001e4 <__adddf3>
 8009b54:	4632      	mov	r2, r6
 8009b56:	463b      	mov	r3, r7
 8009b58:	f7f6 fb44 	bl	80001e4 <__adddf3>
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	4632      	mov	r2, r6
 8009b60:	463b      	mov	r3, r7
 8009b62:	4604      	mov	r4, r0
 8009b64:	460d      	mov	r5, r1
 8009b66:	f7f6 fb3b 	bl	80001e0 <__aeabi_dsub>
 8009b6a:	4642      	mov	r2, r8
 8009b6c:	464b      	mov	r3, r9
 8009b6e:	f7f6 fb37 	bl	80001e0 <__aeabi_dsub>
 8009b72:	ec53 2b18 	vmov	r2, r3, d8
 8009b76:	f7f6 fb33 	bl	80001e0 <__aeabi_dsub>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	4650      	mov	r0, sl
 8009b80:	4659      	mov	r1, fp
 8009b82:	e610      	b.n	80097a6 <__ieee754_pow+0x31e>
 8009b84:	2401      	movs	r4, #1
 8009b86:	e6a1      	b.n	80098cc <__ieee754_pow+0x444>
 8009b88:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8009bd8 <__ieee754_pow+0x750>
 8009b8c:	e617      	b.n	80097be <__ieee754_pow+0x336>
 8009b8e:	bf00      	nop
 8009b90:	4a454eef 	.word	0x4a454eef
 8009b94:	3fca7e28 	.word	0x3fca7e28
 8009b98:	93c9db65 	.word	0x93c9db65
 8009b9c:	3fcd864a 	.word	0x3fcd864a
 8009ba0:	a91d4101 	.word	0xa91d4101
 8009ba4:	3fd17460 	.word	0x3fd17460
 8009ba8:	518f264d 	.word	0x518f264d
 8009bac:	3fd55555 	.word	0x3fd55555
 8009bb0:	db6fabff 	.word	0xdb6fabff
 8009bb4:	3fdb6db6 	.word	0x3fdb6db6
 8009bb8:	33333303 	.word	0x33333303
 8009bbc:	3fe33333 	.word	0x3fe33333
 8009bc0:	e0000000 	.word	0xe0000000
 8009bc4:	3feec709 	.word	0x3feec709
 8009bc8:	dc3a03fd 	.word	0xdc3a03fd
 8009bcc:	3feec709 	.word	0x3feec709
 8009bd0:	145b01f5 	.word	0x145b01f5
 8009bd4:	be3e2fe0 	.word	0xbe3e2fe0
 8009bd8:	00000000 	.word	0x00000000
 8009bdc:	3ff00000 	.word	0x3ff00000
 8009be0:	7ff00000 	.word	0x7ff00000
 8009be4:	43400000 	.word	0x43400000
 8009be8:	0003988e 	.word	0x0003988e
 8009bec:	000bb679 	.word	0x000bb679
 8009bf0:	0800b1b0 	.word	0x0800b1b0
 8009bf4:	3ff00000 	.word	0x3ff00000
 8009bf8:	40080000 	.word	0x40080000
 8009bfc:	0800b1d0 	.word	0x0800b1d0
 8009c00:	0800b1c0 	.word	0x0800b1c0
 8009c04:	a3b5      	add	r3, pc, #724	; (adr r3, 8009edc <__ieee754_pow+0xa54>)
 8009c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0a:	4640      	mov	r0, r8
 8009c0c:	4649      	mov	r1, r9
 8009c0e:	f7f6 fae9 	bl	80001e4 <__adddf3>
 8009c12:	4622      	mov	r2, r4
 8009c14:	ec41 0b1a 	vmov	d10, r0, r1
 8009c18:	462b      	mov	r3, r5
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	4639      	mov	r1, r7
 8009c1e:	f7f6 fadf 	bl	80001e0 <__aeabi_dsub>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	ec51 0b1a 	vmov	r0, r1, d10
 8009c2a:	f7f6 ff21 	bl	8000a70 <__aeabi_dcmpgt>
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	f47f ae04 	bne.w	800983c <__ieee754_pow+0x3b4>
 8009c34:	4aa4      	ldr	r2, [pc, #656]	; (8009ec8 <__ieee754_pow+0xa40>)
 8009c36:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	f340 8108 	ble.w	8009e50 <__ieee754_pow+0x9c8>
 8009c40:	151b      	asrs	r3, r3, #20
 8009c42:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009c46:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009c4a:	fa4a f303 	asr.w	r3, sl, r3
 8009c4e:	445b      	add	r3, fp
 8009c50:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009c54:	4e9d      	ldr	r6, [pc, #628]	; (8009ecc <__ieee754_pow+0xa44>)
 8009c56:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009c5a:	4116      	asrs	r6, r2
 8009c5c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009c60:	2000      	movs	r0, #0
 8009c62:	ea23 0106 	bic.w	r1, r3, r6
 8009c66:	f1c2 0214 	rsb	r2, r2, #20
 8009c6a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009c6e:	fa4a fa02 	asr.w	sl, sl, r2
 8009c72:	f1bb 0f00 	cmp.w	fp, #0
 8009c76:	4602      	mov	r2, r0
 8009c78:	460b      	mov	r3, r1
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	4629      	mov	r1, r5
 8009c7e:	bfb8      	it	lt
 8009c80:	f1ca 0a00 	rsblt	sl, sl, #0
 8009c84:	f7f6 faac 	bl	80001e0 <__aeabi_dsub>
 8009c88:	ec41 0b19 	vmov	d9, r0, r1
 8009c8c:	4642      	mov	r2, r8
 8009c8e:	464b      	mov	r3, r9
 8009c90:	ec51 0b19 	vmov	r0, r1, d9
 8009c94:	f7f6 faa6 	bl	80001e4 <__adddf3>
 8009c98:	a37b      	add	r3, pc, #492	; (adr r3, 8009e88 <__ieee754_pow+0xa00>)
 8009c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9e:	2000      	movs	r0, #0
 8009ca0:	4604      	mov	r4, r0
 8009ca2:	460d      	mov	r5, r1
 8009ca4:	f7f6 fc54 	bl	8000550 <__aeabi_dmul>
 8009ca8:	ec53 2b19 	vmov	r2, r3, d9
 8009cac:	4606      	mov	r6, r0
 8009cae:	460f      	mov	r7, r1
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	f7f6 fa94 	bl	80001e0 <__aeabi_dsub>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	4640      	mov	r0, r8
 8009cbe:	4649      	mov	r1, r9
 8009cc0:	f7f6 fa8e 	bl	80001e0 <__aeabi_dsub>
 8009cc4:	a372      	add	r3, pc, #456	; (adr r3, 8009e90 <__ieee754_pow+0xa08>)
 8009cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cca:	f7f6 fc41 	bl	8000550 <__aeabi_dmul>
 8009cce:	a372      	add	r3, pc, #456	; (adr r3, 8009e98 <__ieee754_pow+0xa10>)
 8009cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd4:	4680      	mov	r8, r0
 8009cd6:	4689      	mov	r9, r1
 8009cd8:	4620      	mov	r0, r4
 8009cda:	4629      	mov	r1, r5
 8009cdc:	f7f6 fc38 	bl	8000550 <__aeabi_dmul>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	4640      	mov	r0, r8
 8009ce6:	4649      	mov	r1, r9
 8009ce8:	f7f6 fa7c 	bl	80001e4 <__adddf3>
 8009cec:	4604      	mov	r4, r0
 8009cee:	460d      	mov	r5, r1
 8009cf0:	4602      	mov	r2, r0
 8009cf2:	460b      	mov	r3, r1
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	4639      	mov	r1, r7
 8009cf8:	f7f6 fa74 	bl	80001e4 <__adddf3>
 8009cfc:	4632      	mov	r2, r6
 8009cfe:	463b      	mov	r3, r7
 8009d00:	4680      	mov	r8, r0
 8009d02:	4689      	mov	r9, r1
 8009d04:	f7f6 fa6c 	bl	80001e0 <__aeabi_dsub>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	4620      	mov	r0, r4
 8009d0e:	4629      	mov	r1, r5
 8009d10:	f7f6 fa66 	bl	80001e0 <__aeabi_dsub>
 8009d14:	4642      	mov	r2, r8
 8009d16:	4606      	mov	r6, r0
 8009d18:	460f      	mov	r7, r1
 8009d1a:	464b      	mov	r3, r9
 8009d1c:	4640      	mov	r0, r8
 8009d1e:	4649      	mov	r1, r9
 8009d20:	f7f6 fc16 	bl	8000550 <__aeabi_dmul>
 8009d24:	a35e      	add	r3, pc, #376	; (adr r3, 8009ea0 <__ieee754_pow+0xa18>)
 8009d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2a:	4604      	mov	r4, r0
 8009d2c:	460d      	mov	r5, r1
 8009d2e:	f7f6 fc0f 	bl	8000550 <__aeabi_dmul>
 8009d32:	a35d      	add	r3, pc, #372	; (adr r3, 8009ea8 <__ieee754_pow+0xa20>)
 8009d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d38:	f7f6 fa52 	bl	80001e0 <__aeabi_dsub>
 8009d3c:	4622      	mov	r2, r4
 8009d3e:	462b      	mov	r3, r5
 8009d40:	f7f6 fc06 	bl	8000550 <__aeabi_dmul>
 8009d44:	a35a      	add	r3, pc, #360	; (adr r3, 8009eb0 <__ieee754_pow+0xa28>)
 8009d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4a:	f7f6 fa4b 	bl	80001e4 <__adddf3>
 8009d4e:	4622      	mov	r2, r4
 8009d50:	462b      	mov	r3, r5
 8009d52:	f7f6 fbfd 	bl	8000550 <__aeabi_dmul>
 8009d56:	a358      	add	r3, pc, #352	; (adr r3, 8009eb8 <__ieee754_pow+0xa30>)
 8009d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5c:	f7f6 fa40 	bl	80001e0 <__aeabi_dsub>
 8009d60:	4622      	mov	r2, r4
 8009d62:	462b      	mov	r3, r5
 8009d64:	f7f6 fbf4 	bl	8000550 <__aeabi_dmul>
 8009d68:	a355      	add	r3, pc, #340	; (adr r3, 8009ec0 <__ieee754_pow+0xa38>)
 8009d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d6e:	f7f6 fa39 	bl	80001e4 <__adddf3>
 8009d72:	4622      	mov	r2, r4
 8009d74:	462b      	mov	r3, r5
 8009d76:	f7f6 fbeb 	bl	8000550 <__aeabi_dmul>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	460b      	mov	r3, r1
 8009d7e:	4640      	mov	r0, r8
 8009d80:	4649      	mov	r1, r9
 8009d82:	f7f6 fa2d 	bl	80001e0 <__aeabi_dsub>
 8009d86:	4604      	mov	r4, r0
 8009d88:	460d      	mov	r5, r1
 8009d8a:	4602      	mov	r2, r0
 8009d8c:	460b      	mov	r3, r1
 8009d8e:	4640      	mov	r0, r8
 8009d90:	4649      	mov	r1, r9
 8009d92:	f7f6 fbdd 	bl	8000550 <__aeabi_dmul>
 8009d96:	2200      	movs	r2, #0
 8009d98:	ec41 0b19 	vmov	d9, r0, r1
 8009d9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009da0:	4620      	mov	r0, r4
 8009da2:	4629      	mov	r1, r5
 8009da4:	f7f6 fa1c 	bl	80001e0 <__aeabi_dsub>
 8009da8:	4602      	mov	r2, r0
 8009daa:	460b      	mov	r3, r1
 8009dac:	ec51 0b19 	vmov	r0, r1, d9
 8009db0:	f7f6 fcf8 	bl	80007a4 <__aeabi_ddiv>
 8009db4:	4632      	mov	r2, r6
 8009db6:	4604      	mov	r4, r0
 8009db8:	460d      	mov	r5, r1
 8009dba:	463b      	mov	r3, r7
 8009dbc:	4640      	mov	r0, r8
 8009dbe:	4649      	mov	r1, r9
 8009dc0:	f7f6 fbc6 	bl	8000550 <__aeabi_dmul>
 8009dc4:	4632      	mov	r2, r6
 8009dc6:	463b      	mov	r3, r7
 8009dc8:	f7f6 fa0c 	bl	80001e4 <__adddf3>
 8009dcc:	4602      	mov	r2, r0
 8009dce:	460b      	mov	r3, r1
 8009dd0:	4620      	mov	r0, r4
 8009dd2:	4629      	mov	r1, r5
 8009dd4:	f7f6 fa04 	bl	80001e0 <__aeabi_dsub>
 8009dd8:	4642      	mov	r2, r8
 8009dda:	464b      	mov	r3, r9
 8009ddc:	f7f6 fa00 	bl	80001e0 <__aeabi_dsub>
 8009de0:	460b      	mov	r3, r1
 8009de2:	4602      	mov	r2, r0
 8009de4:	493a      	ldr	r1, [pc, #232]	; (8009ed0 <__ieee754_pow+0xa48>)
 8009de6:	2000      	movs	r0, #0
 8009de8:	f7f6 f9fa 	bl	80001e0 <__aeabi_dsub>
 8009dec:	ec41 0b10 	vmov	d0, r0, r1
 8009df0:	ee10 3a90 	vmov	r3, s1
 8009df4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009df8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009dfc:	da2b      	bge.n	8009e56 <__ieee754_pow+0x9ce>
 8009dfe:	4650      	mov	r0, sl
 8009e00:	f000 fc5a 	bl	800a6b8 <scalbn>
 8009e04:	ec51 0b10 	vmov	r0, r1, d0
 8009e08:	ec53 2b18 	vmov	r2, r3, d8
 8009e0c:	f7ff bbed 	b.w	80095ea <__ieee754_pow+0x162>
 8009e10:	4b30      	ldr	r3, [pc, #192]	; (8009ed4 <__ieee754_pow+0xa4c>)
 8009e12:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009e16:	429e      	cmp	r6, r3
 8009e18:	f77f af0c 	ble.w	8009c34 <__ieee754_pow+0x7ac>
 8009e1c:	4b2e      	ldr	r3, [pc, #184]	; (8009ed8 <__ieee754_pow+0xa50>)
 8009e1e:	440b      	add	r3, r1
 8009e20:	4303      	orrs	r3, r0
 8009e22:	d009      	beq.n	8009e38 <__ieee754_pow+0x9b0>
 8009e24:	ec51 0b18 	vmov	r0, r1, d8
 8009e28:	2200      	movs	r2, #0
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	f7f6 fe02 	bl	8000a34 <__aeabi_dcmplt>
 8009e30:	3800      	subs	r0, #0
 8009e32:	bf18      	it	ne
 8009e34:	2001      	movne	r0, #1
 8009e36:	e447      	b.n	80096c8 <__ieee754_pow+0x240>
 8009e38:	4622      	mov	r2, r4
 8009e3a:	462b      	mov	r3, r5
 8009e3c:	f7f6 f9d0 	bl	80001e0 <__aeabi_dsub>
 8009e40:	4642      	mov	r2, r8
 8009e42:	464b      	mov	r3, r9
 8009e44:	f7f6 fe0a 	bl	8000a5c <__aeabi_dcmpge>
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	f43f aef3 	beq.w	8009c34 <__ieee754_pow+0x7ac>
 8009e4e:	e7e9      	b.n	8009e24 <__ieee754_pow+0x99c>
 8009e50:	f04f 0a00 	mov.w	sl, #0
 8009e54:	e71a      	b.n	8009c8c <__ieee754_pow+0x804>
 8009e56:	ec51 0b10 	vmov	r0, r1, d0
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	e7d4      	b.n	8009e08 <__ieee754_pow+0x980>
 8009e5e:	491c      	ldr	r1, [pc, #112]	; (8009ed0 <__ieee754_pow+0xa48>)
 8009e60:	2000      	movs	r0, #0
 8009e62:	f7ff bb30 	b.w	80094c6 <__ieee754_pow+0x3e>
 8009e66:	2000      	movs	r0, #0
 8009e68:	2100      	movs	r1, #0
 8009e6a:	f7ff bb2c 	b.w	80094c6 <__ieee754_pow+0x3e>
 8009e6e:	4630      	mov	r0, r6
 8009e70:	4639      	mov	r1, r7
 8009e72:	f7ff bb28 	b.w	80094c6 <__ieee754_pow+0x3e>
 8009e76:	9204      	str	r2, [sp, #16]
 8009e78:	f7ff bb7a 	b.w	8009570 <__ieee754_pow+0xe8>
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	f7ff bb64 	b.w	800954a <__ieee754_pow+0xc2>
 8009e82:	bf00      	nop
 8009e84:	f3af 8000 	nop.w
 8009e88:	00000000 	.word	0x00000000
 8009e8c:	3fe62e43 	.word	0x3fe62e43
 8009e90:	fefa39ef 	.word	0xfefa39ef
 8009e94:	3fe62e42 	.word	0x3fe62e42
 8009e98:	0ca86c39 	.word	0x0ca86c39
 8009e9c:	be205c61 	.word	0xbe205c61
 8009ea0:	72bea4d0 	.word	0x72bea4d0
 8009ea4:	3e663769 	.word	0x3e663769
 8009ea8:	c5d26bf1 	.word	0xc5d26bf1
 8009eac:	3ebbbd41 	.word	0x3ebbbd41
 8009eb0:	af25de2c 	.word	0xaf25de2c
 8009eb4:	3f11566a 	.word	0x3f11566a
 8009eb8:	16bebd93 	.word	0x16bebd93
 8009ebc:	3f66c16c 	.word	0x3f66c16c
 8009ec0:	5555553e 	.word	0x5555553e
 8009ec4:	3fc55555 	.word	0x3fc55555
 8009ec8:	3fe00000 	.word	0x3fe00000
 8009ecc:	000fffff 	.word	0x000fffff
 8009ed0:	3ff00000 	.word	0x3ff00000
 8009ed4:	4090cbff 	.word	0x4090cbff
 8009ed8:	3f6f3400 	.word	0x3f6f3400
 8009edc:	652b82fe 	.word	0x652b82fe
 8009ee0:	3c971547 	.word	0x3c971547

08009ee4 <__ieee754_sqrt>:
 8009ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee8:	ec55 4b10 	vmov	r4, r5, d0
 8009eec:	4e55      	ldr	r6, [pc, #340]	; (800a044 <__ieee754_sqrt+0x160>)
 8009eee:	43ae      	bics	r6, r5
 8009ef0:	ee10 0a10 	vmov	r0, s0
 8009ef4:	ee10 3a10 	vmov	r3, s0
 8009ef8:	462a      	mov	r2, r5
 8009efa:	4629      	mov	r1, r5
 8009efc:	d110      	bne.n	8009f20 <__ieee754_sqrt+0x3c>
 8009efe:	ee10 2a10 	vmov	r2, s0
 8009f02:	462b      	mov	r3, r5
 8009f04:	f7f6 fb24 	bl	8000550 <__aeabi_dmul>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	4629      	mov	r1, r5
 8009f10:	f7f6 f968 	bl	80001e4 <__adddf3>
 8009f14:	4604      	mov	r4, r0
 8009f16:	460d      	mov	r5, r1
 8009f18:	ec45 4b10 	vmov	d0, r4, r5
 8009f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f20:	2d00      	cmp	r5, #0
 8009f22:	dc10      	bgt.n	8009f46 <__ieee754_sqrt+0x62>
 8009f24:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009f28:	4330      	orrs	r0, r6
 8009f2a:	d0f5      	beq.n	8009f18 <__ieee754_sqrt+0x34>
 8009f2c:	b15d      	cbz	r5, 8009f46 <__ieee754_sqrt+0x62>
 8009f2e:	ee10 2a10 	vmov	r2, s0
 8009f32:	462b      	mov	r3, r5
 8009f34:	ee10 0a10 	vmov	r0, s0
 8009f38:	f7f6 f952 	bl	80001e0 <__aeabi_dsub>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	460b      	mov	r3, r1
 8009f40:	f7f6 fc30 	bl	80007a4 <__aeabi_ddiv>
 8009f44:	e7e6      	b.n	8009f14 <__ieee754_sqrt+0x30>
 8009f46:	1512      	asrs	r2, r2, #20
 8009f48:	d074      	beq.n	800a034 <__ieee754_sqrt+0x150>
 8009f4a:	07d4      	lsls	r4, r2, #31
 8009f4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009f50:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8009f54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009f58:	bf5e      	ittt	pl
 8009f5a:	0fda      	lsrpl	r2, r3, #31
 8009f5c:	005b      	lslpl	r3, r3, #1
 8009f5e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8009f62:	2400      	movs	r4, #0
 8009f64:	0fda      	lsrs	r2, r3, #31
 8009f66:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009f6a:	107f      	asrs	r7, r7, #1
 8009f6c:	005b      	lsls	r3, r3, #1
 8009f6e:	2516      	movs	r5, #22
 8009f70:	4620      	mov	r0, r4
 8009f72:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009f76:	1886      	adds	r6, r0, r2
 8009f78:	428e      	cmp	r6, r1
 8009f7a:	bfde      	ittt	le
 8009f7c:	1b89      	suble	r1, r1, r6
 8009f7e:	18b0      	addle	r0, r6, r2
 8009f80:	18a4      	addle	r4, r4, r2
 8009f82:	0049      	lsls	r1, r1, #1
 8009f84:	3d01      	subs	r5, #1
 8009f86:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009f8a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009f8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009f92:	d1f0      	bne.n	8009f76 <__ieee754_sqrt+0x92>
 8009f94:	462a      	mov	r2, r5
 8009f96:	f04f 0e20 	mov.w	lr, #32
 8009f9a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009f9e:	4281      	cmp	r1, r0
 8009fa0:	eb06 0c05 	add.w	ip, r6, r5
 8009fa4:	dc02      	bgt.n	8009fac <__ieee754_sqrt+0xc8>
 8009fa6:	d113      	bne.n	8009fd0 <__ieee754_sqrt+0xec>
 8009fa8:	459c      	cmp	ip, r3
 8009faa:	d811      	bhi.n	8009fd0 <__ieee754_sqrt+0xec>
 8009fac:	f1bc 0f00 	cmp.w	ip, #0
 8009fb0:	eb0c 0506 	add.w	r5, ip, r6
 8009fb4:	da43      	bge.n	800a03e <__ieee754_sqrt+0x15a>
 8009fb6:	2d00      	cmp	r5, #0
 8009fb8:	db41      	blt.n	800a03e <__ieee754_sqrt+0x15a>
 8009fba:	f100 0801 	add.w	r8, r0, #1
 8009fbe:	1a09      	subs	r1, r1, r0
 8009fc0:	459c      	cmp	ip, r3
 8009fc2:	bf88      	it	hi
 8009fc4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8009fc8:	eba3 030c 	sub.w	r3, r3, ip
 8009fcc:	4432      	add	r2, r6
 8009fce:	4640      	mov	r0, r8
 8009fd0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8009fd4:	f1be 0e01 	subs.w	lr, lr, #1
 8009fd8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8009fdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009fe0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009fe4:	d1db      	bne.n	8009f9e <__ieee754_sqrt+0xba>
 8009fe6:	430b      	orrs	r3, r1
 8009fe8:	d006      	beq.n	8009ff8 <__ieee754_sqrt+0x114>
 8009fea:	1c50      	adds	r0, r2, #1
 8009fec:	bf13      	iteet	ne
 8009fee:	3201      	addne	r2, #1
 8009ff0:	3401      	addeq	r4, #1
 8009ff2:	4672      	moveq	r2, lr
 8009ff4:	f022 0201 	bicne.w	r2, r2, #1
 8009ff8:	1063      	asrs	r3, r4, #1
 8009ffa:	0852      	lsrs	r2, r2, #1
 8009ffc:	07e1      	lsls	r1, r4, #31
 8009ffe:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a002:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a006:	bf48      	it	mi
 800a008:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a00c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800a010:	4614      	mov	r4, r2
 800a012:	e781      	b.n	8009f18 <__ieee754_sqrt+0x34>
 800a014:	0ad9      	lsrs	r1, r3, #11
 800a016:	3815      	subs	r0, #21
 800a018:	055b      	lsls	r3, r3, #21
 800a01a:	2900      	cmp	r1, #0
 800a01c:	d0fa      	beq.n	800a014 <__ieee754_sqrt+0x130>
 800a01e:	02cd      	lsls	r5, r1, #11
 800a020:	d50a      	bpl.n	800a038 <__ieee754_sqrt+0x154>
 800a022:	f1c2 0420 	rsb	r4, r2, #32
 800a026:	fa23 f404 	lsr.w	r4, r3, r4
 800a02a:	1e55      	subs	r5, r2, #1
 800a02c:	4093      	lsls	r3, r2
 800a02e:	4321      	orrs	r1, r4
 800a030:	1b42      	subs	r2, r0, r5
 800a032:	e78a      	b.n	8009f4a <__ieee754_sqrt+0x66>
 800a034:	4610      	mov	r0, r2
 800a036:	e7f0      	b.n	800a01a <__ieee754_sqrt+0x136>
 800a038:	0049      	lsls	r1, r1, #1
 800a03a:	3201      	adds	r2, #1
 800a03c:	e7ef      	b.n	800a01e <__ieee754_sqrt+0x13a>
 800a03e:	4680      	mov	r8, r0
 800a040:	e7bd      	b.n	8009fbe <__ieee754_sqrt+0xda>
 800a042:	bf00      	nop
 800a044:	7ff00000 	.word	0x7ff00000

0800a048 <__ieee754_powf>:
 800a048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a04c:	ee10 4a90 	vmov	r4, s1
 800a050:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800a054:	ed2d 8b02 	vpush	{d8}
 800a058:	ee10 6a10 	vmov	r6, s0
 800a05c:	eeb0 8a40 	vmov.f32	s16, s0
 800a060:	eef0 8a60 	vmov.f32	s17, s1
 800a064:	d10c      	bne.n	800a080 <__ieee754_powf+0x38>
 800a066:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800a06a:	0076      	lsls	r6, r6, #1
 800a06c:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800a070:	f240 8296 	bls.w	800a5a0 <__ieee754_powf+0x558>
 800a074:	ee38 0a28 	vadd.f32	s0, s16, s17
 800a078:	ecbd 8b02 	vpop	{d8}
 800a07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a080:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a084:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800a088:	dcf4      	bgt.n	800a074 <__ieee754_powf+0x2c>
 800a08a:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800a08e:	dd08      	ble.n	800a0a2 <__ieee754_powf+0x5a>
 800a090:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 800a094:	d1ee      	bne.n	800a074 <__ieee754_powf+0x2c>
 800a096:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800a09a:	0064      	lsls	r4, r4, #1
 800a09c:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800a0a0:	e7e6      	b.n	800a070 <__ieee754_powf+0x28>
 800a0a2:	2e00      	cmp	r6, #0
 800a0a4:	da20      	bge.n	800a0e8 <__ieee754_powf+0xa0>
 800a0a6:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800a0aa:	da2d      	bge.n	800a108 <__ieee754_powf+0xc0>
 800a0ac:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800a0b0:	f2c0 827f 	blt.w	800a5b2 <__ieee754_powf+0x56a>
 800a0b4:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800a0b8:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800a0bc:	fa48 f703 	asr.w	r7, r8, r3
 800a0c0:	fa07 f303 	lsl.w	r3, r7, r3
 800a0c4:	4543      	cmp	r3, r8
 800a0c6:	f040 8274 	bne.w	800a5b2 <__ieee754_powf+0x56a>
 800a0ca:	f007 0701 	and.w	r7, r7, #1
 800a0ce:	f1c7 0702 	rsb	r7, r7, #2
 800a0d2:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800a0d6:	d11f      	bne.n	800a118 <__ieee754_powf+0xd0>
 800a0d8:	2c00      	cmp	r4, #0
 800a0da:	f280 8267 	bge.w	800a5ac <__ieee754_powf+0x564>
 800a0de:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a0e2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800a0e6:	e7c7      	b.n	800a078 <__ieee754_powf+0x30>
 800a0e8:	2700      	movs	r7, #0
 800a0ea:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800a0ee:	d1f0      	bne.n	800a0d2 <__ieee754_powf+0x8a>
 800a0f0:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800a0f4:	f000 8254 	beq.w	800a5a0 <__ieee754_powf+0x558>
 800a0f8:	dd08      	ble.n	800a10c <__ieee754_powf+0xc4>
 800a0fa:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 800a404 <__ieee754_powf+0x3bc>
 800a0fe:	2c00      	cmp	r4, #0
 800a100:	bfa8      	it	ge
 800a102:	eeb0 0a68 	vmovge.f32	s0, s17
 800a106:	e7b7      	b.n	800a078 <__ieee754_powf+0x30>
 800a108:	2702      	movs	r7, #2
 800a10a:	e7ee      	b.n	800a0ea <__ieee754_powf+0xa2>
 800a10c:	2c00      	cmp	r4, #0
 800a10e:	f280 824a 	bge.w	800a5a6 <__ieee754_powf+0x55e>
 800a112:	eeb1 0a68 	vneg.f32	s0, s17
 800a116:	e7af      	b.n	800a078 <__ieee754_powf+0x30>
 800a118:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800a11c:	d102      	bne.n	800a124 <__ieee754_powf+0xdc>
 800a11e:	ee28 0a08 	vmul.f32	s0, s16, s16
 800a122:	e7a9      	b.n	800a078 <__ieee754_powf+0x30>
 800a124:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800a128:	eeb0 0a48 	vmov.f32	s0, s16
 800a12c:	d107      	bne.n	800a13e <__ieee754_powf+0xf6>
 800a12e:	2e00      	cmp	r6, #0
 800a130:	db05      	blt.n	800a13e <__ieee754_powf+0xf6>
 800a132:	ecbd 8b02 	vpop	{d8}
 800a136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a13a:	f000 ba53 	b.w	800a5e4 <__ieee754_sqrtf>
 800a13e:	f000 fb41 	bl	800a7c4 <fabsf>
 800a142:	b125      	cbz	r5, 800a14e <__ieee754_powf+0x106>
 800a144:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 800a148:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800a14c:	d116      	bne.n	800a17c <__ieee754_powf+0x134>
 800a14e:	2c00      	cmp	r4, #0
 800a150:	bfbc      	itt	lt
 800a152:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800a156:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800a15a:	2e00      	cmp	r6, #0
 800a15c:	da8c      	bge.n	800a078 <__ieee754_powf+0x30>
 800a15e:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800a162:	ea55 0307 	orrs.w	r3, r5, r7
 800a166:	d104      	bne.n	800a172 <__ieee754_powf+0x12a>
 800a168:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a16c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800a170:	e782      	b.n	800a078 <__ieee754_powf+0x30>
 800a172:	2f01      	cmp	r7, #1
 800a174:	d180      	bne.n	800a078 <__ieee754_powf+0x30>
 800a176:	eeb1 0a40 	vneg.f32	s0, s0
 800a17a:	e77d      	b.n	800a078 <__ieee754_powf+0x30>
 800a17c:	0ff0      	lsrs	r0, r6, #31
 800a17e:	3801      	subs	r0, #1
 800a180:	ea57 0300 	orrs.w	r3, r7, r0
 800a184:	d104      	bne.n	800a190 <__ieee754_powf+0x148>
 800a186:	ee38 8a48 	vsub.f32	s16, s16, s16
 800a18a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800a18e:	e773      	b.n	800a078 <__ieee754_powf+0x30>
 800a190:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800a194:	dd74      	ble.n	800a280 <__ieee754_powf+0x238>
 800a196:	4b9c      	ldr	r3, [pc, #624]	; (800a408 <__ieee754_powf+0x3c0>)
 800a198:	429d      	cmp	r5, r3
 800a19a:	dc08      	bgt.n	800a1ae <__ieee754_powf+0x166>
 800a19c:	2c00      	cmp	r4, #0
 800a19e:	da0b      	bge.n	800a1b8 <__ieee754_powf+0x170>
 800a1a0:	2000      	movs	r0, #0
 800a1a2:	ecbd 8b02 	vpop	{d8}
 800a1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1aa:	f000 ba6b 	b.w	800a684 <__math_oflowf>
 800a1ae:	4b97      	ldr	r3, [pc, #604]	; (800a40c <__ieee754_powf+0x3c4>)
 800a1b0:	429d      	cmp	r5, r3
 800a1b2:	dd08      	ble.n	800a1c6 <__ieee754_powf+0x17e>
 800a1b4:	2c00      	cmp	r4, #0
 800a1b6:	dcf3      	bgt.n	800a1a0 <__ieee754_powf+0x158>
 800a1b8:	2000      	movs	r0, #0
 800a1ba:	ecbd 8b02 	vpop	{d8}
 800a1be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1c2:	f000 ba59 	b.w	800a678 <__math_uflowf>
 800a1c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a1ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a1ce:	eddf 6a90 	vldr	s13, [pc, #576]	; 800a410 <__ieee754_powf+0x3c8>
 800a1d2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800a1d6:	eee0 6a67 	vfms.f32	s13, s0, s15
 800a1da:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a1de:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800a1e2:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a1e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1ea:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800a414 <__ieee754_powf+0x3cc>
 800a1ee:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800a1f2:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800a418 <__ieee754_powf+0x3d0>
 800a1f6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a1fa:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800a41c <__ieee754_powf+0x3d4>
 800a1fe:	eef0 6a67 	vmov.f32	s13, s15
 800a202:	eee0 6a07 	vfma.f32	s13, s0, s14
 800a206:	ee16 3a90 	vmov	r3, s13
 800a20a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a20e:	f023 030f 	bic.w	r3, r3, #15
 800a212:	ee00 3a90 	vmov	s1, r3
 800a216:	eee0 0a47 	vfms.f32	s1, s0, s14
 800a21a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a21e:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800a222:	f024 040f 	bic.w	r4, r4, #15
 800a226:	ee07 4a10 	vmov	s14, r4
 800a22a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800a22e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800a232:	ee07 3a90 	vmov	s15, r3
 800a236:	eee7 0a27 	vfma.f32	s1, s14, s15
 800a23a:	3f01      	subs	r7, #1
 800a23c:	ea57 0200 	orrs.w	r2, r7, r0
 800a240:	ee07 4a10 	vmov	s14, r4
 800a244:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a248:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800a24c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800a250:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800a254:	ee17 4a10 	vmov	r4, s14
 800a258:	bf08      	it	eq
 800a25a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800a25e:	2c00      	cmp	r4, #0
 800a260:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a264:	f340 817e 	ble.w	800a564 <__ieee754_powf+0x51c>
 800a268:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800a26c:	f340 80f8 	ble.w	800a460 <__ieee754_powf+0x418>
 800a270:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a278:	bf4c      	ite	mi
 800a27a:	2001      	movmi	r0, #1
 800a27c:	2000      	movpl	r0, #0
 800a27e:	e790      	b.n	800a1a2 <__ieee754_powf+0x15a>
 800a280:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800a284:	bf01      	itttt	eq
 800a286:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800a420 <__ieee754_powf+0x3d8>
 800a28a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800a28e:	f06f 0217 	mvneq.w	r2, #23
 800a292:	ee17 5a90 	vmoveq	r5, s15
 800a296:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800a29a:	bf18      	it	ne
 800a29c:	2200      	movne	r2, #0
 800a29e:	3b7f      	subs	r3, #127	; 0x7f
 800a2a0:	4413      	add	r3, r2
 800a2a2:	4a60      	ldr	r2, [pc, #384]	; (800a424 <__ieee754_powf+0x3dc>)
 800a2a4:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800a2a8:	4295      	cmp	r5, r2
 800a2aa:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800a2ae:	dd06      	ble.n	800a2be <__ieee754_powf+0x276>
 800a2b0:	4a5d      	ldr	r2, [pc, #372]	; (800a428 <__ieee754_powf+0x3e0>)
 800a2b2:	4295      	cmp	r5, r2
 800a2b4:	f340 80a4 	ble.w	800a400 <__ieee754_powf+0x3b8>
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800a2be:	2500      	movs	r5, #0
 800a2c0:	4a5a      	ldr	r2, [pc, #360]	; (800a42c <__ieee754_powf+0x3e4>)
 800a2c2:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800a2c6:	ee07 1a90 	vmov	s15, r1
 800a2ca:	ed92 7a00 	vldr	s14, [r2]
 800a2ce:	4a58      	ldr	r2, [pc, #352]	; (800a430 <__ieee754_powf+0x3e8>)
 800a2d0:	ee37 6a27 	vadd.f32	s12, s14, s15
 800a2d4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a2d8:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800a2dc:	1049      	asrs	r1, r1, #1
 800a2de:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800a2e2:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800a2e6:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800a2ea:	ee37 5ac7 	vsub.f32	s10, s15, s14
 800a2ee:	ee06 1a10 	vmov	s12, r1
 800a2f2:	ee65 4a26 	vmul.f32	s9, s10, s13
 800a2f6:	ee36 7a47 	vsub.f32	s14, s12, s14
 800a2fa:	ee14 6a90 	vmov	r6, s9
 800a2fe:	4016      	ands	r6, r2
 800a300:	ee05 6a90 	vmov	s11, r6
 800a304:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800a308:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a30c:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800a434 <__ieee754_powf+0x3ec>
 800a310:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800a314:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800a318:	ee25 6a26 	vmul.f32	s12, s10, s13
 800a31c:	eddf 6a46 	vldr	s13, [pc, #280]	; 800a438 <__ieee754_powf+0x3f0>
 800a320:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800a324:	eddf 6a45 	vldr	s13, [pc, #276]	; 800a43c <__ieee754_powf+0x3f4>
 800a328:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a32c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800a410 <__ieee754_powf+0x3c8>
 800a330:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a334:	eddf 6a42 	vldr	s13, [pc, #264]	; 800a440 <__ieee754_powf+0x3f8>
 800a338:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a33c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800a444 <__ieee754_powf+0x3fc>
 800a340:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a344:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800a348:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800a34c:	ee66 6a86 	vmul.f32	s13, s13, s12
 800a350:	eee5 6a07 	vfma.f32	s13, s10, s14
 800a354:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800a358:	eef0 7a45 	vmov.f32	s15, s10
 800a35c:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800a360:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a364:	ee17 1a90 	vmov	r1, s15
 800a368:	4011      	ands	r1, r2
 800a36a:	ee07 1a90 	vmov	s15, r1
 800a36e:	ee37 7ac5 	vsub.f32	s14, s15, s10
 800a372:	eea5 7ae5 	vfms.f32	s14, s11, s11
 800a376:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a37a:	ee27 7a24 	vmul.f32	s14, s14, s9
 800a37e:	eea6 7a27 	vfma.f32	s14, s12, s15
 800a382:	eeb0 6a47 	vmov.f32	s12, s14
 800a386:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800a38a:	ee16 1a10 	vmov	r1, s12
 800a38e:	4011      	ands	r1, r2
 800a390:	ee06 1a90 	vmov	s13, r1
 800a394:	eee5 6ae7 	vfms.f32	s13, s11, s15
 800a398:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800a448 <__ieee754_powf+0x400>
 800a39c:	eddf 5a2b 	vldr	s11, [pc, #172]	; 800a44c <__ieee754_powf+0x404>
 800a3a0:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a3a4:	ee06 1a10 	vmov	s12, r1
 800a3a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a3ac:	eddf 7a28 	vldr	s15, [pc, #160]	; 800a450 <__ieee754_powf+0x408>
 800a3b0:	4928      	ldr	r1, [pc, #160]	; (800a454 <__ieee754_powf+0x40c>)
 800a3b2:	eea6 7a27 	vfma.f32	s14, s12, s15
 800a3b6:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800a3ba:	edd1 7a00 	vldr	s15, [r1]
 800a3be:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a3c2:	ee07 3a90 	vmov	s15, r3
 800a3c6:	4b24      	ldr	r3, [pc, #144]	; (800a458 <__ieee754_powf+0x410>)
 800a3c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a3cc:	eef0 7a47 	vmov.f32	s15, s14
 800a3d0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a3d4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800a3d8:	edd5 0a00 	vldr	s1, [r5]
 800a3dc:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a3e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3e4:	ee17 3a90 	vmov	r3, s15
 800a3e8:	4013      	ands	r3, r2
 800a3ea:	ee07 3a90 	vmov	s15, r3
 800a3ee:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800a3f2:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800a3f6:	eee6 6a65 	vfms.f32	s13, s12, s11
 800a3fa:	ee77 7a66 	vsub.f32	s15, s14, s13
 800a3fe:	e70e      	b.n	800a21e <__ieee754_powf+0x1d6>
 800a400:	2501      	movs	r5, #1
 800a402:	e75d      	b.n	800a2c0 <__ieee754_powf+0x278>
 800a404:	00000000 	.word	0x00000000
 800a408:	3f7ffff3 	.word	0x3f7ffff3
 800a40c:	3f800007 	.word	0x3f800007
 800a410:	3eaaaaab 	.word	0x3eaaaaab
 800a414:	3fb8aa3b 	.word	0x3fb8aa3b
 800a418:	36eca570 	.word	0x36eca570
 800a41c:	3fb8aa00 	.word	0x3fb8aa00
 800a420:	4b800000 	.word	0x4b800000
 800a424:	001cc471 	.word	0x001cc471
 800a428:	005db3d6 	.word	0x005db3d6
 800a42c:	0800b1e0 	.word	0x0800b1e0
 800a430:	fffff000 	.word	0xfffff000
 800a434:	3e6c3255 	.word	0x3e6c3255
 800a438:	3e53f142 	.word	0x3e53f142
 800a43c:	3e8ba305 	.word	0x3e8ba305
 800a440:	3edb6db7 	.word	0x3edb6db7
 800a444:	3f19999a 	.word	0x3f19999a
 800a448:	3f76384f 	.word	0x3f76384f
 800a44c:	3f763800 	.word	0x3f763800
 800a450:	369dc3a0 	.word	0x369dc3a0
 800a454:	0800b1f0 	.word	0x0800b1f0
 800a458:	0800b1e8 	.word	0x0800b1e8
 800a45c:	3338aa3c 	.word	0x3338aa3c
 800a460:	f040 8095 	bne.w	800a58e <__ieee754_powf+0x546>
 800a464:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800a45c <__ieee754_powf+0x414>
 800a468:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a46c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800a470:	eef4 6ac7 	vcmpe.f32	s13, s14
 800a474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a478:	f73f aefa 	bgt.w	800a270 <__ieee754_powf+0x228>
 800a47c:	15db      	asrs	r3, r3, #23
 800a47e:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800a482:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a486:	4103      	asrs	r3, r0
 800a488:	4423      	add	r3, r4
 800a48a:	494b      	ldr	r1, [pc, #300]	; (800a5b8 <__ieee754_powf+0x570>)
 800a48c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a490:	3a7f      	subs	r2, #127	; 0x7f
 800a492:	4111      	asrs	r1, r2
 800a494:	ea23 0101 	bic.w	r1, r3, r1
 800a498:	ee07 1a10 	vmov	s14, r1
 800a49c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800a4a0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800a4a4:	f1c2 0217 	rsb	r2, r2, #23
 800a4a8:	4110      	asrs	r0, r2
 800a4aa:	2c00      	cmp	r4, #0
 800a4ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a4b0:	bfb8      	it	lt
 800a4b2:	4240      	neglt	r0, r0
 800a4b4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800a4b8:	ed9f 0a40 	vldr	s0, [pc, #256]	; 800a5bc <__ieee754_powf+0x574>
 800a4bc:	eddf 6a40 	vldr	s13, [pc, #256]	; 800a5c0 <__ieee754_powf+0x578>
 800a4c0:	ee17 3a10 	vmov	r3, s14
 800a4c4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a4c8:	f023 030f 	bic.w	r3, r3, #15
 800a4cc:	ee07 3a10 	vmov	s14, r3
 800a4d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a4d4:	ee27 0a00 	vmul.f32	s0, s14, s0
 800a4d8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800a4dc:	eddf 7a39 	vldr	s15, [pc, #228]	; 800a5c4 <__ieee754_powf+0x57c>
 800a4e0:	eea0 0aa7 	vfma.f32	s0, s1, s15
 800a4e4:	eef0 7a40 	vmov.f32	s15, s0
 800a4e8:	eee7 7a26 	vfma.f32	s15, s14, s13
 800a4ec:	eeb0 6a67 	vmov.f32	s12, s15
 800a4f0:	eea7 6a66 	vfms.f32	s12, s14, s13
 800a4f4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800a4f8:	ee30 0a46 	vsub.f32	s0, s0, s12
 800a4fc:	eddf 6a32 	vldr	s13, [pc, #200]	; 800a5c8 <__ieee754_powf+0x580>
 800a500:	ed9f 6a32 	vldr	s12, [pc, #200]	; 800a5cc <__ieee754_powf+0x584>
 800a504:	eee7 6a06 	vfma.f32	s13, s14, s12
 800a508:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800a5d0 <__ieee754_powf+0x588>
 800a50c:	eea6 6a87 	vfma.f32	s12, s13, s14
 800a510:	eddf 6a30 	vldr	s13, [pc, #192]	; 800a5d4 <__ieee754_powf+0x58c>
 800a514:	eee6 6a07 	vfma.f32	s13, s12, s14
 800a518:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800a5d8 <__ieee754_powf+0x590>
 800a51c:	eea6 6a87 	vfma.f32	s12, s13, s14
 800a520:	eef0 6a67 	vmov.f32	s13, s15
 800a524:	eee6 6a47 	vfms.f32	s13, s12, s14
 800a528:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a52c:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800a530:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800a534:	eea7 0a80 	vfma.f32	s0, s15, s0
 800a538:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800a53c:	ee37 0a40 	vsub.f32	s0, s14, s0
 800a540:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a544:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a548:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a54c:	ee10 3a10 	vmov	r3, s0
 800a550:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800a554:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a558:	da1f      	bge.n	800a59a <__ieee754_powf+0x552>
 800a55a:	f000 f947 	bl	800a7ec <scalbnf>
 800a55e:	ee20 0a08 	vmul.f32	s0, s0, s16
 800a562:	e589      	b.n	800a078 <__ieee754_powf+0x30>
 800a564:	4a1d      	ldr	r2, [pc, #116]	; (800a5dc <__ieee754_powf+0x594>)
 800a566:	4293      	cmp	r3, r2
 800a568:	dd07      	ble.n	800a57a <__ieee754_powf+0x532>
 800a56a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a56e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a572:	bf4c      	ite	mi
 800a574:	2001      	movmi	r0, #1
 800a576:	2000      	movpl	r0, #0
 800a578:	e61f      	b.n	800a1ba <__ieee754_powf+0x172>
 800a57a:	d108      	bne.n	800a58e <__ieee754_powf+0x546>
 800a57c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a580:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800a584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a588:	f6ff af78 	blt.w	800a47c <__ieee754_powf+0x434>
 800a58c:	e7ed      	b.n	800a56a <__ieee754_powf+0x522>
 800a58e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800a592:	f73f af73 	bgt.w	800a47c <__ieee754_powf+0x434>
 800a596:	2000      	movs	r0, #0
 800a598:	e78c      	b.n	800a4b4 <__ieee754_powf+0x46c>
 800a59a:	ee00 3a10 	vmov	s0, r3
 800a59e:	e7de      	b.n	800a55e <__ieee754_powf+0x516>
 800a5a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a5a4:	e568      	b.n	800a078 <__ieee754_powf+0x30>
 800a5a6:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a5e0 <__ieee754_powf+0x598>
 800a5aa:	e565      	b.n	800a078 <__ieee754_powf+0x30>
 800a5ac:	eeb0 0a48 	vmov.f32	s0, s16
 800a5b0:	e562      	b.n	800a078 <__ieee754_powf+0x30>
 800a5b2:	2700      	movs	r7, #0
 800a5b4:	e58d      	b.n	800a0d2 <__ieee754_powf+0x8a>
 800a5b6:	bf00      	nop
 800a5b8:	007fffff 	.word	0x007fffff
 800a5bc:	35bfbe8c 	.word	0x35bfbe8c
 800a5c0:	3f317200 	.word	0x3f317200
 800a5c4:	3f317218 	.word	0x3f317218
 800a5c8:	b5ddea0e 	.word	0xb5ddea0e
 800a5cc:	3331bb4c 	.word	0x3331bb4c
 800a5d0:	388ab355 	.word	0x388ab355
 800a5d4:	bb360b61 	.word	0xbb360b61
 800a5d8:	3e2aaaab 	.word	0x3e2aaaab
 800a5dc:	43160000 	.word	0x43160000
 800a5e0:	00000000 	.word	0x00000000

0800a5e4 <__ieee754_sqrtf>:
 800a5e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a5e8:	4770      	bx	lr

0800a5ea <with_errno>:
 800a5ea:	b570      	push	{r4, r5, r6, lr}
 800a5ec:	4604      	mov	r4, r0
 800a5ee:	460d      	mov	r5, r1
 800a5f0:	4616      	mov	r6, r2
 800a5f2:	f7fe fdf5 	bl	80091e0 <__errno>
 800a5f6:	4629      	mov	r1, r5
 800a5f8:	6006      	str	r6, [r0, #0]
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	bd70      	pop	{r4, r5, r6, pc}

0800a5fe <xflow>:
 800a5fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a600:	4614      	mov	r4, r2
 800a602:	461d      	mov	r5, r3
 800a604:	b108      	cbz	r0, 800a60a <xflow+0xc>
 800a606:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a60a:	e9cd 2300 	strd	r2, r3, [sp]
 800a60e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a612:	4620      	mov	r0, r4
 800a614:	4629      	mov	r1, r5
 800a616:	f7f5 ff9b 	bl	8000550 <__aeabi_dmul>
 800a61a:	2222      	movs	r2, #34	; 0x22
 800a61c:	b003      	add	sp, #12
 800a61e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a622:	f7ff bfe2 	b.w	800a5ea <with_errno>

0800a626 <__math_uflow>:
 800a626:	b508      	push	{r3, lr}
 800a628:	2200      	movs	r2, #0
 800a62a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a62e:	f7ff ffe6 	bl	800a5fe <xflow>
 800a632:	ec41 0b10 	vmov	d0, r0, r1
 800a636:	bd08      	pop	{r3, pc}

0800a638 <__math_oflow>:
 800a638:	b508      	push	{r3, lr}
 800a63a:	2200      	movs	r2, #0
 800a63c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a640:	f7ff ffdd 	bl	800a5fe <xflow>
 800a644:	ec41 0b10 	vmov	d0, r0, r1
 800a648:	bd08      	pop	{r3, pc}

0800a64a <with_errnof>:
 800a64a:	b513      	push	{r0, r1, r4, lr}
 800a64c:	4604      	mov	r4, r0
 800a64e:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a652:	f7fe fdc5 	bl	80091e0 <__errno>
 800a656:	ed9d 0a01 	vldr	s0, [sp, #4]
 800a65a:	6004      	str	r4, [r0, #0]
 800a65c:	b002      	add	sp, #8
 800a65e:	bd10      	pop	{r4, pc}

0800a660 <xflowf>:
 800a660:	b130      	cbz	r0, 800a670 <xflowf+0x10>
 800a662:	eef1 7a40 	vneg.f32	s15, s0
 800a666:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a66a:	2022      	movs	r0, #34	; 0x22
 800a66c:	f7ff bfed 	b.w	800a64a <with_errnof>
 800a670:	eef0 7a40 	vmov.f32	s15, s0
 800a674:	e7f7      	b.n	800a666 <xflowf+0x6>
	...

0800a678 <__math_uflowf>:
 800a678:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a680 <__math_uflowf+0x8>
 800a67c:	f7ff bff0 	b.w	800a660 <xflowf>
 800a680:	10000000 	.word	0x10000000

0800a684 <__math_oflowf>:
 800a684:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a68c <__math_oflowf+0x8>
 800a688:	f7ff bfea 	b.w	800a660 <xflowf>
 800a68c:	70000000 	.word	0x70000000

0800a690 <fabs>:
 800a690:	ec51 0b10 	vmov	r0, r1, d0
 800a694:	ee10 2a10 	vmov	r2, s0
 800a698:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a69c:	ec43 2b10 	vmov	d0, r2, r3
 800a6a0:	4770      	bx	lr

0800a6a2 <finite>:
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	ed8d 0b00 	vstr	d0, [sp]
 800a6a8:	9801      	ldr	r0, [sp, #4]
 800a6aa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a6ae:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a6b2:	0fc0      	lsrs	r0, r0, #31
 800a6b4:	b002      	add	sp, #8
 800a6b6:	4770      	bx	lr

0800a6b8 <scalbn>:
 800a6b8:	b570      	push	{r4, r5, r6, lr}
 800a6ba:	ec55 4b10 	vmov	r4, r5, d0
 800a6be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a6c2:	4606      	mov	r6, r0
 800a6c4:	462b      	mov	r3, r5
 800a6c6:	b99a      	cbnz	r2, 800a6f0 <scalbn+0x38>
 800a6c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a6cc:	4323      	orrs	r3, r4
 800a6ce:	d036      	beq.n	800a73e <scalbn+0x86>
 800a6d0:	4b39      	ldr	r3, [pc, #228]	; (800a7b8 <scalbn+0x100>)
 800a6d2:	4629      	mov	r1, r5
 800a6d4:	ee10 0a10 	vmov	r0, s0
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f7f5 ff39 	bl	8000550 <__aeabi_dmul>
 800a6de:	4b37      	ldr	r3, [pc, #220]	; (800a7bc <scalbn+0x104>)
 800a6e0:	429e      	cmp	r6, r3
 800a6e2:	4604      	mov	r4, r0
 800a6e4:	460d      	mov	r5, r1
 800a6e6:	da10      	bge.n	800a70a <scalbn+0x52>
 800a6e8:	a32b      	add	r3, pc, #172	; (adr r3, 800a798 <scalbn+0xe0>)
 800a6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ee:	e03a      	b.n	800a766 <scalbn+0xae>
 800a6f0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a6f4:	428a      	cmp	r2, r1
 800a6f6:	d10c      	bne.n	800a712 <scalbn+0x5a>
 800a6f8:	ee10 2a10 	vmov	r2, s0
 800a6fc:	4620      	mov	r0, r4
 800a6fe:	4629      	mov	r1, r5
 800a700:	f7f5 fd70 	bl	80001e4 <__adddf3>
 800a704:	4604      	mov	r4, r0
 800a706:	460d      	mov	r5, r1
 800a708:	e019      	b.n	800a73e <scalbn+0x86>
 800a70a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a70e:	460b      	mov	r3, r1
 800a710:	3a36      	subs	r2, #54	; 0x36
 800a712:	4432      	add	r2, r6
 800a714:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a718:	428a      	cmp	r2, r1
 800a71a:	dd08      	ble.n	800a72e <scalbn+0x76>
 800a71c:	2d00      	cmp	r5, #0
 800a71e:	a120      	add	r1, pc, #128	; (adr r1, 800a7a0 <scalbn+0xe8>)
 800a720:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a724:	da1c      	bge.n	800a760 <scalbn+0xa8>
 800a726:	a120      	add	r1, pc, #128	; (adr r1, 800a7a8 <scalbn+0xf0>)
 800a728:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a72c:	e018      	b.n	800a760 <scalbn+0xa8>
 800a72e:	2a00      	cmp	r2, #0
 800a730:	dd08      	ble.n	800a744 <scalbn+0x8c>
 800a732:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a736:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a73a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a73e:	ec45 4b10 	vmov	d0, r4, r5
 800a742:	bd70      	pop	{r4, r5, r6, pc}
 800a744:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a748:	da19      	bge.n	800a77e <scalbn+0xc6>
 800a74a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a74e:	429e      	cmp	r6, r3
 800a750:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a754:	dd0a      	ble.n	800a76c <scalbn+0xb4>
 800a756:	a112      	add	r1, pc, #72	; (adr r1, 800a7a0 <scalbn+0xe8>)
 800a758:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d1e2      	bne.n	800a726 <scalbn+0x6e>
 800a760:	a30f      	add	r3, pc, #60	; (adr r3, 800a7a0 <scalbn+0xe8>)
 800a762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a766:	f7f5 fef3 	bl	8000550 <__aeabi_dmul>
 800a76a:	e7cb      	b.n	800a704 <scalbn+0x4c>
 800a76c:	a10a      	add	r1, pc, #40	; (adr r1, 800a798 <scalbn+0xe0>)
 800a76e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d0b8      	beq.n	800a6e8 <scalbn+0x30>
 800a776:	a10e      	add	r1, pc, #56	; (adr r1, 800a7b0 <scalbn+0xf8>)
 800a778:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a77c:	e7b4      	b.n	800a6e8 <scalbn+0x30>
 800a77e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a782:	3236      	adds	r2, #54	; 0x36
 800a784:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a788:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a78c:	4620      	mov	r0, r4
 800a78e:	4b0c      	ldr	r3, [pc, #48]	; (800a7c0 <scalbn+0x108>)
 800a790:	2200      	movs	r2, #0
 800a792:	e7e8      	b.n	800a766 <scalbn+0xae>
 800a794:	f3af 8000 	nop.w
 800a798:	c2f8f359 	.word	0xc2f8f359
 800a79c:	01a56e1f 	.word	0x01a56e1f
 800a7a0:	8800759c 	.word	0x8800759c
 800a7a4:	7e37e43c 	.word	0x7e37e43c
 800a7a8:	8800759c 	.word	0x8800759c
 800a7ac:	fe37e43c 	.word	0xfe37e43c
 800a7b0:	c2f8f359 	.word	0xc2f8f359
 800a7b4:	81a56e1f 	.word	0x81a56e1f
 800a7b8:	43500000 	.word	0x43500000
 800a7bc:	ffff3cb0 	.word	0xffff3cb0
 800a7c0:	3c900000 	.word	0x3c900000

0800a7c4 <fabsf>:
 800a7c4:	ee10 3a10 	vmov	r3, s0
 800a7c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a7cc:	ee00 3a10 	vmov	s0, r3
 800a7d0:	4770      	bx	lr

0800a7d2 <finitef>:
 800a7d2:	b082      	sub	sp, #8
 800a7d4:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a7d8:	9801      	ldr	r0, [sp, #4]
 800a7da:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a7de:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800a7e2:	bfac      	ite	ge
 800a7e4:	2000      	movge	r0, #0
 800a7e6:	2001      	movlt	r0, #1
 800a7e8:	b002      	add	sp, #8
 800a7ea:	4770      	bx	lr

0800a7ec <scalbnf>:
 800a7ec:	ee10 3a10 	vmov	r3, s0
 800a7f0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800a7f4:	d025      	beq.n	800a842 <scalbnf+0x56>
 800a7f6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a7fa:	d302      	bcc.n	800a802 <scalbnf+0x16>
 800a7fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a800:	4770      	bx	lr
 800a802:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800a806:	d122      	bne.n	800a84e <scalbnf+0x62>
 800a808:	4b2a      	ldr	r3, [pc, #168]	; (800a8b4 <scalbnf+0xc8>)
 800a80a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800a8b8 <scalbnf+0xcc>
 800a80e:	4298      	cmp	r0, r3
 800a810:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a814:	db16      	blt.n	800a844 <scalbnf+0x58>
 800a816:	ee10 3a10 	vmov	r3, s0
 800a81a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a81e:	3a19      	subs	r2, #25
 800a820:	4402      	add	r2, r0
 800a822:	2afe      	cmp	r2, #254	; 0xfe
 800a824:	dd15      	ble.n	800a852 <scalbnf+0x66>
 800a826:	ee10 3a10 	vmov	r3, s0
 800a82a:	eddf 7a24 	vldr	s15, [pc, #144]	; 800a8bc <scalbnf+0xd0>
 800a82e:	eddf 6a24 	vldr	s13, [pc, #144]	; 800a8c0 <scalbnf+0xd4>
 800a832:	2b00      	cmp	r3, #0
 800a834:	eeb0 7a67 	vmov.f32	s14, s15
 800a838:	bfb8      	it	lt
 800a83a:	eef0 7a66 	vmovlt.f32	s15, s13
 800a83e:	ee27 0a27 	vmul.f32	s0, s14, s15
 800a842:	4770      	bx	lr
 800a844:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a8c4 <scalbnf+0xd8>
 800a848:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a84c:	4770      	bx	lr
 800a84e:	0dd2      	lsrs	r2, r2, #23
 800a850:	e7e6      	b.n	800a820 <scalbnf+0x34>
 800a852:	2a00      	cmp	r2, #0
 800a854:	dd06      	ble.n	800a864 <scalbnf+0x78>
 800a856:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a85a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800a85e:	ee00 3a10 	vmov	s0, r3
 800a862:	4770      	bx	lr
 800a864:	f112 0f16 	cmn.w	r2, #22
 800a868:	da1a      	bge.n	800a8a0 <scalbnf+0xb4>
 800a86a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a86e:	4298      	cmp	r0, r3
 800a870:	ee10 3a10 	vmov	r3, s0
 800a874:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a878:	dd0a      	ble.n	800a890 <scalbnf+0xa4>
 800a87a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800a8bc <scalbnf+0xd0>
 800a87e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800a8c0 <scalbnf+0xd4>
 800a882:	eef0 7a40 	vmov.f32	s15, s0
 800a886:	2b00      	cmp	r3, #0
 800a888:	bf18      	it	ne
 800a88a:	eeb0 0a47 	vmovne.f32	s0, s14
 800a88e:	e7db      	b.n	800a848 <scalbnf+0x5c>
 800a890:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800a8c4 <scalbnf+0xd8>
 800a894:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800a8c8 <scalbnf+0xdc>
 800a898:	eef0 7a40 	vmov.f32	s15, s0
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	e7f3      	b.n	800a888 <scalbnf+0x9c>
 800a8a0:	3219      	adds	r2, #25
 800a8a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a8a6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800a8aa:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a8cc <scalbnf+0xe0>
 800a8ae:	ee07 3a10 	vmov	s14, r3
 800a8b2:	e7c4      	b.n	800a83e <scalbnf+0x52>
 800a8b4:	ffff3cb0 	.word	0xffff3cb0
 800a8b8:	4c000000 	.word	0x4c000000
 800a8bc:	7149f2ca 	.word	0x7149f2ca
 800a8c0:	f149f2ca 	.word	0xf149f2ca
 800a8c4:	0da24260 	.word	0x0da24260
 800a8c8:	8da24260 	.word	0x8da24260
 800a8cc:	33000000 	.word	0x33000000

0800a8d0 <_init>:
 800a8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8d2:	bf00      	nop
 800a8d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8d6:	bc08      	pop	{r3}
 800a8d8:	469e      	mov	lr, r3
 800a8da:	4770      	bx	lr

0800a8dc <_fini>:
 800a8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8de:	bf00      	nop
 800a8e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8e2:	bc08      	pop	{r3}
 800a8e4:	469e      	mov	lr, r3
 800a8e6:	4770      	bx	lr
