# T6-SRAM
 In the project, we will examine the complexity of a T6SRAM component by connecting it to an amplifier and performing preliminary tests through schematic and layout simulations of memory cell elements using Cadence Virtuoso software.
![Image Alt](https://github.com/liorg1997/T6-SRAM/blob/295d57ff7c03321692ccacefaeb8eae021ed9e44/finel_project_poster.jpg))
