-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Mar 27 13:01:01 2024
-- Host        : epics-X9DAi running 64-bit Ubuntu 22.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_gt_quad_base_0_0_sim_netlist.vhdl
-- Design      : system_gt_quad_base_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvc1902-vsva2197-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 1;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(2);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 3;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_apb_memcell_arb is
  port (
    apb3prdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3pslverr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \di_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    apb_user_prdy_r_reg_0 : out STD_LOGIC;
    apb3penable_quad_int : out STD_LOGIC;
    apb3pwrite_quad_int : out STD_LOGIC;
    apb3sel_quad_int : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC;
    apb3pwdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3penable : in STD_LOGIC;
    apb3pwrite : in STD_LOGIC;
    apb3paddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    apb3psel : in STD_LOGIC;
    apb3pready_quad_int : in STD_LOGIC;
    apb3pslverr_quad_int : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_apb_memcell_arb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_apb_memcell_arb is
  signal \abp_user_dout_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \^apb3penable_quad_int\ : STD_LOGIC;
  signal \^apb3pwrite_quad_int\ : STD_LOGIC;
  signal \^apb3sel_quad_int\ : STD_LOGIC;
  signal \apb_read_from_user__0\ : STD_LOGIC;
  signal apb_read_from_user_i_1_n_0 : STD_LOGIC;
  signal apb_read_from_user_i_2_n_0 : STD_LOGIC;
  signal apb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \apb_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \apb_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \apb_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \apb_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \apb_state[4]_i_1_n_0\ : STD_LOGIC;
  signal apb_user_prdy_r_i_1_n_0 : STD_LOGIC;
  signal \^apb_user_prdy_r_reg_0\ : STD_LOGIC;
  signal apb_user_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \apb_user_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \apb_user_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \apb_user_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \apb_user_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \apb_user_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \apb_user_state_inferred__4/i__n_0\ : STD_LOGIC;
  signal apb_write_from_user : STD_LOGIC;
  signal apb_write_from_user_i_1_n_0 : STD_LOGIC;
  signal apb_write_from_user_i_2_n_0 : STD_LOGIC;
  signal apb_write_from_user_i_3_n_0 : STD_LOGIC;
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \di[31]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[31]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[31]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[31]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[31]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[16]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[17]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[18]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[19]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[20]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[21]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[22]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[23]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[24]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[25]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[26]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[27]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[28]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[29]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[30]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[31]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal \dout_to_user[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[10]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[11]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[12]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[13]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[14]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[15]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[16]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[17]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[18]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[19]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[20]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[21]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[22]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[23]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[24]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[25]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[26]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[27]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[28]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[29]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[30]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[31]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[3]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[7]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[8]\ : STD_LOGIC;
  signal \dout_to_user_reg_n_0_[9]\ : STD_LOGIC;
  signal grant_store_i_1_n_0 : STD_LOGIC;
  signal grant_store_reg_n_0 : STD_LOGIC;
  signal \last_access_to_mem[3]_i_1_n_0\ : STD_LOGIC;
  signal \last_access_to_mem_reg_n_0_[0]\ : STD_LOGIC;
  signal \last_access_to_mem_reg_n_0_[1]\ : STD_LOGIC;
  signal \last_access_to_mem_reg_n_0_[2]\ : STD_LOGIC;
  signal \last_access_to_mem_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal paddr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \paddr[15]_i_2_n_0\ : STD_LOGIC;
  signal penable_i_1_n_0 : STD_LOGIC;
  signal psel_i_1_n_0 : STD_LOGIC;
  signal pslverr_to_user_i_1_n_0 : STD_LOGIC;
  signal pslverr_to_user_reg_n_0 : STD_LOGIC;
  signal pwrite_i_1_n_0 : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal req_grant_state : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \req_grant_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \req_grant_state[8]_i_3_n_0\ : STD_LOGIC;
  signal \req_grant_state__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \req_grant_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \req_grant_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \req_grant_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \req_grant_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \req_grant_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \req_grant_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \req_grant_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \req_grant_state_reg_n_0_[9]\ : STD_LOGIC;
  signal reset_in_sync : STD_LOGIC;
  signal user_apb : STD_LOGIC;
  signal user_apb_i_1_n_0 : STD_LOGIC;
  signal wr_i_1_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of apb_read_from_user_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \apb_state[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \apb_state[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \apb_state[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \apb_user_state[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \apb_user_state[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \apb_user_state[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \apb_user_state[4]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \apb_user_state_inferred__4/i_\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of apb_write_from_user_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of apb_write_from_user_i_3 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count[3]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \di_msk[31]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \di_msk[31]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of grant_store_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \paddr[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \paddr[10]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \paddr[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \paddr[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \paddr[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \paddr[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \paddr[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \paddr[15]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \paddr[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \paddr[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \paddr[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \paddr[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \paddr[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \paddr[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \paddr[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \paddr[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of penable_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of psel_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of pslverr_to_user_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of pwrite_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \req_grant_state[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \req_grant_state[11]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \req_grant_state[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \req_grant_state[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \req_grant_state[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \req_grant_state[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \req_grant_state[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \req_grant_state[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \req_grant_state[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \req_grant_state[8]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \req_grant_state[9]_i_1\ : label is "soft_lutpair11";
  attribute DEF_VAL : string;
  attribute DEF_VAL of reset_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of reset_xpm_internal_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of reset_xpm_internal_sync : label is 1;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of reset_xpm_internal_sync : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of reset_xpm_internal_sync : label is 1;
  attribute VERSION : integer;
  attribute VERSION of reset_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of reset_xpm_internal_sync : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of reset_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of wr_i_1 : label is "soft_lutpair7";
begin
  apb3penable_quad_int <= \^apb3penable_quad_int\;
  apb3pwrite_quad_int <= \^apb3pwrite_quad_int\;
  apb3sel_quad_int <= \^apb3sel_quad_int\;
  apb_user_prdy_r_reg_0 <= \^apb_user_prdy_r_reg_0\;
\abp_user_dout_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => apb_user_state(0),
      I1 => apb_user_state(3),
      I2 => apb_user_state(2),
      I3 => apb_user_state(4),
      I4 => apb_user_state(1),
      O => \abp_user_dout_r[31]_i_1_n_0\
    );
\abp_user_dout_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[0]\,
      Q => apb3prdata(0)
    );
\abp_user_dout_r_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[10]\,
      Q => apb3prdata(10)
    );
\abp_user_dout_r_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[11]\,
      Q => apb3prdata(11)
    );
\abp_user_dout_r_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[12]\,
      Q => apb3prdata(12)
    );
\abp_user_dout_r_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[13]\,
      Q => apb3prdata(13)
    );
\abp_user_dout_r_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[14]\,
      Q => apb3prdata(14)
    );
\abp_user_dout_r_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[15]\,
      Q => apb3prdata(15)
    );
\abp_user_dout_r_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[16]\,
      Q => apb3prdata(16)
    );
\abp_user_dout_r_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[17]\,
      Q => apb3prdata(17)
    );
\abp_user_dout_r_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[18]\,
      Q => apb3prdata(18)
    );
\abp_user_dout_r_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[19]\,
      Q => apb3prdata(19)
    );
\abp_user_dout_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[1]\,
      Q => apb3prdata(1)
    );
\abp_user_dout_r_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[20]\,
      Q => apb3prdata(20)
    );
\abp_user_dout_r_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[21]\,
      Q => apb3prdata(21)
    );
\abp_user_dout_r_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[22]\,
      Q => apb3prdata(22)
    );
\abp_user_dout_r_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[23]\,
      Q => apb3prdata(23)
    );
\abp_user_dout_r_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[24]\,
      Q => apb3prdata(24)
    );
\abp_user_dout_r_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[25]\,
      Q => apb3prdata(25)
    );
\abp_user_dout_r_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[26]\,
      Q => apb3prdata(26)
    );
\abp_user_dout_r_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[27]\,
      Q => apb3prdata(27)
    );
\abp_user_dout_r_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[28]\,
      Q => apb3prdata(28)
    );
\abp_user_dout_r_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[29]\,
      Q => apb3prdata(29)
    );
\abp_user_dout_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[2]\,
      Q => apb3prdata(2)
    );
\abp_user_dout_r_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[30]\,
      Q => apb3prdata(30)
    );
\abp_user_dout_r_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[31]\,
      Q => apb3prdata(31)
    );
\abp_user_dout_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[3]\,
      Q => apb3prdata(3)
    );
\abp_user_dout_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[4]\,
      Q => apb3prdata(4)
    );
\abp_user_dout_r_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[5]\,
      Q => apb3prdata(5)
    );
\abp_user_dout_r_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[6]\,
      Q => apb3prdata(6)
    );
\abp_user_dout_r_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[7]\,
      Q => apb3prdata(7)
    );
\abp_user_dout_r_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[8]\,
      Q => apb3prdata(8)
    );
\abp_user_dout_r_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \dout_to_user_reg_n_0_[9]\,
      Q => apb3prdata(9)
    );
apb_read_from_user_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFFF004040C0"
    )
        port map (
      I0 => apb_user_state(1),
      I1 => apb_read_from_user_i_2_n_0,
      I2 => apb_write_from_user_i_3_n_0,
      I3 => apb_user_state(4),
      I4 => apb_user_state(0),
      I5 => \apb_read_from_user__0\,
      O => apb_read_from_user_i_1_n_0
    );
apb_read_from_user_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => apb3penable,
      I1 => apb_user_state(1),
      I2 => apb3pwrite,
      O => apb_read_from_user_i_2_n_0
    );
apb_read_from_user_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => apb_read_from_user_i_1_n_0,
      Q => \apb_read_from_user__0\
    );
\apb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => wr_reg_n_0,
      I2 => apb_state(0),
      I3 => apb_state(4),
      O => \apb_state[0]_i_1_n_0\
    );
\apb_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => apb_state(0),
      O => \apb_state[1]_i_1_n_0\
    );
\apb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F444"
    )
        port map (
      I0 => apb3pready_quad_int,
      I1 => apb_state(2),
      I2 => apb_state(1),
      I3 => rd_reg_n_0,
      I4 => wr_reg_n_0,
      O => \apb_state[2]_i_1_n_0\
    );
\apb_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => p_0_in_0,
      I1 => apb_state(3),
      I2 => apb3pready_quad_int,
      I3 => apb_state(2),
      O => \apb_state[3]_i_1_n_0\
    );
\apb_state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_0,
      I1 => apb_state(3),
      O => \apb_state[4]_i_1_n_0\
    );
\apb_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \apb_state[0]_i_1_n_0\,
      PRE => reset_in_sync,
      Q => apb_state(0)
    );
\apb_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \apb_state[1]_i_1_n_0\,
      Q => apb_state(1)
    );
\apb_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \apb_state[2]_i_1_n_0\,
      Q => apb_state(2)
    );
\apb_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \apb_state[3]_i_1_n_0\,
      Q => apb_state(3)
    );
\apb_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \apb_state[4]_i_1_n_0\,
      Q => apb_state(4)
    );
apb_user_prdy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000004"
    )
        port map (
      I0 => apb_user_state(2),
      I1 => apb_user_state(3),
      I2 => apb_user_state(0),
      I3 => apb_user_state(4),
      I4 => apb_user_state(1),
      I5 => \^apb_user_prdy_r_reg_0\,
      O => apb_user_prdy_r_i_1_n_0
    );
apb_user_prdy_r_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => apb_user_prdy_r_i_1_n_0,
      Q => \^apb_user_prdy_r_reg_0\
    );
apb_user_pslverr_r_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \abp_user_dout_r[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => pslverr_to_user_reg_n_0,
      Q => apb3pslverr
    );
\apb_user_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33220000FFF20000"
    )
        port map (
      I0 => apb_user_state(1),
      I1 => apb3penable,
      I2 => apb_user_state(0),
      I3 => apb_user_state(4),
      I4 => \apb_user_state_inferred__4/i__n_0\,
      I5 => apb3psel,
      O => \apb_user_state[0]_i_1_n_0\
    );
\apb_user_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => apb3psel,
      I1 => apb_user_state(0),
      I2 => \apb_user_state_inferred__4/i__n_0\,
      O => \apb_user_state[1]_i_1_n_0\
    );
\apb_user_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0202020"
    )
        port map (
      I0 => apb_user_state(2),
      I1 => req_grant_state(12),
      I2 => \apb_user_state_inferred__4/i__n_0\,
      I3 => apb_user_state(1),
      I4 => apb3penable,
      O => \apb_user_state[2]_i_1_n_0\
    );
\apb_user_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => apb_user_state(2),
      I1 => req_grant_state(12),
      I2 => \apb_user_state_inferred__4/i__n_0\,
      O => \apb_user_state[3]_i_1_n_0\
    );
\apb_user_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_in_sync,
      O => p_0_in0
    );
\apb_user_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA00AA00"
    )
        port map (
      I0 => apb_user_state(3),
      I1 => apb3penable,
      I2 => apb3psel,
      I3 => \apb_user_state_inferred__4/i__n_0\,
      I4 => apb_user_state(4),
      O => \apb_user_state[4]_i_2_n_0\
    );
\apb_user_state_inferred__4/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => apb_user_state(0),
      I1 => apb_user_state(1),
      I2 => apb_user_state(2),
      I3 => apb_user_state(3),
      I4 => apb_user_state(4),
      O => \apb_user_state_inferred__4/i__n_0\
    );
\apb_user_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \apb_user_state[0]_i_1_n_0\,
      PRE => reset_in_sync,
      Q => apb_user_state(0)
    );
\apb_user_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => p_0_in0,
      D => \apb_user_state[1]_i_1_n_0\,
      Q => apb_user_state(1),
      R => '0'
    );
\apb_user_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => p_0_in0,
      D => \apb_user_state[2]_i_1_n_0\,
      Q => apb_user_state(2),
      R => '0'
    );
\apb_user_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => p_0_in0,
      D => \apb_user_state[3]_i_1_n_0\,
      Q => apb_user_state(3),
      R => '0'
    );
\apb_user_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => p_0_in0,
      D => \apb_user_state[4]_i_2_n_0\,
      Q => apb_user_state(4),
      R => '0'
    );
apb_write_from_user_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFFF004040C0"
    )
        port map (
      I0 => apb_user_state(1),
      I1 => apb_write_from_user_i_2_n_0,
      I2 => apb_write_from_user_i_3_n_0,
      I3 => apb_user_state(4),
      I4 => apb_user_state(0),
      I5 => apb_write_from_user,
      O => apb_write_from_user_i_1_n_0
    );
apb_write_from_user_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => apb3penable,
      I1 => apb_user_state(1),
      I2 => apb3pwrite,
      O => apb_write_from_user_i_2_n_0
    );
apb_write_from_user_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apb_user_state(2),
      I1 => apb_user_state(3),
      O => apb_write_from_user_i_3_n_0
    );
apb_write_from_user_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => apb_write_from_user_i_1_n_0,
      Q => apb_write_from_user
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apb_state(3),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => apb_state(3),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      I1 => apb_state(3),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => p_0_in_0,
      I1 => apb_state(3),
      I2 => apb_state(2),
      O => \count[3]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => apb_state(3),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \count[3]_i_1_n_0\,
      D => \count[0]_i_1_n_0\,
      PRE => reset_in_sync,
      Q => \count_reg_n_0_[0]\
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \count[3]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \count[1]_i_1_n_0\,
      Q => \count_reg_n_0_[1]\
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \count[3]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \count[2]_i_1_n_0\,
      Q => \count_reg_n_0_[2]\
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \count[3]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \count[3]_i_2_n_0\,
      Q => p_0_in_0
    );
\di[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => wr_reg_n_0,
      I2 => apb_state(1),
      O => \di[31]_i_1_n_0\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => apb3pwdata(0),
      I1 => \di_msk[31]_i_4_n_0\,
      I2 => req_grant_state(2),
      I3 => \di_msk[31]_i_2_n_0\,
      I4 => \di_msk_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F4"
    )
        port map (
      I0 => req_grant_state(12),
      I1 => \di_msk[31]_i_3_n_0\,
      I2 => req_grant_state(2),
      I3 => reset_in_sync,
      I4 => req_grant_state(1),
      I5 => \di_msk[31]_i_4_n_0\,
      O => \di_msk[31]_i_1_n_0\
    );
\di_msk[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111010101110"
    )
        port map (
      I0 => req_grant_state(1),
      I1 => reset_in_sync,
      I2 => req_grant_state(2),
      I3 => \di_msk[31]_i_3_n_0\,
      I4 => req_grant_state(12),
      I5 => \di_msk[31]_i_4_n_0\,
      O => \di_msk[31]_i_2_n_0\
    );
\di_msk[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[6]\,
      I1 => \req_grant_state_reg_n_0_[4]\,
      I2 => \req_grant_state_reg_n_0_[5]\,
      I3 => \req_grant_state_reg_n_0_[3]\,
      O => \di_msk[31]_i_3_n_0\
    );
\di_msk[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[8]\,
      I1 => \req_grant_state_reg_n_0_[7]\,
      I2 => \req_grant_state_reg_n_0_[10]\,
      I3 => \req_grant_state_reg_n_0_[9]\,
      O => \di_msk[31]_i_4_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(10),
      Q => \di_msk_reg_n_0_[10]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(11),
      Q => \di_msk_reg_n_0_[11]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(12),
      Q => \di_msk_reg_n_0_[12]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(13),
      Q => \di_msk_reg_n_0_[13]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(14),
      Q => \di_msk_reg_n_0_[14]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(15),
      Q => \di_msk_reg_n_0_[15]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(16),
      Q => \di_msk_reg_n_0_[16]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(17),
      Q => \di_msk_reg_n_0_[17]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(18),
      Q => \di_msk_reg_n_0_[18]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(19),
      Q => \di_msk_reg_n_0_[19]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(1),
      Q => \di_msk_reg_n_0_[1]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(20),
      Q => \di_msk_reg_n_0_[20]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(21),
      Q => \di_msk_reg_n_0_[21]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(22),
      Q => \di_msk_reg_n_0_[22]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(23),
      Q => \di_msk_reg_n_0_[23]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(24),
      Q => \di_msk_reg_n_0_[24]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(25),
      Q => \di_msk_reg_n_0_[25]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(26),
      Q => \di_msk_reg_n_0_[26]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(27),
      Q => \di_msk_reg_n_0_[27]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(28),
      Q => \di_msk_reg_n_0_[28]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(29),
      Q => \di_msk_reg_n_0_[29]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(2),
      Q => \di_msk_reg_n_0_[2]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(30),
      Q => \di_msk_reg_n_0_[30]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(31),
      Q => \di_msk_reg_n_0_[31]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(3),
      Q => \di_msk_reg_n_0_[3]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(4),
      Q => \di_msk_reg_n_0_[4]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(5),
      Q => \di_msk_reg_n_0_[5]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(6),
      Q => \di_msk_reg_n_0_[6]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(7),
      Q => \di_msk_reg_n_0_[7]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(8),
      Q => \di_msk_reg_n_0_[8]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di_msk[31]_i_2_n_0\,
      D => apb3pwdata(9),
      Q => \di_msk_reg_n_0_[9]\,
      R => \di_msk[31]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[31]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[31]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[31]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[31]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[31]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[31]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[31]_0\(15)
    );
\di_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[16]\,
      Q => \di_reg[31]_0\(16)
    );
\di_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[17]\,
      Q => \di_reg[31]_0\(17)
    );
\di_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[18]\,
      Q => \di_reg[31]_0\(18)
    );
\di_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[19]\,
      Q => \di_reg[31]_0\(19)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[31]_0\(1)
    );
\di_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[20]\,
      Q => \di_reg[31]_0\(20)
    );
\di_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[21]\,
      Q => \di_reg[31]_0\(21)
    );
\di_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[22]\,
      Q => \di_reg[31]_0\(22)
    );
\di_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[23]\,
      Q => \di_reg[31]_0\(23)
    );
\di_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[24]\,
      Q => \di_reg[31]_0\(24)
    );
\di_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[25]\,
      Q => \di_reg[31]_0\(25)
    );
\di_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[26]\,
      Q => \di_reg[31]_0\(26)
    );
\di_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[27]\,
      Q => \di_reg[31]_0\(27)
    );
\di_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[28]\,
      Q => \di_reg[31]_0\(28)
    );
\di_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[29]\,
      Q => \di_reg[31]_0\(29)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[31]_0\(2)
    );
\di_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[30]\,
      Q => \di_reg[31]_0\(30)
    );
\di_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[31]\,
      Q => \di_reg[31]_0\(31)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[31]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[31]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[31]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[31]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[31]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[31]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \di[31]_i_1_n_0\,
      CLR => reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[31]_0\(9)
    );
\dout_to_user[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => reset_in_sync,
      I1 => apb_state(4),
      I2 => \req_grant_state_reg_n_0_[10]\,
      I3 => \req_grant_state_reg_n_0_[9]\,
      O => \dout_to_user[31]_i_1_n_0\
    );
\dout_to_user_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(0),
      Q => \dout_to_user_reg_n_0_[0]\,
      R => '0'
    );
\dout_to_user_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(10),
      Q => \dout_to_user_reg_n_0_[10]\,
      R => '0'
    );
\dout_to_user_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(11),
      Q => \dout_to_user_reg_n_0_[11]\,
      R => '0'
    );
\dout_to_user_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(12),
      Q => \dout_to_user_reg_n_0_[12]\,
      R => '0'
    );
\dout_to_user_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(13),
      Q => \dout_to_user_reg_n_0_[13]\,
      R => '0'
    );
\dout_to_user_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(14),
      Q => \dout_to_user_reg_n_0_[14]\,
      R => '0'
    );
\dout_to_user_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(15),
      Q => \dout_to_user_reg_n_0_[15]\,
      R => '0'
    );
\dout_to_user_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(16),
      Q => \dout_to_user_reg_n_0_[16]\,
      R => '0'
    );
\dout_to_user_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(17),
      Q => \dout_to_user_reg_n_0_[17]\,
      R => '0'
    );
\dout_to_user_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(18),
      Q => \dout_to_user_reg_n_0_[18]\,
      R => '0'
    );
\dout_to_user_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(19),
      Q => \dout_to_user_reg_n_0_[19]\,
      R => '0'
    );
\dout_to_user_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(1),
      Q => \dout_to_user_reg_n_0_[1]\,
      R => '0'
    );
\dout_to_user_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(20),
      Q => \dout_to_user_reg_n_0_[20]\,
      R => '0'
    );
\dout_to_user_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(21),
      Q => \dout_to_user_reg_n_0_[21]\,
      R => '0'
    );
\dout_to_user_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(22),
      Q => \dout_to_user_reg_n_0_[22]\,
      R => '0'
    );
\dout_to_user_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(23),
      Q => \dout_to_user_reg_n_0_[23]\,
      R => '0'
    );
\dout_to_user_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(24),
      Q => \dout_to_user_reg_n_0_[24]\,
      R => '0'
    );
\dout_to_user_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(25),
      Q => \dout_to_user_reg_n_0_[25]\,
      R => '0'
    );
\dout_to_user_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(26),
      Q => \dout_to_user_reg_n_0_[26]\,
      R => '0'
    );
\dout_to_user_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(27),
      Q => \dout_to_user_reg_n_0_[27]\,
      R => '0'
    );
\dout_to_user_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(28),
      Q => \dout_to_user_reg_n_0_[28]\,
      R => '0'
    );
\dout_to_user_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(29),
      Q => \dout_to_user_reg_n_0_[29]\,
      R => '0'
    );
\dout_to_user_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(2),
      Q => \dout_to_user_reg_n_0_[2]\,
      R => '0'
    );
\dout_to_user_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(30),
      Q => \dout_to_user_reg_n_0_[30]\,
      R => '0'
    );
\dout_to_user_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(31),
      Q => \dout_to_user_reg_n_0_[31]\,
      R => '0'
    );
\dout_to_user_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(3),
      Q => \dout_to_user_reg_n_0_[3]\,
      R => '0'
    );
\dout_to_user_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(4),
      Q => \dout_to_user_reg_n_0_[4]\,
      R => '0'
    );
\dout_to_user_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(5),
      Q => \dout_to_user_reg_n_0_[5]\,
      R => '0'
    );
\dout_to_user_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(6),
      Q => \dout_to_user_reg_n_0_[6]\,
      R => '0'
    );
\dout_to_user_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(7),
      Q => \dout_to_user_reg_n_0_[7]\,
      R => '0'
    );
\dout_to_user_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(8),
      Q => \dout_to_user_reg_n_0_[8]\,
      R => '0'
    );
\dout_to_user_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \dout_to_user[31]_i_1_n_0\,
      D => D(9),
      Q => \dout_to_user_reg_n_0_[9]\,
      R => '0'
    );
grant_store_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[3]\,
      I1 => apb_state(4),
      I2 => D(2),
      I3 => grant_store_reg_n_0,
      O => grant_store_i_1_n_0
    );
grant_store_reg: unisim.vcomponents.FDCE
     port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => grant_store_i_1_n_0,
      Q => grant_store_reg_n_0
    );
\last_access_to_mem[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[5]\,
      I1 => apb_state(4),
      I2 => reset_in_sync,
      O => \last_access_to_mem[3]_i_1_n_0\
    );
\last_access_to_mem_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \last_access_to_mem[3]_i_1_n_0\,
      D => D(0),
      Q => \last_access_to_mem_reg_n_0_[0]\,
      R => '0'
    );
\last_access_to_mem_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \last_access_to_mem[3]_i_1_n_0\,
      D => D(1),
      Q => \last_access_to_mem_reg_n_0_[1]\,
      R => '0'
    );
\last_access_to_mem_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \last_access_to_mem[3]_i_1_n_0\,
      D => D(2),
      Q => \last_access_to_mem_reg_n_0_[2]\,
      R => '0'
    );
\last_access_to_mem_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => \last_access_to_mem[3]_i_1_n_0\,
      D => D(3),
      Q => \last_access_to_mem_reg_n_0_[3]\,
      R => '0'
    );
\paddr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFEEFE"
    )
        port map (
      I0 => req_grant_state(2),
      I1 => req_grant_state(11),
      I2 => \req_grant_state_reg_n_0_[5]\,
      I3 => \req_grant_state_reg_n_0_[3]\,
      I4 => apb3paddr(0),
      O => paddr(0)
    );
\paddr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(10),
      O => paddr(10)
    );
\paddr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(11),
      O => paddr(11)
    );
\paddr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(12),
      O => paddr(12)
    );
\paddr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => apb3paddr(13),
      I1 => \paddr[15]_i_2_n_0\,
      I2 => req_grant_state(2),
      I3 => req_grant_state(11),
      O => paddr(13)
    );
\paddr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(14),
      O => paddr(14)
    );
\paddr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => apb3paddr(15),
      I1 => \paddr[15]_i_2_n_0\,
      I2 => req_grant_state(2),
      I3 => req_grant_state(11),
      O => paddr(15)
    );
\paddr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[3]\,
      I1 => \req_grant_state_reg_n_0_[5]\,
      O => \paddr[15]_i_2_n_0\
    );
\paddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0302"
    )
        port map (
      I0 => apb3paddr(1),
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => \paddr[15]_i_2_n_0\,
      O => paddr(1)
    );
\paddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(2),
      O => paddr(2)
    );
\paddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(3),
      O => paddr(3)
    );
\paddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(4),
      O => paddr(4)
    );
\paddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(5),
      O => paddr(5)
    );
\paddr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(6),
      O => paddr(6)
    );
\paddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(7),
      O => paddr(7)
    );
\paddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(8),
      O => paddr(8)
    );
\paddr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \paddr[15]_i_2_n_0\,
      I1 => req_grant_state(2),
      I2 => req_grant_state(11),
      I3 => apb3paddr(9),
      O => paddr(9)
    );
\paddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(0),
      Q => Q(0),
      R => req_grant_state(0)
    );
\paddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(10),
      Q => Q(10),
      R => req_grant_state(0)
    );
\paddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(11),
      Q => Q(11),
      R => req_grant_state(0)
    );
\paddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(12),
      Q => Q(12),
      R => req_grant_state(0)
    );
\paddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(13),
      Q => Q(13),
      R => req_grant_state(0)
    );
\paddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(14),
      Q => Q(14),
      R => req_grant_state(0)
    );
\paddr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(15),
      Q => Q(15),
      R => req_grant_state(0)
    );
\paddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(1),
      Q => Q(1),
      R => req_grant_state(0)
    );
\paddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(2),
      Q => Q(2),
      R => req_grant_state(0)
    );
\paddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(3),
      Q => Q(3),
      R => req_grant_state(0)
    );
\paddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(4),
      Q => Q(4),
      R => req_grant_state(0)
    );
\paddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(5),
      Q => Q(5),
      R => req_grant_state(0)
    );
\paddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(6),
      Q => Q(6),
      R => req_grant_state(0)
    );
\paddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(7),
      Q => Q(7),
      R => req_grant_state(0)
    );
\paddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(8),
      Q => Q(8),
      R => req_grant_state(0)
    );
\paddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => paddr(9),
      Q => Q(9),
      R => req_grant_state(0)
    );
penable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^apb3penable_quad_int\,
      I1 => apb_state(1),
      I2 => apb_state(2),
      O => penable_i_1_n_0
    );
penable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => penable_i_1_n_0,
      Q => \^apb3penable_quad_int\
    );
psel_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => apb_state(1),
      I1 => apb_state(2),
      I2 => \^apb3sel_quad_int\,
      O => psel_i_1_n_0
    );
psel_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => psel_i_1_n_0,
      Q => \^apb3sel_quad_int\
    );
pslverr_to_user_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => apb3pslverr_quad_int,
      I1 => \req_grant_state_reg_n_0_[10]\,
      I2 => \req_grant_state_reg_n_0_[9]\,
      I3 => apb_state(4),
      I4 => pslverr_to_user_reg_n_0,
      O => pslverr_to_user_i_1_n_0
    );
pslverr_to_user_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => pslverr_to_user_i_1_n_0,
      Q => pslverr_to_user_reg_n_0
    );
pwrite_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE0020"
    )
        port map (
      I0 => apb_state(1),
      I1 => apb_state(2),
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \^apb3pwrite_quad_int\,
      O => pwrite_i_1_n_0
    );
pwrite_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => pwrite_i_1_n_0,
      Q => \^apb3pwrite_quad_int\
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050705050504"
    )
        port map (
      I0 => apb_state(4),
      I1 => \paddr[15]_i_2_n_0\,
      I2 => \req_grant_state_reg_n_0_[4]\,
      I3 => \req_grant_state_reg_n_0_[9]\,
      I4 => \req_grant_state_reg_n_0_[7]\,
      I5 => rd_reg_n_0,
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0
    );
\req_grant_state[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => apb_write_from_user,
      I1 => \req_grant_state_reg_n_0_[8]\,
      I2 => \apb_read_from_user__0\,
      I3 => apb_state(4),
      I4 => \req_grant_state_reg_n_0_[10]\,
      O => \req_grant_state__0\(10)
    );
\req_grant_state[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[9]\,
      I1 => \req_grant_state_reg_n_0_[10]\,
      I2 => apb_state(4),
      I3 => req_grant_state(11),
      O => \req_grant_state__0\(11)
    );
\req_grant_state[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => req_grant_state(11),
      I1 => apb_state(4),
      I2 => \^apb_user_prdy_r_reg_0\,
      I3 => req_grant_state(12),
      O => \req_grant_state__0\(12)
    );
\req_grant_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => req_grant_state(0),
      I1 => req_grant_state(1),
      I2 => user_apb,
      I3 => req_grant_state(12),
      I4 => \^apb_user_prdy_r_reg_0\,
      O => \req_grant_state__0\(1)
    );
\req_grant_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => apb_state(4),
      I1 => req_grant_state(2),
      I2 => user_apb,
      I3 => req_grant_state(1),
      O => \req_grant_state__0\(2)
    );
\req_grant_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF22F2F2"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[4]\,
      I1 => grant_store_reg_n_0,
      I2 => \req_grant_state_reg_n_0_[3]\,
      I3 => req_grant_state(2),
      I4 => apb_state(4),
      O => \req_grant_state__0\(3)
    );
\req_grant_state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[3]\,
      I1 => apb_state(4),
      O => \req_grant_state__0\(4)
    );
\req_grant_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => apb_state(4),
      I1 => \req_grant_state_reg_n_0_[5]\,
      I2 => grant_store_reg_n_0,
      I3 => \req_grant_state_reg_n_0_[4]\,
      O => \req_grant_state__0\(5)
    );
\req_grant_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[5]\,
      I1 => apb_state(4),
      O => \req_grant_state__0\(6)
    );
\req_grant_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[6]\,
      I1 => \req_grant_state[8]_i_2_n_0\,
      I2 => apb_state(4),
      I3 => \req_grant_state_reg_n_0_[7]\,
      O => \req_grant_state__0\(7)
    );
\req_grant_state[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \req_grant_state[8]_i_2_n_0\,
      I1 => \req_grant_state_reg_n_0_[6]\,
      I2 => \req_grant_state[8]_i_3_n_0\,
      O => \req_grant_state__0\(8)
    );
\req_grant_state[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \last_access_to_mem_reg_n_0_[1]\,
      I1 => \last_access_to_mem_reg_n_0_[0]\,
      I2 => \last_access_to_mem_reg_n_0_[2]\,
      I3 => \last_access_to_mem_reg_n_0_[3]\,
      O => \req_grant_state[8]_i_2_n_0\
    );
\req_grant_state[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[7]\,
      I1 => apb_state(4),
      I2 => apb_write_from_user,
      I3 => \req_grant_state_reg_n_0_[8]\,
      I4 => \apb_read_from_user__0\,
      O => \req_grant_state[8]_i_3_n_0\
    );
\req_grant_state[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \req_grant_state_reg_n_0_[8]\,
      I1 => \apb_read_from_user__0\,
      I2 => apb_state(4),
      I3 => \req_grant_state_reg_n_0_[9]\,
      O => \req_grant_state__0\(9)
    );
\req_grant_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => '0',
      PRE => reset_in_sync,
      Q => req_grant_state(0)
    );
\req_grant_state_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(10),
      Q => \req_grant_state_reg_n_0_[10]\
    );
\req_grant_state_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(11),
      Q => req_grant_state(11)
    );
\req_grant_state_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(12),
      Q => req_grant_state(12)
    );
\req_grant_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(1),
      Q => req_grant_state(1)
    );
\req_grant_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(2),
      Q => req_grant_state(2)
    );
\req_grant_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(3),
      Q => \req_grant_state_reg_n_0_[3]\
    );
\req_grant_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(4),
      Q => \req_grant_state_reg_n_0_[4]\
    );
\req_grant_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(5),
      Q => \req_grant_state_reg_n_0_[5]\
    );
\req_grant_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(6),
      Q => \req_grant_state_reg_n_0_[6]\
    );
\req_grant_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(7),
      Q => \req_grant_state_reg_n_0_[7]\
    );
\req_grant_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(8),
      Q => \req_grant_state_reg_n_0_[8]\
    );
\req_grant_state_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => \req_grant_state__0\(9),
      Q => \req_grant_state_reg_n_0_[9]\
    );
reset_xpm_internal_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => reset_in_sync,
      dest_clk => apb3clk,
      src_arst => p_0_in
    );
user_apb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000002"
    )
        port map (
      I0 => apb_user_state(2),
      I1 => apb_user_state(3),
      I2 => apb_user_state(0),
      I3 => apb_user_state(4),
      I4 => apb_user_state(1),
      I5 => user_apb,
      O => user_apb_i_1_n_0
    );
user_apb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => user_apb_i_1_n_0,
      Q => user_apb
    );
wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55575554"
    )
        port map (
      I0 => apb_state(4),
      I1 => req_grant_state(11),
      I2 => req_grant_state(2),
      I3 => \req_grant_state_reg_n_0_[10]\,
      I4 => wr_reg_n_0,
      O => wr_i_1_n_0
    );
wr_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      CLR => reset_in_sync,
      D => wr_i_1_n_0,
      Q => wr_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone is
  port (
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__1\ is
  port (
    ch0_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__1\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__1\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__10\ is
  port (
    ch1_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__10\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__10\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__11\ is
  port (
    ch2_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__11\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__11\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__12\ is
  port (
    ch3_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__12\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__12\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__13\ is
  port (
    ch0_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__13\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__13\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__14\ is
  port (
    ch1_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__14\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__14\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__15\ is
  port (
    ch2_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__15\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__15\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__16\ is
  port (
    ch3_rxresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__16\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__16\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_rxresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__17\ is
  port (
    ch0_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__17\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__17\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__18\ is
  port (
    ch1_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__18\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__18\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__19\ is
  port (
    ch2_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__19\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__19\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__2\ is
  port (
    ch1_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__2\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__2\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__20\ is
  port (
    ch3_txmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__20\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__20\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_txmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__21\ is
  port (
    ch0_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__21\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__21\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__22\ is
  port (
    ch1_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__22\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__22\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__23\ is
  port (
    ch2_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__23\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__23\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__24\ is
  port (
    ch3_rxmstresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__24\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__24\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_rxmstresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__25\ is
  port (
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__25\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__25\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__26\ is
  port (
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__26\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__26\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__27\ is
  port (
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__27\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__27\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__28\ is
  port (
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__28\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__28\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__29\ is
  port (
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__29\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__29\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__3\ is
  port (
    ch2_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__3\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__3\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__30\ is
  port (
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__30\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__30\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__31\ is
  port (
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__31\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__31\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_pcsrsvdout(0),
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__4\ is
  port (
    ch3_txpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__4\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__4\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_txpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__5\ is
  port (
    ch0_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__5\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__5\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__6\ is
  port (
    ch1_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__6\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__6\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch1_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__7\ is
  port (
    ch2_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__7\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__7\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch2_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__8\ is
  port (
    ch3_rxpmaresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__8\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__8\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch3_rxpmaresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__9\ is
  port (
    ch0_txresetdone : out STD_LOGIC;
    src_in : in STD_LOGIC;
    apb3clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__9\ : entity is "system_gt_quad_base_0_0_gtye5_rstdone";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__9\ is
  signal rstdone_cdc_sync : STD_LOGIC;
  signal rstdone_out_reg0_n_0 : STD_LOGIC;
  signal rstdone_stg4 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rstdone_stg4 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rstdone_stg4 : signal is "no";
  signal rstdone_stg5 : STD_LOGIC;
  attribute async_reg of rstdone_stg5 : signal is "true";
  attribute shreg_extract of rstdone_stg5 : signal is "no";
  signal rstdone_stg6 : STD_LOGIC;
  attribute async_reg of rstdone_stg6 : signal is "true";
  attribute shreg_extract of rstdone_stg6 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rstdone_out_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rstdone_out_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_out_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg4_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg4_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg4_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg5_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg5_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg5_reg : label is "no";
  attribute ASYNC_REG_boolean of rstdone_stg6_reg : label is std.standard.true;
  attribute KEEP of rstdone_stg6_reg : label is "yes";
  attribute SHREG_EXTRACT of rstdone_stg6_reg : label is "no";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_rstdone_sync : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_rstdone_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_rstdone_sync : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_rstdone_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_rstdone_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_rstdone_sync : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_rstdone_sync : label is "TRUE";
begin
rstdone_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_out_reg0_n_0,
      Q => ch0_txresetdone,
      R => '0'
    );
rstdone_out_reg0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rstdone_stg4,
      I1 => rstdone_stg5,
      I2 => rstdone_stg6,
      O => rstdone_out_reg0_n_0
    );
rstdone_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_cdc_sync,
      Q => rstdone_stg4,
      R => '0'
    );
rstdone_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg4,
      Q => rstdone_stg5,
      R => '0'
    );
rstdone_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => rstdone_stg5,
      Q => rstdone_stg6,
      R => '0'
    );
u_rstdone_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\
     port map (
      dest_clk => apb3clk,
      dest_out => rstdone_cdc_sync,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rrst : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch3_rxmstreset : in STD_LOGIC;
    ch3_rxmstdatapathreset : in STD_LOGIC;
    \rrst_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function is
  signal \Command[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__5_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \en_reg[1]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_6 : STD_LOGIC;
  signal \gpi_i_1__6_n_0\ : STD_LOGIC;
  signal \gpi_i_2__6_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_5 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__6_n_0\ : STD_LOGIC;
  signal \needService_i_2__6_n_0\ : STD_LOGIC;
  signal \needService_i_3__2_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^rrst\ : STD_LOGIC;
  signal rrst_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal \rxrate_is_zero_i_1__2_n_0\ : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Command[1]_i_1__6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Command[2]_i_2__2\ : label is "soft_lutpair146";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair140";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter[2]_i_1__6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter[3]_i_1__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \counter[5]_i_1__6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \counter[6]_i_1__6\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter[7]_i_2__6\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter[7]_i_3__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gpi_i_2__6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gpi_i_3__2\ : label is "soft_lutpair140";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \idx[1]_i_1__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1__2\ : label is "soft_lutpair137";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
  p_0_in <= \^p_0_in\;
  rrst <= \^rrst\;
\Command[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__6_n_0\
    );
\Command[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__6_n_0\
    );
\Command[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__6_n_0\
    );
\Command[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2__2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__6_n_0\,
      D => \Command[0]_i_1__6_n_0\,
      Q => \^q\(0),
      R => \^rrst\
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__6_n_0\,
      D => \Command[1]_i_1__6_n_0\,
      Q => \^q\(1),
      R => \^rrst\
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__6_n_0\,
      D => \Command[2]_i_2__2_n_0\,
      Q => \^q\(2),
      R => \^rrst\
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => \^rrst\
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => \^rrst\
    );
MSTRXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__198\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => ch3_rxmstreset
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => \^rrst\
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => \^rrst\
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => ch3_rxmstdatapathreset
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => \^rrst\
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => \^rrst\
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => \^rrst\
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => \^rrst\
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => \^rrst\
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => \^rrst\
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => \^rrst\
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => \^rrst\
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => \^rrst\
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => \^rrst\
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => \^rrst\
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => \^rrst\
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => \^rrst\
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => \^rrst\
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => \^rrst\
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => \^rrst\
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => \^rrst\
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => \^rrst\
    );
\arb_state[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__6_n_0\
    );
\arb_state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__1\(1)
    );
\arb_state[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__5_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__5_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_6__5_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_7__5_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg[6]_2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_3\(1),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \arb_state[1]_i_4__5_n_0\
    );
\arb_state[1]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][1]\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_4\(1),
      I4 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_5__5_n_0\
    );
\arb_state[1]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_2\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_3\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_6__5_n_0\
    );
\arb_state[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_4\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_0\(0),
      O => \arb_state[1]_i_7__5_n_0\
    );
\arb_state[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__6_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__6_n_0\
    );
\arb_state[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__6_n_0\,
      Q => arb_state(0),
      S => \^rrst\
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => \^rrst\
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => \^rrst\
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => \^rrst\
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => \^rrst\
    );
\counter[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__6_n_0\
    );
\counter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__6_n_0\
    );
\counter[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__6_n_0\
    );
\counter[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__6_n_0\
    );
\counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__6_n_0\
    );
\counter[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__6_n_0\,
      O => \counter[5]_i_1__6_n_0\
    );
\counter[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__6_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__6_n_0\
    );
\counter[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__6_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__6_n_0\
    );
\counter[7]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__6_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => \^rrst\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => \^rrst\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => \^rrst\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => \^rrst\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => \^rrst\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => \^rrst\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__6_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => \^rrst\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__6_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => \^rrst\
    );
\en[0][0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__6_n_0\
    );
\en[0][0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[1][0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_1__6_n_0\
    );
\en[1][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][1]_i_1__2_n_0\
    );
\en[1][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_4\(0),
      I5 => \en_reg[1]_4\(1),
      O => \en[1][1]_i_2__5_n_0\
    );
\en[2][0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_1__6_n_0\
    );
\en[2][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][1]_i_1__2_n_0\
    );
\en[2][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__5_n_0\
    );
\en[3][0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_1__6_n_0\
    );
\en[3][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][1]_i_1__2_n_0\
    );
\en[3][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2__2_n_0\
    );
\en[4][0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_1__6_n_0\
    );
\en[4][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][1]_i_1__6_n_0\
    );
\en[4][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__6_n_0\
    );
\en[5][0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_1__6_n_0\
    );
\en[5][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][1]_i_1__6_n_0\
    );
\en[5][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_3\(0),
      I5 => \en_reg[5]_3\(1),
      O => \en[5][1]_i_2__2_n_0\
    );
\en[6][0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_1__6_n_0\
    );
\en[6][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][1]_i_1__6_n_0\
    );
\en[6][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_2\(0),
      I5 => \en_reg[6]_2\(1),
      O => \en[6][1]_i_2__6_n_0\
    );
\en[7][0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_1__6_n_0\
    );
\en[7][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => p_0_in_1,
      O => \en[7][1]_i_1__6_n_0\
    );
\en[7][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__6_n_0\
    );
\en[7][1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__6_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_0\(0),
      R => \^rrst\
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1__2_n_0\,
      D => \en[1][0]_i_1__6_n_0\,
      Q => \en_reg[1]_4\(0),
      R => \^rrst\
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1__2_n_0\,
      D => \en[1][1]_i_2__5_n_0\,
      Q => \en_reg[1]_4\(1),
      R => \^rrst\
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1__2_n_0\,
      D => \en[2][0]_i_1__6_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => \^rrst\
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1__2_n_0\,
      D => \en[2][1]_i_2__5_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => \^rrst\
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1__2_n_0\,
      D => \en[3][0]_i_1__6_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => \^rrst\
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1__2_n_0\,
      D => \en[3][1]_i_2__2_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => \^rrst\
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__6_n_0\,
      D => \en[4][0]_i_1__6_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => \^rrst\
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__6_n_0\,
      D => \en[4][1]_i_2__6_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => \^rrst\
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__6_n_0\,
      D => \en[5][0]_i_1__6_n_0\,
      Q => \en_reg[5]_3\(0),
      R => \^rrst\
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__6_n_0\,
      D => \en[5][1]_i_2__2_n_0\,
      Q => \en_reg[5]_3\(1),
      R => \^rrst\
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__6_n_0\,
      D => \en[6][0]_i_1__6_n_0\,
      Q => \en_reg[6]_2\(0),
      R => \^rrst\
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__6_n_0\,
      D => \en[6][1]_i_2__6_n_0\,
      Q => \en_reg[6]_2\(1),
      R => \^rrst\
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__6_n_0\,
      D => \en[7][0]_i_1__6_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => \^rrst\
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__6_n_0\,
      D => \en[7][1]_i_2__6_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => \^rrst\
    );
\gpi_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__6_n_0\,
      I4 => gpi_6,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__6_n_0\
    );
\gpi_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__6_n_0\
    );
\gpi_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_6
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__6_n_0\,
      Q => \^gpi_1\(0),
      R => \^rrst\
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => \^rrst\
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => \^rrst\
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_5
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_5,
      Q => \^gpo\(0),
      R => \^rrst\
    );
\idx[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      O => \idx[0]_i_1__2_n_0\
    );
\idx[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      O => \idx[1]_i_1__6_n_0\
    );
\idx[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2__2_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[0]_i_1__2_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => \^rrst\
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[1]_i_1__6_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => \^rrst\
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2__2_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => \^rrst\
    );
\needService_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \needService_i_2__6_n_0\,
      I1 => \en_reg[0]_0\(0),
      I2 => \en_reg_n_0_[7][0]\,
      I3 => \needService_i_3__2_n_0\,
      O => \needService_i_1__6_n_0\
    );
\needService_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_2\(1),
      I1 => \en_reg[6]_2\(0),
      I2 => \en_reg[5]_3\(1),
      I3 => \en_reg[5]_3\(0),
      O => \needService_i_2__6_n_0\
    );
\needService_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_4\(0),
      I3 => \en_reg[1]_4\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => \needService_i_3__2_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__6_n_0\,
      Q => needService,
      R => \^rrst\
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => \^rrst\
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => \^rrst\
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => \^rrst\
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => \^rrst\
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => \^rrst\
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => \^rrst\
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => p_0_in_1,
      R => \^rrst\
    );
reset_xpm_internal_sync_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rrst_r_reg[3]_0\(0),
      I1 => gtpowergood_int,
      O => \^p_0_in\
    );
\rrst_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => '0',
      PRE => \^p_0_in\,
      Q => rrst_r(0)
    );
\rrst_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => rrst_r(0),
      PRE => \^p_0_in\,
      Q => rrst_r(1)
    );
\rrst_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => rrst_r(1),
      PRE => \^p_0_in\,
      Q => rrst_r(2)
    );
\rrst_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => apb3clk,
      CE => '1',
      D => rrst_r(2),
      PRE => \^p_0_in\,
      Q => \^rrst\
    );
\rxrate_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2__2_n_0\,
      O => \rxrate_counter[0]_i_1__2_n_0\
    );
\rxrate_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1__2_n_0\
    );
\rxrate_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1__2_n_0\
    );
\rxrate_counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2__2_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1__2_n_0\,
      Q => \rxrate_counter__0\(0),
      R => \^rrst\
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1__2_n_0\,
      Q => \rxrate_counter__0\(1),
      R => \^rrst\
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1__2_n_0\,
      Q => \rxrate_counter__0\(2),
      R => \^rrst\
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2__2_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => \^rrst\
    );
\rxrate_is_zero_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => \rxrate_is_zero_i_1__2_n_0\
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => \^rrst\
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => \^rrst\
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero_i_1__2_n_0\,
      Q => \rxrate_is_zero__0\,
      R => \^rrst\
    );
\rxrate_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2__2_n_0\,
      I4 => rxrate_state(0),
      O => \p_0_in__0\(0)
    );
\rxrate_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2__2_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2__2_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\rxrate_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3__2_n_0\,
      I5 => \rxrate_state[1]_i_4__2_n_0\,
      O => \rxrate_state[1]_i_2__2_n_0\
    );
\rxrate_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3__2_n_0\
    );
\rxrate_state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4__2_n_0\
    );
\rxrate_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2__2_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1__2_n_0\
    );
\rxrate_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2__2_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => \p_0_in__0\(3)
    );
\rxrate_state[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3__2_n_0\,
      O => \rxrate_state[3]_i_2__2_n_0\
    );
\rxrate_state[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3__2_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => rxrate_state(0),
      S => \^rrst\
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => rxrate_state(1),
      R => \^rrst\
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1__2_n_0\,
      Q => rxrate_state(2),
      R => \^rrst\
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => \^rrst\
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__190\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => ch3_rxrate(0)
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__191\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => ch3_rxrate(1)
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__192\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => ch3_rxrate(2)
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__193\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => ch3_rxrate(3)
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__194\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => ch3_rxrate(4)
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__195\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => ch3_rxrate(5)
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__196\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => ch3_rxrate(6)
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__197\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => ch3_rxrate(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_rxmstreset : in STD_LOGIC;
    ch0_rxmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__1\ : entity is "system_gt_quad_base_0_0_rx_function";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__1\ is
  signal \Command[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \en_reg[1]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__3_n_0\ : STD_LOGIC;
  signal \gpi_i_2__3_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__3_n_0\ : STD_LOGIC;
  signal \needService_i_2__3_n_0\ : STD_LOGIC;
  signal needService_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal rxrate_is_zero_i_1_n_0 : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Command[1]_i_1__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Command[2]_i_2\ : label is "soft_lutpair33";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair27";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[2]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[3]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \counter[5]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter[6]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \counter[7]_i_2__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \counter[7]_i_3__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \en[0][0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gpi_i_2__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of gpi_i_3 : label is "soft_lutpair27";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \idx[1]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1\ : label is "soft_lutpair24";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__3_n_0\
    );
\Command[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__3_n_0\
    );
\Command[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__3_n_0\
    );
\Command[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__3_n_0\,
      D => \Command[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__3_n_0\,
      D => \Command[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__3_n_0\,
      D => \Command[2]_i_2_n_0\,
      Q => \^q\(2),
      R => rrst
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => rrst
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => rrst
    );
MSTRXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__168\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => ch0_rxmstreset
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => rrst
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => rrst
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__169\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => ch0_rxmstdatapathreset
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => rrst
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => rrst
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__12\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => rrst
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => rrst
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => rrst
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => rrst
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => rrst
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => rrst
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => rrst
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => rrst
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => rrst
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => rrst
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => rrst
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => rrst
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => rrst
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => rrst
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => rrst
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__3_n_0\
    );
\arb_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__1\(1)
    );
\arb_state[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__2_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__2_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_6__2_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_7__2_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg[6]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_2\(1),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \arb_state[1]_i_4__2_n_0\
    );
\arb_state[1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][1]\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_3\(1),
      I4 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_5__2_n_0\
    );
\arb_state[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_1\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_2\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_6__2_n_0\
    );
\arb_state[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_3\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_0\(0),
      O => \arb_state[1]_i_7__2_n_0\
    );
\arb_state[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__3_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__3_n_0\
    );
\arb_state[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__3_n_0\,
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__3_n_0\
    );
\counter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__3_n_0\
    );
\counter[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__3_n_0\
    );
\counter[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__3_n_0\
    );
\counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__3_n_0\
    );
\counter[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__3_n_0\,
      O => \counter[5]_i_1__3_n_0\
    );
\counter[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__3_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__3_n_0\
    );
\counter[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__3_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__3_n_0\
    );
\counter[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__3_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__3_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__3_n_0\
    );
\en[0][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[1][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_1__3_n_0\
    );
\en[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][1]_i_1_n_0\
    );
\en[1][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_3\(0),
      I5 => \en_reg[1]_3\(1),
      O => \en[1][1]_i_2__2_n_0\
    );
\en[2][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_1__3_n_0\
    );
\en[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][1]_i_1_n_0\
    );
\en[2][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__2_n_0\
    );
\en[3][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_1__3_n_0\
    );
\en[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][1]_i_1_n_0\
    );
\en[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2_n_0\
    );
\en[4][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_1__3_n_0\
    );
\en[4][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][1]_i_1__3_n_0\
    );
\en[4][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__3_n_0\
    );
\en[5][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_1__3_n_0\
    );
\en[5][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][1]_i_1__3_n_0\
    );
\en[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_2\(0),
      I5 => \en_reg[5]_2\(1),
      O => \en[5][1]_i_2_n_0\
    );
\en[6][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_1__3_n_0\
    );
\en[6][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][1]_i_1__3_n_0\
    );
\en[6][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_1\(0),
      I5 => \en_reg[6]_1\(1),
      O => \en[6][1]_i_2__3_n_0\
    );
\en[7][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_1__3_n_0\
    );
\en[7][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => p_0_in,
      O => \en[7][1]_i_1__3_n_0\
    );
\en[7][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__3_n_0\
    );
\en[7][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__3_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_0\(0),
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1_n_0\,
      D => \en[1][0]_i_1__3_n_0\,
      Q => \en_reg[1]_3\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1_n_0\,
      D => \en[1][1]_i_2__2_n_0\,
      Q => \en_reg[1]_3\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1_n_0\,
      D => \en[2][0]_i_1__3_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1_n_0\,
      D => \en[2][1]_i_2__2_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1_n_0\,
      D => \en[3][0]_i_1__3_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1_n_0\,
      D => \en[3][1]_i_2_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__3_n_0\,
      D => \en[4][0]_i_1__3_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__3_n_0\,
      D => \en[4][1]_i_2__3_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__3_n_0\,
      D => \en[5][0]_i_1__3_n_0\,
      Q => \en_reg[5]_2\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__3_n_0\,
      D => \en[5][1]_i_2_n_0\,
      Q => \en_reg[5]_2\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__3_n_0\,
      D => \en[6][0]_i_1__3_n_0\,
      Q => \en_reg[6]_1\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__3_n_0\,
      D => \en[6][1]_i_2__3_n_0\,
      Q => \en_reg[6]_1\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__3_n_0\,
      D => \en[7][0]_i_1__3_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__3_n_0\,
      D => \en[7][1]_i_2__3_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\gpi_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__3_n_0\,
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__3_n_0\
    );
\gpi_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__3_n_0\
    );
gpi_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__3_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      O => \idx[0]_i_1_n_0\
    );
\idx[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      O => \idx[1]_i_1__3_n_0\
    );
\idx[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[0]_i_1_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[1]_i_1__3_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\needService_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \needService_i_2__3_n_0\,
      I1 => \en_reg[0]_0\(0),
      I2 => \en_reg_n_0_[7][0]\,
      I3 => needService_i_3_n_0,
      O => \needService_i_1__3_n_0\
    );
\needService_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_1\(1),
      I1 => \en_reg[6]_1\(0),
      I2 => \en_reg[5]_2\(1),
      I3 => \en_reg[5]_2\(0),
      O => \needService_i_2__3_n_0\
    );
needService_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_3\(0),
      I3 => \en_reg[1]_3\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => needService_i_3_n_0
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__3_n_0\,
      Q => needService,
      R => rrst
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => p_0_in,
      R => rrst
    );
\rxrate_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2_n_0\,
      O => \rxrate_counter[0]_i_1_n_0\
    );
\rxrate_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1_n_0\
    );
\rxrate_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1_n_0\
    );
\rxrate_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1_n_0\,
      Q => \rxrate_counter__0\(0),
      R => rrst
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1_n_0\,
      Q => \rxrate_counter__0\(1),
      R => rrst
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1_n_0\,
      Q => \rxrate_counter__0\(2),
      R => rrst
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => rrst
    );
rxrate_is_zero_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => rxrate_is_zero_i_1_n_0
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => rrst
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => rrst
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_i_1_n_0,
      Q => \rxrate_is_zero__0\,
      R => rrst
    );
\rxrate_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2_n_0\,
      I4 => rxrate_state(0),
      O => \p_0_in__0\(0)
    );
\rxrate_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\rxrate_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3_n_0\,
      I5 => \rxrate_state[1]_i_4_n_0\,
      O => \rxrate_state[1]_i_2_n_0\
    );
\rxrate_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3_n_0\
    );
\rxrate_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4_n_0\
    );
\rxrate_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1_n_0\
    );
\rxrate_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => \p_0_in__0\(3)
    );
\rxrate_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3_n_0\,
      O => \rxrate_state[3]_i_2_n_0\
    );
\rxrate_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => rxrate_state(0),
      S => rrst
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => rxrate_state(1),
      R => rrst
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1_n_0\,
      Q => rxrate_state(2),
      R => rrst
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => rrst
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__160\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => ch0_rxrate(0)
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__161\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => ch0_rxrate(1)
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__162\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => ch0_rxrate(2)
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__163\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => ch0_rxrate(3)
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__164\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => ch0_rxrate(4)
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__165\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => ch0_rxrate(5)
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__166\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => ch0_rxrate(6)
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__167\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => ch0_rxrate(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_rxmstreset : in STD_LOGIC;
    ch1_rxmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__2\ : entity is "system_gt_quad_base_0_0_rx_function";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__2\ is
  signal \Command[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__3_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \en_reg[1]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__4_n_0\ : STD_LOGIC;
  signal \gpi_i_2__4_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__4_n_0\ : STD_LOGIC;
  signal \needService_i_2__4_n_0\ : STD_LOGIC;
  signal \needService_i_3__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal \rxrate_is_zero_i_1__0_n_0\ : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Command[1]_i_1__4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Command[2]_i_2__0\ : label is "soft_lutpair72";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair66";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \counter[2]_i_1__4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \counter[3]_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \counter[5]_i_1__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \counter[6]_i_1__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \counter[7]_i_2__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \counter[7]_i_3__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gpi_i_2__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gpi_i_3__0\ : label is "soft_lutpair66";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \idx[1]_i_1__4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1__0\ : label is "soft_lutpair63";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__4_n_0\
    );
\Command[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__4_n_0\
    );
\Command[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__4_n_0\
    );
\Command[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2__0_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__4_n_0\,
      D => \Command[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__4_n_0\,
      D => \Command[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__4_n_0\,
      D => \Command[2]_i_2__0_n_0\,
      Q => \^q\(2),
      R => rrst
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => rrst
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => rrst
    );
MSTRXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__178\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => ch1_rxmstreset
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => rrst
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => rrst
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__179\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => ch1_rxmstdatapathreset
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => rrst
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => rrst
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__13\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => rrst
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => rrst
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => rrst
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => rrst
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => rrst
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => rrst
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => rrst
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => rrst
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => rrst
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => rrst
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => rrst
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => rrst
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => rrst
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => rrst
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => rrst
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__4_n_0\
    );
\arb_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__1\(1)
    );
\arb_state[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__3_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__3_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_6__3_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_7__3_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg[6]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_2\(1),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \arb_state[1]_i_4__3_n_0\
    );
\arb_state[1]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][1]\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_3\(1),
      I4 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_5__3_n_0\
    );
\arb_state[1]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_1\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_2\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_6__3_n_0\
    );
\arb_state[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_3\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_0\(0),
      O => \arb_state[1]_i_7__3_n_0\
    );
\arb_state[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__4_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__4_n_0\
    );
\arb_state[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__4_n_0\,
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__4_n_0\
    );
\counter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__4_n_0\
    );
\counter[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__4_n_0\
    );
\counter[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__4_n_0\
    );
\counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__4_n_0\
    );
\counter[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__4_n_0\,
      O => \counter[5]_i_1__4_n_0\
    );
\counter[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__4_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__4_n_0\
    );
\counter[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__4_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__4_n_0\
    );
\counter[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__4_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__4_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__4_n_0\
    );
\en[0][0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[1][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_1__4_n_0\
    );
\en[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][1]_i_1__0_n_0\
    );
\en[1][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_3\(0),
      I5 => \en_reg[1]_3\(1),
      O => \en[1][1]_i_2__3_n_0\
    );
\en[2][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_1__4_n_0\
    );
\en[2][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][1]_i_1__0_n_0\
    );
\en[2][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__3_n_0\
    );
\en[3][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_1__4_n_0\
    );
\en[3][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][1]_i_1__0_n_0\
    );
\en[3][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2__0_n_0\
    );
\en[4][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_1__4_n_0\
    );
\en[4][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][1]_i_1__4_n_0\
    );
\en[4][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__4_n_0\
    );
\en[5][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_1__4_n_0\
    );
\en[5][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][1]_i_1__4_n_0\
    );
\en[5][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_2\(0),
      I5 => \en_reg[5]_2\(1),
      O => \en[5][1]_i_2__0_n_0\
    );
\en[6][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_1__4_n_0\
    );
\en[6][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][1]_i_1__4_n_0\
    );
\en[6][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_1\(0),
      I5 => \en_reg[6]_1\(1),
      O => \en[6][1]_i_2__4_n_0\
    );
\en[7][0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_1__4_n_0\
    );
\en[7][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => p_0_in,
      O => \en[7][1]_i_1__4_n_0\
    );
\en[7][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__4_n_0\
    );
\en[7][1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__4_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_0\(0),
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1__0_n_0\,
      D => \en[1][0]_i_1__4_n_0\,
      Q => \en_reg[1]_3\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1__0_n_0\,
      D => \en[1][1]_i_2__3_n_0\,
      Q => \en_reg[1]_3\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1__0_n_0\,
      D => \en[2][0]_i_1__4_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1__0_n_0\,
      D => \en[2][1]_i_2__3_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1__0_n_0\,
      D => \en[3][0]_i_1__4_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1__0_n_0\,
      D => \en[3][1]_i_2__0_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__4_n_0\,
      D => \en[4][0]_i_1__4_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__4_n_0\,
      D => \en[4][1]_i_2__4_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__4_n_0\,
      D => \en[5][0]_i_1__4_n_0\,
      Q => \en_reg[5]_2\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__4_n_0\,
      D => \en[5][1]_i_2__0_n_0\,
      Q => \en_reg[5]_2\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__4_n_0\,
      D => \en[6][0]_i_1__4_n_0\,
      Q => \en_reg[6]_1\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__4_n_0\,
      D => \en[6][1]_i_2__4_n_0\,
      Q => \en_reg[6]_1\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__4_n_0\,
      D => \en[7][0]_i_1__4_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__4_n_0\,
      D => \en[7][1]_i_2__4_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\gpi_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__4_n_0\,
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__4_n_0\
    );
\gpi_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__4_n_0\
    );
\gpi_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__4_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      O => \idx[0]_i_1__0_n_0\
    );
\idx[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      O => \idx[1]_i_1__4_n_0\
    );
\idx[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2__0_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[0]_i_1__0_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[1]_i_1__4_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2__0_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\needService_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \needService_i_2__4_n_0\,
      I1 => \en_reg[0]_0\(0),
      I2 => \en_reg_n_0_[7][0]\,
      I3 => \needService_i_3__0_n_0\,
      O => \needService_i_1__4_n_0\
    );
\needService_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_1\(1),
      I1 => \en_reg[6]_1\(0),
      I2 => \en_reg[5]_2\(1),
      I3 => \en_reg[5]_2\(0),
      O => \needService_i_2__4_n_0\
    );
\needService_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_3\(0),
      I3 => \en_reg[1]_3\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => \needService_i_3__0_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__4_n_0\,
      Q => needService,
      R => rrst
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => p_0_in,
      R => rrst
    );
\rxrate_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2__0_n_0\,
      O => \rxrate_counter[0]_i_1__0_n_0\
    );
\rxrate_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1__0_n_0\
    );
\rxrate_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1__0_n_0\
    );
\rxrate_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2__0_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1__0_n_0\,
      Q => \rxrate_counter__0\(0),
      R => rrst
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1__0_n_0\,
      Q => \rxrate_counter__0\(1),
      R => rrst
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1__0_n_0\,
      Q => \rxrate_counter__0\(2),
      R => rrst
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2__0_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\rxrate_is_zero_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => \rxrate_is_zero_i_1__0_n_0\
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => rrst
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => rrst
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero_i_1__0_n_0\,
      Q => \rxrate_is_zero__0\,
      R => rrst
    );
\rxrate_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2__0_n_0\,
      I4 => rxrate_state(0),
      O => \p_0_in__0\(0)
    );
\rxrate_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2__0_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2__0_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\rxrate_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3__0_n_0\,
      I5 => \rxrate_state[1]_i_4__0_n_0\,
      O => \rxrate_state[1]_i_2__0_n_0\
    );
\rxrate_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3__0_n_0\
    );
\rxrate_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4__0_n_0\
    );
\rxrate_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2__0_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1__0_n_0\
    );
\rxrate_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2__0_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => \p_0_in__0\(3)
    );
\rxrate_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3__0_n_0\,
      O => \rxrate_state[3]_i_2__0_n_0\
    );
\rxrate_state[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3__0_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => rxrate_state(0),
      S => rrst
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => rxrate_state(1),
      R => rrst
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1__0_n_0\,
      Q => rxrate_state(2),
      R => rrst
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => rrst
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__170\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => ch1_rxrate(0)
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__171\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => ch1_rxrate(1)
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__172\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => ch1_rxrate(2)
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__173\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => ch1_rxrate(3)
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__174\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => ch1_rxrate(4)
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__175\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => ch1_rxrate(5)
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__176\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => ch1_rxrate(6)
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__177\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => ch1_rxrate(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_rxmstreset : in STD_LOGIC;
    ch2_rxmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__3\ : entity is "system_gt_quad_base_0_0_rx_function";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__3\ is
  signal \Command[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \Command[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTRXRESET_r1 : STD_LOGIC;
  signal MSTRXRESET_r2 : STD_LOGIC;
  signal MSTRXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RXDATAPATHRESET_r1 : STD_LOGIC;
  signal RXDATAPATHRESET_r2 : STD_LOGIC;
  signal RXDATAPATHRESET_sync : STD_LOGIC;
  signal RXPRERATECHANGE_r1 : STD_LOGIC;
  signal RXPRERATECHANGE_r2 : STD_LOGIC;
  signal RXPRERATECHANGE_sync : STD_LOGIC;
  signal RXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__4_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__4_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__4_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \en_reg[1]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__5_n_0\ : STD_LOGIC;
  signal \gpi_i_2__5_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \idx[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__5_n_0\ : STD_LOGIC;
  signal \needService_i_2__5_n_0\ : STD_LOGIC;
  signal \needService_i_3__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_14_out__0\ : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rxrate_counter : STD_LOGIC;
  signal \rxrate_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \rxrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxrate_is_zero__0\ : STD_LOGIC;
  signal \rxrate_is_zero_i_1__1_n_0\ : STD_LOGIC;
  signal rxrate_is_zero_r1 : STD_LOGIC;
  signal rxrate_is_zero_r2 : STD_LOGIC;
  signal rxrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \rxrate_state[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \rxrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Command[1]_i_1__5\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Command[2]_i_2__1\ : label is "soft_lutpair111";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTRXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTRXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTRXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTRXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTRXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of RXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of RXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of RXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of RXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of RXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of RXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of RXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \arb_state[1]_i_3__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair105";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \counter[2]_i_1__5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \counter[3]_i_1__5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \counter[5]_i_1__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \counter[6]_i_1__5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \counter[7]_i_2__5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \counter[7]_i_3__5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gpi_i_2__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gpi_i_3__1\ : label is "soft_lutpair105";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \idx[1]_i_1__5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rxrate_counter[1]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rxrate_counter[2]_i_1__1\ : label is "soft_lutpair102";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[0]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[1]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[2]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \rxrate_state_reg[3]\ : label is "RXRATE_START:00001,RXRATE_STATE1:00010,RXRATE_STATE2:00100,RXRATE_STATE3:01000";
  attribute DEF_VAL of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[0].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[1].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[2].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[3].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[4].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[5].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[6].RXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_rxrate[7].RXRATE_xpm_internal_sync\ : label is "TRUE";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__5_n_0\
    );
\Command[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__5_n_0\
    );
\Command[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \Command[2]_i_1__5_n_0\
    );
\Command[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_2__1_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__5_n_0\,
      D => \Command[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__5_n_0\,
      D => \Command[1]_i_1__5_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[2]_i_1__5_n_0\,
      D => \Command[2]_i_2__1_n_0\,
      Q => \^q\(2),
      R => rrst
    );
MSTRXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_sync,
      Q => MSTRXRESET_r1,
      R => rrst
    );
MSTRXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTRXRESET_r1,
      Q => MSTRXRESET_r2,
      R => rrst
    );
MSTRXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__188\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTRXRESET_sync,
      src_rst => ch2_rxmstreset
    );
RXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_sync,
      Q => RXDATAPATHRESET_r1,
      R => rrst
    );
RXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXDATAPATHRESET_r1,
      Q => RXDATAPATHRESET_r2,
      R => rrst
    );
RXDATAPATHRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__189\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXDATAPATHRESET_sync,
      src_rst => ch2_rxmstdatapathreset
    );
RXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_sync,
      Q => RXPRERATECHANGE_r1,
      R => rrst
    );
RXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXPRERATECHANGE_r1,
      Q => RXPRERATECHANGE_r2,
      R => rrst
    );
RXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__14\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\RXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(0),
      Q => RXRATE_r1(0),
      R => rrst
    );
\RXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(1),
      Q => RXRATE_r1(1),
      R => rrst
    );
\RXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(2),
      Q => RXRATE_r1(2),
      R => rrst
    );
\RXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(3),
      Q => RXRATE_r1(3),
      R => rrst
    );
\RXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(4),
      Q => RXRATE_r1(4),
      R => rrst
    );
\RXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(5),
      Q => RXRATE_r1(5),
      R => rrst
    );
\RXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(6),
      Q => RXRATE_r1(6),
      R => rrst
    );
\RXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_sync(7),
      Q => RXRATE_r1(7),
      R => rrst
    );
\RXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(0),
      Q => RXRATE_r2(0),
      R => rrst
    );
\RXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(1),
      Q => RXRATE_r2(1),
      R => rrst
    );
\RXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(2),
      Q => RXRATE_r2(2),
      R => rrst
    );
\RXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(3),
      Q => RXRATE_r2(3),
      R => rrst
    );
\RXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(4),
      Q => RXRATE_r2(4),
      R => rrst
    );
\RXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(5),
      Q => RXRATE_r2(5),
      R => rrst
    );
\RXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(6),
      Q => RXRATE_r2(6),
      R => rrst
    );
\RXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => RXRATE_r1(7),
      Q => RXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \arb_state[0]_i_1__5_n_0\
    );
\arb_state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0F0E00000F000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      I5 => arb_state(0),
      O => \p_0_in__1\(1)
    );
\arb_state[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_4__4_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_5__4_n_0\,
      O => \en__2\(1)
    );
\arb_state[1]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \arb_state[1]_i_6__4_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \arb_state[1]_i_7__4_n_0\,
      O => \en__2\(0)
    );
\arb_state[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg[6]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_2\(1),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \arb_state[1]_i_4__4_n_0\
    );
\arb_state[1]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][1]\,
      I1 => \en_reg_n_0_[2][1]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_3\(1),
      I4 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_5__4_n_0\
    );
\arb_state[1]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[7][0]\,
      I1 => \en_reg[6]_1\(0),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[5]_2\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[4][0]\,
      O => \arb_state[1]_i_6__4_n_0\
    );
\arb_state[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[2][0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en_reg[1]_3\(0),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[0]_0\(0),
      O => \arb_state[1]_i_7__4_n_0\
    );
\arb_state[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(2),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(1),
      O => \p_0_in__1\(2)
    );
\arb_state[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__5_n_0\,
      O => \p_0_in__1\(3)
    );
\arb_state[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => gpoFromGTsync_r(3),
      I4 => arb_state(2),
      O => \arb_state[3]_i_2__5_n_0\
    );
\arb_state[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => \counter_reg_n_0_[7]\,
      I2 => arb_state(3),
      O => \p_0_in__1\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \arb_state[0]_i_1__5_n_0\,
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__5_n_0\
    );
\counter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \counter[1]_i_1__5_n_0\
    );
\counter[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \counter[2]_i_1__5_n_0\
    );
\counter[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      O => \counter[3]_i_1__5_n_0\
    );
\counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \counter_reg_n_0_[2]\,
      O => \counter[4]_i_1__5_n_0\
    );
\counter[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[5]\,
      I2 => \counter[7]_i_3__5_n_0\,
      O => \counter[5]_i_1__5_n_0\
    );
\counter[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__5_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__5_n_0\
    );
\counter[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000016"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(4),
      I4 => arb_state(1),
      O => counter
    );
\counter[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7080F000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__5_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[7]\,
      I4 => \counter_reg_n_0_[6]\,
      O => \counter[7]_i_2__5_n_0\
    );
\counter[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__5_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__5_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \p_14_out__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      O => \en[0][0]_i_1__5_n_0\
    );
\en[0][0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      O => \p_1_in__0\
    );
\en[1][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_14_out__0\,
      O => \en[1][0]_i_1__5_n_0\
    );
\en[1][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(1),
      O => \en[1][1]_i_1__1_n_0\
    );
\en[1][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[1]_3\(0),
      I5 => \en_reg[1]_3\(1),
      O => \en[1][1]_i_2__4_n_0\
    );
\en[2][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[2][0]_i_1__5_n_0\
    );
\en[2][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => request(2),
      O => \en[2][1]_i_1__1_n_0\
    );
\en[2][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__4_n_0\
    );
\en[3][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[3][0]_i_1__5_n_0\
    );
\en[3][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(3),
      O => \en[3][1]_i_1__1_n_0\
    );
\en[3][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_2__1_n_0\
    );
\en[4][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[4][0]_i_1__5_n_0\
    );
\en[4][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => request(4),
      O => \en[4][1]_i_1__5_n_0\
    );
\en[4][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__5_n_0\
    );
\en[5][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[5][0]_i_1__5_n_0\
    );
\en[5][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(5),
      O => \en[5][1]_i_1__5_n_0\
    );
\en[5][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[5]_2\(0),
      I5 => \en_reg[5]_2\(1),
      O => \en[5][1]_i_2__1_n_0\
    );
\en[6][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \p_14_out__0\,
      O => \en[6][0]_i_1__5_n_0\
    );
\en[6][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => request(6),
      O => \en[6][1]_i_1__5_n_0\
    );
\en[6][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFF7FF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg[6]_1\(0),
      I5 => \en_reg[6]_1\(1),
      O => \en[6][1]_i_2__5_n_0\
    );
\en[7][0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \en__2\(0),
      I1 => \en__2\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => \p_14_out__0\,
      O => \en[7][0]_i_1__5_n_0\
    );
\en[7][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => p_0_in,
      O => \en[7][1]_i_1__5_n_0\
    );
\en[7][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \p_14_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__5_n_0\
    );
\en[7][1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_14_out__0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__5_n_0\,
      D => \p_1_in__0\,
      Q => \en_reg[0]_0\(0),
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1__1_n_0\,
      D => \en[1][0]_i_1__5_n_0\,
      Q => \en_reg[1]_3\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][1]_i_1__1_n_0\,
      D => \en[1][1]_i_2__4_n_0\,
      Q => \en_reg[1]_3\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1__1_n_0\,
      D => \en[2][0]_i_1__5_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][1]_i_1__1_n_0\,
      D => \en[2][1]_i_2__4_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1__1_n_0\,
      D => \en[3][0]_i_1__5_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][1]_i_1__1_n_0\,
      D => \en[3][1]_i_2__1_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__5_n_0\,
      D => \en[4][0]_i_1__5_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][1]_i_1__5_n_0\,
      D => \en[4][1]_i_2__5_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__5_n_0\,
      D => \en[5][0]_i_1__5_n_0\,
      Q => \en_reg[5]_2\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][1]_i_1__5_n_0\,
      D => \en[5][1]_i_2__1_n_0\,
      Q => \en_reg[5]_2\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__5_n_0\,
      D => \en[6][0]_i_1__5_n_0\,
      Q => \en_reg[6]_1\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][1]_i_1__5_n_0\,
      D => \en[6][1]_i_2__5_n_0\,
      Q => \en_reg[6]_1\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__5_n_0\,
      D => \en[7][0]_i_1__5_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][1]_i_1__5_n_0\,
      D => \en[7][1]_i_2__5_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\gpi_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \en__2\(1),
      I1 => \en__2\(0),
      I2 => arb_state(0),
      I3 => \gpi_i_2__5_n_0\,
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__5_n_0\
    );
\gpi_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      O => \gpi_i_2__5_n_0\
    );
\gpi_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__5_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8EAAAAA"
    )
        port map (
      I0 => \^gpo\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => gpoFromGTsync_r(3),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => needService,
      O => \idx[0]_i_1__1_n_0\
    );
\idx[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => needService,
      O => \idx[1]_i_1__5_n_0\
    );
\idx[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => arb_state(4),
      I1 => arb_state(2),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => idx
    );
\idx[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \en_reg_n_0_[7][1]\,
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => needService,
      O => \idx[2]_i_2__1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[0]_i_1__1_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[1]_i_1__5_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_2__1_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\needService_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \needService_i_2__5_n_0\,
      I1 => \en_reg[0]_0\(0),
      I2 => \en_reg_n_0_[7][0]\,
      I3 => \needService_i_3__1_n_0\,
      O => \needService_i_1__5_n_0\
    );
\needService_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \en_reg[6]_1\(1),
      I1 => \en_reg[6]_1\(0),
      I2 => \en_reg[5]_2\(1),
      I3 => \en_reg[5]_2\(0),
      O => \needService_i_2__5_n_0\
    );
\needService_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[3][0]\,
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg[1]_3\(0),
      I3 => \en_reg[1]_3\(1),
      I4 => \en_reg_n_0_[2][0]\,
      O => \needService_i_3__1_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__5_n_0\,
      Q => needService,
      R => rrst
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r1,
      I1 => MSTRXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTRXRESET_r2,
      I1 => MSTRXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r1,
      I1 => RXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXPRERATECHANGE_r2,
      I1 => RXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r1,
      I1 => RXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXDATAPATHRESET_r2,
      I1 => RXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxrate_is_zero_r1,
      I1 => rxrate_is_zero_r2,
      O => p_0_out(6)
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => p_0_in,
      R => rrst
    );
\rxrate_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_counter__0\(0),
      I2 => \rxrate_state[3]_i_2__1_n_0\,
      O => \rxrate_counter[0]_i_1__1_n_0\
    );
\rxrate_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      O => \rxrate_counter[1]_i_1__1_n_0\
    );
\rxrate_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter__0\(0),
      I3 => \rxrate_counter__0\(1),
      I4 => \rxrate_counter__0\(2),
      O => \rxrate_counter[2]_i_1__1_n_0\
    );
\rxrate_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => rxrate_state(0),
      O => rxrate_counter
    );
\rxrate_counter[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter__0\(1),
      I3 => \rxrate_counter__0\(0),
      I4 => \rxrate_counter__0\(2),
      I5 => \rxrate_counter_reg_n_0_[3]\,
      O => \rxrate_counter[3]_i_2__1_n_0\
    );
\rxrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[0]_i_1__1_n_0\,
      Q => \rxrate_counter__0\(0),
      R => rrst
    );
\rxrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[1]_i_1__1_n_0\,
      Q => \rxrate_counter__0\(1),
      R => rrst
    );
\rxrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[2]_i_1__1_n_0\,
      Q => \rxrate_counter__0\(2),
      R => rrst
    );
\rxrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => rxrate_counter,
      D => \rxrate_counter[3]_i_2__1_n_0\,
      Q => \rxrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\rxrate_is_zero_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => rxrate_state(2),
      I1 => rxrate_state(0),
      I2 => \rxrate_state_reg_n_0_[3]\,
      I3 => rxrate_state(1),
      I4 => \rxrate_is_zero__0\,
      O => \rxrate_is_zero_i_1__1_n_0\
    );
rxrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero__0\,
      Q => rxrate_is_zero_r1,
      R => rrst
    );
rxrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => rxrate_is_zero_r1,
      Q => rxrate_is_zero_r2,
      R => rrst
    );
rxrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_is_zero_i_1__1_n_0\,
      Q => \rxrate_is_zero__0\,
      R => rrst
    );
\rxrate_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \rxrate_state_reg_n_0_[3]\,
      I1 => rxrate_state(1),
      I2 => rxrate_state(2),
      I3 => \rxrate_state[1]_i_2__1_n_0\,
      I4 => rxrate_state(0),
      O => \p_0_in__0\(0)
    );
\rxrate_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \rxrate_state[1]_i_2__1_n_0\,
      I1 => rxrate_state(0),
      I2 => \rxrate_state[3]_i_2__1_n_0\,
      I3 => rxrate_state(2),
      I4 => rxrate_state(1),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\rxrate_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r1(7),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r1(6),
      I3 => RXRATE_r2(6),
      I4 => \rxrate_state[1]_i_3__1_n_0\,
      I5 => \rxrate_state[1]_i_4__1_n_0\,
      O => \rxrate_state[1]_i_2__1_n_0\
    );
\rxrate_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(3),
      I1 => RXRATE_r1(3),
      I2 => RXRATE_r1(5),
      I3 => RXRATE_r2(5),
      I4 => RXRATE_r1(4),
      I5 => RXRATE_r2(4),
      O => \rxrate_state[1]_i_3__1_n_0\
    );
\rxrate_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r1(0),
      I2 => RXRATE_r1(2),
      I3 => RXRATE_r2(2),
      I4 => RXRATE_r1(1),
      I5 => RXRATE_r2(1),
      O => \rxrate_state[1]_i_4__1_n_0\
    );
\rxrate_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \rxrate_state[3]_i_2__1_n_0\,
      I1 => \rxrate_counter_reg_n_0_[3]\,
      I2 => rxrate_state(2),
      I3 => rxrate_state(1),
      I4 => rxrate_state(0),
      I5 => \rxrate_state_reg_n_0_[3]\,
      O => \rxrate_state[2]_i_1__1_n_0\
    );
\rxrate_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => rxrate_state(1),
      I1 => \rxrate_state[3]_i_2__1_n_0\,
      I2 => \rxrate_counter_reg_n_0_[3]\,
      I3 => rxrate_state(2),
      I4 => \rxrate_state_reg_n_0_[3]\,
      I5 => rxrate_state(0),
      O => \p_0_in__0\(3)
    );
\rxrate_state[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => RXRATE_r2(0),
      I1 => RXRATE_r2(1),
      I2 => RXRATE_r2(2),
      I3 => RXRATE_r2(3),
      I4 => \rxrate_state[3]_i_3__1_n_0\,
      O => \rxrate_state[3]_i_2__1_n_0\
    );
\rxrate_state[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => RXRATE_r2(6),
      I1 => RXRATE_r2(7),
      I2 => RXRATE_r2(5),
      I3 => RXRATE_r2(4),
      O => \rxrate_state[3]_i_3__1_n_0\
    );
\rxrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => rxrate_state(0),
      S => rrst
    );
\rxrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => rxrate_state(1),
      R => rrst
    );
\rxrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \rxrate_state[2]_i_1__1_n_0\,
      Q => rxrate_state(2),
      R => rrst
    );
\rxrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \rxrate_state_reg_n_0_[3]\,
      R => rrst
    );
\synch_vec_rxrate[0].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__180\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(0),
      src_rst => ch2_rxrate(0)
    );
\synch_vec_rxrate[1].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__181\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(1),
      src_rst => ch2_rxrate(1)
    );
\synch_vec_rxrate[2].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__182\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(2),
      src_rst => ch2_rxrate(2)
    );
\synch_vec_rxrate[3].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__183\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(3),
      src_rst => ch2_rxrate(3)
    );
\synch_vec_rxrate[4].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__184\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(4),
      src_rst => ch2_rxrate(4)
    );
\synch_vec_rxrate[5].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__185\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(5),
      src_rst => ch2_rxrate(5)
    );
\synch_vec_rxrate[6].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__186\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(6),
      src_rst => ch2_rxrate(6)
    );
\synch_vec_rxrate[7].RXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__187\
     port map (
      dest_clk => apb3clk,
      dest_rst => RXRATE_sync(7),
      src_rst => ch2_rxrate(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    ch3_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch3_txmstreset : in STD_LOGIC;
    ch3_txmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function is
  signal \Command[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[0][0]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__6_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__6_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__2_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_fret_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__1_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \idx_reg[0]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__1_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__2_n_0\ : STD_LOGIC;
  signal \needService_i_2__2_n_0\ : STD_LOGIC;
  signal \needService_i_3__6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal \txrate_is_zero_i_1__2_n_0\ : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Command[1]_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Command[2]_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Command[3]_i_2__2\ : label is "soft_lutpair171";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \arb_state[1]_i_7__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair163";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \counter[2]_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \counter[3]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \counter[5]_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \counter[6]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \counter[7]_i_2__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \counter[7]_i_3__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \en[10][0]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \en[10][0]_i_2__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \en[10][0]_i_3__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \en[1][0]_i_2__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \en[2][0]_i_2__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \en[3][0]_i_3__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \en[4][0]_i_2__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \en[5][0]_i_2__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \en[5][0]_i_3__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \en[6][0]_i_2__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \en[8][0]_i_2__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \en[8][0]_i_3__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \en[9][0]_i_2__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \en[9][0]_i_3__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gpi_i_2__2\ : label is "soft_lutpair163";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \idx[1]_fret_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \idx[1]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \idx[2]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \idx[3]_i_3__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \idx[3]_i_5__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair175";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1__2\ : label is "soft_lutpair162";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1__2\ : label is "soft_lutpair161";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__2_n_0\
    );
\Command[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__2_n_0\
    );
\Command[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1__2_n_0\
    );
\Command[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(4),
      I3 => \idx[3]_i_3__2_n_0\,
      O => \Command[3]_i_1__2_n_0\
    );
\Command[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2__2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__2_n_0\,
      D => \Command[3]_i_2__2_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__157\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => ch3_txmstreset
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__158\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => ch3_txmstdatapathreset
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__159\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__11\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(0)
    );
\arb_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => arb_state(1),
      I1 => gpoFromGTsync_r(3),
      I2 => \arb_state[1]_i_2__1_n_0\,
      I3 => \arb_state_inferred__3/i__n_0\,
      I4 => arb_state(0),
      O => \p_0_in__2\(1)
    );
\arb_state[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[1]_i_2__1_n_0\
    );
\arb_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg[1]_fret__1_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg[0]_fret_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\arb_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \arb_state[1]_i_5__1_n_0\,
      I1 => \arb_state[1]_i_6__1_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \arb_state[1]_i_7__1_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \en_reg_n_0_[10][0]\,
      O => \en__3\(0)
    );
\arb_state[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[1]_2\(0),
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[2][0]\,
      O => \arb_state[1]_i_5__1_n_0\
    );
\arb_state[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[6]_0\(0),
      O => \arb_state[1]_i_6__1_n_0\
    );
\arb_state[1]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[1]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_7__1_n_0\
    );
\arb_state[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__2\(2)
    );
\arb_state[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__2_n_0\,
      O => \p_0_in__2\(3)
    );
\arb_state[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => arb_state(2),
      I2 => \arb_state[1]_i_2__1_n_0\,
      I3 => arb_state(0),
      O => \arb_state[3]_i_2__2_n_0\
    );
\arb_state[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__2_n_0\
    );
\counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1__2_n_0\
    );
\counter[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1__2_n_0\
    );
\counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1__2_n_0\
    );
\counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1__2_n_0\
    );
\counter[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3__2_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1__2_n_0\
    );
\counter[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__2_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__2_n_0\
    );
\counter[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(4),
      I2 => arb_state(0),
      I3 => arb_state(2),
      I4 => arb_state(3),
      O => counter
    );
\counter[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__2_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2__2_n_0\
    );
\counter[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__2_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__2_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      O => \en[0][0]_i_1__2_n_0\
    );
\en[0][0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      O => \en[0][0]_i_2__6_n_0\
    );
\en[0][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__2_n_0\
    );
\en[10][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      O => \en[10][0]_i_1__1_n_0\
    );
\en[10][0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      O => \p_1_in__0\
    );
\en[10][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_i_3__1_n_0\
    );
\en[10][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => p_0_in,
      O => \en[10][1]_i_1__2_n_0\
    );
\en[10][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \p_20_out__0\,
      I5 => \idx[3]_i_4__2_n_0\,
      O => \en[10][1]_i_2__2_n_0\
    );
\en[10][1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_20_out__0\
    );
\en[1][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1__2_n_0\
    );
\en[1][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[9][0]_i_3__2_n_0\,
      O => \en[1][0]_i_2__2_n_0\
    );
\en[1][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[9][0]_i_3__2_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(1),
      I4 => \en[1][1]_i_2__1_n_0\,
      O => \en[1][1]_i_1__6_n_0\
    );
\en[1][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__2_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__1_n_0\
    );
\en[2][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1__2_n_0\
    );
\en[2][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[10][0]_i_3__1_n_0\,
      O => \en[2][0]_i_2__2_n_0\
    );
\en[2][1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[10][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__2_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][1]\,
      I4 => \en[2][1]_i_2__1_n_0\,
      O => \en[2][1]_i_1__6_n_0\
    );
\en[2][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__1_n_0\
    );
\en[3][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => request(3),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en[3][0]_i_3__2_n_0\,
      O => \en[3][0]_i_1__2_n_0\
    );
\en[3][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[0]\,
      O => \en[3][0]_i_2__2_n_0\
    );
\en[3][0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      O => \en[3][0]_i_3__2_n_0\
    );
\en[3][1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F700F700"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \en[3][0]_i_3__2_n_0\,
      I3 => \en_reg_n_0_[3][1]\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => request(3),
      O => \en[3][1]_i_1__6_n_0\
    );
\en[4][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3__2_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1__2_n_0\
    );
\en[4][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[8][0]_i_3__2_n_0\,
      O => \en[4][0]_i_2__2_n_0\
    );
\en[4][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__2_n_0\,
      O => \en[4][1]_i_1__2_n_0\
    );
\en[4][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[8][0]_i_3__2_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__2_n_0\
    );
\en[5][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \p_20_out__0\,
      I2 => \en[5][0]_i_3__2_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1__2_n_0\
    );
\en[5][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[9][0]_i_3__2_n_0\,
      O => \en[5][0]_i_2__2_n_0\
    );
\en[5][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3__2_n_0\
    );
\en[5][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__2_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__6_n_0\,
      O => \en[5][1]_i_1__2_n_0\
    );
\en[5][1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[5][0]_i_3__2_n_0\,
      I5 => \p_20_out__0\,
      O => \en[5][1]_i_2__6_n_0\
    );
\en[6][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_i_3__1_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1__2_n_0\
    );
\en[6][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[10][0]_i_3__1_n_0\,
      O => \en[6][0]_i_2__2_n_0\
    );
\en[6][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__2_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__2_n_0\,
      O => \en[6][1]_i_1__2_n_0\
    );
\en[6][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__2_n_0\
    );
\en[7][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \p_20_out__0\,
      I5 => request(7),
      O => \en[7][0]_i_1__2_n_0\
    );
\en[7][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_20_out__0\,
      O => \en[7][0]_i_2__1_n_0\
    );
\en[7][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__2_n_0\,
      O => \en[7][1]_i_1__2_n_0\
    );
\en[7][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[5][0]_i_3__2_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__2_n_0\
    );
\en[8][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1__2_n_0\
    );
\en[8][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \p_20_out__0\,
      I4 => \en[8][0]_i_3__2_n_0\,
      O => \en[8][0]_i_2__2_n_0\
    );
\en[8][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3__2_n_0\
    );
\en[8][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2__2_n_0\,
      O => \en[8][1]_i_1__2_n_0\
    );
\en[8][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[8][0]_i_3__2_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2__2_n_0\
    );
\en[9][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3__2_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1__2_n_0\
    );
\en[9][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__2_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      O => \en[9][0]_i_2__2_n_0\
    );
\en[9][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3__2_n_0\
    );
\en[9][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__2_n_0\,
      O => \en[9][1]_i_1__2_n_0\
    );
\en[9][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__2_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2__2_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__2_n_0\,
      D => \en[0][0]_i_2__6_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__2_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__2_n_0\,
      D => \en[10][0]_i_1__1_n_0\,
      Q => \en_reg_n_0_[10][0]\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__2_n_0\,
      D => \en[10][1]_i_2__2_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__2_n_0\,
      D => \en[1][0]_i_2__2_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__6_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__2_n_0\,
      D => \en[2][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__6_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__2_n_0\,
      D => \en[3][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__6_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__2_n_0\,
      D => \en[4][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__2_n_0\,
      D => \en[5][0]_i_2__2_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__2_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__2_n_0\,
      D => \en[6][0]_i_2__2_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__2_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__2_n_0\,
      D => \en[7][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1__2_n_0\,
      D => \en[8][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1__2_n_0\,
      D => \en[9][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1__2_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
\gpi_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[1]_i_2__1_n_0\,
      I1 => \idx[3]_i_3__2_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__2_n_0\
    );
\gpi_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      I3 => arb_state(1),
      I4 => arb_state(0),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__2_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0D0F0F0"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_fret_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1__2_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__2_n_0\,
      I3 => \idx[1]_fret_i_1__2_n_0\,
      I4 => \en[8][1]_i_1__2_n_0\,
      I5 => \idx[0]_i_1__6_n_0\,
      O => \idx[0]_fret_i_1__2_n_0\
    );
\idx[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4__2_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1__6_n_0\
    );
\idx[1]_fret__0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[1][1]_i_1__6_n_0\,
      I1 => \en[3][1]_i_1__6_n_0\,
      I2 => \en[0][1]_i_1__2_n_0\,
      I3 => \idx[1]_i_1__2_n_0\,
      I4 => \idx[0]_i_1__6_n_0\,
      I5 => \en[2][1]_i_1__6_n_0\,
      O => \idx[1]_fret__0_i_1__2_n_0\
    );
\idx[1]_fret__1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[5][1]_i_1__2_n_0\,
      I1 => \en[7][1]_i_1__2_n_0\,
      I2 => \en[4][1]_i_1__2_n_0\,
      I3 => \idx[1]_i_1__2_n_0\,
      I4 => \idx[0]_i_1__6_n_0\,
      I5 => \en[6][1]_i_1__2_n_0\,
      O => \idx[1]_fret__1_i_1__2_n_0\
    );
\idx[1]_fret_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2__2_n_0\,
      I1 => \idx[2]_i_1__2_n_0\,
      I2 => \idx[3]_i_2__2_n_0\,
      I3 => idx,
      I4 => \idx_reg[1]_fret_n_0\,
      O => \idx[1]_fret_i_1__2_n_0\
    );
\idx[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2__2_n_0\,
      O => \idx[1]_i_1__2_n_0\
    );
\idx[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4__2_n_0\,
      I1 => \en[9][0]_i_3__2_n_0\,
      I2 => \en[10][0]_i_3__1_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2__2_n_0\
    );
\idx[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \idx[3]_i_4__2_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      O => \idx[2]_i_1__2_n_0\
    );
\idx[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3__2_n_0\,
      O => idx
    );
\idx[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \idx[3]_i_4__2_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2__2_n_0\
    );
\idx[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3__2_n_0\
    );
\idx[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg_n_0_[10][0]\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4__2_n_0\
    );
\idx[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      O => \idx1__1\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__6_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[0]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_fret_i_1__2_n_0\,
      Q => \idx_reg[0]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__2_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__2_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__2_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__1\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__1_i_1__2_n_0\,
      Q => \idx_reg[1]_fret__1_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1__2_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2__2_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
\needService_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \en_reg_n_0_[10][0]\,
      I2 => \en_reg[1]_2\(1),
      I3 => \en_reg[1]_2\(0),
      I4 => \needService_i_2__2_n_0\,
      I5 => \needService_i_3__6_n_0\,
      O => \needService_i_1__2_n_0\
    );
\needService_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => \needService_i_2__2_n_0\
    );
\needService_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \needService_i_3__6_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__2_n_0\,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => p_0_in,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__153\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => ch3_txprbssel(0)
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__154\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => ch3_txprbssel(1)
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__155\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => ch3_txprbssel(2)
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__156\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => ch3_txprbssel(3)
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__145\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => ch3_txrate(0)
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__146\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => ch3_txrate(1)
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__147\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => ch3_txrate(2)
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__148\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => ch3_txrate(3)
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__149\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => ch3_txrate(4)
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__150\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => ch3_txrate(5)
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__151\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => ch3_txrate(6)
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__152\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => ch3_txrate(7)
    );
\txprbs_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3__2_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1__2_n_0\
    );
\txprbs_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3__2_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1__2_n_0\
    );
\txprbs_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3__2_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1__2_n_0\
    );
\txprbs_counter[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3__2_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2__2_n_0\
    );
\txprbs_counter[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4__2_n_0\,
      O => \txprbs_counter[3]_i_3__2_n_0\
    );
\txprbs_counter[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4__2_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1__2_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1__2_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1__2_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2__2_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(0)
    );
\txprbs_state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1__2_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__2_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2__2_n_0\,
      O => \txrate_counter[0]_i_1__2_n_0\
    );
\txrate_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1__2_n_0\
    );
\txrate_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1__2_n_0\
    );
\txrate_counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2__2_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1__2_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1__2_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1__2_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2__2_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\txrate_is_zero_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => \txrate_is_zero_i_1__2_n_0\
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero_i_1__2_n_0\,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2__2_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__1\(0)
    );
\txrate_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2__2_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2__2_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__1\(1)
    );
\txrate_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3__2_n_0\,
      I5 => \txrate_state[1]_i_4__2_n_0\,
      O => \txrate_state[1]_i_2__2_n_0\
    );
\txrate_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3__2_n_0\
    );
\txrate_state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4__2_n_0\
    );
\txrate_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2__2_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1__2_n_0\
    );
\txrate_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2__2_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__1\(3)
    );
\txrate_state[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3__2_n_0\,
      O => \txrate_state[3]_i_2__2_n_0\
    );
\txrate_state[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3__2_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1__2_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    ch0_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch0_txmstreset : in STD_LOGIC;
    ch0_txmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__1\ : entity is "system_gt_quad_base_0_0_tx_function";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__1\ is
  signal \Command[0]_i_1_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[0][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal gpi_i_1_n_0 : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_fret_i_1_n_0\ : STD_LOGIC;
  signal \idx[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__1_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4_n_0\ : STD_LOGIC;
  signal \idx_reg[0]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__1_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal needService_i_1_n_0 : STD_LOGIC;
  signal needService_i_2_n_0 : STD_LOGIC;
  signal \needService_i_3__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal txrate_is_zero_i_1_n_0 : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Command[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Command[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Command[3]_i_2\ : label is "soft_lutpair58";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \arb_state[1]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair50";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \counter[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \counter[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \counter[7]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \counter[7]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[10][0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \en[10][0]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \en[10][0]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \en[1][0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \en[2][0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \en[3][0]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \en[4][0]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \en[5][0]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[5][0]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \en[6][0]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \en[8][0]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \en[8][0]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \en[9][0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \en[9][0]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of gpi_i_2 : label is "soft_lutpair50";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \idx[1]_fret_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \idx[3]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \idx[3]_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair62";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1\ : label is "soft_lutpair49";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1_n_0\
    );
\Command[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1_n_0\
    );
\Command[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1_n_0\
    );
\Command[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(4),
      I3 => \idx[3]_i_3_n_0\,
      O => \Command[3]_i_1_n_0\
    );
\Command[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[0]_i_1_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[1]_i_1_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[2]_i_1_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1_n_0\,
      D => \Command[3]_i_2_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__112\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => ch0_txmstreset
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__113\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => ch0_txmstdatapathreset
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__114\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__8\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => arb_state(1),
      I1 => gpoFromGTsync_r(3),
      I2 => \arb_state[1]_i_2_n_0\,
      I3 => \arb_state_inferred__3/i__n_0\,
      I4 => arb_state(0),
      O => \p_0_in__2\(1)
    );
\arb_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[1]_i_2_n_0\
    );
\arb_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg[1]_fret__1_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg[0]_fret_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\arb_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \arb_state[1]_i_5_n_0\,
      I1 => \arb_state[1]_i_6_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \arb_state[1]_i_7_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \en_reg_n_0_[10][0]\,
      O => \en__3\(0)
    );
\arb_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[1]_2\(0),
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[2][0]\,
      O => \arb_state[1]_i_5_n_0\
    );
\arb_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[6]_0\(0),
      O => \arb_state[1]_i_6_n_0\
    );
\arb_state[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[1]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_7_n_0\
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__2\(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2_n_0\,
      O => \p_0_in__2\(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => arb_state(2),
      I2 => \arb_state[1]_i_2_n_0\,
      I3 => arb_state(0),
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(4),
      I2 => arb_state(0),
      I3 => arb_state(2),
      I4 => arb_state(3),
      O => counter
    );
\counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2_n_0\
    );
\counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      O => \en[0][0]_i_1_n_0\
    );
\en[0][0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      O => \en[0][0]_i_2__3_n_0\
    );
\en[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1_n_0\
    );
\en[10][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      O => \en[10][0]_i_1_n_0\
    );
\en[10][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      O => \p_1_in__0\
    );
\en[10][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_i_3_n_0\
    );
\en[10][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => p_0_in,
      O => \en[10][1]_i_1_n_0\
    );
\en[10][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \p_20_out__0\,
      I5 => \idx[3]_i_4_n_0\,
      O => \en[10][1]_i_2_n_0\
    );
\en[10][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_20_out__0\
    );
\en[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1_n_0\
    );
\en[1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[9][0]_i_3_n_0\,
      O => \en[1][0]_i_2_n_0\
    );
\en[1][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[9][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(1),
      I4 => \en[1][1]_i_2_n_0\,
      O => \en[1][1]_i_1__3_n_0\
    );
\en[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2_n_0\
    );
\en[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1_n_0\
    );
\en[2][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[10][0]_i_3_n_0\,
      O => \en[2][0]_i_2_n_0\
    );
\en[2][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[10][0]_i_3_n_0\,
      I1 => \en[3][0]_i_3_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][1]\,
      I4 => \en[2][1]_i_2_n_0\,
      O => \en[2][1]_i_1__3_n_0\
    );
\en[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2_n_0\
    );
\en[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => request(3),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en[3][0]_i_3_n_0\,
      O => \en[3][0]_i_1_n_0\
    );
\en[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[0]\,
      O => \en[3][0]_i_2_n_0\
    );
\en[3][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      O => \en[3][0]_i_3_n_0\
    );
\en[3][1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F700F700"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \en[3][0]_i_3_n_0\,
      I3 => \en_reg_n_0_[3][1]\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => request(3),
      O => \en[3][1]_i_1__3_n_0\
    );
\en[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1_n_0\
    );
\en[4][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[8][0]_i_3_n_0\,
      O => \en[4][0]_i_2_n_0\
    );
\en[4][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2_n_0\,
      O => \en[4][1]_i_1_n_0\
    );
\en[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[8][0]_i_3_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2_n_0\
    );
\en[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \p_20_out__0\,
      I2 => \en[5][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1_n_0\
    );
\en[5][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[9][0]_i_3_n_0\,
      O => \en[5][0]_i_2_n_0\
    );
\en[5][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3_n_0\
    );
\en[5][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__3_n_0\,
      O => \en[5][1]_i_1_n_0\
    );
\en[5][1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[5][0]_i_3_n_0\,
      I5 => \p_20_out__0\,
      O => \en[5][1]_i_2__3_n_0\
    );
\en[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_i_3_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1_n_0\
    );
\en[6][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[10][0]_i_3_n_0\,
      O => \en[6][0]_i_2_n_0\
    );
\en[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2_n_0\,
      O => \en[6][1]_i_1_n_0\
    );
\en[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2_n_0\
    );
\en[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \p_20_out__0\,
      I5 => request(7),
      O => \en[7][0]_i_1_n_0\
    );
\en[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_20_out__0\,
      O => \en[7][0]_i_2_n_0\
    );
\en[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2_n_0\,
      O => \en[7][1]_i_1_n_0\
    );
\en[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[5][0]_i_3_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2_n_0\
    );
\en[8][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1_n_0\
    );
\en[8][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \p_20_out__0\,
      I4 => \en[8][0]_i_3_n_0\,
      O => \en[8][0]_i_2_n_0\
    );
\en[8][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3_n_0\
    );
\en[8][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2_n_0\,
      O => \en[8][1]_i_1_n_0\
    );
\en[8][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[8][0]_i_3_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2_n_0\
    );
\en[9][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1_n_0\
    );
\en[9][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      O => \en[9][0]_i_2_n_0\
    );
\en[9][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3_n_0\
    );
\en[9][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2_n_0\,
      O => \en[9][1]_i_1_n_0\
    );
\en[9][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1_n_0\,
      D => \en[0][0]_i_2__3_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1_n_0\,
      D => \en[10][0]_i_1_n_0\,
      Q => \en_reg_n_0_[10][0]\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1_n_0\,
      D => \en[10][1]_i_2_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1_n_0\,
      D => \en[1][0]_i_2_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__3_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1_n_0\,
      D => \en[2][0]_i_2_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__3_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1_n_0\,
      D => \en[3][0]_i_2_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__3_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1_n_0\,
      D => \en[4][0]_i_2_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1_n_0\,
      D => \en[5][0]_i_2_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1_n_0\,
      D => \en[6][0]_i_2_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1_n_0\,
      D => \en[7][0]_i_2_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1_n_0\,
      D => \en[8][0]_i_2_n_0\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1_n_0\,
      D => \en[9][0]_i_2_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
gpi_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[1]_i_2_n_0\,
      I1 => \idx[3]_i_3_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => gpi_i_1_n_0
    );
gpi_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      I3 => arb_state(1),
      I4 => arb_state(0),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpi_i_1_n_0,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
gpo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0D0F0F0"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_fret_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2_n_0\,
      I3 => \idx[1]_fret_i_1_n_0\,
      I4 => \en[8][1]_i_1_n_0\,
      I5 => \idx[0]_i_1__3_n_0\,
      O => \idx[0]_fret_i_1_n_0\
    );
\idx[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1__3_n_0\
    );
\idx[1]_fret__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[1][1]_i_1__3_n_0\,
      I1 => \en[3][1]_i_1__3_n_0\,
      I2 => \en[0][1]_i_1_n_0\,
      I3 => \idx[1]_i_1_n_0\,
      I4 => \idx[0]_i_1__3_n_0\,
      I5 => \en[2][1]_i_1__3_n_0\,
      O => \idx[1]_fret__0_i_1_n_0\
    );
\idx[1]_fret__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[5][1]_i_1_n_0\,
      I1 => \en[7][1]_i_1_n_0\,
      I2 => \en[4][1]_i_1_n_0\,
      I3 => \idx[1]_i_1_n_0\,
      I4 => \idx[0]_i_1__3_n_0\,
      I5 => \en[6][1]_i_1_n_0\,
      O => \idx[1]_fret__1_i_1_n_0\
    );
\idx[1]_fret_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2_n_0\,
      I1 => \idx[2]_i_1_n_0\,
      I2 => \idx[3]_i_2_n_0\,
      I3 => idx,
      I4 => \idx_reg[1]_fret_n_0\,
      O => \idx[1]_fret_i_1_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2_n_0\,
      O => \idx[1]_i_1_n_0\
    );
\idx[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4_n_0\,
      I1 => \en[9][0]_i_3_n_0\,
      I2 => \en[10][0]_i_3_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2_n_0\
    );
\idx[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \idx[3]_i_4_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      O => \idx[2]_i_1_n_0\
    );
\idx[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3_n_0\,
      O => idx
    );
\idx[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \idx[3]_i_4_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2_n_0\
    );
\idx[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3_n_0\
    );
\idx[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg_n_0_[10][0]\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4_n_0\
    );
\idx[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      O => \idx1__1\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__3_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[0]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_fret_i_1_n_0\,
      Q => \idx_reg[0]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__1\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__1_i_1_n_0\,
      Q => \idx_reg[1]_fret__1_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
needService_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \en_reg_n_0_[10][0]\,
      I2 => \en_reg[1]_2\(1),
      I3 => \en_reg[1]_2\(0),
      I4 => needService_i_2_n_0,
      I5 => \needService_i_3__3_n_0\,
      O => needService_i_1_n_0
    );
needService_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => needService_i_2_n_0
    );
\needService_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \needService_i_3__3_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => needService_i_1_n_0,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => p_0_in,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__108\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => ch0_txprbssel(0)
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__109\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => ch0_txprbssel(1)
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__110\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => ch0_txprbssel(2)
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__111\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => ch0_txprbssel(3)
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__100\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => ch0_txrate(0)
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__101\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => ch0_txrate(1)
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__102\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => ch0_txrate(2)
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__103\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => ch0_txrate(3)
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__104\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => ch0_txrate(4)
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__105\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => ch0_txrate(5)
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__106\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => ch0_txrate(6)
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__107\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => ch0_txrate(7)
    );
\txprbs_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1_n_0\
    );
\txprbs_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1_n_0\
    );
\txprbs_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1_n_0\
    );
\txprbs_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2_n_0\
    );
\txprbs_counter[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4_n_0\,
      O => \txprbs_counter[3]_i_3_n_0\
    );
\txprbs_counter[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(0)
    );
\txprbs_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2_n_0\,
      O => \txrate_counter[0]_i_1_n_0\
    );
\txrate_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1_n_0\
    );
\txrate_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1_n_0\
    );
\txrate_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
txrate_is_zero_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => txrate_is_zero_i_1_n_0
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_i_1_n_0,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__1\(0)
    );
\txrate_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__1\(1)
    );
\txrate_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3_n_0\,
      I5 => \txrate_state[1]_i_4_n_0\,
      O => \txrate_state[1]_i_2_n_0\
    );
\txrate_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3_n_0\
    );
\txrate_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4_n_0\
    );
\txrate_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1_n_0\
    );
\txrate_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__1\(3)
    );
\txrate_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3_n_0\,
      O => \txrate_state[3]_i_2_n_0\
    );
\txrate_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    ch1_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_txmstreset : in STD_LOGIC;
    ch1_txmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__2\ : entity is "system_gt_quad_base_0_0_tx_function";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__2\ is
  signal \Command[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \arb_state[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[0][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[10][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__0_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_fret_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__1_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \idx_reg[0]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__1_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__0_n_0\ : STD_LOGIC;
  signal \needService_i_2__0_n_0\ : STD_LOGIC;
  signal \needService_i_3__4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal \txrate_is_zero_i_1__0_n_0\ : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Command[1]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Command[2]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Command[3]_i_2__0\ : label is "soft_lutpair97";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[1]_i_2__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \arb_state[1]_i_7__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair89";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \counter[2]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \counter[3]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \counter[5]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \counter[6]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \counter[7]_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \counter[7]_i_3__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \en[0][0]_i_2__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \en[10][0]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \en[10][0]_i_2__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \en[10][0]_i_3__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \en[1][0]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \en[2][0]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \en[3][0]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \en[4][0]_i_2__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \en[5][0]_i_2__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \en[5][0]_i_3__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \en[6][0]_i_2__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \en[8][0]_i_2__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \en[8][0]_i_3__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \en[9][0]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \en[9][0]_i_3__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gpi_i_2__0\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \idx[1]_fret_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \idx[1]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \idx[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \idx[3]_i_3__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \idx[3]_i_5__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair101";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1__0\ : label is "soft_lutpair88";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1__0\ : label is "soft_lutpair87";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__0_n_0\
    );
\Command[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__0_n_0\
    );
\Command[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1__0_n_0\
    );
\Command[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(4),
      I3 => \idx[3]_i_3__0_n_0\,
      O => \Command[3]_i_1__0_n_0\
    );
\Command[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2__0_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__0_n_0\,
      D => \Command[3]_i_2__0_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__127\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => ch1_txmstreset
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__128\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => ch1_txmstdatapathreset
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__129\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__9\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(0)
    );
\arb_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2002200"
    )
        port map (
      I0 => arb_state(1),
      I1 => gpoFromGTsync_r(3),
      I2 => \arb_state[1]_i_2__0_n_0\,
      I3 => \arb_state_inferred__3/i__n_0\,
      I4 => arb_state(0),
      O => \p_0_in__2\(1)
    );
\arb_state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[1]_i_2__0_n_0\
    );
\arb_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret__0_n_0\,
      I1 => \idx_reg[1]_fret__1_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg[0]_fret_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\arb_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \arb_state[1]_i_5__0_n_0\,
      I1 => \arb_state[1]_i_6__0_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \arb_state[1]_i_7__0_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \en_reg_n_0_[10][0]\,
      O => \en__3\(0)
    );
\arb_state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[1]_2\(0),
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg_n_0_[2][0]\,
      O => \arb_state[1]_i_5__0_n_0\
    );
\arb_state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg_n_0_[7][0]\,
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[6]_0\(0),
      O => \arb_state[1]_i_6__0_n_0\
    );
\arb_state[1]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[1]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \arb_state[1]_i_7__0_n_0\
    );
\arb_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__2\(2)
    );
\arb_state[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \arb_state[3]_i_2__0_n_0\,
      O => \p_0_in__2\(3)
    );
\arb_state[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => arb_state(2),
      I2 => \arb_state[1]_i_2__0_n_0\,
      I3 => arb_state(0),
      O => \arb_state[3]_i_2__0_n_0\
    );
\arb_state[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__0_n_0\
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1__0_n_0\
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1__0_n_0\
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1__0_n_0\
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1__0_n_0\
    );
\counter[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3__0_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1__0_n_0\
    );
\counter[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__0_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__0_n_0\
    );
\counter[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(4),
      I2 => arb_state(0),
      I3 => arb_state(2),
      I4 => arb_state(3),
      O => counter
    );
\counter[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__0_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2__0_n_0\
    );
\counter[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__0_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__0_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      O => \en[0][0]_i_1__0_n_0\
    );
\en[0][0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      O => \en[0][0]_i_2__4_n_0\
    );
\en[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__0_n_0\
    );
\en[10][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      O => \en[10][0]_i_1__0_n_0\
    );
\en[10][0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      O => \p_1_in__0\
    );
\en[10][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_i_3__0_n_0\
    );
\en[10][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => p_0_in,
      O => \en[10][1]_i_1__0_n_0\
    );
\en[10][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \p_20_out__0\,
      I5 => \idx[3]_i_4__0_n_0\,
      O => \en[10][1]_i_2__0_n_0\
    );
\en[10][1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_20_out__0\
    );
\en[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1__0_n_0\
    );
\en[1][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[9][0]_i_3__0_n_0\,
      O => \en[1][0]_i_2__0_n_0\
    );
\en[1][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[9][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(1),
      I4 => \en[1][1]_i_2__0_n_0\,
      O => \en[1][1]_i_1__4_n_0\
    );
\en[1][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg[1]_2\(0),
      I5 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_2__0_n_0\
    );
\en[2][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1__0_n_0\
    );
\en[2][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[10][0]_i_3__0_n_0\,
      O => \en[2][0]_i_2__0_n_0\
    );
\en[2][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF10E00"
    )
        port map (
      I0 => \en[10][0]_i_3__0_n_0\,
      I1 => \en[3][0]_i_3__0_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][1]\,
      I4 => \en[2][1]_i_2__0_n_0\,
      O => \en[2][1]_i_1__4_n_0\
    );
\en[2][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[2][0]\,
      I5 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_2__0_n_0\
    );
\en[3][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => request(3),
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \en[3][0]_i_3__0_n_0\,
      O => \en[3][0]_i_1__0_n_0\
    );
\en[3][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[0]\,
      O => \en[3][0]_i_2__0_n_0\
    );
\en[3][0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      O => \en[3][0]_i_3__0_n_0\
    );
\en[3][1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F700F700"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \en[3][0]_i_3__0_n_0\,
      I3 => \en_reg_n_0_[3][1]\,
      I4 => \en_reg_n_0_[3][0]\,
      I5 => request(3),
      O => \en[3][1]_i_1__4_n_0\
    );
\en[4][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3__0_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1__0_n_0\
    );
\en[4][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[8][0]_i_3__0_n_0\,
      O => \en[4][0]_i_2__0_n_0\
    );
\en[4][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__0_n_0\,
      O => \en[4][1]_i_1__0_n_0\
    );
\en[4][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[8][0]_i_3__0_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__0_n_0\
    );
\en[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \p_20_out__0\,
      I2 => \en[5][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1__0_n_0\
    );
\en[5][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[9][0]_i_3__0_n_0\,
      O => \en[5][0]_i_2__0_n_0\
    );
\en[5][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3__0_n_0\
    );
\en[5][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__0_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__4_n_0\,
      O => \en[5][1]_i_1__0_n_0\
    );
\en[5][1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \en[5][0]_i_3__0_n_0\,
      I5 => \p_20_out__0\,
      O => \en[5][1]_i_2__4_n_0\
    );
\en[6][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_i_3__0_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1__0_n_0\
    );
\en[6][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \p_1_in__0\,
      I4 => \en[10][0]_i_3__0_n_0\,
      O => \en[6][0]_i_2__0_n_0\
    );
\en[6][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__0_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__0_n_0\,
      O => \en[6][1]_i_1__0_n_0\
    );
\en[6][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__0_n_0\
    );
\en[7][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \p_20_out__0\,
      I5 => request(7),
      O => \en[7][0]_i_1__0_n_0\
    );
\en[7][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \p_20_out__0\,
      O => \en[7][0]_i_2__0_n_0\
    );
\en[7][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__0_n_0\,
      O => \en[7][1]_i_1__0_n_0\
    );
\en[7][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[5][0]_i_3__0_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__0_n_0\
    );
\en[8][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1__0_n_0\
    );
\en[8][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \p_20_out__0\,
      I4 => \en[8][0]_i_3__0_n_0\,
      O => \en[8][0]_i_2__0_n_0\
    );
\en[8][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3__0_n_0\
    );
\en[8][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2__0_n_0\,
      O => \en[8][1]_i_1__0_n_0\
    );
\en[8][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[8][0]_i_3__0_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2__0_n_0\
    );
\en[9][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1__0_n_0\
    );
\en[9][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      O => \en[9][0]_i_2__0_n_0\
    );
\en[9][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3__0_n_0\
    );
\en[9][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__0_n_0\,
      O => \en[9][1]_i_1__0_n_0\
    );
\en[9][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \en[9][0]_i_3__0_n_0\,
      I3 => \p_20_out__0\,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2__0_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__0_n_0\,
      D => \en[0][0]_i_2__4_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__0_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__0_n_0\,
      D => \en[10][0]_i_1__0_n_0\,
      Q => \en_reg_n_0_[10][0]\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__0_n_0\,
      D => \en[10][1]_i_2__0_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__0_n_0\,
      D => \en[1][0]_i_2__0_n_0\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__4_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__0_n_0\,
      D => \en[2][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__4_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__0_n_0\,
      D => \en[3][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__4_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__0_n_0\,
      D => \en[4][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__0_n_0\,
      D => \en[5][0]_i_2__0_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__0_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__0_n_0\,
      D => \en[6][0]_i_2__0_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__0_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__0_n_0\,
      D => \en[7][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1__0_n_0\,
      D => \en[8][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1__0_n_0\,
      D => \en[9][0]_i_2__0_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1__0_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
\gpi_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[1]_i_2__0_n_0\,
      I1 => \idx[3]_i_3__0_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__0_n_0\
    );
\gpi_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(2),
      I2 => arb_state(4),
      I3 => arb_state(1),
      I4 => arb_state(0),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__0_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0F0D0F0F0"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_fret_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1__0_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__0_n_0\,
      I3 => \idx[1]_fret_i_1__0_n_0\,
      I4 => \en[8][1]_i_1__0_n_0\,
      I5 => \idx[0]_i_1__4_n_0\,
      O => \idx[0]_fret_i_1__0_n_0\
    );
\idx[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4__0_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1__4_n_0\
    );
\idx[1]_fret__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[1][1]_i_1__4_n_0\,
      I1 => \en[3][1]_i_1__4_n_0\,
      I2 => \en[0][1]_i_1__0_n_0\,
      I3 => \idx[1]_i_1__0_n_0\,
      I4 => \idx[0]_i_1__4_n_0\,
      I5 => \en[2][1]_i_1__4_n_0\,
      O => \idx[1]_fret__0_i_1__0_n_0\
    );
\idx[1]_fret__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \en[5][1]_i_1__0_n_0\,
      I1 => \en[7][1]_i_1__0_n_0\,
      I2 => \en[4][1]_i_1__0_n_0\,
      I3 => \idx[1]_i_1__0_n_0\,
      I4 => \idx[0]_i_1__4_n_0\,
      I5 => \en[6][1]_i_1__0_n_0\,
      O => \idx[1]_fret__1_i_1__0_n_0\
    );
\idx[1]_fret_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2__0_n_0\,
      I1 => \idx[2]_i_1__0_n_0\,
      I2 => \idx[3]_i_2__0_n_0\,
      I3 => idx,
      I4 => \idx_reg[1]_fret_n_0\,
      O => \idx[1]_fret_i_1__0_n_0\
    );
\idx[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2__0_n_0\,
      O => \idx[1]_i_1__0_n_0\
    );
\idx[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4__0_n_0\,
      I1 => \en[9][0]_i_3__0_n_0\,
      I2 => \en[10][0]_i_3__0_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2__0_n_0\
    );
\idx[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \idx[3]_i_4__0_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      O => \idx[2]_i_1__0_n_0\
    );
\idx[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3__0_n_0\,
      O => idx
    );
\idx[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \idx[3]_i_4__0_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2__0_n_0\
    );
\idx[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3__0_n_0\
    );
\idx[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg_n_0_[10][0]\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4__0_n_0\
    );
\idx[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      O => \idx1__1\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__4_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[0]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_fret_i_1__0_n_0\,
      Q => \idx_reg[0]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__0_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__0_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__0_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__1\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__1_i_1__0_n_0\,
      Q => \idx_reg[1]_fret__1_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1__0_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2__0_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
\needService_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \en_reg_n_0_[10][0]\,
      I2 => \en_reg[1]_2\(1),
      I3 => \en_reg[1]_2\(0),
      I4 => \needService_i_2__0_n_0\,
      I5 => \needService_i_3__4_n_0\,
      O => \needService_i_1__0_n_0\
    );
\needService_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => \needService_i_2__0_n_0\
    );
\needService_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[4][0]\,
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \needService_i_3__4_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__0_n_0\,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => p_0_in,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__123\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => ch1_txprbssel(0)
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__124\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => ch1_txprbssel(1)
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__125\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => ch1_txprbssel(2)
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__126\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => ch1_txprbssel(3)
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__115\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => ch1_txrate(0)
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__116\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => ch1_txrate(1)
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__117\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => ch1_txrate(2)
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__118\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => ch1_txrate(3)
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__119\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => ch1_txrate(4)
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__120\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => ch1_txrate(5)
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__121\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => ch1_txrate(6)
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__122\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => ch1_txrate(7)
    );
\txprbs_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3__0_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1__0_n_0\
    );
\txprbs_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3__0_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1__0_n_0\
    );
\txprbs_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3__0_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1__0_n_0\
    );
\txprbs_counter[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3__0_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2__0_n_0\
    );
\txprbs_counter[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4__0_n_0\,
      O => \txprbs_counter[3]_i_3__0_n_0\
    );
\txprbs_counter[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4__0_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1__0_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1__0_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1__0_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2__0_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(0)
    );
\txprbs_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1__0_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__0_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2__0_n_0\,
      O => \txrate_counter[0]_i_1__0_n_0\
    );
\txrate_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1__0_n_0\
    );
\txrate_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1__0_n_0\
    );
\txrate_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2__0_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1__0_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1__0_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1__0_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2__0_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\txrate_is_zero_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => \txrate_is_zero_i_1__0_n_0\
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero_i_1__0_n_0\,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2__0_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__1\(0)
    );
\txrate_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2__0_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2__0_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__1\(1)
    );
\txrate_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3__0_n_0\,
      I5 => \txrate_state[1]_i_4__0_n_0\,
      O => \txrate_state[1]_i_2__0_n_0\
    );
\txrate_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3__0_n_0\
    );
\txrate_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4__0_n_0\
    );
\txrate_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2__0_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1__0_n_0\
    );
\txrate_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2__0_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__1\(3)
    );
\txrate_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3__0_n_0\,
      O => \txrate_state[3]_i_2__0_n_0\
    );
\txrate_state[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3__0_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1__0_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    ch2_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \^gpi\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_txmstreset : in STD_LOGIC;
    ch2_txmstdatapathreset : in STD_LOGIC;
    rrst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__3\ : entity is "system_gt_quad_base_0_0_tx_function";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__3\ is
  signal \Command[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Command[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \^gpi_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MSTTXRESET_r1 : STD_LOGIC;
  signal MSTTXRESET_r2 : STD_LOGIC;
  signal MSTTXRESET_sync : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXDATAPATHRESET_r1 : STD_LOGIC;
  signal TXDATAPATHRESET_r2 : STD_LOGIC;
  signal TXDATAPATHRESET_sync : STD_LOGIC;
  signal TXLANEDESKEW_r1 : STD_LOGIC;
  signal TXLANEDESKEW_r2 : STD_LOGIC;
  signal TXLANEDESKEW_sync : STD_LOGIC;
  signal TXPRBSSEL_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRBSSEL_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TXPRERATECHANGE_r1 : STD_LOGIC;
  signal TXPRERATECHANGE_r2 : STD_LOGIC;
  signal TXPRERATECHANGE_sync : STD_LOGIC;
  signal TXRATE_r1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TXRATE_sync : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \arb_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \arb_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \arb_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \en[0][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[0][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[10][0]_bret_i_1_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[10][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[1][0]_i_2__1_n_1\ : STD_LOGIC;
  signal \en[1][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[2][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[2][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[3][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[3][1]_i_1__5_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[4][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[4][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[5][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[5][1]_i_2__5_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[6][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[6][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[7][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[7][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[8][0]_i_2__1_n_1\ : STD_LOGIC;
  signal \en[8][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[8][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_6_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_7_n_0\ : STD_LOGIC;
  signal \en[9][0]_i_8_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \en[9][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \en__3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[0]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[10][0]_bret__0_n_0\ : STD_LOGIC;
  signal \en_reg[10][0]_bret_n_0\ : STD_LOGIC;
  signal \en_reg[1]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \en_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \en_reg_n_0_[9][1]\ : STD_LOGIC;
  signal gpi_5 : STD_LOGIC;
  signal \gpi_i_1__1_n_0\ : STD_LOGIC;
  signal \^gpo\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gpoFromGTsync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of gpoFromGTsync_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of gpoFromGTsync_r : signal is "true";
  signal gpoFromGTsync_r1 : STD_LOGIC;
  signal gpoFromGTsync_r2 : STD_LOGIC;
  signal gpo_4 : STD_LOGIC;
  signal idx : STD_LOGIC;
  signal \idx1__1\ : STD_LOGIC;
  signal \idx[0]_fret_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__0_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret__1_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_fret_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \idx[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \idx[3]_i_6_n_0\ : STD_LOGIC;
  signal \idx[3]_i_7_n_0\ : STD_LOGIC;
  signal \idx_reg[0]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__0_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret__1_n_0\ : STD_LOGIC;
  signal \idx_reg[1]_fret_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_reg_n_0_[3]\ : STD_LOGIC;
  signal needService : STD_LOGIC;
  signal \needService_i_1__1_n_0\ : STD_LOGIC;
  signal \needService_i_2__1_n_0\ : STD_LOGIC;
  signal \needService_i_3__5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_20_out__0\ : STD_LOGIC;
  signal request : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal txprbs_counter : STD_LOGIC;
  signal \txprbs_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \txprbs_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txprbs_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal txprbs_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txprbssel_en_r1 : STD_LOGIC;
  signal txprbssel_en_r10_n_0 : STD_LOGIC;
  signal txprbssel_en_r2 : STD_LOGIC;
  signal txprbssel_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txprbssel_stable[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \txprbssel_stable__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txrate_counter : STD_LOGIC;
  signal \txrate_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txrate_counter__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \txrate_is_zero__0\ : STD_LOGIC;
  signal \txrate_is_zero_i_1__1_n_0\ : STD_LOGIC;
  signal txrate_is_zero_r1 : STD_LOGIC;
  signal txrate_is_zero_r2 : STD_LOGIC;
  signal txrate_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \txrate_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \txrate_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \txrate_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txrate_state[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \txrate_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Command[0]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Command[1]_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Command[2]_i_1__1\ : label is "soft_lutpair132";
  attribute DEF_VAL : string;
  attribute DEF_VAL of MSTTXRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 3;
  attribute INIT : string;
  attribute INIT of MSTTXRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute VERSION : integer;
  attribute VERSION of MSTTXRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of MSTTXRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of MSTTXRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXDATAPATHRESET_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 3;
  attribute INIT of TXDATAPATHRESET_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute VERSION of TXDATAPATHRESET_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXDATAPATHRESET_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXDATAPATHRESET_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXLANEDESKEW_xpm_internal_sync : label is "1'b1";
  attribute DEST_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 3;
  attribute INIT of TXLANEDESKEW_xpm_internal_sync : label is "1";
  attribute INIT_SYNC_FF of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute VERSION of TXLANEDESKEW_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXLANEDESKEW_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXLANEDESKEW_xpm_internal_sync : label is "TRUE";
  attribute DEF_VAL of TXPRERATECHANGE_xpm_internal_sync : label is "1'b0";
  attribute DEST_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 3;
  attribute INIT of TXPRERATECHANGE_xpm_internal_sync : label is "0";
  attribute INIT_SYNC_FF of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute SIM_ASSERT_CHK of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute VERSION of TXPRERATECHANGE_xpm_internal_sync : label is 0;
  attribute XPM_CDC of TXPRERATECHANGE_xpm_internal_sync : label is "SYNC_RST";
  attribute XPM_MODULE of TXPRERATECHANGE_xpm_internal_sync : label is "TRUE";
  attribute SOFT_HLUTNM of \arb_state[3]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \arb_state[4]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \arb_state_inferred__3/i_\ : label is "soft_lutpair124";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute FSM_ENCODED_STATES of \arb_state_reg[4]\ : label is "ARB_START:00001,ARB_WAIT:00010,ARB_REPORT:00100,ARB_WAIT_NXT_REQ:01000,ARB_INC:10000";
  attribute SOFT_HLUTNM of \counter[1]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \counter[2]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \counter[3]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \counter[5]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \counter[6]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter[7]_i_2__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \counter[7]_i_3__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \en[10][0]_bret_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \en[3][0]_i_3__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \en[8][0]_i_3__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \en[9][0]_i_3__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \en[9][0]_i_8\ : label is "soft_lutpair125";
  attribute rciTaggedInst : string;
  attribute rciTaggedInst of \en_reg[10][0]_bret\ : label is "y";
  attribute retimedInstOriginalName : string;
  attribute retimedInstOriginalName of \en_reg[10][0]_bret\ : label is "inst/ch2_tx_function_inst/en_reg[10][0]";
  attribute rciTaggedInst of \en_reg[10][0]_bret__0\ : label is "y";
  attribute retimedInstOriginalName of \en_reg[10][0]_bret__0\ : label is "inst/ch2_tx_function_inst/en_reg[10][0]";
  attribute SOFT_HLUTNM of \gpi_i_2__1\ : label is "soft_lutpair124";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gpoFromGTsync_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gpoFromGTsync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gpoFromGTsync_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gpoFromGTsync_r_reg[3]\ : label is "NO";
  attribute SOFT_HLUTNM of \idx[0]_i_1__5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \idx[1]_fret_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \idx[1]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \idx[1]_i_2__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \idx[2]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \idx[3]_i_2__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \idx[3]_i_3__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \idx[3]_i_4__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \idx[3]_i_5__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \idx[3]_i_6\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \needService_i_2__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \request[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \request[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \request[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \request[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \request[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \request[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \request[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \request[9]_i_1\ : label is "soft_lutpair136";
  attribute DEF_VAL of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[0].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[1].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[2].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[3].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[4].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[5].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[6].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute DEF_VAL of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1'b1";
  attribute DEST_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 3;
  attribute INIT of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "1";
  attribute INIT_SYNC_FF of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute SIM_ASSERT_CHK of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute VERSION of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is 0;
  attribute XPM_CDC of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "SYNC_RST";
  attribute XPM_MODULE of \synch_vec_txrate[7].TXRATE_xpm_internal_sync\ : label is "TRUE";
  attribute SOFT_HLUTNM of \txprbs_counter[1]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \txprbs_counter[2]_i_1__1\ : label is "soft_lutpair122";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[0]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute FSM_ENCODED_STATES of \txprbs_state_reg[1]\ : label is "TXPRBS_START:01,TXPRBS_STATE1:10";
  attribute SOFT_HLUTNM of \txrate_counter[1]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \txrate_counter[2]_i_1__1\ : label is "soft_lutpair121";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[0]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[1]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[2]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
  attribute FSM_ENCODED_STATES of \txrate_state_reg[3]\ : label is "TXRATE_START:00001,TXRATE_STATE1:00010,TXRATE_STATE2:00100,TXRATE_STATE3:01000";
begin
  GPI(0) <= \^gpi_1\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  gpo(0) <= \^gpo\(0);
  \out\(2 downto 0) <= gpoFromGTsync_r(2 downto 0);
\Command[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[0]\,
      O => \Command[0]_i_1__1_n_0\
    );
\Command[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[1]\,
      O => \Command[1]_i_1__1_n_0\
    );
\Command[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      O => \Command[2]_i_1__1_n_0\
    );
\Command[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \idx[3]_i_3__1_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(4),
      I3 => arb_state(1),
      O => \Command[3]_i_1__1_n_0\
    );
\Command[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arb_state[3]_i_2__1_n_0\,
      I1 => \idx_reg_n_0_[3]\,
      O => \Command[3]_i_2__1_n_0\
    );
\Command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => rrst
    );
\Command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => rrst
    );
\Command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => rrst
    );
\Command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \Command[3]_i_1__1_n_0\,
      D => \Command[3]_i_2__1_n_0\,
      Q => \^q\(3),
      R => rrst
    );
MSTTXRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_sync,
      Q => MSTTXRESET_r1,
      R => rrst
    );
MSTTXRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => MSTTXRESET_r1,
      Q => MSTTXRESET_r2,
      R => rrst
    );
MSTTXRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__142\
     port map (
      dest_clk => apb3clk,
      dest_rst => MSTTXRESET_sync,
      src_rst => ch2_txmstreset
    );
TXDATAPATHRESET_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_sync,
      Q => TXDATAPATHRESET_r1,
      R => rrst
    );
TXDATAPATHRESET_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXDATAPATHRESET_r1,
      Q => TXDATAPATHRESET_r2,
      R => rrst
    );
TXDATAPATHRESET_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__143\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXDATAPATHRESET_sync,
      src_rst => ch2_txmstdatapathreset
    );
TXLANEDESKEW_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_sync,
      Q => TXLANEDESKEW_r1,
      R => rrst
    );
TXLANEDESKEW_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXLANEDESKEW_r1,
      Q => TXLANEDESKEW_r2,
      R => rrst
    );
TXLANEDESKEW_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__144\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXLANEDESKEW_sync,
      src_rst => '0'
    );
\TXPRBSSEL_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(0),
      Q => TXPRBSSEL_r1(0),
      R => rrst
    );
\TXPRBSSEL_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(1),
      Q => TXPRBSSEL_r1(1),
      R => rrst
    );
\TXPRBSSEL_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(2),
      Q => TXPRBSSEL_r1(2),
      R => rrst
    );
\TXPRBSSEL_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_sync(3),
      Q => TXPRBSSEL_r1(3),
      R => rrst
    );
\TXPRBSSEL_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(0),
      Q => TXPRBSSEL_r2(0),
      R => rrst
    );
\TXPRBSSEL_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(1),
      Q => TXPRBSSEL_r2(1),
      R => rrst
    );
\TXPRBSSEL_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(2),
      Q => TXPRBSSEL_r2(2),
      R => rrst
    );
\TXPRBSSEL_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRBSSEL_r1(3),
      Q => TXPRBSSEL_r2(3),
      R => rrst
    );
TXPRERATECHANGE_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_sync,
      Q => TXPRERATECHANGE_r1,
      R => rrst
    );
TXPRERATECHANGE_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXPRERATECHANGE_r1,
      Q => TXPRERATECHANGE_r2,
      R => rrst
    );
TXPRERATECHANGE_xpm_internal_sync: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__parameterized0__10\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRERATECHANGE_sync,
      src_rst => \^gpi\(0)
    );
\TXRATE_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(0),
      Q => TXRATE_r1(0),
      R => rrst
    );
\TXRATE_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(1),
      Q => TXRATE_r1(1),
      R => rrst
    );
\TXRATE_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(2),
      Q => TXRATE_r1(2),
      R => rrst
    );
\TXRATE_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(3),
      Q => TXRATE_r1(3),
      R => rrst
    );
\TXRATE_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(4),
      Q => TXRATE_r1(4),
      R => rrst
    );
\TXRATE_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(5),
      Q => TXRATE_r1(5),
      R => rrst
    );
\TXRATE_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(6),
      Q => TXRATE_r1(6),
      R => rrst
    );
\TXRATE_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_sync(7),
      Q => TXRATE_r1(7),
      R => rrst
    );
\TXRATE_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(0),
      Q => TXRATE_r2(0),
      R => rrst
    );
\TXRATE_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(1),
      Q => TXRATE_r2(1),
      R => rrst
    );
\TXRATE_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(2),
      Q => TXRATE_r2(2),
      R => rrst
    );
\TXRATE_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(3),
      Q => TXRATE_r2(3),
      R => rrst
    );
\TXRATE_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(4),
      Q => TXRATE_r2(4),
      R => rrst
    );
\TXRATE_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(5),
      Q => TXRATE_r2(5),
      R => rrst
    );
\TXRATE_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(6),
      Q => TXRATE_r2(6),
      R => rrst
    );
\TXRATE_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => TXRATE_r1(7),
      Q => TXRATE_r2(7),
      R => rrst
    );
\arb_state[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => arb_state(4),
      I1 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(0)
    );
\arb_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080F080"
    )
        port map (
      I0 => \arb_state[3]_i_2__1_n_0\,
      I1 => arb_state(0),
      I2 => \arb_state_inferred__3/i__n_0\,
      I3 => arb_state(1),
      I4 => gpoFromGTsync_r(3),
      O => \p_0_in__2\(1)
    );
\arb_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => gpoFromGTsync_r(3),
      I1 => \arb_state_inferred__3/i__n_0\,
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => \p_0_in__2\(2)
    );
\arb_state[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \arb_state_inferred__3/i__n_0\,
      I1 => arb_state(0),
      I2 => \arb_state[3]_i_2__1_n_0\,
      I3 => \arb_state[3]_i_3_n_0\,
      O => \p_0_in__2\(3)
    );
\arb_state[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en__3\(1),
      I1 => \en__3\(0),
      O => \arb_state[3]_i_2__1_n_0\
    );
\arb_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => gpoFromGTsync_r(3),
      I3 => arb_state(2),
      O => \arb_state[3]_i_3_n_0\
    );
\arb_state[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => arb_state(3),
      I2 => \arb_state_inferred__3/i__n_0\,
      O => \p_0_in__2\(4)
    );
\arb_state_inferred__3/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(4),
      O => \arb_state_inferred__3/i__n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => arb_state(0),
      S => rrst
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => arb_state(1),
      R => rrst
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => arb_state(2),
      R => rrst
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => arb_state(3),
      R => rrst
    );
\arb_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => arb_state(4),
      R => rrst
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      O => \counter[0]_i_1__1_n_0\
    );
\counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => arb_state(3),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      O => \counter[1]_i_1__1_n_0\
    );
\counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[2]\,
      O => \counter[2]_i_1__1_n_0\
    );
\counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[3]_i_1__1_n_0\
    );
\counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => arb_state(3),
      I5 => \counter_reg_n_0_[4]\,
      O => \counter[4]_i_1__1_n_0\
    );
\counter[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \counter[7]_i_3__1_n_0\,
      I1 => arb_state(3),
      I2 => \counter_reg_n_0_[5]\,
      O => \counter[5]_i_1__1_n_0\
    );
\counter[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__1_n_0\,
      I2 => arb_state(3),
      I3 => \counter_reg_n_0_[6]\,
      O => \counter[6]_i_1__1_n_0\
    );
\counter[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010006"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(4),
      I4 => arb_state(0),
      O => counter
    );
\counter[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter[7]_i_3__1_n_0\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => arb_state(3),
      I4 => \counter_reg_n_0_[7]\,
      O => \counter[7]_i_2__1_n_0\
    );
\counter[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      O => \counter[7]_i_3__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[0]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[0]\,
      R => rrst
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[1]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[1]\,
      R => rrst
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[2]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[2]\,
      R => rrst
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[3]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[3]\,
      R => rrst
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[4]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[4]\,
      R => rrst
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[5]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[5]\,
      R => rrst
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[6]_i_1__1_n_0\,
      Q => \counter_reg_n_0_[6]\,
      R => rrst
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => counter,
      D => \counter[7]_i_2__1_n_0\,
      Q => \counter_reg_n_0_[7]\,
      R => rrst
    );
\en[0][0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \en[8][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      O => \en[0][0]_i_1__1_n_0\
    );
\en[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \en[8][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => \en_reg[0]_3\(1),
      O => \en[0][1]_i_1__1_n_0\
    );
\en[10][0]_bret_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[10][0]_bret_i_1_n_0\
    );
\en[10][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => \idx_reg_n_0_[0]\,
      I4 => \idx_reg_n_0_[2]\,
      I5 => p_0_in,
      O => \en[10][1]_i_1__1_n_0\
    );
\en[10][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => \idx[3]_i_4__1_n_0\,
      O => \en[10][1]_i_2__1_n_0\
    );
\en[10][1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gpoFromGTsync_r1,
      I1 => gpoFromGTsync_r2,
      O => \p_20_out__0\
    );
\en[1][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[9][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(1),
      O => \en[1][0]_i_1__1_n_0\
    );
\en[1][0]_i_2__1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFFFFFFFFF8FFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[9][0]_i_3__1_n_0\,
      O5 => \en[1][0]_i_2__1_n_0\,
      O6 => \en[1][0]_i_2__1_n_1\
    );
\en[1][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE000"
    )
        port map (
      I0 => \en[9][0]_i_3__1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(1),
      I3 => \en_reg[1]_2\(0),
      I4 => \en_reg[1]_2\(1),
      O => \en[1][1]_i_1__5_n_0\
    );
\en[2][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \en[10][0]_bret_i_1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(2),
      O => \en[2][0]_i_1__1_n_0\
    );
\en[2][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF8FF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_20_out__0\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \en[10][0]_bret_i_1_n_0\,
      O => \en[2][0]_i_2__1_n_0\
    );
\en[2][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE000"
    )
        port map (
      I0 => \en[10][0]_bret_i_1_n_0\,
      I1 => \en[3][0]_i_3__1_n_0\,
      I2 => request(2),
      I3 => \en_reg_n_0_[2][0]\,
      I4 => \en_reg_n_0_[2][1]\,
      O => \en[2][1]_i_1__5_n_0\
    );
\en[3][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => request(3),
      I1 => \idx[3]_i_6_n_0\,
      I2 => \en[3][0]_i_3__1_n_0\,
      O => \en[3][0]_i_1__1_n_0\
    );
\en[3][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF8FF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \p_20_out__0\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \idx[3]_i_6_n_0\,
      O => \en[3][0]_i_2__1_n_0\
    );
\en[3][0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \p_20_out__0\,
      O => \en[3][0]_i_3__1_n_0\
    );
\en[3][1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFCA800"
    )
        port map (
      I0 => request(3),
      I1 => \idx[3]_i_6_n_0\,
      I2 => \en[3][0]_i_3__1_n_0\,
      I3 => \en_reg_n_0_[3][0]\,
      I4 => \en_reg_n_0_[3][1]\,
      O => \en[3][1]_i_1__5_n_0\
    );
\en[4][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[8][0]_i_3__1_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(4),
      O => \en[4][0]_i_1__1_n_0\
    );
\en[4][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[8][0]_i_3__1_n_0\,
      O => \en[4][0]_i_2__1_n_0\
    );
\en[4][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[4][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[4][1]\,
      I2 => \en[4][1]_i_2__1_n_0\,
      O => \en[4][1]_i_1__1_n_0\
    );
\en[4][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \en[8][0]_i_3__1_n_0\,
      I4 => \en_reg_n_0_[4][0]\,
      I5 => \en_reg_n_0_[4][1]\,
      O => \en[4][1]_i_2__1_n_0\
    );
\en[5][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \idx_reg_n_0_[3]\,
      I1 => \p_20_out__0\,
      I2 => \en[5][0]_i_3__1_n_0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => request(5),
      O => \en[5][0]_i_1__1_n_0\
    );
\en[5][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[9][0]_i_3__1_n_0\,
      O => \en[5][0]_i_2__1_n_0\
    );
\en[5][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[5][0]_i_3__1_n_0\
    );
\en[5][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[5][0]_i_1__1_n_0\,
      I1 => \en_reg[5]_1\(1),
      I2 => \en[5][1]_i_2__5_n_0\,
      O => \en[5][1]_i_1__1_n_0\
    );
\en[5][1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEE0E"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \p_20_out__0\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \en[5][0]_i_3__1_n_0\,
      O => \en[5][1]_i_2__5_n_0\
    );
\en[6][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \en[10][0]_bret_i_1_n_0\,
      I1 => \p_20_out__0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(6),
      O => \en[6][0]_i_1__1_n_0\
    );
\en[6][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8FFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[10][0]_bret_i_1_n_0\,
      O => \en[6][0]_i_2__1_n_0\
    );
\en[6][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[6][0]_i_1__1_n_0\,
      I1 => \en_reg[6]_0\(1),
      I2 => \en[6][1]_i_2__1_n_0\,
      O => \en[6][1]_i_1__1_n_0\
    );
\en[6][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => \idx_reg_n_0_[2]\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \p_20_out__0\,
      I3 => \en[10][0]_bret_i_1_n_0\,
      I4 => \en_reg[6]_0\(0),
      I5 => \en_reg[6]_0\(1),
      O => \en[6][1]_i_2__1_n_0\
    );
\en[7][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => \idx[3]_i_6_n_0\,
      I1 => \idx_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \p_20_out__0\,
      I4 => request(7),
      O => \en[7][0]_i_1__1_n_0\
    );
\en[7][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FFFFFFFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx[3]_i_6_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[3]\,
      I5 => \p_20_out__0\,
      O => \en[7][0]_i_2__2_n_0\
    );
\en[7][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[7][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[7][1]\,
      I2 => \en[7][1]_i_2__1_n_0\,
      O => \en[7][1]_i_1__1_n_0\
    );
\en[7][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en[5][0]_i_3__1_n_0\,
      I4 => \en_reg_n_0_[7][0]\,
      I5 => \en_reg_n_0_[7][1]\,
      O => \en[7][1]_i_2__1_n_0\
    );
\en[8][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[1]\,
      I5 => request(8),
      O => \en[8][0]_i_1__1_n_0\
    );
\en[8][0]_i_2__1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[8][0]_i_3__1_n_0\,
      O5 => \en[8][0]_i_2__1_n_0\,
      O6 => \en[8][0]_i_2__1_n_1\
    );
\en[8][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \en[8][0]_i_3__1_n_0\
    );
\en[8][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[8][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[8][1]\,
      I2 => \en[8][1]_i_2__1_n_0\,
      O => \en[8][1]_i_1__1_n_0\
    );
\en[8][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \en[8][0]_i_3__1_n_0\,
      I4 => \en_reg_n_0_[8][0]\,
      I5 => \en_reg_n_0_[8][1]\,
      O => \en[8][1]_i_2__1_n_0\
    );
\en[9][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \en[9][0]_i_3__1_n_0\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => request(9),
      O => \en[9][0]_i_1__1_n_0\
    );
\en[9][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \en__3\(0),
      I1 => \en__3\(1),
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx_reg_n_0_[3]\,
      I4 => \p_20_out__0\,
      I5 => \en[9][0]_i_3__1_n_0\,
      O => \en[9][0]_i_2__1_n_0\
    );
\en[9][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_3__1_n_0\
    );
\en[9][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \en[9][0]_i_6_n_0\,
      I1 => \en[9][0]_i_7_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \en[9][0]_i_8_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \idx[3]_i_7_n_0\,
      O => \en__3\(0)
    );
\en[9][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFA0AFC0CFA0A"
    )
        port map (
      I0 => \idx_reg[1]_fret__1_n_0\,
      I1 => \idx_reg[1]_fret__0_n_0\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg[0]_fret_n_0\,
      I4 => \idx_reg[1]_fret_n_0\,
      I5 => \en_reg_n_0_[10][1]\,
      O => \en__3\(1)
    );
\en[9][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en_reg_n_0_[2][0]\,
      I1 => \en_reg[0]_3\(0),
      I2 => \en_reg_n_0_[3][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[1]_2\(0),
      O => \en[9][0]_i_6_n_0\
    );
\en[9][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en_reg[6]_0\(0),
      I1 => \en_reg_n_0_[4][0]\,
      I2 => \en_reg_n_0_[7][0]\,
      I3 => \idx_reg_n_0_[1]\,
      I4 => \idx_reg_n_0_[0]\,
      I5 => \en_reg[5]_1\(0),
      O => \en[9][0]_i_7_n_0\
    );
\en[9][0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx_reg[1]_fret_n_0\,
      I2 => \en_reg_n_0_[8][0]\,
      I3 => \idx_reg_n_0_[0]\,
      O => \en[9][0]_i_8_n_0\
    );
\en[9][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \en[9][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__1_n_0\,
      O => \en[9][1]_i_1__1_n_0\
    );
\en[9][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => \p_20_out__0\,
      I1 => \idx_reg_n_0_[3]\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \en[9][0]_i_3__1_n_0\,
      I4 => \en_reg_n_0_[9][0]\,
      I5 => \en_reg_n_0_[9][1]\,
      O => \en[9][1]_i_2__1_n_0\
    );
\en_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[0][0]_i_1__1_n_0\,
      D => \en[1][0]_i_2__1_n_0\,
      Q => \en_reg[0]_3\(0),
      R => rrst
    );
\en_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[0][1]_i_1__1_n_0\,
      Q => \en_reg[0]_3\(1),
      R => rrst
    );
\en_reg[10][0]_bret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__1_n_0\,
      D => \en[10][0]_bret_i_1_n_0\,
      Q => \en_reg[10][0]_bret_n_0\,
      R => rrst
    );
\en_reg[10][0]_bret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__1_n_0\,
      D => \en[8][0]_i_2__1_n_0\,
      Q => \en_reg[10][0]_bret__0_n_0\,
      R => rrst
    );
\en_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[10][1]_i_1__1_n_0\,
      D => \en[10][1]_i_2__1_n_0\,
      Q => \en_reg_n_0_[10][1]\,
      R => rrst
    );
\en_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[1][0]_i_1__1_n_0\,
      D => \en[1][0]_i_2__1_n_1\,
      Q => \en_reg[1]_2\(0),
      R => rrst
    );
\en_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[1][1]_i_1__5_n_0\,
      Q => \en_reg[1]_2\(1),
      R => rrst
    );
\en_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[2][0]_i_1__1_n_0\,
      D => \en[2][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[2][0]\,
      R => rrst
    );
\en_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[2][1]_i_1__5_n_0\,
      Q => \en_reg_n_0_[2][1]\,
      R => rrst
    );
\en_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[3][0]_i_1__1_n_0\,
      D => \en[3][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[3][0]\,
      R => rrst
    );
\en_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[3][1]_i_1__5_n_0\,
      Q => \en_reg_n_0_[3][1]\,
      R => rrst
    );
\en_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[4][0]_i_1__1_n_0\,
      D => \en[4][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[4][0]\,
      R => rrst
    );
\en_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[4][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[4][1]\,
      R => rrst
    );
\en_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[5][0]_i_1__1_n_0\,
      D => \en[5][0]_i_2__1_n_0\,
      Q => \en_reg[5]_1\(0),
      R => rrst
    );
\en_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[5][1]_i_1__1_n_0\,
      Q => \en_reg[5]_1\(1),
      R => rrst
    );
\en_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[6][0]_i_1__1_n_0\,
      D => \en[6][0]_i_2__1_n_0\,
      Q => \en_reg[6]_0\(0),
      R => rrst
    );
\en_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[6][1]_i_1__1_n_0\,
      Q => \en_reg[6]_0\(1),
      R => rrst
    );
\en_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[7][0]_i_1__1_n_0\,
      D => \en[7][0]_i_2__2_n_0\,
      Q => \en_reg_n_0_[7][0]\,
      R => rrst
    );
\en_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[7][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[7][1]\,
      R => rrst
    );
\en_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[8][0]_i_1__1_n_0\,
      D => \en[8][0]_i_2__1_n_1\,
      Q => \en_reg_n_0_[8][0]\,
      R => rrst
    );
\en_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[8][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[8][1]\,
      R => rrst
    );
\en_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \en[9][0]_i_1__1_n_0\,
      D => \en[9][0]_i_2__1_n_0\,
      Q => \en_reg_n_0_[9][0]\,
      R => rrst
    );
\en_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \en[9][1]_i_1__1_n_0\,
      Q => \en_reg_n_0_[9][1]\,
      R => rrst
    );
\gpi_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3FFFFA0A30000"
    )
        port map (
      I0 => \arb_state[3]_i_2__1_n_0\,
      I1 => \idx[3]_i_3__1_n_0\,
      I2 => arb_state(0),
      I3 => arb_state(4),
      I4 => gpi_5,
      I5 => \^gpi_1\(0),
      O => \gpi_i_1__1_n_0\
    );
\gpi_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(4),
      I3 => arb_state(0),
      I4 => arb_state(1),
      O => gpi_5
    );
gpi_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \gpi_i_1__1_n_0\,
      Q => \^gpi_1\(0),
      R => rrst
    );
gpoFromGTsync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r(3),
      Q => gpoFromGTsync_r1,
      R => rrst
    );
gpoFromGTsync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpoFromGTsync_r1,
      Q => gpoFromGTsync_r2,
      R => rrst
    );
\gpoFromGTsync_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(0),
      Q => gpoFromGTsync_r(0),
      R => '0'
    );
\gpoFromGTsync_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(1),
      Q => gpoFromGTsync_r(1),
      R => '0'
    );
\gpoFromGTsync_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(2),
      Q => gpoFromGTsync_r(2),
      R => '0'
    );
\gpoFromGTsync_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => D(3),
      Q => gpoFromGTsync_r(3),
      R => '0'
    );
\gpo_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0F0F0D0F0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^gpo\(0),
      I3 => gpoFromGTsync_r(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => gpo_4
    );
gpo_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => gpo_4,
      Q => \^gpo\(0),
      R => rrst
    );
\idx[0]_fret_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E400FF0000"
    )
        port map (
      I0 => \en[9][0]_i_1__1_n_0\,
      I1 => \en_reg_n_0_[9][1]\,
      I2 => \en[9][1]_i_2__1_n_0\,
      I3 => \idx[1]_fret_i_1__1_n_0\,
      I4 => \en[8][1]_i_1__1_n_0\,
      I5 => \idx[0]_i_1__5_n_0\,
      O => \idx[0]_fret_i_1__1_n_0\
    );
\idx[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10AA"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx[3]_i_4__1_n_0\,
      I2 => \idx1__1\,
      I3 => idx,
      O => \idx[0]_i_1__5_n_0\
    );
\idx[1]_fret__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en[6][1]_i_1__1_n_0\,
      I1 => \en[4][1]_i_1__1_n_0\,
      I2 => \en[7][1]_i_1__1_n_0\,
      I3 => \idx[1]_i_1__1_n_0\,
      I4 => \idx[0]_i_1__5_n_0\,
      I5 => \en[5][1]_i_1__1_n_0\,
      O => \idx[1]_fret__0_i_1__1_n_0\
    );
\idx[1]_fret__1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \en[2][1]_i_1__5_n_0\,
      I1 => \en[0][1]_i_1__1_n_0\,
      I2 => \en[3][1]_i_1__5_n_0\,
      I3 => \idx[1]_i_1__1_n_0\,
      I4 => \idx[0]_i_1__5_n_0\,
      I5 => \en[1][1]_i_1__5_n_0\,
      O => \idx[1]_fret__1_i_1__1_n_0\
    );
\idx[1]_fret_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \idx[1]_i_2__1_n_0\,
      I1 => \idx[2]_i_1__1_n_0\,
      I2 => \idx[3]_i_2__1_n_0\,
      I3 => idx,
      I4 => \idx_reg[1]_fret_n_0\,
      O => \idx[1]_fret_i_1__1_n_0\
    );
\idx[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => idx,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx[1]_i_2__1_n_0\,
      O => \idx[1]_i_1__1_n_0\
    );
\idx[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \idx[3]_i_4__1_n_0\,
      I1 => \en[9][0]_i_3__1_n_0\,
      I2 => \en[10][0]_bret_i_1_n_0\,
      I3 => \idx1__1\,
      O => \idx[1]_i_2__1_n_0\
    );
\idx[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4100"
    )
        port map (
      I0 => \idx[3]_i_4__1_n_0\,
      I1 => \idx[3]_i_6_n_0\,
      I2 => \idx_reg_n_0_[2]\,
      I3 => \idx1__1\,
      O => \idx[2]_i_1__1_n_0\
    );
\idx[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(4),
      I2 => arb_state(1),
      I3 => \idx[3]_i_3__1_n_0\,
      O => idx
    );
\idx[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAEEAEA"
    )
        port map (
      I0 => \idx[3]_i_4__1_n_0\,
      I1 => \idx1__1\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx[3]_i_6_n_0\,
      I4 => \idx_reg_n_0_[2]\,
      O => \idx[3]_i_2__1_n_0\
    );
\idx[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      O => \idx[3]_i_3__1_n_0\
    );
\idx[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \idx[3]_i_7_n_0\,
      I1 => \en_reg_n_0_[10][1]\,
      O => \idx[3]_i_4__1_n_0\
    );
\idx[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA2A"
    )
        port map (
      I0 => needService,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[3]\,
      I3 => \idx_reg_n_0_[2]\,
      I4 => \idx_reg_n_0_[0]\,
      O => \idx1__1\
    );
\idx[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \idx[3]_i_6_n_0\
    );
\idx[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \en_reg[10][0]_bret__0_n_0\,
      I1 => \en_reg[10][0]_bret_n_0\,
      O => \idx[3]_i_7_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_i_1__5_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => rrst
    );
\idx_reg[0]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[0]_fret_i_1__1_n_0\,
      Q => \idx_reg[0]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_i_1__1_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => rrst
    );
\idx_reg[1]_fret\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret_i_1__1_n_0\,
      Q => \idx_reg[1]_fret_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__0\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__0_i_1__1_n_0\,
      Q => \idx_reg[1]_fret__0_n_0\,
      R => rrst
    );
\idx_reg[1]_fret__1\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \idx[1]_fret__1_i_1__1_n_0\,
      Q => \idx_reg[1]_fret__1_n_0\,
      R => rrst
    );
\idx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[2]_i_1__1_n_0\,
      Q => \idx_reg_n_0_[2]\,
      R => rrst
    );
\idx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => idx,
      D => \idx[3]_i_2__1_n_0\,
      Q => \idx_reg_n_0_[3]\,
      R => rrst
    );
\needService_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[8][0]\,
      I1 => \en_reg_n_0_[3][0]\,
      I2 => \en_reg[6]_0\(1),
      I3 => \en_reg[6]_0\(0),
      I4 => \needService_i_2__1_n_0\,
      I5 => \needService_i_3__5_n_0\,
      O => \needService_i_1__1_n_0\
    );
\needService_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \en_reg_n_0_[9][0]\,
      I1 => \idx[3]_i_7_n_0\,
      I2 => \en_reg[0]_3\(0),
      I3 => \en_reg[0]_3\(1),
      I4 => \en_reg_n_0_[7][0]\,
      O => \needService_i_2__1_n_0\
    );
\needService_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \en_reg[5]_1\(0),
      I1 => \en_reg[5]_1\(1),
      I2 => \en_reg_n_0_[2][0]\,
      I3 => \en_reg[1]_2\(0),
      I4 => \en_reg[1]_2\(1),
      I5 => \en_reg_n_0_[4][0]\,
      O => \needService_i_3__5_n_0\
    );
needService_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \needService_i_1__1_n_0\,
      Q => needService,
      R => rrst
    );
\request[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txrate_is_zero_r1,
      I1 => txrate_is_zero_r2,
      O => p_0_out(9)
    );
\request[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r1,
      I1 => MSTTXRESET_r2,
      O => p_0_out(0)
    );
\request[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MSTTXRESET_r2,
      I1 => MSTTXRESET_r1,
      O => p_0_out(1)
    );
\request[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r1,
      I1 => TXPRERATECHANGE_r2,
      O => p_0_out(2)
    );
\request[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXPRERATECHANGE_r2,
      I1 => TXPRERATECHANGE_r1,
      O => p_0_out(3)
    );
\request[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r1,
      I1 => TXDATAPATHRESET_r2,
      O => p_0_out(4)
    );
\request[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXDATAPATHRESET_r2,
      I1 => TXDATAPATHRESET_r1,
      O => p_0_out(5)
    );
\request[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TXLANEDESKEW_r1,
      I1 => TXLANEDESKEW_r2,
      O => p_0_out(6)
    );
\request[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r1,
      I1 => txprbssel_en_r2,
      O => p_0_out(7)
    );
\request[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbssel_en_r2,
      I1 => txprbssel_en_r1,
      O => p_0_out(8)
    );
\request_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(9),
      Q => p_0_in,
      R => rrst
    );
\request_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(0),
      Q => request(1),
      R => rrst
    );
\request_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(1),
      Q => request(2),
      R => rrst
    );
\request_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(2),
      Q => request(3),
      R => rrst
    );
\request_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(3),
      Q => request(4),
      R => rrst
    );
\request_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(4),
      Q => request(5),
      R => rrst
    );
\request_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(5),
      Q => request(6),
      R => rrst
    );
\request_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(6),
      Q => request(7),
      R => rrst
    );
\request_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(7),
      Q => request(8),
      R => rrst
    );
\request_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => p_0_out(8),
      Q => request(9),
      R => rrst
    );
\synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__138\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(0),
      src_rst => ch2_txprbssel(0)
    );
\synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__139\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(1),
      src_rst => ch2_txprbssel(1)
    );
\synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__140\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(2),
      src_rst => ch2_txprbssel(2)
    );
\synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__141\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXPRBSSEL_sync(3),
      src_rst => ch2_txprbssel(3)
    );
\synch_vec_txrate[0].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__130\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(0),
      src_rst => ch2_txrate(0)
    );
\synch_vec_txrate[1].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__131\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(1),
      src_rst => ch2_txrate(1)
    );
\synch_vec_txrate[2].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__132\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(2),
      src_rst => ch2_txrate(2)
    );
\synch_vec_txrate[3].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__133\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(3),
      src_rst => ch2_txrate(3)
    );
\synch_vec_txrate[4].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__134\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(4),
      src_rst => ch2_txrate(4)
    );
\synch_vec_txrate[5].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__135\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(5),
      src_rst => ch2_txrate(5)
    );
\synch_vec_txrate[6].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__136\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(6),
      src_rst => ch2_txrate(6)
    );
\synch_vec_txrate[7].TXRATE_xpm_internal_sync\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__137\
     port map (
      dest_clk => apb3clk,
      dest_rst => TXRATE_sync(7),
      src_rst => ch2_txrate(7)
    );
\txprbs_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter[3]_i_3__1_n_0\,
      I2 => txprbs_state(1),
      O => \txprbs_counter[0]_i_1__1_n_0\
    );
\txprbs_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter[3]_i_3__1_n_0\,
      I3 => txprbs_state(1),
      O => \txprbs_counter[1]_i_1__1_n_0\
    );
\txprbs_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \txprbs_counter__0\(0),
      I1 => \txprbs_counter__0\(1),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter[3]_i_3__1_n_0\,
      I4 => txprbs_state(1),
      O => \txprbs_counter[2]_i_1__1_n_0\
    );
\txprbs_counter[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      O => txprbs_counter
    );
\txprbs_counter[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
        port map (
      I0 => \txprbs_counter__0\(1),
      I1 => \txprbs_counter__0\(0),
      I2 => \txprbs_counter__0\(2),
      I3 => \txprbs_counter_reg_n_0_[3]\,
      I4 => \txprbs_counter[3]_i_3__1_n_0\,
      I5 => txprbs_state(1),
      O => \txprbs_counter[3]_i_2__1_n_0\
    );
\txprbs_counter[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => TXPRBSSEL_r1(3),
      I1 => TXPRBSSEL_r2(3),
      I2 => \txprbs_counter[3]_i_4__1_n_0\,
      O => \txprbs_counter[3]_i_3__1_n_0\
    );
\txprbs_counter[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => TXPRBSSEL_r1(0),
      I1 => TXPRBSSEL_r2(0),
      I2 => TXPRBSSEL_r2(2),
      I3 => TXPRBSSEL_r1(2),
      I4 => TXPRBSSEL_r2(1),
      I5 => TXPRBSSEL_r1(1),
      O => \txprbs_counter[3]_i_4__1_n_0\
    );
\txprbs_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[0]_i_1__1_n_0\,
      Q => \txprbs_counter__0\(0),
      R => rrst
    );
\txprbs_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[1]_i_1__1_n_0\,
      Q => \txprbs_counter__0\(1),
      R => rrst
    );
\txprbs_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[2]_i_1__1_n_0\,
      Q => \txprbs_counter__0\(2),
      R => rrst
    );
\txprbs_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txprbs_counter,
      D => \txprbs_counter[3]_i_2__1_n_0\,
      Q => \txprbs_counter_reg_n_0_[3]\,
      R => rrst
    );
\txprbs_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => txprbs_state(0),
      I1 => txprbs_state(1),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(0)
    );
\txprbs_state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      I2 => \txprbs_counter_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\txprbs_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => txprbs_state(0),
      S => rrst
    );
\txprbs_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => txprbs_state(1),
      R => rrst
    );
txprbssel_en_r10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => txprbssel_r(1),
      I1 => txprbssel_r(0),
      I2 => txprbssel_r(3),
      I3 => txprbssel_r(2),
      O => txprbssel_en_r10_n_0
    );
txprbssel_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r10_n_0,
      Q => txprbssel_en_r1,
      R => rrst
    );
txprbssel_en_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txprbssel_en_r1,
      Q => txprbssel_en_r2,
      R => rrst
    );
\txprbssel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(0),
      Q => txprbssel_r(0),
      R => rrst
    );
\txprbssel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(1),
      Q => txprbssel_r(1),
      R => rrst
    );
\txprbssel_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(2),
      Q => txprbssel_r(2),
      R => rrst
    );
\txprbssel_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txprbssel_stable__0\(3),
      Q => txprbssel_r(3),
      R => rrst
    );
\txprbssel_stable[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txprbs_state(1),
      I1 => txprbs_state(0),
      O => \txprbssel_stable[3]_i_1__1_n_0\
    );
\txprbssel_stable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(0),
      Q => \txprbssel_stable__0\(0),
      R => rrst
    );
\txprbssel_stable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(1),
      Q => \txprbssel_stable__0\(1),
      R => rrst
    );
\txprbssel_stable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(2),
      Q => \txprbssel_stable__0\(2),
      R => rrst
    );
\txprbssel_stable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => \txprbssel_stable[3]_i_1__1_n_0\,
      D => TXPRBSSEL_r2(3),
      Q => \txprbssel_stable__0\(3),
      R => rrst
    );
\txrate_counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_counter__0\(0),
      I2 => \txrate_state[3]_i_2__1_n_0\,
      O => \txrate_counter[0]_i_1__1_n_0\
    );
\txrate_counter[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      O => \txrate_counter[1]_i_1__1_n_0\
    );
\txrate_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter__0\(0),
      I3 => \txrate_counter__0\(1),
      I4 => \txrate_counter__0\(2),
      O => \txrate_counter[2]_i_1__1_n_0\
    );
\txrate_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0114"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => txrate_state(0),
      O => txrate_counter
    );
\txrate_counter[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => txrate_state(2),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter__0\(1),
      I3 => \txrate_counter__0\(0),
      I4 => \txrate_counter__0\(2),
      I5 => \txrate_counter_reg_n_0_[3]\,
      O => \txrate_counter[3]_i_2__1_n_0\
    );
\txrate_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[0]_i_1__1_n_0\,
      Q => \txrate_counter__0\(0),
      R => rrst
    );
\txrate_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[1]_i_1__1_n_0\,
      Q => \txrate_counter__0\(1),
      R => rrst
    );
\txrate_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[2]_i_1__1_n_0\,
      Q => \txrate_counter__0\(2),
      R => rrst
    );
\txrate_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => txrate_counter,
      D => \txrate_counter[3]_i_2__1_n_0\,
      Q => \txrate_counter_reg_n_0_[3]\,
      R => rrst
    );
\txrate_is_zero_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
        port map (
      I0 => txrate_state(2),
      I1 => txrate_state(0),
      I2 => \txrate_state_reg_n_0_[3]\,
      I3 => txrate_state(1),
      I4 => \txrate_is_zero__0\,
      O => \txrate_is_zero_i_1__1_n_0\
    );
txrate_is_zero_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero__0\,
      Q => txrate_is_zero_r1,
      R => rrst
    );
txrate_is_zero_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => txrate_is_zero_r1,
      Q => txrate_is_zero_r2,
      R => rrst
    );
txrate_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_is_zero_i_1__1_n_0\,
      Q => \txrate_is_zero__0\,
      R => rrst
    );
\txrate_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEBEB"
    )
        port map (
      I0 => \txrate_state_reg_n_0_[3]\,
      I1 => txrate_state(1),
      I2 => txrate_state(2),
      I3 => \txrate_state[1]_i_2__1_n_0\,
      I4 => txrate_state(0),
      O => \p_0_in__1\(0)
    );
\txrate_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000303088"
    )
        port map (
      I0 => \txrate_state[1]_i_2__1_n_0\,
      I1 => txrate_state(0),
      I2 => \txrate_state[3]_i_2__1_n_0\,
      I3 => txrate_state(2),
      I4 => txrate_state(1),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \p_0_in__1\(1)
    );
\txrate_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r1(7),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r1(6),
      I3 => TXRATE_r2(6),
      I4 => \txrate_state[1]_i_3__1_n_0\,
      I5 => \txrate_state[1]_i_4__1_n_0\,
      O => \txrate_state[1]_i_2__1_n_0\
    );
\txrate_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(3),
      I1 => TXRATE_r1(3),
      I2 => TXRATE_r1(5),
      I3 => TXRATE_r2(5),
      I4 => TXRATE_r1(4),
      I5 => TXRATE_r2(4),
      O => \txrate_state[1]_i_3__1_n_0\
    );
\txrate_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r1(0),
      I2 => TXRATE_r1(2),
      I3 => TXRATE_r2(2),
      I4 => TXRATE_r1(1),
      I5 => TXRATE_r2(1),
      O => \txrate_state[1]_i_4__1_n_0\
    );
\txrate_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000510"
    )
        port map (
      I0 => \txrate_state[3]_i_2__1_n_0\,
      I1 => \txrate_counter_reg_n_0_[3]\,
      I2 => txrate_state(2),
      I3 => txrate_state(1),
      I4 => txrate_state(0),
      I5 => \txrate_state_reg_n_0_[3]\,
      O => \txrate_state[2]_i_1__1_n_0\
    );
\txrate_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => txrate_state(1),
      I1 => \txrate_state[3]_i_2__1_n_0\,
      I2 => \txrate_counter_reg_n_0_[3]\,
      I3 => txrate_state(2),
      I4 => \txrate_state_reg_n_0_[3]\,
      I5 => txrate_state(0),
      O => \p_0_in__1\(3)
    );
\txrate_state[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => TXRATE_r2(0),
      I1 => TXRATE_r2(1),
      I2 => TXRATE_r2(2),
      I3 => TXRATE_r2(3),
      I4 => \txrate_state[3]_i_3__1_n_0\,
      O => \txrate_state[3]_i_2__1_n_0\
    );
\txrate_state[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => TXRATE_r2(6),
      I1 => TXRATE_r2(7),
      I2 => TXRATE_r2(5),
      I3 => TXRATE_r2(4),
      O => \txrate_state[3]_i_3__1_n_0\
    );
\txrate_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => txrate_state(0),
      S => rrst
    );
\txrate_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => txrate_state(1),
      R => rrst
    );
\txrate_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \txrate_state[2]_i_1__1_n_0\,
      Q => txrate_state(2),
      R => rrst
    );
\txrate_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => apb3clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \txrate_state_reg_n_0_[3]\,
      R => rrst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst is
  port (
    apb3prdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3pready : out STD_LOGIC;
    apb3pslverr : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    ch0_bufgtce : out STD_LOGIC;
    ch0_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch0_bufgtrst : out STD_LOGIC;
    ch0_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_cfokovrdrdy0 : out STD_LOGIC;
    ch0_cfokovrdrdy1 : out STD_LOGIC;
    ch0_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch0_dmonitoroutclk : out STD_LOGIC;
    ch0_eyescandataerror : out STD_LOGIC;
    ch0_iloresetdone : out STD_LOGIC;
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_phyready : out STD_LOGIC;
    ch0_phystatus : out STD_LOGIC;
    ch0_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_resetexception : out STD_LOGIC;
    ch0_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxbyteisaligned : out STD_LOGIC;
    ch0_rxbyterealign : out STD_LOGIC;
    ch0_rxcdrlock : out STD_LOGIC;
    ch0_rxcdrphdone : out STD_LOGIC;
    ch0_rxchanbondseq : out STD_LOGIC;
    ch0_rxchanisaligned : out STD_LOGIC;
    ch0_rxchanrealign : out STD_LOGIC;
    ch0_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxcominitdet : out STD_LOGIC;
    ch0_rxcommadet : out STD_LOGIC;
    ch0_rxcomsasdet : out STD_LOGIC;
    ch0_rxcomwakedet : out STD_LOGIC;
    ch0_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxdccdone : out STD_LOGIC;
    ch0_rxdlyalignerr : out STD_LOGIC;
    ch0_rxdlyalignprog : out STD_LOGIC;
    ch0_rxelecidle : out STD_LOGIC;
    ch0_rxfinealigndone : out STD_LOGIC;
    ch0_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxosintdone : out STD_LOGIC;
    ch0_rxosintstarted : out STD_LOGIC;
    ch0_rxosintstrobedone : out STD_LOGIC;
    ch0_rxosintstrobestarted : out STD_LOGIC;
    ch0_rxoutclk : out STD_LOGIC;
    ch0_rxphaligndone : out STD_LOGIC;
    ch0_rxphalignerr : out STD_LOGIC;
    ch0_rxphdlyresetdone : out STD_LOGIC;
    ch0_rxphsetinitdone : out STD_LOGIC;
    ch0_rxphshift180done : out STD_LOGIC;
    ch0_rxpmaresetdone : out STD_LOGIC;
    ch0_rxprbserr : out STD_LOGIC;
    ch0_rxprbslocked : out STD_LOGIC;
    ch0_rxprogdivresetdone : out STD_LOGIC;
    ch0_rxresetdone : out STD_LOGIC;
    ch0_rxsliderdy : out STD_LOGIC;
    ch0_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxsyncdone : out STD_LOGIC;
    ch0_rxvalid : out STD_LOGIC;
    ch0_tx10gstat : out STD_LOGIC;
    ch0_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txcomfinish : out STD_LOGIC;
    ch0_txdccdone : out STD_LOGIC;
    ch0_txdlyalignerr : out STD_LOGIC;
    ch0_txdlyalignprog : out STD_LOGIC;
    ch0_txoutclk : out STD_LOGIC;
    ch0_txphaligndone : out STD_LOGIC;
    ch0_txphalignerr : out STD_LOGIC;
    ch0_txphalignoutrsvd : out STD_LOGIC;
    ch0_txphdlyresetdone : out STD_LOGIC;
    ch0_txphsetinitdone : out STD_LOGIC;
    ch0_txphshift180done : out STD_LOGIC;
    ch0_txpmaresetdone : out STD_LOGIC;
    ch0_txprogdivresetdone : out STD_LOGIC;
    ch0_txresetdone : out STD_LOGIC;
    ch0_txsyncdone : out STD_LOGIC;
    ch1_bufgtce : out STD_LOGIC;
    ch1_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch1_bufgtrst : out STD_LOGIC;
    ch1_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_cfokovrdrdy0 : out STD_LOGIC;
    ch1_cfokovrdrdy1 : out STD_LOGIC;
    ch1_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_dmonitoroutclk : out STD_LOGIC;
    ch1_eyescandataerror : out STD_LOGIC;
    ch1_iloresetdone : out STD_LOGIC;
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_phyready : out STD_LOGIC;
    ch1_phystatus : out STD_LOGIC;
    ch1_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_resetexception : out STD_LOGIC;
    ch1_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxbyteisaligned : out STD_LOGIC;
    ch1_rxbyterealign : out STD_LOGIC;
    ch1_rxcdrlock : out STD_LOGIC;
    ch1_rxcdrphdone : out STD_LOGIC;
    ch1_rxchanbondseq : out STD_LOGIC;
    ch1_rxchanisaligned : out STD_LOGIC;
    ch1_rxchanrealign : out STD_LOGIC;
    ch1_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxcominitdet : out STD_LOGIC;
    ch1_rxcommadet : out STD_LOGIC;
    ch1_rxcomsasdet : out STD_LOGIC;
    ch1_rxcomwakedet : out STD_LOGIC;
    ch1_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxdccdone : out STD_LOGIC;
    ch1_rxdlyalignerr : out STD_LOGIC;
    ch1_rxdlyalignprog : out STD_LOGIC;
    ch1_rxelecidle : out STD_LOGIC;
    ch1_rxfinealigndone : out STD_LOGIC;
    ch1_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxosintdone : out STD_LOGIC;
    ch1_rxosintstarted : out STD_LOGIC;
    ch1_rxosintstrobedone : out STD_LOGIC;
    ch1_rxosintstrobestarted : out STD_LOGIC;
    ch1_rxoutclk : out STD_LOGIC;
    ch1_rxphaligndone : out STD_LOGIC;
    ch1_rxphalignerr : out STD_LOGIC;
    ch1_rxphdlyresetdone : out STD_LOGIC;
    ch1_rxphsetinitdone : out STD_LOGIC;
    ch1_rxphshift180done : out STD_LOGIC;
    ch1_rxpmaresetdone : out STD_LOGIC;
    ch1_rxprbserr : out STD_LOGIC;
    ch1_rxprbslocked : out STD_LOGIC;
    ch1_rxprogdivresetdone : out STD_LOGIC;
    ch1_rxresetdone : out STD_LOGIC;
    ch1_rxsliderdy : out STD_LOGIC;
    ch1_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxsyncdone : out STD_LOGIC;
    ch1_rxvalid : out STD_LOGIC;
    ch1_tx10gstat : out STD_LOGIC;
    ch1_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txcomfinish : out STD_LOGIC;
    ch1_txdccdone : out STD_LOGIC;
    ch1_txdlyalignerr : out STD_LOGIC;
    ch1_txdlyalignprog : out STD_LOGIC;
    ch1_txoutclk : out STD_LOGIC;
    ch1_txphaligndone : out STD_LOGIC;
    ch1_txphalignerr : out STD_LOGIC;
    ch1_txphalignoutrsvd : out STD_LOGIC;
    ch1_txphdlyresetdone : out STD_LOGIC;
    ch1_txphsetinitdone : out STD_LOGIC;
    ch1_txphshift180done : out STD_LOGIC;
    ch1_txpmaresetdone : out STD_LOGIC;
    ch1_txprogdivresetdone : out STD_LOGIC;
    ch1_txresetdone : out STD_LOGIC;
    ch1_txsyncdone : out STD_LOGIC;
    ch2_bufgtce : out STD_LOGIC;
    ch2_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch2_bufgtrst : out STD_LOGIC;
    ch2_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_cfokovrdrdy0 : out STD_LOGIC;
    ch2_cfokovrdrdy1 : out STD_LOGIC;
    ch2_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch2_dmonitoroutclk : out STD_LOGIC;
    ch2_eyescandataerror : out STD_LOGIC;
    ch2_iloresetdone : out STD_LOGIC;
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_phyready : out STD_LOGIC;
    ch2_phystatus : out STD_LOGIC;
    ch2_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_resetexception : out STD_LOGIC;
    ch2_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxbyteisaligned : out STD_LOGIC;
    ch2_rxbyterealign : out STD_LOGIC;
    ch2_rxcdrlock : out STD_LOGIC;
    ch2_rxcdrphdone : out STD_LOGIC;
    ch2_rxchanbondseq : out STD_LOGIC;
    ch2_rxchanisaligned : out STD_LOGIC;
    ch2_rxchanrealign : out STD_LOGIC;
    ch2_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxcominitdet : out STD_LOGIC;
    ch2_rxcommadet : out STD_LOGIC;
    ch2_rxcomsasdet : out STD_LOGIC;
    ch2_rxcomwakedet : out STD_LOGIC;
    ch2_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxdccdone : out STD_LOGIC;
    ch2_rxdlyalignerr : out STD_LOGIC;
    ch2_rxdlyalignprog : out STD_LOGIC;
    ch2_rxelecidle : out STD_LOGIC;
    ch2_rxfinealigndone : out STD_LOGIC;
    ch2_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxosintdone : out STD_LOGIC;
    ch2_rxosintstarted : out STD_LOGIC;
    ch2_rxosintstrobedone : out STD_LOGIC;
    ch2_rxosintstrobestarted : out STD_LOGIC;
    ch2_rxoutclk : out STD_LOGIC;
    ch2_rxphaligndone : out STD_LOGIC;
    ch2_rxphalignerr : out STD_LOGIC;
    ch2_rxphdlyresetdone : out STD_LOGIC;
    ch2_rxphsetinitdone : out STD_LOGIC;
    ch2_rxphshift180done : out STD_LOGIC;
    ch2_rxpmaresetdone : out STD_LOGIC;
    ch2_rxprbserr : out STD_LOGIC;
    ch2_rxprbslocked : out STD_LOGIC;
    ch2_rxprogdivresetdone : out STD_LOGIC;
    ch2_rxresetdone : out STD_LOGIC;
    ch2_rxsliderdy : out STD_LOGIC;
    ch2_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxsyncdone : out STD_LOGIC;
    ch2_rxvalid : out STD_LOGIC;
    ch2_tx10gstat : out STD_LOGIC;
    ch2_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txcomfinish : out STD_LOGIC;
    ch2_txdccdone : out STD_LOGIC;
    ch2_txdlyalignerr : out STD_LOGIC;
    ch2_txdlyalignprog : out STD_LOGIC;
    ch2_txoutclk : out STD_LOGIC;
    ch2_txphaligndone : out STD_LOGIC;
    ch2_txphalignerr : out STD_LOGIC;
    ch2_txphalignoutrsvd : out STD_LOGIC;
    ch2_txphdlyresetdone : out STD_LOGIC;
    ch2_txphsetinitdone : out STD_LOGIC;
    ch2_txphshift180done : out STD_LOGIC;
    ch2_txpmaresetdone : out STD_LOGIC;
    ch2_txprogdivresetdone : out STD_LOGIC;
    ch2_txresetdone : out STD_LOGIC;
    ch2_txsyncdone : out STD_LOGIC;
    ch3_bufgtce : out STD_LOGIC;
    ch3_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch3_bufgtrst : out STD_LOGIC;
    ch3_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_cfokovrdrdy0 : out STD_LOGIC;
    ch3_cfokovrdrdy1 : out STD_LOGIC;
    ch3_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch3_dmonitoroutclk : out STD_LOGIC;
    ch3_eyescandataerror : out STD_LOGIC;
    ch3_iloresetdone : out STD_LOGIC;
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_phyready : out STD_LOGIC;
    ch3_phystatus : out STD_LOGIC;
    ch3_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_resetexception : out STD_LOGIC;
    ch3_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxbyteisaligned : out STD_LOGIC;
    ch3_rxbyterealign : out STD_LOGIC;
    ch3_rxcdrlock : out STD_LOGIC;
    ch3_rxcdrphdone : out STD_LOGIC;
    ch3_rxchanbondseq : out STD_LOGIC;
    ch3_rxchanisaligned : out STD_LOGIC;
    ch3_rxchanrealign : out STD_LOGIC;
    ch3_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxcominitdet : out STD_LOGIC;
    ch3_rxcommadet : out STD_LOGIC;
    ch3_rxcomsasdet : out STD_LOGIC;
    ch3_rxcomwakedet : out STD_LOGIC;
    ch3_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxdccdone : out STD_LOGIC;
    ch3_rxdlyalignerr : out STD_LOGIC;
    ch3_rxdlyalignprog : out STD_LOGIC;
    ch3_rxelecidle : out STD_LOGIC;
    ch3_rxfinealigndone : out STD_LOGIC;
    ch3_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxosintdone : out STD_LOGIC;
    ch3_rxosintstarted : out STD_LOGIC;
    ch3_rxosintstrobedone : out STD_LOGIC;
    ch3_rxosintstrobestarted : out STD_LOGIC;
    ch3_rxoutclk : out STD_LOGIC;
    ch3_rxphaligndone : out STD_LOGIC;
    ch3_rxphalignerr : out STD_LOGIC;
    ch3_rxphdlyresetdone : out STD_LOGIC;
    ch3_rxphsetinitdone : out STD_LOGIC;
    ch3_rxphshift180done : out STD_LOGIC;
    ch3_rxpmaresetdone : out STD_LOGIC;
    ch3_rxprbserr : out STD_LOGIC;
    ch3_rxprbslocked : out STD_LOGIC;
    ch3_rxprogdivresetdone : out STD_LOGIC;
    ch3_rxresetdone : out STD_LOGIC;
    ch3_rxsliderdy : out STD_LOGIC;
    ch3_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxsyncdone : out STD_LOGIC;
    ch3_rxvalid : out STD_LOGIC;
    ch3_tx10gstat : out STD_LOGIC;
    ch3_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txcomfinish : out STD_LOGIC;
    ch3_txdccdone : out STD_LOGIC;
    ch3_txdlyalignerr : out STD_LOGIC;
    ch3_txdlyalignprog : out STD_LOGIC;
    ch3_txoutclk : out STD_LOGIC;
    ch3_txphaligndone : out STD_LOGIC;
    ch3_txphalignerr : out STD_LOGIC;
    ch3_txphalignoutrsvd : out STD_LOGIC;
    ch3_txphdlyresetdone : out STD_LOGIC;
    ch3_txphsetinitdone : out STD_LOGIC;
    ch3_txphshift180done : out STD_LOGIC;
    ch3_txpmaresetdone : out STD_LOGIC;
    ch3_txprogdivresetdone : out STD_LOGIC;
    ch3_txresetdone : out STD_LOGIC;
    ch3_txsyncdone : out STD_LOGIC;
    correcterr : out STD_LOGIC;
    ctrlrsvdout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    debugtracetdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    debugtracetvalid : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gtpowergood : out STD_LOGIC;
    hsclk0_lcpllfbclklost : out STD_LOGIC;
    hsclk0_lcplllock : out STD_LOGIC;
    hsclk0_lcpllrefclklost : out STD_LOGIC;
    hsclk0_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk0_lcpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllfbclklost : out STD_LOGIC;
    hsclk0_rplllock : out STD_LOGIC;
    hsclk0_rpllrefclklost : out STD_LOGIC;
    hsclk0_rpllrefclkmonitor : out STD_LOGIC;
    hsclk0_rpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rxrecclkout0 : out STD_LOGIC;
    hsclk0_rxrecclkout1 : out STD_LOGIC;
    hsclk0_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_lcpllfbclklost : out STD_LOGIC;
    hsclk1_lcplllock : out STD_LOGIC;
    hsclk1_lcpllrefclklost : out STD_LOGIC;
    hsclk1_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk1_lcpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllfbclklost : out STD_LOGIC;
    hsclk1_rplllock : out STD_LOGIC;
    hsclk1_rpllrefclklost : out STD_LOGIC;
    hsclk1_rpllrefclkmonitor : out STD_LOGIC;
    hsclk1_rpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rxrecclkout0 : out STD_LOGIC;
    hsclk1_rxrecclkout1 : out STD_LOGIC;
    hsclk1_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipenorthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    refclk0_clktestsigint : out STD_LOGIC;
    refclk0_gtrefclkpdint : out STD_LOGIC;
    refclk1_clktestsigint : out STD_LOGIC;
    refclk1_gtrefclkpdint : out STD_LOGIC;
    resetdone_northout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginreqack : out STD_LOGIC;
    rxmarginrescmd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreslanenum : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginrespayld : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginresreq : out STD_LOGIC;
    rxpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    trigackin0 : out STD_LOGIC;
    trigout0 : out STD_LOGIC;
    txpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ubinterrupt : out STD_LOGIC;
    ubtxuart : out STD_LOGIC;
    uncorrecterr : out STD_LOGIC;
    altclk : in STD_LOGIC;
    apb3clk : in STD_LOGIC;
    apb3paddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    apb3penable : in STD_LOGIC;
    apb3presetn : in STD_LOGIC;
    apb3psel : in STD_LOGIC;
    apb3pwdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3pwrite : in STD_LOGIC;
    s_axi_lite_clk : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    bgbypassb : in STD_LOGIC;
    bgmonitorenb : in STD_LOGIC;
    bgpdb : in STD_LOGIC;
    bgrcalovrd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb : in STD_LOGIC;
    ch0_cdrbmcdrreq : in STD_LOGIC;
    ch0_cdrfreqos : in STD_LOGIC;
    ch0_cdrincpctrl : in STD_LOGIC;
    ch0_cdrstepdir : in STD_LOGIC;
    ch0_cdrstepsq : in STD_LOGIC;
    ch0_cdrstepsx : in STD_LOGIC;
    ch0_cfokovrdfinish : in STD_LOGIC;
    ch0_cfokovrdpulse : in STD_LOGIC;
    ch0_cfokovrdstart : in STD_LOGIC;
    ch0_clkrsvd0 : in STD_LOGIC;
    ch0_clkrsvd1 : in STD_LOGIC;
    ch0_dmonfiforeset : in STD_LOGIC;
    ch0_dmonitorclk : in STD_LOGIC;
    ch0_eyescanreset : in STD_LOGIC;
    ch0_eyescantrigger : in STD_LOGIC;
    ch0_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_gtrxreset : in STD_LOGIC;
    ch0_gttxreset : in STD_LOGIC;
    ch0_hsdppcsreset : in STD_LOGIC;
    ch0_iloreset : in STD_LOGIC;
    ch0_iloresetmask : in STD_LOGIC;
    ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_pcierstb : in STD_LOGIC;
    ch0_phyesmadaptsave : in STD_LOGIC;
    ch0_rxcdrhold : in STD_LOGIC;
    ch0_rxcdrovrden : in STD_LOGIC;
    ch0_rxcdrreset : in STD_LOGIC;
    ch0_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxdapicodeovrden : in STD_LOGIC;
    ch0_rxdapicodereset : in STD_LOGIC;
    ch0_rxdlyalignreq : in STD_LOGIC;
    ch0_rxeqtraining : in STD_LOGIC;
    ch0_rxgearboxslip : in STD_LOGIC;
    ch0_rxlatclk : in STD_LOGIC;
    ch0_rxlpmen : in STD_LOGIC;
    ch0_rxmldchaindone : in STD_LOGIC;
    ch0_rxmldchainreq : in STD_LOGIC;
    ch0_rxmlfinealignreq : in STD_LOGIC;
    ch0_rxoobreset : in STD_LOGIC;
    ch0_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphalignreq : in STD_LOGIC;
    ch0_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphdlypd : in STD_LOGIC;
    ch0_rxphdlyreset : in STD_LOGIC;
    ch0_rxphsetinitreq : in STD_LOGIC;
    ch0_rxphshift180 : in STD_LOGIC;
    ch0_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_rxpolarity : in STD_LOGIC;
    ch0_rxprbscntreset : in STD_LOGIC;
    ch0_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_rxprogdivreset : in STD_LOGIC;
    ch0_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxslide : in STD_LOGIC;
    ch0_rxsyncallin : in STD_LOGIC;
    ch0_rxtermination : in STD_LOGIC;
    ch0_rxuserrdy : in STD_LOGIC;
    ch0_rxusrclk : in STD_LOGIC;
    ch0_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch0_txcominit : in STD_LOGIC;
    ch0_txcomsas : in STD_LOGIC;
    ch0_txcomwake : in STD_LOGIC;
    ch0_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txdapicodeovrden : in STD_LOGIC;
    ch0_txdapicodereset : in STD_LOGIC;
    ch0_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txdetectrx : in STD_LOGIC;
    ch0_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txdlyalignreq : in STD_LOGIC;
    ch0_txelecidle : in STD_LOGIC;
    ch0_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_txinhibit : in STD_LOGIC;
    ch0_txlatclk : in STD_LOGIC;
    ch0_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txmldchaindone : in STD_LOGIC;
    ch0_txmldchainreq : in STD_LOGIC;
    ch0_txoneszeros : in STD_LOGIC;
    ch0_txpausedelayalign : in STD_LOGIC;
    ch0_txpcsresetmask : in STD_LOGIC;
    ch0_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txphalignreq : in STD_LOGIC;
    ch0_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txphdlypd : in STD_LOGIC;
    ch0_txphdlyreset : in STD_LOGIC;
    ch0_txphdlytstclk : in STD_LOGIC;
    ch0_txphsetinitreq : in STD_LOGIC;
    ch0_txphshift180 : in STD_LOGIC;
    ch0_txpicodeovrden : in STD_LOGIC;
    ch0_txpicodereset : in STD_LOGIC;
    ch0_txpippmen : in STD_LOGIC;
    ch0_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txpisopd : in STD_LOGIC;
    ch0_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txpolarity : in STD_LOGIC;
    ch0_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txprbsforceerr : in STD_LOGIC;
    ch0_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txprogdivreset : in STD_LOGIC;
    ch0_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_txswing : in STD_LOGIC;
    ch0_txsyncallin : in STD_LOGIC;
    ch0_txuserrdy : in STD_LOGIC;
    ch0_txusrclk : in STD_LOGIC;
    ch1_cdrbmcdrreq : in STD_LOGIC;
    ch1_cdrfreqos : in STD_LOGIC;
    ch1_cdrincpctrl : in STD_LOGIC;
    ch1_cdrstepdir : in STD_LOGIC;
    ch1_cdrstepsq : in STD_LOGIC;
    ch1_cdrstepsx : in STD_LOGIC;
    ch1_cfokovrdfinish : in STD_LOGIC;
    ch1_cfokovrdpulse : in STD_LOGIC;
    ch1_cfokovrdstart : in STD_LOGIC;
    ch1_clkrsvd0 : in STD_LOGIC;
    ch1_clkrsvd1 : in STD_LOGIC;
    ch1_dmonfiforeset : in STD_LOGIC;
    ch1_dmonitorclk : in STD_LOGIC;
    ch1_eyescanreset : in STD_LOGIC;
    ch1_eyescantrigger : in STD_LOGIC;
    ch1_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_gtrxreset : in STD_LOGIC;
    ch1_gttxreset : in STD_LOGIC;
    ch1_hsdppcsreset : in STD_LOGIC;
    ch1_iloreset : in STD_LOGIC;
    ch1_iloresetmask : in STD_LOGIC;
    ch1_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_pcierstb : in STD_LOGIC;
    ch1_phyesmadaptsave : in STD_LOGIC;
    ch1_rxcdrhold : in STD_LOGIC;
    ch1_rxcdrovrden : in STD_LOGIC;
    ch1_rxcdrreset : in STD_LOGIC;
    ch1_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxdapicodeovrden : in STD_LOGIC;
    ch1_rxdapicodereset : in STD_LOGIC;
    ch1_rxdlyalignreq : in STD_LOGIC;
    ch1_rxeqtraining : in STD_LOGIC;
    ch1_rxgearboxslip : in STD_LOGIC;
    ch1_rxlatclk : in STD_LOGIC;
    ch1_rxlpmen : in STD_LOGIC;
    ch1_rxmldchaindone : in STD_LOGIC;
    ch1_rxmldchainreq : in STD_LOGIC;
    ch1_rxmlfinealignreq : in STD_LOGIC;
    ch1_rxoobreset : in STD_LOGIC;
    ch1_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphalignreq : in STD_LOGIC;
    ch1_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphdlypd : in STD_LOGIC;
    ch1_rxphdlyreset : in STD_LOGIC;
    ch1_rxphsetinitreq : in STD_LOGIC;
    ch1_rxphshift180 : in STD_LOGIC;
    ch1_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_rxpolarity : in STD_LOGIC;
    ch1_rxprbscntreset : in STD_LOGIC;
    ch1_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_rxprogdivreset : in STD_LOGIC;
    ch1_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxslide : in STD_LOGIC;
    ch1_rxsyncallin : in STD_LOGIC;
    ch1_rxtermination : in STD_LOGIC;
    ch1_rxuserrdy : in STD_LOGIC;
    ch1_rxusrclk : in STD_LOGIC;
    ch1_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch1_txcominit : in STD_LOGIC;
    ch1_txcomsas : in STD_LOGIC;
    ch1_txcomwake : in STD_LOGIC;
    ch1_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txdapicodeovrden : in STD_LOGIC;
    ch1_txdapicodereset : in STD_LOGIC;
    ch1_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txdetectrx : in STD_LOGIC;
    ch1_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txdlyalignreq : in STD_LOGIC;
    ch1_txelecidle : in STD_LOGIC;
    ch1_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_txinhibit : in STD_LOGIC;
    ch1_txlatclk : in STD_LOGIC;
    ch1_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txmldchaindone : in STD_LOGIC;
    ch1_txmldchainreq : in STD_LOGIC;
    ch1_txoneszeros : in STD_LOGIC;
    ch1_txpausedelayalign : in STD_LOGIC;
    ch1_txpcsresetmask : in STD_LOGIC;
    ch1_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txphalignreq : in STD_LOGIC;
    ch1_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txphdlypd : in STD_LOGIC;
    ch1_txphdlyreset : in STD_LOGIC;
    ch1_txphdlytstclk : in STD_LOGIC;
    ch1_txphsetinitreq : in STD_LOGIC;
    ch1_txphshift180 : in STD_LOGIC;
    ch1_txpicodeovrden : in STD_LOGIC;
    ch1_txpicodereset : in STD_LOGIC;
    ch1_txpippmen : in STD_LOGIC;
    ch1_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txpisopd : in STD_LOGIC;
    ch1_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txpolarity : in STD_LOGIC;
    ch1_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txprbsforceerr : in STD_LOGIC;
    ch1_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txprogdivreset : in STD_LOGIC;
    ch1_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_txswing : in STD_LOGIC;
    ch1_txsyncallin : in STD_LOGIC;
    ch1_txuserrdy : in STD_LOGIC;
    ch1_txusrclk : in STD_LOGIC;
    ch2_cdrbmcdrreq : in STD_LOGIC;
    ch2_cdrfreqos : in STD_LOGIC;
    ch2_cdrincpctrl : in STD_LOGIC;
    ch2_cdrstepdir : in STD_LOGIC;
    ch2_cdrstepsq : in STD_LOGIC;
    ch2_cdrstepsx : in STD_LOGIC;
    ch2_cfokovrdfinish : in STD_LOGIC;
    ch2_cfokovrdpulse : in STD_LOGIC;
    ch2_cfokovrdstart : in STD_LOGIC;
    ch2_clkrsvd0 : in STD_LOGIC;
    ch2_clkrsvd1 : in STD_LOGIC;
    ch2_dmonfiforeset : in STD_LOGIC;
    ch2_dmonitorclk : in STD_LOGIC;
    ch2_eyescanreset : in STD_LOGIC;
    ch2_eyescantrigger : in STD_LOGIC;
    ch2_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_gtrxreset : in STD_LOGIC;
    ch2_gttxreset : in STD_LOGIC;
    ch2_hsdppcsreset : in STD_LOGIC;
    ch2_iloreset : in STD_LOGIC;
    ch2_iloresetmask : in STD_LOGIC;
    ch2_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_pcierstb : in STD_LOGIC;
    ch2_phyesmadaptsave : in STD_LOGIC;
    ch2_rxcdrhold : in STD_LOGIC;
    ch2_rxcdrovrden : in STD_LOGIC;
    ch2_rxcdrreset : in STD_LOGIC;
    ch2_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxdapicodeovrden : in STD_LOGIC;
    ch2_rxdapicodereset : in STD_LOGIC;
    ch2_rxdlyalignreq : in STD_LOGIC;
    ch2_rxeqtraining : in STD_LOGIC;
    ch2_rxgearboxslip : in STD_LOGIC;
    ch2_rxlatclk : in STD_LOGIC;
    ch2_rxlpmen : in STD_LOGIC;
    ch2_rxmldchaindone : in STD_LOGIC;
    ch2_rxmldchainreq : in STD_LOGIC;
    ch2_rxmlfinealignreq : in STD_LOGIC;
    ch2_rxoobreset : in STD_LOGIC;
    ch2_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphalignreq : in STD_LOGIC;
    ch2_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphdlypd : in STD_LOGIC;
    ch2_rxphdlyreset : in STD_LOGIC;
    ch2_rxphsetinitreq : in STD_LOGIC;
    ch2_rxphshift180 : in STD_LOGIC;
    ch2_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_rxpolarity : in STD_LOGIC;
    ch2_rxprbscntreset : in STD_LOGIC;
    ch2_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_rxprogdivreset : in STD_LOGIC;
    ch2_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxslide : in STD_LOGIC;
    ch2_rxsyncallin : in STD_LOGIC;
    ch2_rxtermination : in STD_LOGIC;
    ch2_rxuserrdy : in STD_LOGIC;
    ch2_rxusrclk : in STD_LOGIC;
    ch2_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch2_txcominit : in STD_LOGIC;
    ch2_txcomsas : in STD_LOGIC;
    ch2_txcomwake : in STD_LOGIC;
    ch2_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txdapicodeovrden : in STD_LOGIC;
    ch2_txdapicodereset : in STD_LOGIC;
    ch2_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txdetectrx : in STD_LOGIC;
    ch2_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txdlyalignreq : in STD_LOGIC;
    ch2_txelecidle : in STD_LOGIC;
    ch2_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_txinhibit : in STD_LOGIC;
    ch2_txlatclk : in STD_LOGIC;
    ch2_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txmldchaindone : in STD_LOGIC;
    ch2_txmldchainreq : in STD_LOGIC;
    ch2_txoneszeros : in STD_LOGIC;
    ch2_txpausedelayalign : in STD_LOGIC;
    ch2_txpcsresetmask : in STD_LOGIC;
    ch2_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txphalignreq : in STD_LOGIC;
    ch2_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txphdlypd : in STD_LOGIC;
    ch2_txphdlyreset : in STD_LOGIC;
    ch2_txphdlytstclk : in STD_LOGIC;
    ch2_txphsetinitreq : in STD_LOGIC;
    ch2_txphshift180 : in STD_LOGIC;
    ch2_txpicodeovrden : in STD_LOGIC;
    ch2_txpicodereset : in STD_LOGIC;
    ch2_txpippmen : in STD_LOGIC;
    ch2_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txpisopd : in STD_LOGIC;
    ch2_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txpolarity : in STD_LOGIC;
    ch2_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txprbsforceerr : in STD_LOGIC;
    ch2_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txprogdivreset : in STD_LOGIC;
    ch2_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_txswing : in STD_LOGIC;
    ch2_txsyncallin : in STD_LOGIC;
    ch2_txuserrdy : in STD_LOGIC;
    ch2_txusrclk : in STD_LOGIC;
    ch3_cdrbmcdrreq : in STD_LOGIC;
    ch3_cdrfreqos : in STD_LOGIC;
    ch3_cdrincpctrl : in STD_LOGIC;
    ch3_cdrstepdir : in STD_LOGIC;
    ch3_cdrstepsq : in STD_LOGIC;
    ch3_cdrstepsx : in STD_LOGIC;
    ch3_cfokovrdfinish : in STD_LOGIC;
    ch3_cfokovrdpulse : in STD_LOGIC;
    ch3_cfokovrdstart : in STD_LOGIC;
    ch3_clkrsvd0 : in STD_LOGIC;
    ch3_clkrsvd1 : in STD_LOGIC;
    ch3_dmonfiforeset : in STD_LOGIC;
    ch3_dmonitorclk : in STD_LOGIC;
    ch3_eyescanreset : in STD_LOGIC;
    ch3_eyescantrigger : in STD_LOGIC;
    ch3_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_gtrxreset : in STD_LOGIC;
    ch3_gttxreset : in STD_LOGIC;
    ch3_hsdppcsreset : in STD_LOGIC;
    ch3_iloreset : in STD_LOGIC;
    ch3_iloresetmask : in STD_LOGIC;
    ch3_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_pcierstb : in STD_LOGIC;
    ch3_phyesmadaptsave : in STD_LOGIC;
    ch3_rxcdrhold : in STD_LOGIC;
    ch3_rxcdrovrden : in STD_LOGIC;
    ch3_rxcdrreset : in STD_LOGIC;
    ch3_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxdapicodeovrden : in STD_LOGIC;
    ch3_rxdapicodereset : in STD_LOGIC;
    ch3_rxdlyalignreq : in STD_LOGIC;
    ch3_rxeqtraining : in STD_LOGIC;
    ch3_rxgearboxslip : in STD_LOGIC;
    ch3_rxlatclk : in STD_LOGIC;
    ch3_rxlpmen : in STD_LOGIC;
    ch3_rxmldchaindone : in STD_LOGIC;
    ch3_rxmldchainreq : in STD_LOGIC;
    ch3_rxmlfinealignreq : in STD_LOGIC;
    ch3_rxoobreset : in STD_LOGIC;
    ch3_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphalignreq : in STD_LOGIC;
    ch3_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphdlypd : in STD_LOGIC;
    ch3_rxphdlyreset : in STD_LOGIC;
    ch3_rxphsetinitreq : in STD_LOGIC;
    ch3_rxphshift180 : in STD_LOGIC;
    ch3_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_rxpolarity : in STD_LOGIC;
    ch3_rxprbscntreset : in STD_LOGIC;
    ch3_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_rxprogdivreset : in STD_LOGIC;
    ch3_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxslide : in STD_LOGIC;
    ch3_rxsyncallin : in STD_LOGIC;
    ch3_rxtermination : in STD_LOGIC;
    ch3_rxuserrdy : in STD_LOGIC;
    ch3_rxusrclk : in STD_LOGIC;
    ch3_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch3_txcominit : in STD_LOGIC;
    ch3_txcomsas : in STD_LOGIC;
    ch3_txcomwake : in STD_LOGIC;
    ch3_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txdapicodeovrden : in STD_LOGIC;
    ch3_txdapicodereset : in STD_LOGIC;
    ch3_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txdetectrx : in STD_LOGIC;
    ch3_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txdlyalignreq : in STD_LOGIC;
    ch3_txelecidle : in STD_LOGIC;
    ch3_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_txinhibit : in STD_LOGIC;
    ch3_txlatclk : in STD_LOGIC;
    ch3_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txmldchaindone : in STD_LOGIC;
    ch3_txmldchainreq : in STD_LOGIC;
    ch3_txoneszeros : in STD_LOGIC;
    ch3_txpausedelayalign : in STD_LOGIC;
    ch3_txpcsresetmask : in STD_LOGIC;
    ch3_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txphalignreq : in STD_LOGIC;
    ch3_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txphdlypd : in STD_LOGIC;
    ch3_txphdlyreset : in STD_LOGIC;
    ch3_txphdlytstclk : in STD_LOGIC;
    ch3_txphsetinitreq : in STD_LOGIC;
    ch3_txphshift180 : in STD_LOGIC;
    ch3_txpicodeovrden : in STD_LOGIC;
    ch3_txpicodereset : in STD_LOGIC;
    ch3_txpippmen : in STD_LOGIC;
    ch3_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txpisopd : in STD_LOGIC;
    ch3_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txpolarity : in STD_LOGIC;
    ch3_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txprbsforceerr : in STD_LOGIC;
    ch3_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txprogdivreset : in STD_LOGIC;
    ch3_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_txswing : in STD_LOGIC;
    ch3_txsyncallin : in STD_LOGIC;
    ch3_txuserrdy : in STD_LOGIC;
    ch3_txusrclk : in STD_LOGIC;
    ctrlrsvdin0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ctrlrsvdin1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    debugtraceclk : in STD_LOGIC;
    debugtraceready : in STD_LOGIC;
    gpi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    hsclk0_lcpllclkrsvd0 : in STD_LOGIC;
    hsclk0_lcpllclkrsvd1 : in STD_LOGIC;
    hsclk0_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllgtgrefclk : in STD_LOGIC;
    hsclk0_lcpllpd : in STD_LOGIC;
    hsclk0_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_lcpllreset : in STD_LOGIC;
    hsclk0_lcpllresetbypassmode : in STD_LOGIC;
    hsclk0_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk0_lcpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_lcpllsdmtoggle : in STD_LOGIC;
    hsclk0_rpllclkrsvd0 : in STD_LOGIC;
    hsclk0_rpllclkrsvd1 : in STD_LOGIC;
    hsclk0_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllgtgrefclk : in STD_LOGIC;
    hsclk0_rpllpd : in STD_LOGIC;
    hsclk0_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_rpllreset : in STD_LOGIC;
    hsclk0_rpllresetbypassmode : in STD_LOGIC;
    hsclk0_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk0_rpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_rpllsdmtoggle : in STD_LOGIC;
    hsclk1_lcpllclkrsvd0 : in STD_LOGIC;
    hsclk1_lcpllclkrsvd1 : in STD_LOGIC;
    hsclk1_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllgtgrefclk : in STD_LOGIC;
    hsclk1_lcpllpd : in STD_LOGIC;
    hsclk1_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_lcpllreset : in STD_LOGIC;
    hsclk1_lcpllresetbypassmode : in STD_LOGIC;
    hsclk1_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_lcpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_lcpllsdmtoggle : in STD_LOGIC;
    hsclk1_rpllclkrsvd0 : in STD_LOGIC;
    hsclk1_rpllclkrsvd1 : in STD_LOGIC;
    hsclk1_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllgtgrefclk : in STD_LOGIC;
    hsclk1_rpllpd : in STD_LOGIC;
    hsclk1_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_rpllreset : in STD_LOGIC;
    hsclk1_rpllresetbypassmode : in STD_LOGIC;
    hsclk1_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_rpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_rpllsdmtoggle : in STD_LOGIC;
    pcielinkreachtarget : in STD_LOGIC;
    pcieltssm : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipenorthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rcalenb : in STD_LOGIC;
    refclk0_clktestsig : in STD_LOGIC;
    refclk0_gtrefclkpd : in STD_LOGIC;
    refclk1_clktestsig : in STD_LOGIC;
    refclk1_gtrefclkpd : in STD_LOGIC;
    resetdone_northin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginclk : in STD_LOGIC;
    rxmarginreqcmd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreqlanenum : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginreqpayld : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginreqreq : in STD_LOGIC;
    rxmarginresack : in STD_LOGIC;
    rxpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trigackout0 : in STD_LOGIC;
    trigin0 : in STD_LOGIC;
    txpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ubenable : in STD_LOGIC;
    ubintr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ubiolmbrst : in STD_LOGIC;
    ubmbrst : in STD_LOGIC;
    ubrxuart : in STD_LOGIC;
    ch0_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GT_REFCLK0 : in STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_rxmstdatapathreset : in STD_LOGIC;
    ch1_rxmstdatapathreset : in STD_LOGIC;
    ch2_rxmstdatapathreset : in STD_LOGIC;
    ch3_rxmstdatapathreset : in STD_LOGIC;
    ch0_txmstdatapathreset : in STD_LOGIC;
    ch1_txmstdatapathreset : in STD_LOGIC;
    ch2_txmstdatapathreset : in STD_LOGIC;
    ch3_txmstdatapathreset : in STD_LOGIC;
    ch0_rxmstreset : in STD_LOGIC;
    ch1_rxmstreset : in STD_LOGIC;
    ch2_rxmstreset : in STD_LOGIC;
    ch3_rxmstreset : in STD_LOGIC;
    ch0_rxmstresetdone : out STD_LOGIC;
    ch1_rxmstresetdone : out STD_LOGIC;
    ch2_rxmstresetdone : out STD_LOGIC;
    ch3_rxmstresetdone : out STD_LOGIC;
    ch0_txmstreset : in STD_LOGIC;
    ch1_txmstreset : in STD_LOGIC;
    ch2_txmstreset : in STD_LOGIC;
    ch3_txmstreset : in STD_LOGIC;
    ch0_txmstresetdone : out STD_LOGIC;
    ch1_txmstresetdone : out STD_LOGIC;
    ch2_txmstresetdone : out STD_LOGIC;
    ch3_txmstresetdone : out STD_LOGIC
  );
  attribute A_CFG0 : integer;
  attribute A_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1856;
  attribute A_CFG1 : integer;
  attribute A_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1313754754;
  attribute A_CFG2 : integer;
  attribute A_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1610612736;
  attribute A_CFG3 : integer;
  attribute A_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -536870912;
  attribute A_CFG4 : integer;
  attribute A_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -536870912;
  attribute A_CFG5 : integer;
  attribute A_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -536870912;
  attribute CH0_ADAPT_APT_CFG : integer;
  attribute CH0_ADAPT_APT_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_ADAPT_CAL_CFG : integer;
  attribute CH0_ADAPT_CAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2115083264;
  attribute CH0_ADAPT_DFE_CFG : integer;
  attribute CH0_ADAPT_DFE_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 64;
  attribute CH0_ADAPT_GC_CFG0 : integer;
  attribute CH0_ADAPT_GC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9441392;
  attribute CH0_ADAPT_GC_CFG1 : integer;
  attribute CH0_ADAPT_GC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178259936;
  attribute CH0_ADAPT_GC_CFG2 : integer;
  attribute CH0_ADAPT_GC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097384;
  attribute CH0_ADAPT_GC_CFG3 : integer;
  attribute CH0_ADAPT_GC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178258912;
  attribute CH0_ADAPT_GEN_CFG0 : integer;
  attribute CH0_ADAPT_GEN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3276800;
  attribute CH0_ADAPT_GEN_CFG1 : integer;
  attribute CH0_ADAPT_GEN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_ADAPT_GEN_CFG2 : integer;
  attribute CH0_ADAPT_GEN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2013265921;
  attribute CH0_ADAPT_GEN_CFG3 : integer;
  attribute CH0_ADAPT_GEN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 268435456;
  attribute CH0_ADAPT_H01_CFG : integer;
  attribute CH0_ADAPT_H01_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 18875040;
  attribute CH0_ADAPT_H23_CFG : integer;
  attribute CH0_ADAPT_H23_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH0_ADAPT_H45_CFG : integer;
  attribute CH0_ADAPT_H45_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH0_ADAPT_H67_CFG : integer;
  attribute CH0_ADAPT_H67_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH0_ADAPT_H89_CFG : integer;
  attribute CH0_ADAPT_H89_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH0_ADAPT_HAB_CFG : integer;
  attribute CH0_ADAPT_HAB_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH0_ADAPT_HCD_CFG : integer;
  attribute CH0_ADAPT_HCD_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH0_ADAPT_HEF_CFG : integer;
  attribute CH0_ADAPT_HEF_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263904;
  attribute CH0_ADAPT_KH_CFG0 : integer;
  attribute CH0_ADAPT_KH_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537427519;
  attribute CH0_ADAPT_KH_CFG1 : integer;
  attribute CH0_ADAPT_KH_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_ADAPT_KH_CFG2 : integer;
  attribute CH0_ADAPT_KH_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH0_ADAPT_KH_CFG3 : integer;
  attribute CH0_ADAPT_KH_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_ADAPT_KH_CFG4 : integer;
  attribute CH0_ADAPT_KH_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31648;
  attribute CH0_ADAPT_KH_CFG5 : integer;
  attribute CH0_ADAPT_KH_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_ADAPT_KL_CFG0 : integer;
  attribute CH0_ADAPT_KL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 32288;
  attribute CH0_ADAPT_KL_CFG1 : integer;
  attribute CH0_ADAPT_KL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH0_ADAPT_LCK_CFG0 : integer;
  attribute CH0_ADAPT_LCK_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH0_ADAPT_LCK_CFG1 : integer;
  attribute CH0_ADAPT_LCK_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH0_ADAPT_LCK_CFG2 : integer;
  attribute CH0_ADAPT_LCK_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_ADAPT_LCK_CFG3 : integer;
  attribute CH0_ADAPT_LCK_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_ADAPT_LOP_CFG : integer;
  attribute CH0_ADAPT_LOP_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -301988256;
  attribute CH0_ADAPT_OS_CFG : integer;
  attribute CH0_ADAPT_OS_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147483360;
  attribute CH0_CHCLK_ILO_CFG : integer;
  attribute CH0_CHCLK_ILO_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6553651;
  attribute CH0_CHCLK_MISC_CFG : integer;
  attribute CH0_CHCLK_MISC_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -125706465;
  attribute CH0_CHCLK_RSV_CFG : integer;
  attribute CH0_CHCLK_RSV_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_CHCLK_RXCAL_CFG : integer;
  attribute CH0_CHCLK_RXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 138166272;
  attribute CH0_CHCLK_RXCAL_CFG1 : integer;
  attribute CH0_CHCLK_RXCAL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_CHCLK_RXCAL_CFG2 : integer;
  attribute CH0_CHCLK_RXCAL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_CHCLK_RXPI_CFG : integer;
  attribute CH0_CHCLK_RXPI_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5244940;
  attribute CH0_CHCLK_TXCAL_CFG : integer;
  attribute CH0_CHCLK_TXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194336;
  attribute CH0_CHCLK_TXPI_CFG0 : integer;
  attribute CH0_CHCLK_TXPI_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4655119;
  attribute CH0_CHL_RSV_CFG0 : integer;
  attribute CH0_CHL_RSV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1073741815;
  attribute CH0_CHL_RSV_CFG1 : integer;
  attribute CH0_CHL_RSV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_CHL_RSV_CFG2 : integer;
  attribute CH0_CHL_RSV_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_CHL_RSV_CFG3 : integer;
  attribute CH0_CHL_RSV_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_CHL_RSV_CFG4 : integer;
  attribute CH0_CHL_RSV_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_DA_CFG : integer;
  attribute CH0_DA_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 655370;
  attribute CH0_EYESCAN_CFG0 : integer;
  attribute CH0_EYESCAN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2048;
  attribute CH0_EYESCAN_CFG1 : integer;
  attribute CH0_EYESCAN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG10 : integer;
  attribute CH0_EYESCAN_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG11 : integer;
  attribute CH0_EYESCAN_CFG11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG12 : integer;
  attribute CH0_EYESCAN_CFG12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG13 : integer;
  attribute CH0_EYESCAN_CFG13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG14 : integer;
  attribute CH0_EYESCAN_CFG14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG15 : integer;
  attribute CH0_EYESCAN_CFG15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG16 : integer;
  attribute CH0_EYESCAN_CFG16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG2 : integer;
  attribute CH0_EYESCAN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG3 : integer;
  attribute CH0_EYESCAN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG4 : integer;
  attribute CH0_EYESCAN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG5 : integer;
  attribute CH0_EYESCAN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG6 : integer;
  attribute CH0_EYESCAN_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG7 : integer;
  attribute CH0_EYESCAN_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG8 : integer;
  attribute CH0_EYESCAN_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_EYESCAN_CFG9 : integer;
  attribute CH0_EYESCAN_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_FABRIC_INTF_CFG0 : integer;
  attribute CH0_FABRIC_INTF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -20973573;
  attribute CH0_FABRIC_INTF_CFG1 : integer;
  attribute CH0_FABRIC_INTF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33792;
  attribute CH0_FABRIC_INTF_CFG2 : integer;
  attribute CH0_FABRIC_INTF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537919472;
  attribute CH0_FABRIC_INTF_CFG3 : integer;
  attribute CH0_FABRIC_INTF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_FABRIC_INTF_CFG4 : integer;
  attribute CH0_FABRIC_INTF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 20480;
  attribute CH0_FABRIC_INTF_CFG5 : integer;
  attribute CH0_FABRIC_INTF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 25602;
  attribute CH0_INSTANTIATED : integer;
  attribute CH0_INSTANTIATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute CH0_MONITOR_CFG : integer;
  attribute CH0_MONITOR_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_PIPE_CTRL_CFG0 : integer;
  attribute CH0_PIPE_CTRL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 280672;
  attribute CH0_PIPE_CTRL_CFG1 : integer;
  attribute CH0_PIPE_CTRL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097811;
  attribute CH0_PIPE_CTRL_CFG10 : integer;
  attribute CH0_PIPE_CTRL_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 85983215;
  attribute CH0_PIPE_CTRL_CFG2 : integer;
  attribute CH0_PIPE_CTRL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9950092;
  attribute CH0_PIPE_CTRL_CFG3 : integer;
  attribute CH0_PIPE_CTRL_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 77070639;
  attribute CH0_PIPE_CTRL_CFG4 : integer;
  attribute CH0_PIPE_CTRL_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4456448;
  attribute CH0_PIPE_CTRL_CFG5 : integer;
  attribute CH0_PIPE_CTRL_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 536870912;
  attribute CH0_PIPE_CTRL_CFG6 : integer;
  attribute CH0_PIPE_CTRL_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1032847460;
  attribute CH0_PIPE_CTRL_CFG7 : integer;
  attribute CH0_PIPE_CTRL_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 68276509;
  attribute CH0_PIPE_CTRL_CFG8 : integer;
  attribute CH0_PIPE_CTRL_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33841432;
  attribute CH0_PIPE_CTRL_CFG9 : integer;
  attribute CH0_PIPE_CTRL_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2138046464;
  attribute CH0_PIPE_TX_EQ_CFG0 : integer;
  attribute CH0_PIPE_TX_EQ_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 175467480;
  attribute CH0_PIPE_TX_EQ_CFG1 : integer;
  attribute CH0_PIPE_TX_EQ_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 152233553;
  attribute CH0_PIPE_TX_EQ_CFG2 : integer;
  attribute CH0_PIPE_TX_EQ_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 8258;
  attribute CH0_PIPE_TX_EQ_CFG3 : integer;
  attribute CH0_PIPE_TX_EQ_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 402;
  attribute CH0_RESET_BYP_HDSHK_CFG : integer;
  attribute CH0_RESET_BYP_HDSHK_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_RESET_CFG : integer;
  attribute CH0_RESET_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 135266341;
  attribute CH0_RESET_LOOPER_ID_CFG : integer;
  attribute CH0_RESET_LOOPER_ID_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2113632;
  attribute CH0_RESET_LOOP_ID_CFG0 : integer;
  attribute CH0_RESET_LOOP_ID_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 528;
  attribute CH0_RESET_LOOP_ID_CFG1 : integer;
  attribute CH0_RESET_LOOP_ID_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 106181136;
  attribute CH0_RESET_LOOP_ID_CFG2 : integer;
  attribute CH0_RESET_LOOP_ID_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17185;
  attribute CH0_RESET_TIME_CFG0 : integer;
  attribute CH0_RESET_TIME_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636801;
  attribute CH0_RESET_TIME_CFG1 : integer;
  attribute CH0_RESET_TIME_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH0_RESET_TIME_CFG2 : integer;
  attribute CH0_RESET_TIME_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH0_RESET_TIME_CFG3 : integer;
  attribute CH0_RESET_TIME_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2063064031;
  attribute CH0_RXOUTCLK_FREQ : string;
  attribute CH0_RXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH0_RXOUTCLK_REF_FREQ : string;
  attribute CH0_RXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH0_RXOUTCLK_REF_SOURCE : string;
  attribute CH0_RXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_RX_CDR_CFG0 : integer;
  attribute CH0_RX_CDR_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1274740670;
  attribute CH0_RX_CDR_CFG1 : integer;
  attribute CH0_RX_CDR_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1610612992;
  attribute CH0_RX_CDR_CFG2 : integer;
  attribute CH0_RX_CDR_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 134236745;
  attribute CH0_RX_CDR_CFG3 : integer;
  attribute CH0_RX_CDR_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 744694;
  attribute CH0_RX_CDR_CFG4 : integer;
  attribute CH0_RX_CDR_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 607924224;
  attribute CH0_RX_CRC_CFG0 : integer;
  attribute CH0_RX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30848;
  attribute CH0_RX_CRC_CFG1 : integer;
  attribute CH0_RX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH0_RX_CRC_CFG2 : integer;
  attribute CH0_RX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH0_RX_CRC_CFG3 : integer;
  attribute CH0_RX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH0_RX_CTLE_CFG0 : integer;
  attribute CH0_RX_CTLE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31195392;
  attribute CH0_RX_CTLE_CFG1 : integer;
  attribute CH0_RX_CTLE_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH0_RX_DACI2V_CFG0 : integer;
  attribute CH0_RX_DACI2V_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67145418;
  attribute CH0_RX_DFE_CFG0 : integer;
  attribute CH0_RX_DFE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -805153784;
  attribute CH0_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4204412;
  attribute CH0_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute CH0_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1612709888;
  attribute CH0_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1048576;
  attribute CH0_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67108869;
  attribute CH0_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH0_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH0_RX_MISC_CFG0 : integer;
  attribute CH0_RX_MISC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1342177280;
  attribute CH0_RX_OOB_CFG0 : integer;
  attribute CH0_RX_OOB_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 609534468;
  attribute CH0_RX_OOB_CFG1 : integer;
  attribute CH0_RX_OOB_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16925124;
  attribute CH0_RX_PAD_CFG0 : integer;
  attribute CH0_RX_PAD_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_RX_PAD_CFG1 : integer;
  attribute CH0_RX_PAD_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 272910714;
  attribute CH0_RX_PCS_CFG0 : integer;
  attribute CH0_RX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674623792;
  attribute CH0_RX_PCS_CFG1 : integer;
  attribute CH0_RX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1274804224;
  attribute CH0_RX_PCS_CFG2 : integer;
  attribute CH0_RX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 241;
  attribute CH0_RX_PCS_CFG3 : integer;
  attribute CH0_RX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 471404303;
  attribute CH0_RX_PCS_CFG4 : integer;
  attribute CH0_RX_PCS_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1115725826;
  attribute CH0_RX_PHALIGN_CFG0 : integer;
  attribute CH0_RX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1146883;
  attribute CH0_RX_PHALIGN_CFG1 : integer;
  attribute CH0_RX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1485013002;
  attribute CH0_RX_PHALIGN_CFG2 : integer;
  attribute CH0_RX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 117248;
  attribute CH0_RX_PHALIGN_CFG3 : integer;
  attribute CH0_RX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1476624384;
  attribute CH0_RX_PHALIGN_CFG4 : integer;
  attribute CH0_RX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 522;
  attribute CH0_RX_PHALIGN_CFG5 : integer;
  attribute CH0_RX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 50462720;
  attribute CH0_SIM_MODE : string;
  attribute CH0_SIM_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "FAST";
  attribute CH0_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH0_SIM_RECEIVER_DETECT_PASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH0_SIM_RESET_SPEEDUP : string;
  attribute CH0_SIM_RESET_SPEEDUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "Z";
  attribute CH0_TXOUTCLK_FREQ : string;
  attribute CH0_TXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH0_TXOUTCLK_REF_FREQ : string;
  attribute CH0_TXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH0_TXOUTCLK_REF_SOURCE : string;
  attribute CH0_TXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_TX_10G_CFG0 : integer;
  attribute CH0_TX_10G_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_TX_10G_CFG1 : integer;
  attribute CH0_TX_10G_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH0_TX_10G_CFG2 : integer;
  attribute CH0_TX_10G_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_TX_10G_CFG3 : integer;
  attribute CH0_TX_10G_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_TX_ANA_CFG0 : integer;
  attribute CH0_TX_ANA_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 208;
  attribute CH0_TX_CRC_CFG0 : integer;
  attribute CH0_TX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30720;
  attribute CH0_TX_CRC_CFG1 : integer;
  attribute CH0_TX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH0_TX_CRC_CFG2 : integer;
  attribute CH0_TX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH0_TX_CRC_CFG3 : integer;
  attribute CH0_TX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH0_TX_DRV_CFG0 : integer;
  attribute CH0_TX_DRV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194304;
  attribute CH0_TX_DRV_CFG1 : integer;
  attribute CH0_TX_DRV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6144;
  attribute CH0_TX_PCS_CFG0 : integer;
  attribute CH0_TX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1650458929;
  attribute CH0_TX_PCS_CFG1 : integer;
  attribute CH0_TX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674583932;
  attribute CH0_TX_PCS_CFG2 : integer;
  attribute CH0_TX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 357954218;
  attribute CH0_TX_PCS_CFG3 : integer;
  attribute CH0_TX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 699011;
  attribute CH0_TX_PHALIGN_CFG0 : integer;
  attribute CH0_TX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1146880;
  attribute CH0_TX_PHALIGN_CFG1 : integer;
  attribute CH0_TX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 46428165;
  attribute CH0_TX_PHALIGN_CFG2 : integer;
  attribute CH0_TX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 360504;
  attribute CH0_TX_PHALIGN_CFG3 : integer;
  attribute CH0_TX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH0_TX_PHALIGN_CFG4 : integer;
  attribute CH0_TX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 404095200;
  attribute CH0_TX_PHALIGN_CFG5 : integer;
  attribute CH0_TX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 256;
  attribute CH0_TX_PIPPM_CFG : integer;
  attribute CH0_TX_PIPPM_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33554432;
  attribute CH0_TX_SER_CFG0 : integer;
  attribute CH0_TX_SER_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_APT_CFG : integer;
  attribute CH1_ADAPT_APT_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_CAL_CFG : integer;
  attribute CH1_ADAPT_CAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2115083264;
  attribute CH1_ADAPT_DFE_CFG : integer;
  attribute CH1_ADAPT_DFE_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 64;
  attribute CH1_ADAPT_GC_CFG0 : integer;
  attribute CH1_ADAPT_GC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9441392;
  attribute CH1_ADAPT_GC_CFG1 : integer;
  attribute CH1_ADAPT_GC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178259936;
  attribute CH1_ADAPT_GC_CFG2 : integer;
  attribute CH1_ADAPT_GC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097384;
  attribute CH1_ADAPT_GC_CFG3 : integer;
  attribute CH1_ADAPT_GC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178258912;
  attribute CH1_ADAPT_GEN_CFG0 : integer;
  attribute CH1_ADAPT_GEN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3276800;
  attribute CH1_ADAPT_GEN_CFG1 : integer;
  attribute CH1_ADAPT_GEN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_GEN_CFG2 : integer;
  attribute CH1_ADAPT_GEN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2013265921;
  attribute CH1_ADAPT_GEN_CFG3 : integer;
  attribute CH1_ADAPT_GEN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 268435456;
  attribute CH1_ADAPT_H01_CFG : integer;
  attribute CH1_ADAPT_H01_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 18875040;
  attribute CH1_ADAPT_H23_CFG : integer;
  attribute CH1_ADAPT_H23_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH1_ADAPT_H45_CFG : integer;
  attribute CH1_ADAPT_H45_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH1_ADAPT_H67_CFG : integer;
  attribute CH1_ADAPT_H67_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH1_ADAPT_H89_CFG : integer;
  attribute CH1_ADAPT_H89_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH1_ADAPT_HAB_CFG : integer;
  attribute CH1_ADAPT_HAB_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH1_ADAPT_HCD_CFG : integer;
  attribute CH1_ADAPT_HCD_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH1_ADAPT_HEF_CFG : integer;
  attribute CH1_ADAPT_HEF_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263904;
  attribute CH1_ADAPT_KH_CFG0 : integer;
  attribute CH1_ADAPT_KH_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537427519;
  attribute CH1_ADAPT_KH_CFG1 : integer;
  attribute CH1_ADAPT_KH_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_KH_CFG2 : integer;
  attribute CH1_ADAPT_KH_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH1_ADAPT_KH_CFG3 : integer;
  attribute CH1_ADAPT_KH_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_KH_CFG4 : integer;
  attribute CH1_ADAPT_KH_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31648;
  attribute CH1_ADAPT_KH_CFG5 : integer;
  attribute CH1_ADAPT_KH_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_KL_CFG0 : integer;
  attribute CH1_ADAPT_KL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 32288;
  attribute CH1_ADAPT_KL_CFG1 : integer;
  attribute CH1_ADAPT_KL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH1_ADAPT_LCK_CFG0 : integer;
  attribute CH1_ADAPT_LCK_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH1_ADAPT_LCK_CFG1 : integer;
  attribute CH1_ADAPT_LCK_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH1_ADAPT_LCK_CFG2 : integer;
  attribute CH1_ADAPT_LCK_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_LCK_CFG3 : integer;
  attribute CH1_ADAPT_LCK_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_ADAPT_LOP_CFG : integer;
  attribute CH1_ADAPT_LOP_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -301988256;
  attribute CH1_ADAPT_OS_CFG : integer;
  attribute CH1_ADAPT_OS_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147483360;
  attribute CH1_CHCLK_ILO_CFG : integer;
  attribute CH1_CHCLK_ILO_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6553651;
  attribute CH1_CHCLK_MISC_CFG : integer;
  attribute CH1_CHCLK_MISC_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -125706465;
  attribute CH1_CHCLK_RSV_CFG : integer;
  attribute CH1_CHCLK_RSV_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_CHCLK_RXCAL_CFG : integer;
  attribute CH1_CHCLK_RXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 138166272;
  attribute CH1_CHCLK_RXCAL_CFG1 : integer;
  attribute CH1_CHCLK_RXCAL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_CHCLK_RXCAL_CFG2 : integer;
  attribute CH1_CHCLK_RXCAL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_CHCLK_RXPI_CFG : integer;
  attribute CH1_CHCLK_RXPI_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5244940;
  attribute CH1_CHCLK_TXCAL_CFG : integer;
  attribute CH1_CHCLK_TXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194336;
  attribute CH1_CHCLK_TXPI_CFG0 : integer;
  attribute CH1_CHCLK_TXPI_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4655119;
  attribute CH1_CHL_RSV_CFG0 : integer;
  attribute CH1_CHL_RSV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1073741815;
  attribute CH1_CHL_RSV_CFG1 : integer;
  attribute CH1_CHL_RSV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_CHL_RSV_CFG2 : integer;
  attribute CH1_CHL_RSV_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_CHL_RSV_CFG3 : integer;
  attribute CH1_CHL_RSV_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_CHL_RSV_CFG4 : integer;
  attribute CH1_CHL_RSV_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_DA_CFG : integer;
  attribute CH1_DA_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 655370;
  attribute CH1_EYESCAN_CFG0 : integer;
  attribute CH1_EYESCAN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2048;
  attribute CH1_EYESCAN_CFG1 : integer;
  attribute CH1_EYESCAN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG10 : integer;
  attribute CH1_EYESCAN_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG11 : integer;
  attribute CH1_EYESCAN_CFG11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG12 : integer;
  attribute CH1_EYESCAN_CFG12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG13 : integer;
  attribute CH1_EYESCAN_CFG13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG14 : integer;
  attribute CH1_EYESCAN_CFG14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG15 : integer;
  attribute CH1_EYESCAN_CFG15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG16 : integer;
  attribute CH1_EYESCAN_CFG16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG2 : integer;
  attribute CH1_EYESCAN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG3 : integer;
  attribute CH1_EYESCAN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG4 : integer;
  attribute CH1_EYESCAN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG5 : integer;
  attribute CH1_EYESCAN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG6 : integer;
  attribute CH1_EYESCAN_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG7 : integer;
  attribute CH1_EYESCAN_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG8 : integer;
  attribute CH1_EYESCAN_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_EYESCAN_CFG9 : integer;
  attribute CH1_EYESCAN_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_FABRIC_INTF_CFG0 : integer;
  attribute CH1_FABRIC_INTF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -20973573;
  attribute CH1_FABRIC_INTF_CFG1 : integer;
  attribute CH1_FABRIC_INTF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33792;
  attribute CH1_FABRIC_INTF_CFG2 : integer;
  attribute CH1_FABRIC_INTF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537919472;
  attribute CH1_FABRIC_INTF_CFG3 : integer;
  attribute CH1_FABRIC_INTF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_FABRIC_INTF_CFG4 : integer;
  attribute CH1_FABRIC_INTF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 20480;
  attribute CH1_FABRIC_INTF_CFG5 : integer;
  attribute CH1_FABRIC_INTF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 25602;
  attribute CH1_INSTANTIATED : integer;
  attribute CH1_INSTANTIATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute CH1_MONITOR_CFG : integer;
  attribute CH1_MONITOR_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_PIPE_CTRL_CFG0 : integer;
  attribute CH1_PIPE_CTRL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 280672;
  attribute CH1_PIPE_CTRL_CFG1 : integer;
  attribute CH1_PIPE_CTRL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097811;
  attribute CH1_PIPE_CTRL_CFG10 : integer;
  attribute CH1_PIPE_CTRL_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 85983215;
  attribute CH1_PIPE_CTRL_CFG2 : integer;
  attribute CH1_PIPE_CTRL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9950092;
  attribute CH1_PIPE_CTRL_CFG3 : integer;
  attribute CH1_PIPE_CTRL_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 77070639;
  attribute CH1_PIPE_CTRL_CFG4 : integer;
  attribute CH1_PIPE_CTRL_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4456448;
  attribute CH1_PIPE_CTRL_CFG5 : integer;
  attribute CH1_PIPE_CTRL_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 536870912;
  attribute CH1_PIPE_CTRL_CFG6 : integer;
  attribute CH1_PIPE_CTRL_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1015021668;
  attribute CH1_PIPE_CTRL_CFG7 : integer;
  attribute CH1_PIPE_CTRL_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 68276509;
  attribute CH1_PIPE_CTRL_CFG8 : integer;
  attribute CH1_PIPE_CTRL_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33841432;
  attribute CH1_PIPE_CTRL_CFG9 : integer;
  attribute CH1_PIPE_CTRL_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2138036698;
  attribute CH1_PIPE_TX_EQ_CFG0 : integer;
  attribute CH1_PIPE_TX_EQ_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 175467480;
  attribute CH1_PIPE_TX_EQ_CFG1 : integer;
  attribute CH1_PIPE_TX_EQ_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 152233553;
  attribute CH1_PIPE_TX_EQ_CFG2 : integer;
  attribute CH1_PIPE_TX_EQ_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 8258;
  attribute CH1_PIPE_TX_EQ_CFG3 : integer;
  attribute CH1_PIPE_TX_EQ_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 402;
  attribute CH1_RESET_BYP_HDSHK_CFG : integer;
  attribute CH1_RESET_BYP_HDSHK_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_RESET_CFG : integer;
  attribute CH1_RESET_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 135266341;
  attribute CH1_RESET_LOOPER_ID_CFG : integer;
  attribute CH1_RESET_LOOPER_ID_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2113632;
  attribute CH1_RESET_LOOP_ID_CFG0 : integer;
  attribute CH1_RESET_LOOP_ID_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 528;
  attribute CH1_RESET_LOOP_ID_CFG1 : integer;
  attribute CH1_RESET_LOOP_ID_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 106181136;
  attribute CH1_RESET_LOOP_ID_CFG2 : integer;
  attribute CH1_RESET_LOOP_ID_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17185;
  attribute CH1_RESET_TIME_CFG0 : integer;
  attribute CH1_RESET_TIME_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636801;
  attribute CH1_RESET_TIME_CFG1 : integer;
  attribute CH1_RESET_TIME_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH1_RESET_TIME_CFG2 : integer;
  attribute CH1_RESET_TIME_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH1_RESET_TIME_CFG3 : integer;
  attribute CH1_RESET_TIME_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2063064031;
  attribute CH1_RXOUTCLK_FREQ : string;
  attribute CH1_RXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH1_RXOUTCLK_REF_FREQ : string;
  attribute CH1_RXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH1_RXOUTCLK_REF_SOURCE : string;
  attribute CH1_RXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_RX_CDR_CFG0 : integer;
  attribute CH1_RX_CDR_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1274740670;
  attribute CH1_RX_CDR_CFG1 : integer;
  attribute CH1_RX_CDR_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1610612992;
  attribute CH1_RX_CDR_CFG2 : integer;
  attribute CH1_RX_CDR_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 134236745;
  attribute CH1_RX_CDR_CFG3 : integer;
  attribute CH1_RX_CDR_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 744694;
  attribute CH1_RX_CDR_CFG4 : integer;
  attribute CH1_RX_CDR_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 607924224;
  attribute CH1_RX_CRC_CFG0 : integer;
  attribute CH1_RX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30848;
  attribute CH1_RX_CRC_CFG1 : integer;
  attribute CH1_RX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH1_RX_CRC_CFG2 : integer;
  attribute CH1_RX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH1_RX_CRC_CFG3 : integer;
  attribute CH1_RX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH1_RX_CTLE_CFG0 : integer;
  attribute CH1_RX_CTLE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31195392;
  attribute CH1_RX_CTLE_CFG1 : integer;
  attribute CH1_RX_CTLE_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH1_RX_DACI2V_CFG0 : integer;
  attribute CH1_RX_DACI2V_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67145418;
  attribute CH1_RX_DFE_CFG0 : integer;
  attribute CH1_RX_DFE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -805153784;
  attribute CH1_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4204412;
  attribute CH1_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute CH1_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1612709888;
  attribute CH1_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1048576;
  attribute CH1_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67108869;
  attribute CH1_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH1_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH1_RX_MISC_CFG0 : integer;
  attribute CH1_RX_MISC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1342177280;
  attribute CH1_RX_OOB_CFG0 : integer;
  attribute CH1_RX_OOB_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 609534468;
  attribute CH1_RX_OOB_CFG1 : integer;
  attribute CH1_RX_OOB_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16925124;
  attribute CH1_RX_PAD_CFG0 : integer;
  attribute CH1_RX_PAD_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_RX_PAD_CFG1 : integer;
  attribute CH1_RX_PAD_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 272910714;
  attribute CH1_RX_PCS_CFG0 : integer;
  attribute CH1_RX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674623792;
  attribute CH1_RX_PCS_CFG1 : integer;
  attribute CH1_RX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1274804224;
  attribute CH1_RX_PCS_CFG2 : integer;
  attribute CH1_RX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 241;
  attribute CH1_RX_PCS_CFG3 : integer;
  attribute CH1_RX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 471404303;
  attribute CH1_RX_PCS_CFG4 : integer;
  attribute CH1_RX_PCS_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1115725826;
  attribute CH1_RX_PHALIGN_CFG0 : integer;
  attribute CH1_RX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1081347;
  attribute CH1_RX_PHALIGN_CFG1 : integer;
  attribute CH1_RX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1485012998;
  attribute CH1_RX_PHALIGN_CFG2 : integer;
  attribute CH1_RX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 117248;
  attribute CH1_RX_PHALIGN_CFG3 : integer;
  attribute CH1_RX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1476624384;
  attribute CH1_RX_PHALIGN_CFG4 : integer;
  attribute CH1_RX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 522;
  attribute CH1_RX_PHALIGN_CFG5 : integer;
  attribute CH1_RX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 50462720;
  attribute CH1_SIM_MODE : string;
  attribute CH1_SIM_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "FAST";
  attribute CH1_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH1_SIM_RECEIVER_DETECT_PASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH1_SIM_RESET_SPEEDUP : string;
  attribute CH1_SIM_RESET_SPEEDUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "Z";
  attribute CH1_TXOUTCLK_FREQ : string;
  attribute CH1_TXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH1_TXOUTCLK_REF_FREQ : string;
  attribute CH1_TXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "102.400000";
  attribute CH1_TXOUTCLK_REF_SOURCE : string;
  attribute CH1_TXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_TX_10G_CFG0 : integer;
  attribute CH1_TX_10G_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_TX_10G_CFG1 : integer;
  attribute CH1_TX_10G_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH1_TX_10G_CFG2 : integer;
  attribute CH1_TX_10G_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_TX_10G_CFG3 : integer;
  attribute CH1_TX_10G_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_TX_ANA_CFG0 : integer;
  attribute CH1_TX_ANA_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 208;
  attribute CH1_TX_CRC_CFG0 : integer;
  attribute CH1_TX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30720;
  attribute CH1_TX_CRC_CFG1 : integer;
  attribute CH1_TX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH1_TX_CRC_CFG2 : integer;
  attribute CH1_TX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH1_TX_CRC_CFG3 : integer;
  attribute CH1_TX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH1_TX_DRV_CFG0 : integer;
  attribute CH1_TX_DRV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194304;
  attribute CH1_TX_DRV_CFG1 : integer;
  attribute CH1_TX_DRV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6144;
  attribute CH1_TX_PCS_CFG0 : integer;
  attribute CH1_TX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1650458929;
  attribute CH1_TX_PCS_CFG1 : integer;
  attribute CH1_TX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674583932;
  attribute CH1_TX_PCS_CFG2 : integer;
  attribute CH1_TX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 357954218;
  attribute CH1_TX_PCS_CFG3 : integer;
  attribute CH1_TX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 699011;
  attribute CH1_TX_PHALIGN_CFG0 : integer;
  attribute CH1_TX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1081344;
  attribute CH1_TX_PHALIGN_CFG1 : integer;
  attribute CH1_TX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 46428163;
  attribute CH1_TX_PHALIGN_CFG2 : integer;
  attribute CH1_TX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 360504;
  attribute CH1_TX_PHALIGN_CFG3 : integer;
  attribute CH1_TX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH1_TX_PHALIGN_CFG4 : integer;
  attribute CH1_TX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 404095200;
  attribute CH1_TX_PHALIGN_CFG5 : integer;
  attribute CH1_TX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 256;
  attribute CH1_TX_PIPPM_CFG : integer;
  attribute CH1_TX_PIPPM_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33554432;
  attribute CH1_TX_SER_CFG0 : integer;
  attribute CH1_TX_SER_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_APT_CFG : integer;
  attribute CH2_ADAPT_APT_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_CAL_CFG : integer;
  attribute CH2_ADAPT_CAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2115083264;
  attribute CH2_ADAPT_DFE_CFG : integer;
  attribute CH2_ADAPT_DFE_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 64;
  attribute CH2_ADAPT_GC_CFG0 : integer;
  attribute CH2_ADAPT_GC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9441392;
  attribute CH2_ADAPT_GC_CFG1 : integer;
  attribute CH2_ADAPT_GC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178259936;
  attribute CH2_ADAPT_GC_CFG2 : integer;
  attribute CH2_ADAPT_GC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097384;
  attribute CH2_ADAPT_GC_CFG3 : integer;
  attribute CH2_ADAPT_GC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178258912;
  attribute CH2_ADAPT_GEN_CFG0 : integer;
  attribute CH2_ADAPT_GEN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1179648;
  attribute CH2_ADAPT_GEN_CFG1 : integer;
  attribute CH2_ADAPT_GEN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_GEN_CFG2 : integer;
  attribute CH2_ADAPT_GEN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2013265921;
  attribute CH2_ADAPT_GEN_CFG3 : integer;
  attribute CH2_ADAPT_GEN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 268435456;
  attribute CH2_ADAPT_H01_CFG : integer;
  attribute CH2_ADAPT_H01_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 18875040;
  attribute CH2_ADAPT_H23_CFG : integer;
  attribute CH2_ADAPT_H23_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH2_ADAPT_H45_CFG : integer;
  attribute CH2_ADAPT_H45_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH2_ADAPT_H67_CFG : integer;
  attribute CH2_ADAPT_H67_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH2_ADAPT_H89_CFG : integer;
  attribute CH2_ADAPT_H89_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH2_ADAPT_HAB_CFG : integer;
  attribute CH2_ADAPT_HAB_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH2_ADAPT_HCD_CFG : integer;
  attribute CH2_ADAPT_HCD_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH2_ADAPT_HEF_CFG : integer;
  attribute CH2_ADAPT_HEF_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263904;
  attribute CH2_ADAPT_KH_CFG0 : integer;
  attribute CH2_ADAPT_KH_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537426239;
  attribute CH2_ADAPT_KH_CFG1 : integer;
  attribute CH2_ADAPT_KH_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_KH_CFG2 : integer;
  attribute CH2_ADAPT_KH_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH2_ADAPT_KH_CFG3 : integer;
  attribute CH2_ADAPT_KH_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_KH_CFG4 : integer;
  attribute CH2_ADAPT_KH_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31648;
  attribute CH2_ADAPT_KH_CFG5 : integer;
  attribute CH2_ADAPT_KH_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_KL_CFG0 : integer;
  attribute CH2_ADAPT_KL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 32928;
  attribute CH2_ADAPT_KL_CFG1 : integer;
  attribute CH2_ADAPT_KL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH2_ADAPT_LCK_CFG0 : integer;
  attribute CH2_ADAPT_LCK_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH2_ADAPT_LCK_CFG1 : integer;
  attribute CH2_ADAPT_LCK_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH2_ADAPT_LCK_CFG2 : integer;
  attribute CH2_ADAPT_LCK_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_LCK_CFG3 : integer;
  attribute CH2_ADAPT_LCK_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_ADAPT_LOP_CFG : integer;
  attribute CH2_ADAPT_LOP_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -301988256;
  attribute CH2_ADAPT_OS_CFG : integer;
  attribute CH2_ADAPT_OS_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147483360;
  attribute CH2_CHCLK_ILO_CFG : integer;
  attribute CH2_CHCLK_ILO_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6553651;
  attribute CH2_CHCLK_MISC_CFG : integer;
  attribute CH2_CHCLK_MISC_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -125706465;
  attribute CH2_CHCLK_RSV_CFG : integer;
  attribute CH2_CHCLK_RSV_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_CHCLK_RXCAL_CFG : integer;
  attribute CH2_CHCLK_RXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 138166272;
  attribute CH2_CHCLK_RXCAL_CFG1 : integer;
  attribute CH2_CHCLK_RXCAL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_CHCLK_RXCAL_CFG2 : integer;
  attribute CH2_CHCLK_RXCAL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_CHCLK_RXPI_CFG : integer;
  attribute CH2_CHCLK_RXPI_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5244972;
  attribute CH2_CHCLK_TXCAL_CFG : integer;
  attribute CH2_CHCLK_TXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194336;
  attribute CH2_CHCLK_TXPI_CFG0 : integer;
  attribute CH2_CHCLK_TXPI_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4655151;
  attribute CH2_CHL_RSV_CFG0 : integer;
  attribute CH2_CHL_RSV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1073741815;
  attribute CH2_CHL_RSV_CFG1 : integer;
  attribute CH2_CHL_RSV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_CHL_RSV_CFG2 : integer;
  attribute CH2_CHL_RSV_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_CHL_RSV_CFG3 : integer;
  attribute CH2_CHL_RSV_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_CHL_RSV_CFG4 : integer;
  attribute CH2_CHL_RSV_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_DA_CFG : integer;
  attribute CH2_DA_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 655370;
  attribute CH2_EYESCAN_CFG0 : integer;
  attribute CH2_EYESCAN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2048;
  attribute CH2_EYESCAN_CFG1 : integer;
  attribute CH2_EYESCAN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG10 : integer;
  attribute CH2_EYESCAN_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG11 : integer;
  attribute CH2_EYESCAN_CFG11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG12 : integer;
  attribute CH2_EYESCAN_CFG12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG13 : integer;
  attribute CH2_EYESCAN_CFG13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG14 : integer;
  attribute CH2_EYESCAN_CFG14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG15 : integer;
  attribute CH2_EYESCAN_CFG15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG16 : integer;
  attribute CH2_EYESCAN_CFG16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG2 : integer;
  attribute CH2_EYESCAN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG3 : integer;
  attribute CH2_EYESCAN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG4 : integer;
  attribute CH2_EYESCAN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG5 : integer;
  attribute CH2_EYESCAN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG6 : integer;
  attribute CH2_EYESCAN_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG7 : integer;
  attribute CH2_EYESCAN_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG8 : integer;
  attribute CH2_EYESCAN_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_EYESCAN_CFG9 : integer;
  attribute CH2_EYESCAN_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_FABRIC_INTF_CFG0 : integer;
  attribute CH2_FABRIC_INTF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -20989965;
  attribute CH2_FABRIC_INTF_CFG1 : integer;
  attribute CH2_FABRIC_INTF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 197632;
  attribute CH2_FABRIC_INTF_CFG2 : integer;
  attribute CH2_FABRIC_INTF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537919472;
  attribute CH2_FABRIC_INTF_CFG3 : integer;
  attribute CH2_FABRIC_INTF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 786432;
  attribute CH2_FABRIC_INTF_CFG4 : integer;
  attribute CH2_FABRIC_INTF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 20480;
  attribute CH2_FABRIC_INTF_CFG5 : integer;
  attribute CH2_FABRIC_INTF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 25602;
  attribute CH2_INSTANTIATED : integer;
  attribute CH2_INSTANTIATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_MONITOR_CFG : integer;
  attribute CH2_MONITOR_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_PIPE_CTRL_CFG0 : integer;
  attribute CH2_PIPE_CTRL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 262240;
  attribute CH2_PIPE_CTRL_CFG1 : integer;
  attribute CH2_PIPE_CTRL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097811;
  attribute CH2_PIPE_CTRL_CFG10 : integer;
  attribute CH2_PIPE_CTRL_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 85983215;
  attribute CH2_PIPE_CTRL_CFG2 : integer;
  attribute CH2_PIPE_CTRL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9950092;
  attribute CH2_PIPE_CTRL_CFG3 : integer;
  attribute CH2_PIPE_CTRL_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1573167;
  attribute CH2_PIPE_CTRL_CFG4 : integer;
  attribute CH2_PIPE_CTRL_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1078198272;
  attribute CH2_PIPE_CTRL_CFG5 : integer;
  attribute CH2_PIPE_CTRL_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 536870912;
  attribute CH2_PIPE_CTRL_CFG6 : integer;
  attribute CH2_PIPE_CTRL_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1007681636;
  attribute CH2_PIPE_CTRL_CFG7 : integer;
  attribute CH2_PIPE_CTRL_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67149834;
  attribute CH2_PIPE_CTRL_CFG8 : integer;
  attribute CH2_PIPE_CTRL_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33554432;
  attribute CH2_PIPE_CTRL_CFG9 : integer;
  attribute CH2_PIPE_CTRL_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_PIPE_TX_EQ_CFG0 : integer;
  attribute CH2_PIPE_TX_EQ_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 175467480;
  attribute CH2_PIPE_TX_EQ_CFG1 : integer;
  attribute CH2_PIPE_TX_EQ_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 152233553;
  attribute CH2_PIPE_TX_EQ_CFG2 : integer;
  attribute CH2_PIPE_TX_EQ_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 8258;
  attribute CH2_PIPE_TX_EQ_CFG3 : integer;
  attribute CH2_PIPE_TX_EQ_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 402;
  attribute CH2_RESET_BYP_HDSHK_CFG : integer;
  attribute CH2_RESET_BYP_HDSHK_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_RESET_CFG : integer;
  attribute CH2_RESET_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 135266341;
  attribute CH2_RESET_LOOPER_ID_CFG : integer;
  attribute CH2_RESET_LOOPER_ID_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2113632;
  attribute CH2_RESET_LOOP_ID_CFG0 : integer;
  attribute CH2_RESET_LOOP_ID_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 528;
  attribute CH2_RESET_LOOP_ID_CFG1 : integer;
  attribute CH2_RESET_LOOP_ID_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 106181136;
  attribute CH2_RESET_LOOP_ID_CFG2 : integer;
  attribute CH2_RESET_LOOP_ID_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17185;
  attribute CH2_RESET_TIME_CFG0 : integer;
  attribute CH2_RESET_TIME_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636801;
  attribute CH2_RESET_TIME_CFG1 : integer;
  attribute CH2_RESET_TIME_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH2_RESET_TIME_CFG2 : integer;
  attribute CH2_RESET_TIME_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH2_RESET_TIME_CFG3 : integer;
  attribute CH2_RESET_TIME_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2063064031;
  attribute CH2_RXOUTCLK_FREQ : string;
  attribute CH2_RXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "390.625000";
  attribute CH2_RXOUTCLK_REF_FREQ : integer;
  attribute CH2_RXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 125;
  attribute CH2_RXOUTCLK_REF_SOURCE : string;
  attribute CH2_RXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_RX_CDR_CFG0 : integer;
  attribute CH2_RX_CDR_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1275068350;
  attribute CH2_RX_CDR_CFG1 : integer;
  attribute CH2_RX_CDR_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1610612992;
  attribute CH2_RX_CDR_CFG2 : integer;
  attribute CH2_RX_CDR_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 134236777;
  attribute CH2_RX_CDR_CFG3 : integer;
  attribute CH2_RX_CDR_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 744694;
  attribute CH2_RX_CDR_CFG4 : integer;
  attribute CH2_RX_CDR_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 607924224;
  attribute CH2_RX_CRC_CFG0 : integer;
  attribute CH2_RX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30848;
  attribute CH2_RX_CRC_CFG1 : integer;
  attribute CH2_RX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH2_RX_CRC_CFG2 : integer;
  attribute CH2_RX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH2_RX_CRC_CFG3 : integer;
  attribute CH2_RX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH2_RX_CTLE_CFG0 : integer;
  attribute CH2_RX_CTLE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31195392;
  attribute CH2_RX_CTLE_CFG1 : integer;
  attribute CH2_RX_CTLE_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH2_RX_DACI2V_CFG0 : integer;
  attribute CH2_RX_DACI2V_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67145418;
  attribute CH2_RX_DFE_CFG0 : integer;
  attribute CH2_RX_DFE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -805153784;
  attribute CH2_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2139334592;
  attribute CH2_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute CH2_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1612709888;
  attribute CH2_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1048576;
  attribute CH2_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67108869;
  attribute CH2_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH2_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH2_RX_MISC_CFG0 : integer;
  attribute CH2_RX_MISC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1342177280;
  attribute CH2_RX_OOB_CFG0 : integer;
  attribute CH2_RX_OOB_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 609534468;
  attribute CH2_RX_OOB_CFG1 : integer;
  attribute CH2_RX_OOB_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16925124;
  attribute CH2_RX_PAD_CFG0 : integer;
  attribute CH2_RX_PAD_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_RX_PAD_CFG1 : integer;
  attribute CH2_RX_PAD_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 272910714;
  attribute CH2_RX_PCS_CFG0 : integer;
  attribute CH2_RX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674623792;
  attribute CH2_RX_PCS_CFG1 : integer;
  attribute CH2_RX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1812204543;
  attribute CH2_RX_PCS_CFG2 : integer;
  attribute CH2_RX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073742049;
  attribute CH2_RX_PCS_CFG3 : integer;
  attribute CH2_RX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 471404303;
  attribute CH2_RX_PCS_CFG4 : integer;
  attribute CH2_RX_PCS_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1115725826;
  attribute CH2_RX_PHALIGN_CFG0 : integer;
  attribute CH2_RX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3;
  attribute CH2_RX_PHALIGN_CFG1 : integer;
  attribute CH2_RX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 8617984;
  attribute CH2_RX_PHALIGN_CFG2 : integer;
  attribute CH2_RX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 117248;
  attribute CH2_RX_PHALIGN_CFG3 : integer;
  attribute CH2_RX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 229376;
  attribute CH2_RX_PHALIGN_CFG4 : integer;
  attribute CH2_RX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 522;
  attribute CH2_RX_PHALIGN_CFG5 : integer;
  attribute CH2_RX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 50462720;
  attribute CH2_SIM_MODE : string;
  attribute CH2_SIM_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "FAST";
  attribute CH2_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH2_SIM_RECEIVER_DETECT_PASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH2_SIM_RESET_SPEEDUP : string;
  attribute CH2_SIM_RESET_SPEEDUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "Z";
  attribute CH2_TXOUTCLK_FREQ : string;
  attribute CH2_TXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "390.625000";
  attribute CH2_TXOUTCLK_REF_FREQ : integer;
  attribute CH2_TXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 125;
  attribute CH2_TXOUTCLK_REF_SOURCE : string;
  attribute CH2_TXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_TX_10G_CFG0 : integer;
  attribute CH2_TX_10G_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_TX_10G_CFG1 : integer;
  attribute CH2_TX_10G_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH2_TX_10G_CFG2 : integer;
  attribute CH2_TX_10G_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_TX_10G_CFG3 : integer;
  attribute CH2_TX_10G_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_TX_ANA_CFG0 : integer;
  attribute CH2_TX_ANA_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 208;
  attribute CH2_TX_CRC_CFG0 : integer;
  attribute CH2_TX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30720;
  attribute CH2_TX_CRC_CFG1 : integer;
  attribute CH2_TX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH2_TX_CRC_CFG2 : integer;
  attribute CH2_TX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH2_TX_CRC_CFG3 : integer;
  attribute CH2_TX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH2_TX_DRV_CFG0 : integer;
  attribute CH2_TX_DRV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194304;
  attribute CH2_TX_DRV_CFG1 : integer;
  attribute CH2_TX_DRV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6144;
  attribute CH2_TX_PCS_CFG0 : integer;
  attribute CH2_TX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2107637471;
  attribute CH2_TX_PCS_CFG1 : integer;
  attribute CH2_TX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674583932;
  attribute CH2_TX_PCS_CFG2 : integer;
  attribute CH2_TX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 357954218;
  attribute CH2_TX_PCS_CFG3 : integer;
  attribute CH2_TX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1747587;
  attribute CH2_TX_PHALIGN_CFG0 : integer;
  attribute CH2_TX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_TX_PHALIGN_CFG1 : integer;
  attribute CH2_TX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 290816;
  attribute CH2_TX_PHALIGN_CFG2 : integer;
  attribute CH2_TX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 229432;
  attribute CH2_TX_PHALIGN_CFG3 : integer;
  attribute CH2_TX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH2_TX_PHALIGN_CFG4 : integer;
  attribute CH2_TX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 402653408;
  attribute CH2_TX_PHALIGN_CFG5 : integer;
  attribute CH2_TX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 128;
  attribute CH2_TX_PIPPM_CFG : integer;
  attribute CH2_TX_PIPPM_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33554432;
  attribute CH2_TX_SER_CFG0 : integer;
  attribute CH2_TX_SER_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_APT_CFG : integer;
  attribute CH3_ADAPT_APT_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_CAL_CFG : integer;
  attribute CH3_ADAPT_CAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2115083264;
  attribute CH3_ADAPT_DFE_CFG : integer;
  attribute CH3_ADAPT_DFE_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 64;
  attribute CH3_ADAPT_GC_CFG0 : integer;
  attribute CH3_ADAPT_GC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9441392;
  attribute CH3_ADAPT_GC_CFG1 : integer;
  attribute CH3_ADAPT_GC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178259936;
  attribute CH3_ADAPT_GC_CFG2 : integer;
  attribute CH3_ADAPT_GC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097384;
  attribute CH3_ADAPT_GC_CFG3 : integer;
  attribute CH3_ADAPT_GC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 178258912;
  attribute CH3_ADAPT_GEN_CFG0 : integer;
  attribute CH3_ADAPT_GEN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1179648;
  attribute CH3_ADAPT_GEN_CFG1 : integer;
  attribute CH3_ADAPT_GEN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_GEN_CFG2 : integer;
  attribute CH3_ADAPT_GEN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2013265921;
  attribute CH3_ADAPT_GEN_CFG3 : integer;
  attribute CH3_ADAPT_GEN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 268435456;
  attribute CH3_ADAPT_H01_CFG : integer;
  attribute CH3_ADAPT_H01_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 18875040;
  attribute CH3_ADAPT_H23_CFG : integer;
  attribute CH3_ADAPT_H23_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH3_ADAPT_H45_CFG : integer;
  attribute CH3_ADAPT_H45_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH3_ADAPT_H67_CFG : integer;
  attribute CH3_ADAPT_H67_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH3_ADAPT_H89_CFG : integer;
  attribute CH3_ADAPT_H89_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH3_ADAPT_HAB_CFG : integer;
  attribute CH3_ADAPT_HAB_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH3_ADAPT_HCD_CFG : integer;
  attribute CH3_ADAPT_HCD_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263392;
  attribute CH3_ADAPT_HEF_CFG : integer;
  attribute CH3_ADAPT_HEF_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 27263904;
  attribute CH3_ADAPT_KH_CFG0 : integer;
  attribute CH3_ADAPT_KH_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537426239;
  attribute CH3_ADAPT_KH_CFG1 : integer;
  attribute CH3_ADAPT_KH_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_KH_CFG2 : integer;
  attribute CH3_ADAPT_KH_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH3_ADAPT_KH_CFG3 : integer;
  attribute CH3_ADAPT_KH_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_KH_CFG4 : integer;
  attribute CH3_ADAPT_KH_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31648;
  attribute CH3_ADAPT_KH_CFG5 : integer;
  attribute CH3_ADAPT_KH_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_KL_CFG0 : integer;
  attribute CH3_ADAPT_KL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 32928;
  attribute CH3_ADAPT_KL_CFG1 : integer;
  attribute CH3_ADAPT_KL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17312;
  attribute CH3_ADAPT_LCK_CFG0 : integer;
  attribute CH3_ADAPT_LCK_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH3_ADAPT_LCK_CFG1 : integer;
  attribute CH3_ADAPT_LCK_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16384;
  attribute CH3_ADAPT_LCK_CFG2 : integer;
  attribute CH3_ADAPT_LCK_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_LCK_CFG3 : integer;
  attribute CH3_ADAPT_LCK_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_ADAPT_LOP_CFG : integer;
  attribute CH3_ADAPT_LOP_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -301988256;
  attribute CH3_ADAPT_OS_CFG : integer;
  attribute CH3_ADAPT_OS_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147483360;
  attribute CH3_CHCLK_ILO_CFG : integer;
  attribute CH3_CHCLK_ILO_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6553651;
  attribute CH3_CHCLK_MISC_CFG : integer;
  attribute CH3_CHCLK_MISC_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -125706465;
  attribute CH3_CHCLK_RSV_CFG : integer;
  attribute CH3_CHCLK_RSV_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_CHCLK_RXCAL_CFG : integer;
  attribute CH3_CHCLK_RXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 138166272;
  attribute CH3_CHCLK_RXCAL_CFG1 : integer;
  attribute CH3_CHCLK_RXCAL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_CHCLK_RXCAL_CFG2 : integer;
  attribute CH3_CHCLK_RXCAL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_CHCLK_RXPI_CFG : integer;
  attribute CH3_CHCLK_RXPI_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5244972;
  attribute CH3_CHCLK_TXCAL_CFG : integer;
  attribute CH3_CHCLK_TXCAL_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194336;
  attribute CH3_CHCLK_TXPI_CFG0 : integer;
  attribute CH3_CHCLK_TXPI_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4655151;
  attribute CH3_CHL_RSV_CFG0 : integer;
  attribute CH3_CHL_RSV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1073741815;
  attribute CH3_CHL_RSV_CFG1 : integer;
  attribute CH3_CHL_RSV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_CHL_RSV_CFG2 : integer;
  attribute CH3_CHL_RSV_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_CHL_RSV_CFG3 : integer;
  attribute CH3_CHL_RSV_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_CHL_RSV_CFG4 : integer;
  attribute CH3_CHL_RSV_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_DA_CFG : integer;
  attribute CH3_DA_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 655370;
  attribute CH3_EYESCAN_CFG0 : integer;
  attribute CH3_EYESCAN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2048;
  attribute CH3_EYESCAN_CFG1 : integer;
  attribute CH3_EYESCAN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG10 : integer;
  attribute CH3_EYESCAN_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG11 : integer;
  attribute CH3_EYESCAN_CFG11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG12 : integer;
  attribute CH3_EYESCAN_CFG12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG13 : integer;
  attribute CH3_EYESCAN_CFG13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG14 : integer;
  attribute CH3_EYESCAN_CFG14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG15 : integer;
  attribute CH3_EYESCAN_CFG15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG16 : integer;
  attribute CH3_EYESCAN_CFG16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG2 : integer;
  attribute CH3_EYESCAN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG3 : integer;
  attribute CH3_EYESCAN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG4 : integer;
  attribute CH3_EYESCAN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG5 : integer;
  attribute CH3_EYESCAN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG6 : integer;
  attribute CH3_EYESCAN_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG7 : integer;
  attribute CH3_EYESCAN_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG8 : integer;
  attribute CH3_EYESCAN_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_EYESCAN_CFG9 : integer;
  attribute CH3_EYESCAN_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_FABRIC_INTF_CFG0 : integer;
  attribute CH3_FABRIC_INTF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -20989965;
  attribute CH3_FABRIC_INTF_CFG1 : integer;
  attribute CH3_FABRIC_INTF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 197632;
  attribute CH3_FABRIC_INTF_CFG2 : integer;
  attribute CH3_FABRIC_INTF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 537919472;
  attribute CH3_FABRIC_INTF_CFG3 : integer;
  attribute CH3_FABRIC_INTF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 786432;
  attribute CH3_FABRIC_INTF_CFG4 : integer;
  attribute CH3_FABRIC_INTF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 20480;
  attribute CH3_FABRIC_INTF_CFG5 : integer;
  attribute CH3_FABRIC_INTF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 25602;
  attribute CH3_INSTANTIATED : integer;
  attribute CH3_INSTANTIATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_MONITOR_CFG : integer;
  attribute CH3_MONITOR_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_PIPE_CTRL_CFG0 : integer;
  attribute CH3_PIPE_CTRL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 262240;
  attribute CH3_PIPE_CTRL_CFG1 : integer;
  attribute CH3_PIPE_CTRL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2097811;
  attribute CH3_PIPE_CTRL_CFG10 : integer;
  attribute CH3_PIPE_CTRL_CFG10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 85983215;
  attribute CH3_PIPE_CTRL_CFG2 : integer;
  attribute CH3_PIPE_CTRL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 9950092;
  attribute CH3_PIPE_CTRL_CFG3 : integer;
  attribute CH3_PIPE_CTRL_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1573167;
  attribute CH3_PIPE_CTRL_CFG4 : integer;
  attribute CH3_PIPE_CTRL_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1078198272;
  attribute CH3_PIPE_CTRL_CFG5 : integer;
  attribute CH3_PIPE_CTRL_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 536870912;
  attribute CH3_PIPE_CTRL_CFG6 : integer;
  attribute CH3_PIPE_CTRL_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1007681636;
  attribute CH3_PIPE_CTRL_CFG7 : integer;
  attribute CH3_PIPE_CTRL_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67149834;
  attribute CH3_PIPE_CTRL_CFG8 : integer;
  attribute CH3_PIPE_CTRL_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33554432;
  attribute CH3_PIPE_CTRL_CFG9 : integer;
  attribute CH3_PIPE_CTRL_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_PIPE_TX_EQ_CFG0 : integer;
  attribute CH3_PIPE_TX_EQ_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 175467480;
  attribute CH3_PIPE_TX_EQ_CFG1 : integer;
  attribute CH3_PIPE_TX_EQ_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 152233553;
  attribute CH3_PIPE_TX_EQ_CFG2 : integer;
  attribute CH3_PIPE_TX_EQ_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 8258;
  attribute CH3_PIPE_TX_EQ_CFG3 : integer;
  attribute CH3_PIPE_TX_EQ_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 402;
  attribute CH3_RESET_BYP_HDSHK_CFG : integer;
  attribute CH3_RESET_BYP_HDSHK_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_RESET_CFG : integer;
  attribute CH3_RESET_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 135266341;
  attribute CH3_RESET_LOOPER_ID_CFG : integer;
  attribute CH3_RESET_LOOPER_ID_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2113632;
  attribute CH3_RESET_LOOP_ID_CFG0 : integer;
  attribute CH3_RESET_LOOP_ID_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 528;
  attribute CH3_RESET_LOOP_ID_CFG1 : integer;
  attribute CH3_RESET_LOOP_ID_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 106181136;
  attribute CH3_RESET_LOOP_ID_CFG2 : integer;
  attribute CH3_RESET_LOOP_ID_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17185;
  attribute CH3_RESET_TIME_CFG0 : integer;
  attribute CH3_RESET_TIME_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636801;
  attribute CH3_RESET_TIME_CFG1 : integer;
  attribute CH3_RESET_TIME_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH3_RESET_TIME_CFG2 : integer;
  attribute CH3_RESET_TIME_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 34636833;
  attribute CH3_RESET_TIME_CFG3 : integer;
  attribute CH3_RESET_TIME_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2063064031;
  attribute CH3_RXOUTCLK_FREQ : string;
  attribute CH3_RXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "390.625000";
  attribute CH3_RXOUTCLK_REF_FREQ : integer;
  attribute CH3_RXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 125;
  attribute CH3_RXOUTCLK_REF_SOURCE : string;
  attribute CH3_RXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_RX_CDR_CFG0 : integer;
  attribute CH3_RX_CDR_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1275068350;
  attribute CH3_RX_CDR_CFG1 : integer;
  attribute CH3_RX_CDR_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1610612992;
  attribute CH3_RX_CDR_CFG2 : integer;
  attribute CH3_RX_CDR_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 134236777;
  attribute CH3_RX_CDR_CFG3 : integer;
  attribute CH3_RX_CDR_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 744694;
  attribute CH3_RX_CDR_CFG4 : integer;
  attribute CH3_RX_CDR_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 607924224;
  attribute CH3_RX_CRC_CFG0 : integer;
  attribute CH3_RX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30848;
  attribute CH3_RX_CRC_CFG1 : integer;
  attribute CH3_RX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH3_RX_CRC_CFG2 : integer;
  attribute CH3_RX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH3_RX_CRC_CFG3 : integer;
  attribute CH3_RX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH3_RX_CTLE_CFG0 : integer;
  attribute CH3_RX_CTLE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 31195392;
  attribute CH3_RX_CTLE_CFG1 : integer;
  attribute CH3_RX_CTLE_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH3_RX_DACI2V_CFG0 : integer;
  attribute CH3_RX_DACI2V_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67145418;
  attribute CH3_RX_DFE_CFG0 : integer;
  attribute CH3_RX_DFE_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -805153784;
  attribute CH3_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2139334592;
  attribute CH3_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute CH3_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1612709888;
  attribute CH3_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1048576;
  attribute CH3_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 67108869;
  attribute CH3_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH3_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2033040;
  attribute CH3_RX_MISC_CFG0 : integer;
  attribute CH3_RX_MISC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1342177280;
  attribute CH3_RX_OOB_CFG0 : integer;
  attribute CH3_RX_OOB_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 609534468;
  attribute CH3_RX_OOB_CFG1 : integer;
  attribute CH3_RX_OOB_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 16925124;
  attribute CH3_RX_PAD_CFG0 : integer;
  attribute CH3_RX_PAD_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_RX_PAD_CFG1 : integer;
  attribute CH3_RX_PAD_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 272910714;
  attribute CH3_RX_PCS_CFG0 : integer;
  attribute CH3_RX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674623792;
  attribute CH3_RX_PCS_CFG1 : integer;
  attribute CH3_RX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1812204543;
  attribute CH3_RX_PCS_CFG2 : integer;
  attribute CH3_RX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073742049;
  attribute CH3_RX_PCS_CFG3 : integer;
  attribute CH3_RX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 471404303;
  attribute CH3_RX_PCS_CFG4 : integer;
  attribute CH3_RX_PCS_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1115725826;
  attribute CH3_RX_PHALIGN_CFG0 : integer;
  attribute CH3_RX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3;
  attribute CH3_RX_PHALIGN_CFG1 : integer;
  attribute CH3_RX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 8617984;
  attribute CH3_RX_PHALIGN_CFG2 : integer;
  attribute CH3_RX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 117248;
  attribute CH3_RX_PHALIGN_CFG3 : integer;
  attribute CH3_RX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 229376;
  attribute CH3_RX_PHALIGN_CFG4 : integer;
  attribute CH3_RX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 522;
  attribute CH3_RX_PHALIGN_CFG5 : integer;
  attribute CH3_RX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 50462720;
  attribute CH3_SIM_MODE : string;
  attribute CH3_SIM_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "FAST";
  attribute CH3_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH3_SIM_RECEIVER_DETECT_PASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH3_SIM_RESET_SPEEDUP : string;
  attribute CH3_SIM_RESET_SPEEDUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "Z";
  attribute CH3_TXOUTCLK_FREQ : string;
  attribute CH3_TXOUTCLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "390.625000";
  attribute CH3_TXOUTCLK_REF_FREQ : integer;
  attribute CH3_TXOUTCLK_REF_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 125;
  attribute CH3_TXOUTCLK_REF_SOURCE : string;
  attribute CH3_TXOUTCLK_REF_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_TX_10G_CFG0 : integer;
  attribute CH3_TX_10G_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_TX_10G_CFG1 : integer;
  attribute CH3_TX_10G_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1073741824;
  attribute CH3_TX_10G_CFG2 : integer;
  attribute CH3_TX_10G_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_TX_10G_CFG3 : integer;
  attribute CH3_TX_10G_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_TX_ANA_CFG0 : integer;
  attribute CH3_TX_ANA_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 208;
  attribute CH3_TX_CRC_CFG0 : integer;
  attribute CH3_TX_CRC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30720;
  attribute CH3_TX_CRC_CFG1 : integer;
  attribute CH3_TX_CRC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH3_TX_CRC_CFG2 : integer;
  attribute CH3_TX_CRC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 505290270;
  attribute CH3_TX_CRC_CFG3 : integer;
  attribute CH3_TX_CRC_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1;
  attribute CH3_TX_DRV_CFG0 : integer;
  attribute CH3_TX_DRV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4194304;
  attribute CH3_TX_DRV_CFG1 : integer;
  attribute CH3_TX_DRV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6144;
  attribute CH3_TX_PCS_CFG0 : integer;
  attribute CH3_TX_PCS_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2107637471;
  attribute CH3_TX_PCS_CFG1 : integer;
  attribute CH3_TX_PCS_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 674583932;
  attribute CH3_TX_PCS_CFG2 : integer;
  attribute CH3_TX_PCS_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 357954218;
  attribute CH3_TX_PCS_CFG3 : integer;
  attribute CH3_TX_PCS_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1747587;
  attribute CH3_TX_PHALIGN_CFG0 : integer;
  attribute CH3_TX_PHALIGN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_TX_PHALIGN_CFG1 : integer;
  attribute CH3_TX_PHALIGN_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 290816;
  attribute CH3_TX_PHALIGN_CFG2 : integer;
  attribute CH3_TX_PHALIGN_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 229432;
  attribute CH3_TX_PHALIGN_CFG3 : integer;
  attribute CH3_TX_PHALIGN_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CH3_TX_PHALIGN_CFG4 : integer;
  attribute CH3_TX_PHALIGN_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 402653408;
  attribute CH3_TX_PHALIGN_CFG5 : integer;
  attribute CH3_TX_PHALIGN_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 128;
  attribute CH3_TX_PIPPM_CFG : integer;
  attribute CH3_TX_PIPPM_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 33554432;
  attribute CH3_TX_SER_CFG0 : integer;
  attribute CH3_TX_SER_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute CHANNEL_BONDING_EN : string;
  attribute CHANNEL_BONDING_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "";
  attribute CTRL_RSV_CFG0 : integer;
  attribute CTRL_RSV_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 24;
  attribute CTRL_RSV_CFG1 : integer;
  attribute CTRL_RSV_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute EGW_CHANNEL_ORDERING : string;
  attribute EGW_CHANNEL_ORDERING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "/jesd204_phy/gt_quad_base_0/TX0_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_TX0.0 /jesd204_phy/gt_quad_base_0/TX1_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_TX1.1 /jesd204_phy/gt_quad_base_0/RX0_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_RX0.0 /jesd204_phy/gt_quad_base_0/RX1_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_RX1.1";
  attribute EGW_COMP_NAME : string;
  attribute EGW_COMP_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "system_gt_quad_base_0_0";
  attribute EGW_IS_QUAD : string;
  attribute EGW_IS_QUAD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "1";
  attribute EGW_REFCLK_LIST : string;
  attribute EGW_REFCLK_LIST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "/ref_clk_q0";
  attribute ENABLE_APB3 : string;
  attribute ENABLE_APB3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "1'b1";
  attribute GT_REFCLK_INFO : string;
  attribute GT_REFCLK_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "refclk_PROT0_R0_102.400000046239_MHz_unique1";
  attribute HS0_LCPLL_IPS_PIN_EN : integer;
  attribute HS0_LCPLL_IPS_PIN_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS0_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_LCPLL_IPS_REFCLK_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS0_LCPLL_REFCLK_MAP0 : integer;
  attribute HS0_LCPLL_REFCLK_MAP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS0_LCPLL_REFCLK_MAP1 : integer;
  attribute HS0_LCPLL_REFCLK_MAP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS0_LCPLL_REFCLK_MAP2 : integer;
  attribute HS0_LCPLL_REFCLK_MAP2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute HS0_LCPLL_REFCLK_MAP3 : integer;
  attribute HS0_LCPLL_REFCLK_MAP3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3;
  attribute HS0_LCPLL_REFCLK_MAP4 : integer;
  attribute HS0_LCPLL_REFCLK_MAP4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4;
  attribute HS0_LCPLL_REFCLK_MAP5 : integer;
  attribute HS0_LCPLL_REFCLK_MAP5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5;
  attribute HS0_LCPLL_REFCLK_MAP6 : integer;
  attribute HS0_LCPLL_REFCLK_MAP6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6;
  attribute HS0_LCPLL_REFCLK_MAP7 : integer;
  attribute HS0_LCPLL_REFCLK_MAP7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 7;
  attribute HS0_RPLL_IPS_PIN_EN : integer;
  attribute HS0_RPLL_IPS_PIN_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS0_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_RPLL_IPS_REFCLK_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS0_RPLL_REFCLK_MAP0 : integer;
  attribute HS0_RPLL_REFCLK_MAP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS0_RPLL_REFCLK_MAP1 : integer;
  attribute HS0_RPLL_REFCLK_MAP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS0_RPLL_REFCLK_MAP2 : integer;
  attribute HS0_RPLL_REFCLK_MAP2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute HS0_RPLL_REFCLK_MAP3 : integer;
  attribute HS0_RPLL_REFCLK_MAP3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3;
  attribute HS0_RPLL_REFCLK_MAP4 : integer;
  attribute HS0_RPLL_REFCLK_MAP4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4;
  attribute HS0_RPLL_REFCLK_MAP5 : integer;
  attribute HS0_RPLL_REFCLK_MAP5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5;
  attribute HS0_RPLL_REFCLK_MAP6 : integer;
  attribute HS0_RPLL_REFCLK_MAP6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6;
  attribute HS0_RPLL_REFCLK_MAP7 : integer;
  attribute HS0_RPLL_REFCLK_MAP7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 7;
  attribute HS1_LCPLL_IPS_PIN_EN : integer;
  attribute HS1_LCPLL_IPS_PIN_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS1_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_LCPLL_IPS_REFCLK_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS1_LCPLL_REFCLK_MAP0 : integer;
  attribute HS1_LCPLL_REFCLK_MAP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS1_LCPLL_REFCLK_MAP1 : integer;
  attribute HS1_LCPLL_REFCLK_MAP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute HS1_LCPLL_REFCLK_MAP2 : integer;
  attribute HS1_LCPLL_REFCLK_MAP2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS1_LCPLL_REFCLK_MAP3 : integer;
  attribute HS1_LCPLL_REFCLK_MAP3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3;
  attribute HS1_LCPLL_REFCLK_MAP4 : integer;
  attribute HS1_LCPLL_REFCLK_MAP4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4;
  attribute HS1_LCPLL_REFCLK_MAP5 : integer;
  attribute HS1_LCPLL_REFCLK_MAP5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5;
  attribute HS1_LCPLL_REFCLK_MAP6 : integer;
  attribute HS1_LCPLL_REFCLK_MAP6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6;
  attribute HS1_LCPLL_REFCLK_MAP7 : integer;
  attribute HS1_LCPLL_REFCLK_MAP7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 7;
  attribute HS1_RPLL_IPS_PIN_EN : integer;
  attribute HS1_RPLL_IPS_PIN_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS1_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_RPLL_IPS_REFCLK_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS1_RPLL_REFCLK_MAP0 : integer;
  attribute HS1_RPLL_REFCLK_MAP0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HS1_RPLL_REFCLK_MAP1 : integer;
  attribute HS1_RPLL_REFCLK_MAP1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 2;
  attribute HS1_RPLL_REFCLK_MAP2 : integer;
  attribute HS1_RPLL_REFCLK_MAP2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HS1_RPLL_REFCLK_MAP3 : integer;
  attribute HS1_RPLL_REFCLK_MAP3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 3;
  attribute HS1_RPLL_REFCLK_MAP4 : integer;
  attribute HS1_RPLL_REFCLK_MAP4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4;
  attribute HS1_RPLL_REFCLK_MAP5 : integer;
  attribute HS1_RPLL_REFCLK_MAP5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 5;
  attribute HS1_RPLL_REFCLK_MAP6 : integer;
  attribute HS1_RPLL_REFCLK_MAP6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 6;
  attribute HS1_RPLL_REFCLK_MAP7 : integer;
  attribute HS1_RPLL_REFCLK_MAP7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 7;
  attribute HSCLK0_HSDIST_CFG : integer;
  attribute HSCLK0_HSDIST_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 65566;
  attribute HSCLK0_INSTANTIATED : integer;
  attribute HSCLK0_INSTANTIATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute HSCLK0_LCPLL_CFG0 : integer;
  attribute HSCLK0_LCPLL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4210436;
  attribute HSCLK0_LCPLL_CFG1 : integer;
  attribute HSCLK0_LCPLL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 68701952;
  attribute HSCLK0_LCPLL_CFG2 : integer;
  attribute HSCLK0_LCPLL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2109079032;
  attribute HSCLK0_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -439055600;
  attribute HSCLK0_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1810753408;
  attribute HSCLK0_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1114385;
  attribute HSCLK0_RPLL_CFG0 : integer;
  attribute HSCLK0_RPLL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147450940;
  attribute HSCLK0_RPLL_CFG1 : integer;
  attribute HSCLK0_RPLL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 132267816;
  attribute HSCLK0_RPLL_CFG2 : integer;
  attribute HSCLK0_RPLL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 11740105;
  attribute HSCLK0_RPLL_LGC_CFG0 : integer;
  attribute HSCLK0_RPLL_LGC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -439054960;
  attribute HSCLK0_RPLL_LGC_CFG1 : integer;
  attribute HSCLK0_RPLL_LGC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1810753408;
  attribute HSCLK0_RPLL_LGC_CFG2 : integer;
  attribute HSCLK0_RPLL_LGC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1114385;
  attribute HSCLK1_HSDIST_CFG : integer;
  attribute HSCLK1_HSDIST_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 30;
  attribute HSCLK1_INSTANTIATED : integer;
  attribute HSCLK1_INSTANTIATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute HSCLK1_LCPLL_CFG0 : integer;
  attribute HSCLK1_LCPLL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4210436;
  attribute HSCLK1_LCPLL_CFG1 : integer;
  attribute HSCLK1_LCPLL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 68701952;
  attribute HSCLK1_LCPLL_CFG2 : integer;
  attribute HSCLK1_LCPLL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2109537784;
  attribute HSCLK1_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -439055600;
  attribute HSCLK1_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1810753408;
  attribute HSCLK1_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1114385;
  attribute HSCLK1_RPLL_CFG0 : integer;
  attribute HSCLK1_RPLL_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147450940;
  attribute HSCLK1_RPLL_CFG1 : integer;
  attribute HSCLK1_RPLL_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 132267816;
  attribute HSCLK1_RPLL_CFG2 : integer;
  attribute HSCLK1_RPLL_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 11740105;
  attribute HSCLK1_RPLL_LGC_CFG0 : integer;
  attribute HSCLK1_RPLL_LGC_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -439054960;
  attribute HSCLK1_RPLL_LGC_CFG1 : integer;
  attribute HSCLK1_RPLL_LGC_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -1810753408;
  attribute HSCLK1_RPLL_LGC_CFG2 : integer;
  attribute HSCLK1_RPLL_LGC_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1114385;
  attribute IDLE : string;
  attribute IDLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "2'b00";
  attribute IS_GTYE5 : string;
  attribute IS_GTYE5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "1'b1";
  attribute IS_GTYP : string;
  attribute IS_GTYP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "1'b0";
  attribute IS_KSB : string;
  attribute IS_KSB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "1'b0";
  attribute LANEUSAGE : string;
  attribute LANEUSAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1 tx 0,1 rxrate PROT0.D1,PROT0.D1 rx 0,1}";
  attribute LANE_SATISFIED : string;
  attribute LANE_SATISFIED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "1 {}";
  attribute LANE_SEL_DICT : string;
  attribute LANE_SEL_DICT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "PROT0 {RX0 RX1 TX0 TX1} unconnected {RX2 RX3 TX2 TX3}";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "system_gt_quad_base_0_0.mem";
  attribute MSTCLK_SRC_DICT : string;
  attribute MSTCLK_SRC_DICT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TX 1,0,0,0 RX 1,0,0,0";
  attribute MST_RESET_CFG : integer;
  attribute MST_RESET_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 987234051;
  attribute PIN_CFG0 : integer;
  attribute PIN_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 17318425;
  attribute POR_CFG : integer;
  attribute POR_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 285440;
  attribute PROT0_SETTINGS : string;
  attribute PROT0_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false TX_FRACN_OVRD false RX_FRACN_OVRD false RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 TX_LANE_DESKEW_HDMI_ENABLE false RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K 00000000 RX_CC_DISP 00000000 GT_DIRECTION DUPLEX TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT1_SETTINGS : string;
  attribute PROT1_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT2_SETTINGS : string;
  attribute PROT2_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT3_SETTINGS : string;
  attribute PROT3_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT4_SETTINGS : string;
  attribute PROT4_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT5_SETTINGS : string;
  attribute PROT5_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT6_SETTINGS : string;
  attribute PROT6_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT7_SETTINGS : string;
  attribute PROT7_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED : string;
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "1'b0";
  attribute PROT_DUAL_OCCUPIED : string;
  attribute PROT_DUAL_OCCUPIED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "PROT0 DUAL0";
  attribute PWR_RX0_SETTINGS : string;
  attribute PWR_RX0_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{LR0_SETTING {rx_data_rate=6.7584,rx_pll_type=LCPLL,rx_user_data_width=64,rx_int_data_width=64,rx_data_encoding=64B66B_ASYNC,rx_eq_mode=LPM,rx_oob_en=false,rx_pam_sel=NRZ,}                }";
  attribute PWR_RX1_SETTINGS : string;
  attribute PWR_RX1_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{LR0_SETTING {rx_data_rate=6.7584,rx_pll_type=LCPLL,rx_user_data_width=64,rx_int_data_width=64,rx_data_encoding=64B66B_ASYNC,rx_eq_mode=LPM,rx_oob_en=false,rx_pam_sel=NRZ,}                }";
  attribute PWR_RX2_SETTINGS : string;
  attribute PWR_RX2_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{}";
  attribute PWR_RX3_SETTINGS : string;
  attribute PWR_RX3_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{}";
  attribute PWR_RX_DEF_SETTINGS : string;
  attribute PWR_RX_DEF_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{LR0_SETTING {rx_data_rate=10.3125,rx_pll_type=LCPLL,rx_user_data_width=32,rx_int_data_width=32,rx_data_encoding=RAW,rx_eq_mode=AUTO,rx_oob_en=false,rx_pam_sel=NRZ,}}";
  attribute PWR_TX0_SETTINGS : string;
  attribute PWR_TX0_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{LR0_SETTING {tx_data_rate=6.7584,tx_pll_type=LCPLL,tx_user_data_width=64,tx_int_data_width=64,tx_data_encoding=64B66B_ASYNC,tx_pam_sel=NRZ,}                }";
  attribute PWR_TX1_SETTINGS : string;
  attribute PWR_TX1_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{LR0_SETTING {tx_data_rate=6.7584,tx_pll_type=LCPLL,tx_user_data_width=64,tx_int_data_width=64,tx_data_encoding=64B66B_ASYNC,tx_pam_sel=NRZ,}                }";
  attribute PWR_TX2_SETTINGS : string;
  attribute PWR_TX2_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{}";
  attribute PWR_TX3_SETTINGS : string;
  attribute PWR_TX3_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{}";
  attribute PWR_TX_DEF_SETTINGS : string;
  attribute PWR_TX_DEF_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "{LR0_SETTING {tx_data_rate=10.3125,tx_pll_type=LCPLL,tx_user_data_width=32,tx_int_data_width=32,tx_data_encoding=RAW,tx_pam_sel=NRZ,}}";
  attribute QUAD_COMMON_SETTINGS : string;
  attribute QUAD_COMMON_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1 tx 0,1 rxrate PROT0.D1,PROT0.D1 rx 0,1}}";
  attribute QUAD_INSTANTIATED : integer;
  attribute QUAD_INSTANTIATED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1;
  attribute QUAD_PACK : string;
  attribute QUAD_PACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "";
  attribute QUAD_SIM_MODE : string;
  attribute QUAD_SIM_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "FAST";
  attribute QUAD_SIM_RESET_SPEEDUP : string;
  attribute QUAD_SIM_RESET_SPEEDUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TRUE";
  attribute QUAD_USAGE : string;
  attribute QUAD_USAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "TX_QUAD_CH {TXQuad_0_/jesd204_phy/gt_quad_base_0 {/jesd204_phy/gt_quad_base_0 system_gt_bridge_ip_0_0.IP_CH0,system_gt_bridge_ip_0_0.IP_CH1,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/jesd204_phy/gt_quad_base_0 {/jesd204_phy/gt_quad_base_0 system_gt_bridge_ip_0_0.IP_CH0,system_gt_bridge_ip_0_0.IP_CH1,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}";
  attribute RCALBG0_CFG0 : integer;
  attribute RCALBG0_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 976;
  attribute RCALBG0_CFG1 : integer;
  attribute RCALBG0_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 64;
  attribute RCALBG0_CFG2 : integer;
  attribute RCALBG0_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute RCALBG0_CFG3 : integer;
  attribute RCALBG0_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147483646;
  attribute RCALBG0_CFG4 : integer;
  attribute RCALBG0_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 279;
  attribute RCALBG0_CFG5 : integer;
  attribute RCALBG0_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 691;
  attribute RCALBG1_CFG0 : integer;
  attribute RCALBG1_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 976;
  attribute RCALBG1_CFG1 : integer;
  attribute RCALBG1_CFG1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 64;
  attribute RCALBG1_CFG2 : integer;
  attribute RCALBG1_CFG2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute RCALBG1_CFG3 : integer;
  attribute RCALBG1_CFG3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is -2147483646;
  attribute RCALBG1_CFG4 : integer;
  attribute RCALBG1_CFG4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 279;
  attribute RCALBG1_CFG5 : integer;
  attribute RCALBG1_CFG5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 691;
  attribute REFCLK_SEL : string;
  attribute REFCLK_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_102.400000046239_MHz_unique1";
  attribute RXRSTDONE_DIST_SEL : integer;
  attribute RXRSTDONE_DIST_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4146;
  attribute SIM_DEVICE : string;
  attribute SIM_DEVICE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "VERSAL_AI_CORE";
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "2";
  attribute STAT_NPI_REG_LIST : string;
  attribute STAT_NPI_REG_LIST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "3000:3004,3010:3014,3020:3024,3034:304C,3070:3098,30A8:30B4,30BC:30EC,30F4:3178,3180:3184,318C:3190,3198:31A4,31B0:31D8,31E0:31E8,31F0:3228,3230:3274,3280,3288,3294:329C,32A8:32AC,32B4,32BC:32E4,32FC,3430:3444,344C,3470:3498,34A8:34B4,34BC:34EC,34F4:3578,3580:3584,358C:3590,3598:35A4,35B0:35D8,35E0:35E8,35F0:3628,3630:3674,3680,3688,3694:369C,36A8:36AC,36B4,36BC:36E4,3834:383C,3848,3870:3898,38A8:38B4,38BC:38EC,38F4:3978,3980:3984,398C:3990,3998:39A4,39B0:39D8,39E0:39E8,39F0:3A28,3A30:3A74,3A80,3A88,3A94:3A9C,3AA8:3AAC,3AB4,3ABC:3AE4,3AFC,3C08,3C30:3C3C,3C48:3C4C,3C70:3C98,3CA8:3CB4,3CBC:3CEC,3CF4:3D78,3D80:3D84,3D8C:3D90,3D98:3DA4,3DB0:3DD8,3DE0:3DE8,3DF0:3E28,3E30:3E74,3E80,3E88,3E94:3E9C,3EA8:3EAC,3EB4,3EBC:3EE4";
  attribute TERMPROG_CFG : integer;
  attribute TERMPROG_CFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 0;
  attribute TLAST : string;
  attribute TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "2'b10";
  attribute TREADY : string;
  attribute TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "2'b01";
  attribute TXRSTDONE_DIST_SEL : integer;
  attribute TXRSTDONE_DIST_SEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 4146;
  attribute UB_CFG0 : integer;
  attribute UB_CFG0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is 1933574144;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst is
  signal \<const0>\ : STD_LOGIC;
  signal apb3paddr_quad_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal apb3penable_quad_int : STD_LOGIC;
  signal apb3prdata_quad_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal apb3pready_quad_int : STD_LOGIC;
  signal apb3pslverr_quad_int : STD_LOGIC;
  signal apb3pwdata_quad_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal apb3pwrite_quad_int : STD_LOGIC;
  signal apb3sel_quad_int : STD_LOGIC;
  signal ch0_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch0_rx_function_inst_n_0 : STD_LOGIC;
  signal ch0_rx_function_inst_n_1 : STD_LOGIC;
  signal ch0_rx_function_inst_n_2 : STD_LOGIC;
  signal ch0_rxpmaresetdone_int : STD_LOGIC;
  signal ch0_rxresetdone_int : STD_LOGIC;
  signal ch0_tx_function_inst_n_0 : STD_LOGIC;
  signal ch0_tx_function_inst_n_1 : STD_LOGIC;
  signal ch0_tx_function_inst_n_2 : STD_LOGIC;
  signal ch0_txpmaresetdone_int : STD_LOGIC;
  signal ch0_txresetdone_int : STD_LOGIC;
  signal ch1_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch1_rx_function_inst_n_0 : STD_LOGIC;
  signal ch1_rx_function_inst_n_1 : STD_LOGIC;
  signal ch1_rx_function_inst_n_2 : STD_LOGIC;
  signal ch1_rxpmaresetdone_int : STD_LOGIC;
  signal ch1_rxresetdone_int : STD_LOGIC;
  signal ch1_tx_function_inst_n_0 : STD_LOGIC;
  signal ch1_tx_function_inst_n_1 : STD_LOGIC;
  signal ch1_tx_function_inst_n_2 : STD_LOGIC;
  signal ch1_txpmaresetdone_int : STD_LOGIC;
  signal ch1_txresetdone_int : STD_LOGIC;
  signal ch2_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch2_rx_function_inst_n_0 : STD_LOGIC;
  signal ch2_rx_function_inst_n_1 : STD_LOGIC;
  signal ch2_rx_function_inst_n_2 : STD_LOGIC;
  signal ch2_rxpmaresetdone_int : STD_LOGIC;
  signal ch2_rxresetdone_int : STD_LOGIC;
  signal ch2_tx_function_inst_n_0 : STD_LOGIC;
  signal ch2_tx_function_inst_n_1 : STD_LOGIC;
  signal ch2_tx_function_inst_n_2 : STD_LOGIC;
  signal ch2_txpmaresetdone_int : STD_LOGIC;
  signal ch2_txresetdone_int : STD_LOGIC;
  signal ch3_pcsrsvdout_int : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal ch3_rx_function_inst_n_0 : STD_LOGIC;
  signal ch3_rx_function_inst_n_1 : STD_LOGIC;
  signal ch3_rx_function_inst_n_2 : STD_LOGIC;
  signal ch3_rxpmaresetdone_int : STD_LOGIC;
  signal ch3_rxresetdone_int : STD_LOGIC;
  signal ch3_tx_function_inst_n_0 : STD_LOGIC;
  signal ch3_tx_function_inst_n_1 : STD_LOGIC;
  signal ch3_tx_function_inst_n_2 : STD_LOGIC;
  signal ch3_txpmaresetdone_int : STD_LOGIC;
  signal ch3_txresetdone_int : STD_LOGIC;
  signal cmd_to_axi : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal gpi_to_gt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gpo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gpoToLogic : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gtpowergood_int : STD_LOGIC;
  signal mstrxresetdone_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal msttxresetdone_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal rrst : STD_LOGIC;
  signal s2_axis_tready : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal tlast_r : STD_LOGIC;
  signal tlast_r_i_1_n_0 : STD_LOGIC;
  signal tvalid_r : STD_LOGIC;
  signal tvalid_r_i_1_n_0 : STD_LOGIC;
  signal NLW_quad_inst_M0_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M0_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M1_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M1_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M2_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M2_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_S0_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_S1_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_quad_inst_M0_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_quad_inst_M1_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_quad_inst_M2_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of quad_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of tvalid_r_i_1 : label is "soft_lutpair176";
begin
  gpo(15 downto 0) <= \^gpo\(15 downto 0);
  s_axi_lite_arready <= \<const0>\;
  s_axi_lite_awready <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_bvalid <= \<const0>\;
  s_axi_lite_rdata(31) <= \<const0>\;
  s_axi_lite_rdata(30) <= \<const0>\;
  s_axi_lite_rdata(29) <= \<const0>\;
  s_axi_lite_rdata(28) <= \<const0>\;
  s_axi_lite_rdata(27) <= \<const0>\;
  s_axi_lite_rdata(26) <= \<const0>\;
  s_axi_lite_rdata(25) <= \<const0>\;
  s_axi_lite_rdata(24) <= \<const0>\;
  s_axi_lite_rdata(23) <= \<const0>\;
  s_axi_lite_rdata(22) <= \<const0>\;
  s_axi_lite_rdata(21) <= \<const0>\;
  s_axi_lite_rdata(20) <= \<const0>\;
  s_axi_lite_rdata(19) <= \<const0>\;
  s_axi_lite_rdata(18) <= \<const0>\;
  s_axi_lite_rdata(17) <= \<const0>\;
  s_axi_lite_rdata(16) <= \<const0>\;
  s_axi_lite_rdata(15) <= \<const0>\;
  s_axi_lite_rdata(14) <= \<const0>\;
  s_axi_lite_rdata(13) <= \<const0>\;
  s_axi_lite_rdata(12) <= \<const0>\;
  s_axi_lite_rdata(11) <= \<const0>\;
  s_axi_lite_rdata(10) <= \<const0>\;
  s_axi_lite_rdata(9) <= \<const0>\;
  s_axi_lite_rdata(8) <= \<const0>\;
  s_axi_lite_rdata(7) <= \<const0>\;
  s_axi_lite_rdata(6) <= \<const0>\;
  s_axi_lite_rdata(5) <= \<const0>\;
  s_axi_lite_rdata(4) <= \<const0>\;
  s_axi_lite_rdata(3) <= \<const0>\;
  s_axi_lite_rdata(2) <= \<const0>\;
  s_axi_lite_rdata(1) <= \<const0>\;
  s_axi_lite_rdata(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_rvalid <= \<const0>\;
  s_axi_lite_wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
apb_memcell_arb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_apb_memcell_arb
     port map (
      D(31 downto 0) => apb3prdata_quad_int(31 downto 0),
      Q(15 downto 0) => apb3paddr_quad_int(15 downto 0),
      apb3clk => apb3clk,
      apb3paddr(15 downto 0) => apb3paddr(15 downto 0),
      apb3penable => apb3penable,
      apb3penable_quad_int => apb3penable_quad_int,
      apb3prdata(31 downto 0) => apb3prdata(31 downto 0),
      apb3pready_quad_int => apb3pready_quad_int,
      apb3psel => apb3psel,
      apb3pslverr => apb3pslverr,
      apb3pslverr_quad_int => apb3pslverr_quad_int,
      apb3pwdata(31 downto 0) => apb3pwdata(31 downto 0),
      apb3pwrite => apb3pwrite,
      apb3pwrite_quad_int => apb3pwrite_quad_int,
      apb3sel_quad_int => apb3sel_quad_int,
      apb_user_prdy_r_reg_0 => apb3pready,
      \di_reg[31]_0\(31 downto 0) => apb3pwdata_quad_int(31 downto 0),
      p_0_in => p_0_in
    );
ch0_rx_function_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__1\
     port map (
      D(3) => ch0_rx_function_inst_n_0,
      D(2) => ch0_rx_function_inst_n_1,
      D(1) => ch0_rx_function_inst_n_2,
      D(0) => gpoToLogic(4),
      GPI(0) => gpi_to_gt(4),
      Q(2 downto 0) => cmd_to_axi(18 downto 16),
      apb3clk => apb3clk,
      ch0_rxmstdatapathreset => ch0_rxmstdatapathreset,
      ch0_rxmstreset => ch0_rxmstreset,
      ch0_rxrate(7 downto 0) => ch0_rxrate(7 downto 0),
      \^gpi\(0) => gpi(4),
      gpo(0) => \^gpo\(4),
      \out\(2) => ch0_rx_function_inst_n_0,
      \out\(1) => ch0_rx_function_inst_n_1,
      \out\(0) => ch0_rx_function_inst_n_2,
      rrst => rrst
    );
ch0_tx_function_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__1\
     port map (
      D(3) => ch0_tx_function_inst_n_0,
      D(2) => ch0_tx_function_inst_n_1,
      D(1) => ch0_tx_function_inst_n_2,
      D(0) => gpoToLogic(0),
      GPI(0) => gpi_to_gt(0),
      Q(3 downto 0) => cmd_to_axi(3 downto 0),
      apb3clk => apb3clk,
      ch0_txmstdatapathreset => ch0_txmstdatapathreset,
      ch0_txmstreset => ch0_txmstreset,
      ch0_txprbssel(3 downto 0) => ch0_txprbssel(3 downto 0),
      ch0_txrate(7 downto 0) => ch0_txrate(7 downto 0),
      \^gpi\(0) => gpi(0),
      gpo(0) => \^gpo\(0),
      \out\(2) => ch0_tx_function_inst_n_0,
      \out\(1) => ch0_tx_function_inst_n_1,
      \out\(0) => ch0_tx_function_inst_n_2,
      rrst => rrst
    );
ch1_rx_function_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__2\
     port map (
      D(3) => ch1_rx_function_inst_n_0,
      D(2) => ch1_rx_function_inst_n_1,
      D(1) => ch1_rx_function_inst_n_2,
      D(0) => gpoToLogic(5),
      GPI(0) => gpi_to_gt(5),
      Q(2 downto 0) => cmd_to_axi(22 downto 20),
      apb3clk => apb3clk,
      ch1_rxmstdatapathreset => ch1_rxmstdatapathreset,
      ch1_rxmstreset => ch1_rxmstreset,
      ch1_rxrate(7 downto 0) => ch1_rxrate(7 downto 0),
      \^gpi\(0) => gpi(5),
      gpo(0) => \^gpo\(5),
      \out\(2) => ch1_rx_function_inst_n_0,
      \out\(1) => ch1_rx_function_inst_n_1,
      \out\(0) => ch1_rx_function_inst_n_2,
      rrst => rrst
    );
ch1_tx_function_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__2\
     port map (
      D(3) => ch1_tx_function_inst_n_0,
      D(2) => ch1_tx_function_inst_n_1,
      D(1) => ch1_tx_function_inst_n_2,
      D(0) => gpoToLogic(1),
      GPI(0) => gpi_to_gt(1),
      Q(3 downto 0) => cmd_to_axi(7 downto 4),
      apb3clk => apb3clk,
      ch1_txmstdatapathreset => ch1_txmstdatapathreset,
      ch1_txmstreset => ch1_txmstreset,
      ch1_txprbssel(3 downto 0) => ch1_txprbssel(3 downto 0),
      ch1_txrate(7 downto 0) => ch1_txrate(7 downto 0),
      \^gpi\(0) => gpi(1),
      gpo(0) => \^gpo\(1),
      \out\(2) => ch1_tx_function_inst_n_0,
      \out\(1) => ch1_tx_function_inst_n_1,
      \out\(0) => ch1_tx_function_inst_n_2,
      rrst => rrst
    );
ch2_rx_function_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function__xdcDup__3\
     port map (
      D(3) => ch2_rx_function_inst_n_0,
      D(2) => ch2_rx_function_inst_n_1,
      D(1) => ch2_rx_function_inst_n_2,
      D(0) => gpoToLogic(6),
      GPI(0) => gpi_to_gt(6),
      Q(2 downto 0) => cmd_to_axi(26 downto 24),
      apb3clk => apb3clk,
      ch2_rxmstdatapathreset => ch2_rxmstdatapathreset,
      ch2_rxmstreset => ch2_rxmstreset,
      ch2_rxrate(7 downto 0) => ch2_rxrate(7 downto 0),
      \^gpi\(0) => gpi(6),
      gpo(0) => \^gpo\(6),
      \out\(2) => ch2_rx_function_inst_n_0,
      \out\(1) => ch2_rx_function_inst_n_1,
      \out\(0) => ch2_rx_function_inst_n_2,
      rrst => rrst
    );
ch2_tx_function_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function__xdcDup__3\
     port map (
      D(3) => ch2_tx_function_inst_n_0,
      D(2) => ch2_tx_function_inst_n_1,
      D(1) => ch2_tx_function_inst_n_2,
      D(0) => gpoToLogic(2),
      GPI(0) => gpi_to_gt(2),
      Q(3 downto 0) => cmd_to_axi(11 downto 8),
      apb3clk => apb3clk,
      ch2_txmstdatapathreset => ch2_txmstdatapathreset,
      ch2_txmstreset => ch2_txmstreset,
      ch2_txprbssel(3 downto 0) => ch2_txprbssel(3 downto 0),
      ch2_txrate(7 downto 0) => ch2_txrate(7 downto 0),
      \^gpi\(0) => gpi(2),
      gpo(0) => \^gpo\(2),
      \out\(2) => ch2_tx_function_inst_n_0,
      \out\(1) => ch2_tx_function_inst_n_1,
      \out\(0) => ch2_tx_function_inst_n_2,
      rrst => rrst
    );
ch3_rx_function_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_rx_function
     port map (
      D(3) => ch3_rx_function_inst_n_0,
      D(2) => ch3_rx_function_inst_n_1,
      D(1) => ch3_rx_function_inst_n_2,
      D(0) => gpoToLogic(7),
      GPI(0) => gpi_to_gt(7),
      Q(2 downto 0) => cmd_to_axi(30 downto 28),
      apb3clk => apb3clk,
      ch3_rxmstdatapathreset => ch3_rxmstdatapathreset,
      ch3_rxmstreset => ch3_rxmstreset,
      ch3_rxrate(7 downto 0) => ch3_rxrate(7 downto 0),
      \^gpi\(0) => gpi(7),
      gpo(0) => \^gpo\(7),
      gtpowergood_int => gtpowergood_int,
      \out\(2) => ch3_rx_function_inst_n_0,
      \out\(1) => ch3_rx_function_inst_n_1,
      \out\(0) => ch3_rx_function_inst_n_2,
      p_0_in => p_0_in,
      rrst => rrst,
      \rrst_r_reg[3]_0\(0) => \^gpo\(15)
    );
ch3_tx_function_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_tx_function
     port map (
      D(3) => ch3_tx_function_inst_n_0,
      D(2) => ch3_tx_function_inst_n_1,
      D(1) => ch3_tx_function_inst_n_2,
      D(0) => gpoToLogic(3),
      GPI(0) => gpi_to_gt(3),
      Q(3 downto 0) => cmd_to_axi(15 downto 12),
      apb3clk => apb3clk,
      ch3_txmstdatapathreset => ch3_txmstdatapathreset,
      ch3_txmstreset => ch3_txmstreset,
      ch3_txprbssel(3 downto 0) => ch3_txprbssel(3 downto 0),
      ch3_txrate(7 downto 0) => ch3_txrate(7 downto 0),
      \^gpi\(0) => gpi(3),
      gpo(0) => \^gpo\(3),
      \out\(2) => ch3_tx_function_inst_n_0,
      \out\(1) => ch3_tx_function_inst_n_1,
      \out\(0) => ch3_tx_function_inst_n_2,
      rrst => rrst
    );
gtpowergood_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gpo\(15),
      I1 => gtpowergood_int,
      O => gtpowergood
    );
quad_inst: unisim.vcomponents.GTYE5_QUAD
    generic map(
      A_CFG0 => X"00000740",
      A_CFG1 => X"4E4E4E82",
      A_CFG2 => X"60000000",
      A_CFG3 => X"E0000000",
      A_CFG4 => X"E0000000",
      A_CFG5 => X"E0000000",
      CH0_ADAPT_APT_CFG => X"00000000",
      CH0_ADAPT_CAL_CFG => X"81EE6400",
      CH0_ADAPT_DFE_CFG => X"00000040",
      CH0_ADAPT_GC_CFG0 => X"00901070",
      CH0_ADAPT_GC_CFG1 => X"0AA007E0",
      CH0_ADAPT_GC_CFG2 => X"002000E8",
      CH0_ADAPT_GC_CFG3 => X"0AA003E0",
      CH0_ADAPT_GEN_CFG0 => X"00320000",
      CH0_ADAPT_GEN_CFG1 => X"00000000",
      CH0_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH0_ADAPT_GEN_CFG3 => X"10000000",
      CH0_ADAPT_H01_CFG => X"012002A0",
      CH0_ADAPT_H23_CFG => X"01A001A0",
      CH0_ADAPT_H45_CFG => X"01A001A0",
      CH0_ADAPT_H67_CFG => X"01A001A0",
      CH0_ADAPT_H89_CFG => X"01A001A0",
      CH0_ADAPT_HAB_CFG => X"01A001A0",
      CH0_ADAPT_HCD_CFG => X"01A001A0",
      CH0_ADAPT_HEF_CFG => X"01A003A0",
      CH0_ADAPT_KH_CFG0 => X"20087E3F",
      CH0_ADAPT_KH_CFG1 => X"00000000",
      CH0_ADAPT_KH_CFG2 => X"000043A0",
      CH0_ADAPT_KH_CFG3 => X"00000000",
      CH0_ADAPT_KH_CFG4 => X"00007BA0",
      CH0_ADAPT_KH_CFG5 => X"00000000",
      CH0_ADAPT_KL_CFG0 => X"00007E20",
      CH0_ADAPT_KL_CFG1 => X"000043A0",
      CH0_ADAPT_LCK_CFG0 => X"00004000",
      CH0_ADAPT_LCK_CFG1 => X"00004000",
      CH0_ADAPT_LCK_CFG2 => X"00000000",
      CH0_ADAPT_LCK_CFG3 => X"00000000",
      CH0_ADAPT_LOP_CFG => X"EE000660",
      CH0_ADAPT_OS_CFG => X"80000120",
      CH0_CHCLK_ILO_CFG => X"00640033",
      CH0_CHCLK_MISC_CFG => X"F881DF1F",
      CH0_CHCLK_RSV_CFG => X"00000000",
      CH0_CHCLK_RXCAL_CFG => X"083C4000",
      CH0_CHCLK_RXCAL_CFG1 => X"00000000",
      CH0_CHCLK_RXCAL_CFG2 => X"00000000",
      CH0_CHCLK_RXPI_CFG => X"0050080C",
      CH0_CHCLK_TXCAL_CFG => X"00400020",
      CH0_CHCLK_TXPI_CFG0 => X"0047080F",
      CH0_CHL_RSV_CFG0 => X"C0000009",
      CH0_CHL_RSV_CFG1 => X"00000000",
      CH0_CHL_RSV_CFG2 => X"00000000",
      CH0_CHL_RSV_CFG3 => X"00000000",
      CH0_CHL_RSV_CFG4 => X"00000000",
      CH0_DA_CFG => X"000A000A",
      CH0_EYESCAN_CFG0 => X"00000800",
      CH0_EYESCAN_CFG1 => X"00000000",
      CH0_EYESCAN_CFG10 => X"00000000",
      CH0_EYESCAN_CFG11 => X"00000000",
      CH0_EYESCAN_CFG12 => X"00000000",
      CH0_EYESCAN_CFG13 => X"00000000",
      CH0_EYESCAN_CFG14 => X"00000000",
      CH0_EYESCAN_CFG15 => X"00000000",
      CH0_EYESCAN_CFG16 => X"00000000",
      CH0_EYESCAN_CFG2 => X"00000000",
      CH0_EYESCAN_CFG3 => X"00000000",
      CH0_EYESCAN_CFG4 => X"00000000",
      CH0_EYESCAN_CFG5 => X"00000000",
      CH0_EYESCAN_CFG6 => X"00000000",
      CH0_EYESCAN_CFG7 => X"00000000",
      CH0_EYESCAN_CFG8 => X"00000000",
      CH0_EYESCAN_CFG9 => X"00000000",
      CH0_FABRIC_INTF_CFG0 => X"FEBFF7FB",
      CH0_FABRIC_INTF_CFG1 => X"00008400",
      CH0_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH0_FABRIC_INTF_CFG3 => X"00000000",
      CH0_FABRIC_INTF_CFG4 => X"00005000",
      CH0_FABRIC_INTF_CFG5 => X"00006402",
      CH0_INSTANTIATED => '1',
      CH0_MONITOR_CFG => X"00000000",
      CH0_PIPE_CTRL_CFG0 => X"00044860",
      CH0_PIPE_CTRL_CFG1 => X"00200293",
      CH0_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH0_PIPE_CTRL_CFG2 => X"0097D38C",
      CH0_PIPE_CTRL_CFG3 => X"0498012F",
      CH0_PIPE_CTRL_CFG4 => X"00440000",
      CH0_PIPE_CTRL_CFG5 => X"20000000",
      CH0_PIPE_CTRL_CFG6 => X"3D900064",
      CH0_PIPE_CTRL_CFG7 => X"0411D11D",
      CH0_PIPE_CTRL_CFG8 => X"02046118",
      CH0_PIPE_CTRL_CFG9 => X"80900000",
      CH0_PIPE_TX_EQ_CFG0 => X"0A756BD8",
      CH0_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH0_PIPE_TX_EQ_CFG2 => X"00002042",
      CH0_PIPE_TX_EQ_CFG3 => X"00000192",
      CH0_RESET_BYP_HDSHK_CFG => X"00000000",
      CH0_RESET_CFG => X"08100025",
      CH0_RESET_LOOPER_ID_CFG => X"00204060",
      CH0_RESET_LOOP_ID_CFG0 => X"00000210",
      CH0_RESET_LOOP_ID_CFG1 => X"06543210",
      CH0_RESET_LOOP_ID_CFG2 => X"00004321",
      CH0_RESET_TIME_CFG0 => X"02108401",
      CH0_RESET_TIME_CFG1 => X"02108421",
      CH0_RESET_TIME_CFG2 => X"02108421",
      CH0_RESET_TIME_CFG3 => X"85082421",
      CH0_RXOUTCLK_FREQ => 102.400000,
      CH0_RXOUTCLK_REF_FREQ => 102.400000,
      CH0_RXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH0_RX_CDR_CFG0 => X"B4050042",
      CH0_RX_CDR_CFG1 => X"60000100",
      CH0_RX_CDR_CFG2 => X"08004A49",
      CH0_RX_CDR_CFG3 => X"000B5CF6",
      CH0_RX_CDR_CFG4 => X"243C3000",
      CH0_RX_CRC_CFG0 => X"00007880",
      CH0_RX_CRC_CFG1 => X"1E1E1E1E",
      CH0_RX_CRC_CFG2 => X"1E1E1E1E",
      CH0_RX_CRC_CFG3 => X"FFFFFFFF",
      CH0_RX_CTLE_CFG0 => X"01DC0100",
      CH0_RX_CTLE_CFG1 => X"40000000",
      CH0_RX_DACI2V_CFG0 => X"04008ECA",
      CH0_RX_DATA_RATE => 8.000000,
      CH0_RX_DFE_CFG0 => X"D0025408",
      CH0_RX_ELASTIC_BUF_CFG0 => X"0040277C",
      CH0_RX_ELASTIC_BUF_CFG1 => X"00000002",
      CH0_RX_ELASTIC_BUF_CFG2 => X"00000000",
      CH0_RX_ELASTIC_BUF_CFG3 => X"9FE00000",
      CH0_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH0_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH0_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH0_RX_ELASTIC_BUF_CFG7 => X"04000005",
      CH0_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH0_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH0_RX_MISC_CFG0 => X"50000000",
      CH0_RX_OOB_CFG0 => X"2454C204",
      CH0_RX_OOB_CFG1 => X"010241C4",
      CH0_RX_PAD_CFG0 => X"00000000",
      CH0_RX_PAD_CFG1 => X"1044497A",
      CH0_RX_PCS_CFG0 => X"2835F130",
      CH0_RX_PCS_CFG1 => X"B4040800",
      CH0_RX_PCS_CFG2 => X"000000F1",
      CH0_RX_PCS_CFG3 => X"1C190F0F",
      CH0_RX_PCS_CFG4 => X"4280A002",
      CH0_RX_PHALIGN_CFG0 => X"00118003",
      CH0_RX_PHALIGN_CFG1 => X"5883800A",
      CH0_RX_PHALIGN_CFG2 => X"0001CA00",
      CH0_RX_PHALIGN_CFG3 => X"58038000",
      CH0_RX_PHALIGN_CFG4 => X"0000020A",
      CH0_RX_PHALIGN_CFG5 => X"03020000",
      CH0_SIM_MODE => "FAST",
      CH0_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH0_SIM_RESET_SPEEDUP => "TRUE",
      CH0_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH0_TXOUTCLK_FREQ => 102.400000,
      CH0_TXOUTCLK_REF_FREQ => 102.400000,
      CH0_TXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH0_TX_10G_CFG0 => X"00000000",
      CH0_TX_10G_CFG1 => X"40000000",
      CH0_TX_10G_CFG2 => X"00000000",
      CH0_TX_10G_CFG3 => X"00000000",
      CH0_TX_ANA_CFG0 => X"000000D0",
      CH0_TX_CRC_CFG0 => X"00007800",
      CH0_TX_CRC_CFG1 => X"1E1E1E1E",
      CH0_TX_CRC_CFG2 => X"1E1E1E1E",
      CH0_TX_CRC_CFG3 => X"FFFFFFFF",
      CH0_TX_DATA_RATE => 8.000000,
      CH0_TX_DRV_CFG0 => X"00400000",
      CH0_TX_DRV_CFG1 => X"00001800",
      CH0_TX_PCS_CFG0 => X"62600131",
      CH0_TX_PCS_CFG1 => X"2835557C",
      CH0_TX_PCS_CFG2 => X"1555F2AA",
      CH0_TX_PCS_CFG3 => X"000AAA83",
      CH0_TX_PHALIGN_CFG0 => X"00118000",
      CH0_TX_PHALIGN_CFG1 => X"02C47005",
      CH0_TX_PHALIGN_CFG2 => X"00058038",
      CH0_TX_PHALIGN_CFG3 => X"00000000",
      CH0_TX_PHALIGN_CFG4 => X"181600E0",
      CH0_TX_PHALIGN_CFG5 => X"00000100",
      CH0_TX_PIPPM_CFG => X"02000000",
      CH0_TX_SER_CFG0 => X"00000000",
      CH1_ADAPT_APT_CFG => X"00000000",
      CH1_ADAPT_CAL_CFG => X"81EE6400",
      CH1_ADAPT_DFE_CFG => X"00000040",
      CH1_ADAPT_GC_CFG0 => X"00901070",
      CH1_ADAPT_GC_CFG1 => X"0AA007E0",
      CH1_ADAPT_GC_CFG2 => X"002000E8",
      CH1_ADAPT_GC_CFG3 => X"0AA003E0",
      CH1_ADAPT_GEN_CFG0 => X"00320000",
      CH1_ADAPT_GEN_CFG1 => X"00000000",
      CH1_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH1_ADAPT_GEN_CFG3 => X"10000000",
      CH1_ADAPT_H01_CFG => X"012002A0",
      CH1_ADAPT_H23_CFG => X"01A001A0",
      CH1_ADAPT_H45_CFG => X"01A001A0",
      CH1_ADAPT_H67_CFG => X"01A001A0",
      CH1_ADAPT_H89_CFG => X"01A001A0",
      CH1_ADAPT_HAB_CFG => X"01A001A0",
      CH1_ADAPT_HCD_CFG => X"01A001A0",
      CH1_ADAPT_HEF_CFG => X"01A003A0",
      CH1_ADAPT_KH_CFG0 => X"20087E3F",
      CH1_ADAPT_KH_CFG1 => X"00000000",
      CH1_ADAPT_KH_CFG2 => X"000043A0",
      CH1_ADAPT_KH_CFG3 => X"00000000",
      CH1_ADAPT_KH_CFG4 => X"00007BA0",
      CH1_ADAPT_KH_CFG5 => X"00000000",
      CH1_ADAPT_KL_CFG0 => X"00007E20",
      CH1_ADAPT_KL_CFG1 => X"000043A0",
      CH1_ADAPT_LCK_CFG0 => X"00004000",
      CH1_ADAPT_LCK_CFG1 => X"00004000",
      CH1_ADAPT_LCK_CFG2 => X"00000000",
      CH1_ADAPT_LCK_CFG3 => X"00000000",
      CH1_ADAPT_LOP_CFG => X"EE000660",
      CH1_ADAPT_OS_CFG => X"80000120",
      CH1_CHCLK_ILO_CFG => X"00640033",
      CH1_CHCLK_MISC_CFG => X"F881DF1F",
      CH1_CHCLK_RSV_CFG => X"00000000",
      CH1_CHCLK_RXCAL_CFG => X"083C4000",
      CH1_CHCLK_RXCAL_CFG1 => X"00000000",
      CH1_CHCLK_RXCAL_CFG2 => X"00000000",
      CH1_CHCLK_RXPI_CFG => X"0050080C",
      CH1_CHCLK_TXCAL_CFG => X"00400020",
      CH1_CHCLK_TXPI_CFG0 => X"0047080F",
      CH1_CHL_RSV_CFG0 => X"C0000009",
      CH1_CHL_RSV_CFG1 => X"00000000",
      CH1_CHL_RSV_CFG2 => X"00000000",
      CH1_CHL_RSV_CFG3 => X"00000000",
      CH1_CHL_RSV_CFG4 => X"00000000",
      CH1_DA_CFG => X"000A000A",
      CH1_EYESCAN_CFG0 => X"00000800",
      CH1_EYESCAN_CFG1 => X"00000000",
      CH1_EYESCAN_CFG10 => X"00000000",
      CH1_EYESCAN_CFG11 => X"00000000",
      CH1_EYESCAN_CFG12 => X"00000000",
      CH1_EYESCAN_CFG13 => X"00000000",
      CH1_EYESCAN_CFG14 => X"00000000",
      CH1_EYESCAN_CFG15 => X"00000000",
      CH1_EYESCAN_CFG16 => X"00000000",
      CH1_EYESCAN_CFG2 => X"00000000",
      CH1_EYESCAN_CFG3 => X"00000000",
      CH1_EYESCAN_CFG4 => X"00000000",
      CH1_EYESCAN_CFG5 => X"00000000",
      CH1_EYESCAN_CFG6 => X"00000000",
      CH1_EYESCAN_CFG7 => X"00000000",
      CH1_EYESCAN_CFG8 => X"00000000",
      CH1_EYESCAN_CFG9 => X"00000000",
      CH1_FABRIC_INTF_CFG0 => X"FEBFF7FB",
      CH1_FABRIC_INTF_CFG1 => X"00008400",
      CH1_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH1_FABRIC_INTF_CFG3 => X"00000000",
      CH1_FABRIC_INTF_CFG4 => X"00005000",
      CH1_FABRIC_INTF_CFG5 => X"00006402",
      CH1_INSTANTIATED => '1',
      CH1_MONITOR_CFG => X"00000000",
      CH1_PIPE_CTRL_CFG0 => X"00044860",
      CH1_PIPE_CTRL_CFG1 => X"00200293",
      CH1_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH1_PIPE_CTRL_CFG2 => X"0097D38C",
      CH1_PIPE_CTRL_CFG3 => X"0498012F",
      CH1_PIPE_CTRL_CFG4 => X"00440000",
      CH1_PIPE_CTRL_CFG5 => X"20000000",
      CH1_PIPE_CTRL_CFG6 => X"3C800064",
      CH1_PIPE_CTRL_CFG7 => X"0411D11D",
      CH1_PIPE_CTRL_CFG8 => X"02046118",
      CH1_PIPE_CTRL_CFG9 => X"80902626",
      CH1_PIPE_TX_EQ_CFG0 => X"0A756BD8",
      CH1_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH1_PIPE_TX_EQ_CFG2 => X"00002042",
      CH1_PIPE_TX_EQ_CFG3 => X"00000192",
      CH1_RESET_BYP_HDSHK_CFG => X"00000000",
      CH1_RESET_CFG => X"08100025",
      CH1_RESET_LOOPER_ID_CFG => X"00204060",
      CH1_RESET_LOOP_ID_CFG0 => X"00000210",
      CH1_RESET_LOOP_ID_CFG1 => X"06543210",
      CH1_RESET_LOOP_ID_CFG2 => X"00004321",
      CH1_RESET_TIME_CFG0 => X"02108401",
      CH1_RESET_TIME_CFG1 => X"02108421",
      CH1_RESET_TIME_CFG2 => X"02108421",
      CH1_RESET_TIME_CFG3 => X"85082421",
      CH1_RXOUTCLK_FREQ => 102.400000,
      CH1_RXOUTCLK_REF_FREQ => 102.400000,
      CH1_RXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH1_RX_CDR_CFG0 => X"B4050042",
      CH1_RX_CDR_CFG1 => X"60000100",
      CH1_RX_CDR_CFG2 => X"08004A49",
      CH1_RX_CDR_CFG3 => X"000B5CF6",
      CH1_RX_CDR_CFG4 => X"243C3000",
      CH1_RX_CRC_CFG0 => X"00007880",
      CH1_RX_CRC_CFG1 => X"1E1E1E1E",
      CH1_RX_CRC_CFG2 => X"1E1E1E1E",
      CH1_RX_CRC_CFG3 => X"FFFFFFFF",
      CH1_RX_CTLE_CFG0 => X"01DC0100",
      CH1_RX_CTLE_CFG1 => X"40000000",
      CH1_RX_DACI2V_CFG0 => X"04008ECA",
      CH1_RX_DATA_RATE => 8.000000,
      CH1_RX_DFE_CFG0 => X"D0025408",
      CH1_RX_ELASTIC_BUF_CFG0 => X"0040277C",
      CH1_RX_ELASTIC_BUF_CFG1 => X"00000002",
      CH1_RX_ELASTIC_BUF_CFG2 => X"00000000",
      CH1_RX_ELASTIC_BUF_CFG3 => X"9FE00000",
      CH1_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH1_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH1_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH1_RX_ELASTIC_BUF_CFG7 => X"04000005",
      CH1_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH1_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH1_RX_MISC_CFG0 => X"50000000",
      CH1_RX_OOB_CFG0 => X"2454C204",
      CH1_RX_OOB_CFG1 => X"010241C4",
      CH1_RX_PAD_CFG0 => X"00000000",
      CH1_RX_PAD_CFG1 => X"1044497A",
      CH1_RX_PCS_CFG0 => X"2835F130",
      CH1_RX_PCS_CFG1 => X"B4040800",
      CH1_RX_PCS_CFG2 => X"000000F1",
      CH1_RX_PCS_CFG3 => X"1C190F0F",
      CH1_RX_PCS_CFG4 => X"4280A002",
      CH1_RX_PHALIGN_CFG0 => X"00108003",
      CH1_RX_PHALIGN_CFG1 => X"58838006",
      CH1_RX_PHALIGN_CFG2 => X"0001CA00",
      CH1_RX_PHALIGN_CFG3 => X"58038000",
      CH1_RX_PHALIGN_CFG4 => X"0000020A",
      CH1_RX_PHALIGN_CFG5 => X"03020000",
      CH1_SIM_MODE => "FAST",
      CH1_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH1_SIM_RESET_SPEEDUP => "TRUE",
      CH1_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH1_TXOUTCLK_FREQ => 102.400000,
      CH1_TXOUTCLK_REF_FREQ => 102.400000,
      CH1_TXOUTCLK_REF_SOURCE => "HSCLK0_LCPLLGTREFCLK0",
      CH1_TX_10G_CFG0 => X"00000000",
      CH1_TX_10G_CFG1 => X"40000000",
      CH1_TX_10G_CFG2 => X"00000000",
      CH1_TX_10G_CFG3 => X"00000000",
      CH1_TX_ANA_CFG0 => X"000000D0",
      CH1_TX_CRC_CFG0 => X"00007800",
      CH1_TX_CRC_CFG1 => X"1E1E1E1E",
      CH1_TX_CRC_CFG2 => X"1E1E1E1E",
      CH1_TX_CRC_CFG3 => X"FFFFFFFF",
      CH1_TX_DATA_RATE => 8.000000,
      CH1_TX_DRV_CFG0 => X"00400000",
      CH1_TX_DRV_CFG1 => X"00001800",
      CH1_TX_PCS_CFG0 => X"62600131",
      CH1_TX_PCS_CFG1 => X"2835557C",
      CH1_TX_PCS_CFG2 => X"1555F2AA",
      CH1_TX_PCS_CFG3 => X"000AAA83",
      CH1_TX_PHALIGN_CFG0 => X"00108000",
      CH1_TX_PHALIGN_CFG1 => X"02C47003",
      CH1_TX_PHALIGN_CFG2 => X"00058038",
      CH1_TX_PHALIGN_CFG3 => X"00000000",
      CH1_TX_PHALIGN_CFG4 => X"181600E0",
      CH1_TX_PHALIGN_CFG5 => X"00000100",
      CH1_TX_PIPPM_CFG => X"02000000",
      CH1_TX_SER_CFG0 => X"00000000",
      CH2_ADAPT_APT_CFG => X"00000000",
      CH2_ADAPT_CAL_CFG => X"81EE6400",
      CH2_ADAPT_DFE_CFG => X"00000040",
      CH2_ADAPT_GC_CFG0 => X"00901070",
      CH2_ADAPT_GC_CFG1 => X"0AA007E0",
      CH2_ADAPT_GC_CFG2 => X"002000E8",
      CH2_ADAPT_GC_CFG3 => X"0AA003E0",
      CH2_ADAPT_GEN_CFG0 => X"00120000",
      CH2_ADAPT_GEN_CFG1 => X"00000000",
      CH2_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH2_ADAPT_GEN_CFG3 => X"10000000",
      CH2_ADAPT_H01_CFG => X"012002A0",
      CH2_ADAPT_H23_CFG => X"01A001A0",
      CH2_ADAPT_H45_CFG => X"01A001A0",
      CH2_ADAPT_H67_CFG => X"01A001A0",
      CH2_ADAPT_H89_CFG => X"01A001A0",
      CH2_ADAPT_HAB_CFG => X"01A001A0",
      CH2_ADAPT_HCD_CFG => X"01A001A0",
      CH2_ADAPT_HEF_CFG => X"01A003A0",
      CH2_ADAPT_KH_CFG0 => X"2008793F",
      CH2_ADAPT_KH_CFG1 => X"00000000",
      CH2_ADAPT_KH_CFG2 => X"000043A0",
      CH2_ADAPT_KH_CFG3 => X"00000000",
      CH2_ADAPT_KH_CFG4 => X"00007BA0",
      CH2_ADAPT_KH_CFG5 => X"00000000",
      CH2_ADAPT_KL_CFG0 => X"000080A0",
      CH2_ADAPT_KL_CFG1 => X"000043A0",
      CH2_ADAPT_LCK_CFG0 => X"00004000",
      CH2_ADAPT_LCK_CFG1 => X"00004000",
      CH2_ADAPT_LCK_CFG2 => X"00000000",
      CH2_ADAPT_LCK_CFG3 => X"00000000",
      CH2_ADAPT_LOP_CFG => X"EE000660",
      CH2_ADAPT_OS_CFG => X"80000120",
      CH2_CHCLK_ILO_CFG => X"00640033",
      CH2_CHCLK_MISC_CFG => X"F881DF1F",
      CH2_CHCLK_RSV_CFG => X"00000000",
      CH2_CHCLK_RXCAL_CFG => X"083C4000",
      CH2_CHCLK_RXCAL_CFG1 => X"00000000",
      CH2_CHCLK_RXCAL_CFG2 => X"00000000",
      CH2_CHCLK_RXPI_CFG => X"0050082C",
      CH2_CHCLK_TXCAL_CFG => X"00400020",
      CH2_CHCLK_TXPI_CFG0 => X"0047082F",
      CH2_CHL_RSV_CFG0 => X"C0000009",
      CH2_CHL_RSV_CFG1 => X"00000000",
      CH2_CHL_RSV_CFG2 => X"00000000",
      CH2_CHL_RSV_CFG3 => X"00000000",
      CH2_CHL_RSV_CFG4 => X"00000000",
      CH2_DA_CFG => X"000A000A",
      CH2_EYESCAN_CFG0 => X"00000800",
      CH2_EYESCAN_CFG1 => X"00000000",
      CH2_EYESCAN_CFG10 => X"00000000",
      CH2_EYESCAN_CFG11 => X"00000000",
      CH2_EYESCAN_CFG12 => X"00000000",
      CH2_EYESCAN_CFG13 => X"00000000",
      CH2_EYESCAN_CFG14 => X"00000000",
      CH2_EYESCAN_CFG15 => X"00000000",
      CH2_EYESCAN_CFG16 => X"00000000",
      CH2_EYESCAN_CFG2 => X"00000000",
      CH2_EYESCAN_CFG3 => X"00000000",
      CH2_EYESCAN_CFG4 => X"00000000",
      CH2_EYESCAN_CFG5 => X"00000000",
      CH2_EYESCAN_CFG6 => X"00000000",
      CH2_EYESCAN_CFG7 => X"00000000",
      CH2_EYESCAN_CFG8 => X"00000000",
      CH2_EYESCAN_CFG9 => X"00000000",
      CH2_FABRIC_INTF_CFG0 => X"FEBFB7F3",
      CH2_FABRIC_INTF_CFG1 => X"00030400",
      CH2_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH2_FABRIC_INTF_CFG3 => X"000C0000",
      CH2_FABRIC_INTF_CFG4 => X"00005000",
      CH2_FABRIC_INTF_CFG5 => X"00006402",
      CH2_INSTANTIATED => '0',
      CH2_MONITOR_CFG => X"00000000",
      CH2_PIPE_CTRL_CFG0 => X"00040060",
      CH2_PIPE_CTRL_CFG1 => X"00200293",
      CH2_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH2_PIPE_CTRL_CFG2 => X"0097D38C",
      CH2_PIPE_CTRL_CFG3 => X"0018012F",
      CH2_PIPE_CTRL_CFG4 => X"40440000",
      CH2_PIPE_CTRL_CFG5 => X"20000000",
      CH2_PIPE_CTRL_CFG6 => X"3C100064",
      CH2_PIPE_CTRL_CFG7 => X"0400A00A",
      CH2_PIPE_CTRL_CFG8 => X"02000000",
      CH2_PIPE_CTRL_CFG9 => X"00000000",
      CH2_PIPE_TX_EQ_CFG0 => X"0A756BD8",
      CH2_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH2_PIPE_TX_EQ_CFG2 => X"00002042",
      CH2_PIPE_TX_EQ_CFG3 => X"00000192",
      CH2_RESET_BYP_HDSHK_CFG => X"00000000",
      CH2_RESET_CFG => X"08100025",
      CH2_RESET_LOOPER_ID_CFG => X"00204060",
      CH2_RESET_LOOP_ID_CFG0 => X"00000210",
      CH2_RESET_LOOP_ID_CFG1 => X"06543210",
      CH2_RESET_LOOP_ID_CFG2 => X"00004321",
      CH2_RESET_TIME_CFG0 => X"02108401",
      CH2_RESET_TIME_CFG1 => X"02108421",
      CH2_RESET_TIME_CFG2 => X"02108421",
      CH2_RESET_TIME_CFG3 => X"85082421",
      CH2_RXOUTCLK_FREQ => 390.625000,
      CH2_RXOUTCLK_REF_FREQ => 125.000000,
      CH2_RXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH2_RX_CDR_CFG0 => X"B4000042",
      CH2_RX_CDR_CFG1 => X"60000100",
      CH2_RX_CDR_CFG2 => X"08004A69",
      CH2_RX_CDR_CFG3 => X"000B5CF6",
      CH2_RX_CDR_CFG4 => X"243C3000",
      CH2_RX_CRC_CFG0 => X"00007880",
      CH2_RX_CRC_CFG1 => X"1E1E1E1E",
      CH2_RX_CRC_CFG2 => X"1E1E1E1E",
      CH2_RX_CRC_CFG3 => X"FFFFFFFF",
      CH2_RX_CTLE_CFG0 => X"01DC0100",
      CH2_RX_CTLE_CFG1 => X"40000000",
      CH2_RX_DACI2V_CFG0 => X"04008ECA",
      CH2_RX_DATA_RATE => 8.000000,
      CH2_RX_DFE_CFG0 => X"D0025408",
      CH2_RX_ELASTIC_BUF_CFG0 => X"807C5840",
      CH2_RX_ELASTIC_BUF_CFG1 => X"00000002",
      CH2_RX_ELASTIC_BUF_CFG2 => X"00000000",
      CH2_RX_ELASTIC_BUF_CFG3 => X"9FE00000",
      CH2_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH2_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH2_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH2_RX_ELASTIC_BUF_CFG7 => X"04000005",
      CH2_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH2_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH2_RX_MISC_CFG0 => X"50000000",
      CH2_RX_OOB_CFG0 => X"2454C204",
      CH2_RX_OOB_CFG1 => X"010241C4",
      CH2_RX_PAD_CFG0 => X"00000000",
      CH2_RX_PAD_CFG1 => X"1044497A",
      CH2_RX_PCS_CFG0 => X"2835F130",
      CH2_RX_PCS_CFG1 => X"6C040BFF",
      CH2_RX_PCS_CFG2 => X"400000E1",
      CH2_RX_PCS_CFG3 => X"1C190F0F",
      CH2_RX_PCS_CFG4 => X"4280A002",
      CH2_RX_PHALIGN_CFG0 => X"00000003",
      CH2_RX_PHALIGN_CFG1 => X"00838000",
      CH2_RX_PHALIGN_CFG2 => X"0001CA00",
      CH2_RX_PHALIGN_CFG3 => X"00038000",
      CH2_RX_PHALIGN_CFG4 => X"0000020A",
      CH2_RX_PHALIGN_CFG5 => X"03020000",
      CH2_SIM_MODE => "FAST",
      CH2_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH2_SIM_RESET_SPEEDUP => "TRUE",
      CH2_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH2_TXOUTCLK_FREQ => 390.625000,
      CH2_TXOUTCLK_REF_FREQ => 125.000000,
      CH2_TXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH2_TX_10G_CFG0 => X"00000000",
      CH2_TX_10G_CFG1 => X"40000000",
      CH2_TX_10G_CFG2 => X"00000000",
      CH2_TX_10G_CFG3 => X"00000000",
      CH2_TX_ANA_CFG0 => X"000000D0",
      CH2_TX_CRC_CFG0 => X"00007800",
      CH2_TX_CRC_CFG1 => X"1E1E1E1E",
      CH2_TX_CRC_CFG2 => X"1E1E1E1E",
      CH2_TX_CRC_CFG3 => X"FFFFFFFF",
      CH2_TX_DATA_RATE => 8.000000,
      CH2_TX_DRV_CFG0 => X"00400000",
      CH2_TX_DRV_CFG1 => X"00001800",
      CH2_TX_PCS_CFG0 => X"82600121",
      CH2_TX_PCS_CFG1 => X"2835557C",
      CH2_TX_PCS_CFG2 => X"1555F2AA",
      CH2_TX_PCS_CFG3 => X"001AAA83",
      CH2_TX_PHALIGN_CFG0 => X"00000000",
      CH2_TX_PHALIGN_CFG1 => X"00047000",
      CH2_TX_PHALIGN_CFG2 => X"00038038",
      CH2_TX_PHALIGN_CFG3 => X"00000000",
      CH2_TX_PHALIGN_CFG4 => X"180000E0",
      CH2_TX_PHALIGN_CFG5 => X"00000080",
      CH2_TX_PIPPM_CFG => X"02000000",
      CH2_TX_SER_CFG0 => X"00000000",
      CH3_ADAPT_APT_CFG => X"00000000",
      CH3_ADAPT_CAL_CFG => X"81EE6400",
      CH3_ADAPT_DFE_CFG => X"00000040",
      CH3_ADAPT_GC_CFG0 => X"00901070",
      CH3_ADAPT_GC_CFG1 => X"0AA007E0",
      CH3_ADAPT_GC_CFG2 => X"002000E8",
      CH3_ADAPT_GC_CFG3 => X"0AA003E0",
      CH3_ADAPT_GEN_CFG0 => X"00120000",
      CH3_ADAPT_GEN_CFG1 => X"00000000",
      CH3_ADAPT_GEN_CFG2 => X"87FFFFFF",
      CH3_ADAPT_GEN_CFG3 => X"10000000",
      CH3_ADAPT_H01_CFG => X"012002A0",
      CH3_ADAPT_H23_CFG => X"01A001A0",
      CH3_ADAPT_H45_CFG => X"01A001A0",
      CH3_ADAPT_H67_CFG => X"01A001A0",
      CH3_ADAPT_H89_CFG => X"01A001A0",
      CH3_ADAPT_HAB_CFG => X"01A001A0",
      CH3_ADAPT_HCD_CFG => X"01A001A0",
      CH3_ADAPT_HEF_CFG => X"01A003A0",
      CH3_ADAPT_KH_CFG0 => X"2008793F",
      CH3_ADAPT_KH_CFG1 => X"00000000",
      CH3_ADAPT_KH_CFG2 => X"000043A0",
      CH3_ADAPT_KH_CFG3 => X"00000000",
      CH3_ADAPT_KH_CFG4 => X"00007BA0",
      CH3_ADAPT_KH_CFG5 => X"00000000",
      CH3_ADAPT_KL_CFG0 => X"000080A0",
      CH3_ADAPT_KL_CFG1 => X"000043A0",
      CH3_ADAPT_LCK_CFG0 => X"00004000",
      CH3_ADAPT_LCK_CFG1 => X"00004000",
      CH3_ADAPT_LCK_CFG2 => X"00000000",
      CH3_ADAPT_LCK_CFG3 => X"00000000",
      CH3_ADAPT_LOP_CFG => X"EE000660",
      CH3_ADAPT_OS_CFG => X"80000120",
      CH3_CHCLK_ILO_CFG => X"00640033",
      CH3_CHCLK_MISC_CFG => X"F881DF1F",
      CH3_CHCLK_RSV_CFG => X"00000000",
      CH3_CHCLK_RXCAL_CFG => X"083C4000",
      CH3_CHCLK_RXCAL_CFG1 => X"00000000",
      CH3_CHCLK_RXCAL_CFG2 => X"00000000",
      CH3_CHCLK_RXPI_CFG => X"0050082C",
      CH3_CHCLK_TXCAL_CFG => X"00400020",
      CH3_CHCLK_TXPI_CFG0 => X"0047082F",
      CH3_CHL_RSV_CFG0 => X"C0000009",
      CH3_CHL_RSV_CFG1 => X"00000000",
      CH3_CHL_RSV_CFG2 => X"00000000",
      CH3_CHL_RSV_CFG3 => X"00000000",
      CH3_CHL_RSV_CFG4 => X"00000000",
      CH3_DA_CFG => X"000A000A",
      CH3_EYESCAN_CFG0 => X"00000800",
      CH3_EYESCAN_CFG1 => X"00000000",
      CH3_EYESCAN_CFG10 => X"00000000",
      CH3_EYESCAN_CFG11 => X"00000000",
      CH3_EYESCAN_CFG12 => X"00000000",
      CH3_EYESCAN_CFG13 => X"00000000",
      CH3_EYESCAN_CFG14 => X"00000000",
      CH3_EYESCAN_CFG15 => X"00000000",
      CH3_EYESCAN_CFG16 => X"00000000",
      CH3_EYESCAN_CFG2 => X"00000000",
      CH3_EYESCAN_CFG3 => X"00000000",
      CH3_EYESCAN_CFG4 => X"00000000",
      CH3_EYESCAN_CFG5 => X"00000000",
      CH3_EYESCAN_CFG6 => X"00000000",
      CH3_EYESCAN_CFG7 => X"00000000",
      CH3_EYESCAN_CFG8 => X"00000000",
      CH3_EYESCAN_CFG9 => X"00000000",
      CH3_FABRIC_INTF_CFG0 => X"FEBFB7F3",
      CH3_FABRIC_INTF_CFG1 => X"00030400",
      CH3_FABRIC_INTF_CFG2 => X"200FFFF0",
      CH3_FABRIC_INTF_CFG3 => X"000C0000",
      CH3_FABRIC_INTF_CFG4 => X"00005000",
      CH3_FABRIC_INTF_CFG5 => X"00006402",
      CH3_INSTANTIATED => '0',
      CH3_MONITOR_CFG => X"00000000",
      CH3_PIPE_CTRL_CFG0 => X"00040060",
      CH3_PIPE_CTRL_CFG1 => X"00200293",
      CH3_PIPE_CTRL_CFG10 => X"051FFFEF",
      CH3_PIPE_CTRL_CFG2 => X"0097D38C",
      CH3_PIPE_CTRL_CFG3 => X"0018012F",
      CH3_PIPE_CTRL_CFG4 => X"40440000",
      CH3_PIPE_CTRL_CFG5 => X"20000000",
      CH3_PIPE_CTRL_CFG6 => X"3C100064",
      CH3_PIPE_CTRL_CFG7 => X"0400A00A",
      CH3_PIPE_CTRL_CFG8 => X"02000000",
      CH3_PIPE_CTRL_CFG9 => X"00000000",
      CH3_PIPE_TX_EQ_CFG0 => X"0A756BD8",
      CH3_PIPE_TX_EQ_CFG1 => X"0912E651",
      CH3_PIPE_TX_EQ_CFG2 => X"00002042",
      CH3_PIPE_TX_EQ_CFG3 => X"00000192",
      CH3_RESET_BYP_HDSHK_CFG => X"00000000",
      CH3_RESET_CFG => X"08100025",
      CH3_RESET_LOOPER_ID_CFG => X"00204060",
      CH3_RESET_LOOP_ID_CFG0 => X"00000210",
      CH3_RESET_LOOP_ID_CFG1 => X"06543210",
      CH3_RESET_LOOP_ID_CFG2 => X"00004321",
      CH3_RESET_TIME_CFG0 => X"02108401",
      CH3_RESET_TIME_CFG1 => X"02108421",
      CH3_RESET_TIME_CFG2 => X"02108421",
      CH3_RESET_TIME_CFG3 => X"85082421",
      CH3_RXOUTCLK_FREQ => 390.625000,
      CH3_RXOUTCLK_REF_FREQ => 125.000000,
      CH3_RXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH3_RX_CDR_CFG0 => X"B4000042",
      CH3_RX_CDR_CFG1 => X"60000100",
      CH3_RX_CDR_CFG2 => X"08004A69",
      CH3_RX_CDR_CFG3 => X"000B5CF6",
      CH3_RX_CDR_CFG4 => X"243C3000",
      CH3_RX_CRC_CFG0 => X"00007880",
      CH3_RX_CRC_CFG1 => X"1E1E1E1E",
      CH3_RX_CRC_CFG2 => X"1E1E1E1E",
      CH3_RX_CRC_CFG3 => X"FFFFFFFF",
      CH3_RX_CTLE_CFG0 => X"01DC0100",
      CH3_RX_CTLE_CFG1 => X"40000000",
      CH3_RX_DACI2V_CFG0 => X"04008ECA",
      CH3_RX_DATA_RATE => 8.000000,
      CH3_RX_DFE_CFG0 => X"D0025408",
      CH3_RX_ELASTIC_BUF_CFG0 => X"807C5840",
      CH3_RX_ELASTIC_BUF_CFG1 => X"00000002",
      CH3_RX_ELASTIC_BUF_CFG2 => X"00000000",
      CH3_RX_ELASTIC_BUF_CFG3 => X"9FE00000",
      CH3_RX_ELASTIC_BUF_CFG4 => X"00000000",
      CH3_RX_ELASTIC_BUF_CFG5 => X"00000000",
      CH3_RX_ELASTIC_BUF_CFG6 => X"FFF00000",
      CH3_RX_ELASTIC_BUF_CFG7 => X"04000005",
      CH3_RX_ELASTIC_BUF_CFG8 => X"001F0590",
      CH3_RX_ELASTIC_BUF_CFG9 => X"001F0590",
      CH3_RX_MISC_CFG0 => X"50000000",
      CH3_RX_OOB_CFG0 => X"2454C204",
      CH3_RX_OOB_CFG1 => X"010241C4",
      CH3_RX_PAD_CFG0 => X"00000000",
      CH3_RX_PAD_CFG1 => X"1044497A",
      CH3_RX_PCS_CFG0 => X"2835F130",
      CH3_RX_PCS_CFG1 => X"6C040BFF",
      CH3_RX_PCS_CFG2 => X"400000E1",
      CH3_RX_PCS_CFG3 => X"1C190F0F",
      CH3_RX_PCS_CFG4 => X"4280A002",
      CH3_RX_PHALIGN_CFG0 => X"00000003",
      CH3_RX_PHALIGN_CFG1 => X"00838000",
      CH3_RX_PHALIGN_CFG2 => X"0001CA00",
      CH3_RX_PHALIGN_CFG3 => X"00038000",
      CH3_RX_PHALIGN_CFG4 => X"0000020A",
      CH3_RX_PHALIGN_CFG5 => X"03020000",
      CH3_SIM_MODE => "FAST",
      CH3_SIM_RECEIVER_DETECT_PASS => "TRUE",
      CH3_SIM_RESET_SPEEDUP => "TRUE",
      CH3_SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      CH3_TXOUTCLK_FREQ => 390.625000,
      CH3_TXOUTCLK_REF_FREQ => 125.000000,
      CH3_TXOUTCLK_REF_SOURCE => "HSCLK1_LCPLLGTREFCLK0",
      CH3_TX_10G_CFG0 => X"00000000",
      CH3_TX_10G_CFG1 => X"40000000",
      CH3_TX_10G_CFG2 => X"00000000",
      CH3_TX_10G_CFG3 => X"00000000",
      CH3_TX_ANA_CFG0 => X"000000D0",
      CH3_TX_CRC_CFG0 => X"00007800",
      CH3_TX_CRC_CFG1 => X"1E1E1E1E",
      CH3_TX_CRC_CFG2 => X"1E1E1E1E",
      CH3_TX_CRC_CFG3 => X"FFFFFFFF",
      CH3_TX_DATA_RATE => 8.000000,
      CH3_TX_DRV_CFG0 => X"00400000",
      CH3_TX_DRV_CFG1 => X"00001800",
      CH3_TX_PCS_CFG0 => X"82600121",
      CH3_TX_PCS_CFG1 => X"2835557C",
      CH3_TX_PCS_CFG2 => X"1555F2AA",
      CH3_TX_PCS_CFG3 => X"001AAA83",
      CH3_TX_PHALIGN_CFG0 => X"00000000",
      CH3_TX_PHALIGN_CFG1 => X"00047000",
      CH3_TX_PHALIGN_CFG2 => X"00038038",
      CH3_TX_PHALIGN_CFG3 => X"00000000",
      CH3_TX_PHALIGN_CFG4 => X"180000E0",
      CH3_TX_PHALIGN_CFG5 => X"00000080",
      CH3_TX_PIPPM_CFG => X"02000000",
      CH3_TX_SER_CFG0 => X"00000000",
      CHANNEL_CONNECTIVITY => "NONE",
      CTRL_RSV_CFG0 => X"00000018",
      CTRL_RSV_CFG1 => X"00000000",
      HS0_LCPLL_IPS_PIN_EN => '0',
      HS0_LCPLL_IPS_REFCLK_SEL => 1,
      HS0_LCPLL_REFCLK_MAP0 => B"000",
      HS0_LCPLL_REFCLK_MAP1 => B"001",
      HS0_LCPLL_REFCLK_MAP2 => B"010",
      HS0_LCPLL_REFCLK_MAP3 => B"011",
      HS0_LCPLL_REFCLK_MAP4 => B"100",
      HS0_LCPLL_REFCLK_MAP5 => B"101",
      HS0_LCPLL_REFCLK_MAP6 => B"110",
      HS0_LCPLL_REFCLK_MAP7 => B"111",
      HS0_RPLL_IPS_PIN_EN => '0',
      HS0_RPLL_IPS_REFCLK_SEL => 1,
      HS0_RPLL_REFCLK_MAP0 => B"000",
      HS0_RPLL_REFCLK_MAP1 => B"001",
      HS0_RPLL_REFCLK_MAP2 => B"010",
      HS0_RPLL_REFCLK_MAP3 => B"011",
      HS0_RPLL_REFCLK_MAP4 => B"100",
      HS0_RPLL_REFCLK_MAP5 => B"101",
      HS0_RPLL_REFCLK_MAP6 => B"110",
      HS0_RPLL_REFCLK_MAP7 => B"111",
      HS1_LCPLL_IPS_PIN_EN => '0',
      HS1_LCPLL_IPS_REFCLK_SEL => 1,
      HS1_LCPLL_REFCLK_MAP0 => B"000",
      HS1_LCPLL_REFCLK_MAP1 => B"010",
      HS1_LCPLL_REFCLK_MAP2 => B"001",
      HS1_LCPLL_REFCLK_MAP3 => B"011",
      HS1_LCPLL_REFCLK_MAP4 => B"100",
      HS1_LCPLL_REFCLK_MAP5 => B"101",
      HS1_LCPLL_REFCLK_MAP6 => B"110",
      HS1_LCPLL_REFCLK_MAP7 => B"111",
      HS1_RPLL_IPS_PIN_EN => '0',
      HS1_RPLL_IPS_REFCLK_SEL => 1,
      HS1_RPLL_REFCLK_MAP0 => B"000",
      HS1_RPLL_REFCLK_MAP1 => B"010",
      HS1_RPLL_REFCLK_MAP2 => B"001",
      HS1_RPLL_REFCLK_MAP3 => B"011",
      HS1_RPLL_REFCLK_MAP4 => B"100",
      HS1_RPLL_REFCLK_MAP5 => B"101",
      HS1_RPLL_REFCLK_MAP6 => B"110",
      HS1_RPLL_REFCLK_MAP7 => B"111",
      HSCLK0_HSDIST_CFG => X"0001001E",
      HSCLK0_INSTANTIATED => '1',
      HSCLK0_LCPLL_CFG0 => X"00403F04",
      HSCLK0_LCPLL_CFG1 => X"04184F00",
      HSCLK0_LCPLL_CFG2 => X"824A0208",
      HSCLK0_LCPLL_LGC_CFG0 => X"E5D48B10",
      HSCLK0_LCPLL_LGC_CFG1 => X"94121880",
      HSCLK0_LCPLL_LGC_CFG2 => X"00110111",
      HSCLK0_RPLL_CFG0 => X"80007FC4",
      HSCLK0_RPLL_CFG1 => X"07E23F28",
      HSCLK0_RPLL_CFG2 => X"00B323C9",
      HSCLK0_RPLL_LGC_CFG0 => X"E5D48D90",
      HSCLK0_RPLL_LGC_CFG1 => X"94121880",
      HSCLK0_RPLL_LGC_CFG2 => X"00110111",
      HSCLK0_RXRECCLK_SEL => B"00",
      HSCLK1_HSDIST_CFG => X"0000001E",
      HSCLK1_INSTANTIATED => '1',
      HSCLK1_LCPLL_CFG0 => X"00403F04",
      HSCLK1_LCPLL_CFG1 => X"04184F00",
      HSCLK1_LCPLL_CFG2 => X"82430208",
      HSCLK1_LCPLL_LGC_CFG0 => X"E5D48B10",
      HSCLK1_LCPLL_LGC_CFG1 => X"94121880",
      HSCLK1_LCPLL_LGC_CFG2 => X"00110111",
      HSCLK1_RPLL_CFG0 => X"80007FC4",
      HSCLK1_RPLL_CFG1 => X"07E23F28",
      HSCLK1_RPLL_CFG2 => X"00B323C9",
      HSCLK1_RPLL_LGC_CFG0 => X"E5D48D90",
      HSCLK1_RPLL_LGC_CFG1 => X"94121880",
      HSCLK1_RPLL_LGC_CFG2 => X"00110111",
      HSCLK1_RXRECCLK_SEL => B"00",
      MEMORY_INIT_FILE => "system_gt_quad_base_0_0.mem",
      MST_RESET_CFG => X"3AD7FF03",
      PIN_CFG0 => X"01084219",
      POR_CFG => X"00045B00",
      QUAD_INSTANTIATED => '1',
      QUAD_SIM_MODE => "FAST",
      QUAD_SIM_RESET_SPEEDUP => "TRUE",
      RCALBG0_CFG0 => X"000003D0",
      RCALBG0_CFG1 => X"00000040",
      RCALBG0_CFG2 => X"00000000",
      RCALBG0_CFG3 => X"80000002",
      RCALBG0_CFG4 => X"00000117",
      RCALBG0_CFG5 => X"000002B3",
      RCALBG1_CFG0 => X"000003D0",
      RCALBG1_CFG1 => X"00000040",
      RCALBG1_CFG2 => X"00000000",
      RCALBG1_CFG3 => X"80000002",
      RCALBG1_CFG4 => X"00000117",
      RCALBG1_CFG5 => X"000002B3",
      RXRSTDONE_DIST_SEL => X"00001032",
      SIM_VERSION => "2",
      STAT_NPI_REG_LIST => "3000:3004,3010:3014,3020:3024,3034:304C,3070:3098,30A8:30B4,30BC:30EC,30F4:3178,3180:3184,318C:3190,3198:31A4,31B0:31D8,31E0:31E8,31F0:3228,3230:3274,3280,3288,3294:329C,32A8:32AC,32B4,32BC:32E4,32FC,3430:3444,344C,3470:3498,34A8:34B4,34BC:34EC,34F4:3578,3580:3584,358C:3590,3598:35A4,35B0:35D8,35E0:35E8,35F0:3628,3630:3674,3680,3688,3694:369C,36A8:36AC,36B4,36BC:36E4,3834:383C,3848,3870:3898,38A8:38B4,38BC:38EC,38F4:3978,3980:3984,398C:3990,3998:39A4,39B0:39D8,39E0:39E8,39F0:3A28,3A30:3A74,3A80,3A88,3A94:3A9C,3AA8:3AAC,3AB4,3ABC:3AE4,3AFC,3C08,3C30:3C3C,3C48:3C4C,3C70:3C98,3CA8:3CB4,3CBC:3CEC,3CF4:3D78,3D80:3D84,3D8C:3D90,3D98:3DA4,3DB0:3DD8,3DE0:3DE8,3DF0:3E28,3E30:3E74,3E80,3E88,3E94:3E9C,3EA8:3EAC,3EB4,3EBC:3EE4",
      TERMPROG_CFG => X"00000000",
      TXRSTDONE_DIST_SEL => X"00001032",
      UB_CFG0 => X"73400000"
    )
        port map (
      ALTCLK => altclk,
      APB3CLK => apb3clk,
      APB3PADDR(15 downto 0) => apb3paddr_quad_int(15 downto 0),
      APB3PENABLE => apb3penable_quad_int,
      APB3PRDATA(31 downto 0) => apb3prdata_quad_int(31 downto 0),
      APB3PREADY => apb3pready_quad_int,
      APB3PRESETN => apb3presetn,
      APB3PSEL => apb3sel_quad_int,
      APB3PSLVERR => apb3pslverr_quad_int,
      APB3PWDATA(31 downto 0) => apb3pwdata_quad_int(31 downto 0),
      APB3PWRITE => apb3pwrite_quad_int,
      AXISCLK => apb3clk,
      BGBYPASSB => bgbypassb,
      BGMONITORENB => bgmonitorenb,
      BGPDB => bgpdb,
      BGRCALOVRD(4 downto 0) => bgrcalovrd(4 downto 0),
      BGRCALOVRDENB => bgrcalovrdenb,
      CH0_BUFGTCE => ch0_bufgtce,
      CH0_BUFGTCEMASK(3 downto 0) => ch0_bufgtcemask(3 downto 0),
      CH0_BUFGTDIV(11 downto 0) => ch0_bufgtdiv(11 downto 0),
      CH0_BUFGTRST => ch0_bufgtrst,
      CH0_BUFGTRSTMASK(3 downto 0) => ch0_bufgtrstmask(3 downto 0),
      CH0_CDRBMCDRREQ => ch0_cdrbmcdrreq,
      CH0_CDRFREQOS => ch0_cdrfreqos,
      CH0_CDRINCPCTRL => ch0_cdrincpctrl,
      CH0_CDRSTEPDIR => ch0_cdrstepdir,
      CH0_CDRSTEPSQ => ch0_cdrstepsq,
      CH0_CDRSTEPSX => ch0_cdrstepsx,
      CH0_CFOKOVRDFINISH => ch0_cfokovrdfinish,
      CH0_CFOKOVRDPULSE => ch0_cfokovrdpulse,
      CH0_CFOKOVRDRDY0 => ch0_cfokovrdrdy0,
      CH0_CFOKOVRDRDY1 => ch0_cfokovrdrdy1,
      CH0_CFOKOVRDSTART => ch0_cfokovrdstart,
      CH0_CLKRSVD0 => ch0_clkrsvd0,
      CH0_CLKRSVD1 => ch0_clkrsvd1,
      CH0_DMONFIFORESET => ch0_dmonfiforeset,
      CH0_DMONITORCLK => ch0_dmonitorclk,
      CH0_DMONITOROUT(31 downto 0) => ch0_dmonitorout(31 downto 0),
      CH0_DMONITOROUTCLK => ch0_dmonitoroutclk,
      CH0_EYESCANDATAERROR => ch0_eyescandataerror,
      CH0_EYESCANRESET => ch0_eyescanreset,
      CH0_EYESCANTRIGGER => ch0_eyescantrigger,
      CH0_GTRSVD(15 downto 0) => ch0_gtrsvd(15 downto 0),
      CH0_GTRXRESET => ch0_gtrxreset,
      CH0_GTTXRESET => ch0_gttxreset,
      CH0_GTYRXN => rxn(0),
      CH0_GTYRXP => rxp(0),
      CH0_GTYTXN => txn(0),
      CH0_GTYTXP => txp(0),
      CH0_HSDPPCSRESET => ch0_hsdppcsreset,
      CH0_ILORESET => ch0_iloreset,
      CH0_ILORESETDONE => ch0_iloresetdone,
      CH0_ILORESETMASK => ch0_iloresetmask,
      CH0_LOOPBACK(2 downto 0) => ch0_loopback(2 downto 0),
      CH0_PCIERSTB => ch0_pcierstb,
      CH0_PCSRSVDIN(15 downto 11) => ch0_pcsrsvdin(15 downto 11),
      CH0_PCSRSVDIN(10) => ch0_gtrxreset,
      CH0_PCSRSVDIN(9 downto 8) => ch0_pcsrsvdin(9 downto 8),
      CH0_PCSRSVDIN(7) => ch0_gttxreset,
      CH0_PCSRSVDIN(6 downto 0) => ch0_pcsrsvdin(6 downto 0),
      CH0_PCSRSVDOUT(15 downto 12) => ch0_pcsrsvdout(15 downto 12),
      CH0_PCSRSVDOUT(11 downto 10) => ch0_pcsrsvdout_int(11 downto 10),
      CH0_PCSRSVDOUT(9 downto 0) => ch0_pcsrsvdout(9 downto 0),
      CH0_PHYESMADAPTSAVE => ch0_phyesmadaptsave,
      CH0_PHYREADY => ch0_phyready,
      CH0_PHYSTATUS => ch0_phystatus,
      CH0_PINRSVDAS(15 downto 0) => ch0_pinrsvdas(15 downto 0),
      CH0_RESETEXCEPTION => ch0_resetexception,
      CH0_RX10GSTAT(7 downto 0) => ch0_rx10gstat(7 downto 0),
      CH0_RXBUFSTATUS(2 downto 0) => ch0_rxbufstatus(2 downto 0),
      CH0_RXBYTEISALIGNED => ch0_rxbyteisaligned,
      CH0_RXBYTEREALIGN => ch0_rxbyterealign,
      CH0_RXCDRHOLD => ch0_rxcdrhold,
      CH0_RXCDRLOCK => ch0_rxcdrlock,
      CH0_RXCDROVRDEN => ch0_rxcdrovrden,
      CH0_RXCDRPHDONE => ch0_rxcdrphdone,
      CH0_RXCDRRESET => ch0_rxcdrreset,
      CH0_RXCHANBONDSEQ => ch0_rxchanbondseq,
      CH0_RXCHANISALIGNED => ch0_rxchanisaligned,
      CH0_RXCHANREALIGN => ch0_rxchanrealign,
      CH0_RXCHBONDI(4 downto 0) => ch0_rxchbondi(4 downto 0),
      CH0_RXCHBONDO(4 downto 0) => ch0_rxchbondo(4 downto 0),
      CH0_RXCLKCORCNT(1 downto 0) => ch0_rxclkcorcnt(1 downto 0),
      CH0_RXCOMINITDET => ch0_rxcominitdet,
      CH0_RXCOMMADET => ch0_rxcommadet,
      CH0_RXCOMSASDET => ch0_rxcomsasdet,
      CH0_RXCOMWAKEDET => ch0_rxcomwakedet,
      CH0_RXCTRL0(15 downto 0) => ch0_rxctrl0(15 downto 0),
      CH0_RXCTRL1(15 downto 0) => ch0_rxctrl1(15 downto 0),
      CH0_RXCTRL2(7 downto 0) => ch0_rxctrl2(7 downto 0),
      CH0_RXCTRL3(7 downto 0) => ch0_rxctrl3(7 downto 0),
      CH0_RXDAPICODEOVRDEN => ch0_rxdapicodeovrden,
      CH0_RXDAPICODERESET => ch0_rxdapicodereset,
      CH0_RXDATA(127 downto 0) => ch0_rxdata(127 downto 0),
      CH0_RXDATAEXTENDRSVD(7 downto 0) => ch0_rxdataextendrsvd(7 downto 0),
      CH0_RXDATAVALID(1 downto 0) => ch0_rxdatavalid(1 downto 0),
      CH0_RXDCCDONE => ch0_rxdccdone,
      CH0_RXDLYALIGNERR => ch0_rxdlyalignerr,
      CH0_RXDLYALIGNPROG => ch0_rxdlyalignprog,
      CH0_RXDLYALIGNREQ => ch0_rxdlyalignreq,
      CH0_RXELECIDLE => ch0_rxelecidle,
      CH0_RXEQTRAINING => ch0_rxeqtraining,
      CH0_RXFINEALIGNDONE => ch0_rxfinealigndone,
      CH0_RXGEARBOXSLIP => ch0_rxgearboxslip,
      CH0_RXHEADER(5 downto 0) => ch0_rxheader(5 downto 0),
      CH0_RXHEADERVALID(1 downto 0) => ch0_rxheadervalid(1 downto 0),
      CH0_RXLATCLK => ch0_rxlatclk,
      CH0_RXLPMEN => ch0_rxlpmen,
      CH0_RXMLDCHAINDONE => ch0_rxmldchaindone,
      CH0_RXMLDCHAINREQ => ch0_rxmldchainreq,
      CH0_RXMLFINEALIGNREQ => ch0_rxmlfinealignreq,
      CH0_RXOOBRESET => ch0_rxoobreset,
      CH0_RXOSINTDONE => ch0_rxosintdone,
      CH0_RXOSINTSTARTED => ch0_rxosintstarted,
      CH0_RXOSINTSTROBEDONE => ch0_rxosintstrobedone,
      CH0_RXOSINTSTROBESTARTED => ch0_rxosintstrobestarted,
      CH0_RXOUTCLK => ch0_rxoutclk,
      CH0_RXPCSRESETMASK(4 downto 0) => ch0_rxpcsresetmask(4 downto 0),
      CH0_RXPD(1 downto 0) => ch0_rxpd(1 downto 0),
      CH0_RXPHALIGNDONE => ch0_rxphaligndone,
      CH0_RXPHALIGNERR => ch0_rxphalignerr,
      CH0_RXPHALIGNREQ => ch0_rxphalignreq,
      CH0_RXPHALIGNRESETMASK(1 downto 0) => ch0_rxphalignresetmask(1 downto 0),
      CH0_RXPHDLYPD => ch0_rxphdlypd,
      CH0_RXPHDLYRESET => ch0_rxphdlyreset,
      CH0_RXPHDLYRESETDONE => ch0_rxphdlyresetdone,
      CH0_RXPHSETINITDONE => ch0_rxphsetinitdone,
      CH0_RXPHSETINITREQ => ch0_rxphsetinitreq,
      CH0_RXPHSHIFT180 => ch0_rxphshift180,
      CH0_RXPHSHIFT180DONE => ch0_rxphshift180done,
      CH0_RXPMARESETDONE => ch0_rxpmaresetdone_int,
      CH0_RXPMARESETMASK(6 downto 0) => ch0_rxpmaresetmask(6 downto 0),
      CH0_RXPOLARITY => ch0_rxpolarity,
      CH0_RXPRBSCNTRESET => ch0_rxprbscntreset,
      CH0_RXPRBSERR => ch0_rxprbserr,
      CH0_RXPRBSLOCKED => ch0_rxprbslocked,
      CH0_RXPRBSSEL(3 downto 0) => ch0_rxprbssel(3 downto 0),
      CH0_RXPROGDIVRESET => ch0_rxprogdivreset,
      CH0_RXPROGDIVRESETDONE => ch0_rxprogdivresetdone,
      CH0_RXRATE(7 downto 0) => ch0_rxrate(7 downto 0),
      CH0_RXRESETDONE => ch0_rxresetdone_int,
      CH0_RXRESETMODE(1 downto 0) => ch0_rxresetmode(1 downto 0),
      CH0_RXSLIDE => ch0_rxslide,
      CH0_RXSLIDERDY => ch0_rxsliderdy,
      CH0_RXSTARTOFSEQ(1 downto 0) => ch0_rxstartofseq(1 downto 0),
      CH0_RXSTATUS(2 downto 0) => ch0_rxstatus(2 downto 0),
      CH0_RXSYNCALLIN => ch0_rxsyncallin,
      CH0_RXSYNCDONE => ch0_rxsyncdone,
      CH0_RXTERMINATION => ch0_rxtermination,
      CH0_RXUSERRDY => ch0_rxuserrdy,
      CH0_RXUSRCLK => ch0_rxusrclk,
      CH0_RXVALID => ch0_rxvalid,
      CH0_TSTCLK0 => apb3clk,
      CH0_TSTCLK1 => apb3clk,
      CH0_TSTIN(19 downto 0) => ch0_tstin(19 downto 0),
      CH0_TX10GSTAT => ch0_tx10gstat,
      CH0_TXBUFSTATUS(1 downto 0) => ch0_txbufstatus(1 downto 0),
      CH0_TXCOMFINISH => ch0_txcomfinish,
      CH0_TXCOMINIT => ch0_txcominit,
      CH0_TXCOMSAS => ch0_txcomsas,
      CH0_TXCOMWAKE => ch0_txcomwake,
      CH0_TXCTRL0(15 downto 0) => ch0_txctrl0(15 downto 0),
      CH0_TXCTRL1(15 downto 0) => ch0_txctrl1(15 downto 0),
      CH0_TXCTRL2(7 downto 0) => ch0_txctrl2(7 downto 0),
      CH0_TXDAPICODEOVRDEN => ch0_txdapicodeovrden,
      CH0_TXDAPICODERESET => ch0_txdapicodereset,
      CH0_TXDATA(127 downto 0) => ch0_txdata(127 downto 0),
      CH0_TXDATAEXTENDRSVD(7 downto 0) => ch0_txdataextendrsvd(7 downto 0),
      CH0_TXDCCDONE => ch0_txdccdone,
      CH0_TXDEEMPH(1 downto 0) => ch0_txdeemph(1 downto 0),
      CH0_TXDETECTRX => ch0_txdetectrx,
      CH0_TXDIFFCTRL(4 downto 0) => ch0_txdiffctrl(4 downto 0),
      CH0_TXDLYALIGNERR => ch0_txdlyalignerr,
      CH0_TXDLYALIGNPROG => ch0_txdlyalignprog,
      CH0_TXDLYALIGNREQ => ch0_txdlyalignreq,
      CH0_TXELECIDLE => ch0_txelecidle,
      CH0_TXHEADER(5 downto 0) => ch0_txheader(5 downto 0),
      CH0_TXINHIBIT => ch0_txinhibit,
      CH0_TXLATCLK => ch0_txlatclk,
      CH0_TXMAINCURSOR(6 downto 0) => ch0_txmaincursor(6 downto 0),
      CH0_TXMARGIN(2 downto 0) => ch0_txmargin(2 downto 0),
      CH0_TXMLDCHAINDONE => ch0_txmldchaindone,
      CH0_TXMLDCHAINREQ => ch0_txmldchainreq,
      CH0_TXONESZEROS => ch0_txoneszeros,
      CH0_TXOUTCLK => ch0_txoutclk,
      CH0_TXPAUSEDELAYALIGN => ch0_txpausedelayalign,
      CH0_TXPCSRESETMASK => ch0_txpcsresetmask,
      CH0_TXPD(1 downto 0) => ch0_txpd(1 downto 0),
      CH0_TXPHALIGNDONE => ch0_txphaligndone,
      CH0_TXPHALIGNERR => ch0_txphalignerr,
      CH0_TXPHALIGNOUTRSVD => ch0_txphalignoutrsvd,
      CH0_TXPHALIGNREQ => ch0_txphalignreq,
      CH0_TXPHALIGNRESETMASK(1 downto 0) => ch0_txphalignresetmask(1 downto 0),
      CH0_TXPHDLYPD => ch0_txphdlypd,
      CH0_TXPHDLYRESET => ch0_txphdlyreset,
      CH0_TXPHDLYRESETDONE => ch0_txphdlyresetdone,
      CH0_TXPHDLYTSTCLK => ch0_txphdlytstclk,
      CH0_TXPHSETINITDONE => ch0_txphsetinitdone,
      CH0_TXPHSETINITREQ => ch0_txphsetinitreq,
      CH0_TXPHSHIFT180 => ch0_txphshift180,
      CH0_TXPHSHIFT180DONE => ch0_txphshift180done,
      CH0_TXPICODEOVRDEN => ch0_txpicodeovrden,
      CH0_TXPICODERESET => ch0_txpicodereset,
      CH0_TXPIPPMEN => ch0_txpippmen,
      CH0_TXPIPPMSTEPSIZE(4 downto 0) => ch0_txpippmstepsize(4 downto 0),
      CH0_TXPISOPD => ch0_txpisopd,
      CH0_TXPMARESETDONE => ch0_txpmaresetdone_int,
      CH0_TXPMARESETMASK(2 downto 0) => ch0_txpmaresetmask(2 downto 0),
      CH0_TXPOLARITY => ch0_txpolarity,
      CH0_TXPOSTCURSOR(4 downto 0) => ch0_txpostcursor(4 downto 0),
      CH0_TXPRBSFORCEERR => ch0_txprbsforceerr,
      CH0_TXPRBSSEL(3 downto 0) => ch0_txprbssel(3 downto 0),
      CH0_TXPRECURSOR(4 downto 0) => ch0_txprecursor(4 downto 0),
      CH0_TXPROGDIVRESET => ch0_txprogdivreset,
      CH0_TXPROGDIVRESETDONE => ch0_txprogdivresetdone,
      CH0_TXRATE(7 downto 0) => ch0_txrate(7 downto 0),
      CH0_TXRESETDONE => ch0_txresetdone_int,
      CH0_TXRESETMODE(1 downto 0) => ch0_txresetmode(1 downto 0),
      CH0_TXSEQUENCE(6 downto 0) => ch0_txsequence(6 downto 0),
      CH0_TXSWING => ch0_txswing,
      CH0_TXSYNCALLIN => ch0_txsyncallin,
      CH0_TXSYNCDONE => ch0_txsyncdone,
      CH0_TXUSERRDY => ch0_txuserrdy,
      CH0_TXUSRCLK => ch0_txusrclk,
      CH1_BUFGTCE => ch1_bufgtce,
      CH1_BUFGTCEMASK(3 downto 0) => ch1_bufgtcemask(3 downto 0),
      CH1_BUFGTDIV(11 downto 0) => ch1_bufgtdiv(11 downto 0),
      CH1_BUFGTRST => ch1_bufgtrst,
      CH1_BUFGTRSTMASK(3 downto 0) => ch1_bufgtrstmask(3 downto 0),
      CH1_CDRBMCDRREQ => ch1_cdrbmcdrreq,
      CH1_CDRFREQOS => ch1_cdrfreqos,
      CH1_CDRINCPCTRL => ch1_cdrincpctrl,
      CH1_CDRSTEPDIR => ch1_cdrstepdir,
      CH1_CDRSTEPSQ => ch1_cdrstepsq,
      CH1_CDRSTEPSX => ch1_cdrstepsx,
      CH1_CFOKOVRDFINISH => ch1_cfokovrdfinish,
      CH1_CFOKOVRDPULSE => ch1_cfokovrdpulse,
      CH1_CFOKOVRDRDY0 => ch1_cfokovrdrdy0,
      CH1_CFOKOVRDRDY1 => ch1_cfokovrdrdy1,
      CH1_CFOKOVRDSTART => ch1_cfokovrdstart,
      CH1_CLKRSVD0 => ch1_clkrsvd0,
      CH1_CLKRSVD1 => ch1_clkrsvd1,
      CH1_DMONFIFORESET => ch1_dmonfiforeset,
      CH1_DMONITORCLK => ch1_dmonitorclk,
      CH1_DMONITOROUT(31 downto 0) => ch1_dmonitorout(31 downto 0),
      CH1_DMONITOROUTCLK => ch1_dmonitoroutclk,
      CH1_EYESCANDATAERROR => ch1_eyescandataerror,
      CH1_EYESCANRESET => ch1_eyescanreset,
      CH1_EYESCANTRIGGER => ch1_eyescantrigger,
      CH1_GTRSVD(15 downto 0) => ch1_gtrsvd(15 downto 0),
      CH1_GTRXRESET => ch1_gtrxreset,
      CH1_GTTXRESET => ch1_gttxreset,
      CH1_GTYRXN => rxn(1),
      CH1_GTYRXP => rxp(1),
      CH1_GTYTXN => txn(1),
      CH1_GTYTXP => txp(1),
      CH1_HSDPPCSRESET => ch1_hsdppcsreset,
      CH1_ILORESET => ch1_iloreset,
      CH1_ILORESETDONE => ch1_iloresetdone,
      CH1_ILORESETMASK => ch1_iloresetmask,
      CH1_LOOPBACK(2 downto 0) => ch1_loopback(2 downto 0),
      CH1_PCIERSTB => ch1_pcierstb,
      CH1_PCSRSVDIN(15 downto 11) => ch1_pcsrsvdin(15 downto 11),
      CH1_PCSRSVDIN(10) => ch1_gtrxreset,
      CH1_PCSRSVDIN(9 downto 8) => ch1_pcsrsvdin(9 downto 8),
      CH1_PCSRSVDIN(7) => ch1_gttxreset,
      CH1_PCSRSVDIN(6 downto 0) => ch1_pcsrsvdin(6 downto 0),
      CH1_PCSRSVDOUT(15 downto 12) => ch1_pcsrsvdout(15 downto 12),
      CH1_PCSRSVDOUT(11 downto 10) => ch1_pcsrsvdout_int(11 downto 10),
      CH1_PCSRSVDOUT(9 downto 0) => ch1_pcsrsvdout(9 downto 0),
      CH1_PHYESMADAPTSAVE => ch1_phyesmadaptsave,
      CH1_PHYREADY => ch1_phyready,
      CH1_PHYSTATUS => ch1_phystatus,
      CH1_PINRSVDAS(15 downto 0) => ch1_pinrsvdas(15 downto 0),
      CH1_RESETEXCEPTION => ch1_resetexception,
      CH1_RX10GSTAT(7 downto 0) => ch1_rx10gstat(7 downto 0),
      CH1_RXBUFSTATUS(2 downto 0) => ch1_rxbufstatus(2 downto 0),
      CH1_RXBYTEISALIGNED => ch1_rxbyteisaligned,
      CH1_RXBYTEREALIGN => ch1_rxbyterealign,
      CH1_RXCDRHOLD => ch1_rxcdrhold,
      CH1_RXCDRLOCK => ch1_rxcdrlock,
      CH1_RXCDROVRDEN => ch1_rxcdrovrden,
      CH1_RXCDRPHDONE => ch1_rxcdrphdone,
      CH1_RXCDRRESET => ch1_rxcdrreset,
      CH1_RXCHANBONDSEQ => ch1_rxchanbondseq,
      CH1_RXCHANISALIGNED => ch1_rxchanisaligned,
      CH1_RXCHANREALIGN => ch1_rxchanrealign,
      CH1_RXCHBONDI(4 downto 0) => ch1_rxchbondi(4 downto 0),
      CH1_RXCHBONDO(4 downto 0) => ch1_rxchbondo(4 downto 0),
      CH1_RXCLKCORCNT(1 downto 0) => ch1_rxclkcorcnt(1 downto 0),
      CH1_RXCOMINITDET => ch1_rxcominitdet,
      CH1_RXCOMMADET => ch1_rxcommadet,
      CH1_RXCOMSASDET => ch1_rxcomsasdet,
      CH1_RXCOMWAKEDET => ch1_rxcomwakedet,
      CH1_RXCTRL0(15 downto 0) => ch1_rxctrl0(15 downto 0),
      CH1_RXCTRL1(15 downto 0) => ch1_rxctrl1(15 downto 0),
      CH1_RXCTRL2(7 downto 0) => ch1_rxctrl2(7 downto 0),
      CH1_RXCTRL3(7 downto 0) => ch1_rxctrl3(7 downto 0),
      CH1_RXDAPICODEOVRDEN => ch1_rxdapicodeovrden,
      CH1_RXDAPICODERESET => ch1_rxdapicodereset,
      CH1_RXDATA(127 downto 0) => ch1_rxdata(127 downto 0),
      CH1_RXDATAEXTENDRSVD(7 downto 0) => ch1_rxdataextendrsvd(7 downto 0),
      CH1_RXDATAVALID(1 downto 0) => ch1_rxdatavalid(1 downto 0),
      CH1_RXDCCDONE => ch1_rxdccdone,
      CH1_RXDLYALIGNERR => ch1_rxdlyalignerr,
      CH1_RXDLYALIGNPROG => ch1_rxdlyalignprog,
      CH1_RXDLYALIGNREQ => ch1_rxdlyalignreq,
      CH1_RXELECIDLE => ch1_rxelecidle,
      CH1_RXEQTRAINING => ch1_rxeqtraining,
      CH1_RXFINEALIGNDONE => ch1_rxfinealigndone,
      CH1_RXGEARBOXSLIP => ch1_rxgearboxslip,
      CH1_RXHEADER(5 downto 0) => ch1_rxheader(5 downto 0),
      CH1_RXHEADERVALID(1 downto 0) => ch1_rxheadervalid(1 downto 0),
      CH1_RXLATCLK => ch1_rxlatclk,
      CH1_RXLPMEN => ch1_rxlpmen,
      CH1_RXMLDCHAINDONE => ch1_rxmldchaindone,
      CH1_RXMLDCHAINREQ => ch1_rxmldchainreq,
      CH1_RXMLFINEALIGNREQ => ch1_rxmlfinealignreq,
      CH1_RXOOBRESET => ch1_rxoobreset,
      CH1_RXOSINTDONE => ch1_rxosintdone,
      CH1_RXOSINTSTARTED => ch1_rxosintstarted,
      CH1_RXOSINTSTROBEDONE => ch1_rxosintstrobedone,
      CH1_RXOSINTSTROBESTARTED => ch1_rxosintstrobestarted,
      CH1_RXOUTCLK => ch1_rxoutclk,
      CH1_RXPCSRESETMASK(4 downto 0) => ch1_rxpcsresetmask(4 downto 0),
      CH1_RXPD(1 downto 0) => ch1_rxpd(1 downto 0),
      CH1_RXPHALIGNDONE => ch1_rxphaligndone,
      CH1_RXPHALIGNERR => ch1_rxphalignerr,
      CH1_RXPHALIGNREQ => ch1_rxphalignreq,
      CH1_RXPHALIGNRESETMASK(1 downto 0) => ch1_rxphalignresetmask(1 downto 0),
      CH1_RXPHDLYPD => ch1_rxphdlypd,
      CH1_RXPHDLYRESET => ch1_rxphdlyreset,
      CH1_RXPHDLYRESETDONE => ch1_rxphdlyresetdone,
      CH1_RXPHSETINITDONE => ch1_rxphsetinitdone,
      CH1_RXPHSETINITREQ => ch1_rxphsetinitreq,
      CH1_RXPHSHIFT180 => ch1_rxphshift180,
      CH1_RXPHSHIFT180DONE => ch1_rxphshift180done,
      CH1_RXPMARESETDONE => ch1_rxpmaresetdone_int,
      CH1_RXPMARESETMASK(6 downto 0) => ch1_rxpmaresetmask(6 downto 0),
      CH1_RXPOLARITY => ch1_rxpolarity,
      CH1_RXPRBSCNTRESET => ch1_rxprbscntreset,
      CH1_RXPRBSERR => ch1_rxprbserr,
      CH1_RXPRBSLOCKED => ch1_rxprbslocked,
      CH1_RXPRBSSEL(3 downto 0) => ch1_rxprbssel(3 downto 0),
      CH1_RXPROGDIVRESET => ch1_rxprogdivreset,
      CH1_RXPROGDIVRESETDONE => ch1_rxprogdivresetdone,
      CH1_RXRATE(7 downto 0) => ch1_rxrate(7 downto 0),
      CH1_RXRESETDONE => ch1_rxresetdone_int,
      CH1_RXRESETMODE(1 downto 0) => ch1_rxresetmode(1 downto 0),
      CH1_RXSLIDE => ch1_rxslide,
      CH1_RXSLIDERDY => ch1_rxsliderdy,
      CH1_RXSTARTOFSEQ(1 downto 0) => ch1_rxstartofseq(1 downto 0),
      CH1_RXSTATUS(2 downto 0) => ch1_rxstatus(2 downto 0),
      CH1_RXSYNCALLIN => ch1_rxsyncallin,
      CH1_RXSYNCDONE => ch1_rxsyncdone,
      CH1_RXTERMINATION => ch1_rxtermination,
      CH1_RXUSERRDY => ch1_rxuserrdy,
      CH1_RXUSRCLK => ch1_rxusrclk,
      CH1_RXVALID => ch1_rxvalid,
      CH1_TSTCLK0 => apb3clk,
      CH1_TSTCLK1 => apb3clk,
      CH1_TSTIN(19 downto 0) => ch1_tstin(19 downto 0),
      CH1_TX10GSTAT => ch1_tx10gstat,
      CH1_TXBUFSTATUS(1 downto 0) => ch1_txbufstatus(1 downto 0),
      CH1_TXCOMFINISH => ch1_txcomfinish,
      CH1_TXCOMINIT => ch1_txcominit,
      CH1_TXCOMSAS => ch1_txcomsas,
      CH1_TXCOMWAKE => ch1_txcomwake,
      CH1_TXCTRL0(15 downto 0) => ch1_txctrl0(15 downto 0),
      CH1_TXCTRL1(15 downto 0) => ch1_txctrl1(15 downto 0),
      CH1_TXCTRL2(7 downto 0) => ch1_txctrl2(7 downto 0),
      CH1_TXDAPICODEOVRDEN => ch1_txdapicodeovrden,
      CH1_TXDAPICODERESET => ch1_txdapicodereset,
      CH1_TXDATA(127 downto 0) => ch1_txdata(127 downto 0),
      CH1_TXDATAEXTENDRSVD(7 downto 0) => ch1_txdataextendrsvd(7 downto 0),
      CH1_TXDCCDONE => ch1_txdccdone,
      CH1_TXDEEMPH(1 downto 0) => ch1_txdeemph(1 downto 0),
      CH1_TXDETECTRX => ch1_txdetectrx,
      CH1_TXDIFFCTRL(4 downto 0) => ch1_txdiffctrl(4 downto 0),
      CH1_TXDLYALIGNERR => ch1_txdlyalignerr,
      CH1_TXDLYALIGNPROG => ch1_txdlyalignprog,
      CH1_TXDLYALIGNREQ => ch1_txdlyalignreq,
      CH1_TXELECIDLE => ch1_txelecidle,
      CH1_TXHEADER(5 downto 0) => ch1_txheader(5 downto 0),
      CH1_TXINHIBIT => ch1_txinhibit,
      CH1_TXLATCLK => ch1_txlatclk,
      CH1_TXMAINCURSOR(6 downto 0) => ch1_txmaincursor(6 downto 0),
      CH1_TXMARGIN(2 downto 0) => ch1_txmargin(2 downto 0),
      CH1_TXMLDCHAINDONE => ch1_txmldchaindone,
      CH1_TXMLDCHAINREQ => ch1_txmldchainreq,
      CH1_TXONESZEROS => ch1_txoneszeros,
      CH1_TXOUTCLK => ch1_txoutclk,
      CH1_TXPAUSEDELAYALIGN => ch1_txpausedelayalign,
      CH1_TXPCSRESETMASK => ch1_txpcsresetmask,
      CH1_TXPD(1 downto 0) => ch1_txpd(1 downto 0),
      CH1_TXPHALIGNDONE => ch1_txphaligndone,
      CH1_TXPHALIGNERR => ch1_txphalignerr,
      CH1_TXPHALIGNOUTRSVD => ch1_txphalignoutrsvd,
      CH1_TXPHALIGNREQ => ch1_txphalignreq,
      CH1_TXPHALIGNRESETMASK(1 downto 0) => ch1_txphalignresetmask(1 downto 0),
      CH1_TXPHDLYPD => ch1_txphdlypd,
      CH1_TXPHDLYRESET => ch1_txphdlyreset,
      CH1_TXPHDLYRESETDONE => ch1_txphdlyresetdone,
      CH1_TXPHDLYTSTCLK => ch1_txphdlytstclk,
      CH1_TXPHSETINITDONE => ch1_txphsetinitdone,
      CH1_TXPHSETINITREQ => ch1_txphsetinitreq,
      CH1_TXPHSHIFT180 => ch1_txphshift180,
      CH1_TXPHSHIFT180DONE => ch1_txphshift180done,
      CH1_TXPICODEOVRDEN => ch1_txpicodeovrden,
      CH1_TXPICODERESET => ch1_txpicodereset,
      CH1_TXPIPPMEN => ch1_txpippmen,
      CH1_TXPIPPMSTEPSIZE(4 downto 0) => ch1_txpippmstepsize(4 downto 0),
      CH1_TXPISOPD => ch1_txpisopd,
      CH1_TXPMARESETDONE => ch1_txpmaresetdone_int,
      CH1_TXPMARESETMASK(2 downto 0) => ch1_txpmaresetmask(2 downto 0),
      CH1_TXPOLARITY => ch1_txpolarity,
      CH1_TXPOSTCURSOR(4 downto 0) => ch1_txpostcursor(4 downto 0),
      CH1_TXPRBSFORCEERR => ch1_txprbsforceerr,
      CH1_TXPRBSSEL(3 downto 0) => ch1_txprbssel(3 downto 0),
      CH1_TXPRECURSOR(4 downto 0) => ch1_txprecursor(4 downto 0),
      CH1_TXPROGDIVRESET => ch1_txprogdivreset,
      CH1_TXPROGDIVRESETDONE => ch1_txprogdivresetdone,
      CH1_TXRATE(7 downto 0) => ch1_txrate(7 downto 0),
      CH1_TXRESETDONE => ch1_txresetdone_int,
      CH1_TXRESETMODE(1 downto 0) => ch1_txresetmode(1 downto 0),
      CH1_TXSEQUENCE(6 downto 0) => ch1_txsequence(6 downto 0),
      CH1_TXSWING => ch1_txswing,
      CH1_TXSYNCALLIN => ch1_txsyncallin,
      CH1_TXSYNCDONE => ch1_txsyncdone,
      CH1_TXUSERRDY => ch1_txuserrdy,
      CH1_TXUSRCLK => ch1_txusrclk,
      CH2_BUFGTCE => ch2_bufgtce,
      CH2_BUFGTCEMASK(3 downto 0) => ch2_bufgtcemask(3 downto 0),
      CH2_BUFGTDIV(11 downto 0) => ch2_bufgtdiv(11 downto 0),
      CH2_BUFGTRST => ch2_bufgtrst,
      CH2_BUFGTRSTMASK(3 downto 0) => ch2_bufgtrstmask(3 downto 0),
      CH2_CDRBMCDRREQ => ch2_cdrbmcdrreq,
      CH2_CDRFREQOS => ch2_cdrfreqos,
      CH2_CDRINCPCTRL => ch2_cdrincpctrl,
      CH2_CDRSTEPDIR => ch2_cdrstepdir,
      CH2_CDRSTEPSQ => ch2_cdrstepsq,
      CH2_CDRSTEPSX => ch2_cdrstepsx,
      CH2_CFOKOVRDFINISH => ch2_cfokovrdfinish,
      CH2_CFOKOVRDPULSE => ch2_cfokovrdpulse,
      CH2_CFOKOVRDRDY0 => ch2_cfokovrdrdy0,
      CH2_CFOKOVRDRDY1 => ch2_cfokovrdrdy1,
      CH2_CFOKOVRDSTART => ch2_cfokovrdstart,
      CH2_CLKRSVD0 => ch2_clkrsvd0,
      CH2_CLKRSVD1 => ch2_clkrsvd1,
      CH2_DMONFIFORESET => ch2_dmonfiforeset,
      CH2_DMONITORCLK => ch2_dmonitorclk,
      CH2_DMONITOROUT(31 downto 0) => ch2_dmonitorout(31 downto 0),
      CH2_DMONITOROUTCLK => ch2_dmonitoroutclk,
      CH2_EYESCANDATAERROR => ch2_eyescandataerror,
      CH2_EYESCANRESET => ch2_eyescanreset,
      CH2_EYESCANTRIGGER => ch2_eyescantrigger,
      CH2_GTRSVD(15 downto 0) => ch2_gtrsvd(15 downto 0),
      CH2_GTRXRESET => ch2_gtrxreset,
      CH2_GTTXRESET => ch2_gttxreset,
      CH2_GTYRXN => rxn(2),
      CH2_GTYRXP => rxp(2),
      CH2_GTYTXN => txn(2),
      CH2_GTYTXP => txp(2),
      CH2_HSDPPCSRESET => ch2_hsdppcsreset,
      CH2_ILORESET => ch2_iloreset,
      CH2_ILORESETDONE => ch2_iloresetdone,
      CH2_ILORESETMASK => ch2_iloresetmask,
      CH2_LOOPBACK(2 downto 0) => ch2_loopback(2 downto 0),
      CH2_PCIERSTB => ch2_pcierstb,
      CH2_PCSRSVDIN(15 downto 11) => ch2_pcsrsvdin(15 downto 11),
      CH2_PCSRSVDIN(10) => ch2_gtrxreset,
      CH2_PCSRSVDIN(9 downto 8) => ch2_pcsrsvdin(9 downto 8),
      CH2_PCSRSVDIN(7) => ch2_gttxreset,
      CH2_PCSRSVDIN(6 downto 0) => ch2_pcsrsvdin(6 downto 0),
      CH2_PCSRSVDOUT(15 downto 12) => ch2_pcsrsvdout(15 downto 12),
      CH2_PCSRSVDOUT(11 downto 10) => ch2_pcsrsvdout_int(11 downto 10),
      CH2_PCSRSVDOUT(9 downto 0) => ch2_pcsrsvdout(9 downto 0),
      CH2_PHYESMADAPTSAVE => ch2_phyesmadaptsave,
      CH2_PHYREADY => ch2_phyready,
      CH2_PHYSTATUS => ch2_phystatus,
      CH2_PINRSVDAS(15 downto 0) => ch2_pinrsvdas(15 downto 0),
      CH2_RESETEXCEPTION => ch2_resetexception,
      CH2_RX10GSTAT(7 downto 0) => ch2_rx10gstat(7 downto 0),
      CH2_RXBUFSTATUS(2 downto 0) => ch2_rxbufstatus(2 downto 0),
      CH2_RXBYTEISALIGNED => ch2_rxbyteisaligned,
      CH2_RXBYTEREALIGN => ch2_rxbyterealign,
      CH2_RXCDRHOLD => ch2_rxcdrhold,
      CH2_RXCDRLOCK => ch2_rxcdrlock,
      CH2_RXCDROVRDEN => ch2_rxcdrovrden,
      CH2_RXCDRPHDONE => ch2_rxcdrphdone,
      CH2_RXCDRRESET => ch2_rxcdrreset,
      CH2_RXCHANBONDSEQ => ch2_rxchanbondseq,
      CH2_RXCHANISALIGNED => ch2_rxchanisaligned,
      CH2_RXCHANREALIGN => ch2_rxchanrealign,
      CH2_RXCHBONDI(4 downto 0) => ch2_rxchbondi(4 downto 0),
      CH2_RXCHBONDO(4 downto 0) => ch2_rxchbondo(4 downto 0),
      CH2_RXCLKCORCNT(1 downto 0) => ch2_rxclkcorcnt(1 downto 0),
      CH2_RXCOMINITDET => ch2_rxcominitdet,
      CH2_RXCOMMADET => ch2_rxcommadet,
      CH2_RXCOMSASDET => ch2_rxcomsasdet,
      CH2_RXCOMWAKEDET => ch2_rxcomwakedet,
      CH2_RXCTRL0(15 downto 0) => ch2_rxctrl0(15 downto 0),
      CH2_RXCTRL1(15 downto 0) => ch2_rxctrl1(15 downto 0),
      CH2_RXCTRL2(7 downto 0) => ch2_rxctrl2(7 downto 0),
      CH2_RXCTRL3(7 downto 0) => ch2_rxctrl3(7 downto 0),
      CH2_RXDAPICODEOVRDEN => ch2_rxdapicodeovrden,
      CH2_RXDAPICODERESET => ch2_rxdapicodereset,
      CH2_RXDATA(127 downto 0) => ch2_rxdata(127 downto 0),
      CH2_RXDATAEXTENDRSVD(7 downto 0) => ch2_rxdataextendrsvd(7 downto 0),
      CH2_RXDATAVALID(1 downto 0) => ch2_rxdatavalid(1 downto 0),
      CH2_RXDCCDONE => ch2_rxdccdone,
      CH2_RXDLYALIGNERR => ch2_rxdlyalignerr,
      CH2_RXDLYALIGNPROG => ch2_rxdlyalignprog,
      CH2_RXDLYALIGNREQ => ch2_rxdlyalignreq,
      CH2_RXELECIDLE => ch2_rxelecidle,
      CH2_RXEQTRAINING => ch2_rxeqtraining,
      CH2_RXFINEALIGNDONE => ch2_rxfinealigndone,
      CH2_RXGEARBOXSLIP => ch2_rxgearboxslip,
      CH2_RXHEADER(5 downto 0) => ch2_rxheader(5 downto 0),
      CH2_RXHEADERVALID(1 downto 0) => ch2_rxheadervalid(1 downto 0),
      CH2_RXLATCLK => ch2_rxlatclk,
      CH2_RXLPMEN => ch2_rxlpmen,
      CH2_RXMLDCHAINDONE => ch2_rxmldchaindone,
      CH2_RXMLDCHAINREQ => ch2_rxmldchainreq,
      CH2_RXMLFINEALIGNREQ => ch2_rxmlfinealignreq,
      CH2_RXOOBRESET => ch2_rxoobreset,
      CH2_RXOSINTDONE => ch2_rxosintdone,
      CH2_RXOSINTSTARTED => ch2_rxosintstarted,
      CH2_RXOSINTSTROBEDONE => ch2_rxosintstrobedone,
      CH2_RXOSINTSTROBESTARTED => ch2_rxosintstrobestarted,
      CH2_RXOUTCLK => ch2_rxoutclk,
      CH2_RXPCSRESETMASK(4 downto 0) => ch2_rxpcsresetmask(4 downto 0),
      CH2_RXPD(1 downto 0) => ch2_rxpd(1 downto 0),
      CH2_RXPHALIGNDONE => ch2_rxphaligndone,
      CH2_RXPHALIGNERR => ch2_rxphalignerr,
      CH2_RXPHALIGNREQ => ch2_rxphalignreq,
      CH2_RXPHALIGNRESETMASK(1 downto 0) => ch2_rxphalignresetmask(1 downto 0),
      CH2_RXPHDLYPD => ch2_rxphdlypd,
      CH2_RXPHDLYRESET => ch2_rxphdlyreset,
      CH2_RXPHDLYRESETDONE => ch2_rxphdlyresetdone,
      CH2_RXPHSETINITDONE => ch2_rxphsetinitdone,
      CH2_RXPHSETINITREQ => ch2_rxphsetinitreq,
      CH2_RXPHSHIFT180 => ch2_rxphshift180,
      CH2_RXPHSHIFT180DONE => ch2_rxphshift180done,
      CH2_RXPMARESETDONE => ch2_rxpmaresetdone_int,
      CH2_RXPMARESETMASK(6 downto 0) => ch2_rxpmaresetmask(6 downto 0),
      CH2_RXPOLARITY => ch2_rxpolarity,
      CH2_RXPRBSCNTRESET => ch2_rxprbscntreset,
      CH2_RXPRBSERR => ch2_rxprbserr,
      CH2_RXPRBSLOCKED => ch2_rxprbslocked,
      CH2_RXPRBSSEL(3 downto 0) => ch2_rxprbssel(3 downto 0),
      CH2_RXPROGDIVRESET => ch2_rxprogdivreset,
      CH2_RXPROGDIVRESETDONE => ch2_rxprogdivresetdone,
      CH2_RXRATE(7 downto 0) => ch2_rxrate(7 downto 0),
      CH2_RXRESETDONE => ch2_rxresetdone_int,
      CH2_RXRESETMODE(1 downto 0) => ch2_rxresetmode(1 downto 0),
      CH2_RXSLIDE => ch2_rxslide,
      CH2_RXSLIDERDY => ch2_rxsliderdy,
      CH2_RXSTARTOFSEQ(1 downto 0) => ch2_rxstartofseq(1 downto 0),
      CH2_RXSTATUS(2 downto 0) => ch2_rxstatus(2 downto 0),
      CH2_RXSYNCALLIN => ch2_rxsyncallin,
      CH2_RXSYNCDONE => ch2_rxsyncdone,
      CH2_RXTERMINATION => ch2_rxtermination,
      CH2_RXUSERRDY => ch2_rxuserrdy,
      CH2_RXUSRCLK => ch2_rxusrclk,
      CH2_RXVALID => ch2_rxvalid,
      CH2_TSTCLK0 => apb3clk,
      CH2_TSTCLK1 => apb3clk,
      CH2_TSTIN(19 downto 0) => ch2_tstin(19 downto 0),
      CH2_TX10GSTAT => ch2_tx10gstat,
      CH2_TXBUFSTATUS(1 downto 0) => ch2_txbufstatus(1 downto 0),
      CH2_TXCOMFINISH => ch2_txcomfinish,
      CH2_TXCOMINIT => ch2_txcominit,
      CH2_TXCOMSAS => ch2_txcomsas,
      CH2_TXCOMWAKE => ch2_txcomwake,
      CH2_TXCTRL0(15 downto 0) => ch2_txctrl0(15 downto 0),
      CH2_TXCTRL1(15 downto 0) => ch2_txctrl1(15 downto 0),
      CH2_TXCTRL2(7 downto 0) => ch2_txctrl2(7 downto 0),
      CH2_TXDAPICODEOVRDEN => ch2_txdapicodeovrden,
      CH2_TXDAPICODERESET => ch2_txdapicodereset,
      CH2_TXDATA(127 downto 0) => ch2_txdata(127 downto 0),
      CH2_TXDATAEXTENDRSVD(7 downto 0) => ch2_txdataextendrsvd(7 downto 0),
      CH2_TXDCCDONE => ch2_txdccdone,
      CH2_TXDEEMPH(1 downto 0) => ch2_txdeemph(1 downto 0),
      CH2_TXDETECTRX => ch2_txdetectrx,
      CH2_TXDIFFCTRL(4 downto 0) => ch2_txdiffctrl(4 downto 0),
      CH2_TXDLYALIGNERR => ch2_txdlyalignerr,
      CH2_TXDLYALIGNPROG => ch2_txdlyalignprog,
      CH2_TXDLYALIGNREQ => ch2_txdlyalignreq,
      CH2_TXELECIDLE => ch2_txelecidle,
      CH2_TXHEADER(5 downto 0) => ch2_txheader(5 downto 0),
      CH2_TXINHIBIT => ch2_txinhibit,
      CH2_TXLATCLK => ch2_txlatclk,
      CH2_TXMAINCURSOR(6 downto 0) => ch2_txmaincursor(6 downto 0),
      CH2_TXMARGIN(2 downto 0) => ch2_txmargin(2 downto 0),
      CH2_TXMLDCHAINDONE => ch2_txmldchaindone,
      CH2_TXMLDCHAINREQ => ch2_txmldchainreq,
      CH2_TXONESZEROS => ch2_txoneszeros,
      CH2_TXOUTCLK => ch2_txoutclk,
      CH2_TXPAUSEDELAYALIGN => ch2_txpausedelayalign,
      CH2_TXPCSRESETMASK => ch2_txpcsresetmask,
      CH2_TXPD(1 downto 0) => ch2_txpd(1 downto 0),
      CH2_TXPHALIGNDONE => ch2_txphaligndone,
      CH2_TXPHALIGNERR => ch2_txphalignerr,
      CH2_TXPHALIGNOUTRSVD => ch2_txphalignoutrsvd,
      CH2_TXPHALIGNREQ => ch2_txphalignreq,
      CH2_TXPHALIGNRESETMASK(1 downto 0) => ch2_txphalignresetmask(1 downto 0),
      CH2_TXPHDLYPD => ch2_txphdlypd,
      CH2_TXPHDLYRESET => ch2_txphdlyreset,
      CH2_TXPHDLYRESETDONE => ch2_txphdlyresetdone,
      CH2_TXPHDLYTSTCLK => ch2_txphdlytstclk,
      CH2_TXPHSETINITDONE => ch2_txphsetinitdone,
      CH2_TXPHSETINITREQ => ch2_txphsetinitreq,
      CH2_TXPHSHIFT180 => ch2_txphshift180,
      CH2_TXPHSHIFT180DONE => ch2_txphshift180done,
      CH2_TXPICODEOVRDEN => ch2_txpicodeovrden,
      CH2_TXPICODERESET => ch2_txpicodereset,
      CH2_TXPIPPMEN => ch2_txpippmen,
      CH2_TXPIPPMSTEPSIZE(4 downto 0) => ch2_txpippmstepsize(4 downto 0),
      CH2_TXPISOPD => ch2_txpisopd,
      CH2_TXPMARESETDONE => ch2_txpmaresetdone_int,
      CH2_TXPMARESETMASK(2 downto 0) => ch2_txpmaresetmask(2 downto 0),
      CH2_TXPOLARITY => ch2_txpolarity,
      CH2_TXPOSTCURSOR(4 downto 0) => ch2_txpostcursor(4 downto 0),
      CH2_TXPRBSFORCEERR => ch2_txprbsforceerr,
      CH2_TXPRBSSEL(3 downto 0) => ch2_txprbssel(3 downto 0),
      CH2_TXPRECURSOR(4 downto 0) => ch2_txprecursor(4 downto 0),
      CH2_TXPROGDIVRESET => ch2_txprogdivreset,
      CH2_TXPROGDIVRESETDONE => ch2_txprogdivresetdone,
      CH2_TXRATE(7 downto 0) => ch2_txrate(7 downto 0),
      CH2_TXRESETDONE => ch2_txresetdone_int,
      CH2_TXRESETMODE(1 downto 0) => ch2_txresetmode(1 downto 0),
      CH2_TXSEQUENCE(6 downto 0) => ch2_txsequence(6 downto 0),
      CH2_TXSWING => ch2_txswing,
      CH2_TXSYNCALLIN => ch2_txsyncallin,
      CH2_TXSYNCDONE => ch2_txsyncdone,
      CH2_TXUSERRDY => ch2_txuserrdy,
      CH2_TXUSRCLK => ch2_txusrclk,
      CH3_BUFGTCE => ch3_bufgtce,
      CH3_BUFGTCEMASK(3 downto 0) => ch3_bufgtcemask(3 downto 0),
      CH3_BUFGTDIV(11 downto 0) => ch3_bufgtdiv(11 downto 0),
      CH3_BUFGTRST => ch3_bufgtrst,
      CH3_BUFGTRSTMASK(3 downto 0) => ch3_bufgtrstmask(3 downto 0),
      CH3_CDRBMCDRREQ => ch3_cdrbmcdrreq,
      CH3_CDRFREQOS => ch3_cdrfreqos,
      CH3_CDRINCPCTRL => ch3_cdrincpctrl,
      CH3_CDRSTEPDIR => ch3_cdrstepdir,
      CH3_CDRSTEPSQ => ch3_cdrstepsq,
      CH3_CDRSTEPSX => ch3_cdrstepsx,
      CH3_CFOKOVRDFINISH => ch3_cfokovrdfinish,
      CH3_CFOKOVRDPULSE => ch3_cfokovrdpulse,
      CH3_CFOKOVRDRDY0 => ch3_cfokovrdrdy0,
      CH3_CFOKOVRDRDY1 => ch3_cfokovrdrdy1,
      CH3_CFOKOVRDSTART => ch3_cfokovrdstart,
      CH3_CLKRSVD0 => ch3_clkrsvd0,
      CH3_CLKRSVD1 => ch3_clkrsvd1,
      CH3_DMONFIFORESET => ch3_dmonfiforeset,
      CH3_DMONITORCLK => ch3_dmonitorclk,
      CH3_DMONITOROUT(31 downto 0) => ch3_dmonitorout(31 downto 0),
      CH3_DMONITOROUTCLK => ch3_dmonitoroutclk,
      CH3_EYESCANDATAERROR => ch3_eyescandataerror,
      CH3_EYESCANRESET => ch3_eyescanreset,
      CH3_EYESCANTRIGGER => ch3_eyescantrigger,
      CH3_GTRSVD(15 downto 0) => ch3_gtrsvd(15 downto 0),
      CH3_GTRXRESET => ch3_gtrxreset,
      CH3_GTTXRESET => ch3_gttxreset,
      CH3_GTYRXN => rxn(3),
      CH3_GTYRXP => rxp(3),
      CH3_GTYTXN => txn(3),
      CH3_GTYTXP => txp(3),
      CH3_HSDPPCSRESET => ch3_hsdppcsreset,
      CH3_ILORESET => ch3_iloreset,
      CH3_ILORESETDONE => ch3_iloresetdone,
      CH3_ILORESETMASK => ch3_iloresetmask,
      CH3_LOOPBACK(2 downto 0) => ch3_loopback(2 downto 0),
      CH3_PCIERSTB => ch3_pcierstb,
      CH3_PCSRSVDIN(15 downto 11) => ch3_pcsrsvdin(15 downto 11),
      CH3_PCSRSVDIN(10) => ch3_gtrxreset,
      CH3_PCSRSVDIN(9 downto 8) => ch3_pcsrsvdin(9 downto 8),
      CH3_PCSRSVDIN(7) => ch3_gttxreset,
      CH3_PCSRSVDIN(6 downto 0) => ch3_pcsrsvdin(6 downto 0),
      CH3_PCSRSVDOUT(15 downto 12) => ch3_pcsrsvdout(15 downto 12),
      CH3_PCSRSVDOUT(11 downto 10) => ch3_pcsrsvdout_int(11 downto 10),
      CH3_PCSRSVDOUT(9 downto 0) => ch3_pcsrsvdout(9 downto 0),
      CH3_PHYESMADAPTSAVE => ch3_phyesmadaptsave,
      CH3_PHYREADY => ch3_phyready,
      CH3_PHYSTATUS => ch3_phystatus,
      CH3_PINRSVDAS(15 downto 0) => ch3_pinrsvdas(15 downto 0),
      CH3_RESETEXCEPTION => ch3_resetexception,
      CH3_RX10GSTAT(7 downto 0) => ch3_rx10gstat(7 downto 0),
      CH3_RXBUFSTATUS(2 downto 0) => ch3_rxbufstatus(2 downto 0),
      CH3_RXBYTEISALIGNED => ch3_rxbyteisaligned,
      CH3_RXBYTEREALIGN => ch3_rxbyterealign,
      CH3_RXCDRHOLD => ch3_rxcdrhold,
      CH3_RXCDRLOCK => ch3_rxcdrlock,
      CH3_RXCDROVRDEN => ch3_rxcdrovrden,
      CH3_RXCDRPHDONE => ch3_rxcdrphdone,
      CH3_RXCDRRESET => ch3_rxcdrreset,
      CH3_RXCHANBONDSEQ => ch3_rxchanbondseq,
      CH3_RXCHANISALIGNED => ch3_rxchanisaligned,
      CH3_RXCHANREALIGN => ch3_rxchanrealign,
      CH3_RXCHBONDI(4 downto 0) => ch3_rxchbondi(4 downto 0),
      CH3_RXCHBONDO(4 downto 0) => ch3_rxchbondo(4 downto 0),
      CH3_RXCLKCORCNT(1 downto 0) => ch3_rxclkcorcnt(1 downto 0),
      CH3_RXCOMINITDET => ch3_rxcominitdet,
      CH3_RXCOMMADET => ch3_rxcommadet,
      CH3_RXCOMSASDET => ch3_rxcomsasdet,
      CH3_RXCOMWAKEDET => ch3_rxcomwakedet,
      CH3_RXCTRL0(15 downto 0) => ch3_rxctrl0(15 downto 0),
      CH3_RXCTRL1(15 downto 0) => ch3_rxctrl1(15 downto 0),
      CH3_RXCTRL2(7 downto 0) => ch3_rxctrl2(7 downto 0),
      CH3_RXCTRL3(7 downto 0) => ch3_rxctrl3(7 downto 0),
      CH3_RXDAPICODEOVRDEN => ch3_rxdapicodeovrden,
      CH3_RXDAPICODERESET => ch3_rxdapicodereset,
      CH3_RXDATA(127 downto 0) => ch3_rxdata(127 downto 0),
      CH3_RXDATAEXTENDRSVD(7 downto 0) => ch3_rxdataextendrsvd(7 downto 0),
      CH3_RXDATAVALID(1 downto 0) => ch3_rxdatavalid(1 downto 0),
      CH3_RXDCCDONE => ch3_rxdccdone,
      CH3_RXDLYALIGNERR => ch3_rxdlyalignerr,
      CH3_RXDLYALIGNPROG => ch3_rxdlyalignprog,
      CH3_RXDLYALIGNREQ => ch3_rxdlyalignreq,
      CH3_RXELECIDLE => ch3_rxelecidle,
      CH3_RXEQTRAINING => ch3_rxeqtraining,
      CH3_RXFINEALIGNDONE => ch3_rxfinealigndone,
      CH3_RXGEARBOXSLIP => ch3_rxgearboxslip,
      CH3_RXHEADER(5 downto 0) => ch3_rxheader(5 downto 0),
      CH3_RXHEADERVALID(1 downto 0) => ch3_rxheadervalid(1 downto 0),
      CH3_RXLATCLK => ch3_rxlatclk,
      CH3_RXLPMEN => ch3_rxlpmen,
      CH3_RXMLDCHAINDONE => ch3_rxmldchaindone,
      CH3_RXMLDCHAINREQ => ch3_rxmldchainreq,
      CH3_RXMLFINEALIGNREQ => ch3_rxmlfinealignreq,
      CH3_RXOOBRESET => ch3_rxoobreset,
      CH3_RXOSINTDONE => ch3_rxosintdone,
      CH3_RXOSINTSTARTED => ch3_rxosintstarted,
      CH3_RXOSINTSTROBEDONE => ch3_rxosintstrobedone,
      CH3_RXOSINTSTROBESTARTED => ch3_rxosintstrobestarted,
      CH3_RXOUTCLK => ch3_rxoutclk,
      CH3_RXPCSRESETMASK(4 downto 0) => ch3_rxpcsresetmask(4 downto 0),
      CH3_RXPD(1 downto 0) => ch3_rxpd(1 downto 0),
      CH3_RXPHALIGNDONE => ch3_rxphaligndone,
      CH3_RXPHALIGNERR => ch3_rxphalignerr,
      CH3_RXPHALIGNREQ => ch3_rxphalignreq,
      CH3_RXPHALIGNRESETMASK(1 downto 0) => ch3_rxphalignresetmask(1 downto 0),
      CH3_RXPHDLYPD => ch3_rxphdlypd,
      CH3_RXPHDLYRESET => ch3_rxphdlyreset,
      CH3_RXPHDLYRESETDONE => ch3_rxphdlyresetdone,
      CH3_RXPHSETINITDONE => ch3_rxphsetinitdone,
      CH3_RXPHSETINITREQ => ch3_rxphsetinitreq,
      CH3_RXPHSHIFT180 => ch3_rxphshift180,
      CH3_RXPHSHIFT180DONE => ch3_rxphshift180done,
      CH3_RXPMARESETDONE => ch3_rxpmaresetdone_int,
      CH3_RXPMARESETMASK(6 downto 0) => ch3_rxpmaresetmask(6 downto 0),
      CH3_RXPOLARITY => ch3_rxpolarity,
      CH3_RXPRBSCNTRESET => ch3_rxprbscntreset,
      CH3_RXPRBSERR => ch3_rxprbserr,
      CH3_RXPRBSLOCKED => ch3_rxprbslocked,
      CH3_RXPRBSSEL(3 downto 0) => ch3_rxprbssel(3 downto 0),
      CH3_RXPROGDIVRESET => ch3_rxprogdivreset,
      CH3_RXPROGDIVRESETDONE => ch3_rxprogdivresetdone,
      CH3_RXRATE(7 downto 0) => ch3_rxrate(7 downto 0),
      CH3_RXRESETDONE => ch3_rxresetdone_int,
      CH3_RXRESETMODE(1 downto 0) => ch3_rxresetmode(1 downto 0),
      CH3_RXSLIDE => ch3_rxslide,
      CH3_RXSLIDERDY => ch3_rxsliderdy,
      CH3_RXSTARTOFSEQ(1 downto 0) => ch3_rxstartofseq(1 downto 0),
      CH3_RXSTATUS(2 downto 0) => ch3_rxstatus(2 downto 0),
      CH3_RXSYNCALLIN => ch3_rxsyncallin,
      CH3_RXSYNCDONE => ch3_rxsyncdone,
      CH3_RXTERMINATION => ch3_rxtermination,
      CH3_RXUSERRDY => ch3_rxuserrdy,
      CH3_RXUSRCLK => ch3_rxusrclk,
      CH3_RXVALID => ch3_rxvalid,
      CH3_TSTCLK0 => apb3clk,
      CH3_TSTCLK1 => apb3clk,
      CH3_TSTIN(19 downto 0) => ch3_tstin(19 downto 0),
      CH3_TX10GSTAT => ch3_tx10gstat,
      CH3_TXBUFSTATUS(1 downto 0) => ch3_txbufstatus(1 downto 0),
      CH3_TXCOMFINISH => ch3_txcomfinish,
      CH3_TXCOMINIT => ch3_txcominit,
      CH3_TXCOMSAS => ch3_txcomsas,
      CH3_TXCOMWAKE => ch3_txcomwake,
      CH3_TXCTRL0(15 downto 0) => ch3_txctrl0(15 downto 0),
      CH3_TXCTRL1(15 downto 0) => ch3_txctrl1(15 downto 0),
      CH3_TXCTRL2(7 downto 0) => ch3_txctrl2(7 downto 0),
      CH3_TXDAPICODEOVRDEN => ch3_txdapicodeovrden,
      CH3_TXDAPICODERESET => ch3_txdapicodereset,
      CH3_TXDATA(127 downto 0) => ch3_txdata(127 downto 0),
      CH3_TXDATAEXTENDRSVD(7 downto 0) => ch3_txdataextendrsvd(7 downto 0),
      CH3_TXDCCDONE => ch3_txdccdone,
      CH3_TXDEEMPH(1 downto 0) => ch3_txdeemph(1 downto 0),
      CH3_TXDETECTRX => ch3_txdetectrx,
      CH3_TXDIFFCTRL(4 downto 0) => ch3_txdiffctrl(4 downto 0),
      CH3_TXDLYALIGNERR => ch3_txdlyalignerr,
      CH3_TXDLYALIGNPROG => ch3_txdlyalignprog,
      CH3_TXDLYALIGNREQ => ch3_txdlyalignreq,
      CH3_TXELECIDLE => ch3_txelecidle,
      CH3_TXHEADER(5 downto 0) => ch3_txheader(5 downto 0),
      CH3_TXINHIBIT => ch3_txinhibit,
      CH3_TXLATCLK => ch3_txlatclk,
      CH3_TXMAINCURSOR(6 downto 0) => ch3_txmaincursor(6 downto 0),
      CH3_TXMARGIN(2 downto 0) => ch3_txmargin(2 downto 0),
      CH3_TXMLDCHAINDONE => ch3_txmldchaindone,
      CH3_TXMLDCHAINREQ => ch3_txmldchainreq,
      CH3_TXONESZEROS => ch3_txoneszeros,
      CH3_TXOUTCLK => ch3_txoutclk,
      CH3_TXPAUSEDELAYALIGN => ch3_txpausedelayalign,
      CH3_TXPCSRESETMASK => ch3_txpcsresetmask,
      CH3_TXPD(1 downto 0) => ch3_txpd(1 downto 0),
      CH3_TXPHALIGNDONE => ch3_txphaligndone,
      CH3_TXPHALIGNERR => ch3_txphalignerr,
      CH3_TXPHALIGNOUTRSVD => ch3_txphalignoutrsvd,
      CH3_TXPHALIGNREQ => ch3_txphalignreq,
      CH3_TXPHALIGNRESETMASK(1 downto 0) => ch3_txphalignresetmask(1 downto 0),
      CH3_TXPHDLYPD => ch3_txphdlypd,
      CH3_TXPHDLYRESET => ch3_txphdlyreset,
      CH3_TXPHDLYRESETDONE => ch3_txphdlyresetdone,
      CH3_TXPHDLYTSTCLK => ch3_txphdlytstclk,
      CH3_TXPHSETINITDONE => ch3_txphsetinitdone,
      CH3_TXPHSETINITREQ => ch3_txphsetinitreq,
      CH3_TXPHSHIFT180 => ch3_txphshift180,
      CH3_TXPHSHIFT180DONE => ch3_txphshift180done,
      CH3_TXPICODEOVRDEN => ch3_txpicodeovrden,
      CH3_TXPICODERESET => ch3_txpicodereset,
      CH3_TXPIPPMEN => ch3_txpippmen,
      CH3_TXPIPPMSTEPSIZE(4 downto 0) => ch3_txpippmstepsize(4 downto 0),
      CH3_TXPISOPD => ch3_txpisopd,
      CH3_TXPMARESETDONE => ch3_txpmaresetdone_int,
      CH3_TXPMARESETMASK(2 downto 0) => ch3_txpmaresetmask(2 downto 0),
      CH3_TXPOLARITY => ch3_txpolarity,
      CH3_TXPOSTCURSOR(4 downto 0) => ch3_txpostcursor(4 downto 0),
      CH3_TXPRBSFORCEERR => ch3_txprbsforceerr,
      CH3_TXPRBSSEL(3 downto 0) => ch3_txprbssel(3 downto 0),
      CH3_TXPRECURSOR(4 downto 0) => ch3_txprecursor(4 downto 0),
      CH3_TXPROGDIVRESET => ch3_txprogdivreset,
      CH3_TXPROGDIVRESETDONE => ch3_txprogdivresetdone,
      CH3_TXRATE(7 downto 0) => ch3_txrate(7 downto 0),
      CH3_TXRESETDONE => ch3_txresetdone_int,
      CH3_TXRESETMODE(1 downto 0) => ch3_txresetmode(1 downto 0),
      CH3_TXSEQUENCE(6 downto 0) => ch3_txsequence(6 downto 0),
      CH3_TXSWING => ch3_txswing,
      CH3_TXSYNCALLIN => ch3_txsyncallin,
      CH3_TXSYNCDONE => ch3_txsyncdone,
      CH3_TXUSERRDY => ch3_txuserrdy,
      CH3_TXUSRCLK => ch3_txusrclk,
      CORRECTERR => correcterr,
      CTRLRSVDIN0(15 downto 0) => ctrlrsvdin0(15 downto 0),
      CTRLRSVDIN1(13 downto 0) => ctrlrsvdin1(13 downto 0),
      CTRLRSVDOUT(31 downto 0) => ctrlrsvdout(31 downto 0),
      DEBUGTRACECLK => debugtraceclk,
      DEBUGTRACEREADY => debugtraceready,
      DEBUGTRACETDATA(15 downto 0) => debugtracetdata(15 downto 0),
      DEBUGTRACETVALID => debugtracetvalid,
      GPI(15 downto 8) => gpi(15 downto 8),
      GPI(7 downto 0) => gpi_to_gt(7 downto 0),
      GPO(15 downto 8) => \^gpo\(15 downto 8),
      GPO(7 downto 0) => gpoToLogic(7 downto 0),
      GTPOWERGOOD => gtpowergood_int,
      HSCLK0_LCPLLCLKRSVD0 => hsclk0_lcpllclkrsvd0,
      HSCLK0_LCPLLCLKRSVD1 => hsclk0_lcpllclkrsvd1,
      HSCLK0_LCPLLFBCLKLOST => hsclk0_lcpllfbclklost,
      HSCLK0_LCPLLFBDIV(7 downto 0) => hsclk0_lcpllfbdiv(7 downto 0),
      HSCLK0_LCPLLGTGREFCLK => '0',
      HSCLK0_LCPLLGTREFCLK0 => GT_REFCLK0,
      HSCLK0_LCPLLGTREFCLK1 => '0',
      HSCLK0_LCPLLLOCK => hsclk0_lcplllock,
      HSCLK0_LCPLLNORTHREFCLK0 => '0',
      HSCLK0_LCPLLNORTHREFCLK1 => '0',
      HSCLK0_LCPLLPD => hsclk0_lcpllpd,
      HSCLK0_LCPLLREFCLKLOST => hsclk0_lcpllrefclklost,
      HSCLK0_LCPLLREFCLKMONITOR => hsclk0_lcpllrefclkmonitor,
      HSCLK0_LCPLLREFCLKSEL(2 downto 0) => hsclk0_lcpllrefclksel(2 downto 0),
      HSCLK0_LCPLLRESET => hsclk0_lcpllreset,
      HSCLK0_LCPLLRESETBYPASSMODE => hsclk0_lcpllresetbypassmode,
      HSCLK0_LCPLLRESETMASK(1 downto 0) => hsclk0_lcpllresetmask(1 downto 0),
      HSCLK0_LCPLLRSVD0(7 downto 0) => hsclk0_lcpllrsvd0(7 downto 0),
      HSCLK0_LCPLLRSVD1(7 downto 0) => hsclk0_lcpllrsvd1(7 downto 0),
      HSCLK0_LCPLLRSVDOUT(7 downto 0) => hsclk0_lcpllrsvdout(7 downto 0),
      HSCLK0_LCPLLSDMDATA(25 downto 0) => hsclk0_lcpllsdmdata(25 downto 0),
      HSCLK0_LCPLLSDMTOGGLE => hsclk0_lcpllsdmtoggle,
      HSCLK0_LCPLLSOUTHREFCLK0 => '0',
      HSCLK0_LCPLLSOUTHREFCLK1 => '0',
      HSCLK0_RPLLCLKRSVD0 => hsclk0_rpllclkrsvd0,
      HSCLK0_RPLLCLKRSVD1 => hsclk0_rpllclkrsvd1,
      HSCLK0_RPLLFBCLKLOST => hsclk0_rpllfbclklost,
      HSCLK0_RPLLFBDIV(7 downto 0) => hsclk0_rpllfbdiv(7 downto 0),
      HSCLK0_RPLLGTGREFCLK => '0',
      HSCLK0_RPLLGTREFCLK0 => '0',
      HSCLK0_RPLLGTREFCLK1 => '0',
      HSCLK0_RPLLLOCK => hsclk0_rplllock,
      HSCLK0_RPLLNORTHREFCLK0 => '0',
      HSCLK0_RPLLNORTHREFCLK1 => '0',
      HSCLK0_RPLLPD => hsclk0_rpllpd,
      HSCLK0_RPLLREFCLKLOST => hsclk0_rpllrefclklost,
      HSCLK0_RPLLREFCLKMONITOR => hsclk0_rpllrefclkmonitor,
      HSCLK0_RPLLREFCLKSEL(2 downto 0) => hsclk0_rpllrefclksel(2 downto 0),
      HSCLK0_RPLLRESET => hsclk0_rpllreset,
      HSCLK0_RPLLRESETBYPASSMODE => hsclk0_rpllresetbypassmode,
      HSCLK0_RPLLRESETMASK(1 downto 0) => hsclk0_rpllresetmask(1 downto 0),
      HSCLK0_RPLLRSVD0(7 downto 0) => hsclk0_rpllrsvd0(7 downto 0),
      HSCLK0_RPLLRSVD1(7 downto 0) => hsclk0_rpllrsvd1(7 downto 0),
      HSCLK0_RPLLRSVDOUT(7 downto 0) => hsclk0_rpllrsvdout(7 downto 0),
      HSCLK0_RPLLSDMDATA(25 downto 0) => hsclk0_rpllsdmdata(25 downto 0),
      HSCLK0_RPLLSDMTOGGLE => hsclk0_rpllsdmtoggle,
      HSCLK0_RPLLSOUTHREFCLK0 => '0',
      HSCLK0_RPLLSOUTHREFCLK1 => '0',
      HSCLK0_RXRECCLKOUT0 => hsclk0_rxrecclkout0,
      HSCLK0_RXRECCLKOUT1 => hsclk0_rxrecclkout1,
      HSCLK0_RXRECCLKSEL(1 downto 0) => hsclk0_rxrecclksel(1 downto 0),
      HSCLK1_LCPLLCLKRSVD0 => hsclk1_lcpllclkrsvd0,
      HSCLK1_LCPLLCLKRSVD1 => hsclk1_lcpllclkrsvd1,
      HSCLK1_LCPLLFBCLKLOST => hsclk1_lcpllfbclklost,
      HSCLK1_LCPLLFBDIV(7 downto 0) => hsclk1_lcpllfbdiv(7 downto 0),
      HSCLK1_LCPLLGTGREFCLK => '0',
      HSCLK1_LCPLLGTREFCLK0 => '0',
      HSCLK1_LCPLLGTREFCLK1 => '0',
      HSCLK1_LCPLLLOCK => hsclk1_lcplllock,
      HSCLK1_LCPLLNORTHREFCLK0 => '0',
      HSCLK1_LCPLLNORTHREFCLK1 => '0',
      HSCLK1_LCPLLPD => hsclk1_lcpllpd,
      HSCLK1_LCPLLREFCLKLOST => hsclk1_lcpllrefclklost,
      HSCLK1_LCPLLREFCLKMONITOR => hsclk1_lcpllrefclkmonitor,
      HSCLK1_LCPLLREFCLKSEL(2 downto 0) => hsclk1_lcpllrefclksel(2 downto 0),
      HSCLK1_LCPLLRESET => hsclk1_lcpllreset,
      HSCLK1_LCPLLRESETBYPASSMODE => hsclk1_lcpllresetbypassmode,
      HSCLK1_LCPLLRESETMASK(1 downto 0) => hsclk1_lcpllresetmask(1 downto 0),
      HSCLK1_LCPLLRSVD0(7 downto 0) => hsclk1_lcpllrsvd0(7 downto 0),
      HSCLK1_LCPLLRSVD1(7 downto 0) => hsclk1_lcpllrsvd1(7 downto 0),
      HSCLK1_LCPLLRSVDOUT(7 downto 0) => hsclk1_lcpllrsvdout(7 downto 0),
      HSCLK1_LCPLLSDMDATA(25 downto 0) => hsclk1_lcpllsdmdata(25 downto 0),
      HSCLK1_LCPLLSDMTOGGLE => hsclk1_lcpllsdmtoggle,
      HSCLK1_LCPLLSOUTHREFCLK0 => '0',
      HSCLK1_LCPLLSOUTHREFCLK1 => '0',
      HSCLK1_RPLLCLKRSVD0 => hsclk1_rpllclkrsvd0,
      HSCLK1_RPLLCLKRSVD1 => hsclk1_rpllclkrsvd1,
      HSCLK1_RPLLFBCLKLOST => hsclk1_rpllfbclklost,
      HSCLK1_RPLLFBDIV(7 downto 0) => hsclk1_rpllfbdiv(7 downto 0),
      HSCLK1_RPLLGTGREFCLK => '0',
      HSCLK1_RPLLGTREFCLK0 => '0',
      HSCLK1_RPLLGTREFCLK1 => '0',
      HSCLK1_RPLLLOCK => hsclk1_rplllock,
      HSCLK1_RPLLNORTHREFCLK0 => '0',
      HSCLK1_RPLLNORTHREFCLK1 => '0',
      HSCLK1_RPLLPD => hsclk1_rpllpd,
      HSCLK1_RPLLREFCLKLOST => hsclk1_rpllrefclklost,
      HSCLK1_RPLLREFCLKMONITOR => hsclk1_rpllrefclkmonitor,
      HSCLK1_RPLLREFCLKSEL(2 downto 0) => hsclk1_rpllrefclksel(2 downto 0),
      HSCLK1_RPLLRESET => hsclk1_rpllreset,
      HSCLK1_RPLLRESETBYPASSMODE => hsclk1_rpllresetbypassmode,
      HSCLK1_RPLLRESETMASK(1 downto 0) => hsclk1_rpllresetmask(1 downto 0),
      HSCLK1_RPLLRSVD0(7 downto 0) => hsclk1_rpllrsvd0(7 downto 0),
      HSCLK1_RPLLRSVD1(7 downto 0) => hsclk1_rpllrsvd1(7 downto 0),
      HSCLK1_RPLLRSVDOUT(7 downto 0) => hsclk1_rpllrsvdout(7 downto 0),
      HSCLK1_RPLLSDMDATA(25 downto 0) => hsclk1_rpllsdmdata(25 downto 0),
      HSCLK1_RPLLSDMTOGGLE => hsclk1_rpllsdmtoggle,
      HSCLK1_RPLLSOUTHREFCLK0 => '0',
      HSCLK1_RPLLSOUTHREFCLK1 => '0',
      HSCLK1_RXRECCLKOUT0 => hsclk1_rxrecclkout0,
      HSCLK1_RXRECCLKOUT1 => hsclk1_rxrecclkout1,
      HSCLK1_RXRECCLKSEL(1 downto 0) => hsclk1_rxrecclksel(1 downto 0),
      M0_AXIS_TDATA(31 downto 0) => NLW_quad_inst_M0_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M0_AXIS_TLAST => NLW_quad_inst_M0_AXIS_TLAST_UNCONNECTED,
      M0_AXIS_TREADY => '0',
      M0_AXIS_TVALID => NLW_quad_inst_M0_AXIS_TVALID_UNCONNECTED,
      M1_AXIS_TDATA(31 downto 0) => NLW_quad_inst_M1_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M1_AXIS_TLAST => NLW_quad_inst_M1_AXIS_TLAST_UNCONNECTED,
      M1_AXIS_TREADY => '0',
      M1_AXIS_TVALID => NLW_quad_inst_M1_AXIS_TVALID_UNCONNECTED,
      M2_AXIS_TDATA(31 downto 0) => NLW_quad_inst_M2_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M2_AXIS_TLAST => NLW_quad_inst_M2_AXIS_TLAST_UNCONNECTED,
      M2_AXIS_TREADY => '0',
      M2_AXIS_TVALID => NLW_quad_inst_M2_AXIS_TVALID_UNCONNECTED,
      MSTRXRESET(3 downto 0) => B"0000",
      MSTRXRESETDONE(3 downto 0) => mstrxresetdone_int(3 downto 0),
      MSTTXRESET(3 downto 0) => B"0000",
      MSTTXRESETDONE(3 downto 0) => msttxresetdone_int(3 downto 0),
      PCIELINKREACHTARGET => pcielinkreachtarget,
      PCIELTSSM(5 downto 0) => pcieltssm(5 downto 0),
      PIPENORTHIN(5 downto 0) => pipenorthin(5 downto 0),
      PIPENORTHOUT(5 downto 0) => pipenorthout(5 downto 0),
      PIPESOUTHIN(5 downto 0) => pipesouthin(5 downto 0),
      PIPESOUTHOUT(5 downto 0) => pipesouthout(5 downto 0),
      RCALENB => rcalenb,
      REFCLK0_CLKTESTSIG => refclk0_clktestsig,
      REFCLK0_CLKTESTSIGINT => refclk0_clktestsigint,
      REFCLK0_GTREFCLKPD => refclk0_gtrefclkpd,
      REFCLK0_GTREFCLKPDINT => refclk0_gtrefclkpdint,
      REFCLK1_CLKTESTSIG => refclk1_clktestsig,
      REFCLK1_CLKTESTSIGINT => refclk1_clktestsigint,
      REFCLK1_GTREFCLKPD => refclk1_gtrefclkpd,
      REFCLK1_GTREFCLKPDINT => refclk1_gtrefclkpdint,
      RESETDONE_NORTHIN(1 downto 0) => resetdone_northin(1 downto 0),
      RESETDONE_NORTHOUT(1 downto 0) => resetdone_northout(1 downto 0),
      RESETDONE_SOUTHIN(1 downto 0) => resetdone_southin(1 downto 0),
      RESETDONE_SOUTHOUT(1 downto 0) => resetdone_southout(1 downto 0),
      RXMARGINCLK => rxmarginclk,
      RXMARGINREQACK => rxmarginreqack,
      RXMARGINREQCMD(3 downto 0) => rxmarginreqcmd(3 downto 0),
      RXMARGINREQLANENUM(1 downto 0) => rxmarginreqlanenum(1 downto 0),
      RXMARGINREQPAYLD(7 downto 0) => rxmarginreqpayld(7 downto 0),
      RXMARGINREQREQ => rxmarginreqreq,
      RXMARGINRESACK => rxmarginresack,
      RXMARGINRESCMD(3 downto 0) => rxmarginrescmd(3 downto 0),
      RXMARGINRESLANENUM(1 downto 0) => rxmarginreslanenum(1 downto 0),
      RXMARGINRESPAYLD(7 downto 0) => rxmarginrespayld(7 downto 0),
      RXMARGINRESREQ => rxmarginresreq,
      RXPINORTHIN(3 downto 0) => rxpinorthin(3 downto 0),
      RXPINORTHOUT(3 downto 0) => rxpinorthout(3 downto 0),
      RXPISOUTHIN(3 downto 0) => rxpisouthin(3 downto 0),
      RXPISOUTHOUT(3 downto 0) => rxpisouthout(3 downto 0),
      S0_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXIS_TLAST => '0',
      S0_AXIS_TREADY => NLW_quad_inst_S0_AXIS_TREADY_UNCONNECTED,
      S0_AXIS_TVALID => '0',
      S1_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXIS_TLAST => '0',
      S1_AXIS_TREADY => NLW_quad_inst_S1_AXIS_TREADY_UNCONNECTED,
      S1_AXIS_TVALID => '0',
      S2_AXIS_TDATA(31) => '0',
      S2_AXIS_TDATA(30 downto 28) => cmd_to_axi(30 downto 28),
      S2_AXIS_TDATA(27) => '0',
      S2_AXIS_TDATA(26 downto 24) => cmd_to_axi(26 downto 24),
      S2_AXIS_TDATA(23) => '0',
      S2_AXIS_TDATA(22 downto 20) => cmd_to_axi(22 downto 20),
      S2_AXIS_TDATA(19) => '0',
      S2_AXIS_TDATA(18 downto 0) => cmd_to_axi(18 downto 0),
      S2_AXIS_TLAST => tlast_r,
      S2_AXIS_TREADY => s2_axis_tready,
      S2_AXIS_TVALID => tvalid_r,
      TRIGACKIN0 => trigackin0,
      TRIGACKOUT0 => trigackout0,
      TRIGIN0 => trigin0,
      TRIGOUT0 => trigout0,
      TXPINORTHIN(3 downto 0) => txpinorthin(3 downto 0),
      TXPINORTHOUT(3 downto 0) => txpinorthout(3 downto 0),
      TXPISOUTHIN(3 downto 0) => txpisouthin(3 downto 0),
      TXPISOUTHOUT(3 downto 0) => txpisouthout(3 downto 0),
      UBENABLE => ubenable,
      UBINTERRUPT => ubinterrupt,
      UBINTR(11 downto 0) => ubintr(11 downto 0),
      UBIOLMBRST => ubiolmbrst,
      UBMBRST => ubmbrst,
      UBRXUART => ubrxuart,
      UBTXUART => ubtxuart,
      UNCORRECTERR => uncorrecterr
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s2_axis_tready,
      I1 => state(0),
      I2 => state(1),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => p_0_in
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => p_0_in
    );
tlast_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => tlast_r_i_1_n_0
    );
tlast_r_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => tlast_r_i_1_n_0,
      D => \state[0]_i_1_n_0\,
      Q => tlast_r,
      R => p_0_in
    );
tvalid_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => tvalid_r_i_1_n_0
    );
tvalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => apb3clk,
      CE => tlast_r_i_1_n_0,
      D => tvalid_r_i_1_n_0,
      Q => tvalid_r,
      R => p_0_in
    );
u_ch0_10_pcsrsvdout: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__25\
     port map (
      apb3clk => apb3clk,
      ch0_pcsrsvdout(0) => ch0_pcsrsvdout(10),
      src_in => ch0_pcsrsvdout_int(10)
    );
u_ch0_11_pcsrsvdout: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__29\
     port map (
      apb3clk => apb3clk,
      ch0_pcsrsvdout(0) => ch0_pcsrsvdout(11),
      src_in => ch0_pcsrsvdout_int(11)
    );
u_ch0_mstrxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__21\
     port map (
      apb3clk => apb3clk,
      ch0_rxmstresetdone => ch0_rxmstresetdone,
      src_in => mstrxresetdone_int(0)
    );
u_ch0_msttxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__17\
     port map (
      apb3clk => apb3clk,
      ch0_txmstresetdone => ch0_txmstresetdone,
      src_in => msttxresetdone_int(0)
    );
u_ch0_rxpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__5\
     port map (
      apb3clk => apb3clk,
      ch0_rxpmaresetdone => ch0_rxpmaresetdone,
      src_in => ch0_rxpmaresetdone_int
    );
u_ch0_rxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__13\
     port map (
      apb3clk => apb3clk,
      ch0_rxresetdone => ch0_rxresetdone,
      src_in => ch0_rxresetdone_int
    );
u_ch0_txpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__1\
     port map (
      apb3clk => apb3clk,
      ch0_txpmaresetdone => ch0_txpmaresetdone,
      src_in => ch0_txpmaresetdone_int
    );
u_ch0_txresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__9\
     port map (
      apb3clk => apb3clk,
      ch0_txresetdone => ch0_txresetdone,
      src_in => ch0_txresetdone_int
    );
u_ch1_10_pcsrsvdout: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__26\
     port map (
      apb3clk => apb3clk,
      ch1_pcsrsvdout(0) => ch1_pcsrsvdout(10),
      src_in => ch1_pcsrsvdout_int(10)
    );
u_ch1_11_pcsrsvdout: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__30\
     port map (
      apb3clk => apb3clk,
      ch1_pcsrsvdout(0) => ch1_pcsrsvdout(11),
      src_in => ch1_pcsrsvdout_int(11)
    );
u_ch1_mstrxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__22\
     port map (
      apb3clk => apb3clk,
      ch1_rxmstresetdone => ch1_rxmstresetdone,
      src_in => mstrxresetdone_int(1)
    );
u_ch1_msttxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__18\
     port map (
      apb3clk => apb3clk,
      ch1_txmstresetdone => ch1_txmstresetdone,
      src_in => msttxresetdone_int(1)
    );
u_ch1_rxpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__6\
     port map (
      apb3clk => apb3clk,
      ch1_rxpmaresetdone => ch1_rxpmaresetdone,
      src_in => ch1_rxpmaresetdone_int
    );
u_ch1_rxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__14\
     port map (
      apb3clk => apb3clk,
      ch1_rxresetdone => ch1_rxresetdone,
      src_in => ch1_rxresetdone_int
    );
u_ch1_txpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__2\
     port map (
      apb3clk => apb3clk,
      ch1_txpmaresetdone => ch1_txpmaresetdone,
      src_in => ch1_txpmaresetdone_int
    );
u_ch1_txresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__10\
     port map (
      apb3clk => apb3clk,
      ch1_txresetdone => ch1_txresetdone,
      src_in => ch1_txresetdone_int
    );
u_ch2_10_pcsrsvdout: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__27\
     port map (
      apb3clk => apb3clk,
      ch2_pcsrsvdout(0) => ch2_pcsrsvdout(10),
      src_in => ch2_pcsrsvdout_int(10)
    );
u_ch2_11_pcsrsvdout: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__31\
     port map (
      apb3clk => apb3clk,
      ch2_pcsrsvdout(0) => ch2_pcsrsvdout(11),
      src_in => ch2_pcsrsvdout_int(11)
    );
u_ch2_mstrxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__23\
     port map (
      apb3clk => apb3clk,
      ch2_rxmstresetdone => ch2_rxmstresetdone,
      src_in => mstrxresetdone_int(2)
    );
u_ch2_msttxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__19\
     port map (
      apb3clk => apb3clk,
      ch2_txmstresetdone => ch2_txmstresetdone,
      src_in => msttxresetdone_int(2)
    );
u_ch2_rxpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__7\
     port map (
      apb3clk => apb3clk,
      ch2_rxpmaresetdone => ch2_rxpmaresetdone,
      src_in => ch2_rxpmaresetdone_int
    );
u_ch2_rxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__15\
     port map (
      apb3clk => apb3clk,
      ch2_rxresetdone => ch2_rxresetdone,
      src_in => ch2_rxresetdone_int
    );
u_ch2_txpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__3\
     port map (
      apb3clk => apb3clk,
      ch2_txpmaresetdone => ch2_txpmaresetdone,
      src_in => ch2_txpmaresetdone_int
    );
u_ch2_txresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__11\
     port map (
      apb3clk => apb3clk,
      ch2_txresetdone => ch2_txresetdone,
      src_in => ch2_txresetdone_int
    );
u_ch3_10_pcsrsvdout: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__28\
     port map (
      apb3clk => apb3clk,
      ch3_pcsrsvdout(0) => ch3_pcsrsvdout(10),
      src_in => ch3_pcsrsvdout_int(10)
    );
u_ch3_11_pcsrsvdout: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone
     port map (
      apb3clk => apb3clk,
      ch3_pcsrsvdout(0) => ch3_pcsrsvdout(11),
      src_in => ch3_pcsrsvdout_int(11)
    );
u_ch3_mstrxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__24\
     port map (
      apb3clk => apb3clk,
      ch3_rxmstresetdone => ch3_rxmstresetdone,
      src_in => mstrxresetdone_int(3)
    );
u_ch3_msttxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__20\
     port map (
      apb3clk => apb3clk,
      ch3_txmstresetdone => ch3_txmstresetdone,
      src_in => msttxresetdone_int(3)
    );
u_ch3_rxpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__8\
     port map (
      apb3clk => apb3clk,
      ch3_rxpmaresetdone => ch3_rxpmaresetdone,
      src_in => ch3_rxpmaresetdone_int
    );
u_ch3_rxresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__16\
     port map (
      apb3clk => apb3clk,
      ch3_rxresetdone => ch3_rxresetdone,
      src_in => ch3_rxresetdone_int
    );
u_ch3_txpmaresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__4\
     port map (
      apb3clk => apb3clk,
      ch3_txpmaresetdone => ch3_txpmaresetdone,
      src_in => ch3_txpmaresetdone_int
    );
u_ch3_txresetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_gtye5_rstdone__xdcDup__12\
     port map (
      apb3clk => apb3clk,
      ch3_txresetdone => ch3_txresetdone,
      src_in => ch3_txresetdone_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    rxmarginclk : in STD_LOGIC;
    hsclk0_lcpllreset : in STD_LOGIC;
    hsclk0_rpllreset : in STD_LOGIC;
    hsclk1_lcpllreset : in STD_LOGIC;
    hsclk1_rpllreset : in STD_LOGIC;
    hsclk0_lcplllock : out STD_LOGIC;
    hsclk1_lcplllock : out STD_LOGIC;
    hsclk0_rplllock : out STD_LOGIC;
    hsclk1_rplllock : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    ch0_pcierstb : in STD_LOGIC;
    ch1_pcierstb : in STD_LOGIC;
    ch2_pcierstb : in STD_LOGIC;
    ch3_pcierstb : in STD_LOGIC;
    pcielinkreachtarget : in STD_LOGIC;
    pcieltssm : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxmarginreqack : out STD_LOGIC;
    rxmarginrescmd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreslanenum : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginrespayld : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginresreq : out STD_LOGIC;
    rxmarginreqcmd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmarginreqlanenum : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmarginreqpayld : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmarginreqreq : in STD_LOGIC;
    rxmarginresack : in STD_LOGIC;
    ch0_iloreset : in STD_LOGIC;
    ch1_iloreset : in STD_LOGIC;
    ch2_iloreset : in STD_LOGIC;
    ch3_iloreset : in STD_LOGIC;
    ch0_iloresetdone : out STD_LOGIC;
    ch1_iloresetdone : out STD_LOGIC;
    ch2_iloresetdone : out STD_LOGIC;
    ch3_iloresetdone : out STD_LOGIC;
    ch0_phystatus : out STD_LOGIC;
    ch1_phystatus : out STD_LOGIC;
    ch2_phystatus : out STD_LOGIC;
    ch3_phystatus : out STD_LOGIC;
    hsclk0_lcpllfbclklost : out STD_LOGIC;
    hsclk0_lcpllrefclklost : out STD_LOGIC;
    hsclk0_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk0_rpllfbclklost : out STD_LOGIC;
    hsclk0_rpllrefclklost : out STD_LOGIC;
    hsclk0_rpllrefclkmonitor : out STD_LOGIC;
    hsclk1_lcpllfbclklost : out STD_LOGIC;
    hsclk1_lcpllrefclklost : out STD_LOGIC;
    hsclk1_lcpllrefclkmonitor : out STD_LOGIC;
    hsclk1_rpllfbclklost : out STD_LOGIC;
    hsclk1_rpllrefclklost : out STD_LOGIC;
    hsclk1_rpllrefclkmonitor : out STD_LOGIC;
    hsclk0_lcpllpd : in STD_LOGIC;
    hsclk0_rpllpd : in STD_LOGIC;
    hsclk0_lcpllresetbypassmode : in STD_LOGIC;
    hsclk0_lcpllsdmtoggle : in STD_LOGIC;
    hsclk0_rpllresetbypassmode : in STD_LOGIC;
    hsclk0_rpllsdmtoggle : in STD_LOGIC;
    hsclk1_lcpllpd : in STD_LOGIC;
    hsclk1_lcpllresetbypassmode : in STD_LOGIC;
    hsclk1_lcpllsdmtoggle : in STD_LOGIC;
    hsclk1_rpllpd : in STD_LOGIC;
    hsclk1_rpllresetbypassmode : in STD_LOGIC;
    hsclk1_rpllsdmtoggle : in STD_LOGIC;
    refclk0_gtrefclkpd : in STD_LOGIC;
    refclk1_gtrefclkpd : in STD_LOGIC;
    hsclk0_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_lcpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk1_rpllrefclksel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hsclk0_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllfbdiv : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rxrecclkout0 : out STD_LOGIC;
    hsclk0_rxrecclkout1 : out STD_LOGIC;
    hsclk1_rxrecclkout0 : out STD_LOGIC;
    hsclk1_rxrecclkout1 : out STD_LOGIC;
    hsclk0_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_lcpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk1_rpllsdmdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    hsclk0_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_lcpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk0_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_rpllresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_gttxreset : in STD_LOGIC;
    ch0_txprogdivreset : in STD_LOGIC;
    ch0_txuserrdy : in STD_LOGIC;
    ch0_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txcominit : in STD_LOGIC;
    ch0_txcomsas : in STD_LOGIC;
    ch0_txcomwake : in STD_LOGIC;
    ch0_txdapicodeovrden : in STD_LOGIC;
    ch0_txdapicodereset : in STD_LOGIC;
    ch0_txdetectrx : in STD_LOGIC;
    ch0_txlatclk : in STD_LOGIC;
    ch0_txphdlytstclk : in STD_LOGIC;
    ch0_txdlyalignreq : in STD_LOGIC;
    ch0_txelecidle : in STD_LOGIC;
    ch0_txinhibit : in STD_LOGIC;
    ch0_txmldchaindone : in STD_LOGIC;
    ch0_txmldchainreq : in STD_LOGIC;
    ch0_txoneszeros : in STD_LOGIC;
    ch0_txpausedelayalign : in STD_LOGIC;
    ch0_txpcsresetmask : in STD_LOGIC;
    ch0_txphalignreq : in STD_LOGIC;
    ch0_txphdlypd : in STD_LOGIC;
    ch0_txphdlyreset : in STD_LOGIC;
    ch0_txphsetinitreq : in STD_LOGIC;
    ch0_txphshift180 : in STD_LOGIC;
    ch0_txpicodeovrden : in STD_LOGIC;
    ch0_txpicodereset : in STD_LOGIC;
    ch0_txpippmen : in STD_LOGIC;
    ch0_txpisopd : in STD_LOGIC;
    ch0_txpolarity : in STD_LOGIC;
    ch0_txprbsforceerr : in STD_LOGIC;
    ch0_txswing : in STD_LOGIC;
    ch0_txsyncallin : in STD_LOGIC;
    ch0_tx10gstat : out STD_LOGIC;
    ch0_txcomfinish : out STD_LOGIC;
    ch0_txdccdone : out STD_LOGIC;
    ch0_txdlyalignerr : out STD_LOGIC;
    ch0_txdlyalignprog : out STD_LOGIC;
    ch0_txphaligndone : out STD_LOGIC;
    ch0_txphalignerr : out STD_LOGIC;
    ch0_txphalignoutrsvd : out STD_LOGIC;
    ch0_txphdlyresetdone : out STD_LOGIC;
    ch0_txphsetinitdone : out STD_LOGIC;
    ch0_txphshift180done : out STD_LOGIC;
    ch0_txsyncdone : out STD_LOGIC;
    ch0_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_txmstreset : in STD_LOGIC;
    ch0_txmstdatapathreset : in STD_LOGIC;
    ch0_txmstresetdone : out STD_LOGIC;
    ch0_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txprogdivresetdone : out STD_LOGIC;
    ch0_txpmaresetdone : out STD_LOGIC;
    ch0_txresetdone : out STD_LOGIC;
    ch0_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_txoutclk : out STD_LOGIC;
    ch0_txusrclk : in STD_LOGIC;
    ch1_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_gttxreset : in STD_LOGIC;
    ch1_txprogdivreset : in STD_LOGIC;
    ch1_txuserrdy : in STD_LOGIC;
    ch1_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txcominit : in STD_LOGIC;
    ch1_txcomsas : in STD_LOGIC;
    ch1_txcomwake : in STD_LOGIC;
    ch1_txdapicodeovrden : in STD_LOGIC;
    ch1_txdapicodereset : in STD_LOGIC;
    ch1_txdetectrx : in STD_LOGIC;
    ch1_txlatclk : in STD_LOGIC;
    ch1_txphdlytstclk : in STD_LOGIC;
    ch1_txdlyalignreq : in STD_LOGIC;
    ch1_txelecidle : in STD_LOGIC;
    ch1_txinhibit : in STD_LOGIC;
    ch1_txmldchaindone : in STD_LOGIC;
    ch1_txmldchainreq : in STD_LOGIC;
    ch1_txoneszeros : in STD_LOGIC;
    ch1_txpausedelayalign : in STD_LOGIC;
    ch1_txpcsresetmask : in STD_LOGIC;
    ch1_txphalignreq : in STD_LOGIC;
    ch1_txphdlypd : in STD_LOGIC;
    ch1_txphdlyreset : in STD_LOGIC;
    ch1_txphsetinitreq : in STD_LOGIC;
    ch1_txphshift180 : in STD_LOGIC;
    ch1_txpicodeovrden : in STD_LOGIC;
    ch1_txpicodereset : in STD_LOGIC;
    ch1_txpippmen : in STD_LOGIC;
    ch1_txpisopd : in STD_LOGIC;
    ch1_txpolarity : in STD_LOGIC;
    ch1_txprbsforceerr : in STD_LOGIC;
    ch1_txswing : in STD_LOGIC;
    ch1_txsyncallin : in STD_LOGIC;
    ch1_tx10gstat : out STD_LOGIC;
    ch1_txcomfinish : out STD_LOGIC;
    ch1_txdccdone : out STD_LOGIC;
    ch1_txdlyalignerr : out STD_LOGIC;
    ch1_txdlyalignprog : out STD_LOGIC;
    ch1_txphaligndone : out STD_LOGIC;
    ch1_txphalignerr : out STD_LOGIC;
    ch1_txphalignoutrsvd : out STD_LOGIC;
    ch1_txphdlyresetdone : out STD_LOGIC;
    ch1_txphsetinitdone : out STD_LOGIC;
    ch1_txphshift180done : out STD_LOGIC;
    ch1_txsyncdone : out STD_LOGIC;
    ch1_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_txmstreset : in STD_LOGIC;
    ch1_txmstdatapathreset : in STD_LOGIC;
    ch1_txmstresetdone : out STD_LOGIC;
    ch1_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txprogdivresetdone : out STD_LOGIC;
    ch1_txpmaresetdone : out STD_LOGIC;
    ch1_txresetdone : out STD_LOGIC;
    ch1_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_txoutclk : out STD_LOGIC;
    ch1_txusrclk : in STD_LOGIC;
    ch2_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_gttxreset : in STD_LOGIC;
    ch2_txprogdivreset : in STD_LOGIC;
    ch2_txuserrdy : in STD_LOGIC;
    ch2_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txcominit : in STD_LOGIC;
    ch2_txcomsas : in STD_LOGIC;
    ch2_txcomwake : in STD_LOGIC;
    ch2_txdapicodeovrden : in STD_LOGIC;
    ch2_txdapicodereset : in STD_LOGIC;
    ch2_txdetectrx : in STD_LOGIC;
    ch2_txlatclk : in STD_LOGIC;
    ch2_txphdlytstclk : in STD_LOGIC;
    ch2_txdlyalignreq : in STD_LOGIC;
    ch2_txelecidle : in STD_LOGIC;
    ch2_txinhibit : in STD_LOGIC;
    ch2_txmldchaindone : in STD_LOGIC;
    ch2_txmldchainreq : in STD_LOGIC;
    ch2_txoneszeros : in STD_LOGIC;
    ch2_txpausedelayalign : in STD_LOGIC;
    ch2_txpcsresetmask : in STD_LOGIC;
    ch2_txphalignreq : in STD_LOGIC;
    ch2_txphdlypd : in STD_LOGIC;
    ch2_txphdlyreset : in STD_LOGIC;
    ch2_txphsetinitreq : in STD_LOGIC;
    ch2_txphshift180 : in STD_LOGIC;
    ch2_txpicodeovrden : in STD_LOGIC;
    ch2_txpicodereset : in STD_LOGIC;
    ch2_txpippmen : in STD_LOGIC;
    ch2_txpisopd : in STD_LOGIC;
    ch2_txpolarity : in STD_LOGIC;
    ch2_txprbsforceerr : in STD_LOGIC;
    ch2_txswing : in STD_LOGIC;
    ch2_txsyncallin : in STD_LOGIC;
    ch2_tx10gstat : out STD_LOGIC;
    ch2_txcomfinish : out STD_LOGIC;
    ch2_txdccdone : out STD_LOGIC;
    ch2_txdlyalignerr : out STD_LOGIC;
    ch2_txdlyalignprog : out STD_LOGIC;
    ch2_txphaligndone : out STD_LOGIC;
    ch2_txphalignerr : out STD_LOGIC;
    ch2_txphalignoutrsvd : out STD_LOGIC;
    ch2_txphdlyresetdone : out STD_LOGIC;
    ch2_txphsetinitdone : out STD_LOGIC;
    ch2_txphshift180done : out STD_LOGIC;
    ch2_txsyncdone : out STD_LOGIC;
    ch2_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_txmstreset : in STD_LOGIC;
    ch2_txmstdatapathreset : in STD_LOGIC;
    ch2_txmstresetdone : out STD_LOGIC;
    ch2_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txprogdivresetdone : out STD_LOGIC;
    ch2_txpmaresetdone : out STD_LOGIC;
    ch2_txresetdone : out STD_LOGIC;
    ch2_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_txoutclk : out STD_LOGIC;
    ch2_txusrclk : in STD_LOGIC;
    ch3_txdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_txheader : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_txsequence : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_gttxreset : in STD_LOGIC;
    ch3_txprogdivreset : in STD_LOGIC;
    ch3_txuserrdy : in STD_LOGIC;
    ch3_txphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txcominit : in STD_LOGIC;
    ch3_txcomsas : in STD_LOGIC;
    ch3_txcomwake : in STD_LOGIC;
    ch3_txdapicodeovrden : in STD_LOGIC;
    ch3_txdapicodereset : in STD_LOGIC;
    ch3_txdetectrx : in STD_LOGIC;
    ch3_txlatclk : in STD_LOGIC;
    ch3_txphdlytstclk : in STD_LOGIC;
    ch3_txdlyalignreq : in STD_LOGIC;
    ch3_txelecidle : in STD_LOGIC;
    ch3_txinhibit : in STD_LOGIC;
    ch3_txmldchaindone : in STD_LOGIC;
    ch3_txmldchainreq : in STD_LOGIC;
    ch3_txoneszeros : in STD_LOGIC;
    ch3_txpausedelayalign : in STD_LOGIC;
    ch3_txpcsresetmask : in STD_LOGIC;
    ch3_txphalignreq : in STD_LOGIC;
    ch3_txphdlypd : in STD_LOGIC;
    ch3_txphdlyreset : in STD_LOGIC;
    ch3_txphsetinitreq : in STD_LOGIC;
    ch3_txphshift180 : in STD_LOGIC;
    ch3_txpicodeovrden : in STD_LOGIC;
    ch3_txpicodereset : in STD_LOGIC;
    ch3_txpippmen : in STD_LOGIC;
    ch3_txpisopd : in STD_LOGIC;
    ch3_txpolarity : in STD_LOGIC;
    ch3_txprbsforceerr : in STD_LOGIC;
    ch3_txswing : in STD_LOGIC;
    ch3_txsyncallin : in STD_LOGIC;
    ch3_tx10gstat : out STD_LOGIC;
    ch3_txcomfinish : out STD_LOGIC;
    ch3_txdccdone : out STD_LOGIC;
    ch3_txdlyalignerr : out STD_LOGIC;
    ch3_txdlyalignprog : out STD_LOGIC;
    ch3_txphaligndone : out STD_LOGIC;
    ch3_txphalignerr : out STD_LOGIC;
    ch3_txphalignoutrsvd : out STD_LOGIC;
    ch3_txphdlyresetdone : out STD_LOGIC;
    ch3_txphsetinitdone : out STD_LOGIC;
    ch3_txphshift180done : out STD_LOGIC;
    ch3_txsyncdone : out STD_LOGIC;
    ch3_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txctrl0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txctrl1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_txdeemph : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_txmstreset : in STD_LOGIC;
    ch3_txmstdatapathreset : in STD_LOGIC;
    ch3_txmstresetdone : out STD_LOGIC;
    ch3_txmargin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txpmaresetmask : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txpippmstepsize : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_txmaincursor : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_txctrl2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txprogdivresetdone : out STD_LOGIC;
    ch3_txpmaresetdone : out STD_LOGIC;
    ch3_txresetdone : out STD_LOGIC;
    ch3_txdataextendrsvd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_txoutclk : out STD_LOGIC;
    ch3_txusrclk : in STD_LOGIC;
    ch0_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch0_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch0_rxgearboxslip : in STD_LOGIC;
    ch0_rxlatclk : in STD_LOGIC;
    ch0_gtrxreset : in STD_LOGIC;
    ch0_rxprogdivreset : in STD_LOGIC;
    ch0_rxuserrdy : in STD_LOGIC;
    ch0_rxprogdivresetdone : out STD_LOGIC;
    ch0_rxpmaresetdone : out STD_LOGIC;
    ch0_rxresetdone : out STD_LOGIC;
    ch0_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxbyteisaligned : out STD_LOGIC;
    ch0_rxbyterealign : out STD_LOGIC;
    ch0_rxcdrhold : in STD_LOGIC;
    ch0_rxcdrlock : out STD_LOGIC;
    ch0_rxcdrovrden : in STD_LOGIC;
    ch0_rxcdrphdone : out STD_LOGIC;
    ch0_rxcdrreset : in STD_LOGIC;
    ch0_rxchanbondseq : out STD_LOGIC;
    ch0_rxchanisaligned : out STD_LOGIC;
    ch0_rxchanrealign : out STD_LOGIC;
    ch0_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxcominitdet : out STD_LOGIC;
    ch0_rxcommadet : out STD_LOGIC;
    ch0_rxcomsasdet : out STD_LOGIC;
    ch0_rxcomwakedet : out STD_LOGIC;
    ch0_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxdapicodeovrden : in STD_LOGIC;
    ch0_rxdapicodereset : in STD_LOGIC;
    ch0_rxdlyalignerr : out STD_LOGIC;
    ch0_rxdlyalignprog : out STD_LOGIC;
    ch0_rxdlyalignreq : in STD_LOGIC;
    ch0_rxelecidle : out STD_LOGIC;
    ch0_rxeqtraining : in STD_LOGIC;
    ch0_rxfinealigndone : out STD_LOGIC;
    ch0_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxlpmen : in STD_LOGIC;
    ch0_rxmldchaindone : in STD_LOGIC;
    ch0_rxmldchainreq : in STD_LOGIC;
    ch0_rxmlfinealignreq : in STD_LOGIC;
    ch0_rxoobreset : in STD_LOGIC;
    ch0_rxosintdone : out STD_LOGIC;
    ch0_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch0_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphaligndone : out STD_LOGIC;
    ch0_rxphalignerr : out STD_LOGIC;
    ch0_rxphalignreq : in STD_LOGIC;
    ch0_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxphdlypd : in STD_LOGIC;
    ch0_rxphdlyreset : in STD_LOGIC;
    ch0_rxphdlyresetdone : out STD_LOGIC;
    ch0_rxphsetinitdone : out STD_LOGIC;
    ch0_rxphsetinitreq : in STD_LOGIC;
    ch0_rxphshift180 : in STD_LOGIC;
    ch0_rxphshift180done : out STD_LOGIC;
    ch0_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch0_rxpolarity : in STD_LOGIC;
    ch0_rxprbscntreset : in STD_LOGIC;
    ch0_rxprbserr : out STD_LOGIC;
    ch0_rxprbslocked : out STD_LOGIC;
    ch0_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxmstreset : in STD_LOGIC;
    ch0_rxmstdatapathreset : in STD_LOGIC;
    ch0_rxmstresetdone : out STD_LOGIC;
    ch0_rxslide : in STD_LOGIC;
    ch0_rxsliderdy : out STD_LOGIC;
    ch0_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch0_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_rxsyncallin : in STD_LOGIC;
    ch0_rxsyncdone : out STD_LOGIC;
    ch0_rxtermination : in STD_LOGIC;
    ch0_rxvalid : out STD_LOGIC;
    ch0_cdrbmcdrreq : in STD_LOGIC;
    ch0_cdrfreqos : in STD_LOGIC;
    ch0_cdrincpctrl : in STD_LOGIC;
    ch0_cdrstepdir : in STD_LOGIC;
    ch0_cdrstepsq : in STD_LOGIC;
    ch0_cdrstepsx : in STD_LOGIC;
    ch0_eyescanreset : in STD_LOGIC;
    ch0_eyescantrigger : in STD_LOGIC;
    ch0_eyescandataerror : out STD_LOGIC;
    ch0_cfokovrdrdy0 : out STD_LOGIC;
    ch0_cfokovrdrdy1 : out STD_LOGIC;
    ch0_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch0_rxdccdone : out STD_LOGIC;
    ch0_rxosintstarted : out STD_LOGIC;
    ch0_rxosintstrobedone : out STD_LOGIC;
    ch0_rxosintstrobestarted : out STD_LOGIC;
    ch0_cfokovrdfinish : in STD_LOGIC;
    ch0_cfokovrdpulse : in STD_LOGIC;
    ch0_cfokovrdstart : in STD_LOGIC;
    ch0_rxoutclk : out STD_LOGIC;
    ch0_rxusrclk : in STD_LOGIC;
    ch1_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch1_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch1_rxgearboxslip : in STD_LOGIC;
    ch1_rxlatclk : in STD_LOGIC;
    ch1_gtrxreset : in STD_LOGIC;
    ch1_rxprogdivreset : in STD_LOGIC;
    ch1_rxuserrdy : in STD_LOGIC;
    ch1_rxprogdivresetdone : out STD_LOGIC;
    ch1_rxpmaresetdone : out STD_LOGIC;
    ch1_rxresetdone : out STD_LOGIC;
    ch1_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxbyteisaligned : out STD_LOGIC;
    ch1_rxbyterealign : out STD_LOGIC;
    ch1_rxcdrhold : in STD_LOGIC;
    ch1_rxcdrlock : out STD_LOGIC;
    ch1_rxcdrovrden : in STD_LOGIC;
    ch1_rxcdrphdone : out STD_LOGIC;
    ch1_rxcdrreset : in STD_LOGIC;
    ch1_rxchanbondseq : out STD_LOGIC;
    ch1_rxchanisaligned : out STD_LOGIC;
    ch1_rxchanrealign : out STD_LOGIC;
    ch1_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxcominitdet : out STD_LOGIC;
    ch1_rxcommadet : out STD_LOGIC;
    ch1_rxcomsasdet : out STD_LOGIC;
    ch1_rxcomwakedet : out STD_LOGIC;
    ch1_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxdapicodeovrden : in STD_LOGIC;
    ch1_rxdapicodereset : in STD_LOGIC;
    ch1_rxdlyalignerr : out STD_LOGIC;
    ch1_rxdlyalignprog : out STD_LOGIC;
    ch1_rxdlyalignreq : in STD_LOGIC;
    ch1_rxelecidle : out STD_LOGIC;
    ch1_rxeqtraining : in STD_LOGIC;
    ch1_rxfinealigndone : out STD_LOGIC;
    ch1_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxlpmen : in STD_LOGIC;
    ch1_rxmldchaindone : in STD_LOGIC;
    ch1_rxmldchainreq : in STD_LOGIC;
    ch1_rxmlfinealignreq : in STD_LOGIC;
    ch1_rxoobreset : in STD_LOGIC;
    ch1_rxosintdone : out STD_LOGIC;
    ch1_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch1_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphaligndone : out STD_LOGIC;
    ch1_rxphalignerr : out STD_LOGIC;
    ch1_rxphalignreq : in STD_LOGIC;
    ch1_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxphdlypd : in STD_LOGIC;
    ch1_rxphdlyreset : in STD_LOGIC;
    ch1_rxphdlyresetdone : out STD_LOGIC;
    ch1_rxphsetinitdone : out STD_LOGIC;
    ch1_rxphsetinitreq : in STD_LOGIC;
    ch1_rxphshift180 : in STD_LOGIC;
    ch1_rxphshift180done : out STD_LOGIC;
    ch1_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch1_rxpolarity : in STD_LOGIC;
    ch1_rxprbscntreset : in STD_LOGIC;
    ch1_rxprbserr : out STD_LOGIC;
    ch1_rxprbslocked : out STD_LOGIC;
    ch1_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxmstreset : in STD_LOGIC;
    ch1_rxmstdatapathreset : in STD_LOGIC;
    ch1_rxmstresetdone : out STD_LOGIC;
    ch1_rxslide : in STD_LOGIC;
    ch1_rxsliderdy : out STD_LOGIC;
    ch1_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch1_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_rxsyncallin : in STD_LOGIC;
    ch1_rxsyncdone : out STD_LOGIC;
    ch1_rxtermination : in STD_LOGIC;
    ch1_rxvalid : out STD_LOGIC;
    ch1_cdrbmcdrreq : in STD_LOGIC;
    ch1_cdrfreqos : in STD_LOGIC;
    ch1_cdrincpctrl : in STD_LOGIC;
    ch1_cdrstepdir : in STD_LOGIC;
    ch1_cdrstepsq : in STD_LOGIC;
    ch1_cdrstepsx : in STD_LOGIC;
    ch1_eyescanreset : in STD_LOGIC;
    ch1_eyescantrigger : in STD_LOGIC;
    ch1_eyescandataerror : out STD_LOGIC;
    ch1_cfokovrdrdy0 : out STD_LOGIC;
    ch1_cfokovrdrdy1 : out STD_LOGIC;
    ch1_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_rxdccdone : out STD_LOGIC;
    ch1_rxosintstarted : out STD_LOGIC;
    ch1_rxosintstrobedone : out STD_LOGIC;
    ch1_rxosintstrobestarted : out STD_LOGIC;
    ch1_cfokovrdfinish : in STD_LOGIC;
    ch1_cfokovrdpulse : in STD_LOGIC;
    ch1_cfokovrdstart : in STD_LOGIC;
    ch1_rxoutclk : out STD_LOGIC;
    ch1_rxusrclk : in STD_LOGIC;
    ch2_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch2_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch2_rxgearboxslip : in STD_LOGIC;
    ch2_rxlatclk : in STD_LOGIC;
    ch2_gtrxreset : in STD_LOGIC;
    ch2_rxprogdivreset : in STD_LOGIC;
    ch2_rxuserrdy : in STD_LOGIC;
    ch2_rxprogdivresetdone : out STD_LOGIC;
    ch2_rxpmaresetdone : out STD_LOGIC;
    ch2_rxresetdone : out STD_LOGIC;
    ch2_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxbyteisaligned : out STD_LOGIC;
    ch2_rxbyterealign : out STD_LOGIC;
    ch2_rxcdrhold : in STD_LOGIC;
    ch2_rxcdrlock : out STD_LOGIC;
    ch2_rxcdrovrden : in STD_LOGIC;
    ch2_rxcdrphdone : out STD_LOGIC;
    ch2_rxcdrreset : in STD_LOGIC;
    ch2_rxchanbondseq : out STD_LOGIC;
    ch2_rxchanisaligned : out STD_LOGIC;
    ch2_rxchanrealign : out STD_LOGIC;
    ch2_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxcominitdet : out STD_LOGIC;
    ch2_rxcommadet : out STD_LOGIC;
    ch2_rxcomsasdet : out STD_LOGIC;
    ch2_rxcomwakedet : out STD_LOGIC;
    ch2_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxdapicodeovrden : in STD_LOGIC;
    ch2_rxdapicodereset : in STD_LOGIC;
    ch2_rxdlyalignerr : out STD_LOGIC;
    ch2_rxdlyalignprog : out STD_LOGIC;
    ch2_rxdlyalignreq : in STD_LOGIC;
    ch2_rxelecidle : out STD_LOGIC;
    ch2_rxeqtraining : in STD_LOGIC;
    ch2_rxfinealigndone : out STD_LOGIC;
    ch2_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxlpmen : in STD_LOGIC;
    ch2_rxmldchaindone : in STD_LOGIC;
    ch2_rxmldchainreq : in STD_LOGIC;
    ch2_rxmlfinealignreq : in STD_LOGIC;
    ch2_rxoobreset : in STD_LOGIC;
    ch2_rxosintdone : out STD_LOGIC;
    ch2_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch2_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphaligndone : out STD_LOGIC;
    ch2_rxphalignerr : out STD_LOGIC;
    ch2_rxphalignreq : in STD_LOGIC;
    ch2_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxphdlypd : in STD_LOGIC;
    ch2_rxphdlyreset : in STD_LOGIC;
    ch2_rxphdlyresetdone : out STD_LOGIC;
    ch2_rxphsetinitdone : out STD_LOGIC;
    ch2_rxphsetinitreq : in STD_LOGIC;
    ch2_rxphshift180 : in STD_LOGIC;
    ch2_rxphshift180done : out STD_LOGIC;
    ch2_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch2_rxpolarity : in STD_LOGIC;
    ch2_rxprbscntreset : in STD_LOGIC;
    ch2_rxprbserr : out STD_LOGIC;
    ch2_rxprbslocked : out STD_LOGIC;
    ch2_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxmstreset : in STD_LOGIC;
    ch2_rxmstdatapathreset : in STD_LOGIC;
    ch2_rxmstresetdone : out STD_LOGIC;
    ch2_rxslide : in STD_LOGIC;
    ch2_rxsliderdy : out STD_LOGIC;
    ch2_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch2_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_rxsyncallin : in STD_LOGIC;
    ch2_rxsyncdone : out STD_LOGIC;
    ch2_rxtermination : in STD_LOGIC;
    ch2_rxvalid : out STD_LOGIC;
    ch2_cdrbmcdrreq : in STD_LOGIC;
    ch2_cdrfreqos : in STD_LOGIC;
    ch2_cdrincpctrl : in STD_LOGIC;
    ch2_cdrstepdir : in STD_LOGIC;
    ch2_cdrstepsq : in STD_LOGIC;
    ch2_cdrstepsx : in STD_LOGIC;
    ch2_eyescanreset : in STD_LOGIC;
    ch2_eyescantrigger : in STD_LOGIC;
    ch2_eyescandataerror : out STD_LOGIC;
    ch2_cfokovrdrdy0 : out STD_LOGIC;
    ch2_cfokovrdrdy1 : out STD_LOGIC;
    ch2_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_rxdccdone : out STD_LOGIC;
    ch2_rxosintstarted : out STD_LOGIC;
    ch2_rxosintstrobedone : out STD_LOGIC;
    ch2_rxosintstrobestarted : out STD_LOGIC;
    ch2_cfokovrdfinish : in STD_LOGIC;
    ch2_cfokovrdpulse : in STD_LOGIC;
    ch2_cfokovrdstart : in STD_LOGIC;
    ch2_rxoutclk : out STD_LOGIC;
    ch2_rxusrclk : in STD_LOGIC;
    ch3_rxdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ch3_rxdatavalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxheader : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch3_rxgearboxslip : in STD_LOGIC;
    ch3_rxlatclk : in STD_LOGIC;
    ch3_gtrxreset : in STD_LOGIC;
    ch3_rxprogdivreset : in STD_LOGIC;
    ch3_rxuserrdy : in STD_LOGIC;
    ch3_rxprogdivresetdone : out STD_LOGIC;
    ch3_rxpmaresetdone : out STD_LOGIC;
    ch3_rxresetdone : out STD_LOGIC;
    ch3_rx10gstat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxbyteisaligned : out STD_LOGIC;
    ch3_rxbyterealign : out STD_LOGIC;
    ch3_rxcdrhold : in STD_LOGIC;
    ch3_rxcdrlock : out STD_LOGIC;
    ch3_rxcdrovrden : in STD_LOGIC;
    ch3_rxcdrphdone : out STD_LOGIC;
    ch3_rxcdrreset : in STD_LOGIC;
    ch3_rxchanbondseq : out STD_LOGIC;
    ch3_rxchanisaligned : out STD_LOGIC;
    ch3_rxchanrealign : out STD_LOGIC;
    ch3_rxchbondi : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxchbondo : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxcominitdet : out STD_LOGIC;
    ch3_rxcommadet : out STD_LOGIC;
    ch3_rxcomsasdet : out STD_LOGIC;
    ch3_rxcomwakedet : out STD_LOGIC;
    ch3_rxctrl0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_rxctrl2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxctrl3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxdapicodeovrden : in STD_LOGIC;
    ch3_rxdapicodereset : in STD_LOGIC;
    ch3_rxdlyalignerr : out STD_LOGIC;
    ch3_rxdlyalignprog : out STD_LOGIC;
    ch3_rxdlyalignreq : in STD_LOGIC;
    ch3_rxelecidle : out STD_LOGIC;
    ch3_rxeqtraining : in STD_LOGIC;
    ch3_rxfinealigndone : out STD_LOGIC;
    ch3_rxheadervalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxlpmen : in STD_LOGIC;
    ch3_rxmldchaindone : in STD_LOGIC;
    ch3_rxmldchainreq : in STD_LOGIC;
    ch3_rxmlfinealignreq : in STD_LOGIC;
    ch3_rxoobreset : in STD_LOGIC;
    ch3_rxosintdone : out STD_LOGIC;
    ch3_rxpcsresetmask : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch3_rxpd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphaligndone : out STD_LOGIC;
    ch3_rxphalignerr : out STD_LOGIC;
    ch3_rxphalignreq : in STD_LOGIC;
    ch3_rxphalignresetmask : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxphdlypd : in STD_LOGIC;
    ch3_rxphdlyreset : in STD_LOGIC;
    ch3_rxphdlyresetdone : out STD_LOGIC;
    ch3_rxphsetinitdone : out STD_LOGIC;
    ch3_rxphsetinitreq : in STD_LOGIC;
    ch3_rxphshift180 : in STD_LOGIC;
    ch3_rxphshift180done : out STD_LOGIC;
    ch3_rxpmaresetmask : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ch3_rxpolarity : in STD_LOGIC;
    ch3_rxprbscntreset : in STD_LOGIC;
    ch3_rxprbserr : out STD_LOGIC;
    ch3_rxprbslocked : out STD_LOGIC;
    ch3_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_rxrate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxresetmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxmstreset : in STD_LOGIC;
    ch3_rxmstdatapathreset : in STD_LOGIC;
    ch3_rxmstresetdone : out STD_LOGIC;
    ch3_rxslide : in STD_LOGIC;
    ch3_rxsliderdy : out STD_LOGIC;
    ch3_rxstartofseq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch3_rxstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_rxsyncallin : in STD_LOGIC;
    ch3_rxsyncdone : out STD_LOGIC;
    ch3_rxtermination : in STD_LOGIC;
    ch3_rxvalid : out STD_LOGIC;
    ch3_cdrbmcdrreq : in STD_LOGIC;
    ch3_cdrfreqos : in STD_LOGIC;
    ch3_cdrincpctrl : in STD_LOGIC;
    ch3_cdrstepdir : in STD_LOGIC;
    ch3_cdrstepsq : in STD_LOGIC;
    ch3_cdrstepsx : in STD_LOGIC;
    ch3_eyescanreset : in STD_LOGIC;
    ch3_eyescantrigger : in STD_LOGIC;
    ch3_eyescandataerror : out STD_LOGIC;
    ch3_cfokovrdrdy0 : out STD_LOGIC;
    ch3_cfokovrdrdy1 : out STD_LOGIC;
    ch3_rxdataextendrsvd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ch3_rxdccdone : out STD_LOGIC;
    ch3_rxosintstarted : out STD_LOGIC;
    ch3_rxosintstrobedone : out STD_LOGIC;
    ch3_rxosintstrobestarted : out STD_LOGIC;
    ch3_cfokovrdfinish : in STD_LOGIC;
    ch3_cfokovrdpulse : in STD_LOGIC;
    ch3_cfokovrdstart : in STD_LOGIC;
    ch3_rxoutclk : out STD_LOGIC;
    ch3_rxusrclk : in STD_LOGIC;
    ch0_bufgtce : out STD_LOGIC;
    ch0_bufgtrst : out STD_LOGIC;
    ch0_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch0_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch0_clkrsvd0 : in STD_LOGIC;
    ch0_clkrsvd1 : in STD_LOGIC;
    ch0_dmonitorclk : in STD_LOGIC;
    ch0_phyesmadaptsave : in STD_LOGIC;
    ch0_iloresetmask : in STD_LOGIC;
    ch0_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch0_dmonfiforeset : in STD_LOGIC;
    ch0_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch0_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch0_dmonitoroutclk : out STD_LOGIC;
    ch0_resetexception : out STD_LOGIC;
    ch0_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch0_phyready : out STD_LOGIC;
    ch0_hsdppcsreset : in STD_LOGIC;
    ch1_bufgtce : out STD_LOGIC;
    ch1_bufgtrst : out STD_LOGIC;
    ch1_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch1_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch1_clkrsvd0 : in STD_LOGIC;
    ch1_clkrsvd1 : in STD_LOGIC;
    ch1_dmonitorclk : in STD_LOGIC;
    ch1_phyesmadaptsave : in STD_LOGIC;
    ch1_iloresetmask : in STD_LOGIC;
    ch1_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_dmonfiforeset : in STD_LOGIC;
    ch1_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch1_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch1_dmonitoroutclk : out STD_LOGIC;
    ch1_resetexception : out STD_LOGIC;
    ch1_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_phyready : out STD_LOGIC;
    ch1_hsdppcsreset : in STD_LOGIC;
    ch2_bufgtce : out STD_LOGIC;
    ch2_bufgtrst : out STD_LOGIC;
    ch2_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch2_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch2_clkrsvd0 : in STD_LOGIC;
    ch2_clkrsvd1 : in STD_LOGIC;
    ch2_dmonitorclk : in STD_LOGIC;
    ch2_phyesmadaptsave : in STD_LOGIC;
    ch2_iloresetmask : in STD_LOGIC;
    ch2_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch2_dmonfiforeset : in STD_LOGIC;
    ch2_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch2_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch2_dmonitoroutclk : out STD_LOGIC;
    ch2_resetexception : out STD_LOGIC;
    ch2_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch2_phyready : out STD_LOGIC;
    ch2_hsdppcsreset : in STD_LOGIC;
    ch3_bufgtce : out STD_LOGIC;
    ch3_bufgtrst : out STD_LOGIC;
    ch3_bufgtcemask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_bufgtrstmask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch3_bufgtdiv : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ch3_clkrsvd0 : in STD_LOGIC;
    ch3_clkrsvd1 : in STD_LOGIC;
    ch3_dmonitorclk : in STD_LOGIC;
    ch3_phyesmadaptsave : in STD_LOGIC;
    ch3_iloresetmask : in STD_LOGIC;
    ch3_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ch3_dmonfiforeset : in STD_LOGIC;
    ch3_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_gtrsvd : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_tstin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch3_pcsrsvdout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_pinrsvdas : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ch3_dmonitoroutclk : out STD_LOGIC;
    ch3_resetexception : out STD_LOGIC;
    ch3_dmonitorout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch3_phyready : out STD_LOGIC;
    ch3_hsdppcsreset : in STD_LOGIC;
    resetdone_northin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southin : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_northout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    resetdone_southout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpinorthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipenorthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpinorthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpisouthout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipenorthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipesouthout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    GT_REFCLK0 : in STD_LOGIC;
    bgbypassb : in STD_LOGIC;
    bgmonitorenb : in STD_LOGIC;
    bgpdb : in STD_LOGIC;
    bgrcalovrdenb : in STD_LOGIC;
    bgrcalovrd : in STD_LOGIC_VECTOR ( 4 downto 0 );
    debugtraceready : in STD_LOGIC;
    debugtraceclk : in STD_LOGIC;
    rcalenb : in STD_LOGIC;
    trigackout0 : in STD_LOGIC;
    trigin0 : in STD_LOGIC;
    ubenable : in STD_LOGIC;
    ubiolmbrst : in STD_LOGIC;
    ubmbrst : in STD_LOGIC;
    ubintr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ubrxuart : in STD_LOGIC;
    ctrlrsvdin0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ctrlrsvdin1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    gpi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    refclk0_clktestsig : in STD_LOGIC;
    refclk1_clktestsig : in STD_LOGIC;
    correcterr : out STD_LOGIC;
    debugtracetvalid : out STD_LOGIC;
    debugtracetdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    refclk0_gtrefclkpdint : out STD_LOGIC;
    refclk0_clktestsigint : out STD_LOGIC;
    refclk1_gtrefclkpdint : out STD_LOGIC;
    refclk1_clktestsigint : out STD_LOGIC;
    trigackin0 : out STD_LOGIC;
    trigout0 : out STD_LOGIC;
    ubinterrupt : out STD_LOGIC;
    ubtxuart : out STD_LOGIC;
    uncorrecterr : out STD_LOGIC;
    ctrlrsvdout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hsclk0_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hsclk1_rxrecclksel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    altclk : in STD_LOGIC;
    hsclk0_lcpllclkrsvd0 : in STD_LOGIC;
    hsclk0_lcpllclkrsvd1 : in STD_LOGIC;
    hsclk0_rpllclkrsvd0 : in STD_LOGIC;
    hsclk0_rpllclkrsvd1 : in STD_LOGIC;
    hsclk1_lcpllclkrsvd0 : in STD_LOGIC;
    hsclk1_lcpllclkrsvd1 : in STD_LOGIC;
    hsclk1_rpllclkrsvd0 : in STD_LOGIC;
    hsclk1_rpllclkrsvd1 : in STD_LOGIC;
    hsclk0_lcpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllrsvd0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllrsvd1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_lcpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_lcpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk0_rpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hsclk1_rpllrsvdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    apb3clk : in STD_LOGIC;
    apb3paddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    apb3penable : in STD_LOGIC;
    apb3presetn : in STD_LOGIC;
    apb3prdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3psel : in STD_LOGIC;
    apb3pslverr : out STD_LOGIC;
    apb3pready : out STD_LOGIC;
    apb3pwdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    apb3pwrite : in STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_gt_quad_base_0_0,system_gt_quad_base_0_0_inst,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_gt_quad_base_0_0_inst,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute A_CFG0 : integer;
  attribute A_CFG0 of inst : label is 1856;
  attribute A_CFG1 : integer;
  attribute A_CFG1 of inst : label is 1313754754;
  attribute A_CFG2 : integer;
  attribute A_CFG2 of inst : label is 1610612736;
  attribute A_CFG3 : integer;
  attribute A_CFG3 of inst : label is -536870912;
  attribute A_CFG4 : integer;
  attribute A_CFG4 of inst : label is -536870912;
  attribute A_CFG5 : integer;
  attribute A_CFG5 of inst : label is -536870912;
  attribute CH0_ADAPT_APT_CFG : integer;
  attribute CH0_ADAPT_APT_CFG of inst : label is 0;
  attribute CH0_ADAPT_CAL_CFG : integer;
  attribute CH0_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH0_ADAPT_DFE_CFG : integer;
  attribute CH0_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH0_ADAPT_GC_CFG0 : integer;
  attribute CH0_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH0_ADAPT_GC_CFG1 : integer;
  attribute CH0_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH0_ADAPT_GC_CFG2 : integer;
  attribute CH0_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH0_ADAPT_GC_CFG3 : integer;
  attribute CH0_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH0_ADAPT_GEN_CFG0 : integer;
  attribute CH0_ADAPT_GEN_CFG0 of inst : label is 3276800;
  attribute CH0_ADAPT_GEN_CFG1 : integer;
  attribute CH0_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH0_ADAPT_GEN_CFG2 : integer;
  attribute CH0_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH0_ADAPT_GEN_CFG3 : integer;
  attribute CH0_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH0_ADAPT_H01_CFG : integer;
  attribute CH0_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH0_ADAPT_H23_CFG : integer;
  attribute CH0_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_H45_CFG : integer;
  attribute CH0_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_H67_CFG : integer;
  attribute CH0_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_H89_CFG : integer;
  attribute CH0_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_HAB_CFG : integer;
  attribute CH0_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_HCD_CFG : integer;
  attribute CH0_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH0_ADAPT_HEF_CFG : integer;
  attribute CH0_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH0_ADAPT_KH_CFG0 : integer;
  attribute CH0_ADAPT_KH_CFG0 of inst : label is 537427519;
  attribute CH0_ADAPT_KH_CFG1 : integer;
  attribute CH0_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH0_ADAPT_KH_CFG2 : integer;
  attribute CH0_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH0_ADAPT_KH_CFG3 : integer;
  attribute CH0_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH0_ADAPT_KH_CFG4 : integer;
  attribute CH0_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH0_ADAPT_KH_CFG5 : integer;
  attribute CH0_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH0_ADAPT_KL_CFG0 : integer;
  attribute CH0_ADAPT_KL_CFG0 of inst : label is 32288;
  attribute CH0_ADAPT_KL_CFG1 : integer;
  attribute CH0_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH0_ADAPT_LCK_CFG0 : integer;
  attribute CH0_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH0_ADAPT_LCK_CFG1 : integer;
  attribute CH0_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH0_ADAPT_LCK_CFG2 : integer;
  attribute CH0_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH0_ADAPT_LCK_CFG3 : integer;
  attribute CH0_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH0_ADAPT_LOP_CFG : integer;
  attribute CH0_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH0_ADAPT_OS_CFG : integer;
  attribute CH0_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH0_CHCLK_ILO_CFG : integer;
  attribute CH0_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH0_CHCLK_MISC_CFG : integer;
  attribute CH0_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH0_CHCLK_RSV_CFG : integer;
  attribute CH0_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH0_CHCLK_RXCAL_CFG : integer;
  attribute CH0_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH0_CHCLK_RXCAL_CFG1 : integer;
  attribute CH0_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH0_CHCLK_RXCAL_CFG2 : integer;
  attribute CH0_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH0_CHCLK_RXPI_CFG : integer;
  attribute CH0_CHCLK_RXPI_CFG of inst : label is 5244940;
  attribute CH0_CHCLK_TXCAL_CFG : integer;
  attribute CH0_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH0_CHCLK_TXPI_CFG0 : integer;
  attribute CH0_CHCLK_TXPI_CFG0 of inst : label is 4655119;
  attribute CH0_CHL_RSV_CFG0 : integer;
  attribute CH0_CHL_RSV_CFG0 of inst : label is -1073741815;
  attribute CH0_CHL_RSV_CFG1 : integer;
  attribute CH0_CHL_RSV_CFG1 of inst : label is 0;
  attribute CH0_CHL_RSV_CFG2 : integer;
  attribute CH0_CHL_RSV_CFG2 of inst : label is 0;
  attribute CH0_CHL_RSV_CFG3 : integer;
  attribute CH0_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH0_CHL_RSV_CFG4 : integer;
  attribute CH0_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH0_DA_CFG : integer;
  attribute CH0_DA_CFG of inst : label is 655370;
  attribute CH0_EYESCAN_CFG0 : integer;
  attribute CH0_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH0_EYESCAN_CFG1 : integer;
  attribute CH0_EYESCAN_CFG1 of inst : label is 0;
  attribute CH0_EYESCAN_CFG10 : integer;
  attribute CH0_EYESCAN_CFG10 of inst : label is 0;
  attribute CH0_EYESCAN_CFG11 : integer;
  attribute CH0_EYESCAN_CFG11 of inst : label is 0;
  attribute CH0_EYESCAN_CFG12 : integer;
  attribute CH0_EYESCAN_CFG12 of inst : label is 0;
  attribute CH0_EYESCAN_CFG13 : integer;
  attribute CH0_EYESCAN_CFG13 of inst : label is 0;
  attribute CH0_EYESCAN_CFG14 : integer;
  attribute CH0_EYESCAN_CFG14 of inst : label is 0;
  attribute CH0_EYESCAN_CFG15 : integer;
  attribute CH0_EYESCAN_CFG15 of inst : label is 0;
  attribute CH0_EYESCAN_CFG16 : integer;
  attribute CH0_EYESCAN_CFG16 of inst : label is 0;
  attribute CH0_EYESCAN_CFG2 : integer;
  attribute CH0_EYESCAN_CFG2 of inst : label is 0;
  attribute CH0_EYESCAN_CFG3 : integer;
  attribute CH0_EYESCAN_CFG3 of inst : label is 0;
  attribute CH0_EYESCAN_CFG4 : integer;
  attribute CH0_EYESCAN_CFG4 of inst : label is 0;
  attribute CH0_EYESCAN_CFG5 : integer;
  attribute CH0_EYESCAN_CFG5 of inst : label is 0;
  attribute CH0_EYESCAN_CFG6 : integer;
  attribute CH0_EYESCAN_CFG6 of inst : label is 0;
  attribute CH0_EYESCAN_CFG7 : integer;
  attribute CH0_EYESCAN_CFG7 of inst : label is 0;
  attribute CH0_EYESCAN_CFG8 : integer;
  attribute CH0_EYESCAN_CFG8 of inst : label is 0;
  attribute CH0_EYESCAN_CFG9 : integer;
  attribute CH0_EYESCAN_CFG9 of inst : label is 0;
  attribute CH0_FABRIC_INTF_CFG0 : integer;
  attribute CH0_FABRIC_INTF_CFG0 of inst : label is -20973573;
  attribute CH0_FABRIC_INTF_CFG1 : integer;
  attribute CH0_FABRIC_INTF_CFG1 of inst : label is 33792;
  attribute CH0_FABRIC_INTF_CFG2 : integer;
  attribute CH0_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH0_FABRIC_INTF_CFG3 : integer;
  attribute CH0_FABRIC_INTF_CFG3 of inst : label is 0;
  attribute CH0_FABRIC_INTF_CFG4 : integer;
  attribute CH0_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH0_FABRIC_INTF_CFG5 : integer;
  attribute CH0_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH0_INSTANTIATED : integer;
  attribute CH0_INSTANTIATED of inst : label is 1;
  attribute CH0_MONITOR_CFG : integer;
  attribute CH0_MONITOR_CFG of inst : label is 0;
  attribute CH0_PIPE_CTRL_CFG0 : integer;
  attribute CH0_PIPE_CTRL_CFG0 of inst : label is 280672;
  attribute CH0_PIPE_CTRL_CFG1 : integer;
  attribute CH0_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH0_PIPE_CTRL_CFG10 : integer;
  attribute CH0_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH0_PIPE_CTRL_CFG2 : integer;
  attribute CH0_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH0_PIPE_CTRL_CFG3 : integer;
  attribute CH0_PIPE_CTRL_CFG3 of inst : label is 77070639;
  attribute CH0_PIPE_CTRL_CFG4 : integer;
  attribute CH0_PIPE_CTRL_CFG4 of inst : label is 4456448;
  attribute CH0_PIPE_CTRL_CFG5 : integer;
  attribute CH0_PIPE_CTRL_CFG5 of inst : label is 536870912;
  attribute CH0_PIPE_CTRL_CFG6 : integer;
  attribute CH0_PIPE_CTRL_CFG6 of inst : label is 1032847460;
  attribute CH0_PIPE_CTRL_CFG7 : integer;
  attribute CH0_PIPE_CTRL_CFG7 of inst : label is 68276509;
  attribute CH0_PIPE_CTRL_CFG8 : integer;
  attribute CH0_PIPE_CTRL_CFG8 of inst : label is 33841432;
  attribute CH0_PIPE_CTRL_CFG9 : integer;
  attribute CH0_PIPE_CTRL_CFG9 of inst : label is -2138046464;
  attribute CH0_PIPE_TX_EQ_CFG0 : integer;
  attribute CH0_PIPE_TX_EQ_CFG0 of inst : label is 175467480;
  attribute CH0_PIPE_TX_EQ_CFG1 : integer;
  attribute CH0_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH0_PIPE_TX_EQ_CFG2 : integer;
  attribute CH0_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH0_PIPE_TX_EQ_CFG3 : integer;
  attribute CH0_PIPE_TX_EQ_CFG3 of inst : label is 402;
  attribute CH0_RESET_BYP_HDSHK_CFG : integer;
  attribute CH0_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH0_RESET_CFG : integer;
  attribute CH0_RESET_CFG of inst : label is 135266341;
  attribute CH0_RESET_LOOPER_ID_CFG : integer;
  attribute CH0_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH0_RESET_LOOP_ID_CFG0 : integer;
  attribute CH0_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH0_RESET_LOOP_ID_CFG1 : integer;
  attribute CH0_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH0_RESET_LOOP_ID_CFG2 : integer;
  attribute CH0_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH0_RESET_TIME_CFG0 : integer;
  attribute CH0_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH0_RESET_TIME_CFG1 : integer;
  attribute CH0_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH0_RESET_TIME_CFG2 : integer;
  attribute CH0_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH0_RESET_TIME_CFG3 : integer;
  attribute CH0_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH0_RXOUTCLK_FREQ : string;
  attribute CH0_RXOUTCLK_FREQ of inst : label is "102.400000";
  attribute CH0_RXOUTCLK_REF_FREQ : string;
  attribute CH0_RXOUTCLK_REF_FREQ of inst : label is "102.400000";
  attribute CH0_RXOUTCLK_REF_SOURCE : string;
  attribute CH0_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_RX_CDR_CFG0 : integer;
  attribute CH0_RX_CDR_CFG0 of inst : label is -1274740670;
  attribute CH0_RX_CDR_CFG1 : integer;
  attribute CH0_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH0_RX_CDR_CFG2 : integer;
  attribute CH0_RX_CDR_CFG2 of inst : label is 134236745;
  attribute CH0_RX_CDR_CFG3 : integer;
  attribute CH0_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH0_RX_CDR_CFG4 : integer;
  attribute CH0_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH0_RX_CRC_CFG0 : integer;
  attribute CH0_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH0_RX_CRC_CFG1 : integer;
  attribute CH0_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH0_RX_CRC_CFG2 : integer;
  attribute CH0_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH0_RX_CRC_CFG3 : integer;
  attribute CH0_RX_CRC_CFG3 of inst : label is -1;
  attribute CH0_RX_CTLE_CFG0 : integer;
  attribute CH0_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH0_RX_CTLE_CFG1 : integer;
  attribute CH0_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH0_RX_DACI2V_CFG0 : integer;
  attribute CH0_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH0_RX_DFE_CFG0 : integer;
  attribute CH0_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH0_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG0 of inst : label is 4204412;
  attribute CH0_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG1 of inst : label is 2;
  attribute CH0_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG2 of inst : label is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG3 of inst : label is -1612709888;
  attribute CH0_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH0_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH0_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG7 of inst : label is 67108869;
  attribute CH0_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH0_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH0_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH0_RX_MISC_CFG0 : integer;
  attribute CH0_RX_MISC_CFG0 of inst : label is 1342177280;
  attribute CH0_RX_OOB_CFG0 : integer;
  attribute CH0_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH0_RX_OOB_CFG1 : integer;
  attribute CH0_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH0_RX_PAD_CFG0 : integer;
  attribute CH0_RX_PAD_CFG0 of inst : label is 0;
  attribute CH0_RX_PAD_CFG1 : integer;
  attribute CH0_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH0_RX_PCS_CFG0 : integer;
  attribute CH0_RX_PCS_CFG0 of inst : label is 674623792;
  attribute CH0_RX_PCS_CFG1 : integer;
  attribute CH0_RX_PCS_CFG1 of inst : label is -1274804224;
  attribute CH0_RX_PCS_CFG2 : integer;
  attribute CH0_RX_PCS_CFG2 of inst : label is 241;
  attribute CH0_RX_PCS_CFG3 : integer;
  attribute CH0_RX_PCS_CFG3 of inst : label is 471404303;
  attribute CH0_RX_PCS_CFG4 : integer;
  attribute CH0_RX_PCS_CFG4 of inst : label is 1115725826;
  attribute CH0_RX_PHALIGN_CFG0 : integer;
  attribute CH0_RX_PHALIGN_CFG0 of inst : label is 1146883;
  attribute CH0_RX_PHALIGN_CFG1 : integer;
  attribute CH0_RX_PHALIGN_CFG1 of inst : label is 1485013002;
  attribute CH0_RX_PHALIGN_CFG2 : integer;
  attribute CH0_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH0_RX_PHALIGN_CFG3 : integer;
  attribute CH0_RX_PHALIGN_CFG3 of inst : label is 1476624384;
  attribute CH0_RX_PHALIGN_CFG4 : integer;
  attribute CH0_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH0_RX_PHALIGN_CFG5 : integer;
  attribute CH0_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH0_SIM_MODE : string;
  attribute CH0_SIM_MODE of inst : label is "FAST";
  attribute CH0_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH0_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH0_SIM_RESET_SPEEDUP : string;
  attribute CH0_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH0_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH0_TXOUTCLK_FREQ : string;
  attribute CH0_TXOUTCLK_FREQ of inst : label is "102.400000";
  attribute CH0_TXOUTCLK_REF_FREQ : string;
  attribute CH0_TXOUTCLK_REF_FREQ of inst : label is "102.400000";
  attribute CH0_TXOUTCLK_REF_SOURCE : string;
  attribute CH0_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH0_TX_10G_CFG0 : integer;
  attribute CH0_TX_10G_CFG0 of inst : label is 0;
  attribute CH0_TX_10G_CFG1 : integer;
  attribute CH0_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH0_TX_10G_CFG2 : integer;
  attribute CH0_TX_10G_CFG2 of inst : label is 0;
  attribute CH0_TX_10G_CFG3 : integer;
  attribute CH0_TX_10G_CFG3 of inst : label is 0;
  attribute CH0_TX_ANA_CFG0 : integer;
  attribute CH0_TX_ANA_CFG0 of inst : label is 208;
  attribute CH0_TX_CRC_CFG0 : integer;
  attribute CH0_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH0_TX_CRC_CFG1 : integer;
  attribute CH0_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH0_TX_CRC_CFG2 : integer;
  attribute CH0_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH0_TX_CRC_CFG3 : integer;
  attribute CH0_TX_CRC_CFG3 of inst : label is -1;
  attribute CH0_TX_DRV_CFG0 : integer;
  attribute CH0_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH0_TX_DRV_CFG1 : integer;
  attribute CH0_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH0_TX_PCS_CFG0 : integer;
  attribute CH0_TX_PCS_CFG0 of inst : label is 1650458929;
  attribute CH0_TX_PCS_CFG1 : integer;
  attribute CH0_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH0_TX_PCS_CFG2 : integer;
  attribute CH0_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH0_TX_PCS_CFG3 : integer;
  attribute CH0_TX_PCS_CFG3 of inst : label is 699011;
  attribute CH0_TX_PHALIGN_CFG0 : integer;
  attribute CH0_TX_PHALIGN_CFG0 of inst : label is 1146880;
  attribute CH0_TX_PHALIGN_CFG1 : integer;
  attribute CH0_TX_PHALIGN_CFG1 of inst : label is 46428165;
  attribute CH0_TX_PHALIGN_CFG2 : integer;
  attribute CH0_TX_PHALIGN_CFG2 of inst : label is 360504;
  attribute CH0_TX_PHALIGN_CFG3 : integer;
  attribute CH0_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH0_TX_PHALIGN_CFG4 : integer;
  attribute CH0_TX_PHALIGN_CFG4 of inst : label is 404095200;
  attribute CH0_TX_PHALIGN_CFG5 : integer;
  attribute CH0_TX_PHALIGN_CFG5 of inst : label is 256;
  attribute CH0_TX_PIPPM_CFG : integer;
  attribute CH0_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH0_TX_SER_CFG0 : integer;
  attribute CH0_TX_SER_CFG0 of inst : label is 0;
  attribute CH1_ADAPT_APT_CFG : integer;
  attribute CH1_ADAPT_APT_CFG of inst : label is 0;
  attribute CH1_ADAPT_CAL_CFG : integer;
  attribute CH1_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH1_ADAPT_DFE_CFG : integer;
  attribute CH1_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH1_ADAPT_GC_CFG0 : integer;
  attribute CH1_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH1_ADAPT_GC_CFG1 : integer;
  attribute CH1_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH1_ADAPT_GC_CFG2 : integer;
  attribute CH1_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH1_ADAPT_GC_CFG3 : integer;
  attribute CH1_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH1_ADAPT_GEN_CFG0 : integer;
  attribute CH1_ADAPT_GEN_CFG0 of inst : label is 3276800;
  attribute CH1_ADAPT_GEN_CFG1 : integer;
  attribute CH1_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH1_ADAPT_GEN_CFG2 : integer;
  attribute CH1_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH1_ADAPT_GEN_CFG3 : integer;
  attribute CH1_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH1_ADAPT_H01_CFG : integer;
  attribute CH1_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH1_ADAPT_H23_CFG : integer;
  attribute CH1_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_H45_CFG : integer;
  attribute CH1_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_H67_CFG : integer;
  attribute CH1_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_H89_CFG : integer;
  attribute CH1_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_HAB_CFG : integer;
  attribute CH1_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_HCD_CFG : integer;
  attribute CH1_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH1_ADAPT_HEF_CFG : integer;
  attribute CH1_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH1_ADAPT_KH_CFG0 : integer;
  attribute CH1_ADAPT_KH_CFG0 of inst : label is 537427519;
  attribute CH1_ADAPT_KH_CFG1 : integer;
  attribute CH1_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH1_ADAPT_KH_CFG2 : integer;
  attribute CH1_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH1_ADAPT_KH_CFG3 : integer;
  attribute CH1_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH1_ADAPT_KH_CFG4 : integer;
  attribute CH1_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH1_ADAPT_KH_CFG5 : integer;
  attribute CH1_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH1_ADAPT_KL_CFG0 : integer;
  attribute CH1_ADAPT_KL_CFG0 of inst : label is 32288;
  attribute CH1_ADAPT_KL_CFG1 : integer;
  attribute CH1_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH1_ADAPT_LCK_CFG0 : integer;
  attribute CH1_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH1_ADAPT_LCK_CFG1 : integer;
  attribute CH1_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH1_ADAPT_LCK_CFG2 : integer;
  attribute CH1_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH1_ADAPT_LCK_CFG3 : integer;
  attribute CH1_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH1_ADAPT_LOP_CFG : integer;
  attribute CH1_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH1_ADAPT_OS_CFG : integer;
  attribute CH1_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH1_CHCLK_ILO_CFG : integer;
  attribute CH1_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH1_CHCLK_MISC_CFG : integer;
  attribute CH1_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH1_CHCLK_RSV_CFG : integer;
  attribute CH1_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH1_CHCLK_RXCAL_CFG : integer;
  attribute CH1_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH1_CHCLK_RXCAL_CFG1 : integer;
  attribute CH1_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH1_CHCLK_RXCAL_CFG2 : integer;
  attribute CH1_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH1_CHCLK_RXPI_CFG : integer;
  attribute CH1_CHCLK_RXPI_CFG of inst : label is 5244940;
  attribute CH1_CHCLK_TXCAL_CFG : integer;
  attribute CH1_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH1_CHCLK_TXPI_CFG0 : integer;
  attribute CH1_CHCLK_TXPI_CFG0 of inst : label is 4655119;
  attribute CH1_CHL_RSV_CFG0 : integer;
  attribute CH1_CHL_RSV_CFG0 of inst : label is -1073741815;
  attribute CH1_CHL_RSV_CFG1 : integer;
  attribute CH1_CHL_RSV_CFG1 of inst : label is 0;
  attribute CH1_CHL_RSV_CFG2 : integer;
  attribute CH1_CHL_RSV_CFG2 of inst : label is 0;
  attribute CH1_CHL_RSV_CFG3 : integer;
  attribute CH1_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH1_CHL_RSV_CFG4 : integer;
  attribute CH1_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH1_DA_CFG : integer;
  attribute CH1_DA_CFG of inst : label is 655370;
  attribute CH1_EYESCAN_CFG0 : integer;
  attribute CH1_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH1_EYESCAN_CFG1 : integer;
  attribute CH1_EYESCAN_CFG1 of inst : label is 0;
  attribute CH1_EYESCAN_CFG10 : integer;
  attribute CH1_EYESCAN_CFG10 of inst : label is 0;
  attribute CH1_EYESCAN_CFG11 : integer;
  attribute CH1_EYESCAN_CFG11 of inst : label is 0;
  attribute CH1_EYESCAN_CFG12 : integer;
  attribute CH1_EYESCAN_CFG12 of inst : label is 0;
  attribute CH1_EYESCAN_CFG13 : integer;
  attribute CH1_EYESCAN_CFG13 of inst : label is 0;
  attribute CH1_EYESCAN_CFG14 : integer;
  attribute CH1_EYESCAN_CFG14 of inst : label is 0;
  attribute CH1_EYESCAN_CFG15 : integer;
  attribute CH1_EYESCAN_CFG15 of inst : label is 0;
  attribute CH1_EYESCAN_CFG16 : integer;
  attribute CH1_EYESCAN_CFG16 of inst : label is 0;
  attribute CH1_EYESCAN_CFG2 : integer;
  attribute CH1_EYESCAN_CFG2 of inst : label is 0;
  attribute CH1_EYESCAN_CFG3 : integer;
  attribute CH1_EYESCAN_CFG3 of inst : label is 0;
  attribute CH1_EYESCAN_CFG4 : integer;
  attribute CH1_EYESCAN_CFG4 of inst : label is 0;
  attribute CH1_EYESCAN_CFG5 : integer;
  attribute CH1_EYESCAN_CFG5 of inst : label is 0;
  attribute CH1_EYESCAN_CFG6 : integer;
  attribute CH1_EYESCAN_CFG6 of inst : label is 0;
  attribute CH1_EYESCAN_CFG7 : integer;
  attribute CH1_EYESCAN_CFG7 of inst : label is 0;
  attribute CH1_EYESCAN_CFG8 : integer;
  attribute CH1_EYESCAN_CFG8 of inst : label is 0;
  attribute CH1_EYESCAN_CFG9 : integer;
  attribute CH1_EYESCAN_CFG9 of inst : label is 0;
  attribute CH1_FABRIC_INTF_CFG0 : integer;
  attribute CH1_FABRIC_INTF_CFG0 of inst : label is -20973573;
  attribute CH1_FABRIC_INTF_CFG1 : integer;
  attribute CH1_FABRIC_INTF_CFG1 of inst : label is 33792;
  attribute CH1_FABRIC_INTF_CFG2 : integer;
  attribute CH1_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH1_FABRIC_INTF_CFG3 : integer;
  attribute CH1_FABRIC_INTF_CFG3 of inst : label is 0;
  attribute CH1_FABRIC_INTF_CFG4 : integer;
  attribute CH1_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH1_FABRIC_INTF_CFG5 : integer;
  attribute CH1_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH1_INSTANTIATED : integer;
  attribute CH1_INSTANTIATED of inst : label is 1;
  attribute CH1_MONITOR_CFG : integer;
  attribute CH1_MONITOR_CFG of inst : label is 0;
  attribute CH1_PIPE_CTRL_CFG0 : integer;
  attribute CH1_PIPE_CTRL_CFG0 of inst : label is 280672;
  attribute CH1_PIPE_CTRL_CFG1 : integer;
  attribute CH1_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH1_PIPE_CTRL_CFG10 : integer;
  attribute CH1_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH1_PIPE_CTRL_CFG2 : integer;
  attribute CH1_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH1_PIPE_CTRL_CFG3 : integer;
  attribute CH1_PIPE_CTRL_CFG3 of inst : label is 77070639;
  attribute CH1_PIPE_CTRL_CFG4 : integer;
  attribute CH1_PIPE_CTRL_CFG4 of inst : label is 4456448;
  attribute CH1_PIPE_CTRL_CFG5 : integer;
  attribute CH1_PIPE_CTRL_CFG5 of inst : label is 536870912;
  attribute CH1_PIPE_CTRL_CFG6 : integer;
  attribute CH1_PIPE_CTRL_CFG6 of inst : label is 1015021668;
  attribute CH1_PIPE_CTRL_CFG7 : integer;
  attribute CH1_PIPE_CTRL_CFG7 of inst : label is 68276509;
  attribute CH1_PIPE_CTRL_CFG8 : integer;
  attribute CH1_PIPE_CTRL_CFG8 of inst : label is 33841432;
  attribute CH1_PIPE_CTRL_CFG9 : integer;
  attribute CH1_PIPE_CTRL_CFG9 of inst : label is -2138036698;
  attribute CH1_PIPE_TX_EQ_CFG0 : integer;
  attribute CH1_PIPE_TX_EQ_CFG0 of inst : label is 175467480;
  attribute CH1_PIPE_TX_EQ_CFG1 : integer;
  attribute CH1_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH1_PIPE_TX_EQ_CFG2 : integer;
  attribute CH1_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH1_PIPE_TX_EQ_CFG3 : integer;
  attribute CH1_PIPE_TX_EQ_CFG3 of inst : label is 402;
  attribute CH1_RESET_BYP_HDSHK_CFG : integer;
  attribute CH1_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH1_RESET_CFG : integer;
  attribute CH1_RESET_CFG of inst : label is 135266341;
  attribute CH1_RESET_LOOPER_ID_CFG : integer;
  attribute CH1_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH1_RESET_LOOP_ID_CFG0 : integer;
  attribute CH1_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH1_RESET_LOOP_ID_CFG1 : integer;
  attribute CH1_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH1_RESET_LOOP_ID_CFG2 : integer;
  attribute CH1_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH1_RESET_TIME_CFG0 : integer;
  attribute CH1_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH1_RESET_TIME_CFG1 : integer;
  attribute CH1_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH1_RESET_TIME_CFG2 : integer;
  attribute CH1_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH1_RESET_TIME_CFG3 : integer;
  attribute CH1_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH1_RXOUTCLK_FREQ : string;
  attribute CH1_RXOUTCLK_FREQ of inst : label is "102.400000";
  attribute CH1_RXOUTCLK_REF_FREQ : string;
  attribute CH1_RXOUTCLK_REF_FREQ of inst : label is "102.400000";
  attribute CH1_RXOUTCLK_REF_SOURCE : string;
  attribute CH1_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_RX_CDR_CFG0 : integer;
  attribute CH1_RX_CDR_CFG0 of inst : label is -1274740670;
  attribute CH1_RX_CDR_CFG1 : integer;
  attribute CH1_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH1_RX_CDR_CFG2 : integer;
  attribute CH1_RX_CDR_CFG2 of inst : label is 134236745;
  attribute CH1_RX_CDR_CFG3 : integer;
  attribute CH1_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH1_RX_CDR_CFG4 : integer;
  attribute CH1_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH1_RX_CRC_CFG0 : integer;
  attribute CH1_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH1_RX_CRC_CFG1 : integer;
  attribute CH1_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH1_RX_CRC_CFG2 : integer;
  attribute CH1_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH1_RX_CRC_CFG3 : integer;
  attribute CH1_RX_CRC_CFG3 of inst : label is -1;
  attribute CH1_RX_CTLE_CFG0 : integer;
  attribute CH1_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH1_RX_CTLE_CFG1 : integer;
  attribute CH1_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH1_RX_DACI2V_CFG0 : integer;
  attribute CH1_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH1_RX_DFE_CFG0 : integer;
  attribute CH1_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH1_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG0 of inst : label is 4204412;
  attribute CH1_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG1 of inst : label is 2;
  attribute CH1_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG2 of inst : label is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG3 of inst : label is -1612709888;
  attribute CH1_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH1_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH1_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG7 of inst : label is 67108869;
  attribute CH1_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH1_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH1_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH1_RX_MISC_CFG0 : integer;
  attribute CH1_RX_MISC_CFG0 of inst : label is 1342177280;
  attribute CH1_RX_OOB_CFG0 : integer;
  attribute CH1_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH1_RX_OOB_CFG1 : integer;
  attribute CH1_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH1_RX_PAD_CFG0 : integer;
  attribute CH1_RX_PAD_CFG0 of inst : label is 0;
  attribute CH1_RX_PAD_CFG1 : integer;
  attribute CH1_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH1_RX_PCS_CFG0 : integer;
  attribute CH1_RX_PCS_CFG0 of inst : label is 674623792;
  attribute CH1_RX_PCS_CFG1 : integer;
  attribute CH1_RX_PCS_CFG1 of inst : label is -1274804224;
  attribute CH1_RX_PCS_CFG2 : integer;
  attribute CH1_RX_PCS_CFG2 of inst : label is 241;
  attribute CH1_RX_PCS_CFG3 : integer;
  attribute CH1_RX_PCS_CFG3 of inst : label is 471404303;
  attribute CH1_RX_PCS_CFG4 : integer;
  attribute CH1_RX_PCS_CFG4 of inst : label is 1115725826;
  attribute CH1_RX_PHALIGN_CFG0 : integer;
  attribute CH1_RX_PHALIGN_CFG0 of inst : label is 1081347;
  attribute CH1_RX_PHALIGN_CFG1 : integer;
  attribute CH1_RX_PHALIGN_CFG1 of inst : label is 1485012998;
  attribute CH1_RX_PHALIGN_CFG2 : integer;
  attribute CH1_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH1_RX_PHALIGN_CFG3 : integer;
  attribute CH1_RX_PHALIGN_CFG3 of inst : label is 1476624384;
  attribute CH1_RX_PHALIGN_CFG4 : integer;
  attribute CH1_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH1_RX_PHALIGN_CFG5 : integer;
  attribute CH1_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH1_SIM_MODE : string;
  attribute CH1_SIM_MODE of inst : label is "FAST";
  attribute CH1_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH1_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH1_SIM_RESET_SPEEDUP : string;
  attribute CH1_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH1_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH1_TXOUTCLK_FREQ : string;
  attribute CH1_TXOUTCLK_FREQ of inst : label is "102.400000";
  attribute CH1_TXOUTCLK_REF_FREQ : string;
  attribute CH1_TXOUTCLK_REF_FREQ of inst : label is "102.400000";
  attribute CH1_TXOUTCLK_REF_SOURCE : string;
  attribute CH1_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK0_LCPLLGTREFCLK0";
  attribute CH1_TX_10G_CFG0 : integer;
  attribute CH1_TX_10G_CFG0 of inst : label is 0;
  attribute CH1_TX_10G_CFG1 : integer;
  attribute CH1_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH1_TX_10G_CFG2 : integer;
  attribute CH1_TX_10G_CFG2 of inst : label is 0;
  attribute CH1_TX_10G_CFG3 : integer;
  attribute CH1_TX_10G_CFG3 of inst : label is 0;
  attribute CH1_TX_ANA_CFG0 : integer;
  attribute CH1_TX_ANA_CFG0 of inst : label is 208;
  attribute CH1_TX_CRC_CFG0 : integer;
  attribute CH1_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH1_TX_CRC_CFG1 : integer;
  attribute CH1_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH1_TX_CRC_CFG2 : integer;
  attribute CH1_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH1_TX_CRC_CFG3 : integer;
  attribute CH1_TX_CRC_CFG3 of inst : label is -1;
  attribute CH1_TX_DRV_CFG0 : integer;
  attribute CH1_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH1_TX_DRV_CFG1 : integer;
  attribute CH1_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH1_TX_PCS_CFG0 : integer;
  attribute CH1_TX_PCS_CFG0 of inst : label is 1650458929;
  attribute CH1_TX_PCS_CFG1 : integer;
  attribute CH1_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH1_TX_PCS_CFG2 : integer;
  attribute CH1_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH1_TX_PCS_CFG3 : integer;
  attribute CH1_TX_PCS_CFG3 of inst : label is 699011;
  attribute CH1_TX_PHALIGN_CFG0 : integer;
  attribute CH1_TX_PHALIGN_CFG0 of inst : label is 1081344;
  attribute CH1_TX_PHALIGN_CFG1 : integer;
  attribute CH1_TX_PHALIGN_CFG1 of inst : label is 46428163;
  attribute CH1_TX_PHALIGN_CFG2 : integer;
  attribute CH1_TX_PHALIGN_CFG2 of inst : label is 360504;
  attribute CH1_TX_PHALIGN_CFG3 : integer;
  attribute CH1_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH1_TX_PHALIGN_CFG4 : integer;
  attribute CH1_TX_PHALIGN_CFG4 of inst : label is 404095200;
  attribute CH1_TX_PHALIGN_CFG5 : integer;
  attribute CH1_TX_PHALIGN_CFG5 of inst : label is 256;
  attribute CH1_TX_PIPPM_CFG : integer;
  attribute CH1_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH1_TX_SER_CFG0 : integer;
  attribute CH1_TX_SER_CFG0 of inst : label is 0;
  attribute CH2_ADAPT_APT_CFG : integer;
  attribute CH2_ADAPT_APT_CFG of inst : label is 0;
  attribute CH2_ADAPT_CAL_CFG : integer;
  attribute CH2_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH2_ADAPT_DFE_CFG : integer;
  attribute CH2_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH2_ADAPT_GC_CFG0 : integer;
  attribute CH2_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH2_ADAPT_GC_CFG1 : integer;
  attribute CH2_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH2_ADAPT_GC_CFG2 : integer;
  attribute CH2_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH2_ADAPT_GC_CFG3 : integer;
  attribute CH2_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH2_ADAPT_GEN_CFG0 : integer;
  attribute CH2_ADAPT_GEN_CFG0 of inst : label is 1179648;
  attribute CH2_ADAPT_GEN_CFG1 : integer;
  attribute CH2_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH2_ADAPT_GEN_CFG2 : integer;
  attribute CH2_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH2_ADAPT_GEN_CFG3 : integer;
  attribute CH2_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH2_ADAPT_H01_CFG : integer;
  attribute CH2_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH2_ADAPT_H23_CFG : integer;
  attribute CH2_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_H45_CFG : integer;
  attribute CH2_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_H67_CFG : integer;
  attribute CH2_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_H89_CFG : integer;
  attribute CH2_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_HAB_CFG : integer;
  attribute CH2_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_HCD_CFG : integer;
  attribute CH2_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH2_ADAPT_HEF_CFG : integer;
  attribute CH2_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH2_ADAPT_KH_CFG0 : integer;
  attribute CH2_ADAPT_KH_CFG0 of inst : label is 537426239;
  attribute CH2_ADAPT_KH_CFG1 : integer;
  attribute CH2_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH2_ADAPT_KH_CFG2 : integer;
  attribute CH2_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH2_ADAPT_KH_CFG3 : integer;
  attribute CH2_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH2_ADAPT_KH_CFG4 : integer;
  attribute CH2_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH2_ADAPT_KH_CFG5 : integer;
  attribute CH2_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH2_ADAPT_KL_CFG0 : integer;
  attribute CH2_ADAPT_KL_CFG0 of inst : label is 32928;
  attribute CH2_ADAPT_KL_CFG1 : integer;
  attribute CH2_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH2_ADAPT_LCK_CFG0 : integer;
  attribute CH2_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH2_ADAPT_LCK_CFG1 : integer;
  attribute CH2_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH2_ADAPT_LCK_CFG2 : integer;
  attribute CH2_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH2_ADAPT_LCK_CFG3 : integer;
  attribute CH2_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH2_ADAPT_LOP_CFG : integer;
  attribute CH2_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH2_ADAPT_OS_CFG : integer;
  attribute CH2_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH2_CHCLK_ILO_CFG : integer;
  attribute CH2_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH2_CHCLK_MISC_CFG : integer;
  attribute CH2_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH2_CHCLK_RSV_CFG : integer;
  attribute CH2_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH2_CHCLK_RXCAL_CFG : integer;
  attribute CH2_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH2_CHCLK_RXCAL_CFG1 : integer;
  attribute CH2_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH2_CHCLK_RXCAL_CFG2 : integer;
  attribute CH2_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH2_CHCLK_RXPI_CFG : integer;
  attribute CH2_CHCLK_RXPI_CFG of inst : label is 5244972;
  attribute CH2_CHCLK_TXCAL_CFG : integer;
  attribute CH2_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH2_CHCLK_TXPI_CFG0 : integer;
  attribute CH2_CHCLK_TXPI_CFG0 of inst : label is 4655151;
  attribute CH2_CHL_RSV_CFG0 : integer;
  attribute CH2_CHL_RSV_CFG0 of inst : label is -1073741815;
  attribute CH2_CHL_RSV_CFG1 : integer;
  attribute CH2_CHL_RSV_CFG1 of inst : label is 0;
  attribute CH2_CHL_RSV_CFG2 : integer;
  attribute CH2_CHL_RSV_CFG2 of inst : label is 0;
  attribute CH2_CHL_RSV_CFG3 : integer;
  attribute CH2_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH2_CHL_RSV_CFG4 : integer;
  attribute CH2_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH2_DA_CFG : integer;
  attribute CH2_DA_CFG of inst : label is 655370;
  attribute CH2_EYESCAN_CFG0 : integer;
  attribute CH2_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH2_EYESCAN_CFG1 : integer;
  attribute CH2_EYESCAN_CFG1 of inst : label is 0;
  attribute CH2_EYESCAN_CFG10 : integer;
  attribute CH2_EYESCAN_CFG10 of inst : label is 0;
  attribute CH2_EYESCAN_CFG11 : integer;
  attribute CH2_EYESCAN_CFG11 of inst : label is 0;
  attribute CH2_EYESCAN_CFG12 : integer;
  attribute CH2_EYESCAN_CFG12 of inst : label is 0;
  attribute CH2_EYESCAN_CFG13 : integer;
  attribute CH2_EYESCAN_CFG13 of inst : label is 0;
  attribute CH2_EYESCAN_CFG14 : integer;
  attribute CH2_EYESCAN_CFG14 of inst : label is 0;
  attribute CH2_EYESCAN_CFG15 : integer;
  attribute CH2_EYESCAN_CFG15 of inst : label is 0;
  attribute CH2_EYESCAN_CFG16 : integer;
  attribute CH2_EYESCAN_CFG16 of inst : label is 0;
  attribute CH2_EYESCAN_CFG2 : integer;
  attribute CH2_EYESCAN_CFG2 of inst : label is 0;
  attribute CH2_EYESCAN_CFG3 : integer;
  attribute CH2_EYESCAN_CFG3 of inst : label is 0;
  attribute CH2_EYESCAN_CFG4 : integer;
  attribute CH2_EYESCAN_CFG4 of inst : label is 0;
  attribute CH2_EYESCAN_CFG5 : integer;
  attribute CH2_EYESCAN_CFG5 of inst : label is 0;
  attribute CH2_EYESCAN_CFG6 : integer;
  attribute CH2_EYESCAN_CFG6 of inst : label is 0;
  attribute CH2_EYESCAN_CFG7 : integer;
  attribute CH2_EYESCAN_CFG7 of inst : label is 0;
  attribute CH2_EYESCAN_CFG8 : integer;
  attribute CH2_EYESCAN_CFG8 of inst : label is 0;
  attribute CH2_EYESCAN_CFG9 : integer;
  attribute CH2_EYESCAN_CFG9 of inst : label is 0;
  attribute CH2_FABRIC_INTF_CFG0 : integer;
  attribute CH2_FABRIC_INTF_CFG0 of inst : label is -20989965;
  attribute CH2_FABRIC_INTF_CFG1 : integer;
  attribute CH2_FABRIC_INTF_CFG1 of inst : label is 197632;
  attribute CH2_FABRIC_INTF_CFG2 : integer;
  attribute CH2_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH2_FABRIC_INTF_CFG3 : integer;
  attribute CH2_FABRIC_INTF_CFG3 of inst : label is 786432;
  attribute CH2_FABRIC_INTF_CFG4 : integer;
  attribute CH2_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH2_FABRIC_INTF_CFG5 : integer;
  attribute CH2_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH2_INSTANTIATED : integer;
  attribute CH2_INSTANTIATED of inst : label is 0;
  attribute CH2_MONITOR_CFG : integer;
  attribute CH2_MONITOR_CFG of inst : label is 0;
  attribute CH2_PIPE_CTRL_CFG0 : integer;
  attribute CH2_PIPE_CTRL_CFG0 of inst : label is 262240;
  attribute CH2_PIPE_CTRL_CFG1 : integer;
  attribute CH2_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH2_PIPE_CTRL_CFG10 : integer;
  attribute CH2_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH2_PIPE_CTRL_CFG2 : integer;
  attribute CH2_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH2_PIPE_CTRL_CFG3 : integer;
  attribute CH2_PIPE_CTRL_CFG3 of inst : label is 1573167;
  attribute CH2_PIPE_CTRL_CFG4 : integer;
  attribute CH2_PIPE_CTRL_CFG4 of inst : label is 1078198272;
  attribute CH2_PIPE_CTRL_CFG5 : integer;
  attribute CH2_PIPE_CTRL_CFG5 of inst : label is 536870912;
  attribute CH2_PIPE_CTRL_CFG6 : integer;
  attribute CH2_PIPE_CTRL_CFG6 of inst : label is 1007681636;
  attribute CH2_PIPE_CTRL_CFG7 : integer;
  attribute CH2_PIPE_CTRL_CFG7 of inst : label is 67149834;
  attribute CH2_PIPE_CTRL_CFG8 : integer;
  attribute CH2_PIPE_CTRL_CFG8 of inst : label is 33554432;
  attribute CH2_PIPE_CTRL_CFG9 : integer;
  attribute CH2_PIPE_CTRL_CFG9 of inst : label is 0;
  attribute CH2_PIPE_TX_EQ_CFG0 : integer;
  attribute CH2_PIPE_TX_EQ_CFG0 of inst : label is 175467480;
  attribute CH2_PIPE_TX_EQ_CFG1 : integer;
  attribute CH2_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH2_PIPE_TX_EQ_CFG2 : integer;
  attribute CH2_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH2_PIPE_TX_EQ_CFG3 : integer;
  attribute CH2_PIPE_TX_EQ_CFG3 of inst : label is 402;
  attribute CH2_RESET_BYP_HDSHK_CFG : integer;
  attribute CH2_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH2_RESET_CFG : integer;
  attribute CH2_RESET_CFG of inst : label is 135266341;
  attribute CH2_RESET_LOOPER_ID_CFG : integer;
  attribute CH2_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH2_RESET_LOOP_ID_CFG0 : integer;
  attribute CH2_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH2_RESET_LOOP_ID_CFG1 : integer;
  attribute CH2_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH2_RESET_LOOP_ID_CFG2 : integer;
  attribute CH2_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH2_RESET_TIME_CFG0 : integer;
  attribute CH2_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH2_RESET_TIME_CFG1 : integer;
  attribute CH2_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH2_RESET_TIME_CFG2 : integer;
  attribute CH2_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH2_RESET_TIME_CFG3 : integer;
  attribute CH2_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH2_RXOUTCLK_FREQ : string;
  attribute CH2_RXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH2_RXOUTCLK_REF_FREQ : integer;
  attribute CH2_RXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH2_RXOUTCLK_REF_SOURCE : string;
  attribute CH2_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_RX_CDR_CFG0 : integer;
  attribute CH2_RX_CDR_CFG0 of inst : label is -1275068350;
  attribute CH2_RX_CDR_CFG1 : integer;
  attribute CH2_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH2_RX_CDR_CFG2 : integer;
  attribute CH2_RX_CDR_CFG2 of inst : label is 134236777;
  attribute CH2_RX_CDR_CFG3 : integer;
  attribute CH2_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH2_RX_CDR_CFG4 : integer;
  attribute CH2_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH2_RX_CRC_CFG0 : integer;
  attribute CH2_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH2_RX_CRC_CFG1 : integer;
  attribute CH2_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH2_RX_CRC_CFG2 : integer;
  attribute CH2_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH2_RX_CRC_CFG3 : integer;
  attribute CH2_RX_CRC_CFG3 of inst : label is -1;
  attribute CH2_RX_CTLE_CFG0 : integer;
  attribute CH2_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH2_RX_CTLE_CFG1 : integer;
  attribute CH2_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH2_RX_DACI2V_CFG0 : integer;
  attribute CH2_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH2_RX_DFE_CFG0 : integer;
  attribute CH2_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH2_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG0 of inst : label is -2139334592;
  attribute CH2_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG1 of inst : label is 2;
  attribute CH2_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG2 of inst : label is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG3 of inst : label is -1612709888;
  attribute CH2_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH2_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH2_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG7 of inst : label is 67108869;
  attribute CH2_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH2_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH2_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH2_RX_MISC_CFG0 : integer;
  attribute CH2_RX_MISC_CFG0 of inst : label is 1342177280;
  attribute CH2_RX_OOB_CFG0 : integer;
  attribute CH2_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH2_RX_OOB_CFG1 : integer;
  attribute CH2_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH2_RX_PAD_CFG0 : integer;
  attribute CH2_RX_PAD_CFG0 of inst : label is 0;
  attribute CH2_RX_PAD_CFG1 : integer;
  attribute CH2_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH2_RX_PCS_CFG0 : integer;
  attribute CH2_RX_PCS_CFG0 of inst : label is 674623792;
  attribute CH2_RX_PCS_CFG1 : integer;
  attribute CH2_RX_PCS_CFG1 of inst : label is 1812204543;
  attribute CH2_RX_PCS_CFG2 : integer;
  attribute CH2_RX_PCS_CFG2 of inst : label is 1073742049;
  attribute CH2_RX_PCS_CFG3 : integer;
  attribute CH2_RX_PCS_CFG3 of inst : label is 471404303;
  attribute CH2_RX_PCS_CFG4 : integer;
  attribute CH2_RX_PCS_CFG4 of inst : label is 1115725826;
  attribute CH2_RX_PHALIGN_CFG0 : integer;
  attribute CH2_RX_PHALIGN_CFG0 of inst : label is 3;
  attribute CH2_RX_PHALIGN_CFG1 : integer;
  attribute CH2_RX_PHALIGN_CFG1 of inst : label is 8617984;
  attribute CH2_RX_PHALIGN_CFG2 : integer;
  attribute CH2_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH2_RX_PHALIGN_CFG3 : integer;
  attribute CH2_RX_PHALIGN_CFG3 of inst : label is 229376;
  attribute CH2_RX_PHALIGN_CFG4 : integer;
  attribute CH2_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH2_RX_PHALIGN_CFG5 : integer;
  attribute CH2_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH2_SIM_MODE : string;
  attribute CH2_SIM_MODE of inst : label is "FAST";
  attribute CH2_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH2_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH2_SIM_RESET_SPEEDUP : string;
  attribute CH2_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH2_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH2_TXOUTCLK_FREQ : string;
  attribute CH2_TXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH2_TXOUTCLK_REF_FREQ : integer;
  attribute CH2_TXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH2_TXOUTCLK_REF_SOURCE : string;
  attribute CH2_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH2_TX_10G_CFG0 : integer;
  attribute CH2_TX_10G_CFG0 of inst : label is 0;
  attribute CH2_TX_10G_CFG1 : integer;
  attribute CH2_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH2_TX_10G_CFG2 : integer;
  attribute CH2_TX_10G_CFG2 of inst : label is 0;
  attribute CH2_TX_10G_CFG3 : integer;
  attribute CH2_TX_10G_CFG3 of inst : label is 0;
  attribute CH2_TX_ANA_CFG0 : integer;
  attribute CH2_TX_ANA_CFG0 of inst : label is 208;
  attribute CH2_TX_CRC_CFG0 : integer;
  attribute CH2_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH2_TX_CRC_CFG1 : integer;
  attribute CH2_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH2_TX_CRC_CFG2 : integer;
  attribute CH2_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH2_TX_CRC_CFG3 : integer;
  attribute CH2_TX_CRC_CFG3 of inst : label is -1;
  attribute CH2_TX_DRV_CFG0 : integer;
  attribute CH2_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH2_TX_DRV_CFG1 : integer;
  attribute CH2_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH2_TX_PCS_CFG0 : integer;
  attribute CH2_TX_PCS_CFG0 of inst : label is -2107637471;
  attribute CH2_TX_PCS_CFG1 : integer;
  attribute CH2_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH2_TX_PCS_CFG2 : integer;
  attribute CH2_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH2_TX_PCS_CFG3 : integer;
  attribute CH2_TX_PCS_CFG3 of inst : label is 1747587;
  attribute CH2_TX_PHALIGN_CFG0 : integer;
  attribute CH2_TX_PHALIGN_CFG0 of inst : label is 0;
  attribute CH2_TX_PHALIGN_CFG1 : integer;
  attribute CH2_TX_PHALIGN_CFG1 of inst : label is 290816;
  attribute CH2_TX_PHALIGN_CFG2 : integer;
  attribute CH2_TX_PHALIGN_CFG2 of inst : label is 229432;
  attribute CH2_TX_PHALIGN_CFG3 : integer;
  attribute CH2_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH2_TX_PHALIGN_CFG4 : integer;
  attribute CH2_TX_PHALIGN_CFG4 of inst : label is 402653408;
  attribute CH2_TX_PHALIGN_CFG5 : integer;
  attribute CH2_TX_PHALIGN_CFG5 of inst : label is 128;
  attribute CH2_TX_PIPPM_CFG : integer;
  attribute CH2_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH2_TX_SER_CFG0 : integer;
  attribute CH2_TX_SER_CFG0 of inst : label is 0;
  attribute CH3_ADAPT_APT_CFG : integer;
  attribute CH3_ADAPT_APT_CFG of inst : label is 0;
  attribute CH3_ADAPT_CAL_CFG : integer;
  attribute CH3_ADAPT_CAL_CFG of inst : label is -2115083264;
  attribute CH3_ADAPT_DFE_CFG : integer;
  attribute CH3_ADAPT_DFE_CFG of inst : label is 64;
  attribute CH3_ADAPT_GC_CFG0 : integer;
  attribute CH3_ADAPT_GC_CFG0 of inst : label is 9441392;
  attribute CH3_ADAPT_GC_CFG1 : integer;
  attribute CH3_ADAPT_GC_CFG1 of inst : label is 178259936;
  attribute CH3_ADAPT_GC_CFG2 : integer;
  attribute CH3_ADAPT_GC_CFG2 of inst : label is 2097384;
  attribute CH3_ADAPT_GC_CFG3 : integer;
  attribute CH3_ADAPT_GC_CFG3 of inst : label is 178258912;
  attribute CH3_ADAPT_GEN_CFG0 : integer;
  attribute CH3_ADAPT_GEN_CFG0 of inst : label is 1179648;
  attribute CH3_ADAPT_GEN_CFG1 : integer;
  attribute CH3_ADAPT_GEN_CFG1 of inst : label is 0;
  attribute CH3_ADAPT_GEN_CFG2 : integer;
  attribute CH3_ADAPT_GEN_CFG2 of inst : label is -2013265921;
  attribute CH3_ADAPT_GEN_CFG3 : integer;
  attribute CH3_ADAPT_GEN_CFG3 of inst : label is 268435456;
  attribute CH3_ADAPT_H01_CFG : integer;
  attribute CH3_ADAPT_H01_CFG of inst : label is 18875040;
  attribute CH3_ADAPT_H23_CFG : integer;
  attribute CH3_ADAPT_H23_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_H45_CFG : integer;
  attribute CH3_ADAPT_H45_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_H67_CFG : integer;
  attribute CH3_ADAPT_H67_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_H89_CFG : integer;
  attribute CH3_ADAPT_H89_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_HAB_CFG : integer;
  attribute CH3_ADAPT_HAB_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_HCD_CFG : integer;
  attribute CH3_ADAPT_HCD_CFG of inst : label is 27263392;
  attribute CH3_ADAPT_HEF_CFG : integer;
  attribute CH3_ADAPT_HEF_CFG of inst : label is 27263904;
  attribute CH3_ADAPT_KH_CFG0 : integer;
  attribute CH3_ADAPT_KH_CFG0 of inst : label is 537426239;
  attribute CH3_ADAPT_KH_CFG1 : integer;
  attribute CH3_ADAPT_KH_CFG1 of inst : label is 0;
  attribute CH3_ADAPT_KH_CFG2 : integer;
  attribute CH3_ADAPT_KH_CFG2 of inst : label is 17312;
  attribute CH3_ADAPT_KH_CFG3 : integer;
  attribute CH3_ADAPT_KH_CFG3 of inst : label is 0;
  attribute CH3_ADAPT_KH_CFG4 : integer;
  attribute CH3_ADAPT_KH_CFG4 of inst : label is 31648;
  attribute CH3_ADAPT_KH_CFG5 : integer;
  attribute CH3_ADAPT_KH_CFG5 of inst : label is 0;
  attribute CH3_ADAPT_KL_CFG0 : integer;
  attribute CH3_ADAPT_KL_CFG0 of inst : label is 32928;
  attribute CH3_ADAPT_KL_CFG1 : integer;
  attribute CH3_ADAPT_KL_CFG1 of inst : label is 17312;
  attribute CH3_ADAPT_LCK_CFG0 : integer;
  attribute CH3_ADAPT_LCK_CFG0 of inst : label is 16384;
  attribute CH3_ADAPT_LCK_CFG1 : integer;
  attribute CH3_ADAPT_LCK_CFG1 of inst : label is 16384;
  attribute CH3_ADAPT_LCK_CFG2 : integer;
  attribute CH3_ADAPT_LCK_CFG2 of inst : label is 0;
  attribute CH3_ADAPT_LCK_CFG3 : integer;
  attribute CH3_ADAPT_LCK_CFG3 of inst : label is 0;
  attribute CH3_ADAPT_LOP_CFG : integer;
  attribute CH3_ADAPT_LOP_CFG of inst : label is -301988256;
  attribute CH3_ADAPT_OS_CFG : integer;
  attribute CH3_ADAPT_OS_CFG of inst : label is -2147483360;
  attribute CH3_CHCLK_ILO_CFG : integer;
  attribute CH3_CHCLK_ILO_CFG of inst : label is 6553651;
  attribute CH3_CHCLK_MISC_CFG : integer;
  attribute CH3_CHCLK_MISC_CFG of inst : label is -125706465;
  attribute CH3_CHCLK_RSV_CFG : integer;
  attribute CH3_CHCLK_RSV_CFG of inst : label is 0;
  attribute CH3_CHCLK_RXCAL_CFG : integer;
  attribute CH3_CHCLK_RXCAL_CFG of inst : label is 138166272;
  attribute CH3_CHCLK_RXCAL_CFG1 : integer;
  attribute CH3_CHCLK_RXCAL_CFG1 of inst : label is 0;
  attribute CH3_CHCLK_RXCAL_CFG2 : integer;
  attribute CH3_CHCLK_RXCAL_CFG2 of inst : label is 0;
  attribute CH3_CHCLK_RXPI_CFG : integer;
  attribute CH3_CHCLK_RXPI_CFG of inst : label is 5244972;
  attribute CH3_CHCLK_TXCAL_CFG : integer;
  attribute CH3_CHCLK_TXCAL_CFG of inst : label is 4194336;
  attribute CH3_CHCLK_TXPI_CFG0 : integer;
  attribute CH3_CHCLK_TXPI_CFG0 of inst : label is 4655151;
  attribute CH3_CHL_RSV_CFG0 : integer;
  attribute CH3_CHL_RSV_CFG0 of inst : label is -1073741815;
  attribute CH3_CHL_RSV_CFG1 : integer;
  attribute CH3_CHL_RSV_CFG1 of inst : label is 0;
  attribute CH3_CHL_RSV_CFG2 : integer;
  attribute CH3_CHL_RSV_CFG2 of inst : label is 0;
  attribute CH3_CHL_RSV_CFG3 : integer;
  attribute CH3_CHL_RSV_CFG3 of inst : label is 0;
  attribute CH3_CHL_RSV_CFG4 : integer;
  attribute CH3_CHL_RSV_CFG4 of inst : label is 0;
  attribute CH3_DA_CFG : integer;
  attribute CH3_DA_CFG of inst : label is 655370;
  attribute CH3_EYESCAN_CFG0 : integer;
  attribute CH3_EYESCAN_CFG0 of inst : label is 2048;
  attribute CH3_EYESCAN_CFG1 : integer;
  attribute CH3_EYESCAN_CFG1 of inst : label is 0;
  attribute CH3_EYESCAN_CFG10 : integer;
  attribute CH3_EYESCAN_CFG10 of inst : label is 0;
  attribute CH3_EYESCAN_CFG11 : integer;
  attribute CH3_EYESCAN_CFG11 of inst : label is 0;
  attribute CH3_EYESCAN_CFG12 : integer;
  attribute CH3_EYESCAN_CFG12 of inst : label is 0;
  attribute CH3_EYESCAN_CFG13 : integer;
  attribute CH3_EYESCAN_CFG13 of inst : label is 0;
  attribute CH3_EYESCAN_CFG14 : integer;
  attribute CH3_EYESCAN_CFG14 of inst : label is 0;
  attribute CH3_EYESCAN_CFG15 : integer;
  attribute CH3_EYESCAN_CFG15 of inst : label is 0;
  attribute CH3_EYESCAN_CFG16 : integer;
  attribute CH3_EYESCAN_CFG16 of inst : label is 0;
  attribute CH3_EYESCAN_CFG2 : integer;
  attribute CH3_EYESCAN_CFG2 of inst : label is 0;
  attribute CH3_EYESCAN_CFG3 : integer;
  attribute CH3_EYESCAN_CFG3 of inst : label is 0;
  attribute CH3_EYESCAN_CFG4 : integer;
  attribute CH3_EYESCAN_CFG4 of inst : label is 0;
  attribute CH3_EYESCAN_CFG5 : integer;
  attribute CH3_EYESCAN_CFG5 of inst : label is 0;
  attribute CH3_EYESCAN_CFG6 : integer;
  attribute CH3_EYESCAN_CFG6 of inst : label is 0;
  attribute CH3_EYESCAN_CFG7 : integer;
  attribute CH3_EYESCAN_CFG7 of inst : label is 0;
  attribute CH3_EYESCAN_CFG8 : integer;
  attribute CH3_EYESCAN_CFG8 of inst : label is 0;
  attribute CH3_EYESCAN_CFG9 : integer;
  attribute CH3_EYESCAN_CFG9 of inst : label is 0;
  attribute CH3_FABRIC_INTF_CFG0 : integer;
  attribute CH3_FABRIC_INTF_CFG0 of inst : label is -20989965;
  attribute CH3_FABRIC_INTF_CFG1 : integer;
  attribute CH3_FABRIC_INTF_CFG1 of inst : label is 197632;
  attribute CH3_FABRIC_INTF_CFG2 : integer;
  attribute CH3_FABRIC_INTF_CFG2 of inst : label is 537919472;
  attribute CH3_FABRIC_INTF_CFG3 : integer;
  attribute CH3_FABRIC_INTF_CFG3 of inst : label is 786432;
  attribute CH3_FABRIC_INTF_CFG4 : integer;
  attribute CH3_FABRIC_INTF_CFG4 of inst : label is 20480;
  attribute CH3_FABRIC_INTF_CFG5 : integer;
  attribute CH3_FABRIC_INTF_CFG5 of inst : label is 25602;
  attribute CH3_INSTANTIATED : integer;
  attribute CH3_INSTANTIATED of inst : label is 0;
  attribute CH3_MONITOR_CFG : integer;
  attribute CH3_MONITOR_CFG of inst : label is 0;
  attribute CH3_PIPE_CTRL_CFG0 : integer;
  attribute CH3_PIPE_CTRL_CFG0 of inst : label is 262240;
  attribute CH3_PIPE_CTRL_CFG1 : integer;
  attribute CH3_PIPE_CTRL_CFG1 of inst : label is 2097811;
  attribute CH3_PIPE_CTRL_CFG10 : integer;
  attribute CH3_PIPE_CTRL_CFG10 of inst : label is 85983215;
  attribute CH3_PIPE_CTRL_CFG2 : integer;
  attribute CH3_PIPE_CTRL_CFG2 of inst : label is 9950092;
  attribute CH3_PIPE_CTRL_CFG3 : integer;
  attribute CH3_PIPE_CTRL_CFG3 of inst : label is 1573167;
  attribute CH3_PIPE_CTRL_CFG4 : integer;
  attribute CH3_PIPE_CTRL_CFG4 of inst : label is 1078198272;
  attribute CH3_PIPE_CTRL_CFG5 : integer;
  attribute CH3_PIPE_CTRL_CFG5 of inst : label is 536870912;
  attribute CH3_PIPE_CTRL_CFG6 : integer;
  attribute CH3_PIPE_CTRL_CFG6 of inst : label is 1007681636;
  attribute CH3_PIPE_CTRL_CFG7 : integer;
  attribute CH3_PIPE_CTRL_CFG7 of inst : label is 67149834;
  attribute CH3_PIPE_CTRL_CFG8 : integer;
  attribute CH3_PIPE_CTRL_CFG8 of inst : label is 33554432;
  attribute CH3_PIPE_CTRL_CFG9 : integer;
  attribute CH3_PIPE_CTRL_CFG9 of inst : label is 0;
  attribute CH3_PIPE_TX_EQ_CFG0 : integer;
  attribute CH3_PIPE_TX_EQ_CFG0 of inst : label is 175467480;
  attribute CH3_PIPE_TX_EQ_CFG1 : integer;
  attribute CH3_PIPE_TX_EQ_CFG1 of inst : label is 152233553;
  attribute CH3_PIPE_TX_EQ_CFG2 : integer;
  attribute CH3_PIPE_TX_EQ_CFG2 of inst : label is 8258;
  attribute CH3_PIPE_TX_EQ_CFG3 : integer;
  attribute CH3_PIPE_TX_EQ_CFG3 of inst : label is 402;
  attribute CH3_RESET_BYP_HDSHK_CFG : integer;
  attribute CH3_RESET_BYP_HDSHK_CFG of inst : label is 0;
  attribute CH3_RESET_CFG : integer;
  attribute CH3_RESET_CFG of inst : label is 135266341;
  attribute CH3_RESET_LOOPER_ID_CFG : integer;
  attribute CH3_RESET_LOOPER_ID_CFG of inst : label is 2113632;
  attribute CH3_RESET_LOOP_ID_CFG0 : integer;
  attribute CH3_RESET_LOOP_ID_CFG0 of inst : label is 528;
  attribute CH3_RESET_LOOP_ID_CFG1 : integer;
  attribute CH3_RESET_LOOP_ID_CFG1 of inst : label is 106181136;
  attribute CH3_RESET_LOOP_ID_CFG2 : integer;
  attribute CH3_RESET_LOOP_ID_CFG2 of inst : label is 17185;
  attribute CH3_RESET_TIME_CFG0 : integer;
  attribute CH3_RESET_TIME_CFG0 of inst : label is 34636801;
  attribute CH3_RESET_TIME_CFG1 : integer;
  attribute CH3_RESET_TIME_CFG1 of inst : label is 34636833;
  attribute CH3_RESET_TIME_CFG2 : integer;
  attribute CH3_RESET_TIME_CFG2 of inst : label is 34636833;
  attribute CH3_RESET_TIME_CFG3 : integer;
  attribute CH3_RESET_TIME_CFG3 of inst : label is -2063064031;
  attribute CH3_RXOUTCLK_FREQ : string;
  attribute CH3_RXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH3_RXOUTCLK_REF_FREQ : integer;
  attribute CH3_RXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH3_RXOUTCLK_REF_SOURCE : string;
  attribute CH3_RXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_RX_CDR_CFG0 : integer;
  attribute CH3_RX_CDR_CFG0 of inst : label is -1275068350;
  attribute CH3_RX_CDR_CFG1 : integer;
  attribute CH3_RX_CDR_CFG1 of inst : label is 1610612992;
  attribute CH3_RX_CDR_CFG2 : integer;
  attribute CH3_RX_CDR_CFG2 of inst : label is 134236777;
  attribute CH3_RX_CDR_CFG3 : integer;
  attribute CH3_RX_CDR_CFG3 of inst : label is 744694;
  attribute CH3_RX_CDR_CFG4 : integer;
  attribute CH3_RX_CDR_CFG4 of inst : label is 607924224;
  attribute CH3_RX_CRC_CFG0 : integer;
  attribute CH3_RX_CRC_CFG0 of inst : label is 30848;
  attribute CH3_RX_CRC_CFG1 : integer;
  attribute CH3_RX_CRC_CFG1 of inst : label is 505290270;
  attribute CH3_RX_CRC_CFG2 : integer;
  attribute CH3_RX_CRC_CFG2 of inst : label is 505290270;
  attribute CH3_RX_CRC_CFG3 : integer;
  attribute CH3_RX_CRC_CFG3 of inst : label is -1;
  attribute CH3_RX_CTLE_CFG0 : integer;
  attribute CH3_RX_CTLE_CFG0 of inst : label is 31195392;
  attribute CH3_RX_CTLE_CFG1 : integer;
  attribute CH3_RX_CTLE_CFG1 of inst : label is 1073741824;
  attribute CH3_RX_DACI2V_CFG0 : integer;
  attribute CH3_RX_DACI2V_CFG0 of inst : label is 67145418;
  attribute CH3_RX_DFE_CFG0 : integer;
  attribute CH3_RX_DFE_CFG0 of inst : label is -805153784;
  attribute CH3_RX_ELASTIC_BUF_CFG0 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG0 of inst : label is -2139334592;
  attribute CH3_RX_ELASTIC_BUF_CFG1 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG1 of inst : label is 2;
  attribute CH3_RX_ELASTIC_BUF_CFG2 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG2 of inst : label is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG3 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG3 of inst : label is -1612709888;
  attribute CH3_RX_ELASTIC_BUF_CFG4 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG4 of inst : label is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG5 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG5 of inst : label is 0;
  attribute CH3_RX_ELASTIC_BUF_CFG6 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG6 of inst : label is -1048576;
  attribute CH3_RX_ELASTIC_BUF_CFG7 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG7 of inst : label is 67108869;
  attribute CH3_RX_ELASTIC_BUF_CFG8 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG8 of inst : label is 2033040;
  attribute CH3_RX_ELASTIC_BUF_CFG9 : integer;
  attribute CH3_RX_ELASTIC_BUF_CFG9 of inst : label is 2033040;
  attribute CH3_RX_MISC_CFG0 : integer;
  attribute CH3_RX_MISC_CFG0 of inst : label is 1342177280;
  attribute CH3_RX_OOB_CFG0 : integer;
  attribute CH3_RX_OOB_CFG0 of inst : label is 609534468;
  attribute CH3_RX_OOB_CFG1 : integer;
  attribute CH3_RX_OOB_CFG1 of inst : label is 16925124;
  attribute CH3_RX_PAD_CFG0 : integer;
  attribute CH3_RX_PAD_CFG0 of inst : label is 0;
  attribute CH3_RX_PAD_CFG1 : integer;
  attribute CH3_RX_PAD_CFG1 of inst : label is 272910714;
  attribute CH3_RX_PCS_CFG0 : integer;
  attribute CH3_RX_PCS_CFG0 of inst : label is 674623792;
  attribute CH3_RX_PCS_CFG1 : integer;
  attribute CH3_RX_PCS_CFG1 of inst : label is 1812204543;
  attribute CH3_RX_PCS_CFG2 : integer;
  attribute CH3_RX_PCS_CFG2 of inst : label is 1073742049;
  attribute CH3_RX_PCS_CFG3 : integer;
  attribute CH3_RX_PCS_CFG3 of inst : label is 471404303;
  attribute CH3_RX_PCS_CFG4 : integer;
  attribute CH3_RX_PCS_CFG4 of inst : label is 1115725826;
  attribute CH3_RX_PHALIGN_CFG0 : integer;
  attribute CH3_RX_PHALIGN_CFG0 of inst : label is 3;
  attribute CH3_RX_PHALIGN_CFG1 : integer;
  attribute CH3_RX_PHALIGN_CFG1 of inst : label is 8617984;
  attribute CH3_RX_PHALIGN_CFG2 : integer;
  attribute CH3_RX_PHALIGN_CFG2 of inst : label is 117248;
  attribute CH3_RX_PHALIGN_CFG3 : integer;
  attribute CH3_RX_PHALIGN_CFG3 of inst : label is 229376;
  attribute CH3_RX_PHALIGN_CFG4 : integer;
  attribute CH3_RX_PHALIGN_CFG4 of inst : label is 522;
  attribute CH3_RX_PHALIGN_CFG5 : integer;
  attribute CH3_RX_PHALIGN_CFG5 of inst : label is 50462720;
  attribute CH3_SIM_MODE : string;
  attribute CH3_SIM_MODE of inst : label is "FAST";
  attribute CH3_SIM_RECEIVER_DETECT_PASS : string;
  attribute CH3_SIM_RECEIVER_DETECT_PASS of inst : label is "TRUE";
  attribute CH3_SIM_RESET_SPEEDUP : string;
  attribute CH3_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL : string;
  attribute CH3_SIM_TX_EIDLE_DRIVE_LEVEL of inst : label is "Z";
  attribute CH3_TXOUTCLK_FREQ : string;
  attribute CH3_TXOUTCLK_FREQ of inst : label is "390.625000";
  attribute CH3_TXOUTCLK_REF_FREQ : integer;
  attribute CH3_TXOUTCLK_REF_FREQ of inst : label is 125;
  attribute CH3_TXOUTCLK_REF_SOURCE : string;
  attribute CH3_TXOUTCLK_REF_SOURCE of inst : label is "HSCLK1_LCPLLGTREFCLK0";
  attribute CH3_TX_10G_CFG0 : integer;
  attribute CH3_TX_10G_CFG0 of inst : label is 0;
  attribute CH3_TX_10G_CFG1 : integer;
  attribute CH3_TX_10G_CFG1 of inst : label is 1073741824;
  attribute CH3_TX_10G_CFG2 : integer;
  attribute CH3_TX_10G_CFG2 of inst : label is 0;
  attribute CH3_TX_10G_CFG3 : integer;
  attribute CH3_TX_10G_CFG3 of inst : label is 0;
  attribute CH3_TX_ANA_CFG0 : integer;
  attribute CH3_TX_ANA_CFG0 of inst : label is 208;
  attribute CH3_TX_CRC_CFG0 : integer;
  attribute CH3_TX_CRC_CFG0 of inst : label is 30720;
  attribute CH3_TX_CRC_CFG1 : integer;
  attribute CH3_TX_CRC_CFG1 of inst : label is 505290270;
  attribute CH3_TX_CRC_CFG2 : integer;
  attribute CH3_TX_CRC_CFG2 of inst : label is 505290270;
  attribute CH3_TX_CRC_CFG3 : integer;
  attribute CH3_TX_CRC_CFG3 of inst : label is -1;
  attribute CH3_TX_DRV_CFG0 : integer;
  attribute CH3_TX_DRV_CFG0 of inst : label is 4194304;
  attribute CH3_TX_DRV_CFG1 : integer;
  attribute CH3_TX_DRV_CFG1 of inst : label is 6144;
  attribute CH3_TX_PCS_CFG0 : integer;
  attribute CH3_TX_PCS_CFG0 of inst : label is -2107637471;
  attribute CH3_TX_PCS_CFG1 : integer;
  attribute CH3_TX_PCS_CFG1 of inst : label is 674583932;
  attribute CH3_TX_PCS_CFG2 : integer;
  attribute CH3_TX_PCS_CFG2 of inst : label is 357954218;
  attribute CH3_TX_PCS_CFG3 : integer;
  attribute CH3_TX_PCS_CFG3 of inst : label is 1747587;
  attribute CH3_TX_PHALIGN_CFG0 : integer;
  attribute CH3_TX_PHALIGN_CFG0 of inst : label is 0;
  attribute CH3_TX_PHALIGN_CFG1 : integer;
  attribute CH3_TX_PHALIGN_CFG1 of inst : label is 290816;
  attribute CH3_TX_PHALIGN_CFG2 : integer;
  attribute CH3_TX_PHALIGN_CFG2 of inst : label is 229432;
  attribute CH3_TX_PHALIGN_CFG3 : integer;
  attribute CH3_TX_PHALIGN_CFG3 of inst : label is 0;
  attribute CH3_TX_PHALIGN_CFG4 : integer;
  attribute CH3_TX_PHALIGN_CFG4 of inst : label is 402653408;
  attribute CH3_TX_PHALIGN_CFG5 : integer;
  attribute CH3_TX_PHALIGN_CFG5 of inst : label is 128;
  attribute CH3_TX_PIPPM_CFG : integer;
  attribute CH3_TX_PIPPM_CFG of inst : label is 33554432;
  attribute CH3_TX_SER_CFG0 : integer;
  attribute CH3_TX_SER_CFG0 of inst : label is 0;
  attribute CHANNEL_BONDING_EN : string;
  attribute CHANNEL_BONDING_EN of inst : label is "";
  attribute CTRL_RSV_CFG0 : integer;
  attribute CTRL_RSV_CFG0 of inst : label is 24;
  attribute CTRL_RSV_CFG1 : integer;
  attribute CTRL_RSV_CFG1 of inst : label is 0;
  attribute EGW_CHANNEL_ORDERING : string;
  attribute EGW_CHANNEL_ORDERING of inst : label is "/jesd204_phy/gt_quad_base_0/TX0_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_TX0.0 /jesd204_phy/gt_quad_base_0/TX1_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_TX1.1 /jesd204_phy/gt_quad_base_0/RX0_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_RX0.0 /jesd204_phy/gt_quad_base_0/RX1_GT_IP_Interface system_gt_bridge_ip_0_0./jesd204_phy/gt_bridge_ip_0/GT_RX1.1";
  attribute EGW_COMP_NAME : string;
  attribute EGW_COMP_NAME of inst : label is "system_gt_quad_base_0_0";
  attribute EGW_IS_QUAD : string;
  attribute EGW_IS_QUAD of inst : label is "1";
  attribute EGW_REFCLK_LIST : string;
  attribute EGW_REFCLK_LIST of inst : label is "/ref_clk_q0";
  attribute ENABLE_APB3 : string;
  attribute ENABLE_APB3 of inst : label is "1'b1";
  attribute GT_REFCLK_INFO : string;
  attribute GT_REFCLK_INFO of inst : label is "refclk_PROT0_R0_102.400000046239_MHz_unique1";
  attribute HS0_LCPLL_IPS_PIN_EN : integer;
  attribute HS0_LCPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS0_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_LCPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS0_LCPLL_REFCLK_MAP0 : integer;
  attribute HS0_LCPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS0_LCPLL_REFCLK_MAP1 : integer;
  attribute HS0_LCPLL_REFCLK_MAP1 of inst : label is 1;
  attribute HS0_LCPLL_REFCLK_MAP2 : integer;
  attribute HS0_LCPLL_REFCLK_MAP2 of inst : label is 2;
  attribute HS0_LCPLL_REFCLK_MAP3 : integer;
  attribute HS0_LCPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS0_LCPLL_REFCLK_MAP4 : integer;
  attribute HS0_LCPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS0_LCPLL_REFCLK_MAP5 : integer;
  attribute HS0_LCPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS0_LCPLL_REFCLK_MAP6 : integer;
  attribute HS0_LCPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS0_LCPLL_REFCLK_MAP7 : integer;
  attribute HS0_LCPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HS0_RPLL_IPS_PIN_EN : integer;
  attribute HS0_RPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS0_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS0_RPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS0_RPLL_REFCLK_MAP0 : integer;
  attribute HS0_RPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS0_RPLL_REFCLK_MAP1 : integer;
  attribute HS0_RPLL_REFCLK_MAP1 of inst : label is 1;
  attribute HS0_RPLL_REFCLK_MAP2 : integer;
  attribute HS0_RPLL_REFCLK_MAP2 of inst : label is 2;
  attribute HS0_RPLL_REFCLK_MAP3 : integer;
  attribute HS0_RPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS0_RPLL_REFCLK_MAP4 : integer;
  attribute HS0_RPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS0_RPLL_REFCLK_MAP5 : integer;
  attribute HS0_RPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS0_RPLL_REFCLK_MAP6 : integer;
  attribute HS0_RPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS0_RPLL_REFCLK_MAP7 : integer;
  attribute HS0_RPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HS1_LCPLL_IPS_PIN_EN : integer;
  attribute HS1_LCPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS1_LCPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_LCPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS1_LCPLL_REFCLK_MAP0 : integer;
  attribute HS1_LCPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS1_LCPLL_REFCLK_MAP1 : integer;
  attribute HS1_LCPLL_REFCLK_MAP1 of inst : label is 2;
  attribute HS1_LCPLL_REFCLK_MAP2 : integer;
  attribute HS1_LCPLL_REFCLK_MAP2 of inst : label is 1;
  attribute HS1_LCPLL_REFCLK_MAP3 : integer;
  attribute HS1_LCPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS1_LCPLL_REFCLK_MAP4 : integer;
  attribute HS1_LCPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS1_LCPLL_REFCLK_MAP5 : integer;
  attribute HS1_LCPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS1_LCPLL_REFCLK_MAP6 : integer;
  attribute HS1_LCPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS1_LCPLL_REFCLK_MAP7 : integer;
  attribute HS1_LCPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HS1_RPLL_IPS_PIN_EN : integer;
  attribute HS1_RPLL_IPS_PIN_EN of inst : label is 0;
  attribute HS1_RPLL_IPS_REFCLK_SEL : integer;
  attribute HS1_RPLL_IPS_REFCLK_SEL of inst : label is 1;
  attribute HS1_RPLL_REFCLK_MAP0 : integer;
  attribute HS1_RPLL_REFCLK_MAP0 of inst : label is 0;
  attribute HS1_RPLL_REFCLK_MAP1 : integer;
  attribute HS1_RPLL_REFCLK_MAP1 of inst : label is 2;
  attribute HS1_RPLL_REFCLK_MAP2 : integer;
  attribute HS1_RPLL_REFCLK_MAP2 of inst : label is 1;
  attribute HS1_RPLL_REFCLK_MAP3 : integer;
  attribute HS1_RPLL_REFCLK_MAP3 of inst : label is 3;
  attribute HS1_RPLL_REFCLK_MAP4 : integer;
  attribute HS1_RPLL_REFCLK_MAP4 of inst : label is 4;
  attribute HS1_RPLL_REFCLK_MAP5 : integer;
  attribute HS1_RPLL_REFCLK_MAP5 of inst : label is 5;
  attribute HS1_RPLL_REFCLK_MAP6 : integer;
  attribute HS1_RPLL_REFCLK_MAP6 of inst : label is 6;
  attribute HS1_RPLL_REFCLK_MAP7 : integer;
  attribute HS1_RPLL_REFCLK_MAP7 of inst : label is 7;
  attribute HSCLK0_HSDIST_CFG : integer;
  attribute HSCLK0_HSDIST_CFG of inst : label is 65566;
  attribute HSCLK0_INSTANTIATED : integer;
  attribute HSCLK0_INSTANTIATED of inst : label is 1;
  attribute HSCLK0_LCPLL_CFG0 : integer;
  attribute HSCLK0_LCPLL_CFG0 of inst : label is 4210436;
  attribute HSCLK0_LCPLL_CFG1 : integer;
  attribute HSCLK0_LCPLL_CFG1 of inst : label is 68701952;
  attribute HSCLK0_LCPLL_CFG2 : integer;
  attribute HSCLK0_LCPLL_CFG2 of inst : label is -2109079032;
  attribute HSCLK0_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG0 of inst : label is -439055600;
  attribute HSCLK0_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK0_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK0_LCPLL_LGC_CFG2 of inst : label is 1114385;
  attribute HSCLK0_RPLL_CFG0 : integer;
  attribute HSCLK0_RPLL_CFG0 of inst : label is -2147450940;
  attribute HSCLK0_RPLL_CFG1 : integer;
  attribute HSCLK0_RPLL_CFG1 of inst : label is 132267816;
  attribute HSCLK0_RPLL_CFG2 : integer;
  attribute HSCLK0_RPLL_CFG2 of inst : label is 11740105;
  attribute HSCLK0_RPLL_LGC_CFG0 : integer;
  attribute HSCLK0_RPLL_LGC_CFG0 of inst : label is -439054960;
  attribute HSCLK0_RPLL_LGC_CFG1 : integer;
  attribute HSCLK0_RPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK0_RPLL_LGC_CFG2 : integer;
  attribute HSCLK0_RPLL_LGC_CFG2 of inst : label is 1114385;
  attribute HSCLK1_HSDIST_CFG : integer;
  attribute HSCLK1_HSDIST_CFG of inst : label is 30;
  attribute HSCLK1_INSTANTIATED : integer;
  attribute HSCLK1_INSTANTIATED of inst : label is 0;
  attribute HSCLK1_LCPLL_CFG0 : integer;
  attribute HSCLK1_LCPLL_CFG0 of inst : label is 4210436;
  attribute HSCLK1_LCPLL_CFG1 : integer;
  attribute HSCLK1_LCPLL_CFG1 of inst : label is 68701952;
  attribute HSCLK1_LCPLL_CFG2 : integer;
  attribute HSCLK1_LCPLL_CFG2 of inst : label is -2109537784;
  attribute HSCLK1_LCPLL_LGC_CFG0 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG0 of inst : label is -439055600;
  attribute HSCLK1_LCPLL_LGC_CFG1 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK1_LCPLL_LGC_CFG2 : integer;
  attribute HSCLK1_LCPLL_LGC_CFG2 of inst : label is 1114385;
  attribute HSCLK1_RPLL_CFG0 : integer;
  attribute HSCLK1_RPLL_CFG0 of inst : label is -2147450940;
  attribute HSCLK1_RPLL_CFG1 : integer;
  attribute HSCLK1_RPLL_CFG1 of inst : label is 132267816;
  attribute HSCLK1_RPLL_CFG2 : integer;
  attribute HSCLK1_RPLL_CFG2 of inst : label is 11740105;
  attribute HSCLK1_RPLL_LGC_CFG0 : integer;
  attribute HSCLK1_RPLL_LGC_CFG0 of inst : label is -439054960;
  attribute HSCLK1_RPLL_LGC_CFG1 : integer;
  attribute HSCLK1_RPLL_LGC_CFG1 of inst : label is -1810753408;
  attribute HSCLK1_RPLL_LGC_CFG2 : integer;
  attribute HSCLK1_RPLL_LGC_CFG2 of inst : label is 1114385;
  attribute IDLE : string;
  attribute IDLE of inst : label is "2'b00";
  attribute IS_GTYE5 : string;
  attribute IS_GTYE5 of inst : label is "1'b1";
  attribute IS_GTYP : string;
  attribute IS_GTYP of inst : label is "1'b0";
  attribute IS_KSB : string;
  attribute IS_KSB of inst : label is "1'b0";
  attribute LANEUSAGE : string;
  attribute LANEUSAGE of inst : label is "PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1 tx 0,1 rxrate PROT0.D1,PROT0.D1 rx 0,1}";
  attribute LANE_SATISFIED : string;
  attribute LANE_SATISFIED of inst : label is "1 {}";
  attribute LANE_SEL_DICT : string;
  attribute LANE_SEL_DICT of inst : label is "PROT0 {RX0 RX1 TX0 TX1} unconnected {RX2 RX3 TX2 TX3}";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of inst : label is "system_gt_quad_base_0_0.mem";
  attribute MSTCLK_SRC_DICT : string;
  attribute MSTCLK_SRC_DICT of inst : label is "TX 1,0,0,0 RX 1,0,0,0";
  attribute MST_RESET_CFG : integer;
  attribute MST_RESET_CFG of inst : label is 987234051;
  attribute PIN_CFG0 : integer;
  attribute PIN_CFG0 of inst : label is 17318425;
  attribute POR_CFG : integer;
  attribute POR_CFG of inst : label is 285440;
  attribute PROT0_SETTINGS : string;
  attribute PROT0_SETTINGS of inst : label is "LR0_SETTINGS {RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false TX_FRACN_OVRD false RX_FRACN_OVRD false RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 TX_LANE_DESKEW_HDMI_ENABLE false RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K 00000000 RX_CC_DISP 00000000 GT_DIRECTION DUPLEX TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT1_SETTINGS : string;
  attribute PROT1_SETTINGS of inst : label is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT2_SETTINGS : string;
  attribute PROT2_SETTINGS of inst : label is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT3_SETTINGS : string;
  attribute PROT3_SETTINGS of inst : label is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT4_SETTINGS : string;
  attribute PROT4_SETTINGS of inst : label is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT5_SETTINGS : string;
  attribute PROT5_SETTINGS of inst : label is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT6_SETTINGS : string;
  attribute PROT6_SETTINGS of inst : label is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROT7_SETTINGS : string;
  attribute PROT7_SETTINGS of inst : label is "LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }";
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED : string;
  attribute PROTO_IS_FABRIC_BRAMN_NEEDED of inst : label is "1'b0";
  attribute PROT_DUAL_OCCUPIED : string;
  attribute PROT_DUAL_OCCUPIED of inst : label is "PROT0 DUAL0";
  attribute PWR_RX0_SETTINGS : string;
  attribute PWR_RX0_SETTINGS of inst : label is "{LR0_SETTING {rx_data_rate=6.7584,rx_pll_type=LCPLL,rx_user_data_width=64,rx_int_data_width=64,rx_data_encoding=64B66B_ASYNC,rx_eq_mode=LPM,rx_oob_en=false,rx_pam_sel=NRZ,}                }";
  attribute PWR_RX1_SETTINGS : string;
  attribute PWR_RX1_SETTINGS of inst : label is "{LR0_SETTING {rx_data_rate=6.7584,rx_pll_type=LCPLL,rx_user_data_width=64,rx_int_data_width=64,rx_data_encoding=64B66B_ASYNC,rx_eq_mode=LPM,rx_oob_en=false,rx_pam_sel=NRZ,}                }";
  attribute PWR_RX2_SETTINGS : string;
  attribute PWR_RX2_SETTINGS of inst : label is "{}";
  attribute PWR_RX3_SETTINGS : string;
  attribute PWR_RX3_SETTINGS of inst : label is "{}";
  attribute PWR_RX_DEF_SETTINGS : string;
  attribute PWR_RX_DEF_SETTINGS of inst : label is "{LR0_SETTING {rx_data_rate=10.3125,rx_pll_type=LCPLL,rx_user_data_width=32,rx_int_data_width=32,rx_data_encoding=RAW,rx_eq_mode=AUTO,rx_oob_en=false,rx_pam_sel=NRZ,}}";
  attribute PWR_TX0_SETTINGS : string;
  attribute PWR_TX0_SETTINGS of inst : label is "{LR0_SETTING {tx_data_rate=6.7584,tx_pll_type=LCPLL,tx_user_data_width=64,tx_int_data_width=64,tx_data_encoding=64B66B_ASYNC,tx_pam_sel=NRZ,}                }";
  attribute PWR_TX1_SETTINGS : string;
  attribute PWR_TX1_SETTINGS of inst : label is "{LR0_SETTING {tx_data_rate=6.7584,tx_pll_type=LCPLL,tx_user_data_width=64,tx_int_data_width=64,tx_data_encoding=64B66B_ASYNC,tx_pam_sel=NRZ,}                }";
  attribute PWR_TX2_SETTINGS : string;
  attribute PWR_TX2_SETTINGS of inst : label is "{}";
  attribute PWR_TX3_SETTINGS : string;
  attribute PWR_TX3_SETTINGS of inst : label is "{}";
  attribute PWR_TX_DEF_SETTINGS : string;
  attribute PWR_TX_DEF_SETTINGS of inst : label is "{LR0_SETTING {tx_data_rate=10.3125,tx_pll_type=LCPLL,tx_user_data_width=32,tx_int_data_width=32,tx_data_encoding=RAW,tx_pam_sel=NRZ,}}";
  attribute QUAD_COMMON_SETTINGS : string;
  attribute QUAD_COMMON_SETTINGS of inst : label is "mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1 tx 0,1 rxrate PROT0.D1,PROT0.D1 rx 0,1}}";
  attribute QUAD_INSTANTIATED : integer;
  attribute QUAD_INSTANTIATED of inst : label is 1;
  attribute QUAD_PACK : string;
  attribute QUAD_PACK of inst : label is "";
  attribute QUAD_SIM_MODE : string;
  attribute QUAD_SIM_MODE of inst : label is "FAST";
  attribute QUAD_SIM_RESET_SPEEDUP : string;
  attribute QUAD_SIM_RESET_SPEEDUP of inst : label is "TRUE";
  attribute QUAD_USAGE : string;
  attribute QUAD_USAGE of inst : label is "TX_QUAD_CH {TXQuad_0_/jesd204_phy/gt_quad_base_0 {/jesd204_phy/gt_quad_base_0 system_gt_bridge_ip_0_0.IP_CH0,system_gt_bridge_ip_0_0.IP_CH1,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/jesd204_phy/gt_quad_base_0 {/jesd204_phy/gt_quad_base_0 system_gt_bridge_ip_0_0.IP_CH0,system_gt_bridge_ip_0_0.IP_CH1,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}";
  attribute RCALBG0_CFG0 : integer;
  attribute RCALBG0_CFG0 of inst : label is 976;
  attribute RCALBG0_CFG1 : integer;
  attribute RCALBG0_CFG1 of inst : label is 64;
  attribute RCALBG0_CFG2 : integer;
  attribute RCALBG0_CFG2 of inst : label is 0;
  attribute RCALBG0_CFG3 : integer;
  attribute RCALBG0_CFG3 of inst : label is -2147483646;
  attribute RCALBG0_CFG4 : integer;
  attribute RCALBG0_CFG4 of inst : label is 279;
  attribute RCALBG0_CFG5 : integer;
  attribute RCALBG0_CFG5 of inst : label is 691;
  attribute RCALBG1_CFG0 : integer;
  attribute RCALBG1_CFG0 of inst : label is 976;
  attribute RCALBG1_CFG1 : integer;
  attribute RCALBG1_CFG1 of inst : label is 64;
  attribute RCALBG1_CFG2 : integer;
  attribute RCALBG1_CFG2 of inst : label is 0;
  attribute RCALBG1_CFG3 : integer;
  attribute RCALBG1_CFG3 of inst : label is -2147483646;
  attribute RCALBG1_CFG4 : integer;
  attribute RCALBG1_CFG4 of inst : label is 279;
  attribute RCALBG1_CFG5 : integer;
  attribute RCALBG1_CFG5 of inst : label is 691;
  attribute REFCLK_SEL : string;
  attribute REFCLK_SEL of inst : label is "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_102.400000046239_MHz_unique1";
  attribute RXRSTDONE_DIST_SEL : integer;
  attribute RXRSTDONE_DIST_SEL of inst : label is 4146;
  attribute SIM_DEVICE : string;
  attribute SIM_DEVICE of inst : label is "VERSAL_AI_CORE";
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of inst : label is "2";
  attribute STAT_NPI_REG_LIST : string;
  attribute STAT_NPI_REG_LIST of inst : label is "3000:3004,3010:3014,3020:3024,3034:304C,3070:3098,30A8:30B4,30BC:30EC,30F4:3178,3180:3184,318C:3190,3198:31A4,31B0:31D8,31E0:31E8,31F0:3228,3230:3274,3280,3288,3294:329C,32A8:32AC,32B4,32BC:32E4,32FC,3430:3444,344C,3470:3498,34A8:34B4,34BC:34EC,34F4:3578,3580:3584,358C:3590,3598:35A4,35B0:35D8,35E0:35E8,35F0:3628,3630:3674,3680,3688,3694:369C,36A8:36AC,36B4,36BC:36E4,3834:383C,3848,3870:3898,38A8:38B4,38BC:38EC,38F4:3978,3980:3984,398C:3990,3998:39A4,39B0:39D8,39E0:39E8,39F0:3A28,3A30:3A74,3A80,3A88,3A94:3A9C,3AA8:3AAC,3AB4,3ABC:3AE4,3AFC,3C08,3C30:3C3C,3C48:3C4C,3C70:3C98,3CA8:3CB4,3CBC:3CEC,3CF4:3D78,3D80:3D84,3D8C:3D90,3D98:3DA4,3DB0:3DD8,3DE0:3DE8,3DF0:3E28,3E30:3E74,3E80,3E88,3E94:3E9C,3EA8:3EAC,3EB4,3EBC:3EE4";
  attribute TERMPROG_CFG : integer;
  attribute TERMPROG_CFG of inst : label is 0;
  attribute TLAST : string;
  attribute TLAST of inst : label is "2'b10";
  attribute TREADY : string;
  attribute TREADY of inst : label is "2'b01";
  attribute TXRSTDONE_DIST_SEL : integer;
  attribute TXRSTDONE_DIST_SEL of inst : label is 4146;
  attribute UB_CFG0 : integer;
  attribute UB_CFG0 of inst : label is 1933574144;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of GT_REFCLK0 : signal is "xilinx.com:signal:clock:1.0 GT_REFCLK0 CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of GT_REFCLK0 : signal is "XIL_INTERFACENAME GT_REFCLK0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of apb3clk : signal is "xilinx.com:signal:clock:1.0 apb3clk CLK";
  attribute X_INTERFACE_PARAMETER of apb3clk : signal is "XIL_INTERFACENAME apb3clk, FREQ_HZ 99999901, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of apb3penable : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PENABLE";
  attribute X_INTERFACE_INFO of apb3pready : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PREADY";
  attribute X_INTERFACE_INFO of apb3psel : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PSEL";
  attribute X_INTERFACE_INFO of apb3pslverr : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PSLVERR";
  attribute X_INTERFACE_INFO of apb3pwrite : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PWRITE";
  attribute X_INTERFACE_INFO of bgbypassb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgbypassb";
  attribute X_INTERFACE_INFO of bgmonitorenb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgmonitorenb";
  attribute X_INTERFACE_INFO of bgpdb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgpdb";
  attribute X_INTERFACE_INFO of bgrcalovrdenb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgrcalovrdenb";
  attribute X_INTERFACE_INFO of ch0_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch0_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch0_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch0_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch0_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch0_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch0_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch0_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch0_cfokovrdfinish : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cfokovrdfinish";
  attribute X_INTERFACE_INFO of ch0_cfokovrdpulse : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cfokovrdpulse";
  attribute X_INTERFACE_INFO of ch0_cfokovrdrdy0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cfokovrdrdy0";
  attribute X_INTERFACE_INFO of ch0_cfokovrdrdy1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cfokovrdrdy1";
  attribute X_INTERFACE_INFO of ch0_cfokovrdstart : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_cfokovrdstart";
  attribute X_INTERFACE_PARAMETER of ch0_cfokovrdstart : signal is "XIL_INTERFACENAME RX0_GT_IP_Interface, PARENT_ID system_gt_bridge_ip_0_0, CHNL_NUMBER 0, MASTERCLK_SRC 1, GT_DIRECTION DUPLEX, RX_SETTINGS LR0_SETTINGS {PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}, ADDITIONAL_QUAD_SETTINGS GT_TYPE GTY REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch0_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch0_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch0_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch0_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch0_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch0_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch0_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch0_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch0_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch0_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch0_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch0_iloreset : signal is "xilinx.com:signal:reset:1.0 ch0_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch0_iloreset : signal is "XIL_INTERFACENAME ch0_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch0_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch0_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch0_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch0_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch0_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch0_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch0_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch0_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch0_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch0_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch0_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch0_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch0_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch0_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch0_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch0_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch0_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch0_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch0_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch0_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch0_rxdccdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdccdone";
  attribute X_INTERFACE_INFO of ch0_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch0_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch0_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch0_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch0_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch0_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch0_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch0_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch0_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch0_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch0_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch0_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch0_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch0_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch0_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch0_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch0_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch0_rxosintstarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxosintstarted";
  attribute X_INTERFACE_INFO of ch0_rxosintstrobedone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxosintstrobedone";
  attribute X_INTERFACE_INFO of ch0_rxosintstrobestarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxosintstrobestarted";
  attribute X_INTERFACE_INFO of ch0_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX0_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_rxoutclk : signal is "XIL_INTERFACENAME RX0_OUTCLK, FREQ_HZ 102400000.0, IS_MASTER 1, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch0_rxoutclk";
  attribute X_INTERFACE_INFO of ch0_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch0_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch0_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch0_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch0_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch0_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch0_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch0_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch0_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch0_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch0_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch0_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch0_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch0_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch0_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch0_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch0_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch0_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch0_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch0_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch0_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch0_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch0_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch0_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch0_rxusrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 RX0_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_rxusrclk : signal is "XIL_INTERFACENAME RX0_USRCLK, FREQ_HZ 102400000.0, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch0_rxoutclk";
  attribute X_INTERFACE_INFO of ch0_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch0_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch0_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch0_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch0_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch0_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch0_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch0_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch0_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch0_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch0_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch0_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch0_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch0_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch0_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch0_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch0_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch0_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch0_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch0_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch0_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch0_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch0_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX0_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_txoutclk : signal is "XIL_INTERFACENAME TX0_OUTCLK, FREQ_HZ 102400000.0, IS_MASTER 1, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch0_txoutclk";
  attribute X_INTERFACE_INFO of ch0_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch0_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch0_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch0_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch0_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch0_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch0_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch0_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch0_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch0_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch0_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch0_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch0_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch0_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch0_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch0_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch0_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch0_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch0_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch0_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch0_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch0_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch0_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch0_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch0_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch0_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch0_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch0_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of ch0_txusrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 TX0_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch0_txusrclk : signal is "XIL_INTERFACENAME TX0_USRCLK, FREQ_HZ 102400000.0, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch0_txoutclk";
  attribute X_INTERFACE_INFO of ch1_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch1_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch1_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch1_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch1_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch1_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch1_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch1_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch1_cfokovrdfinish : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cfokovrdfinish";
  attribute X_INTERFACE_INFO of ch1_cfokovrdpulse : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cfokovrdpulse";
  attribute X_INTERFACE_INFO of ch1_cfokovrdrdy0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cfokovrdrdy0";
  attribute X_INTERFACE_INFO of ch1_cfokovrdrdy1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cfokovrdrdy1";
  attribute X_INTERFACE_INFO of ch1_cfokovrdstart : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_cfokovrdstart";
  attribute X_INTERFACE_PARAMETER of ch1_cfokovrdstart : signal is "XIL_INTERFACENAME RX1_GT_IP_Interface, PARENT_ID system_gt_bridge_ip_0_0, CHNL_NUMBER 1, MASTERCLK_SRC 0, GT_DIRECTION DUPLEX, RX_SETTINGS LR0_SETTINGS {PRESET GTY-JESD204_64B66B INTERNAL_PRESET JESD204_64B66B GT_TYPE GTY RX_LINE_RATE 6.7584 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 102.4 RX_ACTUAL_REFCLK_FREQUENCY 102.4 RX_FRACN_ENABLED true RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_ASYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 102.400 INS_LOSS_NYQ 12 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}, ADDITIONAL_QUAD_SETTINGS GT_TYPE GTY REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch1_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch1_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch1_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch1_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch1_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch1_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch1_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch1_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch1_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch1_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch1_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch1_iloreset : signal is "xilinx.com:signal:reset:1.0 ch1_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch1_iloreset : signal is "XIL_INTERFACENAME ch1_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch1_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch1_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch1_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch1_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch1_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch1_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch1_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch1_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch1_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch1_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch1_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch1_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch1_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch1_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch1_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch1_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch1_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch1_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch1_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch1_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch1_rxdccdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdccdone";
  attribute X_INTERFACE_INFO of ch1_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch1_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch1_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch1_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch1_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch1_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch1_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch1_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch1_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch1_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch1_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch1_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch1_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch1_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch1_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch1_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch1_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch1_rxosintstarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxosintstarted";
  attribute X_INTERFACE_INFO of ch1_rxosintstrobedone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxosintstrobedone";
  attribute X_INTERFACE_INFO of ch1_rxosintstrobestarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxosintstrobestarted";
  attribute X_INTERFACE_INFO of ch1_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX1_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch1_rxoutclk : signal is "XIL_INTERFACENAME RX1_OUTCLK, FREQ_HZ 102400000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch1_rxoutclk";
  attribute X_INTERFACE_INFO of ch1_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch1_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch1_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch1_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch1_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch1_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch1_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch1_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch1_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch1_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch1_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch1_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch1_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch1_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch1_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch1_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch1_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch1_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch1_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch1_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch1_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch1_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch1_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch1_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch1_rxusrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 RX1_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch1_rxusrclk : signal is "XIL_INTERFACENAME RX1_USRCLK, FREQ_HZ 102400000.0, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch0_rxoutclk";
  attribute X_INTERFACE_INFO of ch1_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch1_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch1_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch1_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch1_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch1_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch1_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch1_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch1_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch1_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch1_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch1_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch1_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch1_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch1_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch1_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch1_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch1_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch1_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch1_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch1_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch1_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch1_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX1_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch1_txoutclk : signal is "XIL_INTERFACENAME TX1_OUTCLK, FREQ_HZ 102400000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch1_txoutclk";
  attribute X_INTERFACE_INFO of ch1_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch1_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch1_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch1_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch1_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch1_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch1_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch1_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch1_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch1_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch1_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch1_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch1_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch1_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch1_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch1_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch1_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch1_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch1_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch1_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch1_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch1_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch1_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch1_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch1_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch1_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch1_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch1_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of ch1_txusrclk : signal is "xilinx.com:signal:gt_usrclk:1.0 TX1_USRCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch1_txusrclk : signal is "XIL_INTERFACENAME TX1_USRCLK, FREQ_HZ 102400000.0, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch0_txoutclk";
  attribute X_INTERFACE_INFO of ch2_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch2_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch2_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch2_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch2_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch2_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch2_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch2_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch2_cfokovrdfinish : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cfokovrdfinish";
  attribute X_INTERFACE_INFO of ch2_cfokovrdpulse : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cfokovrdpulse";
  attribute X_INTERFACE_INFO of ch2_cfokovrdrdy0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cfokovrdrdy0";
  attribute X_INTERFACE_INFO of ch2_cfokovrdrdy1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cfokovrdrdy1";
  attribute X_INTERFACE_INFO of ch2_cfokovrdstart : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_cfokovrdstart";
  attribute X_INTERFACE_PARAMETER of ch2_cfokovrdstart : signal is "XIL_INTERFACENAME RX2_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC 0, GT_DIRECTION DUPLEX, RX_SETTINGS GT_Settings, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch2_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch2_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch2_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch2_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch2_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch2_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch2_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch2_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch2_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch2_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch2_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch2_iloreset : signal is "xilinx.com:signal:reset:1.0 ch2_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch2_iloreset : signal is "XIL_INTERFACENAME ch2_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch2_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch2_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch2_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch2_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch2_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch2_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch2_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch2_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch2_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch2_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch2_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch2_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch2_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch2_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch2_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch2_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch2_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch2_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch2_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch2_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch2_rxdccdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdccdone";
  attribute X_INTERFACE_INFO of ch2_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch2_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch2_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch2_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch2_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch2_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch2_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch2_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch2_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch2_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch2_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch2_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch2_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch2_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch2_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch2_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch2_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch2_rxosintstarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxosintstarted";
  attribute X_INTERFACE_INFO of ch2_rxosintstrobedone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxosintstrobedone";
  attribute X_INTERFACE_INFO of ch2_rxosintstrobestarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxosintstrobestarted";
  attribute X_INTERFACE_INFO of ch2_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX2_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch2_rxoutclk : signal is "XIL_INTERFACENAME RX2_OUTCLK, FREQ_HZ 390625000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch2_rxoutclk";
  attribute X_INTERFACE_INFO of ch2_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch2_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch2_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch2_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch2_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch2_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch2_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch2_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch2_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch2_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch2_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch2_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch2_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch2_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch2_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch2_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch2_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch2_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch2_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch2_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch2_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch2_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch2_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch2_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch2_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch2_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch2_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch2_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch2_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch2_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch2_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch2_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch2_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch2_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch2_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch2_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch2_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch2_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch2_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch2_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch2_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch2_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch2_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch2_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch2_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch2_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch2_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX2_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch2_txoutclk : signal is "XIL_INTERFACENAME TX2_OUTCLK, FREQ_HZ 390625000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch2_txoutclk";
  attribute X_INTERFACE_INFO of ch2_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch2_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch2_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch2_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch2_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch2_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch2_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch2_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch2_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch2_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch2_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch2_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch2_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch2_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch2_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch2_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch2_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch2_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch2_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch2_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch2_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch2_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch2_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch2_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch2_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch2_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch2_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch2_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of ch3_bufgtce : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtce";
  attribute X_INTERFACE_INFO of ch3_bufgtrst : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtrst";
  attribute X_INTERFACE_INFO of ch3_cdrbmcdrreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrbmcdrreq";
  attribute X_INTERFACE_INFO of ch3_cdrfreqos : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrfreqos";
  attribute X_INTERFACE_INFO of ch3_cdrincpctrl : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrincpctrl";
  attribute X_INTERFACE_INFO of ch3_cdrstepdir : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrstepdir";
  attribute X_INTERFACE_INFO of ch3_cdrstepsq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrstepsq";
  attribute X_INTERFACE_INFO of ch3_cdrstepsx : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cdrstepsx";
  attribute X_INTERFACE_INFO of ch3_cfokovrdfinish : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cfokovrdfinish";
  attribute X_INTERFACE_INFO of ch3_cfokovrdpulse : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cfokovrdpulse";
  attribute X_INTERFACE_INFO of ch3_cfokovrdrdy0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cfokovrdrdy0";
  attribute X_INTERFACE_INFO of ch3_cfokovrdrdy1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cfokovrdrdy1";
  attribute X_INTERFACE_INFO of ch3_cfokovrdstart : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_cfokovrdstart";
  attribute X_INTERFACE_PARAMETER of ch3_cfokovrdstart : signal is "XIL_INTERFACENAME RX3_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC 0, GT_DIRECTION DUPLEX, RX_SETTINGS GT_Settings, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch3_clkrsvd0 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_clkrsvd0";
  attribute X_INTERFACE_INFO of ch3_clkrsvd1 : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_clkrsvd1";
  attribute X_INTERFACE_INFO of ch3_dmonfiforeset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonfiforeset";
  attribute X_INTERFACE_INFO of ch3_dmonitorclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonitorclk";
  attribute X_INTERFACE_INFO of ch3_dmonitoroutclk : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonitoroutclk";
  attribute X_INTERFACE_INFO of ch3_eyescandataerror : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_eyescandataerror";
  attribute X_INTERFACE_INFO of ch3_eyescanreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_eyescanreset";
  attribute X_INTERFACE_INFO of ch3_eyescantrigger : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_eyescantrigger";
  attribute X_INTERFACE_INFO of ch3_gtrxreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_gtrxreset";
  attribute X_INTERFACE_INFO of ch3_gttxreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_gttxreset";
  attribute X_INTERFACE_INFO of ch3_hsdppcsreset : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_hsdppcsreset";
  attribute X_INTERFACE_INFO of ch3_iloreset : signal is "xilinx.com:signal:reset:1.0 ch3_iloreset RST";
  attribute X_INTERFACE_PARAMETER of ch3_iloreset : signal is "XIL_INTERFACENAME ch3_iloreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch3_iloresetmask : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_iloresetmask";
  attribute X_INTERFACE_INFO of ch3_phyesmadaptsave : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_phyesmadaptsave";
  attribute X_INTERFACE_INFO of ch3_phyready : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_phyready";
  attribute X_INTERFACE_INFO of ch3_resetexception : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_resetexception";
  attribute X_INTERFACE_INFO of ch3_rxbyteisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxbyteisaligned";
  attribute X_INTERFACE_INFO of ch3_rxbyterealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxbyterealign";
  attribute X_INTERFACE_INFO of ch3_rxcdrhold : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrhold";
  attribute X_INTERFACE_INFO of ch3_rxcdrlock : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrlock";
  attribute X_INTERFACE_INFO of ch3_rxcdrovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrovrden";
  attribute X_INTERFACE_INFO of ch3_rxcdrphdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrphdone";
  attribute X_INTERFACE_INFO of ch3_rxcdrreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcdrreset";
  attribute X_INTERFACE_INFO of ch3_rxchanbondseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchanbondseq";
  attribute X_INTERFACE_INFO of ch3_rxchanisaligned : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchanisaligned";
  attribute X_INTERFACE_INFO of ch3_rxchanrealign : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchanrealign";
  attribute X_INTERFACE_INFO of ch3_rxcominitdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcominitdet";
  attribute X_INTERFACE_INFO of ch3_rxcommadet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcommadet";
  attribute X_INTERFACE_INFO of ch3_rxcomsasdet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcomsasdet";
  attribute X_INTERFACE_INFO of ch3_rxcomwakedet : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxcomwakedet";
  attribute X_INTERFACE_INFO of ch3_rxdapicodeovrden : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdapicodeovrden";
  attribute X_INTERFACE_INFO of ch3_rxdapicodereset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdapicodereset";
  attribute X_INTERFACE_INFO of ch3_rxdccdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdccdone";
  attribute X_INTERFACE_INFO of ch3_rxdlyalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdlyalignerr";
  attribute X_INTERFACE_INFO of ch3_rxdlyalignprog : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdlyalignprog";
  attribute X_INTERFACE_INFO of ch3_rxdlyalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdlyalignreq";
  attribute X_INTERFACE_INFO of ch3_rxelecidle : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxelecidle";
  attribute X_INTERFACE_INFO of ch3_rxeqtraining : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxeqtraining";
  attribute X_INTERFACE_INFO of ch3_rxfinealigndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxfinealigndone";
  attribute X_INTERFACE_INFO of ch3_rxgearboxslip : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxgearboxslip";
  attribute X_INTERFACE_INFO of ch3_rxlatclk : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxlatclk";
  attribute X_INTERFACE_INFO of ch3_rxlpmen : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxlpmen";
  attribute X_INTERFACE_INFO of ch3_rxmldchaindone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmldchaindone";
  attribute X_INTERFACE_INFO of ch3_rxmldchainreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmldchainreq";
  attribute X_INTERFACE_INFO of ch3_rxmlfinealignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmlfinealignreq";
  attribute X_INTERFACE_INFO of ch3_rxmstdatapathreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmstdatapathreset";
  attribute X_INTERFACE_INFO of ch3_rxmstreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmstreset";
  attribute X_INTERFACE_INFO of ch3_rxmstresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxmstresetdone";
  attribute X_INTERFACE_INFO of ch3_rxoobreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxoobreset";
  attribute X_INTERFACE_INFO of ch3_rxosintdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxosintdone";
  attribute X_INTERFACE_INFO of ch3_rxosintstarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxosintstarted";
  attribute X_INTERFACE_INFO of ch3_rxosintstrobedone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxosintstrobedone";
  attribute X_INTERFACE_INFO of ch3_rxosintstrobestarted : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxosintstrobestarted";
  attribute X_INTERFACE_INFO of ch3_rxoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 RX3_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch3_rxoutclk : signal is "XIL_INTERFACENAME RX3_OUTCLK, FREQ_HZ 390625000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch3_rxoutclk";
  attribute X_INTERFACE_INFO of ch3_rxphaligndone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphaligndone";
  attribute X_INTERFACE_INFO of ch3_rxphalignerr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphalignerr";
  attribute X_INTERFACE_INFO of ch3_rxphalignreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphalignreq";
  attribute X_INTERFACE_INFO of ch3_rxphdlypd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphdlypd";
  attribute X_INTERFACE_INFO of ch3_rxphdlyreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphdlyreset";
  attribute X_INTERFACE_INFO of ch3_rxphdlyresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphdlyresetdone";
  attribute X_INTERFACE_INFO of ch3_rxphsetinitdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphsetinitdone";
  attribute X_INTERFACE_INFO of ch3_rxphsetinitreq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphsetinitreq";
  attribute X_INTERFACE_INFO of ch3_rxphshift180 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphshift180";
  attribute X_INTERFACE_INFO of ch3_rxphshift180done : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphshift180done";
  attribute X_INTERFACE_INFO of ch3_rxpmaresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpmaresetdone";
  attribute X_INTERFACE_INFO of ch3_rxpolarity : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpolarity";
  attribute X_INTERFACE_INFO of ch3_rxprbscntreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbscntreset";
  attribute X_INTERFACE_INFO of ch3_rxprbserr : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbserr";
  attribute X_INTERFACE_INFO of ch3_rxprbslocked : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbslocked";
  attribute X_INTERFACE_INFO of ch3_rxprogdivreset : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprogdivreset";
  attribute X_INTERFACE_INFO of ch3_rxprogdivresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprogdivresetdone";
  attribute X_INTERFACE_INFO of ch3_rxresetdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxresetdone";
  attribute X_INTERFACE_INFO of ch3_rxslide : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxslide";
  attribute X_INTERFACE_INFO of ch3_rxsliderdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxsliderdy";
  attribute X_INTERFACE_INFO of ch3_rxsyncallin : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxsyncallin";
  attribute X_INTERFACE_INFO of ch3_rxsyncdone : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxsyncdone";
  attribute X_INTERFACE_INFO of ch3_rxtermination : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxtermination";
  attribute X_INTERFACE_INFO of ch3_rxuserrdy : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxuserrdy";
  attribute X_INTERFACE_INFO of ch3_rxvalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxvalid";
  attribute X_INTERFACE_INFO of ch3_tx10gstat : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_tx10gstat";
  attribute X_INTERFACE_INFO of ch3_txcomfinish : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcomfinish";
  attribute X_INTERFACE_INFO of ch3_txcominit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcominit";
  attribute X_INTERFACE_INFO of ch3_txcomsas : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcomsas";
  attribute X_INTERFACE_INFO of ch3_txcomwake : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txcomwake";
  attribute X_INTERFACE_INFO of ch3_txdapicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdapicodeovrden";
  attribute X_INTERFACE_INFO of ch3_txdapicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdapicodereset";
  attribute X_INTERFACE_INFO of ch3_txdccdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdccdone";
  attribute X_INTERFACE_INFO of ch3_txdetectrx : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdetectrx";
  attribute X_INTERFACE_INFO of ch3_txdlyalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdlyalignerr";
  attribute X_INTERFACE_INFO of ch3_txdlyalignprog : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdlyalignprog";
  attribute X_INTERFACE_INFO of ch3_txdlyalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdlyalignreq";
  attribute X_INTERFACE_INFO of ch3_txelecidle : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txelecidle";
  attribute X_INTERFACE_INFO of ch3_txinhibit : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txinhibit";
  attribute X_INTERFACE_INFO of ch3_txlatclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txlatclk";
  attribute X_INTERFACE_INFO of ch3_txmldchaindone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmldchaindone";
  attribute X_INTERFACE_INFO of ch3_txmldchainreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmldchainreq";
  attribute X_INTERFACE_INFO of ch3_txmstdatapathreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmstdatapathreset";
  attribute X_INTERFACE_INFO of ch3_txmstreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmstreset";
  attribute X_INTERFACE_INFO of ch3_txmstresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmstresetdone";
  attribute X_INTERFACE_INFO of ch3_txoneszeros : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txoneszeros";
  attribute X_INTERFACE_INFO of ch3_txoutclk : signal is "xilinx.com:signal:gt_outclk:1.0 TX3_OUTCLK CLK";
  attribute X_INTERFACE_PARAMETER of ch3_txoutclk : signal is "XIL_INTERFACENAME TX3_OUTCLK, FREQ_HZ 390625000.0, IS_MASTER false, PARENT_ID undef, PHASE 0.0, CLK_DOMAIN system_gt_quad_base_0_0_ch3_txoutclk";
  attribute X_INTERFACE_INFO of ch3_txpausedelayalign : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpausedelayalign";
  attribute X_INTERFACE_INFO of ch3_txpcsresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpcsresetmask";
  attribute X_INTERFACE_INFO of ch3_txphaligndone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphaligndone";
  attribute X_INTERFACE_INFO of ch3_txphalignerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignerr";
  attribute X_INTERFACE_INFO of ch3_txphalignoutrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignoutrsvd";
  attribute X_INTERFACE_INFO of ch3_txphalignreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignreq";
  attribute X_INTERFACE_INFO of ch3_txphdlypd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlypd";
  attribute X_INTERFACE_INFO of ch3_txphdlyreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlyreset";
  attribute X_INTERFACE_INFO of ch3_txphdlyresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlyresetdone";
  attribute X_INTERFACE_INFO of ch3_txphdlytstclk : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphdlytstclk";
  attribute X_INTERFACE_INFO of ch3_txphsetinitdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphsetinitdone";
  attribute X_INTERFACE_INFO of ch3_txphsetinitreq : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphsetinitreq";
  attribute X_INTERFACE_INFO of ch3_txphshift180 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphshift180";
  attribute X_INTERFACE_INFO of ch3_txphshift180done : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphshift180done";
  attribute X_INTERFACE_INFO of ch3_txpicodeovrden : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpicodeovrden";
  attribute X_INTERFACE_INFO of ch3_txpicodereset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpicodereset";
  attribute X_INTERFACE_INFO of ch3_txpippmen : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpippmen";
  attribute X_INTERFACE_INFO of ch3_txpisopd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpisopd";
  attribute X_INTERFACE_INFO of ch3_txpmaresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpmaresetdone";
  attribute X_INTERFACE_INFO of ch3_txpolarity : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpolarity";
  attribute X_INTERFACE_INFO of ch3_txprbsforceerr : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprbsforceerr";
  attribute X_INTERFACE_INFO of ch3_txprogdivreset : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprogdivreset";
  attribute X_INTERFACE_INFO of ch3_txprogdivresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprogdivresetdone";
  attribute X_INTERFACE_INFO of ch3_txresetdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txresetdone";
  attribute X_INTERFACE_INFO of ch3_txswing : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txswing";
  attribute X_INTERFACE_INFO of ch3_txsyncallin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txsyncallin";
  attribute X_INTERFACE_INFO of ch3_txsyncdone : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txsyncdone";
  attribute X_INTERFACE_INFO of ch3_txuserrdy : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txuserrdy";
  attribute X_INTERFACE_INFO of correcterr : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG correcterr";
  attribute X_INTERFACE_INFO of debugtraceclk : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtraceclk";
  attribute X_INTERFACE_INFO of debugtraceready : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtraceready";
  attribute X_INTERFACE_INFO of debugtracetvalid : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtracetvalid";
  attribute X_INTERFACE_INFO of hsclk0_lcpllclkrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLCLKRSVD0";
  attribute X_INTERFACE_INFO of hsclk0_lcpllclkrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLCLKRSVD1";
  attribute X_INTERFACE_INFO of hsclk0_lcpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_lcpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLPD";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk0_lcpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk0_lcpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk0_lcpllreset : signal is "XIL_INTERFACENAME hsclk0_lcpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk0_lcpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk0_lcpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk0_rpllclkrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLCLKRSVD0";
  attribute X_INTERFACE_INFO of hsclk0_rpllclkrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLCLKRSVD1";
  attribute X_INTERFACE_INFO of hsclk0_rpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_rpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLPD";
  attribute X_INTERFACE_INFO of hsclk0_rpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk0_rpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk0_rpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk0_rpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk0_rpllreset : signal is "XIL_INTERFACENAME hsclk0_rpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk0_rpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk0_rpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk0_rxrecclkout0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RXRECCLKOUT0";
  attribute X_INTERFACE_INFO of hsclk0_rxrecclkout1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RXRECCLKOUT1";
  attribute X_INTERFACE_INFO of hsclk1_lcpllclkrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLCLKRSVD0";
  attribute X_INTERFACE_INFO of hsclk1_lcpllclkrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLCLKRSVD1";
  attribute X_INTERFACE_INFO of hsclk1_lcpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_lcpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLPD";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk1_lcpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk1_lcpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk1_lcpllreset : signal is "XIL_INTERFACENAME hsclk1_lcpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk1_lcpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk1_lcpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk1_rpllclkrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLCLKRSVD0";
  attribute X_INTERFACE_INFO of hsclk1_rpllclkrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLCLKRSVD1";
  attribute X_INTERFACE_INFO of hsclk1_rpllfbclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLFBCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_rpllpd : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLPD";
  attribute X_INTERFACE_INFO of hsclk1_rpllrefclklost : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLREFCLKLOST";
  attribute X_INTERFACE_INFO of hsclk1_rpllrefclkmonitor : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLREFCLKMONITOR";
  attribute X_INTERFACE_INFO of hsclk1_rpllreset : signal is "xilinx.com:signal:reset:1.0 hsclk1_rpllreset RST";
  attribute X_INTERFACE_PARAMETER of hsclk1_rpllreset : signal is "XIL_INTERFACENAME hsclk1_rpllreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hsclk1_rpllresetbypassmode : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLRESETBYPASSMODE";
  attribute X_INTERFACE_INFO of hsclk1_rpllsdmtoggle : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLSDMTOGGLE";
  attribute X_INTERFACE_INFO of hsclk1_rxrecclkout0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RXRECCLKOUT0";
  attribute X_INTERFACE_INFO of hsclk1_rxrecclkout1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RXRECCLKOUT1";
  attribute X_INTERFACE_INFO of rcalenb : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG rcalenb";
  attribute X_INTERFACE_INFO of refclk0_clktestsig : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk0_clktestsig";
  attribute X_INTERFACE_INFO of refclk0_clktestsigint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk0_clktestsigint";
  attribute X_INTERFACE_INFO of refclk0_gtrefclkpdint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk0_gtrefclkpdint";
  attribute X_INTERFACE_INFO of refclk1_clktestsig : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk1_clktestsig";
  attribute X_INTERFACE_INFO of refclk1_clktestsigint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk1_clktestsigint";
  attribute X_INTERFACE_INFO of refclk1_gtrefclkpdint : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG refclk1_gtrefclkpdint";
  attribute X_INTERFACE_INFO of rxmarginclk : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginclk";
  attribute X_INTERFACE_INFO of rxmarginreqack : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqack";
  attribute X_INTERFACE_INFO of rxmarginreqreq : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqreq";
  attribute X_INTERFACE_INFO of rxmarginresack : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginresack";
  attribute X_INTERFACE_INFO of rxmarginresreq : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginresreq";
  attribute X_INTERFACE_INFO of trigackin0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigackin0";
  attribute X_INTERFACE_INFO of trigackout0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigackout0";
  attribute X_INTERFACE_INFO of trigin0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigin0";
  attribute X_INTERFACE_INFO of trigout0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG trigout0";
  attribute X_INTERFACE_INFO of ubenable : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubenable";
  attribute X_INTERFACE_INFO of ubinterrupt : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubinterrupt";
  attribute X_INTERFACE_INFO of ubiolmbrst : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubiolmbrst";
  attribute X_INTERFACE_INFO of ubmbrst : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubmbrst";
  attribute X_INTERFACE_INFO of ubrxuart : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubrxuart";
  attribute X_INTERFACE_INFO of ubtxuart : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubtxuart";
  attribute X_INTERFACE_INFO of uncorrecterr : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG uncorrecterr";
  attribute X_INTERFACE_INFO of apb3paddr : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PADDR";
  attribute X_INTERFACE_INFO of apb3prdata : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PRDATA";
  attribute X_INTERFACE_INFO of apb3pwdata : signal is "xilinx.com:interface:apb:1.0 APB3_INTF PWDATA";
  attribute X_INTERFACE_INFO of bgrcalovrd : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG bgrcalovrd";
  attribute X_INTERFACE_INFO of ch0_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch0_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch0_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT0_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch0_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch0_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch0_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch0_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch0_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch0_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch0_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch0_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch0_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch0_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch0_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch0_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch0_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch0_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch0_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch0_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch0_rxdataextendrsvd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdataextendrsvd";
  attribute X_INTERFACE_INFO of ch0_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch0_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch0_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch0_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch0_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch0_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch0_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch0_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch0_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch0_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch0_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch0_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX0_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch0_tstin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH0_DEBUG ch_tstin";
  attribute X_INTERFACE_INFO of ch0_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch0_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch0_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch0_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch0_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch0_txdataextendrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdataextendrsvd";
  attribute X_INTERFACE_PARAMETER of ch0_txdataextendrsvd : signal is "XIL_INTERFACENAME TX0_GT_IP_Interface, PARENT_ID system_gt_bridge_ip_0_0, CHNL_NUMBER 0, MASTERCLK_SRC 1, GT_DIRECTION DUPLEX, TX_SETTINGS LR0_SETTINGS {TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}, ADDITIONAL_QUAD_SETTINGS GT_TYPE GTY REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch0_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch0_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch0_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch0_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch0_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch0_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch0_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch0_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch0_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch0_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch0_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch0_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch0_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch0_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch0_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX0_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ch1_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch1_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch1_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT1_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch1_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch1_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch1_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch1_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch1_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch1_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch1_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch1_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch1_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch1_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch1_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch1_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch1_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch1_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch1_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch1_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch1_rxdataextendrsvd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdataextendrsvd";
  attribute X_INTERFACE_INFO of ch1_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch1_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch1_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch1_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch1_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch1_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch1_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch1_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch1_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch1_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch1_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch1_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX1_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch1_tstin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH1_DEBUG ch_tstin";
  attribute X_INTERFACE_INFO of ch1_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch1_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch1_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch1_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch1_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch1_txdataextendrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdataextendrsvd";
  attribute X_INTERFACE_PARAMETER of ch1_txdataextendrsvd : signal is "XIL_INTERFACENAME TX1_GT_IP_Interface, PARENT_ID system_gt_bridge_ip_0_0, CHNL_NUMBER 1, MASTERCLK_SRC 0, GT_DIRECTION DUPLEX, TX_SETTINGS LR0_SETTINGS {TX_LINE_RATE 6.7584 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 102.4 TX_ACTUAL_REFCLK_FREQUENCY 102.4 TX_FRACN_ENABLED true TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_ASYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 102.400 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}, ADDITIONAL_QUAD_SETTINGS GT_TYPE GTY REG_CONF_INTF APB3_INTF BYPASS_DRC_58G false, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch1_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch1_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch1_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch1_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch1_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch1_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch1_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch1_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch1_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch1_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch1_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch1_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch1_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch1_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch1_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX1_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ch2_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch2_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch2_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT2_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch2_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch2_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch2_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch2_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch2_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch2_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch2_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch2_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch2_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch2_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch2_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch2_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch2_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch2_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch2_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch2_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch2_rxdataextendrsvd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdataextendrsvd";
  attribute X_INTERFACE_INFO of ch2_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch2_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch2_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch2_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch2_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch2_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch2_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch2_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch2_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch2_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch2_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch2_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX2_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch2_tstin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH2_DEBUG ch_tstin";
  attribute X_INTERFACE_INFO of ch2_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch2_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch2_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch2_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch2_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch2_txdataextendrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdataextendrsvd";
  attribute X_INTERFACE_PARAMETER of ch2_txdataextendrsvd : signal is "XIL_INTERFACENAME TX2_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC 0, GT_DIRECTION DUPLEX, TX_SETTINGS GT_Settings, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch2_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch2_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch2_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch2_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch2_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch2_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch2_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch2_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch2_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch2_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch2_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch2_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch2_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch2_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch2_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX2_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ch3_bufgtcemask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtcemask";
  attribute X_INTERFACE_INFO of ch3_bufgtdiv : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtdiv";
  attribute X_INTERFACE_INFO of ch3_bufgtrstmask : signal is "xilinx.com:interface:gt_bufgt:1.0 GT3_BUFGT ch_bufgtrstmask";
  attribute X_INTERFACE_INFO of ch3_dmonitorout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_dmonitorout";
  attribute X_INTERFACE_INFO of ch3_gtrsvd : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_gtrsvd";
  attribute X_INTERFACE_INFO of ch3_loopback : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_loopback";
  attribute X_INTERFACE_INFO of ch3_pcsrsvdin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_pcsrsvdin";
  attribute X_INTERFACE_INFO of ch3_pcsrsvdout : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_pcsrsvdout";
  attribute X_INTERFACE_INFO of ch3_pinrsvdas : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_pinrsvdas";
  attribute X_INTERFACE_INFO of ch3_rx10gstat : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rx10gstat";
  attribute X_INTERFACE_INFO of ch3_rxbufstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxbufstatus";
  attribute X_INTERFACE_INFO of ch3_rxchbondi : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchbondi";
  attribute X_INTERFACE_INFO of ch3_rxchbondo : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxchbondo";
  attribute X_INTERFACE_INFO of ch3_rxclkcorcnt : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxclkcorcnt";
  attribute X_INTERFACE_INFO of ch3_rxctrl0 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl0";
  attribute X_INTERFACE_INFO of ch3_rxctrl1 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl1";
  attribute X_INTERFACE_INFO of ch3_rxctrl2 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl2";
  attribute X_INTERFACE_INFO of ch3_rxctrl3 : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxctrl3";
  attribute X_INTERFACE_INFO of ch3_rxdata : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdata";
  attribute X_INTERFACE_INFO of ch3_rxdataextendrsvd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdataextendrsvd";
  attribute X_INTERFACE_INFO of ch3_rxdatavalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxdatavalid";
  attribute X_INTERFACE_INFO of ch3_rxheader : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxheader";
  attribute X_INTERFACE_INFO of ch3_rxheadervalid : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxheadervalid";
  attribute X_INTERFACE_INFO of ch3_rxpcsresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpcsresetmask";
  attribute X_INTERFACE_INFO of ch3_rxpd : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpd";
  attribute X_INTERFACE_INFO of ch3_rxphalignresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxphalignresetmask";
  attribute X_INTERFACE_INFO of ch3_rxpmaresetmask : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxpmaresetmask";
  attribute X_INTERFACE_INFO of ch3_rxprbssel : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxprbssel";
  attribute X_INTERFACE_INFO of ch3_rxrate : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxrate";
  attribute X_INTERFACE_INFO of ch3_rxresetmode : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxresetmode";
  attribute X_INTERFACE_INFO of ch3_rxstartofseq : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxstartofseq";
  attribute X_INTERFACE_INFO of ch3_rxstatus : signal is "xilinx.com:interface:gt_rx_interface:1.0 RX3_GT_IP_Interface ch_rxstatus";
  attribute X_INTERFACE_INFO of ch3_tstin : signal is "xilinx.com:interface:gt_channel_debug:1.0 CH3_DEBUG ch_tstin";
  attribute X_INTERFACE_INFO of ch3_txbufstatus : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txbufstatus";
  attribute X_INTERFACE_INFO of ch3_txctrl0 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txctrl0";
  attribute X_INTERFACE_INFO of ch3_txctrl1 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txctrl1";
  attribute X_INTERFACE_INFO of ch3_txctrl2 : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txctrl2";
  attribute X_INTERFACE_INFO of ch3_txdata : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdata";
  attribute X_INTERFACE_INFO of ch3_txdataextendrsvd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdataextendrsvd";
  attribute X_INTERFACE_PARAMETER of ch3_txdataextendrsvd : signal is "XIL_INTERFACENAME TX3_GT_IP_Interface, PARENT_ID undef, CHNL_NUMBER undef, MASTERCLK_SRC 0, GT_DIRECTION DUPLEX, TX_SETTINGS GT_Settings, ADDITIONAL_QUAD_SETTINGS undef, ADDITIONAL_CONFIG_FILE no_addn_file_loaded, ADDITIONAL_CONFIG_ENABLE false";
  attribute X_INTERFACE_INFO of ch3_txdeemph : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdeemph";
  attribute X_INTERFACE_INFO of ch3_txdiffctrl : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txdiffctrl";
  attribute X_INTERFACE_INFO of ch3_txheader : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txheader";
  attribute X_INTERFACE_INFO of ch3_txmaincursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmaincursor";
  attribute X_INTERFACE_INFO of ch3_txmargin : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txmargin";
  attribute X_INTERFACE_INFO of ch3_txpd : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpd";
  attribute X_INTERFACE_INFO of ch3_txphalignresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txphalignresetmask";
  attribute X_INTERFACE_INFO of ch3_txpippmstepsize : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpippmstepsize";
  attribute X_INTERFACE_INFO of ch3_txpmaresetmask : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpmaresetmask";
  attribute X_INTERFACE_INFO of ch3_txpostcursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txpostcursor";
  attribute X_INTERFACE_INFO of ch3_txprbssel : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprbssel";
  attribute X_INTERFACE_INFO of ch3_txprecursor : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txprecursor";
  attribute X_INTERFACE_INFO of ch3_txrate : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txrate";
  attribute X_INTERFACE_INFO of ch3_txresetmode : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txresetmode";
  attribute X_INTERFACE_INFO of ch3_txsequence : signal is "xilinx.com:interface:gt_tx_interface:1.0 TX3_GT_IP_Interface ch_txsequence";
  attribute X_INTERFACE_INFO of ctrlrsvdin0 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ctrlrsvdin0";
  attribute X_INTERFACE_INFO of ctrlrsvdin1 : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ctrlrsvdin1";
  attribute X_INTERFACE_INFO of ctrlrsvdout : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ctrlrsvdout";
  attribute X_INTERFACE_INFO of debugtracetdata : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG debugtracedata";
  attribute X_INTERFACE_INFO of gpi : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG gpi";
  attribute X_INTERFACE_INFO of gpo : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG gpo";
  attribute X_INTERFACE_INFO of hsclk0_lcpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk0_lcpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLRSVD0";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLRSVD1";
  attribute X_INTERFACE_INFO of hsclk0_lcpllrsvdout : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLRSVDOUT";
  attribute X_INTERFACE_INFO of hsclk0_lcpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_LCPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk0_rpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk0_rpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk0_rpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk0_rpllrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLRSVD0";
  attribute X_INTERFACE_INFO of hsclk0_rpllrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLRSVD1";
  attribute X_INTERFACE_INFO of hsclk0_rpllrsvdout : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLRSVDOUT";
  attribute X_INTERFACE_INFO of hsclk0_rpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK0_DEBUG HSCLK_RPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk0_rxrecclksel : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG hsclk0_rxrecclksel";
  attribute X_INTERFACE_INFO of hsclk1_lcpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk1_lcpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLRSVD0";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLRSVD1";
  attribute X_INTERFACE_INFO of hsclk1_lcpllrsvdout : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLRSVDOUT";
  attribute X_INTERFACE_INFO of hsclk1_lcpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_LCPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk1_rpllfbdiv : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLFBDIV";
  attribute X_INTERFACE_INFO of hsclk1_rpllrefclksel : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLREFCLKSEL";
  attribute X_INTERFACE_INFO of hsclk1_rpllresetmask : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLRESETMASK";
  attribute X_INTERFACE_INFO of hsclk1_rpllrsvd0 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLRSVD0";
  attribute X_INTERFACE_INFO of hsclk1_rpllrsvd1 : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLRSVD1";
  attribute X_INTERFACE_INFO of hsclk1_rpllrsvdout : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLRSVDOUT";
  attribute X_INTERFACE_INFO of hsclk1_rpllsdmdata : signal is "xilinx.com:interface:gt_hsclk_debug:1.0 HSCLK1_DEBUG HSCLK_RPLLSDMDATA";
  attribute X_INTERFACE_INFO of hsclk1_rxrecclksel : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG hsclk1_rxrecclksel";
  attribute X_INTERFACE_INFO of pipenorthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT PIPENORTHIN";
  attribute X_INTERFACE_INFO of pipenorthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN PIPENORTHIN";
  attribute X_INTERFACE_INFO of pipesouthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN PIPESOUTHOUT";
  attribute X_INTERFACE_INFO of pipesouthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT PIPESOUTHOUT";
  attribute X_INTERFACE_INFO of resetdone_northin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RESETDONE_NORTHIN";
  attribute X_INTERFACE_INFO of resetdone_northout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RESETDONE_NORTHIN";
  attribute X_INTERFACE_INFO of resetdone_southin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RESETDONE_SOUTHOUT";
  attribute X_INTERFACE_INFO of resetdone_southout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RESETDONE_SOUTHOUT";
  attribute X_INTERFACE_INFO of rxmarginreqcmd : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqcmd";
  attribute X_INTERFACE_INFO of rxmarginreqlanenum : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqlanenum";
  attribute X_INTERFACE_INFO of rxmarginreqpayld : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreqpayld";
  attribute X_INTERFACE_INFO of rxmarginrescmd : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginrescmd";
  attribute X_INTERFACE_INFO of rxmarginreslanenum : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginreslanenum";
  attribute X_INTERFACE_INFO of rxmarginrespayld : signal is "xilinx.com:interface:gt_rxmargin_intf:1.0 gt_rxmargin_intf rxmarginrespayld";
  attribute X_INTERFACE_INFO of rxn : signal is "xilinx.com:interface:gt:1.0 GT_Serial GRX_N";
  attribute X_INTERFACE_INFO of rxp : signal is "xilinx.com:interface:gt:1.0 GT_Serial GRX_P";
  attribute X_INTERFACE_INFO of rxpinorthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RXPINORTHIN";
  attribute X_INTERFACE_INFO of rxpinorthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RXPINORTHIN";
  attribute X_INTERFACE_INFO of rxpisouthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN RXPISOUTHOUT";
  attribute X_INTERFACE_INFO of rxpisouthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT RXPISOUTHOUT";
  attribute X_INTERFACE_INFO of txn : signal is "xilinx.com:interface:gt:1.0 GT_Serial GTX_N";
  attribute X_INTERFACE_PARAMETER of txn : signal is "XIL_INTERFACENAME GT_Serial, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of txp : signal is "xilinx.com:interface:gt:1.0 GT_Serial GTX_P";
  attribute X_INTERFACE_INFO of txpinorthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT TXPINORTHIN";
  attribute X_INTERFACE_INFO of txpinorthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN txpinorthin";
  attribute X_INTERFACE_INFO of txpisouthin : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHOUT_SOUTHIN TXPISOUTHOUT";
  attribute X_INTERFACE_INFO of txpisouthout : signal is "xilinx.com:interface:gt_northsouth:1.0 GT_NORTHIN_SOUTHOUT TXPISOUTHOUT";
  attribute X_INTERFACE_INFO of ubintr : signal is "xilinx.com:interface:gt_debug:1.0 GT_DEBUG ubintr";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_gt_quad_base_0_0_inst
     port map (
      GT_REFCLK0 => GT_REFCLK0,
      altclk => altclk,
      apb3clk => apb3clk,
      apb3paddr(15 downto 0) => apb3paddr(15 downto 0),
      apb3penable => apb3penable,
      apb3prdata(31 downto 0) => apb3prdata(31 downto 0),
      apb3pready => apb3pready,
      apb3presetn => apb3presetn,
      apb3psel => apb3psel,
      apb3pslverr => apb3pslverr,
      apb3pwdata(31 downto 0) => apb3pwdata(31 downto 0),
      apb3pwrite => apb3pwrite,
      bgbypassb => bgbypassb,
      bgmonitorenb => bgmonitorenb,
      bgpdb => bgpdb,
      bgrcalovrd(4 downto 0) => bgrcalovrd(4 downto 0),
      bgrcalovrdenb => bgrcalovrdenb,
      ch0_bufgtce => ch0_bufgtce,
      ch0_bufgtcemask(3 downto 0) => ch0_bufgtcemask(3 downto 0),
      ch0_bufgtdiv(11 downto 0) => ch0_bufgtdiv(11 downto 0),
      ch0_bufgtrst => ch0_bufgtrst,
      ch0_bufgtrstmask(3 downto 0) => ch0_bufgtrstmask(3 downto 0),
      ch0_cdrbmcdrreq => ch0_cdrbmcdrreq,
      ch0_cdrfreqos => ch0_cdrfreqos,
      ch0_cdrincpctrl => ch0_cdrincpctrl,
      ch0_cdrstepdir => ch0_cdrstepdir,
      ch0_cdrstepsq => ch0_cdrstepsq,
      ch0_cdrstepsx => ch0_cdrstepsx,
      ch0_cfokovrdfinish => ch0_cfokovrdfinish,
      ch0_cfokovrdpulse => ch0_cfokovrdpulse,
      ch0_cfokovrdrdy0 => ch0_cfokovrdrdy0,
      ch0_cfokovrdrdy1 => ch0_cfokovrdrdy1,
      ch0_cfokovrdstart => ch0_cfokovrdstart,
      ch0_clkrsvd0 => ch0_clkrsvd0,
      ch0_clkrsvd1 => ch0_clkrsvd1,
      ch0_dmonfiforeset => ch0_dmonfiforeset,
      ch0_dmonitorclk => ch0_dmonitorclk,
      ch0_dmonitorout(31 downto 0) => ch0_dmonitorout(31 downto 0),
      ch0_dmonitoroutclk => ch0_dmonitoroutclk,
      ch0_eyescandataerror => ch0_eyescandataerror,
      ch0_eyescanreset => ch0_eyescanreset,
      ch0_eyescantrigger => ch0_eyescantrigger,
      ch0_gtrsvd(15 downto 0) => ch0_gtrsvd(15 downto 0),
      ch0_gtrxreset => ch0_gtrxreset,
      ch0_gttxreset => ch0_gttxreset,
      ch0_hsdppcsreset => ch0_hsdppcsreset,
      ch0_iloreset => ch0_iloreset,
      ch0_iloresetdone => ch0_iloresetdone,
      ch0_iloresetmask => ch0_iloresetmask,
      ch0_loopback(2 downto 0) => ch0_loopback(2 downto 0),
      ch0_pcierstb => ch0_pcierstb,
      ch0_pcsrsvdin(15 downto 11) => ch0_pcsrsvdin(15 downto 11),
      ch0_pcsrsvdin(10) => '0',
      ch0_pcsrsvdin(9 downto 8) => ch0_pcsrsvdin(9 downto 8),
      ch0_pcsrsvdin(7) => '0',
      ch0_pcsrsvdin(6 downto 0) => ch0_pcsrsvdin(6 downto 0),
      ch0_pcsrsvdout(15 downto 0) => ch0_pcsrsvdout(15 downto 0),
      ch0_phyesmadaptsave => ch0_phyesmadaptsave,
      ch0_phyready => ch0_phyready,
      ch0_phystatus => ch0_phystatus,
      ch0_pinrsvdas(15 downto 0) => ch0_pinrsvdas(15 downto 0),
      ch0_resetexception => ch0_resetexception,
      ch0_rx10gstat(7 downto 0) => ch0_rx10gstat(7 downto 0),
      ch0_rxbufstatus(2 downto 0) => ch0_rxbufstatus(2 downto 0),
      ch0_rxbyteisaligned => ch0_rxbyteisaligned,
      ch0_rxbyterealign => ch0_rxbyterealign,
      ch0_rxcdrhold => ch0_rxcdrhold,
      ch0_rxcdrlock => ch0_rxcdrlock,
      ch0_rxcdrovrden => ch0_rxcdrovrden,
      ch0_rxcdrphdone => ch0_rxcdrphdone,
      ch0_rxcdrreset => ch0_rxcdrreset,
      ch0_rxchanbondseq => ch0_rxchanbondseq,
      ch0_rxchanisaligned => ch0_rxchanisaligned,
      ch0_rxchanrealign => ch0_rxchanrealign,
      ch0_rxchbondi(4 downto 0) => ch0_rxchbondi(4 downto 0),
      ch0_rxchbondo(4 downto 0) => ch0_rxchbondo(4 downto 0),
      ch0_rxclkcorcnt(1 downto 0) => ch0_rxclkcorcnt(1 downto 0),
      ch0_rxcominitdet => ch0_rxcominitdet,
      ch0_rxcommadet => ch0_rxcommadet,
      ch0_rxcomsasdet => ch0_rxcomsasdet,
      ch0_rxcomwakedet => ch0_rxcomwakedet,
      ch0_rxctrl0(15 downto 0) => ch0_rxctrl0(15 downto 0),
      ch0_rxctrl1(15 downto 0) => ch0_rxctrl1(15 downto 0),
      ch0_rxctrl2(7 downto 0) => ch0_rxctrl2(7 downto 0),
      ch0_rxctrl3(7 downto 0) => ch0_rxctrl3(7 downto 0),
      ch0_rxdapicodeovrden => ch0_rxdapicodeovrden,
      ch0_rxdapicodereset => ch0_rxdapicodereset,
      ch0_rxdata(127 downto 0) => ch0_rxdata(127 downto 0),
      ch0_rxdataextendrsvd(7 downto 0) => ch0_rxdataextendrsvd(7 downto 0),
      ch0_rxdatavalid(1 downto 0) => ch0_rxdatavalid(1 downto 0),
      ch0_rxdccdone => ch0_rxdccdone,
      ch0_rxdlyalignerr => ch0_rxdlyalignerr,
      ch0_rxdlyalignprog => ch0_rxdlyalignprog,
      ch0_rxdlyalignreq => ch0_rxdlyalignreq,
      ch0_rxelecidle => ch0_rxelecidle,
      ch0_rxeqtraining => ch0_rxeqtraining,
      ch0_rxfinealigndone => ch0_rxfinealigndone,
      ch0_rxgearboxslip => ch0_rxgearboxslip,
      ch0_rxheader(5 downto 0) => ch0_rxheader(5 downto 0),
      ch0_rxheadervalid(1 downto 0) => ch0_rxheadervalid(1 downto 0),
      ch0_rxlatclk => ch0_rxlatclk,
      ch0_rxlpmen => ch0_rxlpmen,
      ch0_rxmldchaindone => ch0_rxmldchaindone,
      ch0_rxmldchainreq => ch0_rxmldchainreq,
      ch0_rxmlfinealignreq => ch0_rxmlfinealignreq,
      ch0_rxmstdatapathreset => ch0_rxmstdatapathreset,
      ch0_rxmstreset => ch0_rxmstreset,
      ch0_rxmstresetdone => ch0_rxmstresetdone,
      ch0_rxoobreset => ch0_rxoobreset,
      ch0_rxosintdone => ch0_rxosintdone,
      ch0_rxosintstarted => ch0_rxosintstarted,
      ch0_rxosintstrobedone => ch0_rxosintstrobedone,
      ch0_rxosintstrobestarted => ch0_rxosintstrobestarted,
      ch0_rxoutclk => ch0_rxoutclk,
      ch0_rxpcsresetmask(4 downto 0) => ch0_rxpcsresetmask(4 downto 0),
      ch0_rxpd(1 downto 0) => ch0_rxpd(1 downto 0),
      ch0_rxphaligndone => ch0_rxphaligndone,
      ch0_rxphalignerr => ch0_rxphalignerr,
      ch0_rxphalignreq => ch0_rxphalignreq,
      ch0_rxphalignresetmask(1 downto 0) => ch0_rxphalignresetmask(1 downto 0),
      ch0_rxphdlypd => ch0_rxphdlypd,
      ch0_rxphdlyreset => ch0_rxphdlyreset,
      ch0_rxphdlyresetdone => ch0_rxphdlyresetdone,
      ch0_rxphsetinitdone => ch0_rxphsetinitdone,
      ch0_rxphsetinitreq => ch0_rxphsetinitreq,
      ch0_rxphshift180 => ch0_rxphshift180,
      ch0_rxphshift180done => ch0_rxphshift180done,
      ch0_rxpmaresetdone => ch0_rxpmaresetdone,
      ch0_rxpmaresetmask(6 downto 0) => ch0_rxpmaresetmask(6 downto 0),
      ch0_rxpolarity => ch0_rxpolarity,
      ch0_rxprbscntreset => ch0_rxprbscntreset,
      ch0_rxprbserr => ch0_rxprbserr,
      ch0_rxprbslocked => ch0_rxprbslocked,
      ch0_rxprbssel(3 downto 0) => ch0_rxprbssel(3 downto 0),
      ch0_rxprogdivreset => ch0_rxprogdivreset,
      ch0_rxprogdivresetdone => ch0_rxprogdivresetdone,
      ch0_rxrate(7 downto 0) => ch0_rxrate(7 downto 0),
      ch0_rxresetdone => ch0_rxresetdone,
      ch0_rxresetmode(1 downto 0) => ch0_rxresetmode(1 downto 0),
      ch0_rxslide => ch0_rxslide,
      ch0_rxsliderdy => ch0_rxsliderdy,
      ch0_rxstartofseq(1 downto 0) => ch0_rxstartofseq(1 downto 0),
      ch0_rxstatus(2 downto 0) => ch0_rxstatus(2 downto 0),
      ch0_rxsyncallin => ch0_rxsyncallin,
      ch0_rxsyncdone => ch0_rxsyncdone,
      ch0_rxtermination => ch0_rxtermination,
      ch0_rxuserrdy => ch0_rxuserrdy,
      ch0_rxusrclk => ch0_rxusrclk,
      ch0_rxvalid => ch0_rxvalid,
      ch0_tstin(19 downto 0) => ch0_tstin(19 downto 0),
      ch0_tx10gstat => ch0_tx10gstat,
      ch0_txbufstatus(1 downto 0) => ch0_txbufstatus(1 downto 0),
      ch0_txcomfinish => ch0_txcomfinish,
      ch0_txcominit => ch0_txcominit,
      ch0_txcomsas => ch0_txcomsas,
      ch0_txcomwake => ch0_txcomwake,
      ch0_txctrl0(15 downto 0) => ch0_txctrl0(15 downto 0),
      ch0_txctrl1(15 downto 0) => ch0_txctrl1(15 downto 0),
      ch0_txctrl2(7 downto 0) => ch0_txctrl2(7 downto 0),
      ch0_txdapicodeovrden => ch0_txdapicodeovrden,
      ch0_txdapicodereset => ch0_txdapicodereset,
      ch0_txdata(127 downto 0) => ch0_txdata(127 downto 0),
      ch0_txdataextendrsvd(7 downto 0) => ch0_txdataextendrsvd(7 downto 0),
      ch0_txdccdone => ch0_txdccdone,
      ch0_txdeemph(1 downto 0) => ch0_txdeemph(1 downto 0),
      ch0_txdetectrx => ch0_txdetectrx,
      ch0_txdiffctrl(4 downto 0) => ch0_txdiffctrl(4 downto 0),
      ch0_txdlyalignerr => ch0_txdlyalignerr,
      ch0_txdlyalignprog => ch0_txdlyalignprog,
      ch0_txdlyalignreq => ch0_txdlyalignreq,
      ch0_txelecidle => ch0_txelecidle,
      ch0_txheader(5 downto 0) => ch0_txheader(5 downto 0),
      ch0_txinhibit => ch0_txinhibit,
      ch0_txlatclk => ch0_txlatclk,
      ch0_txmaincursor(6 downto 0) => ch0_txmaincursor(6 downto 0),
      ch0_txmargin(2 downto 0) => ch0_txmargin(2 downto 0),
      ch0_txmldchaindone => ch0_txmldchaindone,
      ch0_txmldchainreq => ch0_txmldchainreq,
      ch0_txmstdatapathreset => ch0_txmstdatapathreset,
      ch0_txmstreset => ch0_txmstreset,
      ch0_txmstresetdone => ch0_txmstresetdone,
      ch0_txoneszeros => ch0_txoneszeros,
      ch0_txoutclk => ch0_txoutclk,
      ch0_txpausedelayalign => ch0_txpausedelayalign,
      ch0_txpcsresetmask => ch0_txpcsresetmask,
      ch0_txpd(1 downto 0) => ch0_txpd(1 downto 0),
      ch0_txphaligndone => ch0_txphaligndone,
      ch0_txphalignerr => ch0_txphalignerr,
      ch0_txphalignoutrsvd => ch0_txphalignoutrsvd,
      ch0_txphalignreq => ch0_txphalignreq,
      ch0_txphalignresetmask(1 downto 0) => ch0_txphalignresetmask(1 downto 0),
      ch0_txphdlypd => ch0_txphdlypd,
      ch0_txphdlyreset => ch0_txphdlyreset,
      ch0_txphdlyresetdone => ch0_txphdlyresetdone,
      ch0_txphdlytstclk => ch0_txphdlytstclk,
      ch0_txphsetinitdone => ch0_txphsetinitdone,
      ch0_txphsetinitreq => ch0_txphsetinitreq,
      ch0_txphshift180 => ch0_txphshift180,
      ch0_txphshift180done => ch0_txphshift180done,
      ch0_txpicodeovrden => ch0_txpicodeovrden,
      ch0_txpicodereset => ch0_txpicodereset,
      ch0_txpippmen => ch0_txpippmen,
      ch0_txpippmstepsize(4 downto 0) => ch0_txpippmstepsize(4 downto 0),
      ch0_txpisopd => ch0_txpisopd,
      ch0_txpmaresetdone => ch0_txpmaresetdone,
      ch0_txpmaresetmask(2 downto 0) => ch0_txpmaresetmask(2 downto 0),
      ch0_txpolarity => ch0_txpolarity,
      ch0_txpostcursor(4 downto 0) => ch0_txpostcursor(4 downto 0),
      ch0_txprbsforceerr => ch0_txprbsforceerr,
      ch0_txprbssel(3 downto 0) => ch0_txprbssel(3 downto 0),
      ch0_txprecursor(4 downto 0) => ch0_txprecursor(4 downto 0),
      ch0_txprogdivreset => ch0_txprogdivreset,
      ch0_txprogdivresetdone => ch0_txprogdivresetdone,
      ch0_txrate(7 downto 0) => ch0_txrate(7 downto 0),
      ch0_txresetdone => ch0_txresetdone,
      ch0_txresetmode(1 downto 0) => ch0_txresetmode(1 downto 0),
      ch0_txsequence(6 downto 0) => ch0_txsequence(6 downto 0),
      ch0_txswing => ch0_txswing,
      ch0_txsyncallin => ch0_txsyncallin,
      ch0_txsyncdone => ch0_txsyncdone,
      ch0_txuserrdy => ch0_txuserrdy,
      ch0_txusrclk => ch0_txusrclk,
      ch1_bufgtce => ch1_bufgtce,
      ch1_bufgtcemask(3 downto 0) => ch1_bufgtcemask(3 downto 0),
      ch1_bufgtdiv(11 downto 0) => ch1_bufgtdiv(11 downto 0),
      ch1_bufgtrst => ch1_bufgtrst,
      ch1_bufgtrstmask(3 downto 0) => ch1_bufgtrstmask(3 downto 0),
      ch1_cdrbmcdrreq => ch1_cdrbmcdrreq,
      ch1_cdrfreqos => ch1_cdrfreqos,
      ch1_cdrincpctrl => ch1_cdrincpctrl,
      ch1_cdrstepdir => ch1_cdrstepdir,
      ch1_cdrstepsq => ch1_cdrstepsq,
      ch1_cdrstepsx => ch1_cdrstepsx,
      ch1_cfokovrdfinish => ch1_cfokovrdfinish,
      ch1_cfokovrdpulse => ch1_cfokovrdpulse,
      ch1_cfokovrdrdy0 => ch1_cfokovrdrdy0,
      ch1_cfokovrdrdy1 => ch1_cfokovrdrdy1,
      ch1_cfokovrdstart => ch1_cfokovrdstart,
      ch1_clkrsvd0 => ch1_clkrsvd0,
      ch1_clkrsvd1 => ch1_clkrsvd1,
      ch1_dmonfiforeset => ch1_dmonfiforeset,
      ch1_dmonitorclk => ch1_dmonitorclk,
      ch1_dmonitorout(31 downto 0) => ch1_dmonitorout(31 downto 0),
      ch1_dmonitoroutclk => ch1_dmonitoroutclk,
      ch1_eyescandataerror => ch1_eyescandataerror,
      ch1_eyescanreset => ch1_eyescanreset,
      ch1_eyescantrigger => ch1_eyescantrigger,
      ch1_gtrsvd(15 downto 0) => ch1_gtrsvd(15 downto 0),
      ch1_gtrxreset => ch1_gtrxreset,
      ch1_gttxreset => ch1_gttxreset,
      ch1_hsdppcsreset => ch1_hsdppcsreset,
      ch1_iloreset => ch1_iloreset,
      ch1_iloresetdone => ch1_iloresetdone,
      ch1_iloresetmask => ch1_iloresetmask,
      ch1_loopback(2 downto 0) => ch1_loopback(2 downto 0),
      ch1_pcierstb => ch1_pcierstb,
      ch1_pcsrsvdin(15 downto 11) => ch1_pcsrsvdin(15 downto 11),
      ch1_pcsrsvdin(10) => '0',
      ch1_pcsrsvdin(9 downto 8) => ch1_pcsrsvdin(9 downto 8),
      ch1_pcsrsvdin(7) => '0',
      ch1_pcsrsvdin(6 downto 0) => ch1_pcsrsvdin(6 downto 0),
      ch1_pcsrsvdout(15 downto 0) => ch1_pcsrsvdout(15 downto 0),
      ch1_phyesmadaptsave => ch1_phyesmadaptsave,
      ch1_phyready => ch1_phyready,
      ch1_phystatus => ch1_phystatus,
      ch1_pinrsvdas(15 downto 0) => ch1_pinrsvdas(15 downto 0),
      ch1_resetexception => ch1_resetexception,
      ch1_rx10gstat(7 downto 0) => ch1_rx10gstat(7 downto 0),
      ch1_rxbufstatus(2 downto 0) => ch1_rxbufstatus(2 downto 0),
      ch1_rxbyteisaligned => ch1_rxbyteisaligned,
      ch1_rxbyterealign => ch1_rxbyterealign,
      ch1_rxcdrhold => ch1_rxcdrhold,
      ch1_rxcdrlock => ch1_rxcdrlock,
      ch1_rxcdrovrden => ch1_rxcdrovrden,
      ch1_rxcdrphdone => ch1_rxcdrphdone,
      ch1_rxcdrreset => ch1_rxcdrreset,
      ch1_rxchanbondseq => ch1_rxchanbondseq,
      ch1_rxchanisaligned => ch1_rxchanisaligned,
      ch1_rxchanrealign => ch1_rxchanrealign,
      ch1_rxchbondi(4 downto 0) => ch1_rxchbondi(4 downto 0),
      ch1_rxchbondo(4 downto 0) => ch1_rxchbondo(4 downto 0),
      ch1_rxclkcorcnt(1 downto 0) => ch1_rxclkcorcnt(1 downto 0),
      ch1_rxcominitdet => ch1_rxcominitdet,
      ch1_rxcommadet => ch1_rxcommadet,
      ch1_rxcomsasdet => ch1_rxcomsasdet,
      ch1_rxcomwakedet => ch1_rxcomwakedet,
      ch1_rxctrl0(15 downto 0) => ch1_rxctrl0(15 downto 0),
      ch1_rxctrl1(15 downto 0) => ch1_rxctrl1(15 downto 0),
      ch1_rxctrl2(7 downto 0) => ch1_rxctrl2(7 downto 0),
      ch1_rxctrl3(7 downto 0) => ch1_rxctrl3(7 downto 0),
      ch1_rxdapicodeovrden => ch1_rxdapicodeovrden,
      ch1_rxdapicodereset => ch1_rxdapicodereset,
      ch1_rxdata(127 downto 0) => ch1_rxdata(127 downto 0),
      ch1_rxdataextendrsvd(7 downto 0) => ch1_rxdataextendrsvd(7 downto 0),
      ch1_rxdatavalid(1 downto 0) => ch1_rxdatavalid(1 downto 0),
      ch1_rxdccdone => ch1_rxdccdone,
      ch1_rxdlyalignerr => ch1_rxdlyalignerr,
      ch1_rxdlyalignprog => ch1_rxdlyalignprog,
      ch1_rxdlyalignreq => ch1_rxdlyalignreq,
      ch1_rxelecidle => ch1_rxelecidle,
      ch1_rxeqtraining => ch1_rxeqtraining,
      ch1_rxfinealigndone => ch1_rxfinealigndone,
      ch1_rxgearboxslip => ch1_rxgearboxslip,
      ch1_rxheader(5 downto 0) => ch1_rxheader(5 downto 0),
      ch1_rxheadervalid(1 downto 0) => ch1_rxheadervalid(1 downto 0),
      ch1_rxlatclk => ch1_rxlatclk,
      ch1_rxlpmen => ch1_rxlpmen,
      ch1_rxmldchaindone => ch1_rxmldchaindone,
      ch1_rxmldchainreq => ch1_rxmldchainreq,
      ch1_rxmlfinealignreq => ch1_rxmlfinealignreq,
      ch1_rxmstdatapathreset => ch1_rxmstdatapathreset,
      ch1_rxmstreset => ch1_rxmstreset,
      ch1_rxmstresetdone => ch1_rxmstresetdone,
      ch1_rxoobreset => ch1_rxoobreset,
      ch1_rxosintdone => ch1_rxosintdone,
      ch1_rxosintstarted => ch1_rxosintstarted,
      ch1_rxosintstrobedone => ch1_rxosintstrobedone,
      ch1_rxosintstrobestarted => ch1_rxosintstrobestarted,
      ch1_rxoutclk => ch1_rxoutclk,
      ch1_rxpcsresetmask(4 downto 0) => ch1_rxpcsresetmask(4 downto 0),
      ch1_rxpd(1 downto 0) => ch1_rxpd(1 downto 0),
      ch1_rxphaligndone => ch1_rxphaligndone,
      ch1_rxphalignerr => ch1_rxphalignerr,
      ch1_rxphalignreq => ch1_rxphalignreq,
      ch1_rxphalignresetmask(1 downto 0) => ch1_rxphalignresetmask(1 downto 0),
      ch1_rxphdlypd => ch1_rxphdlypd,
      ch1_rxphdlyreset => ch1_rxphdlyreset,
      ch1_rxphdlyresetdone => ch1_rxphdlyresetdone,
      ch1_rxphsetinitdone => ch1_rxphsetinitdone,
      ch1_rxphsetinitreq => ch1_rxphsetinitreq,
      ch1_rxphshift180 => ch1_rxphshift180,
      ch1_rxphshift180done => ch1_rxphshift180done,
      ch1_rxpmaresetdone => ch1_rxpmaresetdone,
      ch1_rxpmaresetmask(6 downto 0) => ch1_rxpmaresetmask(6 downto 0),
      ch1_rxpolarity => ch1_rxpolarity,
      ch1_rxprbscntreset => ch1_rxprbscntreset,
      ch1_rxprbserr => ch1_rxprbserr,
      ch1_rxprbslocked => ch1_rxprbslocked,
      ch1_rxprbssel(3 downto 0) => ch1_rxprbssel(3 downto 0),
      ch1_rxprogdivreset => ch1_rxprogdivreset,
      ch1_rxprogdivresetdone => ch1_rxprogdivresetdone,
      ch1_rxrate(7 downto 0) => ch1_rxrate(7 downto 0),
      ch1_rxresetdone => ch1_rxresetdone,
      ch1_rxresetmode(1 downto 0) => ch1_rxresetmode(1 downto 0),
      ch1_rxslide => ch1_rxslide,
      ch1_rxsliderdy => ch1_rxsliderdy,
      ch1_rxstartofseq(1 downto 0) => ch1_rxstartofseq(1 downto 0),
      ch1_rxstatus(2 downto 0) => ch1_rxstatus(2 downto 0),
      ch1_rxsyncallin => ch1_rxsyncallin,
      ch1_rxsyncdone => ch1_rxsyncdone,
      ch1_rxtermination => ch1_rxtermination,
      ch1_rxuserrdy => ch1_rxuserrdy,
      ch1_rxusrclk => ch1_rxusrclk,
      ch1_rxvalid => ch1_rxvalid,
      ch1_tstin(19 downto 0) => ch1_tstin(19 downto 0),
      ch1_tx10gstat => ch1_tx10gstat,
      ch1_txbufstatus(1 downto 0) => ch1_txbufstatus(1 downto 0),
      ch1_txcomfinish => ch1_txcomfinish,
      ch1_txcominit => ch1_txcominit,
      ch1_txcomsas => ch1_txcomsas,
      ch1_txcomwake => ch1_txcomwake,
      ch1_txctrl0(15 downto 0) => ch1_txctrl0(15 downto 0),
      ch1_txctrl1(15 downto 0) => ch1_txctrl1(15 downto 0),
      ch1_txctrl2(7 downto 0) => ch1_txctrl2(7 downto 0),
      ch1_txdapicodeovrden => ch1_txdapicodeovrden,
      ch1_txdapicodereset => ch1_txdapicodereset,
      ch1_txdata(127 downto 0) => ch1_txdata(127 downto 0),
      ch1_txdataextendrsvd(7 downto 0) => ch1_txdataextendrsvd(7 downto 0),
      ch1_txdccdone => ch1_txdccdone,
      ch1_txdeemph(1 downto 0) => ch1_txdeemph(1 downto 0),
      ch1_txdetectrx => ch1_txdetectrx,
      ch1_txdiffctrl(4 downto 0) => ch1_txdiffctrl(4 downto 0),
      ch1_txdlyalignerr => ch1_txdlyalignerr,
      ch1_txdlyalignprog => ch1_txdlyalignprog,
      ch1_txdlyalignreq => ch1_txdlyalignreq,
      ch1_txelecidle => ch1_txelecidle,
      ch1_txheader(5 downto 0) => ch1_txheader(5 downto 0),
      ch1_txinhibit => ch1_txinhibit,
      ch1_txlatclk => ch1_txlatclk,
      ch1_txmaincursor(6 downto 0) => ch1_txmaincursor(6 downto 0),
      ch1_txmargin(2 downto 0) => ch1_txmargin(2 downto 0),
      ch1_txmldchaindone => ch1_txmldchaindone,
      ch1_txmldchainreq => ch1_txmldchainreq,
      ch1_txmstdatapathreset => ch1_txmstdatapathreset,
      ch1_txmstreset => ch1_txmstreset,
      ch1_txmstresetdone => ch1_txmstresetdone,
      ch1_txoneszeros => ch1_txoneszeros,
      ch1_txoutclk => ch1_txoutclk,
      ch1_txpausedelayalign => ch1_txpausedelayalign,
      ch1_txpcsresetmask => ch1_txpcsresetmask,
      ch1_txpd(1 downto 0) => ch1_txpd(1 downto 0),
      ch1_txphaligndone => ch1_txphaligndone,
      ch1_txphalignerr => ch1_txphalignerr,
      ch1_txphalignoutrsvd => ch1_txphalignoutrsvd,
      ch1_txphalignreq => ch1_txphalignreq,
      ch1_txphalignresetmask(1 downto 0) => ch1_txphalignresetmask(1 downto 0),
      ch1_txphdlypd => ch1_txphdlypd,
      ch1_txphdlyreset => ch1_txphdlyreset,
      ch1_txphdlyresetdone => ch1_txphdlyresetdone,
      ch1_txphdlytstclk => ch1_txphdlytstclk,
      ch1_txphsetinitdone => ch1_txphsetinitdone,
      ch1_txphsetinitreq => ch1_txphsetinitreq,
      ch1_txphshift180 => ch1_txphshift180,
      ch1_txphshift180done => ch1_txphshift180done,
      ch1_txpicodeovrden => ch1_txpicodeovrden,
      ch1_txpicodereset => ch1_txpicodereset,
      ch1_txpippmen => ch1_txpippmen,
      ch1_txpippmstepsize(4 downto 0) => ch1_txpippmstepsize(4 downto 0),
      ch1_txpisopd => ch1_txpisopd,
      ch1_txpmaresetdone => ch1_txpmaresetdone,
      ch1_txpmaresetmask(2 downto 0) => ch1_txpmaresetmask(2 downto 0),
      ch1_txpolarity => ch1_txpolarity,
      ch1_txpostcursor(4 downto 0) => ch1_txpostcursor(4 downto 0),
      ch1_txprbsforceerr => ch1_txprbsforceerr,
      ch1_txprbssel(3 downto 0) => ch1_txprbssel(3 downto 0),
      ch1_txprecursor(4 downto 0) => ch1_txprecursor(4 downto 0),
      ch1_txprogdivreset => ch1_txprogdivreset,
      ch1_txprogdivresetdone => ch1_txprogdivresetdone,
      ch1_txrate(7 downto 0) => ch1_txrate(7 downto 0),
      ch1_txresetdone => ch1_txresetdone,
      ch1_txresetmode(1 downto 0) => ch1_txresetmode(1 downto 0),
      ch1_txsequence(6 downto 0) => ch1_txsequence(6 downto 0),
      ch1_txswing => ch1_txswing,
      ch1_txsyncallin => ch1_txsyncallin,
      ch1_txsyncdone => ch1_txsyncdone,
      ch1_txuserrdy => ch1_txuserrdy,
      ch1_txusrclk => ch1_txusrclk,
      ch2_bufgtce => ch2_bufgtce,
      ch2_bufgtcemask(3 downto 0) => ch2_bufgtcemask(3 downto 0),
      ch2_bufgtdiv(11 downto 0) => ch2_bufgtdiv(11 downto 0),
      ch2_bufgtrst => ch2_bufgtrst,
      ch2_bufgtrstmask(3 downto 0) => ch2_bufgtrstmask(3 downto 0),
      ch2_cdrbmcdrreq => ch2_cdrbmcdrreq,
      ch2_cdrfreqos => ch2_cdrfreqos,
      ch2_cdrincpctrl => ch2_cdrincpctrl,
      ch2_cdrstepdir => ch2_cdrstepdir,
      ch2_cdrstepsq => ch2_cdrstepsq,
      ch2_cdrstepsx => ch2_cdrstepsx,
      ch2_cfokovrdfinish => ch2_cfokovrdfinish,
      ch2_cfokovrdpulse => ch2_cfokovrdpulse,
      ch2_cfokovrdrdy0 => ch2_cfokovrdrdy0,
      ch2_cfokovrdrdy1 => ch2_cfokovrdrdy1,
      ch2_cfokovrdstart => ch2_cfokovrdstart,
      ch2_clkrsvd0 => ch2_clkrsvd0,
      ch2_clkrsvd1 => ch2_clkrsvd1,
      ch2_dmonfiforeset => ch2_dmonfiforeset,
      ch2_dmonitorclk => ch2_dmonitorclk,
      ch2_dmonitorout(31 downto 0) => ch2_dmonitorout(31 downto 0),
      ch2_dmonitoroutclk => ch2_dmonitoroutclk,
      ch2_eyescandataerror => ch2_eyescandataerror,
      ch2_eyescanreset => ch2_eyescanreset,
      ch2_eyescantrigger => ch2_eyescantrigger,
      ch2_gtrsvd(15 downto 0) => ch2_gtrsvd(15 downto 0),
      ch2_gtrxreset => ch2_gtrxreset,
      ch2_gttxreset => ch2_gttxreset,
      ch2_hsdppcsreset => ch2_hsdppcsreset,
      ch2_iloreset => ch2_iloreset,
      ch2_iloresetdone => ch2_iloresetdone,
      ch2_iloresetmask => ch2_iloresetmask,
      ch2_loopback(2 downto 0) => ch2_loopback(2 downto 0),
      ch2_pcierstb => ch2_pcierstb,
      ch2_pcsrsvdin(15 downto 11) => ch2_pcsrsvdin(15 downto 11),
      ch2_pcsrsvdin(10) => '0',
      ch2_pcsrsvdin(9 downto 8) => ch2_pcsrsvdin(9 downto 8),
      ch2_pcsrsvdin(7) => '0',
      ch2_pcsrsvdin(6 downto 0) => ch2_pcsrsvdin(6 downto 0),
      ch2_pcsrsvdout(15 downto 0) => ch2_pcsrsvdout(15 downto 0),
      ch2_phyesmadaptsave => ch2_phyesmadaptsave,
      ch2_phyready => ch2_phyready,
      ch2_phystatus => ch2_phystatus,
      ch2_pinrsvdas(15 downto 0) => ch2_pinrsvdas(15 downto 0),
      ch2_resetexception => ch2_resetexception,
      ch2_rx10gstat(7 downto 0) => ch2_rx10gstat(7 downto 0),
      ch2_rxbufstatus(2 downto 0) => ch2_rxbufstatus(2 downto 0),
      ch2_rxbyteisaligned => ch2_rxbyteisaligned,
      ch2_rxbyterealign => ch2_rxbyterealign,
      ch2_rxcdrhold => ch2_rxcdrhold,
      ch2_rxcdrlock => ch2_rxcdrlock,
      ch2_rxcdrovrden => ch2_rxcdrovrden,
      ch2_rxcdrphdone => ch2_rxcdrphdone,
      ch2_rxcdrreset => ch2_rxcdrreset,
      ch2_rxchanbondseq => ch2_rxchanbondseq,
      ch2_rxchanisaligned => ch2_rxchanisaligned,
      ch2_rxchanrealign => ch2_rxchanrealign,
      ch2_rxchbondi(4 downto 0) => ch2_rxchbondi(4 downto 0),
      ch2_rxchbondo(4 downto 0) => ch2_rxchbondo(4 downto 0),
      ch2_rxclkcorcnt(1 downto 0) => ch2_rxclkcorcnt(1 downto 0),
      ch2_rxcominitdet => ch2_rxcominitdet,
      ch2_rxcommadet => ch2_rxcommadet,
      ch2_rxcomsasdet => ch2_rxcomsasdet,
      ch2_rxcomwakedet => ch2_rxcomwakedet,
      ch2_rxctrl0(15 downto 0) => ch2_rxctrl0(15 downto 0),
      ch2_rxctrl1(15 downto 0) => ch2_rxctrl1(15 downto 0),
      ch2_rxctrl2(7 downto 0) => ch2_rxctrl2(7 downto 0),
      ch2_rxctrl3(7 downto 0) => ch2_rxctrl3(7 downto 0),
      ch2_rxdapicodeovrden => ch2_rxdapicodeovrden,
      ch2_rxdapicodereset => ch2_rxdapicodereset,
      ch2_rxdata(127 downto 0) => ch2_rxdata(127 downto 0),
      ch2_rxdataextendrsvd(7 downto 0) => ch2_rxdataextendrsvd(7 downto 0),
      ch2_rxdatavalid(1 downto 0) => ch2_rxdatavalid(1 downto 0),
      ch2_rxdccdone => ch2_rxdccdone,
      ch2_rxdlyalignerr => ch2_rxdlyalignerr,
      ch2_rxdlyalignprog => ch2_rxdlyalignprog,
      ch2_rxdlyalignreq => ch2_rxdlyalignreq,
      ch2_rxelecidle => ch2_rxelecidle,
      ch2_rxeqtraining => ch2_rxeqtraining,
      ch2_rxfinealigndone => ch2_rxfinealigndone,
      ch2_rxgearboxslip => ch2_rxgearboxslip,
      ch2_rxheader(5 downto 0) => ch2_rxheader(5 downto 0),
      ch2_rxheadervalid(1 downto 0) => ch2_rxheadervalid(1 downto 0),
      ch2_rxlatclk => ch2_rxlatclk,
      ch2_rxlpmen => ch2_rxlpmen,
      ch2_rxmldchaindone => ch2_rxmldchaindone,
      ch2_rxmldchainreq => ch2_rxmldchainreq,
      ch2_rxmlfinealignreq => ch2_rxmlfinealignreq,
      ch2_rxmstdatapathreset => ch2_rxmstdatapathreset,
      ch2_rxmstreset => ch2_rxmstreset,
      ch2_rxmstresetdone => ch2_rxmstresetdone,
      ch2_rxoobreset => ch2_rxoobreset,
      ch2_rxosintdone => ch2_rxosintdone,
      ch2_rxosintstarted => ch2_rxosintstarted,
      ch2_rxosintstrobedone => ch2_rxosintstrobedone,
      ch2_rxosintstrobestarted => ch2_rxosintstrobestarted,
      ch2_rxoutclk => ch2_rxoutclk,
      ch2_rxpcsresetmask(4 downto 0) => ch2_rxpcsresetmask(4 downto 0),
      ch2_rxpd(1 downto 0) => ch2_rxpd(1 downto 0),
      ch2_rxphaligndone => ch2_rxphaligndone,
      ch2_rxphalignerr => ch2_rxphalignerr,
      ch2_rxphalignreq => ch2_rxphalignreq,
      ch2_rxphalignresetmask(1 downto 0) => ch2_rxphalignresetmask(1 downto 0),
      ch2_rxphdlypd => ch2_rxphdlypd,
      ch2_rxphdlyreset => ch2_rxphdlyreset,
      ch2_rxphdlyresetdone => ch2_rxphdlyresetdone,
      ch2_rxphsetinitdone => ch2_rxphsetinitdone,
      ch2_rxphsetinitreq => ch2_rxphsetinitreq,
      ch2_rxphshift180 => ch2_rxphshift180,
      ch2_rxphshift180done => ch2_rxphshift180done,
      ch2_rxpmaresetdone => ch2_rxpmaresetdone,
      ch2_rxpmaresetmask(6 downto 0) => ch2_rxpmaresetmask(6 downto 0),
      ch2_rxpolarity => ch2_rxpolarity,
      ch2_rxprbscntreset => ch2_rxprbscntreset,
      ch2_rxprbserr => ch2_rxprbserr,
      ch2_rxprbslocked => ch2_rxprbslocked,
      ch2_rxprbssel(3 downto 0) => ch2_rxprbssel(3 downto 0),
      ch2_rxprogdivreset => ch2_rxprogdivreset,
      ch2_rxprogdivresetdone => ch2_rxprogdivresetdone,
      ch2_rxrate(7 downto 0) => ch2_rxrate(7 downto 0),
      ch2_rxresetdone => ch2_rxresetdone,
      ch2_rxresetmode(1 downto 0) => ch2_rxresetmode(1 downto 0),
      ch2_rxslide => ch2_rxslide,
      ch2_rxsliderdy => ch2_rxsliderdy,
      ch2_rxstartofseq(1 downto 0) => ch2_rxstartofseq(1 downto 0),
      ch2_rxstatus(2 downto 0) => ch2_rxstatus(2 downto 0),
      ch2_rxsyncallin => ch2_rxsyncallin,
      ch2_rxsyncdone => ch2_rxsyncdone,
      ch2_rxtermination => ch2_rxtermination,
      ch2_rxuserrdy => ch2_rxuserrdy,
      ch2_rxusrclk => ch2_rxusrclk,
      ch2_rxvalid => ch2_rxvalid,
      ch2_tstin(19 downto 0) => ch2_tstin(19 downto 0),
      ch2_tx10gstat => ch2_tx10gstat,
      ch2_txbufstatus(1 downto 0) => ch2_txbufstatus(1 downto 0),
      ch2_txcomfinish => ch2_txcomfinish,
      ch2_txcominit => ch2_txcominit,
      ch2_txcomsas => ch2_txcomsas,
      ch2_txcomwake => ch2_txcomwake,
      ch2_txctrl0(15 downto 0) => ch2_txctrl0(15 downto 0),
      ch2_txctrl1(15 downto 0) => ch2_txctrl1(15 downto 0),
      ch2_txctrl2(7 downto 0) => ch2_txctrl2(7 downto 0),
      ch2_txdapicodeovrden => ch2_txdapicodeovrden,
      ch2_txdapicodereset => ch2_txdapicodereset,
      ch2_txdata(127 downto 0) => ch2_txdata(127 downto 0),
      ch2_txdataextendrsvd(7 downto 0) => ch2_txdataextendrsvd(7 downto 0),
      ch2_txdccdone => ch2_txdccdone,
      ch2_txdeemph(1 downto 0) => ch2_txdeemph(1 downto 0),
      ch2_txdetectrx => ch2_txdetectrx,
      ch2_txdiffctrl(4 downto 0) => ch2_txdiffctrl(4 downto 0),
      ch2_txdlyalignerr => ch2_txdlyalignerr,
      ch2_txdlyalignprog => ch2_txdlyalignprog,
      ch2_txdlyalignreq => ch2_txdlyalignreq,
      ch2_txelecidle => ch2_txelecidle,
      ch2_txheader(5 downto 0) => ch2_txheader(5 downto 0),
      ch2_txinhibit => ch2_txinhibit,
      ch2_txlatclk => ch2_txlatclk,
      ch2_txmaincursor(6 downto 0) => ch2_txmaincursor(6 downto 0),
      ch2_txmargin(2 downto 0) => ch2_txmargin(2 downto 0),
      ch2_txmldchaindone => ch2_txmldchaindone,
      ch2_txmldchainreq => ch2_txmldchainreq,
      ch2_txmstdatapathreset => ch2_txmstdatapathreset,
      ch2_txmstreset => ch2_txmstreset,
      ch2_txmstresetdone => ch2_txmstresetdone,
      ch2_txoneszeros => ch2_txoneszeros,
      ch2_txoutclk => ch2_txoutclk,
      ch2_txpausedelayalign => ch2_txpausedelayalign,
      ch2_txpcsresetmask => ch2_txpcsresetmask,
      ch2_txpd(1 downto 0) => ch2_txpd(1 downto 0),
      ch2_txphaligndone => ch2_txphaligndone,
      ch2_txphalignerr => ch2_txphalignerr,
      ch2_txphalignoutrsvd => ch2_txphalignoutrsvd,
      ch2_txphalignreq => ch2_txphalignreq,
      ch2_txphalignresetmask(1 downto 0) => ch2_txphalignresetmask(1 downto 0),
      ch2_txphdlypd => ch2_txphdlypd,
      ch2_txphdlyreset => ch2_txphdlyreset,
      ch2_txphdlyresetdone => ch2_txphdlyresetdone,
      ch2_txphdlytstclk => ch2_txphdlytstclk,
      ch2_txphsetinitdone => ch2_txphsetinitdone,
      ch2_txphsetinitreq => ch2_txphsetinitreq,
      ch2_txphshift180 => ch2_txphshift180,
      ch2_txphshift180done => ch2_txphshift180done,
      ch2_txpicodeovrden => ch2_txpicodeovrden,
      ch2_txpicodereset => ch2_txpicodereset,
      ch2_txpippmen => ch2_txpippmen,
      ch2_txpippmstepsize(4 downto 0) => ch2_txpippmstepsize(4 downto 0),
      ch2_txpisopd => ch2_txpisopd,
      ch2_txpmaresetdone => ch2_txpmaresetdone,
      ch2_txpmaresetmask(2 downto 0) => ch2_txpmaresetmask(2 downto 0),
      ch2_txpolarity => ch2_txpolarity,
      ch2_txpostcursor(4 downto 0) => ch2_txpostcursor(4 downto 0),
      ch2_txprbsforceerr => ch2_txprbsforceerr,
      ch2_txprbssel(3 downto 0) => ch2_txprbssel(3 downto 0),
      ch2_txprecursor(4 downto 0) => ch2_txprecursor(4 downto 0),
      ch2_txprogdivreset => ch2_txprogdivreset,
      ch2_txprogdivresetdone => ch2_txprogdivresetdone,
      ch2_txrate(7 downto 0) => ch2_txrate(7 downto 0),
      ch2_txresetdone => ch2_txresetdone,
      ch2_txresetmode(1 downto 0) => ch2_txresetmode(1 downto 0),
      ch2_txsequence(6 downto 0) => ch2_txsequence(6 downto 0),
      ch2_txswing => ch2_txswing,
      ch2_txsyncallin => ch2_txsyncallin,
      ch2_txsyncdone => ch2_txsyncdone,
      ch2_txuserrdy => ch2_txuserrdy,
      ch2_txusrclk => ch2_txusrclk,
      ch3_bufgtce => ch3_bufgtce,
      ch3_bufgtcemask(3 downto 0) => ch3_bufgtcemask(3 downto 0),
      ch3_bufgtdiv(11 downto 0) => ch3_bufgtdiv(11 downto 0),
      ch3_bufgtrst => ch3_bufgtrst,
      ch3_bufgtrstmask(3 downto 0) => ch3_bufgtrstmask(3 downto 0),
      ch3_cdrbmcdrreq => ch3_cdrbmcdrreq,
      ch3_cdrfreqos => ch3_cdrfreqos,
      ch3_cdrincpctrl => ch3_cdrincpctrl,
      ch3_cdrstepdir => ch3_cdrstepdir,
      ch3_cdrstepsq => ch3_cdrstepsq,
      ch3_cdrstepsx => ch3_cdrstepsx,
      ch3_cfokovrdfinish => ch3_cfokovrdfinish,
      ch3_cfokovrdpulse => ch3_cfokovrdpulse,
      ch3_cfokovrdrdy0 => ch3_cfokovrdrdy0,
      ch3_cfokovrdrdy1 => ch3_cfokovrdrdy1,
      ch3_cfokovrdstart => ch3_cfokovrdstart,
      ch3_clkrsvd0 => ch3_clkrsvd0,
      ch3_clkrsvd1 => ch3_clkrsvd1,
      ch3_dmonfiforeset => ch3_dmonfiforeset,
      ch3_dmonitorclk => ch3_dmonitorclk,
      ch3_dmonitorout(31 downto 0) => ch3_dmonitorout(31 downto 0),
      ch3_dmonitoroutclk => ch3_dmonitoroutclk,
      ch3_eyescandataerror => ch3_eyescandataerror,
      ch3_eyescanreset => ch3_eyescanreset,
      ch3_eyescantrigger => ch3_eyescantrigger,
      ch3_gtrsvd(15 downto 0) => ch3_gtrsvd(15 downto 0),
      ch3_gtrxreset => ch3_gtrxreset,
      ch3_gttxreset => ch3_gttxreset,
      ch3_hsdppcsreset => ch3_hsdppcsreset,
      ch3_iloreset => ch3_iloreset,
      ch3_iloresetdone => ch3_iloresetdone,
      ch3_iloresetmask => ch3_iloresetmask,
      ch3_loopback(2 downto 0) => ch3_loopback(2 downto 0),
      ch3_pcierstb => ch3_pcierstb,
      ch3_pcsrsvdin(15 downto 11) => ch3_pcsrsvdin(15 downto 11),
      ch3_pcsrsvdin(10) => '0',
      ch3_pcsrsvdin(9 downto 8) => ch3_pcsrsvdin(9 downto 8),
      ch3_pcsrsvdin(7) => '0',
      ch3_pcsrsvdin(6 downto 0) => ch3_pcsrsvdin(6 downto 0),
      ch3_pcsrsvdout(15 downto 0) => ch3_pcsrsvdout(15 downto 0),
      ch3_phyesmadaptsave => ch3_phyesmadaptsave,
      ch3_phyready => ch3_phyready,
      ch3_phystatus => ch3_phystatus,
      ch3_pinrsvdas(15 downto 0) => ch3_pinrsvdas(15 downto 0),
      ch3_resetexception => ch3_resetexception,
      ch3_rx10gstat(7 downto 0) => ch3_rx10gstat(7 downto 0),
      ch3_rxbufstatus(2 downto 0) => ch3_rxbufstatus(2 downto 0),
      ch3_rxbyteisaligned => ch3_rxbyteisaligned,
      ch3_rxbyterealign => ch3_rxbyterealign,
      ch3_rxcdrhold => ch3_rxcdrhold,
      ch3_rxcdrlock => ch3_rxcdrlock,
      ch3_rxcdrovrden => ch3_rxcdrovrden,
      ch3_rxcdrphdone => ch3_rxcdrphdone,
      ch3_rxcdrreset => ch3_rxcdrreset,
      ch3_rxchanbondseq => ch3_rxchanbondseq,
      ch3_rxchanisaligned => ch3_rxchanisaligned,
      ch3_rxchanrealign => ch3_rxchanrealign,
      ch3_rxchbondi(4 downto 0) => ch3_rxchbondi(4 downto 0),
      ch3_rxchbondo(4 downto 0) => ch3_rxchbondo(4 downto 0),
      ch3_rxclkcorcnt(1 downto 0) => ch3_rxclkcorcnt(1 downto 0),
      ch3_rxcominitdet => ch3_rxcominitdet,
      ch3_rxcommadet => ch3_rxcommadet,
      ch3_rxcomsasdet => ch3_rxcomsasdet,
      ch3_rxcomwakedet => ch3_rxcomwakedet,
      ch3_rxctrl0(15 downto 0) => ch3_rxctrl0(15 downto 0),
      ch3_rxctrl1(15 downto 0) => ch3_rxctrl1(15 downto 0),
      ch3_rxctrl2(7 downto 0) => ch3_rxctrl2(7 downto 0),
      ch3_rxctrl3(7 downto 0) => ch3_rxctrl3(7 downto 0),
      ch3_rxdapicodeovrden => ch3_rxdapicodeovrden,
      ch3_rxdapicodereset => ch3_rxdapicodereset,
      ch3_rxdata(127 downto 0) => ch3_rxdata(127 downto 0),
      ch3_rxdataextendrsvd(7 downto 0) => ch3_rxdataextendrsvd(7 downto 0),
      ch3_rxdatavalid(1 downto 0) => ch3_rxdatavalid(1 downto 0),
      ch3_rxdccdone => ch3_rxdccdone,
      ch3_rxdlyalignerr => ch3_rxdlyalignerr,
      ch3_rxdlyalignprog => ch3_rxdlyalignprog,
      ch3_rxdlyalignreq => ch3_rxdlyalignreq,
      ch3_rxelecidle => ch3_rxelecidle,
      ch3_rxeqtraining => ch3_rxeqtraining,
      ch3_rxfinealigndone => ch3_rxfinealigndone,
      ch3_rxgearboxslip => ch3_rxgearboxslip,
      ch3_rxheader(5 downto 0) => ch3_rxheader(5 downto 0),
      ch3_rxheadervalid(1 downto 0) => ch3_rxheadervalid(1 downto 0),
      ch3_rxlatclk => ch3_rxlatclk,
      ch3_rxlpmen => ch3_rxlpmen,
      ch3_rxmldchaindone => ch3_rxmldchaindone,
      ch3_rxmldchainreq => ch3_rxmldchainreq,
      ch3_rxmlfinealignreq => ch3_rxmlfinealignreq,
      ch3_rxmstdatapathreset => ch3_rxmstdatapathreset,
      ch3_rxmstreset => ch3_rxmstreset,
      ch3_rxmstresetdone => ch3_rxmstresetdone,
      ch3_rxoobreset => ch3_rxoobreset,
      ch3_rxosintdone => ch3_rxosintdone,
      ch3_rxosintstarted => ch3_rxosintstarted,
      ch3_rxosintstrobedone => ch3_rxosintstrobedone,
      ch3_rxosintstrobestarted => ch3_rxosintstrobestarted,
      ch3_rxoutclk => ch3_rxoutclk,
      ch3_rxpcsresetmask(4 downto 0) => ch3_rxpcsresetmask(4 downto 0),
      ch3_rxpd(1 downto 0) => ch3_rxpd(1 downto 0),
      ch3_rxphaligndone => ch3_rxphaligndone,
      ch3_rxphalignerr => ch3_rxphalignerr,
      ch3_rxphalignreq => ch3_rxphalignreq,
      ch3_rxphalignresetmask(1 downto 0) => ch3_rxphalignresetmask(1 downto 0),
      ch3_rxphdlypd => ch3_rxphdlypd,
      ch3_rxphdlyreset => ch3_rxphdlyreset,
      ch3_rxphdlyresetdone => ch3_rxphdlyresetdone,
      ch3_rxphsetinitdone => ch3_rxphsetinitdone,
      ch3_rxphsetinitreq => ch3_rxphsetinitreq,
      ch3_rxphshift180 => ch3_rxphshift180,
      ch3_rxphshift180done => ch3_rxphshift180done,
      ch3_rxpmaresetdone => ch3_rxpmaresetdone,
      ch3_rxpmaresetmask(6 downto 0) => ch3_rxpmaresetmask(6 downto 0),
      ch3_rxpolarity => ch3_rxpolarity,
      ch3_rxprbscntreset => ch3_rxprbscntreset,
      ch3_rxprbserr => ch3_rxprbserr,
      ch3_rxprbslocked => ch3_rxprbslocked,
      ch3_rxprbssel(3 downto 0) => ch3_rxprbssel(3 downto 0),
      ch3_rxprogdivreset => ch3_rxprogdivreset,
      ch3_rxprogdivresetdone => ch3_rxprogdivresetdone,
      ch3_rxrate(7 downto 0) => ch3_rxrate(7 downto 0),
      ch3_rxresetdone => ch3_rxresetdone,
      ch3_rxresetmode(1 downto 0) => ch3_rxresetmode(1 downto 0),
      ch3_rxslide => ch3_rxslide,
      ch3_rxsliderdy => ch3_rxsliderdy,
      ch3_rxstartofseq(1 downto 0) => ch3_rxstartofseq(1 downto 0),
      ch3_rxstatus(2 downto 0) => ch3_rxstatus(2 downto 0),
      ch3_rxsyncallin => ch3_rxsyncallin,
      ch3_rxsyncdone => ch3_rxsyncdone,
      ch3_rxtermination => ch3_rxtermination,
      ch3_rxuserrdy => ch3_rxuserrdy,
      ch3_rxusrclk => ch3_rxusrclk,
      ch3_rxvalid => ch3_rxvalid,
      ch3_tstin(19 downto 0) => ch3_tstin(19 downto 0),
      ch3_tx10gstat => ch3_tx10gstat,
      ch3_txbufstatus(1 downto 0) => ch3_txbufstatus(1 downto 0),
      ch3_txcomfinish => ch3_txcomfinish,
      ch3_txcominit => ch3_txcominit,
      ch3_txcomsas => ch3_txcomsas,
      ch3_txcomwake => ch3_txcomwake,
      ch3_txctrl0(15 downto 0) => ch3_txctrl0(15 downto 0),
      ch3_txctrl1(15 downto 0) => ch3_txctrl1(15 downto 0),
      ch3_txctrl2(7 downto 0) => ch3_txctrl2(7 downto 0),
      ch3_txdapicodeovrden => ch3_txdapicodeovrden,
      ch3_txdapicodereset => ch3_txdapicodereset,
      ch3_txdata(127 downto 0) => ch3_txdata(127 downto 0),
      ch3_txdataextendrsvd(7 downto 0) => ch3_txdataextendrsvd(7 downto 0),
      ch3_txdccdone => ch3_txdccdone,
      ch3_txdeemph(1 downto 0) => ch3_txdeemph(1 downto 0),
      ch3_txdetectrx => ch3_txdetectrx,
      ch3_txdiffctrl(4 downto 0) => ch3_txdiffctrl(4 downto 0),
      ch3_txdlyalignerr => ch3_txdlyalignerr,
      ch3_txdlyalignprog => ch3_txdlyalignprog,
      ch3_txdlyalignreq => ch3_txdlyalignreq,
      ch3_txelecidle => ch3_txelecidle,
      ch3_txheader(5 downto 0) => ch3_txheader(5 downto 0),
      ch3_txinhibit => ch3_txinhibit,
      ch3_txlatclk => ch3_txlatclk,
      ch3_txmaincursor(6 downto 0) => ch3_txmaincursor(6 downto 0),
      ch3_txmargin(2 downto 0) => ch3_txmargin(2 downto 0),
      ch3_txmldchaindone => ch3_txmldchaindone,
      ch3_txmldchainreq => ch3_txmldchainreq,
      ch3_txmstdatapathreset => ch3_txmstdatapathreset,
      ch3_txmstreset => ch3_txmstreset,
      ch3_txmstresetdone => ch3_txmstresetdone,
      ch3_txoneszeros => ch3_txoneszeros,
      ch3_txoutclk => ch3_txoutclk,
      ch3_txpausedelayalign => ch3_txpausedelayalign,
      ch3_txpcsresetmask => ch3_txpcsresetmask,
      ch3_txpd(1 downto 0) => ch3_txpd(1 downto 0),
      ch3_txphaligndone => ch3_txphaligndone,
      ch3_txphalignerr => ch3_txphalignerr,
      ch3_txphalignoutrsvd => ch3_txphalignoutrsvd,
      ch3_txphalignreq => ch3_txphalignreq,
      ch3_txphalignresetmask(1 downto 0) => ch3_txphalignresetmask(1 downto 0),
      ch3_txphdlypd => ch3_txphdlypd,
      ch3_txphdlyreset => ch3_txphdlyreset,
      ch3_txphdlyresetdone => ch3_txphdlyresetdone,
      ch3_txphdlytstclk => ch3_txphdlytstclk,
      ch3_txphsetinitdone => ch3_txphsetinitdone,
      ch3_txphsetinitreq => ch3_txphsetinitreq,
      ch3_txphshift180 => ch3_txphshift180,
      ch3_txphshift180done => ch3_txphshift180done,
      ch3_txpicodeovrden => ch3_txpicodeovrden,
      ch3_txpicodereset => ch3_txpicodereset,
      ch3_txpippmen => ch3_txpippmen,
      ch3_txpippmstepsize(4 downto 0) => ch3_txpippmstepsize(4 downto 0),
      ch3_txpisopd => ch3_txpisopd,
      ch3_txpmaresetdone => ch3_txpmaresetdone,
      ch3_txpmaresetmask(2 downto 0) => ch3_txpmaresetmask(2 downto 0),
      ch3_txpolarity => ch3_txpolarity,
      ch3_txpostcursor(4 downto 0) => ch3_txpostcursor(4 downto 0),
      ch3_txprbsforceerr => ch3_txprbsforceerr,
      ch3_txprbssel(3 downto 0) => ch3_txprbssel(3 downto 0),
      ch3_txprecursor(4 downto 0) => ch3_txprecursor(4 downto 0),
      ch3_txprogdivreset => ch3_txprogdivreset,
      ch3_txprogdivresetdone => ch3_txprogdivresetdone,
      ch3_txrate(7 downto 0) => ch3_txrate(7 downto 0),
      ch3_txresetdone => ch3_txresetdone,
      ch3_txresetmode(1 downto 0) => ch3_txresetmode(1 downto 0),
      ch3_txsequence(6 downto 0) => ch3_txsequence(6 downto 0),
      ch3_txswing => ch3_txswing,
      ch3_txsyncallin => ch3_txsyncallin,
      ch3_txsyncdone => ch3_txsyncdone,
      ch3_txuserrdy => ch3_txuserrdy,
      ch3_txusrclk => ch3_txusrclk,
      correcterr => correcterr,
      ctrlrsvdin0(15 downto 0) => ctrlrsvdin0(15 downto 0),
      ctrlrsvdin1(13 downto 0) => ctrlrsvdin1(13 downto 0),
      ctrlrsvdout(31 downto 0) => ctrlrsvdout(31 downto 0),
      debugtraceclk => debugtraceclk,
      debugtraceready => debugtraceready,
      debugtracetdata(15 downto 0) => debugtracetdata(15 downto 0),
      debugtracetvalid => debugtracetvalid,
      gpi(15 downto 0) => gpi(15 downto 0),
      gpo(15 downto 0) => gpo(15 downto 0),
      gtpowergood => gtpowergood,
      hsclk0_lcpllclkrsvd0 => hsclk0_lcpllclkrsvd0,
      hsclk0_lcpllclkrsvd1 => hsclk0_lcpllclkrsvd1,
      hsclk0_lcpllfbclklost => hsclk0_lcpllfbclklost,
      hsclk0_lcpllfbdiv(7 downto 0) => hsclk0_lcpllfbdiv(7 downto 0),
      hsclk0_lcpllgtgrefclk => '0',
      hsclk0_lcplllock => hsclk0_lcplllock,
      hsclk0_lcpllpd => hsclk0_lcpllpd,
      hsclk0_lcpllrefclklost => hsclk0_lcpllrefclklost,
      hsclk0_lcpllrefclkmonitor => hsclk0_lcpllrefclkmonitor,
      hsclk0_lcpllrefclksel(2 downto 0) => hsclk0_lcpllrefclksel(2 downto 0),
      hsclk0_lcpllreset => hsclk0_lcpllreset,
      hsclk0_lcpllresetbypassmode => hsclk0_lcpllresetbypassmode,
      hsclk0_lcpllresetmask(1 downto 0) => hsclk0_lcpllresetmask(1 downto 0),
      hsclk0_lcpllrsvd0(7 downto 0) => hsclk0_lcpllrsvd0(7 downto 0),
      hsclk0_lcpllrsvd1(7 downto 0) => hsclk0_lcpllrsvd1(7 downto 0),
      hsclk0_lcpllrsvdout(7 downto 0) => hsclk0_lcpllrsvdout(7 downto 0),
      hsclk0_lcpllsdmdata(25 downto 0) => hsclk0_lcpllsdmdata(25 downto 0),
      hsclk0_lcpllsdmtoggle => hsclk0_lcpllsdmtoggle,
      hsclk0_rpllclkrsvd0 => hsclk0_rpllclkrsvd0,
      hsclk0_rpllclkrsvd1 => hsclk0_rpllclkrsvd1,
      hsclk0_rpllfbclklost => hsclk0_rpllfbclklost,
      hsclk0_rpllfbdiv(7 downto 0) => hsclk0_rpllfbdiv(7 downto 0),
      hsclk0_rpllgtgrefclk => '0',
      hsclk0_rplllock => hsclk0_rplllock,
      hsclk0_rpllpd => hsclk0_rpllpd,
      hsclk0_rpllrefclklost => hsclk0_rpllrefclklost,
      hsclk0_rpllrefclkmonitor => hsclk0_rpllrefclkmonitor,
      hsclk0_rpllrefclksel(2 downto 0) => hsclk0_rpllrefclksel(2 downto 0),
      hsclk0_rpllreset => hsclk0_rpllreset,
      hsclk0_rpllresetbypassmode => hsclk0_rpllresetbypassmode,
      hsclk0_rpllresetmask(1 downto 0) => hsclk0_rpllresetmask(1 downto 0),
      hsclk0_rpllrsvd0(7 downto 0) => hsclk0_rpllrsvd0(7 downto 0),
      hsclk0_rpllrsvd1(7 downto 0) => hsclk0_rpllrsvd1(7 downto 0),
      hsclk0_rpllrsvdout(7 downto 0) => hsclk0_rpllrsvdout(7 downto 0),
      hsclk0_rpllsdmdata(25 downto 0) => hsclk0_rpllsdmdata(25 downto 0),
      hsclk0_rpllsdmtoggle => hsclk0_rpllsdmtoggle,
      hsclk0_rxrecclkout0 => hsclk0_rxrecclkout0,
      hsclk0_rxrecclkout1 => hsclk0_rxrecclkout1,
      hsclk0_rxrecclksel(1 downto 0) => hsclk0_rxrecclksel(1 downto 0),
      hsclk1_lcpllclkrsvd0 => hsclk1_lcpllclkrsvd0,
      hsclk1_lcpllclkrsvd1 => hsclk1_lcpllclkrsvd1,
      hsclk1_lcpllfbclklost => hsclk1_lcpllfbclklost,
      hsclk1_lcpllfbdiv(7 downto 0) => hsclk1_lcpllfbdiv(7 downto 0),
      hsclk1_lcpllgtgrefclk => '0',
      hsclk1_lcplllock => hsclk1_lcplllock,
      hsclk1_lcpllpd => hsclk1_lcpllpd,
      hsclk1_lcpllrefclklost => hsclk1_lcpllrefclklost,
      hsclk1_lcpllrefclkmonitor => hsclk1_lcpllrefclkmonitor,
      hsclk1_lcpllrefclksel(2 downto 0) => hsclk1_lcpllrefclksel(2 downto 0),
      hsclk1_lcpllreset => hsclk1_lcpllreset,
      hsclk1_lcpllresetbypassmode => hsclk1_lcpllresetbypassmode,
      hsclk1_lcpllresetmask(1 downto 0) => hsclk1_lcpllresetmask(1 downto 0),
      hsclk1_lcpllrsvd0(7 downto 0) => hsclk1_lcpllrsvd0(7 downto 0),
      hsclk1_lcpllrsvd1(7 downto 0) => hsclk1_lcpllrsvd1(7 downto 0),
      hsclk1_lcpllrsvdout(7 downto 0) => hsclk1_lcpllrsvdout(7 downto 0),
      hsclk1_lcpllsdmdata(25 downto 0) => hsclk1_lcpllsdmdata(25 downto 0),
      hsclk1_lcpllsdmtoggle => hsclk1_lcpllsdmtoggle,
      hsclk1_rpllclkrsvd0 => hsclk1_rpllclkrsvd0,
      hsclk1_rpllclkrsvd1 => hsclk1_rpllclkrsvd1,
      hsclk1_rpllfbclklost => hsclk1_rpllfbclklost,
      hsclk1_rpllfbdiv(7 downto 0) => hsclk1_rpllfbdiv(7 downto 0),
      hsclk1_rpllgtgrefclk => '0',
      hsclk1_rplllock => hsclk1_rplllock,
      hsclk1_rpllpd => hsclk1_rpllpd,
      hsclk1_rpllrefclklost => hsclk1_rpllrefclklost,
      hsclk1_rpllrefclkmonitor => hsclk1_rpllrefclkmonitor,
      hsclk1_rpllrefclksel(2 downto 0) => hsclk1_rpllrefclksel(2 downto 0),
      hsclk1_rpllreset => hsclk1_rpllreset,
      hsclk1_rpllresetbypassmode => hsclk1_rpllresetbypassmode,
      hsclk1_rpllresetmask(1 downto 0) => hsclk1_rpllresetmask(1 downto 0),
      hsclk1_rpllrsvd0(7 downto 0) => hsclk1_rpllrsvd0(7 downto 0),
      hsclk1_rpllrsvd1(7 downto 0) => hsclk1_rpllrsvd1(7 downto 0),
      hsclk1_rpllrsvdout(7 downto 0) => hsclk1_rpllrsvdout(7 downto 0),
      hsclk1_rpllsdmdata(25 downto 0) => hsclk1_rpllsdmdata(25 downto 0),
      hsclk1_rpllsdmtoggle => hsclk1_rpllsdmtoggle,
      hsclk1_rxrecclkout0 => hsclk1_rxrecclkout0,
      hsclk1_rxrecclkout1 => hsclk1_rxrecclkout1,
      hsclk1_rxrecclksel(1 downto 0) => hsclk1_rxrecclksel(1 downto 0),
      pcielinkreachtarget => pcielinkreachtarget,
      pcieltssm(5 downto 0) => pcieltssm(5 downto 0),
      pipenorthin(5 downto 0) => pipenorthin(5 downto 0),
      pipenorthout(5 downto 0) => pipenorthout(5 downto 0),
      pipesouthin(5 downto 0) => pipesouthin(5 downto 0),
      pipesouthout(5 downto 0) => pipesouthout(5 downto 0),
      rcalenb => rcalenb,
      refclk0_clktestsig => refclk0_clktestsig,
      refclk0_clktestsigint => refclk0_clktestsigint,
      refclk0_gtrefclkpd => refclk0_gtrefclkpd,
      refclk0_gtrefclkpdint => refclk0_gtrefclkpdint,
      refclk1_clktestsig => refclk1_clktestsig,
      refclk1_clktestsigint => refclk1_clktestsigint,
      refclk1_gtrefclkpd => refclk1_gtrefclkpd,
      refclk1_gtrefclkpdint => refclk1_gtrefclkpdint,
      resetdone_northin(1 downto 0) => resetdone_northin(1 downto 0),
      resetdone_northout(1 downto 0) => resetdone_northout(1 downto 0),
      resetdone_southin(1 downto 0) => resetdone_southin(1 downto 0),
      resetdone_southout(1 downto 0) => resetdone_southout(1 downto 0),
      rxmarginclk => rxmarginclk,
      rxmarginreqack => rxmarginreqack,
      rxmarginreqcmd(3 downto 0) => rxmarginreqcmd(3 downto 0),
      rxmarginreqlanenum(1 downto 0) => rxmarginreqlanenum(1 downto 0),
      rxmarginreqpayld(7 downto 0) => rxmarginreqpayld(7 downto 0),
      rxmarginreqreq => rxmarginreqreq,
      rxmarginresack => rxmarginresack,
      rxmarginrescmd(3 downto 0) => rxmarginrescmd(3 downto 0),
      rxmarginreslanenum(1 downto 0) => rxmarginreslanenum(1 downto 0),
      rxmarginrespayld(7 downto 0) => rxmarginrespayld(7 downto 0),
      rxmarginresreq => rxmarginresreq,
      rxn(3 downto 0) => rxn(3 downto 0),
      rxp(3 downto 0) => rxp(3 downto 0),
      rxpinorthin(3 downto 0) => rxpinorthin(3 downto 0),
      rxpinorthout(3 downto 0) => rxpinorthout(3 downto 0),
      rxpisouthin(3 downto 0) => rxpisouthin(3 downto 0),
      rxpisouthout(3 downto 0) => rxpisouthout(3 downto 0),
      s_axi_lite_araddr(15 downto 0) => B"0000000000000000",
      s_axi_lite_arready => NLW_inst_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(15 downto 0) => B"0000000000000000",
      s_axi_lite_awready => NLW_inst_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_inst_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_inst_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_clk => '0',
      s_axi_lite_rdata(31 downto 0) => NLW_inst_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_resetn => '0',
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_inst_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_inst_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_wready => NLW_inst_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wvalid => '0',
      trigackin0 => trigackin0,
      trigackout0 => trigackout0,
      trigin0 => trigin0,
      trigout0 => trigout0,
      txn(3 downto 0) => txn(3 downto 0),
      txp(3 downto 0) => txp(3 downto 0),
      txpinorthin(3 downto 0) => txpinorthin(3 downto 0),
      txpinorthout(3 downto 0) => txpinorthout(3 downto 0),
      txpisouthin(3 downto 0) => txpisouthin(3 downto 0),
      txpisouthout(3 downto 0) => txpisouthout(3 downto 0),
      ubenable => ubenable,
      ubinterrupt => ubinterrupt,
      ubintr(11 downto 0) => ubintr(11 downto 0),
      ubiolmbrst => ubiolmbrst,
      ubmbrst => ubmbrst,
      ubrxuart => ubrxuart,
      ubtxuart => ubtxuart,
      uncorrecterr => uncorrecterr
    );
end STRUCTURE;
