ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g0xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_RCC_GetAPB1Prescaler,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  23              	LL_RCC_GetAPB1Prescaler:
  24              	.LFB91:
  25              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h"
   1:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @file    stm32g0xx_ll_rcc.h
   4:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * Copyright (c) 2018 STMicroelectronics.
  10:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  13:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * the root directory of this software component.
  14:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ******************************************************************************
  16:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  17:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  18:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  19:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #ifndef STM32G0xx_LL_RCC_H
  20:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define STM32G0xx_LL_RCC_H
  21:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  22:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #ifdef __cplusplus
  23:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** extern "C" {
  24:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif
  25:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  26:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #include "stm32g0xx.h"
  28:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  29:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @addtogroup STM32G0xx_LL_Driver
  30:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  31:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  32:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  33:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 2


  34:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  35:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  37:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  38:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  39:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  42:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  43:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  44:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  45:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  46:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  47:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  48:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  49:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  50:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  51:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  54:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  55:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  56:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  57:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  58:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  59:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  60:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  61:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  63:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  64:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  65:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  66:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  67:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  68:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  69:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  70:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  71:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  72:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  73:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  74:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** typedef struct
  75:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
  76:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  77:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  78:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  79:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  80:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  81:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  82:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  83:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  84:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  85:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
  86:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
  87:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  88:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  89:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  90:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 3


  91:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  92:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
  93:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
  94:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
  95:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
  96:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
  97:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
  98:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *           HW set-up.
  99:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define HSE_VALUE    8000000U   /*!< Value of the HSE oscillator in Hz */
 103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* HSE_VALUE */
 104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* HSI_VALUE */
 108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LSE_VALUE */
 112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LSI_VALUE */
 116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear */
 142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 4


 148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag */
 156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
 163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CSR_PWRRSTF                 RCC_CSR_PWRRSTF    /*!< BOR or POR/PDR reset flag */
 168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low s
 203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            /*!< LSE selection for low s
 204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 5


 205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           0x00000000U                        /*!< HSI selection as
 212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_0                      /*!< HSE selection as
 213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_1                      /*!< PLL selection as
 214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_LSI           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)    /*!< LSI selection us
 215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_LSE           RCC_CFGR_SW_2                      /*!< LSE selection us
 216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    0x00000000U                         /*!< HSI used as sys
 224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_0                      /*!< HSE used as sys
 225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_1                      /*!< PLL used as sys
 226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_LSI    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0)   /*!< LSI used as sys
 227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_LSE    RCC_CFGR_SWS_2                      /*!< LSE used as sys
 228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U                                             
 236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3                                         
 237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                     
 238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                     
 239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                     
 241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   
 242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)   
 243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                                           /*
 252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE_2                                       /*
 253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_0)                   /*
 254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1)                   /*
 255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1 | RCC_CFGR_PPRE_0) /*
 256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSI_DIV  HSI division factor
 261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 6


 262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_1                  0x00000000U                                /*!< HSI not d
 264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_2                  RCC_CR_HSIDIV_0                            /*!< HSI divid
 265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_4                  RCC_CR_HSIDIV_1                            /*!< HSI divid
 266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_8                  (RCC_CR_HSIDIV_1 | RCC_CR_HSIDIV_0)        /*!< HSI divid
 267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_16                 RCC_CR_HSIDIV_2                            /*!< HSI divid
 268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_32                 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_0)        /*!< HSI divid
 269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_64                 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_1)        /*!< HSI divid
 270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_HSI_DIV_128                RCC_CR_HSIDIV                              /*!< HSI divid
 271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output d
 279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selec
 280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_1                      /*!< HSI48 select
 282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 select
 284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selectio
 285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL sel
 286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selectio
 287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOSEL_3)
 289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLPCLK         RCC_CFGR_MCOSEL_3                       /*!< PLLPCLK sele
 290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLQCLK         (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_0)   /*!< PLLQCLK sele
 291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_RTCCLK          (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1)   /*!< RTCCLK selec
 292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_RTC_WKUP        (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_0) /
 293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOSEL_3 */
 294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                                             
 302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                                       
 303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                                       
 304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)                 
 305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                                       
 306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_0)                 
 307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64                 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1)                 
 308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128                (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE
 309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE_3)
 310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_256                 RCC_CFGR_MCOPRE_3                                      
 311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_512                (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_0)                 
 312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1024               (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_1)                 
 313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE_3 */
 314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_MCO2_SUPPORT)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 7


 319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO2SOURCE  MCO2 SOURCE selection
 320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_NOCLOCK          0x00000000U                                             
 323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_SYSCLK           RCC_CFGR_MCO2SEL_0                                      
 324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_HSI48            RCC_CFGR_MCO2SEL_1                                      
 326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_HSI              (RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2SEL_0)               
 328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_HSE              RCC_CFGR_MCO2SEL_2                                      
 329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_PLLCLK           (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_0)               
 330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_LSI              (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_1)               
 331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_LSE              (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2
 332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_PLLPCLK          RCC_CFGR_MCO2SEL_3                                      
 333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_PLLQCLK          (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_0)               
 334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_RTCCLK           (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_1)               
 335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_RTC_WKUP         (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2
 336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO2_DIV  MCO2 prescaler
 341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_1                  0x00000000U                                             
 344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_2                  RCC_CFGR_MCO2PRE_0                                      
 345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_4                  RCC_CFGR_MCO2PRE_1                                      
 346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_8                  (RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0)               
 347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_16                 RCC_CFGR_MCO2PRE_2                                      
 348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_32                 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_0)               
 349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_64                 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1)               
 350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_128                (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2
 351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_256                RCC_CFGR_MCO2PRE_3                                      
 352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_512                (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_0)               
 353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_1024               (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_1)               
 354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_MCO2_SUPPORT */
 358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO        0x00000000U                 /*!< No clock enabled for the
 364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA        0xFFFFFFFFU                 /*!< Frequency cannot be prov
 365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx_CLKSOURCE  Peripheral USART clock source selection
 371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U)            
 374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0)  
 375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1)  
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 8


 376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)    
 377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART2SEL)
 378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U)            
 379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0)  
 380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1)  
 381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)    
 382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART2SEL */
 383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART3SEL)
 384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1      ((RCC_CCIPR_USART3SEL << 16U) | 0x00000000U)           /
 385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /
 386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL)   /
 388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART3SEL */
 389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPUART1) || defined(LPUART2)
 394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUARTx_CLKSOURCE Peripheral LPUART clock source selection
 395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPUART2)
 398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART2_CLKSOURCE_PCLK1     ((RCC_CCIPR_LPUART2SEL << 16U) | 0x00000000U)           
 399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART2_CLKSOURCE_SYSCLK    ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL_0)
 400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART2_CLKSOURCE_HSI       ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL_1)
 401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART2_CLKSOURCE_LSE       ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL)  
 402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART2 */
 403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     ((RCC_CCIPR_LPUART1SEL << 16U) | 0x00000000U)           
 404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL_0)
 405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL_1)
 406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL)  
 407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART1 || LPUART2 */
 411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE Peripheral I2C clock source selection
 413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        ((RCC_CCIPR_I2C1SEL << 16U) | 0x00000000U)          /*!<
 416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       ((RCC_CCIPR_I2C1SEL << 16U) | RCC_CCIPR_I2C1SEL_0)  /*!<
 417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          ((RCC_CCIPR_I2C1SEL << 16U) | RCC_CCIPR_I2C1SEL_1)  /*!<
 418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C2SEL)
 419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        ((RCC_CCIPR_I2C2SEL << 16U) | 0x00000000U)          /*!<
 420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       ((RCC_CCIPR_I2C2SEL << 16U) | RCC_CCIPR_I2C2SEL_0)  /*!<
 421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          ((RCC_CCIPR_I2C2SEL << 16U) | RCC_CCIPR_I2C2SEL_1)  /*!<
 422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_I2C2SEL */
 423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Sx_CLKSOURCE Peripheral I2S clock source selection
 428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
 431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_SYSCLK      ((RCC_CCIPR2_I2S1SEL << 16U) | 0x00000000U)          /*!<
 432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLL         ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL_0)  /*!
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 9


 433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_HSI         ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL_1)  /*!
 434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN         ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL)    /*!
 435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_SYSCLK      ((RCC_CCIPR2_I2S2SEL << 16U) | 0x00000000U)          /*!<
 436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLL         ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL_0)  /*!
 437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_HSI         ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL_1)  /*!
 438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PIN         ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL)    /*!
 439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #else
 440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_SYSCLK      0x00000000U                  /*!< SYSCLK clock used as I2
 441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLL         RCC_CCIPR_I2S1SEL_0          /*!< PLL clock used as I2S1 
 442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_HSI         RCC_CCIPR_I2S1SEL_1          /*!< HSI clock used as I2S1 
 443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN         RCC_CCIPR_I2S1SEL            /*!< External clock used as 
 444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
 445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM1SEL)
 451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIMx_CLKSOURCE Peripheral TIM clock source selection
 452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PCLK1        (RCC_CCIPR_TIM1SEL   | (0x00000000U >> 16U))          /*
 455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PLL          (RCC_CCIPR_TIM1SEL   | (RCC_CCIPR_TIM1SEL >> 16U))    /*
 456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM1SEL */
 460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM15SEL)
 462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @addtogroup RCC_LL_EC_TIMx_CLKSOURCE
 463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PCLK1       (RCC_CCIPR_TIM15SEL  | (0x00000000U >> 16U))          /*
 466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PLL         (RCC_CCIPR_TIM15SEL  | (RCC_CCIPR_TIM15SEL >> 16U))   /*
 467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM15SEL */
 471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPTIM1) && defined(LPTIM2)
 473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE Peripheral LPTIM clock source selection
 474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16U))           /
 477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 >> 16U)) /
 478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 >> 16U)) /
 479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >> 16U))   /
 480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16U))           /
 481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 >> 16U)) /
 482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 >> 16U)) /
 483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >> 16U))   /
 484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPTIM1 && LPTIM2*/
 488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(CEC)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 10


 490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE_HSI Peripheral CEC clock source selection
 491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV488    0x00000000U                   /*!< HSI oscillator clock 
 494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE           RCC_CCIPR_CECSEL              /*!< LSE oscillator clock 
 495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* CEC */
 500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(FDCAN1) || defined(FDCAN2)
 502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE_HSI Peripheral FDCAN clock source selection
 503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PCLK1         0x00000000U                   /*!< PCLK1 oscillator cl
 506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PLL           RCC_CCIPR2_FDCANSEL_0          /*!< PLL "Q"  oscillato
 507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_HSE           RCC_CCIPR2_FDCANSEL_1          /*!< HSE oscillator clo
 508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* FDCAN1 || FDCAN2 */
 513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
 515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE Peripheral RNG clock source selection
 516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RNG 
 519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI_DIV8      RCC_CCIPR_RNGSEL_0            /*!< HSI oscillator clock 
 520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_SYSCLK        RCC_CCIPR_RNGSEL_1            /*!< SYSCLK divided by 1 u
 521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL           RCC_CCIPR_RNGSEL              /*!< PLL used as RNG clock
 522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
 526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
 528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLK_DIV Peripheral RNG clock division factor
 529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV1                0x00000000U                    /*!< RNG clock not divide
 532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV2                RCC_CCIPR_RNGDIV_0             /*!< RNG clock divided by
 533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV4                RCC_CCIPR_RNGDIV_1             /*!< RNG clock divided by
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLK_DIV8                RCC_CCIPR_RNGDIV               /*!< RNG clock divided by
 535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
 539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
 541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         0x00000000U            /*!< HSI48 clock used as USB cloc
 546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 11


 547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSE           RCC_CCIPR2_USBSEL_0  /*!< PLL clock used as USB clock so
 548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           RCC_CCIPR2_USBSEL_1  /*!< PLL clock used as USB clock so
 549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
 553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection
 555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK        0x00000000U                   /*!< SYSCLK used as ADC cl
 558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL           RCC_CCIPR_ADCSEL_0            /*!< PLL used as ADC clock
 559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI           RCC_CCIPR_ADCSEL_1            /*!< HSI used as ADC clock
 560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx Peripheral USARTx get clock source
 565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection *
 568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART2SEL)
 569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection *
 570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART2SEL */
 571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART3SEL)
 572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection *
 573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART3SEL */
 574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPUART1)
 579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection
 583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPUART2)
 584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPUART2_CLKSOURCE           RCC_CCIPR_LPUART2SEL /*!< LPUART2 Clock source selection
 585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART2 */
 586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPUART1 */
 590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL /*!< I2C1 Clock source selection */
 595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C2SEL)
 596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              RCC_CCIPR_I2C2SEL /*!< I2C2 Clock source selection */
 597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_I2C2SEL */
 598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S1 Peripheral I2S get clock source
 603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 12


 604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
 606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_CCIPR2_I2S1SEL /*!< I2S1 Clock source selection */
 607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE              RCC_CCIPR2_I2S2SEL /*!< I2S2 Clock source selection */
 608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #else
 609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_CCIPR_I2S1SEL /*!< I2S1 Clock source selection */
 610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
 611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM1SEL)
 616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIMx Peripheral TIMx get clock source
 617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE              RCC_CCIPR_TIM1SEL   /*!< TIM1 Clock source selection */
 620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR_TIM15SEL)
 621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE             RCC_CCIPR_TIM15SEL  /*!< TIM15 Clock source selection */
 622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM15SEL */
 623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR_TIM1SEL */
 627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(LPTIM1) && defined(LPTIM2)
 629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM2 Clock source selection *
 633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL /*!< LPTIM2 Clock source selection *
 634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* LPTIM1 && LPTIM2 */
 638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(CEC)
 640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source
 641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE               RCC_CCIPR_CECSEL        /*!< CEC Clock source selection 
 644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* CEC */
 648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(FDCAN1) || defined(FDCAN2)
 650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN Peripheral FDCAN get clock source
 651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE               RCC_CCIPR2_FDCANSEL        /*!< FDCAN Clock source sel
 654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* FDCAN1 */
 658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
 660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 13


 661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR2_USBSEL /*!< USB Clock source selection */
 664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
 668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
 670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG Peripheral RNG get clock source
 671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL        /*!< RNG Clock source selection 
 674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_DIV Peripheral RNG get clock division factor
 679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RNG_CLKDIV                  RCC_CCIPR_RNGDIV        /*!< RNG Clock division factor *
 682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
 686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL        /*!< ADC Clock source selection 
 691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 705:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 706:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 708:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 710:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 711:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 712:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
 713:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 714:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 715:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 716:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 717:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor (PLLM)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 14


 718:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 719:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 720:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL div
 721:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL div
 722:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL div
 723:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL div
 725:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL div
 727:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL div
 728:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 729:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 730:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 731:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 732:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 733:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 734:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 735:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 736:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 737:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 738:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 739:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 741:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 743:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 744:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 745:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 746:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 747:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 748:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 749:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 750:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 751:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 752:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 753:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
 754:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 755:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 756:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 757:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 758:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 759:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
 761:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 763:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 764:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 765:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 766:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 767:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 768:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 769:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 770:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 771:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 772:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 773:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 774:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 15


 775:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 776:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 777:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 778:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 779:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 780:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 781:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 782:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 783:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 784:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_PLLQ_SUPPORT)
 785:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 786:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 787:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 788:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 789:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 790:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 791:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
 792:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 793:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 794:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 795:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 796:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 797:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 798:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_PLLQ_SUPPORT */
 799:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 800:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 802:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 803:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 804:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 805:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 806:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 807:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 808:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 809:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 810:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 811:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 812:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 813:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 814:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 815:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 816:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 817:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
 818:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 819:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG((RCC->__REG__), (__VALUE__))
 820:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 821:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 822:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 823:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 824:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Register value
 825:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 826:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 827:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 828:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
 829:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 830:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 831:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 16


 832:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
 833:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 834:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 835:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 836:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
 837:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 838:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 839:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 840:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 841:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 842:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 843:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 844:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 845:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 846:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 847:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 848:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 849:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 850:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 852:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 853:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 854:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 855:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 856:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 857:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 858:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 859:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 860:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__)   \
 861:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
 862:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U))
 863:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 864:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 865:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on I2S domain
 866:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 868:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 869:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 870:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 871:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 872:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 873:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 874:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 875:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 876:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 877:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 878:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 879:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 880:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 881:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 882:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 883:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 884:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 885:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 886:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 887:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 888:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 17


 889:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 890:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 891:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 892:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 893:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 894:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 895:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 896:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 897:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 898:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 899:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 900:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 901:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 903:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 904:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 905:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 907:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 908:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 909:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 910:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 911:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 912:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 913:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_I2S1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
 914:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__)  * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
 915:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 916:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 917:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2S2SEL)
 918:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 919:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on I2S2 domain
 920:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S2_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 921:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 922:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 923:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 924:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 925:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 926:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 927:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 928:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 929:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 930:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 931:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 932:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 933:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 934:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 935:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 936:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 937:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 938:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 939:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 940:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 941:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 942:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 943:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 944:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 945:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 18


 946:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 947:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 948:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 949:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 950:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 951:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 952:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 953:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 954:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 955:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 956:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 957:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 958:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 959:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 960:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 961:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 962:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 963:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 964:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 965:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 966:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
 967:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_I2S2_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
 968:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__)  * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
 969:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 970:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2S2SEL */
 971:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
 972:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
 973:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 974:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 975:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 976:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 977:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 978:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 979:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 980:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 981:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 982:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 983:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 984:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 985:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 986:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
 987:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 988:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 989:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 991:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 992:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 993:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 994:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 995:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 996:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 997:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 998:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 999:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
1000:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
1001:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
1002:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 19


1003:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
1004:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
1005:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
1006:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
1007:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
1008:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
1009:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
1010:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
1011:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
1012:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
1014:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
1016:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
1017:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
1018:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
1019:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1020:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1021:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
1022:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
1023:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
1024:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1025:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RNG)
1026:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1027:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on RNG domain
1028:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_RNG_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1029:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1030:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1031:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1032:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1033:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1034:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1035:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1036:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1037:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1038:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1039:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1040:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
1041:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1042:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1043:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1044:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1045:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1046:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1047:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1048:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1049:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1050:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1051:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_RNG_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__)   \
1052:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /     \
1053:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1054:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RNG */
1055:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1056:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_PLLQ_SUPPORT)
1057:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1058:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on TIM1 domain
1059:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 20


1060:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1061:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1062:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1063:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1064:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1065:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1066:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1067:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1068:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1069:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1070:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1071:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
1072:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1073:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1074:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1075:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1076:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1077:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1078:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1079:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1080:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1081:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1082:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_TIM1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \
1083:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /    \
1084:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1085:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(TIM15)
1086:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1087:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on TIM15 domain
1088:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM15_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1089:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1090:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1091:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1092:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1093:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1094:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1095:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1096:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1097:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1098:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1099:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
1101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_TIM15_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__)  \
1112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /      \
1113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* TIM15 */
1115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_PLLQ_SUPPORT */
1116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 21


1117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(FDCAN1) || defined(FDCAN2)
1118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on FDCAN domain
1120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FDCAN_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
1133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FDCAN_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \
1144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /     \
1145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* FDCAN1 || FDCAN2 */
1147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx)
1149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on USB domain
1151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_USB_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 86
1164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 22


1174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_USB_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \
1175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) /   \
1176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
1178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
1181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
1182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
1183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
1193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__)  \
1195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__SYSCLKFREQ__) >> (AHBPrescTable[((__AHBPRESCALER__) & RCC_CFGR_HPRE) >>  RCC_CFGR_HPRE_Pos] &
1196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
1199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
1201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__)  \
1209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   ((__HCLKFREQ__) >> (APBPrescTable[(__APB1PRESCALER__) >>  RCC_CFGR_PPRE_Pos] & 0x1FU))
1210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HSISYS frequency
1213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  __HSIDIV__ This parameter can be one of the following values:
1214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_1
1215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_2
1216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_4
1217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_8
1218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_16
1219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_32
1220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_64
1221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_128
1222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval HSISYS clock frequency (in Hz)
1223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #define __LL_RCC_CALC_HSI_FREQ(__HSIDIV__) (HSI_VALUE / (1U << ((__HSIDIV__)>> RCC_CR_HSIDIV_Pos)))
1225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 23


1231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
1255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
1256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
1259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
1261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
1265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
1266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
1269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
1271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 24


1288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
1301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is enabled
1334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
1340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 25


1345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 26


1402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
1413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable HSI48
1419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR         HSI48ON       LL_RCC_HSI48_Enable
1420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSI48ON);
1425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable HSI48
1429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR          HSI48ON       LL_RCC_HSI48_Disable
1430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON);
1435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR          HSI48RDY      LL_RCC_HSI48_IsReady
1440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == RCC_CR_HSI48RDY) ? 1UL : 0UL);
1445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 27


1459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
1461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 28


1516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
1566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 29


1573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
1614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Enable Low speed clock
1626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 30


1630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Disable Low speed clock
1636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
1646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
1647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
1653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
1655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get Low speed clock selection
1659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
1660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
1665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
1667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @}
1671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @{
1675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Configure the system clock source
1679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
1685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
1686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 31


1687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get the system clock source
1695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
1701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
1702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1705:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1706:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1708:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1710:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1711:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1712:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1713:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1714:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1715:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1716:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1717:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1718:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1719:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1720:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1721:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1722:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1723:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1725:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1727:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1728:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1729:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1730:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE         LL_RCC_SetAPB1Prescaler
1731:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1732:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1733:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1734:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1735:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1736:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1737:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1738:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1739:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1741:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
1742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1743:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 32


1744:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1745:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Set HSI16 division factor
1746:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CR         HSIDIV          LL_RCC_SetHSIDiv
1747:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @note  HSIDIV parameter is only applied to SYSCLK_Frequency when HSI is used as
1748:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * system clock source.
1749:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @param  HSIDiv  This parameter can be one of the following values:
1750:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_1
1751:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_2
1752:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_4
1753:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_8
1754:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_16
1755:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_32
1756:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_64
1757:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSI_DIV_128
1758:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval None
1759:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)
1761:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv);
1763:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1764:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1765:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1766:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1767:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1768:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1769:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1770:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1771:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1772:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1773:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1774:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1775:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1776:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1777:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1778:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1779:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
1780:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1781:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
1782:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** 
1783:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** /**
1784:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1785:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE         LL_RCC_GetAPB1Prescaler
1786:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1787:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1788:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1789:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1790:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1791:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1792:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   */
1793:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1794:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** {
  26              		.loc 1 1794 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 33


  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
1795:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
  38              		.loc 1 1795 21
  39 0004 034B     		ldr	r3, .L3
  40 0006 9A68     		ldr	r2, [r3, #8]
  41              		.loc 1 1795 10
  42 0008 E023     		movs	r3, #224
  43 000a DB01     		lsls	r3, r3, #7
  44 000c 1340     		ands	r3, r2
1796:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h **** }
  45              		.loc 1 1796 1
  46 000e 1800     		movs	r0, r3
  47 0010 BD46     		mov	sp, r7
  48              		@ sp needed
  49 0012 80BD     		pop	{r7, pc}
  50              	.L4:
  51              		.align	2
  52              	.L3:
  53 0014 00100240 		.word	1073876992
  54              		.cfi_endproc
  55              	.LFE91:
  57              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
  58              		.align	2
  61              	CHANNEL_OFFSET_TAB:
  62 0000 081C3044 		.ascii	"\010\0340DXl\200"
  62      586C80
  63              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  64              		.align	1
  65              		.global	HAL_RCC_DeInit
  66              		.syntax unified
  67              		.code	16
  68              		.thumb_func
  70              	HAL_RCC_DeInit:
  71              	.LFB363:
  72              		.file 2 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c"
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @file    stm32g0xx_hal_rcc.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     [..]
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       After reset the device is running from High Speed Internal oscillator
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (from 8 MHz to reach 16MHz) with Flash 0 wait state. Flash prefetch buffer,
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 34


  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       D-Cache and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses:
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     [..]
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, RNG, HSTIM)
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   @endverbatim
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   ******************************************************************************
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @attention
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * Copyright (c) 2018 STMicroelectronics.
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * All rights reserved.
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * the root directory of this software component.
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   ******************************************************************************
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #include "stm32g0xx_hal.h"
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @addtogroup STM32G0xx_HAL_Driver
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @{
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @defgroup RCC RCC
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief RCC HAL module driver
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @{
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @{
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          (2U)    /* 2 ms (minimum Tick + 1) */
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 35


  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define HSI48_TIMEOUT_VALUE        (2U)    /* 2 ms (minimum Tick + 1) */
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  (5000U) /* 5 s    */
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define PLLSOURCE_NONE             (0U)
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @}
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @{
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_PIN(__RCC_MCOx__)   ((__RCC_MCOx__) & GPIO_PIN_MASK)
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_AF(__RCC_MCOx__)    (((__RCC_MCOx__) & RCC_MCO_GPIOAF_MASK) >> RCC_MCO_GPI
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_INDEX(__RCC_MCOx__) (((__RCC_MCOx__) & RCC_MCO_GPIOPORT_MASK) >> RCC_MCO_G
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define RCC_GET_MCO_GPIO_PORT(__RCC_MCOx__)  (IOPORT_BASE + ((0x00000400UL) * RCC_GET_MCO_GPIO_INDE
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (uint32_t)(__HAL_RCC_PLLSOURCE__)))
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @}
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @{
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @}
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @{
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   @verbatim
 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****  ===============================================================================
 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****  ===============================================================================
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     [..]
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB)
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 36


 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              the PLL as System clock source.
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              clock source.
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE) providing up to three independent output clocks:
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****            (++) The first output (R) is used to generate the high speed system clock (up to 64MHz).
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****            (++) The second output(Q) is used to generate the clock for the random analog generator 
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****            (++) The Third output (P) is used to generate the clock for the Analog to Digital Conver
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE or LSE clock failure occurs
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              is automatically switched respectively to HSI or LSI and an interrupt is generated
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              if enabled. The interrupt is linked to the Cortex-M0+ NMI (Non-Maskable Interrupt)
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              exception vector.
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) MCOx (microcontroller clock output):
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              (++) MCO1 used to output LSI, HSI48(*), HSI, LSE, HSE or main PLL clock (through a con
 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              (++) MCO2(*) used to output LSI, HSI48(*), HSI, LSE, HSE, main PLLR clock, PLLQ clock,
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                  (*) available on certain devices only
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              HSE, LSI, LSE and main PLL.
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...).and APB (PCLK1) clock is derived
 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              the peripherals mapped on these buses. You can use
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                 divided by 2 to 31.
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                 You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                  to configure this clock.
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (+@) RNG(*) requires a frequency equal or lower than 48 MHz.
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                  This clock is derived from the main PLL or HSI or System clock.
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                  (*) available on certain devices only
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (+@) IWDG clock which is always the LSI clock.
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK is 64 MHz.
 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should be
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****              adapted accordingly.
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   @endverbatim
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  Table 1. HCLK clock frequency.
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 37


 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  +-------------------------------------------------------+
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  | Latency         |    HCLK clock frequency (MHz)       |
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |                 |-------------------------------------|
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |                 | voltage range 1  | voltage range 2  |
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |                 |      1.2 V       |     1.0 V        |
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |-----------------|------------------|------------------|
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |0WS(1 CPU cycles)|  HCLK <= 24      |  HCLK <= 8       |
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |-----------------|------------------|------------------|
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |1WS(2 CPU cycles)|  HCLK <= 48      |  HCLK <= 16      |
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |-----------------|------------------|------------------|
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |2WS(3 CPU cycles)|  HCLK <= 64      |           -      |
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****      (++)  |-----------------|------------------|------------------|
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****    * @{
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            - HSE, PLL OFF
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            - AHB and APB prescaler set to 1.
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            - CSS, MCO1 OFF
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            - All interrupts disabled
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            - Peripheral clocks
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval HAL status
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
  73              		.loc 2 218 1
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 8
  76              		@ frame_needed = 1, uses_anonymous_args = 0
  77 0000 80B5     		push	{r7, lr}
  78              	.LCFI2:
  79              		.cfi_def_cfa_offset 8
  80              		.cfi_offset 7, -8
  81              		.cfi_offset 14, -4
  82 0002 82B0     		sub	sp, sp, #8
  83              	.LCFI3:
  84              		.cfi_def_cfa_offset 16
  85 0004 00AF     		add	r7, sp, #0
  86              	.LCFI4:
  87              		.cfi_def_cfa_register 7
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t tickstart;
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get Start Tick*/
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  88              		.loc 2 222 15
  89 0006 FFF7FEFF 		bl	HAL_GetTick
  90 000a 0300     		movs	r3, r0
  91 000c 7B60     		str	r3, [r7, #4]
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Set HSION bit to the reset value */
 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  92              		.loc 2 225 3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 38


  93 000e 354B     		ldr	r3, .L14
  94 0010 1A68     		ldr	r2, [r3]
  95 0012 344B     		ldr	r3, .L14
  96 0014 8021     		movs	r1, #128
  97 0016 4900     		lsls	r1, r1, #1
  98 0018 0A43     		orrs	r2, r1
  99 001a 1A60     		str	r2, [r3]
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Wait till HSI is ready */
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 100              		.loc 2 228 9
 101 001c 08E0     		b	.L6
 102              	.L8:
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 103              		.loc 2 230 10
 104 001e FFF7FEFF 		bl	HAL_GetTick
 105 0022 0200     		movs	r2, r0
 106              		.loc 2 230 24
 107 0024 7B68     		ldr	r3, [r7, #4]
 108 0026 D31A     		subs	r3, r2, r3
 109              		.loc 2 230 8
 110 0028 022B     		cmp	r3, #2
 111 002a 01D9     		bls	.L6
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       return HAL_TIMEOUT;
 112              		.loc 2 232 14
 113 002c 0323     		movs	r3, #3
 114 002e 54E0     		b	.L7
 115              	.L6:
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 116              		.loc 2 228 10
 117 0030 2C4B     		ldr	r3, .L14
 118 0032 1A68     		ldr	r2, [r3]
 119 0034 8023     		movs	r3, #128
 120 0036 DB00     		lsls	r3, r3, #3
 121 0038 1340     		ands	r3, r2
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 122              		.loc 2 228 9
 123 003a F0D0     		beq	.L8
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Set HSITRIM[6:0] bits to the reset value */
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->ICSCR = RCC_ICSCR_HSITRIM_6;
 124              		.loc 2 237 6
 125 003c 294B     		ldr	r3, .L14
 126              		.loc 2 237 14
 127 003e 8022     		movs	r2, #128
 128 0040 D201     		lsls	r2, r2, #7
 129 0042 5A60     		str	r2, [r3, #4]
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get Start Tick*/
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 130              		.loc 2 240 15
 131 0044 FFF7FEFF 		bl	HAL_GetTick
 132 0048 0300     		movs	r3, r0
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 39


 133 004a 7B60     		str	r3, [r7, #4]
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Reset CFGR register (HSI is selected as system clock source) */
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->CFGR = 0x00000000u;
 134              		.loc 2 243 6
 135 004c 254B     		ldr	r3, .L14
 136              		.loc 2 243 13
 137 004e 0022     		movs	r2, #0
 138 0050 9A60     		str	r2, [r3, #8]
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Wait till HSI is ready */
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 139              		.loc 2 246 9
 140 0052 09E0     		b	.L9
 141              	.L10:
 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 142              		.loc 2 248 10
 143 0054 FFF7FEFF 		bl	HAL_GetTick
 144 0058 0200     		movs	r2, r0
 145              		.loc 2 248 24
 146 005a 7B68     		ldr	r3, [r7, #4]
 147 005c D31A     		subs	r3, r2, r3
 148              		.loc 2 248 8
 149 005e 224A     		ldr	r2, .L14+4
 150 0060 9342     		cmp	r3, r2
 151 0062 01D9     		bls	.L9
 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       return HAL_TIMEOUT;
 152              		.loc 2 250 14
 153 0064 0323     		movs	r3, #3
 154 0066 38E0     		b	.L7
 155              	.L9:
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 156              		.loc 2 246 10
 157 0068 1E4B     		ldr	r3, .L14
 158 006a 9B68     		ldr	r3, [r3, #8]
 159 006c 3822     		movs	r2, #56
 160 006e 1340     		ands	r3, r2
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 161              		.loc 2 246 9
 162 0070 F0D1     		bne	.L10
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Clear CR register in 2 steps: first to clear HSEON in case bypass was enabled */
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->CR = RCC_CR_HSION;
 163              		.loc 2 255 6
 164 0072 1C4B     		ldr	r3, .L14
 165              		.loc 2 255 11
 166 0074 8022     		movs	r2, #128
 167 0076 5200     		lsls	r2, r2, #1
 168 0078 1A60     		str	r2, [r3]
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Then again to HSEBYP in case bypass was enabled */
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->CR = RCC_CR_HSION;
 169              		.loc 2 258 6
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 40


 170 007a 1A4B     		ldr	r3, .L14
 171              		.loc 2 258 11
 172 007c 8022     		movs	r2, #128
 173 007e 5200     		lsls	r2, r2, #1
 174 0080 1A60     		str	r2, [r3]
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get Start Tick*/
 261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 175              		.loc 2 261 15
 176 0082 FFF7FEFF 		bl	HAL_GetTick
 177 0086 0300     		movs	r3, r0
 178 0088 7B60     		str	r3, [r7, #4]
 262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Wait till PLL is ready */
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 179              		.loc 2 264 9
 180 008a 08E0     		b	.L11
 181              	.L12:
 265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 182              		.loc 2 266 10
 183 008c FFF7FEFF 		bl	HAL_GetTick
 184 0090 0200     		movs	r2, r0
 185              		.loc 2 266 24
 186 0092 7B68     		ldr	r3, [r7, #4]
 187 0094 D31A     		subs	r3, r2, r3
 188              		.loc 2 266 8
 189 0096 022B     		cmp	r3, #2
 190 0098 01D9     		bls	.L11
 267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       return HAL_TIMEOUT;
 191              		.loc 2 268 14
 192 009a 0323     		movs	r3, #3
 193 009c 1DE0     		b	.L7
 194              	.L11:
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 195              		.loc 2 264 10
 196 009e 114B     		ldr	r3, .L14
 197 00a0 1A68     		ldr	r2, [r3]
 198 00a2 8023     		movs	r3, #128
 199 00a4 9B04     		lsls	r3, r3, #18
 200 00a6 1340     		ands	r3, r2
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 201              		.loc 2 264 9
 202 00a8 F0D1     		bne	.L12
 269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* once PLL is OFF, reset PLLCFGR register to default value */
 273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->PLLCFGR = RCC_PLLCFGR_PLLN_4;
 203              		.loc 2 273 6
 204 00aa 0E4B     		ldr	r3, .L14
 205              		.loc 2 273 16
 206 00ac 8022     		movs	r2, #128
 207 00ae 5201     		lsls	r2, r2, #5
 208 00b0 DA60     		str	r2, [r3, #12]
 274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 41


 275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Disable all interrupts */
 276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->CIER = 0x00000000u;
 209              		.loc 2 276 6
 210 00b2 0C4B     		ldr	r3, .L14
 211              		.loc 2 276 13
 212 00b4 0022     		movs	r2, #0
 213 00b6 9A61     		str	r2, [r3, #24]
 277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Clear all flags */
 279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->CICR = 0xFFFFFFFFu;
 214              		.loc 2 279 6
 215 00b8 0A4B     		ldr	r3, .L14
 216              		.loc 2 279 13
 217 00ba 0122     		movs	r2, #1
 218 00bc 5242     		rsbs	r2, r2, #0
 219 00be 1A62     		str	r2, [r3, #32]
 280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 220              		.loc 2 282 19
 221 00c0 0A4B     		ldr	r3, .L14+8
 222 00c2 0B4A     		ldr	r2, .L14+12
 223 00c4 1A60     		str	r2, [r3]
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 224              		.loc 2 285 7
 225 00c6 0B4B     		ldr	r3, .L14+16
 226 00c8 1B68     		ldr	r3, [r3]
 227 00ca 1800     		movs	r0, r3
 228 00cc FFF7FEFF 		bl	HAL_InitTick
 229 00d0 031E     		subs	r3, r0, #0
 230              		.loc 2 285 6
 231 00d2 01D0     		beq	.L13
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     return HAL_ERROR;
 232              		.loc 2 287 12
 233 00d4 0123     		movs	r3, #1
 234 00d6 00E0     		b	.L7
 235              	.L13:
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     return HAL_OK;
 236              		.loc 2 291 12
 237 00d8 0023     		movs	r3, #0
 238              	.L7:
 292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 239              		.loc 2 293 1
 240 00da 1800     		movs	r0, r3
 241 00dc BD46     		mov	sp, r7
 242 00de 02B0     		add	sp, sp, #8
 243              		@ sp needed
 244 00e0 80BD     		pop	{r7, pc}
 245              	.L15:
 246 00e2 C046     		.align	2
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 42


 247              	.L14:
 248 00e4 00100240 		.word	1073876992
 249 00e8 88130000 		.word	5000
 250 00ec 00000000 		.word	SystemCoreClock
 251 00f0 0024F400 		.word	16000000
 252 00f4 00000000 		.word	uwTickPrio
 253              		.cfi_endproc
 254              	.LFE363:
 256              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 257              		.align	1
 258              		.global	HAL_RCC_OscConfig
 259              		.syntax unified
 260              		.code	16
 261              		.thumb_func
 263              	HAL_RCC_OscConfig:
 264              	.LFB364:
 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
 296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         @ref RCC_OscInitTypeDef.
 298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to a @ref RCC_OscInitTypeDef structure that
 299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         supported by this function. User should request a transition to HSE Off
 303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         first and then to HSE On or HSE Bypass.
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   Transition LSE Bypass to LSE On and LSE On to LSE Bypass are not
 305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         supported by this function. User should request a transition to LSE Off
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         first and then to LSE On or LSE Bypass.
 307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval HAL status
 308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 265              		.loc 2 310 1
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 32
 268              		@ frame_needed = 1, uses_anonymous_args = 0
 269 0000 80B5     		push	{r7, lr}
 270              	.LCFI5:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 7, -8
 273              		.cfi_offset 14, -4
 274 0002 88B0     		sub	sp, sp, #32
 275              	.LCFI6:
 276              		.cfi_def_cfa_offset 40
 277 0004 00AF     		add	r7, sp, #0
 278              	.LCFI7:
 279              		.cfi_def_cfa_register 7
 280 0006 7860     		str	r0, [r7, #4]
 311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t tickstart;
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t temp_sysclksrc;
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t temp_pllckcfg;
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check Null pointer */
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 281              		.loc 2 316 6
 282 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 43


 283 000a 002B     		cmp	r3, #0
 284 000c 02D1     		bne	.L17
 317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     return HAL_ERROR;
 285              		.loc 2 318 12
 286 000e 0123     		movs	r3, #1
 287 0010 00F050FB 		bl	.L18	@ far jump
 288              	.L17:
 319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check the parameters */
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 289              		.loc 2 325 26
 290 0014 7B68     		ldr	r3, [r7, #4]
 291 0016 1B68     		ldr	r3, [r3]
 292              		.loc 2 325 44
 293 0018 0122     		movs	r2, #1
 294 001a 1340     		ands	r3, r2
 295              		.loc 2 325 6
 296 001c 00D1     		bne	.LCB224
 297 001e 7CE0     		b	.L19	@long jump
 298              	.LCB224:
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check the parameters */
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 299              		.loc 2 330 22
 300 0020 C34B     		ldr	r3, .L87
 301 0022 9B68     		ldr	r3, [r3, #8]
 302              		.loc 2 330 20
 303 0024 3822     		movs	r2, #56
 304 0026 1340     		ands	r3, r2
 305 0028 BB61     		str	r3, [r7, #24]
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 306              		.loc 2 331 21
 307 002a C14B     		ldr	r3, .L87
 308 002c DB68     		ldr	r3, [r3, #12]
 309              		.loc 2 331 19
 310 002e 0322     		movs	r2, #3
 311 0030 1340     		ands	r3, r2
 312 0032 7B61     		str	r3, [r7, #20]
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)
 313              		.loc 2 334 8
 314 0034 BB69     		ldr	r3, [r7, #24]
 315 0036 102B     		cmp	r3, #16
 316 0038 02D1     		bne	.L20
 317              		.loc 2 334 61 discriminator 1
 318 003a 7B69     		ldr	r3, [r7, #20]
 319 003c 032B     		cmp	r3, #3
 320 003e 02D0     		beq	.L21
 321              	.L20:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 44


 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 322              		.loc 2 335 9
 323 0040 BB69     		ldr	r3, [r7, #24]
 324 0042 082B     		cmp	r3, #8
 325 0044 0BD1     		bne	.L22
 326              	.L21:
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 327              		.loc 2 337 12
 328 0046 BA4B     		ldr	r3, .L87
 329 0048 1A68     		ldr	r2, [r3]
 330 004a 8023     		movs	r3, #128
 331 004c 9B02     		lsls	r3, r3, #10
 332 004e 1340     		ands	r3, r2
 333              		.loc 2 337 10
 334 0050 62D0     		beq	.L85
 335              		.loc 2 337 73 discriminator 1
 336 0052 7B68     		ldr	r3, [r7, #4]
 337 0054 5B68     		ldr	r3, [r3, #4]
 338              		.loc 2 337 52 discriminator 1
 339 0056 002B     		cmp	r3, #0
 340 0058 5ED1     		bne	.L85
 338:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 339:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 341              		.loc 2 339 16
 342 005a 0123     		movs	r3, #1
 343 005c 2AE3     		b	.L18
 344              	.L22:
 340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 341:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 342:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 345:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 345              		.loc 2 345 7
 346 005e 7B68     		ldr	r3, [r7, #4]
 347 0060 5A68     		ldr	r2, [r3, #4]
 348 0062 8023     		movs	r3, #128
 349 0064 5B02     		lsls	r3, r3, #9
 350 0066 9A42     		cmp	r2, r3
 351 0068 07D1     		bne	.L24
 352              		.loc 2 345 7 is_stmt 0 discriminator 1
 353 006a B14B     		ldr	r3, .L87
 354 006c 1A68     		ldr	r2, [r3]
 355 006e B04B     		ldr	r3, .L87
 356 0070 8021     		movs	r1, #128
 357 0072 4902     		lsls	r1, r1, #9
 358 0074 0A43     		orrs	r2, r1
 359 0076 1A60     		str	r2, [r3]
 360 0078 20E0     		b	.L25
 361              	.L24:
 362              		.loc 2 345 7 discriminator 2
 363 007a 7B68     		ldr	r3, [r7, #4]
 364 007c 5A68     		ldr	r2, [r3, #4]
 365 007e A023     		movs	r3, #160
 366 0080 DB02     		lsls	r3, r3, #11
 367 0082 9A42     		cmp	r2, r3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 45


 368 0084 0ED1     		bne	.L26
 369              		.loc 2 345 7 discriminator 3
 370 0086 AA4B     		ldr	r3, .L87
 371 0088 1A68     		ldr	r2, [r3]
 372 008a A94B     		ldr	r3, .L87
 373 008c 8021     		movs	r1, #128
 374 008e C902     		lsls	r1, r1, #11
 375 0090 0A43     		orrs	r2, r1
 376 0092 1A60     		str	r2, [r3]
 377 0094 A64B     		ldr	r3, .L87
 378 0096 1A68     		ldr	r2, [r3]
 379 0098 A54B     		ldr	r3, .L87
 380 009a 8021     		movs	r1, #128
 381 009c 4902     		lsls	r1, r1, #9
 382 009e 0A43     		orrs	r2, r1
 383 00a0 1A60     		str	r2, [r3]
 384 00a2 0BE0     		b	.L25
 385              	.L26:
 386              		.loc 2 345 7 discriminator 4
 387 00a4 A24B     		ldr	r3, .L87
 388 00a6 1A68     		ldr	r2, [r3]
 389 00a8 A14B     		ldr	r3, .L87
 390 00aa A249     		ldr	r1, .L87+4
 391 00ac 0A40     		ands	r2, r1
 392 00ae 1A60     		str	r2, [r3]
 393 00b0 9F4B     		ldr	r3, .L87
 394 00b2 1A68     		ldr	r2, [r3]
 395 00b4 9E4B     		ldr	r3, .L87
 396 00b6 A049     		ldr	r1, .L87+8
 397 00b8 0A40     		ands	r2, r1
 398 00ba 1A60     		str	r2, [r3]
 399              	.L25:
 346:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the HSE State */
 348:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 400              		.loc 2 348 28 is_stmt 1
 401 00bc 7B68     		ldr	r3, [r7, #4]
 402 00be 5B68     		ldr	r3, [r3, #4]
 403              		.loc 2 348 10
 404 00c0 002B     		cmp	r3, #0
 405 00c2 14D0     		beq	.L27
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 350:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 351:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 406              		.loc 2 351 21
 407 00c4 FFF7FEFF 		bl	HAL_GetTick
 408 00c8 0300     		movs	r3, r0
 409 00ca 3B61     		str	r3, [r7, #16]
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 353:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till HSE is ready */
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 410              		.loc 2 354 15
 411 00cc 08E0     		b	.L28
 412              	.L29:
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 356:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 413              		.loc 2 356 16
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 46


 414 00ce FFF7FEFF 		bl	HAL_GetTick
 415 00d2 0200     		movs	r2, r0
 416              		.loc 2 356 30
 417 00d4 3B69     		ldr	r3, [r7, #16]
 418 00d6 D31A     		subs	r3, r2, r3
 419              		.loc 2 356 14
 420 00d8 642B     		cmp	r3, #100
 421 00da 01D9     		bls	.L28
 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 358:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 422              		.loc 2 358 20
 423 00dc 0323     		movs	r3, #3
 424 00de E9E2     		b	.L18
 425              	.L28:
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 426              		.loc 2 354 16
 427 00e0 934B     		ldr	r3, .L87
 428 00e2 1A68     		ldr	r2, [r3]
 429 00e4 8023     		movs	r3, #128
 430 00e6 9B02     		lsls	r3, r3, #10
 431 00e8 1340     		ands	r3, r2
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 432              		.loc 2 354 15
 433 00ea F0D0     		beq	.L29
 434 00ec 15E0     		b	.L19
 435              	.L27:
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 360:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 362:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       else
 363:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 364:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 365:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 436              		.loc 2 365 21
 437 00ee FFF7FEFF 		bl	HAL_GetTick
 438 00f2 0300     		movs	r3, r0
 439 00f4 3B61     		str	r3, [r7, #16]
 366:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 367:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 440              		.loc 2 368 15
 441 00f6 08E0     		b	.L30
 442              	.L31:
 369:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 370:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 443              		.loc 2 370 16
 444 00f8 FFF7FEFF 		bl	HAL_GetTick
 445 00fc 0200     		movs	r2, r0
 446              		.loc 2 370 30
 447 00fe 3B69     		ldr	r3, [r7, #16]
 448 0100 D31A     		subs	r3, r2, r3
 449              		.loc 2 370 14
 450 0102 642B     		cmp	r3, #100
 451 0104 01D9     		bls	.L30
 371:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 452              		.loc 2 372 20
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 47


 453 0106 0323     		movs	r3, #3
 454 0108 D4E2     		b	.L18
 455              	.L30:
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 456              		.loc 2 368 16
 457 010a 894B     		ldr	r3, .L87
 458 010c 1A68     		ldr	r2, [r3]
 459 010e 8023     		movs	r3, #128
 460 0110 9B02     		lsls	r3, r3, #10
 461 0112 1340     		ands	r3, r2
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 462              		.loc 2 368 15
 463 0114 F0D1     		bne	.L31
 464 0116 00E0     		b	.L19
 465              	.L85:
 337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 466              		.loc 2 337 10
 467 0118 C046     		nop
 468              	.L19:
 373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 374:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 375:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 376:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 379:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 469              		.loc 2 379 26
 470 011a 7B68     		ldr	r3, [r7, #4]
 471 011c 1B68     		ldr	r3, [r3]
 472              		.loc 2 379 44
 473 011e 0222     		movs	r2, #2
 474 0120 1340     		ands	r3, r2
 475              		.loc 2 379 6
 476 0122 00D1     		bne	.LCB387
 477 0124 99E0     		b	.L32	@long jump
 478              	.LCB387:
 380:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 381:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check the parameters */
 382:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 383:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 384:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));
 385:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 386:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock
 387:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 479              		.loc 2 387 22
 480 0126 824B     		ldr	r3, .L87
 481 0128 9B68     		ldr	r3, [r3, #8]
 482              		.loc 2 387 20
 483 012a 3822     		movs	r2, #56
 484 012c 1340     		ands	r3, r2
 485 012e BB61     		str	r3, [r7, #24]
 388:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 486              		.loc 2 388 21
 487 0130 7F4B     		ldr	r3, .L87
 488 0132 DB68     		ldr	r3, [r3, #12]
 489              		.loc 2 388 19
 490 0134 0322     		movs	r2, #3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 48


 491 0136 1340     		ands	r3, r2
 492 0138 7B61     		str	r3, [r7, #20]
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)
 493              		.loc 2 389 8
 494 013a BB69     		ldr	r3, [r7, #24]
 495 013c 102B     		cmp	r3, #16
 496 013e 02D1     		bne	.L33
 497              		.loc 2 389 61 discriminator 1
 498 0140 7B69     		ldr	r3, [r7, #20]
 499 0142 022B     		cmp	r3, #2
 500 0144 02D0     		beq	.L34
 501              	.L33:
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 502              		.loc 2 390 9
 503 0146 BB69     		ldr	r3, [r7, #24]
 504 0148 002B     		cmp	r3, #0
 505 014a 35D1     		bne	.L35
 506              	.L34:
 391:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 392:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* When HSI is used as system clock or as PLL input clock it can not be disabled */
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 507              		.loc 2 393 12
 508 014c 784B     		ldr	r3, .L87
 509 014e 1A68     		ldr	r2, [r3]
 510 0150 8023     		movs	r3, #128
 511 0152 DB00     		lsls	r3, r3, #3
 512 0154 1340     		ands	r3, r2
 513              		.loc 2 393 10
 514 0156 05D0     		beq	.L36
 515              		.loc 2 393 73 discriminator 1
 516 0158 7B68     		ldr	r3, [r7, #4]
 517 015a DB68     		ldr	r3, [r3, #12]
 518              		.loc 2 393 52 discriminator 1
 519 015c 002B     		cmp	r3, #0
 520 015e 01D1     		bne	.L36
 394:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 395:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 521              		.loc 2 395 16
 522 0160 0123     		movs	r3, #1
 523 0162 A7E2     		b	.L18
 524              	.L36:
 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 397:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 398:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       else
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 401:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 525              		.loc 2 401 9
 526 0164 724B     		ldr	r3, .L87
 527 0166 5B68     		ldr	r3, [r3, #4]
 528 0168 744A     		ldr	r2, .L87+12
 529 016a 1340     		ands	r3, r2
 530 016c 1900     		movs	r1, r3
 531 016e 7B68     		ldr	r3, [r7, #4]
 532 0170 5B69     		ldr	r3, [r3, #20]
 533 0172 1A02     		lsls	r2, r3, #8
 534 0174 6E4B     		ldr	r3, .L87
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 49


 535 0176 0A43     		orrs	r2, r1
 536 0178 5A60     		str	r2, [r3, #4]
 402:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 537              		.loc 2 403 12
 538 017a BB69     		ldr	r3, [r7, #24]
 539 017c 002B     		cmp	r3, #0
 540 017e 12D1     		bne	.L37
 404:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           /* Adjust the HSI16 division factor */
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 541              		.loc 2 406 11
 542 0180 6B4B     		ldr	r3, .L87
 543 0182 1B68     		ldr	r3, [r3]
 544 0184 6E4A     		ldr	r2, .L87+16
 545 0186 1340     		ands	r3, r2
 546 0188 1900     		movs	r1, r3
 547 018a 7B68     		ldr	r3, [r7, #4]
 548 018c 1A69     		ldr	r2, [r3, #16]
 549 018e 684B     		ldr	r3, .L87
 550 0190 0A43     		orrs	r2, r1
 551 0192 1A60     		str	r2, [r3]
 407:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 408:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           /* Update the SystemCoreClock global variable with HSISYS value  */
 409:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSID
 552              		.loc 2 409 52
 553 0194 664B     		ldr	r3, .L87
 554 0196 1B68     		ldr	r3, [r3]
 555              		.loc 2 409 86
 556 0198 DB0A     		lsrs	r3, r3, #11
 557 019a 0722     		movs	r2, #7
 558 019c 1340     		ands	r3, r2
 559              		.loc 2 409 40
 560 019e 694A     		ldr	r2, .L87+20
 561 01a0 DA40     		lsrs	r2, r2, r3
 562              		.loc 2 409 27
 563 01a2 694B     		ldr	r3, .L87+24
 564 01a4 1A60     		str	r2, [r3]
 565              	.L37:
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 411:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Adapt Systick interrupt period */
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         if (HAL_InitTick(uwTickPrio) != HAL_OK)
 566              		.loc 2 413 13
 567 01a6 694B     		ldr	r3, .L87+28
 568 01a8 1B68     		ldr	r3, [r3]
 569 01aa 1800     		movs	r0, r3
 570 01ac FFF7FEFF 		bl	HAL_InitTick
 571 01b0 031E     		subs	r3, r0, #0
 572              		.loc 2 413 12
 573 01b2 51D0     		beq	.L86
 414:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 415:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           return HAL_ERROR;
 574              		.loc 2 415 18
 575 01b4 0123     		movs	r3, #1
 576 01b6 7DE2     		b	.L18
 577              	.L35:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 50


 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 417:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 421:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the HSI State */
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 578              		.loc 2 422 28
 579 01b8 7B68     		ldr	r3, [r7, #4]
 580 01ba DB68     		ldr	r3, [r3, #12]
 581              		.loc 2 422 10
 582 01bc 002B     		cmp	r3, #0
 583 01be 30D0     		beq	.L39
 423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Configure the HSI16 division factor */
 425:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 584              		.loc 2 425 9
 585 01c0 5B4B     		ldr	r3, .L87
 586 01c2 1B68     		ldr	r3, [r3]
 587 01c4 5E4A     		ldr	r2, .L87+16
 588 01c6 1340     		ands	r3, r2
 589 01c8 1900     		movs	r1, r3
 590 01ca 7B68     		ldr	r3, [r7, #4]
 591 01cc 1A69     		ldr	r2, [r3, #16]
 592 01ce 584B     		ldr	r3, .L87
 593 01d0 0A43     		orrs	r2, r1
 594 01d2 1A60     		str	r2, [r3]
 426:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 427:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI16). */
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 595              		.loc 2 428 9
 596 01d4 564B     		ldr	r3, .L87
 597 01d6 1A68     		ldr	r2, [r3]
 598 01d8 554B     		ldr	r3, .L87
 599 01da 8021     		movs	r1, #128
 600 01dc 4900     		lsls	r1, r1, #1
 601 01de 0A43     		orrs	r2, r1
 602 01e0 1A60     		str	r2, [r3]
 429:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 430:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 603              		.loc 2 431 21
 604 01e2 FFF7FEFF 		bl	HAL_GetTick
 605 01e6 0300     		movs	r3, r0
 606 01e8 3B61     		str	r3, [r7, #16]
 432:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 433:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till HSI is ready */
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 607              		.loc 2 434 15
 608 01ea 08E0     		b	.L40
 609              	.L41:
 435:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 610              		.loc 2 436 16
 611 01ec FFF7FEFF 		bl	HAL_GetTick
 612 01f0 0200     		movs	r2, r0
 613              		.loc 2 436 30
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 51


 614 01f2 3B69     		ldr	r3, [r7, #16]
 615 01f4 D31A     		subs	r3, r2, r3
 616              		.loc 2 436 14
 617 01f6 022B     		cmp	r3, #2
 618 01f8 01D9     		bls	.L40
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 438:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 619              		.loc 2 438 20
 620 01fa 0323     		movs	r3, #3
 621 01fc 5AE2     		b	.L18
 622              	.L40:
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 623              		.loc 2 434 16
 624 01fe 4C4B     		ldr	r3, .L87
 625 0200 1A68     		ldr	r2, [r3]
 626 0202 8023     		movs	r3, #128
 627 0204 DB00     		lsls	r3, r3, #3
 628 0206 1340     		ands	r3, r2
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 629              		.loc 2 434 15
 630 0208 F0D0     		beq	.L41
 439:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 441:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 631              		.loc 2 443 9
 632 020a 494B     		ldr	r3, .L87
 633 020c 5B68     		ldr	r3, [r3, #4]
 634 020e 4B4A     		ldr	r2, .L87+12
 635 0210 1340     		ands	r3, r2
 636 0212 1900     		movs	r1, r3
 637 0214 7B68     		ldr	r3, [r7, #4]
 638 0216 5B69     		ldr	r3, [r3, #20]
 639 0218 1A02     		lsls	r2, r3, #8
 640 021a 454B     		ldr	r3, .L87
 641 021c 0A43     		orrs	r2, r1
 642 021e 5A60     		str	r2, [r3, #4]
 643 0220 1BE0     		b	.L32
 644              	.L39:
 444:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       else
 446:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 447:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI16). */
 448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 645              		.loc 2 448 9
 646 0222 434B     		ldr	r3, .L87
 647 0224 1A68     		ldr	r2, [r3]
 648 0226 424B     		ldr	r3, .L87
 649 0228 4949     		ldr	r1, .L87+32
 650 022a 0A40     		ands	r2, r1
 651 022c 1A60     		str	r2, [r3]
 449:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 450:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 451:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 652              		.loc 2 451 21
 653 022e FFF7FEFF 		bl	HAL_GetTick
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 52


 654 0232 0300     		movs	r3, r0
 655 0234 3B61     		str	r3, [r7, #16]
 452:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 453:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 656              		.loc 2 454 15
 657 0236 08E0     		b	.L42
 658              	.L43:
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 456:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 659              		.loc 2 456 16
 660 0238 FFF7FEFF 		bl	HAL_GetTick
 661 023c 0200     		movs	r2, r0
 662              		.loc 2 456 30
 663 023e 3B69     		ldr	r3, [r7, #16]
 664 0240 D31A     		subs	r3, r2, r3
 665              		.loc 2 456 14
 666 0242 022B     		cmp	r3, #2
 667 0244 01D9     		bls	.L42
 457:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 458:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 668              		.loc 2 458 20
 669 0246 0323     		movs	r3, #3
 670 0248 34E2     		b	.L18
 671              	.L42:
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 672              		.loc 2 454 16
 673 024a 394B     		ldr	r3, .L87
 674 024c 1A68     		ldr	r2, [r3]
 675 024e 8023     		movs	r3, #128
 676 0250 DB00     		lsls	r3, r3, #3
 677 0252 1340     		ands	r3, r2
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 678              		.loc 2 454 15
 679 0254 F0D1     		bne	.L43
 680 0256 00E0     		b	.L32
 681              	.L86:
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 682              		.loc 2 393 10
 683 0258 C046     		nop
 684              	.L32:
 459:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 460:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 461:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 463:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 464:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 465:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 685              		.loc 2 465 26
 686 025a 7B68     		ldr	r3, [r7, #4]
 687 025c 1B68     		ldr	r3, [r3]
 688              		.loc 2 465 44
 689 025e 0822     		movs	r2, #8
 690 0260 1340     		ands	r3, r2
 691              		.loc 2 465 6
 692 0262 47D0     		beq	.L44
 466:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 53


 467:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check the parameters */
 468:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check if LSI is used as system clock */
 471:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 693              		.loc 2 471 9
 694 0264 324B     		ldr	r3, .L87
 695 0266 9B68     		ldr	r3, [r3, #8]
 696 0268 3822     		movs	r2, #56
 697 026a 1340     		ands	r3, r2
 698              		.loc 2 471 8
 699 026c 182B     		cmp	r3, #24
 700 026e 0AD1     		bne	.L45
 472:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 473:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* When LSI is used as system clock it will not be disabled */
 474:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 701              		.loc 2 474 17
 702 0270 2F4B     		ldr	r3, .L87
 703 0272 1B6E     		ldr	r3, [r3, #96]
 704              		.loc 2 474 24
 705 0274 0222     		movs	r2, #2
 706 0276 1340     		ands	r3, r2
 707              		.loc 2 474 10
 708 0278 3CD0     		beq	.L44
 709              		.loc 2 474 70 discriminator 1
 710 027a 7B68     		ldr	r3, [r7, #4]
 711 027c 9B69     		ldr	r3, [r3, #24]
 712              		.loc 2 474 49 discriminator 1
 713 027e 002B     		cmp	r3, #0
 714 0280 38D1     		bne	.L44
 475:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 476:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 715              		.loc 2 476 16
 716 0282 0123     		movs	r3, #1
 717 0284 16E2     		b	.L18
 718              	.L45:
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 478:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 479:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else
 480:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 481:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the LSI State */
 482:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 719              		.loc 2 482 28
 720 0286 7B68     		ldr	r3, [r7, #4]
 721 0288 9B69     		ldr	r3, [r3, #24]
 722              		.loc 2 482 10
 723 028a 002B     		cmp	r3, #0
 724 028c 19D0     		beq	.L46
 483:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Enable the Internal Low Speed oscillator (LSI). */
 485:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_LSI_ENABLE();
 725              		.loc 2 485 9
 726 028e 284B     		ldr	r3, .L87
 727 0290 1A6E     		ldr	r2, [r3, #96]
 728 0292 274B     		ldr	r3, .L87
 729 0294 0121     		movs	r1, #1
 730 0296 0A43     		orrs	r2, r1
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 54


 731 0298 1A66     		str	r2, [r3, #96]
 486:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 488:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 732              		.loc 2 488 21
 733 029a FFF7FEFF 		bl	HAL_GetTick
 734 029e 0300     		movs	r3, r0
 735 02a0 3B61     		str	r3, [r7, #16]
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 490:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till LSI is ready */
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 736              		.loc 2 491 15
 737 02a2 08E0     		b	.L47
 738              	.L48:
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 493:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 739              		.loc 2 493 16
 740 02a4 FFF7FEFF 		bl	HAL_GetTick
 741 02a8 0200     		movs	r2, r0
 742              		.loc 2 493 30
 743 02aa 3B69     		ldr	r3, [r7, #16]
 744 02ac D31A     		subs	r3, r2, r3
 745              		.loc 2 493 14
 746 02ae 022B     		cmp	r3, #2
 747 02b0 01D9     		bls	.L47
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 495:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 748              		.loc 2 495 20
 749 02b2 0323     		movs	r3, #3
 750 02b4 FEE1     		b	.L18
 751              	.L47:
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 752              		.loc 2 491 16
 753 02b6 1E4B     		ldr	r3, .L87
 754 02b8 1B6E     		ldr	r3, [r3, #96]
 755 02ba 0222     		movs	r2, #2
 756 02bc 1340     		ands	r3, r2
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 757              		.loc 2 491 15
 758 02be F1D0     		beq	.L48
 759 02c0 18E0     		b	.L44
 760              	.L46:
 496:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 498:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       else
 500:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 501:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Disable the Internal Low Speed oscillator (LSI). */
 502:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_LSI_DISABLE();
 761              		.loc 2 502 9
 762 02c2 1B4B     		ldr	r3, .L87
 763 02c4 1A6E     		ldr	r2, [r3, #96]
 764 02c6 1A4B     		ldr	r3, .L87
 765 02c8 0121     		movs	r1, #1
 766 02ca 8A43     		bics	r2, r1
 767 02cc 1A66     		str	r2, [r3, #96]
 503:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 55


 504:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 505:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 768              		.loc 2 505 21
 769 02ce FFF7FEFF 		bl	HAL_GetTick
 770 02d2 0300     		movs	r3, r0
 771 02d4 3B61     		str	r3, [r7, #16]
 506:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till LSI is disabled */
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 772              		.loc 2 508 15
 773 02d6 08E0     		b	.L49
 774              	.L50:
 509:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 510:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 775              		.loc 2 510 16
 776 02d8 FFF7FEFF 		bl	HAL_GetTick
 777 02dc 0200     		movs	r2, r0
 778              		.loc 2 510 30
 779 02de 3B69     		ldr	r3, [r7, #16]
 780 02e0 D31A     		subs	r3, r2, r3
 781              		.loc 2 510 14
 782 02e2 022B     		cmp	r3, #2
 783 02e4 01D9     		bls	.L49
 511:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 784              		.loc 2 512 20
 785 02e6 0323     		movs	r3, #3
 786 02e8 E4E1     		b	.L18
 787              	.L49:
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 788              		.loc 2 508 16
 789 02ea 114B     		ldr	r3, .L87
 790 02ec 1B6E     		ldr	r3, [r3, #96]
 791 02ee 0222     		movs	r2, #2
 792 02f0 1340     		ands	r3, r2
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 793              		.loc 2 508 15
 794 02f2 F1D1     		bne	.L50
 795              	.L44:
 513:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 515:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 517:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 519:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 796              		.loc 2 519 26
 797 02f4 7B68     		ldr	r3, [r7, #4]
 798 02f6 1B68     		ldr	r3, [r3]
 799              		.loc 2 519 44
 800 02f8 0422     		movs	r2, #4
 801 02fa 1340     		ands	r3, r2
 802              		.loc 2 519 6
 803 02fc 00D1     		bne	.LCB672
 804 02fe C7E0     		b	.L51	@long jump
 805              	.LCB672:
 806              	.LBB2:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 56


 520:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 521:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 807              		.loc 2 521 22
 808 0300 1F23     		movs	r3, #31
 809 0302 FB18     		adds	r3, r7, r3
 810 0304 0022     		movs	r2, #0
 811 0306 1A70     		strb	r2, [r3]
 522:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check the parameters */
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 525:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* When the LSE is used as system clock, it is not allowed disable it */
 527:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 812              		.loc 2 527 9
 813 0308 094B     		ldr	r3, .L87
 814 030a 9B68     		ldr	r3, [r3, #8]
 815 030c 3822     		movs	r2, #56
 816 030e 1340     		ands	r3, r2
 817              		.loc 2 527 8
 818 0310 202B     		cmp	r3, #32
 819 0312 1FD1     		bne	.L52
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 820              		.loc 2 529 17
 821 0314 064B     		ldr	r3, .L87
 822 0316 DB6D     		ldr	r3, [r3, #92]
 823              		.loc 2 529 25
 824 0318 0222     		movs	r2, #2
 825 031a 1340     		ands	r3, r2
 826              		.loc 2 529 10
 827 031c 00D1     		bne	.LCB689
 828 031e B7E0     		b	.L51	@long jump
 829              	.LCB689:
 830              		.loc 2 529 72 discriminator 1
 831 0320 7B68     		ldr	r3, [r7, #4]
 832 0322 9B68     		ldr	r3, [r3, #8]
 833              		.loc 2 529 51 discriminator 1
 834 0324 002B     		cmp	r3, #0
 835 0326 00D0     		beq	.LCB693
 836 0328 B2E0     		b	.L51	@long jump
 837              	.LCB693:
 530:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 531:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 838              		.loc 2 531 16
 839 032a 0123     		movs	r3, #1
 840 032c C2E1     		b	.L18
 841              	.L88:
 842 032e C046     		.align	2
 843              	.L87:
 844 0330 00100240 		.word	1073876992
 845 0334 FFFFFEFF 		.word	-65537
 846 0338 FFFFFBFF 		.word	-262145
 847 033c FF80FFFF 		.word	-32513
 848 0340 FFC7FFFF 		.word	-14337
 849 0344 0024F400 		.word	16000000
 850 0348 00000000 		.word	SystemCoreClock
 851 034c 00000000 		.word	uwTickPrio
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 57


 852 0350 FFFEFFFF 		.word	-257
 853              	.L52:
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 533:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 534:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 536:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Update LSE configuration in Backup Domain control register    */
 537:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Requires to enable write access to Backup Domain of necessary */
 538:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 854              		.loc 2 538 11
 855 0354 B54B     		ldr	r3, .L89
 856 0356 DA6B     		ldr	r2, [r3, #60]
 857 0358 8023     		movs	r3, #128
 858 035a 5B05     		lsls	r3, r3, #21
 859 035c 1340     		ands	r3, r2
 860              		.loc 2 538 43
 861 035e 01D1     		bne	.L53
 862              		.loc 2 538 43 is_stmt 0 discriminator 1
 863 0360 0123     		movs	r3, #1
 864 0362 00E0     		b	.L54
 865              	.L53:
 866              		.loc 2 538 43 discriminator 2
 867 0364 0023     		movs	r3, #0
 868              	.L54:
 869              		.loc 2 538 10 is_stmt 1 discriminator 4
 870 0366 002B     		cmp	r3, #0
 871 0368 11D0     		beq	.L55
 872              	.LBB3:
 539:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 540:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PWR_CLK_ENABLE();
 873              		.loc 2 540 9
 874 036a B04B     		ldr	r3, .L89
 875 036c DA6B     		ldr	r2, [r3, #60]
 876 036e AF4B     		ldr	r3, .L89
 877 0370 8021     		movs	r1, #128
 878 0372 4905     		lsls	r1, r1, #21
 879 0374 0A43     		orrs	r2, r1
 880 0376 DA63     		str	r2, [r3, #60]
 881 0378 AC4B     		ldr	r3, .L89
 882 037a DA6B     		ldr	r2, [r3, #60]
 883 037c 8023     		movs	r3, #128
 884 037e 5B05     		lsls	r3, r3, #21
 885 0380 1340     		ands	r3, r2
 886 0382 FB60     		str	r3, [r7, #12]
 887 0384 FB68     		ldr	r3, [r7, #12]
 888              	.LBE3:
 541:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         pwrclkchanged = SET;
 889              		.loc 2 541 23
 890 0386 1F23     		movs	r3, #31
 891 0388 FB18     		adds	r3, r7, r3
 892 038a 0122     		movs	r2, #1
 893 038c 1A70     		strb	r2, [r3]
 894              	.L55:
 542:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 544:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 895              		.loc 2 544 11
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 58


 896 038e A84B     		ldr	r3, .L89+4
 897 0390 1A68     		ldr	r2, [r3]
 898 0392 8023     		movs	r3, #128
 899 0394 5B00     		lsls	r3, r3, #1
 900 0396 1340     		ands	r3, r2
 901              		.loc 2 544 10
 902 0398 1AD1     		bne	.L56
 545:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 546:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Enable write access to Backup domain */
 547:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         SET_BIT(PWR->CR1, PWR_CR1_DBP);
 903              		.loc 2 547 9
 904 039a A54B     		ldr	r3, .L89+4
 905 039c 1A68     		ldr	r2, [r3]
 906 039e A44B     		ldr	r3, .L89+4
 907 03a0 8021     		movs	r1, #128
 908 03a2 4900     		lsls	r1, r1, #1
 909 03a4 0A43     		orrs	r2, r1
 910 03a6 1A60     		str	r2, [r3]
 548:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 549:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait for Backup domain Write protection disable */
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 911              		.loc 2 550 21
 912 03a8 FFF7FEFF 		bl	HAL_GetTick
 913 03ac 0300     		movs	r3, r0
 914 03ae 3B61     		str	r3, [r7, #16]
 551:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 915              		.loc 2 552 15
 916 03b0 08E0     		b	.L57
 917              	.L58:
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 554:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 918              		.loc 2 554 16
 919 03b2 FFF7FEFF 		bl	HAL_GetTick
 920 03b6 0200     		movs	r2, r0
 921              		.loc 2 554 30
 922 03b8 3B69     		ldr	r3, [r7, #16]
 923 03ba D31A     		subs	r3, r2, r3
 924              		.loc 2 554 14
 925 03bc 022B     		cmp	r3, #2
 926 03be 01D9     		bls	.L57
 555:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 556:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 927              		.loc 2 556 20
 928 03c0 0323     		movs	r3, #3
 929 03c2 77E1     		b	.L18
 930              	.L57:
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 931              		.loc 2 552 16
 932 03c4 9A4B     		ldr	r3, .L89+4
 933 03c6 1A68     		ldr	r2, [r3]
 934 03c8 8023     		movs	r3, #128
 935 03ca 5B00     		lsls	r3, r3, #1
 936 03cc 1340     		ands	r3, r2
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 937              		.loc 2 552 15
 938 03ce F0D0     		beq	.L58
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 59


 939              	.L56:
 557:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 559:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 561:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Set the new LSE configuration -----------------------------------------*/
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 940              		.loc 2 562 7
 941 03d0 7B68     		ldr	r3, [r7, #4]
 942 03d2 9B68     		ldr	r3, [r3, #8]
 943 03d4 012B     		cmp	r3, #1
 944 03d6 06D1     		bne	.L59
 945              		.loc 2 562 7 is_stmt 0 discriminator 1
 946 03d8 944B     		ldr	r3, .L89
 947 03da DA6D     		ldr	r2, [r3, #92]
 948 03dc 934B     		ldr	r3, .L89
 949 03de 0121     		movs	r1, #1
 950 03e0 0A43     		orrs	r2, r1
 951 03e2 DA65     		str	r2, [r3, #92]
 952 03e4 1CE0     		b	.L60
 953              	.L59:
 954              		.loc 2 562 7 discriminator 2
 955 03e6 7B68     		ldr	r3, [r7, #4]
 956 03e8 9B68     		ldr	r3, [r3, #8]
 957 03ea 052B     		cmp	r3, #5
 958 03ec 0CD1     		bne	.L61
 959              		.loc 2 562 7 discriminator 3
 960 03ee 8F4B     		ldr	r3, .L89
 961 03f0 DA6D     		ldr	r2, [r3, #92]
 962 03f2 8E4B     		ldr	r3, .L89
 963 03f4 0421     		movs	r1, #4
 964 03f6 0A43     		orrs	r2, r1
 965 03f8 DA65     		str	r2, [r3, #92]
 966 03fa 8C4B     		ldr	r3, .L89
 967 03fc DA6D     		ldr	r2, [r3, #92]
 968 03fe 8B4B     		ldr	r3, .L89
 969 0400 0121     		movs	r1, #1
 970 0402 0A43     		orrs	r2, r1
 971 0404 DA65     		str	r2, [r3, #92]
 972 0406 0BE0     		b	.L60
 973              	.L61:
 974              		.loc 2 562 7 discriminator 4
 975 0408 884B     		ldr	r3, .L89
 976 040a DA6D     		ldr	r2, [r3, #92]
 977 040c 874B     		ldr	r3, .L89
 978 040e 0121     		movs	r1, #1
 979 0410 8A43     		bics	r2, r1
 980 0412 DA65     		str	r2, [r3, #92]
 981 0414 854B     		ldr	r3, .L89
 982 0416 DA6D     		ldr	r2, [r3, #92]
 983 0418 844B     		ldr	r3, .L89
 984 041a 0421     		movs	r1, #4
 985 041c 8A43     		bics	r2, r1
 986 041e DA65     		str	r2, [r3, #92]
 987              	.L60:
 563:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the LSE State */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 60


 565:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 988              		.loc 2 565 28 is_stmt 1
 989 0420 7B68     		ldr	r3, [r7, #4]
 990 0422 9B68     		ldr	r3, [r3, #8]
 991              		.loc 2 565 10
 992 0424 002B     		cmp	r3, #0
 993 0426 14D0     		beq	.L62
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 567:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 994              		.loc 2 568 21
 995 0428 FFF7FEFF 		bl	HAL_GetTick
 996 042c 0300     		movs	r3, r0
 997 042e 3B61     		str	r3, [r7, #16]
 569:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till LSE is ready */
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 998              		.loc 2 571 15
 999 0430 09E0     		b	.L63
 1000              	.L64:
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 573:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1001              		.loc 2 573 16
 1002 0432 FFF7FEFF 		bl	HAL_GetTick
 1003 0436 0200     		movs	r2, r0
 1004              		.loc 2 573 30
 1005 0438 3B69     		ldr	r3, [r7, #16]
 1006 043a D31A     		subs	r3, r2, r3
 1007              		.loc 2 573 14
 1008 043c 7D4A     		ldr	r2, .L89+8
 1009 043e 9342     		cmp	r3, r2
 1010 0440 01D9     		bls	.L63
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 575:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1011              		.loc 2 575 20
 1012 0442 0323     		movs	r3, #3
 1013 0444 36E1     		b	.L18
 1014              	.L63:
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1015              		.loc 2 571 16
 1016 0446 794B     		ldr	r3, .L89
 1017 0448 DB6D     		ldr	r3, [r3, #92]
 1018 044a 0222     		movs	r2, #2
 1019 044c 1340     		ands	r3, r2
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1020              		.loc 2 571 15
 1021 044e F0D0     		beq	.L64
 1022 0450 13E0     		b	.L65
 1023              	.L62:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 577:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 578:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 579:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       else
 580:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 581:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 582:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1024              		.loc 2 582 21
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 61


 1025 0452 FFF7FEFF 		bl	HAL_GetTick
 1026 0456 0300     		movs	r3, r0
 1027 0458 3B61     		str	r3, [r7, #16]
 583:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 584:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till LSE is disabled */
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 1028              		.loc 2 585 15
 1029 045a 09E0     		b	.L66
 1030              	.L67:
 586:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1031              		.loc 2 587 16
 1032 045c FFF7FEFF 		bl	HAL_GetTick
 1033 0460 0200     		movs	r2, r0
 1034              		.loc 2 587 30
 1035 0462 3B69     		ldr	r3, [r7, #16]
 1036 0464 D31A     		subs	r3, r2, r3
 1037              		.loc 2 587 14
 1038 0466 734A     		ldr	r2, .L89+8
 1039 0468 9342     		cmp	r3, r2
 1040 046a 01D9     		bls	.L66
 588:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1041              		.loc 2 589 20
 1042 046c 0323     		movs	r3, #3
 1043 046e 21E1     		b	.L18
 1044              	.L66:
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1045              		.loc 2 585 16
 1046 0470 6E4B     		ldr	r3, .L89
 1047 0472 DB6D     		ldr	r3, [r3, #92]
 1048 0474 0222     		movs	r2, #2
 1049 0476 1340     		ands	r3, r2
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1050              		.loc 2 585 15
 1051 0478 F0D1     		bne	.L67
 1052              	.L65:
 590:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 591:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 592:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 594:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Restore clock configuration if changed */
 595:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (pwrclkchanged == SET)
 1053              		.loc 2 595 10
 1054 047a 1F23     		movs	r3, #31
 1055 047c FB18     		adds	r3, r7, r3
 1056 047e 1B78     		ldrb	r3, [r3]
 1057 0480 012B     		cmp	r3, #1
 1058 0482 05D1     		bne	.L51
 596:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PWR_CLK_DISABLE();
 1059              		.loc 2 597 9
 1060 0484 694B     		ldr	r3, .L89
 1061 0486 DA6B     		ldr	r2, [r3, #60]
 1062 0488 684B     		ldr	r3, .L89
 1063 048a 6B49     		ldr	r1, .L89+12
 1064 048c 0A40     		ands	r2, r1
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 62


 1065 048e DA63     		str	r2, [r3, #60]
 1066              	.L51:
 1067              	.LBE2:
 598:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 599:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 600:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 602:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -----------------------*/
 603:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 1068              		.loc 2 603 26
 1069 0490 7B68     		ldr	r3, [r7, #4]
 1070 0492 1B68     		ldr	r3, [r3]
 1071              		.loc 2 603 44
 1072 0494 2022     		movs	r2, #32
 1073 0496 1340     		ands	r3, r2
 1074              		.loc 2 603 6
 1075 0498 39D0     		beq	.L68
 604:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 605:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check the parameters */
 606:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 607:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 608:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check the LSI State */
 609:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 1076              		.loc 2 609 26
 1077 049a 7B68     		ldr	r3, [r7, #4]
 1078 049c DB69     		ldr	r3, [r3, #28]
 1079              		.loc 2 609 8
 1080 049e 002B     		cmp	r3, #0
 1081 04a0 1BD0     		beq	.L69
 610:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 611:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 612:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 1082              		.loc 2 612 7
 1083 04a2 624B     		ldr	r3, .L89
 1084 04a4 1A68     		ldr	r2, [r3]
 1085 04a6 614B     		ldr	r3, .L89
 1086 04a8 8021     		movs	r1, #128
 1087 04aa C903     		lsls	r1, r1, #15
 1088 04ac 0A43     		orrs	r2, r1
 1089 04ae 1A60     		str	r2, [r3]
 613:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Get Start Tick*/
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1090              		.loc 2 615 19
 1091 04b0 FFF7FEFF 		bl	HAL_GetTick
 1092 04b4 0300     		movs	r3, r0
 1093 04b6 3B61     		str	r3, [r7, #16]
 616:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 1094              		.loc 2 618 13
 1095 04b8 08E0     		b	.L70
 1096              	.L71:
 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 620:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1097              		.loc 2 620 14
 1098 04ba FFF7FEFF 		bl	HAL_GetTick
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 63


 1099 04be 0200     		movs	r2, r0
 1100              		.loc 2 620 28
 1101 04c0 3B69     		ldr	r3, [r7, #16]
 1102 04c2 D31A     		subs	r3, r2, r3
 1103              		.loc 2 620 12
 1104 04c4 022B     		cmp	r3, #2
 1105 04c6 01D9     		bls	.L70
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 622:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1106              		.loc 2 622 18
 1107 04c8 0323     		movs	r3, #3
 1108 04ca F3E0     		b	.L18
 1109              	.L70:
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 1110              		.loc 2 618 14
 1111 04cc 574B     		ldr	r3, .L89
 1112 04ce 1A68     		ldr	r2, [r3]
 1113 04d0 8023     		movs	r3, #128
 1114 04d2 1B04     		lsls	r3, r3, #16
 1115 04d4 1340     		ands	r3, r2
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 1116              		.loc 2 618 13
 1117 04d6 F0D0     		beq	.L71
 1118 04d8 19E0     		b	.L68
 1119              	.L69:
 623:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 624:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 625:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 626:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else
 627:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 629:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 1120              		.loc 2 629 7
 1121 04da 544B     		ldr	r3, .L89
 1122 04dc 1A68     		ldr	r2, [r3]
 1123 04de 534B     		ldr	r3, .L89
 1124 04e0 5649     		ldr	r1, .L89+16
 1125 04e2 0A40     		ands	r2, r1
 1126 04e4 1A60     		str	r2, [r3]
 630:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Get Start Tick*/
 632:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1127              		.loc 2 632 19
 1128 04e6 FFF7FEFF 		bl	HAL_GetTick
 1129 04ea 0300     		movs	r3, r0
 1130 04ec 3B61     		str	r3, [r7, #16]
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 634:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Wait till HSI48 is disabled */
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 1131              		.loc 2 635 13
 1132 04ee 08E0     		b	.L72
 1133              	.L73:
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 637:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1134              		.loc 2 637 14
 1135 04f0 FFF7FEFF 		bl	HAL_GetTick
 1136 04f4 0200     		movs	r2, r0
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 64


 1137              		.loc 2 637 28
 1138 04f6 3B69     		ldr	r3, [r7, #16]
 1139 04f8 D31A     		subs	r3, r2, r3
 1140              		.loc 2 637 12
 1141 04fa 022B     		cmp	r3, #2
 1142 04fc 01D9     		bls	.L72
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 639:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1143              		.loc 2 639 18
 1144 04fe 0323     		movs	r3, #3
 1145 0500 D8E0     		b	.L18
 1146              	.L72:
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 1147              		.loc 2 635 14
 1148 0502 4A4B     		ldr	r3, .L89
 1149 0504 1A68     		ldr	r2, [r3]
 1150 0506 8023     		movs	r3, #128
 1151 0508 1B04     		lsls	r3, r3, #16
 1152 050a 1340     		ands	r3, r2
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 1153              		.loc 2 635 13
 1154 050c F0D1     		bne	.L73
 1155              	.L68:
 640:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 643:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 644:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 645:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check the parameters */
 647:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 648:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 649:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 1156              		.loc 2 649 29
 1157 050e 7B68     		ldr	r3, [r7, #4]
 1158 0510 1B6A     		ldr	r3, [r3, #32]
 1159              		.loc 2 649 6
 1160 0512 002B     		cmp	r3, #0
 1161 0514 00D1     		bne	.LCB994
 1162 0516 CCE0     		b	.L74	@long jump
 1163              	.LCB994:
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 651:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 652:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1164              		.loc 2 652 9
 1165 0518 444B     		ldr	r3, .L89
 1166 051a 9B68     		ldr	r3, [r3, #8]
 1167 051c 3822     		movs	r2, #56
 1168 051e 1340     		ands	r3, r2
 1169              		.loc 2 652 8
 1170 0520 102B     		cmp	r3, #16
 1171 0522 00D1     		bne	.LCB1000
 1172 0524 7BE0     		b	.L75	@long jump
 1173              	.LCB1000:
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 654:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 1174              		.loc 2 654 33
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 65


 1175 0526 7B68     		ldr	r3, [r7, #4]
 1176 0528 1B6A     		ldr	r3, [r3, #32]
 1177              		.loc 2 654 10
 1178 052a 022B     		cmp	r3, #2
 1179 052c 56D1     		bne	.L76
 655:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 656:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Check the parameters */
 657:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 659:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 661:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_PLLQ_SUPPORT)
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 663:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_PLLQ_SUPPORT */
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 665:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Disable the main PLL. */
 667:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1180              		.loc 2 667 9
 1181 052e 3F4B     		ldr	r3, .L89
 1182 0530 1A68     		ldr	r2, [r3]
 1183 0532 3E4B     		ldr	r3, .L89
 1184 0534 4249     		ldr	r1, .L89+20
 1185 0536 0A40     		ands	r2, r1
 1186 0538 1A60     		str	r2, [r3]
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 669:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1187              		.loc 2 670 21
 1188 053a FFF7FEFF 		bl	HAL_GetTick
 1189 053e 0300     		movs	r3, r0
 1190 0540 3B61     		str	r3, [r7, #16]
 671:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till PLL is ready */
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1191              		.loc 2 673 15
 1192 0542 08E0     		b	.L77
 1193              	.L78:
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 675:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1194              		.loc 2 675 16
 1195 0544 FFF7FEFF 		bl	HAL_GetTick
 1196 0548 0200     		movs	r2, r0
 1197              		.loc 2 675 30
 1198 054a 3B69     		ldr	r3, [r7, #16]
 1199 054c D31A     		subs	r3, r2, r3
 1200              		.loc 2 675 14
 1201 054e 022B     		cmp	r3, #2
 1202 0550 01D9     		bls	.L77
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 677:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1203              		.loc 2 677 20
 1204 0552 0323     		movs	r3, #3
 1205 0554 AEE0     		b	.L18
 1206              	.L77:
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1207              		.loc 2 673 16
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 66


 1208 0556 354B     		ldr	r3, .L89
 1209 0558 1A68     		ldr	r2, [r3]
 1210 055a 8023     		movs	r3, #128
 1211 055c 9B04     		lsls	r3, r3, #18
 1212 055e 1340     		ands	r3, r2
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1213              		.loc 2 673 15
 1214 0560 F0D1     		bne	.L78
 678:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 681:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 682:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_PLLQ_SUPPORT)
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1215              		.loc 2 683 9
 1216 0562 324B     		ldr	r3, .L89
 1217 0564 DB68     		ldr	r3, [r3, #12]
 1218 0566 374A     		ldr	r2, .L89+24
 1219 0568 1340     		ands	r3, r2
 1220 056a 1900     		movs	r1, r3
 1221 056c 7B68     		ldr	r3, [r7, #4]
 1222 056e 5A6A     		ldr	r2, [r3, #36]
 1223 0570 7B68     		ldr	r3, [r7, #4]
 1224 0572 9B6A     		ldr	r3, [r3, #40]
 1225 0574 1A43     		orrs	r2, r3
 1226 0576 7B68     		ldr	r3, [r7, #4]
 1227 0578 DB6A     		ldr	r3, [r3, #44]
 1228 057a 1B02     		lsls	r3, r3, #8
 1229 057c 1A43     		orrs	r2, r3
 1230 057e 7B68     		ldr	r3, [r7, #4]
 1231 0580 1B6B     		ldr	r3, [r3, #48]
 1232 0582 1A43     		orrs	r2, r3
 1233 0584 7B68     		ldr	r3, [r7, #4]
 1234 0586 5B6B     		ldr	r3, [r3, #52]
 1235 0588 1A43     		orrs	r2, r3
 1236 058a 7B68     		ldr	r3, [r7, #4]
 1237 058c 9B6B     		ldr	r3, [r3, #56]
 1238 058e 1A43     		orrs	r2, r3
 1239 0590 264B     		ldr	r3, .L89
 1240 0592 0A43     		orrs	r2, r1
 1241 0594 DA60     		str	r2, [r3, #12]
 684:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 685:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 686:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 687:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ,
 688:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 689:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #else /* !RCC_PLLQ_SUPPORT */
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 691:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 693:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 695:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_PLLQ_SUPPORT */
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 697:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Enable the main PLL. */
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1242              		.loc 2 698 9
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 67


 1243 0596 254B     		ldr	r3, .L89
 1244 0598 1A68     		ldr	r2, [r3]
 1245 059a 244B     		ldr	r3, .L89
 1246 059c 8021     		movs	r1, #128
 1247 059e 4904     		lsls	r1, r1, #17
 1248 05a0 0A43     		orrs	r2, r1
 1249 05a2 1A60     		str	r2, [r3]
 699:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Enable PLLR Clock output. */
 701:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 1250              		.loc 2 701 9
 1251 05a4 214B     		ldr	r3, .L89
 1252 05a6 DA68     		ldr	r2, [r3, #12]
 1253 05a8 204B     		ldr	r3, .L89
 1254 05aa 8021     		movs	r1, #128
 1255 05ac 4905     		lsls	r1, r1, #21
 1256 05ae 0A43     		orrs	r2, r1
 1257 05b0 DA60     		str	r2, [r3, #12]
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 703:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1258              		.loc 2 704 21
 1259 05b2 FFF7FEFF 		bl	HAL_GetTick
 1260 05b6 0300     		movs	r3, r0
 1261 05b8 3B61     		str	r3, [r7, #16]
 705:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 706:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till PLL is ready */
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1262              		.loc 2 707 15
 1263 05ba 08E0     		b	.L79
 1264              	.L80:
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 709:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1265              		.loc 2 709 16
 1266 05bc FFF7FEFF 		bl	HAL_GetTick
 1267 05c0 0200     		movs	r2, r0
 1268              		.loc 2 709 30
 1269 05c2 3B69     		ldr	r3, [r7, #16]
 1270 05c4 D31A     		subs	r3, r2, r3
 1271              		.loc 2 709 14
 1272 05c6 022B     		cmp	r3, #2
 1273 05c8 01D9     		bls	.L79
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 711:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1274              		.loc 2 711 20
 1275 05ca 0323     		movs	r3, #3
 1276 05cc 72E0     		b	.L18
 1277              	.L79:
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1278              		.loc 2 707 16
 1279 05ce 174B     		ldr	r3, .L89
 1280 05d0 1A68     		ldr	r2, [r3]
 1281 05d2 8023     		movs	r3, #128
 1282 05d4 9B04     		lsls	r3, r3, #18
 1283 05d6 1340     		ands	r3, r2
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1284              		.loc 2 707 15
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 68


 1285 05d8 F0D0     		beq	.L80
 1286 05da 6AE0     		b	.L74
 1287              	.L76:
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 713:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       else
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Disable the main PLL. */
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1288              		.loc 2 718 9
 1289 05dc 134B     		ldr	r3, .L89
 1290 05de 1A68     		ldr	r2, [r3]
 1291 05e0 124B     		ldr	r3, .L89
 1292 05e2 1749     		ldr	r1, .L89+20
 1293 05e4 0A40     		ands	r2, r1
 1294 05e6 1A60     		str	r2, [r3]
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 720:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Get Start Tick*/
 721:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1295              		.loc 2 721 21
 1296 05e8 FFF7FEFF 		bl	HAL_GetTick
 1297 05ec 0300     		movs	r3, r0
 1298 05ee 3B61     		str	r3, [r7, #16]
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1299              		.loc 2 724 15
 1300 05f0 08E0     		b	.L81
 1301              	.L82:
 725:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1302              		.loc 2 726 16
 1303 05f2 FFF7FEFF 		bl	HAL_GetTick
 1304 05f6 0200     		movs	r2, r0
 1305              		.loc 2 726 30
 1306 05f8 3B69     		ldr	r3, [r7, #16]
 1307 05fa D31A     		subs	r3, r2, r3
 1308              		.loc 2 726 14
 1309 05fc 022B     		cmp	r3, #2
 1310 05fe 01D9     		bls	.L81
 727:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           {
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1311              		.loc 2 728 20
 1312 0600 0323     		movs	r3, #3
 1313 0602 57E0     		b	.L18
 1314              	.L81:
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1315              		.loc 2 724 16
 1316 0604 094B     		ldr	r3, .L89
 1317 0606 1A68     		ldr	r2, [r3]
 1318 0608 8023     		movs	r3, #128
 1319 060a 9B04     		lsls	r3, r3, #18
 1320 060c 1340     		ands	r3, r2
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 1321              		.loc 2 724 15
 1322 060e F0D1     		bne	.L82
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 69


 729:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           }
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 731:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Unselect main PLL clock source and disable main PLL outputs to save power */
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_PLLQ_SUPPORT)
 733:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFG
 1323              		.loc 2 733 22
 1324 0610 064B     		ldr	r3, .L89
 1325 0612 DA68     		ldr	r2, [r3, #12]
 1326 0614 054B     		ldr	r3, .L89
 1327 0616 0C49     		ldr	r1, .L89+28
 1328 0618 0A40     		ands	r2, r1
 1329 061a DA60     		str	r2, [r3, #12]
 1330 061c 49E0     		b	.L74
 1331              	.L75:
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #else
 735:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 736:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_PLLQ_SUPPORT */
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 738:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 739:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 741:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 742:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 1332              		.loc 2 742 34
 1333 061e 7B68     		ldr	r3, [r7, #4]
 1334 0620 1B6A     		ldr	r3, [r3, #32]
 1335              		.loc 2 742 10
 1336 0622 012B     		cmp	r3, #1
 1337 0624 12D1     		bne	.L83
 743:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 744:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 1338              		.loc 2 744 16
 1339 0626 0123     		movs	r3, #1
 1340 0628 44E0     		b	.L18
 1341              	.L90:
 1342 062a C046     		.align	2
 1343              	.L89:
 1344 062c 00100240 		.word	1073876992
 1345 0630 00700040 		.word	1073770496
 1346 0634 88130000 		.word	5000
 1347 0638 FFFFFFEF 		.word	-268435457
 1348 063c FFFFBFFF 		.word	-4194305
 1349 0640 FFFFFFFE 		.word	-16777217
 1350 0644 8C80C111 		.word	297894028
 1351 0648 FCFFFEEE 		.word	-285278212
 1352              	.L83:
 745:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 746:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       else
 747:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 748:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         temp_pllckcfg = RCC->PLLCFGR;
 1353              		.loc 2 749 28
 1354 064c 1B4B     		ldr	r3, .L91
 1355              		.loc 2 749 23
 1356 064e DB68     		ldr	r3, [r3, #12]
 1357 0650 7B61     		str	r3, [r7, #20]
 750:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 70


 1358              		.loc 2 750 14
 1359 0652 7B69     		ldr	r3, [r7, #20]
 1360 0654 0322     		movs	r2, #3
 1361 0656 1A40     		ands	r2, r3
 1362              		.loc 2 750 83
 1363 0658 7B68     		ldr	r3, [r7, #4]
 1364 065a 5B6A     		ldr	r3, [r3, #36]
 1365              		.loc 2 750 12
 1366 065c 9A42     		cmp	r2, r3
 1367 065e 26D1     		bne	.L84
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1368              		.loc 2 751 14 discriminator 1
 1369 0660 7B69     		ldr	r3, [r7, #20]
 1370 0662 7022     		movs	r2, #112
 1371 0664 1A40     		ands	r2, r3
 1372              		.loc 2 751 81 discriminator 1
 1373 0666 7B68     		ldr	r3, [r7, #4]
 1374 0668 9B6A     		ldr	r3, [r3, #40]
 750:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1375              		.loc 2 750 95 discriminator 1
 1376 066a 9A42     		cmp	r2, r3
 1377 066c 1FD1     		bne	.L84
 752:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCF
 1378              		.loc 2 752 14
 1379 066e 7A69     		ldr	r2, [r7, #20]
 1380 0670 FE23     		movs	r3, #254
 1381 0672 DB01     		lsls	r3, r3, #7
 1382 0674 1A40     		ands	r2, r3
 1383              		.loc 2 752 82
 1384 0676 7B68     		ldr	r3, [r7, #4]
 1385 0678 DB6A     		ldr	r3, [r3, #44]
 1386              		.loc 2 752 88
 1387 067a 1B02     		lsls	r3, r3, #8
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1388              		.loc 2 751 88
 1389 067c 9A42     		cmp	r2, r3
 1390 067e 16D1     		bne	.L84
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 1391              		.loc 2 753 14
 1392 0680 7A69     		ldr	r2, [r7, #20]
 1393 0682 F823     		movs	r3, #248
 1394 0684 9B03     		lsls	r3, r3, #14
 1395 0686 1A40     		ands	r2, r3
 1396              		.loc 2 753 81
 1397 0688 7B68     		ldr	r3, [r7, #4]
 1398 068a 1B6B     		ldr	r3, [r3, #48]
 752:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCF
 1399              		.loc 2 752 114
 1400 068c 9A42     		cmp	r2, r3
 1401 068e 0ED1     		bne	.L84
 754:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined (RCC_PLLQ_SUPPORT)
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 1402              		.loc 2 755 14
 1403 0690 7A69     		ldr	r2, [r7, #20]
 1404 0692 E023     		movs	r3, #224
 1405 0694 1B05     		lsls	r3, r3, #20
 1406 0696 1A40     		ands	r2, r3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 71


 1407              		.loc 2 755 81
 1408 0698 7B68     		ldr	r3, [r7, #4]
 1409 069a 5B6B     		ldr	r3, [r3, #52]
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 1410              		.loc 2 753 88
 1411 069c 9A42     		cmp	r2, r3
 1412 069e 06D1     		bne	.L84
 756:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_PLLQ_SUPPORT */
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 1413              		.loc 2 757 14
 1414 06a0 7B69     		ldr	r3, [r7, #20]
 1415 06a2 5B0F     		lsrs	r3, r3, #29
 1416 06a4 5A07     		lsls	r2, r3, #29
 1417              		.loc 2 757 81
 1418 06a6 7B68     		ldr	r3, [r7, #4]
 1419 06a8 9B6B     		ldr	r3, [r3, #56]
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_PLLQ_SUPPORT */
 1420              		.loc 2 755 88
 1421 06aa 9A42     		cmp	r2, r3
 1422 06ac 01D0     		beq	.L74
 1423              	.L84:
 758:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         {
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****           return HAL_ERROR;
 1424              		.loc 2 759 18
 1425 06ae 0123     		movs	r3, #1
 1426 06b0 00E0     		b	.L18
 1427              	.L74:
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         }
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 762:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 764:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   return HAL_OK;
 1428              		.loc 2 764 10
 1429 06b2 0023     		movs	r3, #0
 1430              	.L18:
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 1431              		.loc 2 765 1
 1432 06b4 1800     		movs	r0, r3
 1433 06b6 BD46     		mov	sp, r7
 1434 06b8 08B0     		add	sp, sp, #32
 1435              		@ sp needed
 1436 06ba 80BD     		pop	{r7, pc}
 1437              	.L92:
 1438              		.align	2
 1439              	.L91:
 1440 06bc 00100240 		.word	1073876992
 1441              		.cfi_endproc
 1442              	.LFE364:
 1444              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1445              		.align	1
 1446              		.global	HAL_RCC_ClockConfig
 1447              		.syntax unified
 1448              		.code	16
 1449              		.thumb_func
 1451              	HAL_RCC_ClockConfig:
 1452              	.LFB365:
 766:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 72


 767:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
 768:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB buses clocks according to the specified
 769:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 770:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to a @ref RCC_ClkInitTypeDef structure that
 771:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
 773:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 774:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
 775:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
 776:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 779:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The HSI is used by default as system clock source after
 781:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         the HSI frequency is set to 8 Mhz, then it reaches its default value 16 MHz.
 783:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
 785:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
 786:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
 787:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The LSI can be selected as system clock source after
 789:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         in case of failure of the LSE used directly or indirectly
 790:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         as system clock (if the Clock Security System LSECSS is enabled).
 791:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 793:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 794:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 795:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         occur when the clock source is ready.
 796:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 797:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 798:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         currently used as system clock source.
 799:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 800:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 801:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 802:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 803:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
 804:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 805:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 806:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 1453              		.loc 2 806 1
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 16
 1456              		@ frame_needed = 1, uses_anonymous_args = 0
 1457 0000 80B5     		push	{r7, lr}
 1458              	.LCFI8:
 1459              		.cfi_def_cfa_offset 8
 1460              		.cfi_offset 7, -8
 1461              		.cfi_offset 14, -4
 1462 0002 84B0     		sub	sp, sp, #16
 1463              	.LCFI9:
 1464              		.cfi_def_cfa_offset 24
 1465 0004 00AF     		add	r7, sp, #0
 1466              	.LCFI10:
 1467              		.cfi_def_cfa_register 7
 1468 0006 7860     		str	r0, [r7, #4]
 1469 0008 3960     		str	r1, [r7]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 73


 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t tickstart;
 808:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check Null pointer */
 810:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 1470              		.loc 2 810 6
 1471 000a 7B68     		ldr	r3, [r7, #4]
 1472 000c 002B     		cmp	r3, #0
 1473 000e 01D1     		bne	.L94
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 812:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     return HAL_ERROR;
 1474              		.loc 2 812 12
 1475 0010 0123     		movs	r3, #1
 1476 0012 E9E0     		b	.L95
 1477              	.L94:
 813:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check the parameters */
 816:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 817:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 818:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 819:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 820:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the FLASH clock
 821:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 822:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 823:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 824:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 1478              		.loc 2 824 18
 1479 0014 764B     		ldr	r3, .L113
 1480 0016 1B68     		ldr	r3, [r3]
 1481 0018 0722     		movs	r2, #7
 1482 001a 1340     		ands	r3, r2
 1483              		.loc 2 824 6
 1484 001c 3A68     		ldr	r2, [r7]
 1485 001e 9A42     		cmp	r2, r3
 1486 0020 1ED9     		bls	.L96
 825:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 827:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1487              		.loc 2 827 5
 1488 0022 734B     		ldr	r3, .L113
 1489 0024 1B68     		ldr	r3, [r3]
 1490 0026 0722     		movs	r2, #7
 1491 0028 9343     		bics	r3, r2
 1492 002a 1900     		movs	r1, r3
 1493 002c 704B     		ldr	r3, .L113
 1494 002e 3A68     		ldr	r2, [r7]
 1495 0030 0A43     		orrs	r2, r1
 1496 0032 1A60     		str	r2, [r3]
 828:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 829:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 830:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     memory by polling the FLASH_ACR register */
 831:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1497              		.loc 2 831 17
 1498 0034 FFF7FEFF 		bl	HAL_GetTick
 1499 0038 0300     		movs	r3, r0
 1500 003a FB60     		str	r3, [r7, #12]
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 74


 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 1501              		.loc 2 833 11
 1502 003c 09E0     		b	.L97
 1503              	.L98:
 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 835:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1504              		.loc 2 835 12
 1505 003e FFF7FEFF 		bl	HAL_GetTick
 1506 0042 0200     		movs	r2, r0
 1507              		.loc 2 835 26
 1508 0044 FB68     		ldr	r3, [r7, #12]
 1509 0046 D31A     		subs	r3, r2, r3
 1510              		.loc 2 835 10
 1511 0048 6A4A     		ldr	r2, .L113+4
 1512 004a 9342     		cmp	r3, r2
 1513 004c 01D9     		bls	.L97
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 837:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1514              		.loc 2 837 16
 1515 004e 0323     		movs	r3, #3
 1516 0050 CAE0     		b	.L95
 1517              	.L97:
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1518              		.loc 2 833 18
 1519 0052 674B     		ldr	r3, .L113
 1520 0054 1B68     		ldr	r3, [r3]
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1521              		.loc 2 833 24
 1522 0056 0722     		movs	r2, #7
 1523 0058 1340     		ands	r3, r2
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1524              		.loc 2 833 11
 1525 005a 3A68     		ldr	r2, [r7]
 1526 005c 9A42     		cmp	r2, r3
 1527 005e EED1     		bne	.L98
 1528              	.L96:
 838:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 839:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 840:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 841:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 842:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 843:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1529              		.loc 2 843 26
 1530 0060 7B68     		ldr	r3, [r7, #4]
 1531 0062 1B68     		ldr	r3, [r3]
 1532              		.loc 2 843 39
 1533 0064 0222     		movs	r2, #2
 1534 0066 1340     		ands	r3, r2
 1535              		.loc 2 843 6
 1536 0068 15D0     		beq	.L99
 844:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 845:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Set the highest APB divider in order to ensure that we do not go through
 846:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 847:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1537              		.loc 2 847 28
 1538 006a 7B68     		ldr	r3, [r7, #4]
 1539 006c 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 75


 1540              		.loc 2 847 41
 1541 006e 0422     		movs	r2, #4
 1542 0070 1340     		ands	r3, r2
 1543              		.loc 2 847 8
 1544 0072 06D0     		beq	.L100
 848:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 849:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 1545              		.loc 2 849 7
 1546 0074 604B     		ldr	r3, .L113+8
 1547 0076 9A68     		ldr	r2, [r3, #8]
 1548 0078 5F4B     		ldr	r3, .L113+8
 1549 007a E021     		movs	r1, #224
 1550 007c C901     		lsls	r1, r1, #7
 1551 007e 0A43     		orrs	r2, r1
 1552 0080 9A60     		str	r2, [r3, #8]
 1553              	.L100:
 850:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 851:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 852:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Set the new HCLK clock divider */
 853:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 854:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1554              		.loc 2 854 5
 1555 0082 5D4B     		ldr	r3, .L113+8
 1556 0084 9B68     		ldr	r3, [r3, #8]
 1557 0086 5D4A     		ldr	r2, .L113+12
 1558 0088 1340     		ands	r3, r2
 1559 008a 1900     		movs	r1, r3
 1560 008c 7B68     		ldr	r3, [r7, #4]
 1561 008e 9A68     		ldr	r2, [r3, #8]
 1562 0090 594B     		ldr	r3, .L113+8
 1563 0092 0A43     		orrs	r2, r1
 1564 0094 9A60     		str	r2, [r3, #8]
 1565              	.L99:
 855:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 856:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 858:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1566              		.loc 2 858 26
 1567 0096 7B68     		ldr	r3, [r7, #4]
 1568 0098 1B68     		ldr	r3, [r3]
 1569              		.loc 2 858 39
 1570 009a 0122     		movs	r2, #1
 1571 009c 1340     		ands	r3, r2
 1572              		.loc 2 858 6
 1573 009e 57D0     		beq	.L101
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 861:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 862:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 863:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1574              		.loc 2 863 26
 1575 00a0 7B68     		ldr	r3, [r7, #4]
 1576 00a2 5B68     		ldr	r3, [r3, #4]
 1577              		.loc 2 863 8
 1578 00a4 012B     		cmp	r3, #1
 1579 00a6 07D1     		bne	.L102
 864:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 76


 865:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the HSE ready flag */
 866:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 1580              		.loc 2 866 11
 1581 00a8 534B     		ldr	r3, .L113+8
 1582 00aa 1A68     		ldr	r2, [r3]
 1583 00ac 8023     		movs	r3, #128
 1584 00ae 9B02     		lsls	r3, r3, #10
 1585 00b0 1340     		ands	r3, r2
 1586              		.loc 2 866 10
 1587 00b2 2BD1     		bne	.L103
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 868:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 1588              		.loc 2 868 16
 1589 00b4 0123     		movs	r3, #1
 1590 00b6 97E0     		b	.L95
 1591              	.L102:
 869:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 870:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 872:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1592              		.loc 2 872 31
 1593 00b8 7B68     		ldr	r3, [r7, #4]
 1594 00ba 5B68     		ldr	r3, [r3, #4]
 1595              		.loc 2 872 13
 1596 00bc 022B     		cmp	r3, #2
 1597 00be 07D1     		bne	.L104
 873:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 874:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the PLL ready flag */
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1598              		.loc 2 875 11
 1599 00c0 4D4B     		ldr	r3, .L113+8
 1600 00c2 1A68     		ldr	r2, [r3]
 1601 00c4 8023     		movs	r3, #128
 1602 00c6 9B04     		lsls	r3, r3, #18
 1603 00c8 1340     		ands	r3, r2
 1604              		.loc 2 875 10
 1605 00ca 1FD1     		bne	.L103
 876:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 877:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 1606              		.loc 2 877 16
 1607 00cc 0123     		movs	r3, #1
 1608 00ce 8BE0     		b	.L95
 1609              	.L104:
 878:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 880:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 881:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 1610              		.loc 2 881 31
 1611 00d0 7B68     		ldr	r3, [r7, #4]
 1612 00d2 5B68     		ldr	r3, [r3, #4]
 1613              		.loc 2 881 13
 1614 00d4 002B     		cmp	r3, #0
 1615 00d6 07D1     		bne	.L105
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the HSI ready flag */
 884:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 1616              		.loc 2 884 11
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 77


 1617 00d8 474B     		ldr	r3, .L113+8
 1618 00da 1A68     		ldr	r2, [r3]
 1619 00dc 8023     		movs	r3, #128
 1620 00de DB00     		lsls	r3, r3, #3
 1621 00e0 1340     		ands	r3, r2
 1622              		.loc 2 884 10
 1623 00e2 13D1     		bne	.L103
 885:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 886:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 1624              		.loc 2 886 16
 1625 00e4 0123     		movs	r3, #1
 1626 00e6 7FE0     		b	.L95
 1627              	.L105:
 887:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 888:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 889:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* LSI is selected as System Clock Source */
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 1628              		.loc 2 890 31
 1629 00e8 7B68     		ldr	r3, [r7, #4]
 1630 00ea 5B68     		ldr	r3, [r3, #4]
 1631              		.loc 2 890 13
 1632 00ec 032B     		cmp	r3, #3
 1633 00ee 06D1     		bne	.L106
 891:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the LSI ready flag */
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 1634              		.loc 2 893 11
 1635 00f0 414B     		ldr	r3, .L113+8
 1636 00f2 1B6E     		ldr	r3, [r3, #96]
 1637 00f4 0222     		movs	r2, #2
 1638 00f6 1340     		ands	r3, r2
 1639              		.loc 2 893 10
 1640 00f8 08D1     		bne	.L103
 894:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 895:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 1641              		.loc 2 895 16
 1642 00fa 0123     		movs	r3, #1
 1643 00fc 74E0     		b	.L95
 1644              	.L106:
 896:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 897:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 898:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* LSE is selected as System Clock Source */
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     else
 900:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 901:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       /* Check the LSE ready flag */
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 1645              		.loc 2 902 11
 1646 00fe 3E4B     		ldr	r3, .L113+8
 1647 0100 DB6D     		ldr	r3, [r3, #92]
 1648 0102 0222     		movs	r2, #2
 1649 0104 1340     		ands	r3, r2
 1650              		.loc 2 902 10
 1651 0106 01D1     		bne	.L103
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_ERROR;
 1652              		.loc 2 904 16
 1653 0108 0123     		movs	r3, #1
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 78


 1654 010a 6DE0     		b	.L95
 1655              	.L103:
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 906:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 907:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 1656              		.loc 2 907 5
 1657 010c 3A4B     		ldr	r3, .L113+8
 1658 010e 9B68     		ldr	r3, [r3, #8]
 1659 0110 0722     		movs	r2, #7
 1660 0112 9343     		bics	r3, r2
 1661 0114 1900     		movs	r1, r3
 1662 0116 7B68     		ldr	r3, [r7, #4]
 1663 0118 5A68     		ldr	r2, [r3, #4]
 1664 011a 374B     		ldr	r3, .L113+8
 1665 011c 0A43     		orrs	r2, r1
 1666 011e 9A60     		str	r2, [r3, #8]
 908:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 909:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Get Start Tick*/
 910:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1667              		.loc 2 910 17
 1668 0120 FFF7FEFF 		bl	HAL_GetTick
 1669 0124 0300     		movs	r3, r0
 1670 0126 FB60     		str	r3, [r7, #12]
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 1671              		.loc 2 912 11
 1672 0128 09E0     		b	.L107
 1673              	.L108:
 913:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 914:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1674              		.loc 2 914 12
 1675 012a FFF7FEFF 		bl	HAL_GetTick
 1676 012e 0200     		movs	r2, r0
 1677              		.loc 2 914 26
 1678 0130 FB68     		ldr	r3, [r7, #12]
 1679 0132 D31A     		subs	r3, r2, r3
 1680              		.loc 2 914 10
 1681 0134 2F4A     		ldr	r2, .L113+4
 1682 0136 9342     		cmp	r3, r2
 1683 0138 01D9     		bls	.L107
 915:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1684              		.loc 2 916 16
 1685 013a 0323     		movs	r3, #3
 1686 013c 54E0     		b	.L95
 1687              	.L107:
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1688              		.loc 2 912 12
 1689 013e 2E4B     		ldr	r3, .L113+8
 1690 0140 9B68     		ldr	r3, [r3, #8]
 1691 0142 3822     		movs	r2, #56
 1692 0144 1A40     		ands	r2, r3
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1693              		.loc 2 912 63
 1694 0146 7B68     		ldr	r3, [r7, #4]
 1695 0148 5B68     		ldr	r3, [r3, #4]
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 79


 1696              		.loc 2 912 78
 1697 014a DB00     		lsls	r3, r3, #3
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1698              		.loc 2 912 11
 1699 014c 9A42     		cmp	r2, r3
 1700 014e ECD1     		bne	.L108
 1701              	.L101:
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 918:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 919:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 920:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 921:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 922:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 1702              		.loc 2 922 18
 1703 0150 274B     		ldr	r3, .L113
 1704 0152 1B68     		ldr	r3, [r3]
 1705 0154 0722     		movs	r2, #7
 1706 0156 1340     		ands	r3, r2
 1707              		.loc 2 922 6
 1708 0158 3A68     		ldr	r2, [r7]
 1709 015a 9A42     		cmp	r2, r3
 1710 015c 1ED2     		bcs	.L109
 923:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 925:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1711              		.loc 2 925 5
 1712 015e 244B     		ldr	r3, .L113
 1713 0160 1B68     		ldr	r3, [r3]
 1714 0162 0722     		movs	r2, #7
 1715 0164 9343     		bics	r3, r2
 1716 0166 1900     		movs	r1, r3
 1717 0168 214B     		ldr	r3, .L113
 1718 016a 3A68     		ldr	r2, [r7]
 1719 016c 0A43     		orrs	r2, r1
 1720 016e 1A60     		str	r2, [r3]
 926:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 927:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     memory by polling the FLASH_ACR register */
 929:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1721              		.loc 2 929 17
 1722 0170 FFF7FEFF 		bl	HAL_GetTick
 1723 0174 0300     		movs	r3, r0
 1724 0176 FB60     		str	r3, [r7, #12]
 930:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 1725              		.loc 2 931 11
 1726 0178 09E0     		b	.L110
 1727              	.L111:
 932:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 933:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1728              		.loc 2 933 12
 1729 017a FFF7FEFF 		bl	HAL_GetTick
 1730 017e 0200     		movs	r2, r0
 1731              		.loc 2 933 26
 1732 0180 FB68     		ldr	r3, [r7, #12]
 1733 0182 D31A     		subs	r3, r2, r3
 1734              		.loc 2 933 10
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 80


 1735 0184 1B4A     		ldr	r2, .L113+4
 1736 0186 9342     		cmp	r3, r2
 1737 0188 01D9     		bls	.L110
 934:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       {
 935:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1738              		.loc 2 935 16
 1739 018a 0323     		movs	r3, #3
 1740 018c 2CE0     		b	.L95
 1741              	.L110:
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1742              		.loc 2 931 18
 1743 018e 184B     		ldr	r3, .L113
 1744 0190 1B68     		ldr	r3, [r3]
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1745              		.loc 2 931 24
 1746 0192 0722     		movs	r2, #7
 1747 0194 1340     		ands	r3, r2
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
 1748              		.loc 2 931 11
 1749 0196 3A68     		ldr	r2, [r7]
 1750 0198 9A42     		cmp	r2, r3
 1751 019a EED1     		bne	.L111
 1752              	.L109:
 936:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       }
 937:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 940:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 941:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1753              		.loc 2 941 26
 1754 019c 7B68     		ldr	r3, [r7, #4]
 1755 019e 1B68     		ldr	r3, [r3]
 1756              		.loc 2 941 39
 1757 01a0 0422     		movs	r2, #4
 1758 01a2 1340     		ands	r3, r2
 1759              		.loc 2 941 6
 1760 01a4 09D0     		beq	.L112
 942:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 1761              		.loc 2 944 5
 1762 01a6 144B     		ldr	r3, .L113+8
 1763 01a8 9B68     		ldr	r3, [r3, #8]
 1764 01aa 154A     		ldr	r2, .L113+16
 1765 01ac 1340     		ands	r3, r2
 1766 01ae 1900     		movs	r1, r3
 1767 01b0 7B68     		ldr	r3, [r7, #4]
 1768 01b2 DA68     		ldr	r2, [r3, #12]
 1769 01b4 104B     		ldr	r3, .L113+8
 1770 01b6 0A43     		orrs	r2, r1
 1771 01b8 9A60     		str	r2, [r3, #8]
 1772              	.L112:
 945:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 948:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RC
 1773              		.loc 2 948 22
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 81


 1774 01ba FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1775 01be 0100     		movs	r1, r0
 1776              		.loc 2 948 71
 1777 01c0 0D4B     		ldr	r3, .L113+8
 1778 01c2 9B68     		ldr	r3, [r3, #8]
 1779              		.loc 2 948 95
 1780 01c4 1B0A     		lsrs	r3, r3, #8
 1781 01c6 0F22     		movs	r2, #15
 1782 01c8 1A40     		ands	r2, r3
 1783              		.loc 2 948 66
 1784 01ca 0E4B     		ldr	r3, .L113+20
 1785 01cc 9200     		lsls	r2, r2, #2
 1786 01ce D358     		ldr	r3, [r2, r3]
 1787              		.loc 2 948 118
 1788 01d0 1F22     		movs	r2, #31
 1789 01d2 1340     		ands	r3, r2
 1790              		.loc 2 948 48
 1791 01d4 0A00     		movs	r2, r1
 1792 01d6 DA40     		lsrs	r2, r2, r3
 1793              		.loc 2 948 19
 1794 01d8 0B4B     		ldr	r3, .L113+24
 1795 01da 1A60     		str	r2, [r3]
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   return HAL_InitTick(uwTickPrio);
 1796              		.loc 2 951 10
 1797 01dc 0B4B     		ldr	r3, .L113+28
 1798 01de 1B68     		ldr	r3, [r3]
 1799 01e0 1800     		movs	r0, r3
 1800 01e2 FFF7FEFF 		bl	HAL_InitTick
 1801 01e6 0300     		movs	r3, r0
 1802              	.L95:
 952:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 1803              		.loc 2 952 1
 1804 01e8 1800     		movs	r0, r3
 1805 01ea BD46     		mov	sp, r7
 1806 01ec 04B0     		add	sp, sp, #16
 1807              		@ sp needed
 1808 01ee 80BD     		pop	{r7, pc}
 1809              	.L114:
 1810              		.align	2
 1811              	.L113:
 1812 01f0 00200240 		.word	1073881088
 1813 01f4 88130000 		.word	5000
 1814 01f8 00100240 		.word	1073876992
 1815 01fc FFF0FFFF 		.word	-3841
 1816 0200 FF8FFFFF 		.word	-28673
 1817 0204 00000000 		.word	AHBPrescTable
 1818 0208 00000000 		.word	SystemCoreClock
 1819 020c 00000000 		.word	uwTickPrio
 1820              		.cfi_endproc
 1821              	.LFE365:
 1823              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1824              		.align	1
 1825              		.global	HAL_RCC_MCOConfig
 1826              		.syntax unified
 1827              		.code	16
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 82


 1828              		.thumb_func
 1830              	HAL_RCC_MCOConfig:
 1831              	.LFB366:
 953:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 954:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
 955:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @}
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 957:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 959:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
 961:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** @verbatim
 962:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****  ===============================================================================
 963:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 964:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****  ===============================================================================
 965:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     [..]
 966:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
 967:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 968:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     (+) Output clock to MCO pin.
 969:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
 970:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     (+) Enable the Clock Security System.
 971:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 972:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** @endverbatim
 973:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @{
 974:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
 975:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
 976:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
 977:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO1 pin(PA8) or MC02 pin (PA10)(*).
 978:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   PA8, PA10(*) should be configured in alternate function mode.
 979:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
 980:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *          For STM32G0xx family this parameter can have only one value:
 981:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PA8  Clock source to output on MCO1 pin(PA8).
 982:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PA9  Clock source to output on MCO1 pin(PA9).
 983:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PD10 Clock source to output on MCO1 pin(PD10)(*).
 984:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PF2  Clock source to output on MCO1 pin(PF2)(*).
 985:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PA10 Clock source to output on MCO2 pin(PA10)(*).
 986:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PA15 Clock source to output on MCO2 pin(PA15)(*).
 987:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PB2  Clock source to output on MCO2 pin(PB2)(*).
 988:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO_PD7  Clock source to output on MCO2 pin(PD7)(*).
 989:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
 990:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 991:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
 992:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK   system  clock selected as MCO source
 993:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48    HSI48 clock selected as MCO source for devices wit
 994:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI      HSI clock selected as MCO source
 995:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE      HSE clock selected as MCO source
 996:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK   main PLLR clock selected as MCO source
 997:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI      LSI clock selected as MCO source
 998:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE      LSE clock selected as MCO source
 999:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLPCLK  PLLP clock selected as MCO1 source(*)
1000:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLQCLK  PLLQ clock selected as MCO1 source(*)
1001:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_RTCCLK   RTC clock selected as MCO1 source(*)
1002:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_RTC_WKUP RTC_Wakeup selected as MCO1 source(*)
1003:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_NOCLOCK  MCO2 output disabled, no clock on MCO2(*)
1004:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_SYSCLK   system  clock selected as MCO2 source(*)
1005:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_HSI48    HSI48 clock selected as MCO2 source for devices wi
1006:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_HSI      HSI clock selected as MCO2 source(*)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 83


1007:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_HSE      HSE clock selected as MCO2 source(*)
1008:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_PLLCLK   main PLLR clock selected as MCO2 source(*)
1009:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_LSI      LSI clock selected as MCO2 source(*)
1010:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_LSE      LSE clock selected as MCO2 source(*)
1011:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_PLLPCLK  PLLP clock selected as MCO2 source(*)
1012:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_PLLQCLK  PLLQ clock selected as MCO2 source(*)
1013:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_RTCCLK   RTC clock selected as MCO2 source(*)
1014:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2SOURCE_RTC_WKUP RTC_Wakeup selected as MCO2 source(*)
1015:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
1016:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1017:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1     no division applied to MCO clock
1018:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2     division by 2 applied to MCO clock
1019:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4     division by 4 applied to MCO clock
1020:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8     division by 8 applied to MCO clock
1021:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16    division by 16 applied to MCO clock
1022:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32    division by 32 applied to MCO clock
1023:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64    division by 64 applied to MCO clock
1024:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128   division by 128 applied to MCO clock
1025:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_1    no division applied to MCO2 clock(*)
1026:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_2    division by 2 applied to MCO2 clock(*)
1027:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_4    division by 4 applied to MCO2 clock(*)
1028:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_8    division by 8 applied to MCO2 clock(*)
1029:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_16   division by 16 applied to MCO2 clock(*)
1030:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_32   division by 32 applied to MCO2 clock(*)
1031:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_64   division by 64 applied to MCO2 clock(*)
1032:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_128  division by 128 applied to MCO2 clock(*)
1033:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_256  division by 256 applied to MCO2 clock(*)
1034:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_512  division by 512 applied to MCO2 clock(*)
1035:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *            @arg @ref RCC_MCO2DIV_1024 division by 1024 applied to MCO2 clock(*)
1036:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1037:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * (*) Feature not available on all devices of the family
1038:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
1039:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1040:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1041:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 1832              		.loc 2 1041 1
 1833              		.cfi_startproc
 1834              		@ args = 0, pretend = 0, frame = 48
 1835              		@ frame_needed = 1, uses_anonymous_args = 0
 1836 0000 80B5     		push	{r7, lr}
 1837              	.LCFI11:
 1838              		.cfi_def_cfa_offset 8
 1839              		.cfi_offset 7, -8
 1840              		.cfi_offset 14, -4
 1841 0002 8CB0     		sub	sp, sp, #48
 1842              	.LCFI12:
 1843              		.cfi_def_cfa_offset 56
 1844 0004 00AF     		add	r7, sp, #0
 1845              	.LCFI13:
 1846              		.cfi_def_cfa_register 7
 1847 0006 F860     		str	r0, [r7, #12]
 1848 0008 B960     		str	r1, [r7, #8]
 1849 000a 7A60     		str	r2, [r7, #4]
1042:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   GPIO_InitTypeDef gpio_initstruct;
1043:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t mcoindex;
1044:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t mco_gpio_index;
1045:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   GPIO_TypeDef * mco_gpio_port;
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 84


1046:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1047:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check the parameters */
1048:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1049:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1050:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Common GPIO init parameters */
1051:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 1850              		.loc 2 1051 29
 1851 000c 1020     		movs	r0, #16
 1852 000e 3B18     		adds	r3, r7, r0
 1853 0010 0222     		movs	r2, #2
 1854 0012 5A60     		str	r2, [r3, #4]
1052:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 1855              		.loc 2 1052 29
 1856 0014 3B18     		adds	r3, r7, r0
 1857 0016 0322     		movs	r2, #3
 1858 0018 DA60     		str	r2, [r3, #12]
1053:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   gpio_initstruct.Pull      = GPIO_NOPULL;
 1859              		.loc 2 1053 29
 1860 001a 3B18     		adds	r3, r7, r0
 1861 001c 0022     		movs	r2, #0
 1862 001e 9A60     		str	r2, [r3, #8]
1054:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1055:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get MCOx selection */
1056:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 1863              		.loc 2 1056 12
 1864 0020 FA68     		ldr	r2, [r7, #12]
 1865 0022 8023     		movs	r3, #128
 1866 0024 5B05     		lsls	r3, r3, #21
 1867 0026 1340     		ands	r3, r2
 1868 0028 FB62     		str	r3, [r7, #44]
1057:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1058:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get MCOx GPIO Port */
1059:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 1869              		.loc 2 1059 36
 1870 002a FB68     		ldr	r3, [r7, #12]
 1871 002c 1B0C     		lsrs	r3, r3, #16
 1872 002e 0F22     		movs	r2, #15
 1873 0030 1340     		ands	r3, r2
 1874 0032 A022     		movs	r2, #160
 1875 0034 5203     		lsls	r2, r2, #13
 1876 0036 9446     		mov	ip, r2
 1877 0038 6344     		add	r3, r3, ip
 1878 003a 9B02     		lsls	r3, r3, #10
 1879              		.loc 2 1059 17
 1880 003c BB62     		str	r3, [r7, #40]
1060:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1061:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* MCOx Clock Enable */
1062:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 1881              		.loc 2 1062 20
 1882 003e FB68     		ldr	r3, [r7, #12]
 1883 0040 1B0C     		lsrs	r3, r3, #16
 1884              		.loc 2 1062 18
 1885 0042 0F22     		movs	r2, #15
 1886 0044 1340     		ands	r3, r2
 1887 0046 7B62     		str	r3, [r7, #36]
1063:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 1888              		.loc 2 1063 3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 85


 1889 0048 1D4B     		ldr	r3, .L119
 1890 004a 596B     		ldr	r1, [r3, #52]
 1891 004c 0122     		movs	r2, #1
 1892 004e 7B6A     		ldr	r3, [r7, #36]
 1893 0050 9A40     		lsls	r2, r2, r3
 1894 0052 1B4B     		ldr	r3, .L119
 1895 0054 0A43     		orrs	r2, r1
 1896 0056 5A63     		str	r2, [r3, #52]
1064:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1065:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Configure the MCOx pin in alternate function mode */
1066:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 1897              		.loc 2 1066 25
 1898 0058 FB68     		ldr	r3, [r7, #12]
 1899 005a 1B04     		lsls	r3, r3, #16
 1900 005c 1A0C     		lsrs	r2, r3, #16
 1901              		.loc 2 1066 23
 1902 005e 3B18     		adds	r3, r7, r0
 1903 0060 1A60     		str	r2, [r3]
1067:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 1904              		.loc 2 1067 31
 1905 0062 FB68     		ldr	r3, [r7, #12]
 1906 0064 1B0D     		lsrs	r3, r3, #20
 1907 0066 FF22     		movs	r2, #255
 1908 0068 1A40     		ands	r2, r3
 1909              		.loc 2 1067 29
 1910 006a 3B18     		adds	r3, r7, r0
 1911 006c 1A61     		str	r2, [r3, #16]
1068:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 1912              		.loc 2 1068 3
 1913 006e 3A18     		adds	r2, r7, r0
 1914 0070 BB6A     		ldr	r3, [r7, #40]
 1915 0072 1100     		movs	r1, r2
 1916 0074 1800     		movs	r0, r3
 1917 0076 FFF7FEFF 		bl	HAL_GPIO_Init
1069:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1070:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (mcoindex == RCC_MCO1_INDEX)
 1918              		.loc 2 1070 6
 1919 007a FB6A     		ldr	r3, [r7, #44]
 1920 007c 002B     		cmp	r3, #0
 1921 007e 0AD1     		bne	.L116
1071:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1072:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1073:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1074:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
1075:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 1922              		.loc 2 1075 5
 1923 0080 0F4B     		ldr	r3, .L119
 1924 0082 9B68     		ldr	r3, [r3, #8]
 1925 0084 1B02     		lsls	r3, r3, #8
 1926 0086 190A     		lsrs	r1, r3, #8
 1927 0088 BA68     		ldr	r2, [r7, #8]
 1928 008a 7B68     		ldr	r3, [r7, #4]
 1929 008c 1A43     		orrs	r2, r3
 1930 008e 0C4B     		ldr	r3, .L119
 1931 0090 0A43     		orrs	r2, r1
 1932 0092 9A60     		str	r2, [r3, #8]
1076:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 86


1077:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_MCO2_SUPPORT)
1078:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else if (mcoindex == RCC_MCO2_INDEX)
1079:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1080:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2DIV(RCC_MCODiv));
1081:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
1082:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
1083:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), (RCC_MCOSource | RCC_MCODiv));
1084:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1085:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_MCO2_SUPPORT */
1086:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1087:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1088:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* Nothing to do */
1089:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1090:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 1933              		.loc 2 1090 1
 1934 0094 0FE0     		b	.L118
 1935              	.L116:
1078:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
 1936              		.loc 2 1078 11
 1937 0096 FA6A     		ldr	r2, [r7, #44]
 1938 0098 8023     		movs	r3, #128
 1939 009a 5B05     		lsls	r3, r3, #21
 1940 009c 9A42     		cmp	r2, r3
 1941 009e 0AD1     		bne	.L118
1083:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
 1942              		.loc 2 1083 5
 1943 00a0 074B     		ldr	r3, .L119
 1944 00a2 9B68     		ldr	r3, [r3, #8]
 1945 00a4 074A     		ldr	r2, .L119+4
 1946 00a6 1340     		ands	r3, r2
 1947 00a8 1900     		movs	r1, r3
 1948 00aa BA68     		ldr	r2, [r7, #8]
 1949 00ac 7B68     		ldr	r3, [r7, #4]
 1950 00ae 1A43     		orrs	r2, r3
 1951 00b0 034B     		ldr	r3, .L119
 1952 00b2 0A43     		orrs	r2, r1
 1953 00b4 9A60     		str	r2, [r3, #8]
 1954              	.L118:
 1955              		.loc 2 1090 1
 1956 00b6 C046     		nop
 1957 00b8 BD46     		mov	sp, r7
 1958 00ba 0CB0     		add	sp, sp, #48
 1959              		@ sp needed
 1960 00bc 80BD     		pop	{r7, pc}
 1961              	.L120:
 1962 00be C046     		.align	2
 1963              	.L119:
 1964 00c0 00100240 		.word	1073876992
 1965 00c4 FFFF00FF 		.word	-16711681
 1966              		.cfi_endproc
 1967              	.LFE366:
 1969              		.global	__aeabi_uidiv
 1970              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1971              		.align	1
 1972              		.global	HAL_RCC_GetSysClockFreq
 1973              		.syntax unified
 1974              		.code	16
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 87


 1975              		.thumb_func
 1977              	HAL_RCC_GetSysClockFreq:
 1978              	.LFB367:
1091:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1092:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1093:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1094:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1095:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1096:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1097:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         constant and the selected clock source:
1098:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE/HSIDIV(*)
1099:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
1102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     If SYSCLK source is LSI, function returns values based on LSI_VALUE(***)
1103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     If SYSCLK source is LSE, function returns values based on LSE_VALUE(****)
1104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
1105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *               in voltage and temperature.
1107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
1108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *                have wrong result.
1111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     (***) LSE_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
1112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *               32768 Hz).
1113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note     (****) LSI_VALUE is a constant defined in stm32g0xx_hal_conf.h file (default value
1114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *               32000 Hz).
1115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         value for HSE crystal.
1118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval SYSCLK frequency
1127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 1979              		.loc 2 1129 1
 1980              		.cfi_startproc
 1981              		@ args = 0, pretend = 0, frame = 24
 1982              		@ frame_needed = 1, uses_anonymous_args = 0
 1983 0000 80B5     		push	{r7, lr}
 1984              	.LCFI14:
 1985              		.cfi_def_cfa_offset 8
 1986              		.cfi_offset 7, -8
 1987              		.cfi_offset 14, -4
 1988 0002 86B0     		sub	sp, sp, #24
 1989              	.LCFI15:
 1990              		.cfi_def_cfa_offset 32
 1991 0004 00AF     		add	r7, sp, #0
 1992              	.LCFI16:
 1993              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 88


1130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
1131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t sysclockfreq;
1132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 1994              		.loc 2 1133 7
 1995 0006 3C4B     		ldr	r3, .L131
 1996 0008 9B68     		ldr	r3, [r3, #8]
 1997 000a 3822     		movs	r2, #56
 1998 000c 1340     		ands	r3, r2
 1999              		.loc 2 1133 6
 2000 000e 0FD1     		bne	.L122
1134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* HSISYS can be derived for HSI16 */
1136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 2001              		.loc 2 1136 24
 2002 0010 394B     		ldr	r3, .L131
 2003 0012 1B68     		ldr	r3, [r3]
 2004              		.loc 2 1136 58
 2005 0014 DB0A     		lsrs	r3, r3, #11
 2006 0016 0722     		movs	r2, #7
 2007 0018 1340     		ands	r3, r2
 2008              		.loc 2 1136 12
 2009 001a 0122     		movs	r2, #1
 2010 001c 9A40     		lsls	r2, r2, r3
 2011 001e 1300     		movs	r3, r2
 2012 0020 3B60     		str	r3, [r7]
1137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* HSI used as system clock source */
1139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     sysclockfreq = (HSI_VALUE / hsidiv);
 2013              		.loc 2 1139 18
 2014 0022 3968     		ldr	r1, [r7]
 2015 0024 3548     		ldr	r0, .L131+4
 2016 0026 FFF7FEFF 		bl	__aeabi_uidiv
 2017 002a 0300     		movs	r3, r0
 2018 002c 3B61     		str	r3, [r7, #16]
 2019 002e 5DE0     		b	.L123
 2020              	.L122:
1140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 2021              		.loc 2 1141 12
 2022 0030 314B     		ldr	r3, .L131
 2023 0032 9B68     		ldr	r3, [r3, #8]
 2024 0034 3822     		movs	r2, #56
 2025 0036 1340     		ands	r3, r2
 2026              		.loc 2 1141 11
 2027 0038 082B     		cmp	r3, #8
 2028 003a 02D1     		bne	.L124
1142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* HSE used as system clock source */
1144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
 2029              		.loc 2 1144 18
 2030 003c 304B     		ldr	r3, .L131+8
 2031 003e 3B61     		str	r3, [r7, #16]
 2032 0040 54E0     		b	.L123
 2033              	.L124:
1145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 89


 2034              		.loc 2 1146 12
 2035 0042 2D4B     		ldr	r3, .L131
 2036 0044 9B68     		ldr	r3, [r3, #8]
 2037 0046 3822     		movs	r2, #56
 2038 0048 1340     		ands	r3, r2
 2039              		.loc 2 1146 11
 2040 004a 102B     		cmp	r3, #16
 2041 004c 38D1     		bne	.L125
1147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* PLL used as system clock  source */
1149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
1151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     */
1153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2042              		.loc 2 1153 21
 2043 004e 2A4B     		ldr	r3, .L131
 2044 0050 DB68     		ldr	r3, [r3, #12]
 2045              		.loc 2 1153 15
 2046 0052 0322     		movs	r2, #3
 2047 0054 1340     		ands	r3, r2
 2048 0056 FB60     		str	r3, [r7, #12]
1154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 2049              		.loc 2 1154 17
 2050 0058 274B     		ldr	r3, .L131
 2051 005a DB68     		ldr	r3, [r3, #12]
 2052              		.loc 2 1154 47
 2053 005c 1B09     		lsrs	r3, r3, #4
 2054 005e 0722     		movs	r2, #7
 2055 0060 1340     		ands	r3, r2
 2056              		.loc 2 1154 10
 2057 0062 0133     		adds	r3, r3, #1
 2058 0064 BB60     		str	r3, [r7, #8]
1155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     switch (pllsource)
 2059              		.loc 2 1156 5
 2060 0066 FB68     		ldr	r3, [r7, #12]
 2061 0068 032B     		cmp	r3, #3
 2062 006a 0DD1     		bne	.L126
1157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     {
1158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 2063              		.loc 2 1159 29
 2064 006c B968     		ldr	r1, [r7, #8]
 2065 006e 2448     		ldr	r0, .L131+8
 2066 0070 FFF7FEFF 		bl	__aeabi_uidiv
 2067 0074 0300     		movs	r3, r0
 2068 0076 1900     		movs	r1, r3
 2069              		.loc 2 1159 44
 2070 0078 1F4B     		ldr	r3, .L131
 2071 007a DB68     		ldr	r3, [r3, #12]
 2072              		.loc 2 1159 74
 2073 007c 1B0A     		lsrs	r3, r3, #8
 2074 007e 7F22     		movs	r2, #127
 2075 0080 1340     		ands	r3, r2
 2076              		.loc 2 1159 16
 2077 0082 4B43     		muls	r3, r1
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 90


 2078 0084 7B61     		str	r3, [r7, #20]
1160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         break;
 2079              		.loc 2 1160 9
 2080 0086 0DE0     		b	.L127
 2081              	.L126:
1161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
1163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****       default:                 /* HSI16 used as PLL clock source */
1164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 2082              		.loc 2 1164 29
 2083 0088 B968     		ldr	r1, [r7, #8]
 2084 008a 1C48     		ldr	r0, .L131+4
 2085 008c FFF7FEFF 		bl	__aeabi_uidiv
 2086 0090 0300     		movs	r3, r0
 2087 0092 1900     		movs	r1, r3
 2088              		.loc 2 1164 44
 2089 0094 184B     		ldr	r3, .L131
 2090 0096 DB68     		ldr	r3, [r3, #12]
 2091              		.loc 2 1164 74
 2092 0098 1B0A     		lsrs	r3, r3, #8
 2093 009a 7F22     		movs	r2, #127
 2094 009c 1340     		ands	r3, r2
 2095              		.loc 2 1164 16
 2096 009e 4B43     		muls	r3, r1
 2097 00a0 7B61     		str	r3, [r7, #20]
1165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****         break;
 2098              		.loc 2 1165 9
 2099 00a2 C046     		nop
 2100              	.L127:
1166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     }
1167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 2101              		.loc 2 1167 18
 2102 00a4 144B     		ldr	r3, .L131
 2103 00a6 DB68     		ldr	r3, [r3, #12]
 2104              		.loc 2 1167 48
 2105 00a8 5B0F     		lsrs	r3, r3, #29
 2106 00aa 0722     		movs	r2, #7
 2107 00ac 1340     		ands	r3, r2
 2108              		.loc 2 1167 10
 2109 00ae 0133     		adds	r3, r3, #1
 2110 00b0 7B60     		str	r3, [r7, #4]
1168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     sysclockfreq = pllvco / pllr;
 2111              		.loc 2 1168 18
 2112 00b2 7968     		ldr	r1, [r7, #4]
 2113 00b4 7869     		ldr	r0, [r7, #20]
 2114 00b6 FFF7FEFF 		bl	__aeabi_uidiv
 2115 00ba 0300     		movs	r3, r0
 2116 00bc 3B61     		str	r3, [r7, #16]
 2117 00be 15E0     		b	.L123
 2118              	.L125:
1169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 2119              		.loc 2 1170 12
 2120 00c0 0D4B     		ldr	r3, .L131
 2121 00c2 9B68     		ldr	r3, [r3, #8]
 2122 00c4 3822     		movs	r2, #56
 2123 00c6 1340     		ands	r3, r2
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 91


 2124              		.loc 2 1170 11
 2125 00c8 202B     		cmp	r3, #32
 2126 00ca 03D1     		bne	.L128
1171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* LSE used as system clock source */
1173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     sysclockfreq = LSE_VALUE;
 2127              		.loc 2 1173 18
 2128 00cc 8023     		movs	r3, #128
 2129 00ce 1B02     		lsls	r3, r3, #8
 2130 00d0 3B61     		str	r3, [r7, #16]
 2131 00d2 0BE0     		b	.L123
 2132              	.L128:
1174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 2133              		.loc 2 1175 12
 2134 00d4 084B     		ldr	r3, .L131
 2135 00d6 9B68     		ldr	r3, [r3, #8]
 2136 00d8 3822     		movs	r2, #56
 2137 00da 1340     		ands	r3, r2
 2138              		.loc 2 1175 11
 2139 00dc 182B     		cmp	r3, #24
 2140 00de 03D1     		bne	.L129
1176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* LSI used as system clock source */
1178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     sysclockfreq = LSI_VALUE;
 2141              		.loc 2 1178 18
 2142 00e0 FA23     		movs	r3, #250
 2143 00e2 DB01     		lsls	r3, r3, #7
 2144 00e4 3B61     		str	r3, [r7, #16]
 2145 00e6 01E0     		b	.L123
 2146              	.L129:
1179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     sysclockfreq = 0U;
 2147              		.loc 2 1182 18
 2148 00e8 0023     		movs	r3, #0
 2149 00ea 3B61     		str	r3, [r7, #16]
 2150              	.L123:
1183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   return sysclockfreq;
 2151              		.loc 2 1185 10
 2152 00ec 3B69     		ldr	r3, [r7, #16]
1186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2153              		.loc 2 1186 1
 2154 00ee 1800     		movs	r0, r3
 2155 00f0 BD46     		mov	sp, r7
 2156 00f2 06B0     		add	sp, sp, #24
 2157              		@ sp needed
 2158 00f4 80BD     		pop	{r7, pc}
 2159              	.L132:
 2160 00f6 C046     		.align	2
 2161              	.L131:
 2162 00f8 00100240 		.word	1073876992
 2163 00fc 0024F400 		.word	16000000
 2164 0100 00127A00 		.word	8000000
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 92


 2165              		.cfi_endproc
 2166              	.LFE367:
 2168              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2169              		.align	1
 2170              		.global	HAL_RCC_GetHCLKFreq
 2171              		.syntax unified
 2172              		.code	16
 2173              		.thumb_func
 2175              	HAL_RCC_GetHCLKFreq:
 2176              	.LFB368:
1187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *
1193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2177              		.loc 2 1197 1
 2178              		.cfi_startproc
 2179              		@ args = 0, pretend = 0, frame = 0
 2180              		@ frame_needed = 1, uses_anonymous_args = 0
 2181 0000 80B5     		push	{r7, lr}
 2182              	.LCFI17:
 2183              		.cfi_def_cfa_offset 8
 2184              		.cfi_offset 7, -8
 2185              		.cfi_offset 14, -4
 2186 0002 00AF     		add	r7, sp, #0
 2187              	.LCFI18:
 2188              		.cfi_def_cfa_register 7
1198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   return SystemCoreClock;
 2189              		.loc 2 1198 10
 2190 0004 024B     		ldr	r3, .L135
 2191 0006 1B68     		ldr	r3, [r3]
1199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2192              		.loc 2 1199 1
 2193 0008 1800     		movs	r0, r3
 2194 000a BD46     		mov	sp, r7
 2195              		@ sp needed
 2196 000c 80BD     		pop	{r7, pc}
 2197              	.L136:
 2198 000e C046     		.align	2
 2199              	.L135:
 2200 0010 00000000 		.word	SystemCoreClock
 2201              		.cfi_endproc
 2202              	.LFE368:
 2204              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2205              		.align	1
 2206              		.global	HAL_RCC_GetPCLK1Freq
 2207              		.syntax unified
 2208              		.code	16
 2209              		.thumb_func
 2211              	HAL_RCC_GetPCLK1Freq:
 2212              	.LFB369:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 93


1200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2213              		.loc 2 1208 1
 2214              		.cfi_startproc
 2215              		@ args = 0, pretend = 0, frame = 0
 2216              		@ frame_needed = 1, uses_anonymous_args = 0
 2217 0000 B0B5     		push	{r4, r5, r7, lr}
 2218              	.LCFI19:
 2219              		.cfi_def_cfa_offset 16
 2220              		.cfi_offset 4, -16
 2221              		.cfi_offset 5, -12
 2222              		.cfi_offset 7, -8
 2223              		.cfi_offset 14, -4
 2224 0002 00AF     		add	r7, sp, #0
 2225              	.LCFI20:
 2226              		.cfi_def_cfa_register 7
1209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 2227              		.loc 2 1210 22
 2228 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2229 0008 0400     		movs	r4, r0
 2230 000a FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 2231 000e 0300     		movs	r3, r0
 2232 0010 1A0B     		lsrs	r2, r3, #12
 2233 0012 054B     		ldr	r3, .L139
 2234 0014 9200     		lsls	r2, r2, #2
 2235 0016 D358     		ldr	r3, [r2, r3]
 2236 0018 1F22     		movs	r2, #31
 2237 001a 1340     		ands	r3, r2
 2238              		.loc 2 1210 11
 2239 001c DC40     		lsrs	r4, r4, r3
 2240 001e 2300     		movs	r3, r4
1211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2241              		.loc 2 1211 1
 2242 0020 1800     		movs	r0, r3
 2243 0022 BD46     		mov	sp, r7
 2244              		@ sp needed
 2245 0024 B0BD     		pop	{r4, r5, r7, pc}
 2246              	.L140:
 2247 0026 C046     		.align	2
 2248              	.L139:
 2249 0028 00000000 		.word	APBPrescTable
 2250              		.cfi_endproc
 2251              	.LFE369:
 2253              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2254              		.align	1
 2255              		.global	HAL_RCC_GetOscConfig
 2256              		.syntax unified
 2257              		.code	16
 2258              		.thumb_func
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 94


 2260              	HAL_RCC_GetOscConfig:
 2261              	.LFB370:
1212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
1215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         RCC configuration registers.
1216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         will be configured.
1218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
1219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2262              		.loc 2 1221 1
 2263              		.cfi_startproc
 2264              		@ args = 0, pretend = 0, frame = 8
 2265              		@ frame_needed = 1, uses_anonymous_args = 0
 2266 0000 80B5     		push	{r7, lr}
 2267              	.LCFI21:
 2268              		.cfi_def_cfa_offset 8
 2269              		.cfi_offset 7, -8
 2270              		.cfi_offset 14, -4
 2271 0002 82B0     		sub	sp, sp, #8
 2272              	.LCFI22:
 2273              		.cfi_def_cfa_offset 16
 2274 0004 00AF     		add	r7, sp, #0
 2275              	.LCFI23:
 2276              		.cfi_def_cfa_register 7
 2277 0006 7860     		str	r0, [r7, #4]
1222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check the parameters */
1223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | \
 2278              		.loc 2 1227 37
 2279 0008 7B68     		ldr	r3, [r7, #4]
 2280 000a 2F22     		movs	r2, #47
 2281 000c 1A60     		str	r2, [r3]
1228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
1229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #else
1230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | \
1231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2282              		.loc 2 1235 11
 2283 000e 574B     		ldr	r3, .L156
 2284 0010 1A68     		ldr	r2, [r3]
 2285              		.loc 2 1235 16
 2286 0012 8023     		movs	r3, #128
 2287 0014 DB02     		lsls	r3, r3, #11
 2288 0016 1A40     		ands	r2, r3
 2289              		.loc 2 1235 6
 2290 0018 8023     		movs	r3, #128
 2291 001a DB02     		lsls	r3, r3, #11
 2292 001c 9A42     		cmp	r2, r3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 95


 2293 001e 04D1     		bne	.L142
1236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2294              		.loc 2 1237 33
 2295 0020 7B68     		ldr	r3, [r7, #4]
 2296 0022 A022     		movs	r2, #160
 2297 0024 D202     		lsls	r2, r2, #11
 2298 0026 5A60     		str	r2, [r3, #4]
 2299 0028 10E0     		b	.L143
 2300              	.L142:
1238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 2301              		.loc 2 1239 16
 2302 002a 504B     		ldr	r3, .L156
 2303 002c 1A68     		ldr	r2, [r3]
 2304              		.loc 2 1239 21
 2305 002e 8023     		movs	r3, #128
 2306 0030 5B02     		lsls	r3, r3, #9
 2307 0032 1A40     		ands	r2, r3
 2308              		.loc 2 1239 11
 2309 0034 8023     		movs	r3, #128
 2310 0036 5B02     		lsls	r3, r3, #9
 2311 0038 9A42     		cmp	r2, r3
 2312 003a 04D1     		bne	.L144
1240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2313              		.loc 2 1241 33
 2314 003c 7B68     		ldr	r3, [r7, #4]
 2315 003e 8022     		movs	r2, #128
 2316 0040 5202     		lsls	r2, r2, #9
 2317 0042 5A60     		str	r2, [r3, #4]
 2318 0044 02E0     		b	.L143
 2319              	.L144:
1242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2320              		.loc 2 1245 33
 2321 0046 7B68     		ldr	r3, [r7, #4]
 2322 0048 0022     		movs	r2, #0
 2323 004a 5A60     		str	r2, [r3, #4]
 2324              	.L143:
1246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 2325              		.loc 2 1249 11
 2326 004c 474B     		ldr	r3, .L156
 2327 004e 1A68     		ldr	r2, [r3]
 2328              		.loc 2 1249 16
 2329 0050 8023     		movs	r3, #128
 2330 0052 5B00     		lsls	r3, r3, #1
 2331 0054 1A40     		ands	r2, r3
 2332              		.loc 2 1249 6
 2333 0056 8023     		movs	r3, #128
 2334 0058 5B00     		lsls	r3, r3, #1
 2335 005a 9A42     		cmp	r2, r3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 96


 2336 005c 04D1     		bne	.L145
1250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2337              		.loc 2 1251 33
 2338 005e 7B68     		ldr	r3, [r7, #4]
 2339 0060 8022     		movs	r2, #128
 2340 0062 5200     		lsls	r2, r2, #1
 2341 0064 DA60     		str	r2, [r3, #12]
 2342 0066 02E0     		b	.L146
 2343              	.L145:
1252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2344              		.loc 2 1255 33
 2345 0068 7B68     		ldr	r3, [r7, #4]
 2346 006a 0022     		movs	r2, #0
 2347 006c DA60     		str	r2, [r3, #12]
 2348              	.L146:
1256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = ((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_P
 2349              		.loc 2 1257 49
 2350 006e 3F4B     		ldr	r3, .L156
 2351 0070 5B68     		ldr	r3, [r3, #4]
 2352              		.loc 2 1257 78
 2353 0072 1B0A     		lsrs	r3, r3, #8
 2354 0074 7F22     		movs	r2, #127
 2355 0076 1A40     		ands	r2, r3
 2356              		.loc 2 1257 42
 2357 0078 7B68     		ldr	r3, [r7, #4]
 2358 007a 5A61     		str	r2, [r3, #20]
1258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->HSIDiv = (RCC->CR & RCC_CR_HSIDIV);
 2359              		.loc 2 1258 35
 2360 007c 3B4B     		ldr	r3, .L156
 2361 007e 1A68     		ldr	r2, [r3]
 2362              		.loc 2 1258 40
 2363 0080 E023     		movs	r3, #224
 2364 0082 9B01     		lsls	r3, r3, #6
 2365 0084 1A40     		ands	r2, r3
 2366              		.loc 2 1258 29
 2367 0086 7B68     		ldr	r3, [r7, #4]
 2368 0088 1A61     		str	r2, [r3, #16]
1259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2369              		.loc 2 1261 11
 2370 008a 384B     		ldr	r3, .L156
 2371 008c DB6D     		ldr	r3, [r3, #92]
 2372              		.loc 2 1261 18
 2373 008e 0422     		movs	r2, #4
 2374 0090 1340     		ands	r3, r2
 2375              		.loc 2 1261 6
 2376 0092 042B     		cmp	r3, #4
 2377 0094 03D1     		bne	.L147
1262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2378              		.loc 2 1263 33
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 97


 2379 0096 7B68     		ldr	r3, [r7, #4]
 2380 0098 0522     		movs	r2, #5
 2381 009a 9A60     		str	r2, [r3, #8]
 2382 009c 0CE0     		b	.L148
 2383              	.L147:
1264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 2384              		.loc 2 1265 16
 2385 009e 334B     		ldr	r3, .L156
 2386 00a0 DB6D     		ldr	r3, [r3, #92]
 2387              		.loc 2 1265 23
 2388 00a2 0122     		movs	r2, #1
 2389 00a4 1340     		ands	r3, r2
 2390              		.loc 2 1265 11
 2391 00a6 012B     		cmp	r3, #1
 2392 00a8 03D1     		bne	.L149
1266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2393              		.loc 2 1267 33
 2394 00aa 7B68     		ldr	r3, [r7, #4]
 2395 00ac 0122     		movs	r2, #1
 2396 00ae 9A60     		str	r2, [r3, #8]
 2397 00b0 02E0     		b	.L148
 2398              	.L149:
1268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2399              		.loc 2 1271 33
 2400 00b2 7B68     		ldr	r3, [r7, #4]
 2401 00b4 0022     		movs	r2, #0
 2402 00b6 9A60     		str	r2, [r3, #8]
 2403              	.L148:
1272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 2404              		.loc 2 1275 11
 2405 00b8 2C4B     		ldr	r3, .L156
 2406 00ba 1B6E     		ldr	r3, [r3, #96]
 2407              		.loc 2 1275 17
 2408 00bc 0122     		movs	r2, #1
 2409 00be 1340     		ands	r3, r2
 2410              		.loc 2 1275 6
 2411 00c0 012B     		cmp	r3, #1
 2412 00c2 03D1     		bne	.L150
1276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2413              		.loc 2 1277 33
 2414 00c4 7B68     		ldr	r3, [r7, #4]
 2415 00c6 0122     		movs	r2, #1
 2416 00c8 9A61     		str	r2, [r3, #24]
 2417 00ca 02E0     		b	.L151
 2418              	.L150:
1278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 98


1281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2419              		.loc 2 1281 33
 2420 00cc 7B68     		ldr	r3, [r7, #4]
 2421 00ce 0022     		movs	r2, #0
 2422 00d0 9A61     		str	r2, [r3, #24]
 2423              	.L151:
1282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if (READ_BIT(RCC->CR, RCC_CR_HSI48ON) == RCC_CR_HSI48ON)
 2424              		.loc 2 1286 7
 2425 00d2 264B     		ldr	r3, .L156
 2426 00d4 1A68     		ldr	r2, [r3]
 2427 00d6 8023     		movs	r3, #128
 2428 00d8 DB03     		lsls	r3, r3, #15
 2429 00da 1A40     		ands	r2, r3
 2430              		.loc 2 1286 6
 2431 00dc 8023     		movs	r3, #128
 2432 00de DB03     		lsls	r3, r3, #15
 2433 00e0 9A42     		cmp	r2, r3
 2434 00e2 04D1     		bne	.L152
1287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
 2435              		.loc 2 1288 35
 2436 00e4 7B68     		ldr	r3, [r7, #4]
 2437 00e6 8022     		movs	r2, #128
 2438 00e8 D203     		lsls	r2, r2, #15
 2439 00ea DA61     		str	r2, [r3, #28]
 2440 00ec 02E0     		b	.L153
 2441              	.L152:
1289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 2442              		.loc 2 1292 35
 2443 00ee 7B68     		ldr	r3, [r7, #4]
 2444 00f0 0022     		movs	r2, #0
 2445 00f2 DA61     		str	r2, [r3, #28]
 2446              	.L153:
1293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 2447              		.loc 2 1297 11
 2448 00f4 1D4B     		ldr	r3, .L156
 2449 00f6 1A68     		ldr	r2, [r3]
 2450              		.loc 2 1297 16
 2451 00f8 8023     		movs	r3, #128
 2452 00fa 5B04     		lsls	r3, r3, #17
 2453 00fc 1A40     		ands	r2, r3
 2454              		.loc 2 1297 6
 2455 00fe 8023     		movs	r3, #128
 2456 0100 5B04     		lsls	r3, r3, #17
 2457 0102 9A42     		cmp	r2, r3
 2458 0104 03D1     		bne	.L154
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 99


1298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2459              		.loc 2 1299 37
 2460 0106 7B68     		ldr	r3, [r7, #4]
 2461 0108 0222     		movs	r2, #2
 2462 010a 1A62     		str	r2, [r3, #32]
 2463 010c 02E0     		b	.L155
 2464              	.L154:
1300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   else
1302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2465              		.loc 2 1303 37
 2466 010e 7B68     		ldr	r3, [r7, #4]
 2467 0110 0122     		movs	r2, #1
 2468 0112 1A62     		str	r2, [r3, #32]
 2469              	.L155:
1304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2470              		.loc 2 1305 42
 2471 0114 154B     		ldr	r3, .L156
 2472 0116 DB68     		ldr	r3, [r3, #12]
 2473              		.loc 2 1305 52
 2474 0118 0322     		movs	r2, #3
 2475 011a 1A40     		ands	r2, r3
 2476              		.loc 2 1305 36
 2477 011c 7B68     		ldr	r3, [r7, #4]
 2478 011e 5A62     		str	r2, [r3, #36]
1306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2479              		.loc 2 1306 37
 2480 0120 124B     		ldr	r3, .L156
 2481 0122 DB68     		ldr	r3, [r3, #12]
 2482              		.loc 2 1306 47
 2483 0124 7022     		movs	r2, #112
 2484 0126 1A40     		ands	r2, r3
 2485              		.loc 2 1306 31
 2486 0128 7B68     		ldr	r3, [r7, #4]
 2487 012a 9A62     		str	r2, [r3, #40]
1307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 2488              		.loc 2 1307 38
 2489 012c 0F4B     		ldr	r3, .L156
 2490 012e DB68     		ldr	r3, [r3, #12]
 2491              		.loc 2 1307 68
 2492 0130 1B0A     		lsrs	r3, r3, #8
 2493 0132 7F22     		movs	r2, #127
 2494 0134 1A40     		ands	r2, r3
 2495              		.loc 2 1307 31
 2496 0136 7B68     		ldr	r3, [r7, #4]
 2497 0138 DA62     		str	r2, [r3, #44]
1308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (RCC->PLLCFGR & RCC_PLLCFGR_PLLP);
 2498              		.loc 2 1308 37
 2499 013a 0C4B     		ldr	r3, .L156
 2500 013c DA68     		ldr	r2, [r3, #12]
 2501              		.loc 2 1308 47
 2502 013e F823     		movs	r3, #248
 2503 0140 9B03     		lsls	r3, r3, #14
 2504 0142 1A40     		ands	r2, r3
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 100


 2505              		.loc 2 1308 31
 2506 0144 7B68     		ldr	r3, [r7, #4]
 2507 0146 1A63     		str	r2, [r3, #48]
1309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #if defined(RCC_PLLQ_SUPPORT)
1310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (RCC->PLLCFGR & RCC_PLLCFGR_PLLQ);
 2508              		.loc 2 1310 37
 2509 0148 084B     		ldr	r3, .L156
 2510 014a DA68     		ldr	r2, [r3, #12]
 2511              		.loc 2 1310 47
 2512 014c E023     		movs	r3, #224
 2513 014e 1B05     		lsls	r3, r3, #20
 2514 0150 1A40     		ands	r2, r3
 2515              		.loc 2 1310 31
 2516 0152 7B68     		ldr	r3, [r7, #4]
 2517 0154 5A63     		str	r2, [r3, #52]
1311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** #endif /* RCC_PLLQ_SUPPORT */
1312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR);
 2518              		.loc 2 1312 37
 2519 0156 054B     		ldr	r3, .L156
 2520 0158 DB68     		ldr	r3, [r3, #12]
 2521              		.loc 2 1312 47
 2522 015a 5B0F     		lsrs	r3, r3, #29
 2523 015c 5A07     		lsls	r2, r3, #29
 2524              		.loc 2 1312 31
 2525 015e 7B68     		ldr	r3, [r7, #4]
 2526 0160 9A63     		str	r2, [r3, #56]
1313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2527              		.loc 2 1313 1
 2528 0162 C046     		nop
 2529 0164 BD46     		mov	sp, r7
 2530 0166 02B0     		add	sp, sp, #8
 2531              		@ sp needed
 2532 0168 80BD     		pop	{r7, pc}
 2533              	.L157:
 2534 016a C046     		.align	2
 2535              	.L156:
 2536 016c 00100240 		.word	1073876992
 2537              		.cfi_endproc
 2538              	.LFE370:
 2540              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2541              		.align	1
 2542              		.global	HAL_RCC_GetClockConfig
 2543              		.syntax unified
 2544              		.code	16
 2545              		.thumb_func
 2547              	HAL_RCC_GetClockConfig:
 2548              	.LFB371:
1314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         RCC configuration registers.
1318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct Pointer to a @ref RCC_ClkInitTypeDef structure that
1319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *                           will be configured.
1320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @param  pFLatency         Pointer on the Flash Latency.
1321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
1322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 101


1324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2549              		.loc 2 1324 1
 2550              		.cfi_startproc
 2551              		@ args = 0, pretend = 0, frame = 8
 2552              		@ frame_needed = 1, uses_anonymous_args = 0
 2553 0000 80B5     		push	{r7, lr}
 2554              	.LCFI24:
 2555              		.cfi_def_cfa_offset 8
 2556              		.cfi_offset 7, -8
 2557              		.cfi_offset 14, -4
 2558 0002 82B0     		sub	sp, sp, #8
 2559              	.LCFI25:
 2560              		.cfi_def_cfa_offset 16
 2561 0004 00AF     		add	r7, sp, #0
 2562              	.LCFI26:
 2563              		.cfi_def_cfa_register 7
 2564 0006 7860     		str	r0, [r7, #4]
 2565 0008 3960     		str	r1, [r7]
1325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check the parameters */
1326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void *)NULL);
1327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 2566              		.loc 2 1330 32
 2567 000a 7B68     		ldr	r3, [r7, #4]
 2568 000c 0722     		movs	r2, #7
 2569 000e 1A60     		str	r2, [r3]
1331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2570              		.loc 2 1333 51
 2571 0010 0E4B     		ldr	r3, .L159
 2572 0012 9B68     		ldr	r3, [r3, #8]
 2573              		.loc 2 1333 37
 2574 0014 0722     		movs	r2, #7
 2575 0016 1A40     		ands	r2, r3
 2576              		.loc 2 1333 35
 2577 0018 7B68     		ldr	r3, [r7, #4]
 2578 001a 5A60     		str	r2, [r3, #4]
1334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2579              		.loc 2 1336 52
 2580 001c 0B4B     		ldr	r3, .L159
 2581 001e 9A68     		ldr	r2, [r3, #8]
 2582              		.loc 2 1336 38
 2583 0020 F023     		movs	r3, #240
 2584 0022 1B01     		lsls	r3, r3, #4
 2585 0024 1A40     		ands	r2, r3
 2586              		.loc 2 1336 36
 2587 0026 7B68     		ldr	r3, [r7, #4]
 2588 0028 9A60     		str	r2, [r3, #8]
1337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1338:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1339:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 2589              		.loc 2 1339 53
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 102


 2590 002a 084B     		ldr	r3, .L159
 2591 002c 9A68     		ldr	r2, [r3, #8]
 2592              		.loc 2 1339 39
 2593 002e E023     		movs	r3, #224
 2594 0030 DB01     		lsls	r3, r3, #7
 2595 0032 1A40     		ands	r2, r3
 2596              		.loc 2 1339 37
 2597 0034 7B68     		ldr	r3, [r7, #4]
 2598 0036 DA60     		str	r2, [r3, #12]
1340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1341:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1342:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2599              		.loc 2 1343 32
 2600 0038 054B     		ldr	r3, .L159+4
 2601 003a 1B68     		ldr	r3, [r3]
 2602              		.loc 2 1343 16
 2603 003c 0722     		movs	r2, #7
 2604 003e 1A40     		ands	r2, r3
 2605              		.loc 2 1343 14
 2606 0040 3B68     		ldr	r3, [r7]
 2607 0042 1A60     		str	r2, [r3]
1344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2608              		.loc 2 1344 1
 2609 0044 C046     		nop
 2610 0046 BD46     		mov	sp, r7
 2611 0048 02B0     		add	sp, sp, #8
 2612              		@ sp needed
 2613 004a 80BD     		pop	{r7, pc}
 2614              	.L160:
 2615              		.align	2
 2616              	.L159:
 2617 004c 00100240 		.word	1073876992
 2618 0050 00200240 		.word	1073881088
 2619              		.cfi_endproc
 2620              	.LFE371:
 2622              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2623              		.align	1
 2624              		.global	HAL_RCC_EnableCSS
 2625              		.syntax unified
 2626              		.code	16
 2627              		.thumb_func
 2629              	HAL_RCC_EnableCSS:
 2630              	.LFB372:
1345:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1346:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1348:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1350:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1351:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
1353:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
1355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1356:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 103


 2631              		.loc 2 1357 1
 2632              		.cfi_startproc
 2633              		@ args = 0, pretend = 0, frame = 0
 2634              		@ frame_needed = 1, uses_anonymous_args = 0
 2635 0000 80B5     		push	{r7, lr}
 2636              	.LCFI27:
 2637              		.cfi_def_cfa_offset 8
 2638              		.cfi_offset 7, -8
 2639              		.cfi_offset 14, -4
 2640 0002 00AF     		add	r7, sp, #0
 2641              	.LCFI28:
 2642              		.cfi_def_cfa_register 7
1358:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 2643              		.loc 2 1358 3
 2644 0004 044B     		ldr	r3, .L162
 2645 0006 1A68     		ldr	r2, [r3]
 2646 0008 034B     		ldr	r3, .L162
 2647 000a 8021     		movs	r1, #128
 2648 000c 0903     		lsls	r1, r1, #12
 2649 000e 0A43     		orrs	r2, r1
 2650 0010 1A60     		str	r2, [r3]
1359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2651              		.loc 2 1359 1
 2652 0012 C046     		nop
 2653 0014 BD46     		mov	sp, r7
 2654              		@ sp needed
 2655 0016 80BD     		pop	{r7, pc}
 2656              	.L163:
 2657              		.align	2
 2658              	.L162:
 2659 0018 00100240 		.word	1073876992
 2660              		.cfi_endproc
 2661              	.LFE372:
 2663              		.section	.text.HAL_RCC_EnableLSECSS,"ax",%progbits
 2664              		.align	1
 2665              		.global	HAL_RCC_EnableLSECSS
 2666              		.syntax unified
 2667              		.code	16
 2668              		.thumb_func
 2670              	HAL_RCC_EnableLSECSS:
 2671              	.LFB373:
1360:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1362:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Enable the LSE Clock Security System.
1363:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   If a failure is detected on the LSE oscillator clock, this oscillator
1364:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1365:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1366:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1367:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
1368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The LSE Clock Security System Detection bit (LSECSSD in BDCR) can only be
1369:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         cleared by a backup domain reset.
1370:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
1371:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** void HAL_RCC_EnableLSECSS(void)
1373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2672              		.loc 2 1373 1
 2673              		.cfi_startproc
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 104


 2674              		@ args = 0, pretend = 0, frame = 0
 2675              		@ frame_needed = 1, uses_anonymous_args = 0
 2676 0000 80B5     		push	{r7, lr}
 2677              	.LCFI29:
 2678              		.cfi_def_cfa_offset 8
 2679              		.cfi_offset 7, -8
 2680              		.cfi_offset 14, -4
 2681 0002 00AF     		add	r7, sp, #0
 2682              	.LCFI30:
 2683              		.cfi_def_cfa_register 7
1374:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 2684              		.loc 2 1374 3
 2685 0004 044B     		ldr	r3, .L165
 2686 0006 DA6D     		ldr	r2, [r3, #92]
 2687 0008 034B     		ldr	r3, .L165
 2688 000a 2021     		movs	r1, #32
 2689 000c 0A43     		orrs	r2, r1
 2690 000e DA65     		str	r2, [r3, #92]
1375:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2691              		.loc 2 1375 1
 2692 0010 C046     		nop
 2693 0012 BD46     		mov	sp, r7
 2694              		@ sp needed
 2695 0014 80BD     		pop	{r7, pc}
 2696              	.L166:
 2697 0016 C046     		.align	2
 2698              	.L165:
 2699 0018 00100240 		.word	1073876992
 2700              		.cfi_endproc
 2701              	.LFE373:
 2703              		.section	.text.HAL_RCC_DisableLSECSS,"ax",%progbits
 2704              		.align	1
 2705              		.global	HAL_RCC_DisableLSECSS
 2706              		.syntax unified
 2707              		.code	16
 2708              		.thumb_func
 2710              	HAL_RCC_DisableLSECSS:
 2711              	.LFB374:
1376:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Disable the LSE Clock Security System.
1379:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   After LSE failure detection, the software must disable LSECSSON
1380:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset otherwise.
1381:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
1382:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1383:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** void HAL_RCC_DisableLSECSS(void)
1384:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2712              		.loc 2 1384 1
 2713              		.cfi_startproc
 2714              		@ args = 0, pretend = 0, frame = 0
 2715              		@ frame_needed = 1, uses_anonymous_args = 0
 2716 0000 80B5     		push	{r7, lr}
 2717              	.LCFI31:
 2718              		.cfi_def_cfa_offset 8
 2719              		.cfi_offset 7, -8
 2720              		.cfi_offset 14, -4
 2721 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 105


 2722              	.LCFI32:
 2723              		.cfi_def_cfa_register 7
1385:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 2724              		.loc 2 1385 3
 2725 0004 044B     		ldr	r3, .L168
 2726 0006 DA6D     		ldr	r2, [r3, #92]
 2727 0008 034B     		ldr	r3, .L168
 2728 000a 2021     		movs	r1, #32
 2729 000c 8A43     		bics	r2, r1
 2730 000e DA65     		str	r2, [r3, #92]
1386:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2731              		.loc 2 1386 1
 2732 0010 C046     		nop
 2733 0012 BD46     		mov	sp, r7
 2734              		@ sp needed
 2735 0014 80BD     		pop	{r7, pc}
 2736              	.L169:
 2737 0016 C046     		.align	2
 2738              	.L168:
 2739 0018 00100240 		.word	1073876992
 2740              		.cfi_endproc
 2741              	.LFE374:
 2743              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2744              		.align	1
 2745              		.global	HAL_RCC_NMI_IRQHandler
 2746              		.syntax unified
 2747              		.code	16
 2748              		.thumb_func
 2750              	HAL_RCC_NMI_IRQHandler:
 2751              	.LFB375:
1387:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1388:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief Handle the RCC Clock Security System interrupt request.
1390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note  This API should be called under the NMI_Handler().
1391:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval None
1392:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1394:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2752              		.loc 2 1394 1
 2753              		.cfi_startproc
 2754              		@ args = 0, pretend = 0, frame = 8
 2755              		@ frame_needed = 1, uses_anonymous_args = 0
 2756 0000 80B5     		push	{r7, lr}
 2757              	.LCFI33:
 2758              		.cfi_def_cfa_offset 8
 2759              		.cfi_offset 7, -8
 2760              		.cfi_offset 14, -4
 2761 0002 82B0     		sub	sp, sp, #8
 2762              	.LCFI34:
 2763              		.cfi_def_cfa_offset 16
 2764 0004 00AF     		add	r7, sp, #0
 2765              	.LCFI35:
 2766              		.cfi_def_cfa_register 7
1395:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t itflag = RCC->CIFR;
 2767              		.loc 2 1395 24
 2768 0006 0D4B     		ldr	r3, .L174
 2769              		.loc 2 1395 12
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 106


 2770 0008 DB69     		ldr	r3, [r3, #28]
 2771 000a 7B60     		str	r3, [r7, #4]
1396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1397:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Clear interrupt flags related to CSS */
1398:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->CICR = (itflag & (RCC_CIFR_CSSF | RCC_CIFR_LSECSSF));
 2772              		.loc 2 1398 6
 2773 000c 0B4B     		ldr	r3, .L174
 2774              		.loc 2 1398 23
 2775 000e 7968     		ldr	r1, [r7, #4]
 2776 0010 C022     		movs	r2, #192
 2777 0012 9200     		lsls	r2, r2, #2
 2778 0014 0A40     		ands	r2, r1
 2779              		.loc 2 1398 13
 2780 0016 1A62     		str	r2, [r3, #32]
1399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1401:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if ((itflag & RCC_CIFR_CSSF) != 0x00u)
 2781              		.loc 2 1401 15
 2782 0018 7A68     		ldr	r2, [r7, #4]
 2783 001a 8023     		movs	r3, #128
 2784 001c 5B00     		lsls	r3, r3, #1
 2785 001e 1340     		ands	r3, r2
 2786              		.loc 2 1401 6
 2787 0020 01D0     		beq	.L171
1402:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1404:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2788              		.loc 2 1404 5
 2789 0022 FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2790              	.L171:
1405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1407:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Check RCC LSECSSF interrupt flag  */
1408:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   if ((itflag & RCC_CIFR_LSECSSF) != 0x00u)
 2791              		.loc 2 1408 15
 2792 0026 7A68     		ldr	r2, [r7, #4]
 2793 0028 8023     		movs	r3, #128
 2794 002a 9B00     		lsls	r3, r3, #2
 2795 002c 1340     		ands	r3, r2
 2796              		.loc 2 1408 6
 2797 002e 01D0     		beq	.L173
1409:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   {
1410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1411:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****     HAL_RCC_LSECSSCallback();
 2798              		.loc 2 1411 5
 2799 0030 FFF7FEFF 		bl	HAL_RCC_LSECSSCallback
 2800              	.L173:
1412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   }
1413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2801              		.loc 2 1413 1
 2802 0034 C046     		nop
 2803 0036 BD46     		mov	sp, r7
 2804 0038 02B0     		add	sp, sp, #8
 2805              		@ sp needed
 2806 003a 80BD     		pop	{r7, pc}
 2807              	.L175:
 2808              		.align	2
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 107


 2809              	.L174:
 2810 003c 00100240 		.word	1073876992
 2811              		.cfi_endproc
 2812              	.LFE375:
 2814              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2815              		.align	1
 2816              		.weak	HAL_RCC_CSSCallback
 2817              		.syntax unified
 2818              		.code	16
 2819              		.thumb_func
 2821              	HAL_RCC_CSSCallback:
 2822              	.LFB376:
1414:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1415:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief Handle the RCC HSE Clock Security System interrupt callback.
1417:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval none
1418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2823              		.loc 2 1420 1
 2824              		.cfi_startproc
 2825              		@ args = 0, pretend = 0, frame = 0
 2826              		@ frame_needed = 1, uses_anonymous_args = 0
 2827 0000 80B5     		push	{r7, lr}
 2828              	.LCFI36:
 2829              		.cfi_def_cfa_offset 8
 2830              		.cfi_offset 7, -8
 2831              		.cfi_offset 14, -4
 2832 0002 00AF     		add	r7, sp, #0
 2833              	.LCFI37:
 2834              		.cfi_def_cfa_register 7
1421:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             the @ref HAL_RCC_CSSCallback should be implemented in the user file
1423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****    */
1424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2835              		.loc 2 1424 1
 2836 0004 C046     		nop
 2837 0006 BD46     		mov	sp, r7
 2838              		@ sp needed
 2839 0008 80BD     		pop	{r7, pc}
 2840              		.cfi_endproc
 2841              	.LFE376:
 2843              		.section	.text.HAL_RCC_LSECSSCallback,"ax",%progbits
 2844              		.align	1
 2845              		.weak	HAL_RCC_LSECSSCallback
 2846              		.syntax unified
 2847              		.code	16
 2848              		.thumb_func
 2850              	HAL_RCC_LSECSSCallback:
 2851              	.LFB377:
1425:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1426:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1427:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  RCC LSE Clock Security System interrupt callback.
1428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval none
1429:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1430:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** __weak void HAL_RCC_LSECSSCallback(void)
1431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 108


 2852              		.loc 2 1431 1
 2853              		.cfi_startproc
 2854              		@ args = 0, pretend = 0, frame = 0
 2855              		@ frame_needed = 1, uses_anonymous_args = 0
 2856 0000 80B5     		push	{r7, lr}
 2857              	.LCFI38:
 2858              		.cfi_def_cfa_offset 8
 2859              		.cfi_offset 7, -8
 2860              		.cfi_offset 14, -4
 2861 0002 00AF     		add	r7, sp, #0
 2862              	.LCFI39:
 2863              		.cfi_def_cfa_register 7
1432:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1433:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****             the HAL_RCC_LSECSSCallback should be implemented in the user file
1434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****    */
1435:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2864              		.loc 2 1435 1
 2865 0004 C046     		nop
 2866 0006 BD46     		mov	sp, r7
 2867              		@ sp needed
 2868 0008 80BD     		pop	{r7, pc}
 2869              		.cfi_endproc
 2870              	.LFE377:
 2872              		.section	.text.HAL_RCC_GetResetSource,"ax",%progbits
 2873              		.align	1
 2874              		.global	HAL_RCC_GetResetSource
 2875              		.syntax unified
 2876              		.code	16
 2877              		.thumb_func
 2879              	HAL_RCC_GetResetSource:
 2880              	.LFB378:
1436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** /**
1438:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @brief  Get and clear reset flags
1439:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @note   Once reset flags are retrieved, this API is clearing them in order
1440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   *         to isolate next reset reason.
1441:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   * @retval can be a combination of @ref RCC_Reset_Flag
1442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   */
1443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** uint32_t HAL_RCC_GetResetSource(void)
1444:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** {
 2881              		.loc 2 1444 1
 2882              		.cfi_startproc
 2883              		@ args = 0, pretend = 0, frame = 8
 2884              		@ frame_needed = 1, uses_anonymous_args = 0
 2885 0000 80B5     		push	{r7, lr}
 2886              	.LCFI40:
 2887              		.cfi_def_cfa_offset 8
 2888              		.cfi_offset 7, -8
 2889              		.cfi_offset 14, -4
 2890 0002 82B0     		sub	sp, sp, #8
 2891              	.LCFI41:
 2892              		.cfi_def_cfa_offset 16
 2893 0004 00AF     		add	r7, sp, #0
 2894              	.LCFI42:
 2895              		.cfi_def_cfa_register 7
1445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   uint32_t reset;
1446:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 109


1447:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Get all reset flags */
1448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   reset = RCC->CSR & RCC_RESET_FLAG_ALL;
 2896              		.loc 2 1448 14
 2897 0006 084B     		ldr	r3, .L180
 2898 0008 1B6E     		ldr	r3, [r3, #96]
 2899              		.loc 2 1448 9
 2900 000a 5B0E     		lsrs	r3, r3, #25
 2901 000c 5B06     		lsls	r3, r3, #25
 2902 000e 7B60     		str	r3, [r7, #4]
1449:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1450:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   /* Clear Reset flags */
1451:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2903              		.loc 2 1451 12
 2904 0010 054B     		ldr	r3, .L180
 2905 0012 1A6E     		ldr	r2, [r3, #96]
 2906 0014 044B     		ldr	r3, .L180
 2907 0016 8021     		movs	r1, #128
 2908 0018 0904     		lsls	r1, r1, #16
 2909 001a 0A43     		orrs	r2, r1
 2910 001c 1A66     		str	r2, [r3, #96]
1452:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** 
1453:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c ****   return reset;
 2911              		.loc 2 1453 10
 2912 001e 7B68     		ldr	r3, [r7, #4]
1454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c **** }
 2913              		.loc 2 1454 1
 2914 0020 1800     		movs	r0, r3
 2915 0022 BD46     		mov	sp, r7
 2916 0024 02B0     		add	sp, sp, #8
 2917              		@ sp needed
 2918 0026 80BD     		pop	{r7, pc}
 2919              	.L181:
 2920              		.align	2
 2921              	.L180:
 2922 0028 00100240 		.word	1073876992
 2923              		.cfi_endproc
 2924              	.LFE378:
 2926              		.text
 2927              	.Letext0:
 2928              		.file 3 "c:\\users\\administrator\\documents\\toolstm\\arm\\arm-none-eabi\\include\\machine\\_defa
 2929              		.file 4 "c:\\users\\administrator\\documents\\toolstm\\arm\\arm-none-eabi\\include\\sys\\_stdint.h
 2930              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 2931              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h"
 2932              		.file 7 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 2933              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 2934              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
 2935              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 2936              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 2937              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 110


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g0xx_hal_rcc.c
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:18     .text.LL_RCC_GetAPB1Prescaler:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:23     .text.LL_RCC_GetAPB1Prescaler:00000000 LL_RCC_GetAPB1Prescaler
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:53     .text.LL_RCC_GetAPB1Prescaler:00000014 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:58     .rodata.CHANNEL_OFFSET_TAB:00000000 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:61     .rodata.CHANNEL_OFFSET_TAB:00000000 CHANNEL_OFFSET_TAB
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:64     .text.HAL_RCC_DeInit:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:70     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:248    .text.HAL_RCC_DeInit:000000e4 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:257    .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:263    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:844    .text.HAL_RCC_OscConfig:00000330 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:855    .text.HAL_RCC_OscConfig:00000354 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1344   .text.HAL_RCC_OscConfig:0000062c $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1354   .text.HAL_RCC_OscConfig:0000064c $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1440   .text.HAL_RCC_OscConfig:000006bc $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1445   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1451   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1977   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1812   .text.HAL_RCC_ClockConfig:000001f0 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1824   .text.HAL_RCC_MCOConfig:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1830   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1964   .text.HAL_RCC_MCOConfig:000000c0 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:1971   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2162   .text.HAL_RCC_GetSysClockFreq:000000f8 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2169   .text.HAL_RCC_GetHCLKFreq:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2175   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2200   .text.HAL_RCC_GetHCLKFreq:00000010 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2205   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2211   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2249   .text.HAL_RCC_GetPCLK1Freq:00000028 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2254   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2260   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2536   .text.HAL_RCC_GetOscConfig:0000016c $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2541   .text.HAL_RCC_GetClockConfig:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2547   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2617   .text.HAL_RCC_GetClockConfig:0000004c $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2623   .text.HAL_RCC_EnableCSS:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2629   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2659   .text.HAL_RCC_EnableCSS:00000018 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2664   .text.HAL_RCC_EnableLSECSS:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2670   .text.HAL_RCC_EnableLSECSS:00000000 HAL_RCC_EnableLSECSS
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2699   .text.HAL_RCC_EnableLSECSS:00000018 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2704   .text.HAL_RCC_DisableLSECSS:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2710   .text.HAL_RCC_DisableLSECSS:00000000 HAL_RCC_DisableLSECSS
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2739   .text.HAL_RCC_DisableLSECSS:00000018 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2744   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2750   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2821   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2850   .text.HAL_RCC_LSECSSCallback:00000000 HAL_RCC_LSECSSCallback
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2810   .text.HAL_RCC_NMI_IRQHandler:0000003c $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2815   .text.HAL_RCC_CSSCallback:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2844   .text.HAL_RCC_LSECSSCallback:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2873   .text.HAL_RCC_GetResetSource:00000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2879   .text.HAL_RCC_GetResetSource:00000000 HAL_RCC_GetResetSource
C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s:2922   .text.HAL_RCC_GetResetSource:00000028 $d
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccLAZPdE.s 			page 111



UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
HAL_GPIO_Init
__aeabi_uidiv
APBPrescTable
