---
layout: default
title: "About"
permalink: /about/
---

## About Me

I am **Haiyan Qin** (ç§¦æµ·å²©), a graduate student at **Beihang University** (åŒ—äº¬èˆªç©ºèˆªå¤©å¤§å­¦) with research interests spanning hardware design, machine learning, and circuit optimization.

### Research Interests

My research focuses on the intersection of AI and hardware design:
- <i class="fas fa-microchip"></i> **AI-Assisted Circuit Design**: Verilog code generation and RTL optimization using LLM agents
- <i class="fas fa-brain"></i> **Neural Network Deployment**: Efficient implementation on FPGAs and embedded systems
- <i class="fas fa-memory"></i> **Computing-in-Memory (CIM)**: Novel architectures for AI edge inference
- <i class="fas fa-chart-line"></i> **Circuit Yield Optimization**: Multi-agent approaches and Bayesian optimization
- <i class="fas fa-code"></i> **Hardware Acceleration**: CUDA kernel optimization and GPU computing

### Education

**Beihang University** (åŒ—äº¬èˆªç©ºèˆªå¤©å¤§å­¦)
- **Ph.D. in Integrated Circuit Engineering** (2023-Present)
  - Research focus on hardware design automation and AI acceleration
  - Published work in circuit design, FPGA deployment, and computing-in-memory systems
- **B.S. in Microelectronics Science and Engineering** (2019-2023)
  - Foundation in integrated circuit design and semiconductor physics
  - Developed strong background in electronic systems and hardware design

### Open-Source Contributions

<div>&nbsp;</div>

[ğŸ¤— Hugging Face Dataset](https://huggingface.co/datasets/GipAI/ReaoningV) | [ğŸ¤— Hugging Face Model](https://huggingface.co/GipAI/ReasoningV-7B) | [ğŸŒ ModelScope Dataset](https://modelscope.cn/datasets/GipsyAI/ReasoningV) | [ğŸŒ ModelScope Model](https://modelscope.cn/models/GipsyAI/ReasoningV-7B) | [ğŸ“„ Paper](https://arxiv.org/pdf/2504.14560v3)

<div>&nbsp;</div>

[![Hugging Face Dataset](https://img.shields.io/badge/Dataset-HuggingFace-blue?link=https://huggingface.co/datasets/GipAI/ReaoningV)](https://huggingface.co/datasets/GipAI/ReaoningV)

[![Hugging Face Model](https://img.shields.io/badge/Model-HuggingFace-blue?link=https://huggingface.co/GipAI/ReasoningV-7B)](https://huggingface.co/GipAI/ReasoningV-7B)

[![ModelScope Dataset](https://img.shields.io/badge/Dataset-ModelScope-orange?link=https://modelscope.cn/datasets/GipsyAI/ReasoningV)](https://modelscope.cn/datasets/GipsyAI/ReasoningV)

[![ModelScope Model](https://img.shields.io/badge/Model-ModelScope-orange?link=https://modelscope.cn/models/GipsyAI/ReasoningV-7B)](https://modelscope.cn/models/GipsyAI/ReasoningV-7B)

[![GitHub Stars](https://img.shields.io/github/stars/BUAA-CLab/ReasoningV?style=social)](https://github.com/BUAA-CLab/ReasoningV)

<div>&nbsp;</div>

#### ğŸ§  ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model

**é¡¹ç›®ç®€ä»‹**: ReasoningV æ˜¯ä¸€ä¸ªä¸“ä¸ºç¡¬ä»¶è®¾è®¡ä¼˜åŒ–çš„ AI æ¨¡å‹ï¼Œä¸“æ³¨äºè‡ªåŠ¨ç”Ÿæˆé«˜è´¨é‡çš„ Verilog ä»£ç ã€‚é€šè¿‡ç»“åˆå¤šç§æ¨ç†ç­–ç•¥ï¼Œæ¨¡å‹èƒ½å¤Ÿç†è§£ç”µè·¯è®¾è®¡éœ€æ±‚å¹¶ç”Ÿæˆç¬¦åˆè¯­æ³•å’ŒåŠŸèƒ½è¦æ±‚çš„ç¡¬ä»¶æè¿°ä»£ç ã€‚

**æ ¸å¿ƒç‰¹æ€§**:
- ğŸ¯ **ä¸“ç”¨é¢†åŸŸä¼˜åŒ–**: é’ˆå¯¹ Verilog HDL è¯­è¨€ç‰¹æ€§è¿›è¡Œä¸“é¡¹è®­ç»ƒ
- ğŸ”„ **æ··åˆæ¨ç†ç­–ç•¥**: ç»“åˆç¬¦å·æ¨ç†å’Œç¥ç»ç½‘ç»œæ¨ç†çš„ä¼˜åŠ¿
- ğŸ“Š **é«˜è´¨é‡è¾“å‡º**: ç”Ÿæˆçš„ä»£ç å…·æœ‰æ›´å¥½çš„å¯è¯»æ€§å’Œæ­£ç¡®æ€§
- ğŸš€ **é«˜æ•ˆéƒ¨ç½²**: æ”¯æŒå¿«é€Ÿçš„ä»£ç ç”Ÿæˆå’Œè¿­ä»£ä¼˜åŒ–

**æŠ€æœ¯äº®ç‚¹**:
- åˆ›æ–°çš„æ··åˆæ¨ç†æ¶æ„ï¼Œç»“åˆäº†ä¼ ç»Ÿæ¨ç†æ–¹æ³•å’Œæ·±åº¦å­¦ä¹ 
- å¤§è§„æ¨¡é¢„è®­ç»ƒæ•°æ®ï¼Œç¡®ä¿æ¨¡å‹å¯¹å„ç§ç”µè·¯è®¾è®¡çš„æ³›åŒ–èƒ½åŠ›
- ä¸“é—¨è®¾è®¡çš„è¯„ä¼°æŒ‡æ ‡ï¼Œæ›´å¥½åœ°è¡¡é‡ç¡¬ä»¶ä»£ç ç”Ÿæˆè´¨é‡

**åº”ç”¨åœºæ™¯**:
- æ•°å­—ç”µè·¯è®¾è®¡è‡ªåŠ¨åŒ–
- FPGA å¼€å‘è¾…åŠ©
- ASIC è®¾è®¡æµç¨‹ä¼˜åŒ–
- ç¡¬ä»¶éªŒè¯ä»£ç ç”Ÿæˆ

**Additional Resources:**
- [TC-Bench Dataset](https://huggingface.co/datasets/hyq001/TC-Bench) - ä¸“ä¸º Verilog ä»£ç ç”Ÿæˆå’Œä¼˜åŒ–è®¾è®¡çš„ç»¼åˆæµ‹è¯•åŸºå‡†ï¼ŒåŒ…å« 5,000+ ä¸ªå¤šæ ·åŒ–çš„æµ‹è¯•æ¡ˆä¾‹

### Research Highlights

- **7 Publications** with 5 total citations
- Focus on **LLM-based circuit generation** and **efficient neural network deployment**
- Active contributor to open-source projects on GitHub
- Expertise in **Verilog**, **CUDA**, **Python**, and **FPGA development**

### Contact

You can reach me through:
- <i class="fas fa-graduation-cap"></i> **Google Scholar**: [View my profile](https://scholar.google.com/citations?user=zzmYq9QAAAAJ&hl=en)
- <i class="fab fa-github"></i> **GitHub**: [qhy991](https://github.com/qhy991)

### Academic Services

I am available for:
- <i class="fas fa-handshake"></i> Research collaboration
- <i class="fas fa-file-alt"></i> Academic reviewing
- <i class="fas fa-users"></i> Conference participation

---

*Interested in collaboration? Feel free to reach out through any of the channels above!*