vendor_name = ModelSim
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/switches.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/push_button.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/leds.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/lcd_16x2.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/uart/uart_transmitter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/uart/uart_receiver.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/uart/hd6402.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Typical Combinational Components/priority_encoder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Typical Combinational Components/magnitude_comparator.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Typical Combinational Components/barrel_shifter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_tx_case3.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_tx_case2.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_tx_case1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_rx_case3.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_rx_case2.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_uart_rx_case1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_shift_register.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_serial_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_ram.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_pci_bridge.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_mux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_microprocessor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_isa_controller.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_hd6402.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_half_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_gcd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_full_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_fir_filter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_counter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_comparator.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/testbenches/tb_basic_logic.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/signal_variable/variable_example.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/signal_variable/signal_var_comparison.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/signal_variable/signal_example.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/serial_adder/serial_adder_fsmd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/serial_adder/serial_adder_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/serial_adder/serial_adder_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/up_down_counter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/t_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/shift_register.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/ring_counter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/register_nbit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/register_8bit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/jk_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/d_flipflop.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/counter_nbit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/sequential/counter_4bit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/pci_bridge/pci_bridge_fsmd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/pci_bridge/pci_bridge_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/pci_bridge/pci_bridge_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/smallmux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/reg_file.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/pc.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/obuf.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/microprocessor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/memory.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/ir.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/ctrl_unit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/controller.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/bigmux.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/microprocessor/alu.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/rom.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/ram_single_port.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/ram_dual_port.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/memory/fifo.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_fsmd.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/isa_controller/isa_controller_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_rtl.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_fsm.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_datapath.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/gcd_calculator/gcd_behavior.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/vending_machine.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/traffic_light.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/sequence_detector.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/fsm_moore.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fsm/fsm_mealy.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_rtl.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_filter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/fir_filter/fir_dataflow.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/subtractor.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/priority_encoder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/comparator.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/barrel_shifter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/alu.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/combinational/adder_4bit.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/XOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/XNOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/OR_Gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/not_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/NOR_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/NAND_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/mux_4to1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/mux_2to1.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Inverter.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/half_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/full_adder.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Driver.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/decoder_2to4.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/Basic_Logic_Top.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/AND_gate.vhd
source_file = 1, C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/db/EP3C16F484C6N_Cyclone_3.cbx.xml
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = seven_segment_4digit
instance = comp, \seg[0]~output\, seg[0]~output, seven_segment_4digit, 1
instance = comp, \seg[1]~output\, seg[1]~output, seven_segment_4digit, 1
instance = comp, \seg[2]~output\, seg[2]~output, seven_segment_4digit, 1
instance = comp, \seg[3]~output\, seg[3]~output, seven_segment_4digit, 1
instance = comp, \seg[4]~output\, seg[4]~output, seven_segment_4digit, 1
instance = comp, \seg[5]~output\, seg[5]~output, seven_segment_4digit, 1
instance = comp, \seg[6]~output\, seg[6]~output, seven_segment_4digit, 1
instance = comp, \dp~output\, dp~output, seven_segment_4digit, 1
instance = comp, \dig_en[0]~output\, dig_en[0]~output, seven_segment_4digit, 1
instance = comp, \dig_en[1]~output\, dig_en[1]~output, seven_segment_4digit, 1
instance = comp, \dig_en[2]~output\, dig_en[2]~output, seven_segment_4digit, 1
instance = comp, \dig_en[3]~output\, dig_en[3]~output, seven_segment_4digit, 1
instance = comp, \clk~input\, clk~input, seven_segment_4digit, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, seven_segment_4digit, 1
instance = comp, \digits[15]~input\, digits[15]~input, seven_segment_4digit, 1
instance = comp, \digits[11]~input\, digits[11]~input, seven_segment_4digit, 1
instance = comp, \refresh_counter[0]~14\, refresh_counter[0]~14, seven_segment_4digit, 1
instance = comp, \reset_n~input\, reset_n~input, seven_segment_4digit, 1
instance = comp, \reset_n~inputclkctrl\, reset_n~inputclkctrl, seven_segment_4digit, 1
instance = comp, \refresh_counter[3]~20\, refresh_counter[3]~20, seven_segment_4digit, 1
instance = comp, \refresh_counter[4]~22\, refresh_counter[4]~22, seven_segment_4digit, 1
instance = comp, \refresh_counter[4]\, refresh_counter[4], seven_segment_4digit, 1
instance = comp, \refresh_counter[5]~24\, refresh_counter[5]~24, seven_segment_4digit, 1
instance = comp, \refresh_counter[5]\, refresh_counter[5], seven_segment_4digit, 1
instance = comp, \refresh_counter[6]~26\, refresh_counter[6]~26, seven_segment_4digit, 1
instance = comp, \refresh_counter[6]\, refresh_counter[6], seven_segment_4digit, 1
instance = comp, \refresh_counter[7]~28\, refresh_counter[7]~28, seven_segment_4digit, 1
instance = comp, \refresh_counter[7]\, refresh_counter[7], seven_segment_4digit, 1
instance = comp, \Equal1~1\, Equal1~1, seven_segment_4digit, 1
instance = comp, \refresh_counter[8]~30\, refresh_counter[8]~30, seven_segment_4digit, 1
instance = comp, \refresh_counter[8]\, refresh_counter[8], seven_segment_4digit, 1
instance = comp, \refresh_counter[9]~32\, refresh_counter[9]~32, seven_segment_4digit, 1
instance = comp, \refresh_counter[9]\, refresh_counter[9], seven_segment_4digit, 1
instance = comp, \refresh_counter[10]~34\, refresh_counter[10]~34, seven_segment_4digit, 1
instance = comp, \refresh_counter[10]\, refresh_counter[10], seven_segment_4digit, 1
instance = comp, \refresh_counter[11]~36\, refresh_counter[11]~36, seven_segment_4digit, 1
instance = comp, \refresh_counter[11]\, refresh_counter[11], seven_segment_4digit, 1
instance = comp, \refresh_counter[12]~38\, refresh_counter[12]~38, seven_segment_4digit, 1
instance = comp, \refresh_counter[12]\, refresh_counter[12], seven_segment_4digit, 1
instance = comp, \refresh_counter[13]~40\, refresh_counter[13]~40, seven_segment_4digit, 1
instance = comp, \refresh_counter[13]\, refresh_counter[13], seven_segment_4digit, 1
instance = comp, \Equal1~2\, Equal1~2, seven_segment_4digit, 1
instance = comp, \Equal1~3\, Equal1~3, seven_segment_4digit, 1
instance = comp, \blanking~1\, blanking~1, seven_segment_4digit, 1
instance = comp, \refresh_counter[0]\, refresh_counter[0], seven_segment_4digit, 1
instance = comp, \refresh_counter[1]~16\, refresh_counter[1]~16, seven_segment_4digit, 1
instance = comp, \refresh_counter[1]\, refresh_counter[1], seven_segment_4digit, 1
instance = comp, \refresh_counter[2]~18\, refresh_counter[2]~18, seven_segment_4digit, 1
instance = comp, \refresh_counter[2]\, refresh_counter[2], seven_segment_4digit, 1
instance = comp, \refresh_counter[3]\, refresh_counter[3], seven_segment_4digit, 1
instance = comp, \Equal1~0\, Equal1~0, seven_segment_4digit, 1
instance = comp, \blanking~0\, blanking~0, seven_segment_4digit, 1
instance = comp, \digit_index[0]~1\, digit_index[0]~1, seven_segment_4digit, 1
instance = comp, \digit_index[0]\, digit_index[0], seven_segment_4digit, 1
instance = comp, \digit_index[1]~0\, digit_index[1]~0, seven_segment_4digit, 1
instance = comp, \digit_index[1]\, digit_index[1], seven_segment_4digit, 1
instance = comp, \digits[7]~input\, digits[7]~input, seven_segment_4digit, 1
instance = comp, \digits[3]~input\, digits[3]~input, seven_segment_4digit, 1
instance = comp, \Mux0~0\, Mux0~0, seven_segment_4digit, 1
instance = comp, \Mux0~1\, Mux0~1, seven_segment_4digit, 1
instance = comp, \digits[12]~input\, digits[12]~input, seven_segment_4digit, 1
instance = comp, \digits[8]~input\, digits[8]~input, seven_segment_4digit, 1
instance = comp, \digits[0]~input\, digits[0]~input, seven_segment_4digit, 1
instance = comp, \digits[4]~input\, digits[4]~input, seven_segment_4digit, 1
instance = comp, \Mux3~0\, Mux3~0, seven_segment_4digit, 1
instance = comp, \Mux3~1\, Mux3~1, seven_segment_4digit, 1
instance = comp, \digits[5]~input\, digits[5]~input, seven_segment_4digit, 1
instance = comp, \digits[13]~input\, digits[13]~input, seven_segment_4digit, 1
instance = comp, \digits[1]~input\, digits[1]~input, seven_segment_4digit, 1
instance = comp, \digits[9]~input\, digits[9]~input, seven_segment_4digit, 1
instance = comp, \Mux2~0\, Mux2~0, seven_segment_4digit, 1
instance = comp, \Mux2~1\, Mux2~1, seven_segment_4digit, 1
instance = comp, \digits[10]~input\, digits[10]~input, seven_segment_4digit, 1
instance = comp, \digits[14]~input\, digits[14]~input, seven_segment_4digit, 1
instance = comp, \digits[2]~input\, digits[2]~input, seven_segment_4digit, 1
instance = comp, \digits[6]~input\, digits[6]~input, seven_segment_4digit, 1
instance = comp, \Mux1~0\, Mux1~0, seven_segment_4digit, 1
instance = comp, \Mux1~1\, Mux1~1, seven_segment_4digit, 1
instance = comp, \Mux11~0\, Mux11~0, seven_segment_4digit, 1
instance = comp, \seg_reg[0]\, seg_reg[0], seven_segment_4digit, 1
instance = comp, \Mux10~0\, Mux10~0, seven_segment_4digit, 1
instance = comp, \seg_reg[1]\, seg_reg[1], seven_segment_4digit, 1
instance = comp, \Mux9~0\, Mux9~0, seven_segment_4digit, 1
instance = comp, \seg_reg[2]\, seg_reg[2], seven_segment_4digit, 1
instance = comp, \Mux8~0\, Mux8~0, seven_segment_4digit, 1
instance = comp, \seg_reg[3]\, seg_reg[3], seven_segment_4digit, 1
instance = comp, \Mux7~0\, Mux7~0, seven_segment_4digit, 1
instance = comp, \seg_reg[4]\, seg_reg[4], seven_segment_4digit, 1
instance = comp, \Mux6~0\, Mux6~0, seven_segment_4digit, 1
instance = comp, \seg_reg[5]\, seg_reg[5], seven_segment_4digit, 1
instance = comp, \Mux5~0\, Mux5~0, seven_segment_4digit, 1
instance = comp, \seg_reg[6]\, seg_reg[6], seven_segment_4digit, 1
instance = comp, \dp_in[1]~input\, dp_in[1]~input, seven_segment_4digit, 1
instance = comp, \dp_in[3]~input\, dp_in[3]~input, seven_segment_4digit, 1
instance = comp, \dp_in[0]~input\, dp_in[0]~input, seven_segment_4digit, 1
instance = comp, \dp_in[2]~input\, dp_in[2]~input, seven_segment_4digit, 1
instance = comp, \Mux4~0\, Mux4~0, seven_segment_4digit, 1
instance = comp, \Mux4~1\, Mux4~1, seven_segment_4digit, 1
instance = comp, \dig_en_reg~0\, dig_en_reg~0, seven_segment_4digit, 1
instance = comp, \dig_en_reg[0]\, dig_en_reg[0], seven_segment_4digit, 1
instance = comp, \dig_en_reg~1\, dig_en_reg~1, seven_segment_4digit, 1
instance = comp, \dig_en_reg[1]\, dig_en_reg[1], seven_segment_4digit, 1
instance = comp, \dig_en_reg~2\, dig_en_reg~2, seven_segment_4digit, 1
instance = comp, \dig_en_reg[2]\, dig_en_reg[2], seven_segment_4digit, 1
instance = comp, \dig_en_reg~3\, dig_en_reg~3, seven_segment_4digit, 1
instance = comp, \dig_en_reg[3]\, dig_en_reg[3], seven_segment_4digit, 1
