{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479669861839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479669861839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 11:24:21 2016 " "Processing started: Sun Nov 20 11:24:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479669861839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669861839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669861839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479669862469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479669862469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4/synthesis/lab4.v" "" { Text "C:/nios/lab4/synthesis/lab4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/nios/lab4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/nios/lab4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_irq_mapper " "Found entity 1: lab4_irq_mapper" {  } { { "lab4/synthesis/submodules/lab4_irq_mapper.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0 " "Found entity 1: lab4_mm_interconnect_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4_mm_interconnect_0_rsp_mux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux " "Found entity 1: lab4_mm_interconnect_0_rsp_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab4_mm_interconnect_0_rsp_demux_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_demux " "Found entity 1: lab4_mm_interconnect_0_rsp_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab4_mm_interconnect_0_cmd_mux_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux " "Found entity 1: lab4_mm_interconnect_0_cmd_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4_mm_interconnect_0_cmd_demux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux " "Found entity 1: lab4_mm_interconnect_0_cmd_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871940 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/nios/lab4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/nios/lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_004_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_004 " "Found entity 2: lab4_mm_interconnect_0_router_004" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_002_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_002 " "Found entity 2: lab4_mm_interconnect_0_router_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_001_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_001 " "Found entity 2: lab4_mm_interconnect_0_router_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router " "Found entity 2: lab4_mm_interconnect_0_router" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_sysid " "Found entity 1: lab4_sysid" {  } { { "lab4/synthesis/submodules/lab4_sysid.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_sys_clk_timer " "Found entity 1: lab4_sys_clk_timer" {  } { { "lab4/synthesis/submodules/lab4_sys_clk_timer.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_onchip_mem " "Found entity 1: lab4_onchip_mem" {  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_led_pio " "Found entity 1: lab4_led_pio" {  } { { "lab4/synthesis/submodules/lab4_led_pio.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab4/synthesis/submodules/lab4_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_jtag_uart_sim_scfifo_w " "Found entity 1: lab4_jtag_uart_sim_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871970 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_jtag_uart_scfifo_w " "Found entity 2: lab4_jtag_uart_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871970 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_jtag_uart_sim_scfifo_r " "Found entity 3: lab4_jtag_uart_sim_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871970 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_jtag_uart_scfifo_r " "Found entity 4: lab4_jtag_uart_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871970 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_jtag_uart " "Found entity 5: lab4_jtag_uart" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669871970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669871970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file lab4/synthesis/submodules/lab4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_ic_data_module " "Found entity 1: lab4_cpu_ic_data_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_ic_tag_module " "Found entity 2: lab4_cpu_ic_tag_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_cpu_register_bank_a_module " "Found entity 3: lab4_cpu_register_bank_a_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_cpu_register_bank_b_module " "Found entity 4: lab4_cpu_register_bank_b_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_cpu_nios2_oci_debug " "Found entity 5: lab4_cpu_nios2_oci_debug" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4_cpu_ociram_sp_ram_module " "Found entity 6: lab4_cpu_ociram_sp_ram_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4_cpu_nios2_ocimem " "Found entity 7: lab4_cpu_nios2_ocimem" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4_cpu_nios2_avalon_reg " "Found entity 8: lab4_cpu_nios2_avalon_reg" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4_cpu_nios2_oci_break " "Found entity 9: lab4_cpu_nios2_oci_break" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4_cpu_nios2_oci_xbrk " "Found entity 10: lab4_cpu_nios2_oci_xbrk" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4_cpu_nios2_oci_dbrk " "Found entity 11: lab4_cpu_nios2_oci_dbrk" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4_cpu_nios2_oci_itrace " "Found entity 12: lab4_cpu_nios2_oci_itrace" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4_cpu_nios2_oci_td_mode " "Found entity 13: lab4_cpu_nios2_oci_td_mode" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4_cpu_nios2_oci_dtrace " "Found entity 14: lab4_cpu_nios2_oci_dtrace" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: lab4_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: lab4_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: lab4_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4_cpu_nios2_oci_fifo " "Found entity 18: lab4_cpu_nios2_oci_fifo" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4_cpu_nios2_oci_pib " "Found entity 19: lab4_cpu_nios2_oci_pib" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4_cpu_nios2_oci_im " "Found entity 20: lab4_cpu_nios2_oci_im" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4_cpu_nios2_performance_monitors " "Found entity 21: lab4_cpu_nios2_performance_monitors" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "22 lab4_cpu_nios2_oci " "Found entity 22: lab4_cpu_nios2_oci" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""} { "Info" "ISGN_ENTITY_NAME" "23 lab4_cpu " "Found entity 23: lab4_cpu" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669872752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_debug_module_sysclk " "Found entity 1: lab4_cpu_jtag_debug_module_sysclk" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669872762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_debug_module_tck " "Found entity 1: lab4_cpu_jtag_debug_module_tck" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669872762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_debug_module_wrapper " "Found entity 1: lab4_cpu_jtag_debug_module_wrapper" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669872762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_oci_test_bench " "Found entity 1: lab4_cpu_oci_test_bench" {  } { { "lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669872762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_test_bench " "Found entity 1: lab4_cpu_test_bench" {  } { { "lab4/synthesis/submodules/lab4_cpu_test_bench.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669872762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4top " "Found entity 1: lab4top" {  } { { "lab4top.v" "" { Text "C:/nios/lab4top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669872762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669872762 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(1800) " "Verilog HDL or VHDL warning at lab4_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1479669872782 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(1802) " "Verilog HDL or VHDL warning at lab4_cpu.v(1802): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1479669872782 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(1958) " "Verilog HDL or VHDL warning at lab4_cpu.v(1958): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1958 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1479669872782 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(2782) " "Verilog HDL or VHDL warning at lab4_cpu.v(2782): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2782 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1479669872782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4top " "Elaborating entity \"lab4top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479669872882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4 lab4:nios " "Elaborating entity \"lab4\" for hierarchy \"lab4:nios\"" {  } { { "lab4top.v" "nios" { Text "C:/nios/lab4top.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669872902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu lab4:nios\|lab4_cpu:cpu " "Elaborating entity \"lab4_cpu\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\"" {  } { { "lab4/synthesis/lab4.v" "cpu" { Text "C:/nios/lab4/synthesis/lab4.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669872962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_test_bench lab4:nios\|lab4_cpu:cpu\|lab4_cpu_test_bench:the_lab4_cpu_test_bench " "Elaborating entity \"lab4_cpu_test_bench\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_test_bench:the_lab4_cpu_test_bench\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_test_bench" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 4852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_ic_data_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data " "Elaborating entity \"lab4_cpu_ic_data_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_ic_data" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 5710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873282 ""}  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669873282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/nios/db/altsyncram_ekj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669873332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669873332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_ic_tag_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag " "Elaborating entity \"lab4_cpu_ic_tag_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_ic_tag" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 5776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"lab4_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873432 ""}  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669873432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nm1 " "Found entity 1: altsyncram_2nm1" {  } { { "db/altsyncram_2nm1.tdf" "" { Text "C:/nios/db/altsyncram_2nm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669873472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669873472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nm1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated " "Elaborating entity \"altsyncram_2nm1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_register_bank_a_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a " "Elaborating entity \"lab4_cpu_register_bank_a_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_register_bank_a" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 6319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"lab4_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873582 ""}  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669873582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gm1 " "Found entity 1: altsyncram_7gm1" {  } { { "db/altsyncram_7gm1.tdf" "" { Text "C:/nios/db/altsyncram_7gm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669873642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669873642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7gm1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7gm1:auto_generated " "Elaborating entity \"altsyncram_7gm1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7gm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_register_bank_b_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b " "Elaborating entity \"lab4_cpu_register_bank_b_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_register_bank_b" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 263 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"lab4_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669873792 ""}  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 263 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669873792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8gm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8gm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8gm1 " "Found entity 1: altsyncram_8gm1" {  } { { "db/altsyncram_8gm1.tdf" "" { Text "C:/nios/db/altsyncram_8gm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669873842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669873842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8gm1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8gm1:auto_generated " "Elaborating entity \"altsyncram_8gm1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8gm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci " "Elaborating entity \"lab4_cpu_nios2_oci\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 6873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669873962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_debug lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug " "Elaborating entity \"lab4_cpu_nios2_oci_debug\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_debug" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altera_std_synchronizer" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874072 ""}  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669874072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_ocimem lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem " "Elaborating entity \"lab4_cpu_nios2_ocimem\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_ocimem" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_ociram_sp_ram_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram " "Elaborating entity \"lab4_cpu_ociram_sp_ram_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_ociram_sp_ram" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"lab4_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669874232 ""}  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669874232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76e1 " "Found entity 1: altsyncram_76e1" {  } { { "db/altsyncram_76e1.tdf" "" { Text "C:/nios/db/altsyncram_76e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669874282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669874282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_76e1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_76e1:auto_generated " "Elaborating entity \"altsyncram_76e1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_76e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_avalon_reg lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_avalon_reg:the_lab4_cpu_nios2_avalon_reg " "Elaborating entity \"lab4_cpu_nios2_avalon_reg\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_avalon_reg:the_lab4_cpu_nios2_avalon_reg\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_avalon_reg" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_break lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_break:the_lab4_cpu_nios2_oci_break " "Elaborating entity \"lab4_cpu_nios2_oci_break\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_break:the_lab4_cpu_nios2_oci_break\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_break" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_xbrk lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_xbrk:the_lab4_cpu_nios2_oci_xbrk " "Elaborating entity \"lab4_cpu_nios2_oci_xbrk\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_xbrk:the_lab4_cpu_nios2_oci_xbrk\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_xbrk" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_dbrk lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dbrk:the_lab4_cpu_nios2_oci_dbrk " "Elaborating entity \"lab4_cpu_nios2_oci_dbrk\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dbrk:the_lab4_cpu_nios2_oci_dbrk\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_dbrk" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_itrace lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_itrace:the_lab4_cpu_nios2_oci_itrace " "Elaborating entity \"lab4_cpu_nios2_oci_itrace\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_itrace:the_lab4_cpu_nios2_oci_itrace\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_itrace" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_dtrace lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace " "Elaborating entity \"lab4_cpu_nios2_oci_dtrace\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_dtrace" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_td_mode lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace\|lab4_cpu_nios2_oci_td_mode:lab4_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab4_cpu_nios2_oci_td_mode\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace\|lab4_cpu_nios2_oci_td_mode:lab4_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_fifo lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo " "Elaborating entity \"lab4_cpu_nios2_oci_fifo\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_fifo" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669874932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_compute_input_tm_cnt lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab4_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_fifo_wrptr_inc lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab4_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_fifo_cnt_inc lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_cnt_inc:the_lab4_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab4_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_cnt_inc:the_lab4_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_oci_test_bench lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_oci_test_bench:the_lab4_cpu_oci_test_bench " "Elaborating entity \"lab4_cpu_oci_test_bench\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_oci_test_bench:the_lab4_cpu_oci_test_bench\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_oci_test_bench" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875122 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "lab4_cpu_oci_test_bench " "Entity \"lab4_cpu_oci_test_bench\" contains only dangling pins" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_oci_test_bench" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 2304 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1479669875122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_pib lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_pib:the_lab4_cpu_nios2_oci_pib " "Elaborating entity \"lab4_cpu_nios2_oci_pib\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_pib:the_lab4_cpu_nios2_oci_pib\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_pib" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_im lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_im:the_lab4_cpu_nios2_oci_im " "Elaborating entity \"lab4_cpu_nios2_oci_im\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_im:the_lab4_cpu_nios2_oci_im\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_im" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_debug_module_wrapper lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper " "Elaborating entity \"lab4_cpu_jtag_debug_module_wrapper\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_jtag_debug_module_wrapper" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_debug_module_tck lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_tck:the_lab4_cpu_jtag_debug_module_tck " "Elaborating entity \"lab4_cpu_jtag_debug_module_tck\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_tck:the_lab4_cpu_jtag_debug_module_tck\"" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "the_lab4_cpu_jtag_debug_module_tck" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_debug_module_sysclk lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_sysclk:the_lab4_cpu_jtag_debug_module_sysclk " "Elaborating entity \"lab4_cpu_jtag_debug_module_sysclk\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_sysclk:the_lab4_cpu_jtag_debug_module_sysclk\"" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "the_lab4_cpu_jtag_debug_module_sysclk" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\"" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "lab4_cpu_jtag_debug_module_phy" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\"" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy " "Instantiated megafunction \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669875362 ""}  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669875362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669875872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart lab4:nios\|lab4_jtag_uart:jtag_uart " "Elaborating entity \"lab4_jtag_uart\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\"" {  } { { "lab4/synthesis/lab4.v" "jtag_uart" { Text "C:/nios/lab4/synthesis/lab4.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_w lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w " "Elaborating entity \"lab4_jtag_uart_scfifo_w\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_w" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "wfifo" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876282 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669876282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/nios/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669876322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669876322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/nios/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669876342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669876342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/nios/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/nios/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669876362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669876362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/nios/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/nios/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669876412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669876412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/nios/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/nios/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669876472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669876472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/nios/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/nios/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669876522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669876522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/nios/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_r lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r " "Elaborating entity \"lab4_jtag_uart_scfifo_r\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_r" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "lab4_jtag_uart_alt_jtag_atlantic" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876852 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669876852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876932 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_led_pio lab4:nios\|lab4_led_pio:led_pio " "Elaborating entity \"lab4_led_pio\" for hierarchy \"lab4:nios\|lab4_led_pio:led_pio\"" {  } { { "lab4/synthesis/lab4.v" "led_pio" { Text "C:/nios/lab4/synthesis/lab4.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_onchip_mem lab4:nios\|lab4_onchip_mem:onchip_mem " "Elaborating entity \"lab4_onchip_mem\" for hierarchy \"lab4:nios\|lab4_onchip_mem:onchip_mem\"" {  } { { "lab4/synthesis/lab4.v" "onchip_mem" { Text "C:/nios/lab4/synthesis/lab4.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "the_altsyncram" { Text "C:/nios/lab4/synthesis/submodules/lab4_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669876992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_onchip_mem.hex " "Parameter \"init_file\" = \"lab4_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479669876992 ""}  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "" { Text "C:/nios/lab4/synthesis/submodules/lab4_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479669876992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tbi1 " "Found entity 1: altsyncram_tbi1" {  } { { "db/altsyncram_tbi1.tdf" "" { Text "C:/nios/db/altsyncram_tbi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669877042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669877042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tbi1 lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tbi1:auto_generated " "Elaborating entity \"altsyncram_tbi1\" for hierarchy \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tbi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_sys_clk_timer lab4:nios\|lab4_sys_clk_timer:sys_clk_timer " "Elaborating entity \"lab4_sys_clk_timer\" for hierarchy \"lab4:nios\|lab4_sys_clk_timer:sys_clk_timer\"" {  } { { "lab4/synthesis/lab4.v" "sys_clk_timer" { Text "C:/nios/lab4/synthesis/lab4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_sysid lab4:nios\|lab4_sysid:sysid " "Elaborating entity \"lab4_sysid\" for hierarchy \"lab4:nios\|lab4_sysid:sysid\"" {  } { { "lab4/synthesis/lab4.v" "sysid" { Text "C:/nios/lab4/synthesis/lab4.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab4_mm_interconnect_0\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab4/synthesis/lab4.v" "mm_interconnect_0" { Text "C:/nios/lab4/synthesis/lab4.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router " "Elaborating entity \"lab4_mm_interconnect_0_router\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\|lab4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\|lab4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_001 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab4_mm_interconnect_0_router_001\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_001" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_001_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_002 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab4_mm_interconnect_0_router_002\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_002" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_002_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_004 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab4_mm_interconnect_0_router_004\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_004" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_004_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_demux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab4_mm_interconnect_0_cmd_demux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_demux" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_demux_001 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab4_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_mux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab4_mm_interconnect_0_cmd_mux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_mux" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_mux_002 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab4_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669877982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_demux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab4_mm_interconnect_0_rsp_demux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_demux" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_demux_002 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab4_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_mux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab4_mm_interconnect_0_rsp_mux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_mux" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/nios/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_mux_001 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab4_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_avalon_st_adapter lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab4_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/nios/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_irq_mapper lab4:nios\|lab4_irq_mapper:irq_mapper " "Elaborating entity \"lab4_irq_mapper\" for hierarchy \"lab4:nios\|lab4_irq_mapper:irq_mapper\"" {  } { { "lab4/synthesis/lab4.v" "irq_mapper" { Text "C:/nios/lab4/synthesis/lab4.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab4:nios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab4:nios\|altera_reset_controller:rst_controller\"" {  } { { "lab4/synthesis/lab4.v" "rst_controller" { Text "C:/nios/lab4/synthesis/lab4.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/nios/lab4/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/nios/lab4/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669878252 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_lab4_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_lab4_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_itrace" { Text "C:/nios/lab4/synthesis/submodules/lab4_cpu.v" 3230 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1479669879012 "|lab4top|lab4:nios|lab4_cpu:cpu|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci|lab4_cpu_nios2_oci_itrace:the_lab4_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479669879332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.11.20.11:24:43 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2016.11.20.11:24:43 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669883384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669885534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669885704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669886771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669886901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669887031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669887191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669887201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669887201 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479669887902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/nios/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669888172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669888172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/nios/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669888282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669888282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/nios/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669888282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669888282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/nios/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669888362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669888362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/nios/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669888462 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/nios/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669888462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669888462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/nios/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479669888552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669888552 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479669891612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669892922 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479669894242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/nios/output_files/lab4.map.smsg " "Generated suppressed messages file C:/nios/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669894762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479669896732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479669896732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2401 " "Implemented 2401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479669897012 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479669897012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2196 " "Implemented 2196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479669897012 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1479669897012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479669897012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479669897072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 11:24:57 2016 " "Processing ended: Sun Nov 20 11:24:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479669897072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479669897072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479669897072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479669897072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1479669898502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479669898502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 11:24:57 2016 " "Processing started: Sun Nov 20 11:24:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479669898502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479669898502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479669898502 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479669898602 ""}
{ "Info" "0" "" "Project  = lab4" {  } {  } 0 0 "Project  = lab4" 0 0 "Fitter" 0 0 1479669898602 ""}
{ "Info" "0" "" "Revision = lab4" {  } {  } 0 0 "Revision = lab4" 0 0 "Fitter" 0 0 1479669898602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1479669898792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1479669898792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479669898922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479669898972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479669898972 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479669899422 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479669899672 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1479669899742 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1479669911612 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1429 global CLKCTRL_G6 " "clk~inputCLKENA0 with 1429 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1479669911742 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1479669911742 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479669911742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479669911772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479669911772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479669911782 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479669911792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479669911792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479669911792 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479669912772 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1479669912772 ""}
{ "Info" "ISTA_SDC_FOUND" "lab4/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab4/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479669912792 ""}
{ "Info" "ISTA_SDC_FOUND" "lab4/synthesis/submodules/lab4_cpu.sdc " "Reading SDC File: 'lab4/synthesis/submodules/lab4_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479669912792 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab4:nios\|lab4_cpu:cpu\|hbreak_enabled clk " "Register lab4:nios\|lab4_cpu:cpu\|hbreak_enabled is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479669912812 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479669912812 "|lab4top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1479669912842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1479669912842 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1479669912842 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479669912842 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479669912842 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479669912842 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1479669912842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479669912962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1479669912972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479669912972 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479669913112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479669918789 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1479669919266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479669925160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479669929610 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479669931710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479669931710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479669933260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/nios/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479669939972 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479669939972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479669947940 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479669947940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479669947950 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.88 " "Total time spent on timing analysis during the Fitter is 1.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479669951810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479669951880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479669953140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479669953140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479669954351 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479669960051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/nios/output_files/lab4.fit.smsg " "Generated suppressed messages file C:/nios/output_files/lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479669960611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2846 " "Peak virtual memory: 2846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479669961861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 11:26:01 2016 " "Processing ended: Sun Nov 20 11:26:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479669961861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479669961861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479669961861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479669961861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479669963151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479669963151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 11:26:02 2016 " "Processing started: Sun Nov 20 11:26:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479669963151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479669963151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479669963151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1479669964121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479669970703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479669971153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 11:26:11 2016 " "Processing ended: Sun Nov 20 11:26:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479669971153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479669971153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479669971153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479669971153 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1479669971851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479669972571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479669972571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 11:26:12 2016 " "Processing started: Sun Nov 20 11:26:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479669972571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669972571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab4 -c lab4 " "Command: quartus_sta lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669972571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1479669972671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669973471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669973471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669973521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669973521 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479669974251 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974251 ""}
{ "Info" "ISTA_SDC_FOUND" "lab4/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab4/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974271 ""}
{ "Info" "ISTA_SDC_FOUND" "lab4/synthesis/submodules/lab4_cpu.sdc " "Reading SDC File: 'lab4/synthesis/submodules/lab4_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk " "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479669974291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974291 "|lab4top|clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974421 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1479669974421 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479669974441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.192 " "Worst-case setup slack is 12.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.192               0.000 altera_reserved_tck  " "   12.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 altera_reserved_tck  " "    0.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.993 " "Worst-case recovery slack is 14.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.993               0.000 altera_reserved_tck  " "   14.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 altera_reserved_tck  " "    1.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.784 " "Worst-case minimum pulse width slack is 15.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.784               0.000 altera_reserved_tck  " "   15.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669974491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974491 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.391 ns " "Worst Case Available Settling Time: 62.391 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669974511 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974511 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479669974521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669974561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669976671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk " "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479669976851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669976851 "|lab4top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669976961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.403 " "Worst-case setup slack is 12.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669976981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669976981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.403               0.000 altera_reserved_tck  " "   12.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669976981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669976981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669976991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669976991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 altera_reserved_tck  " "    0.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669976991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669976991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.115 " "Worst-case recovery slack is 15.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.115               0.000 altera_reserved_tck  " "   15.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669977001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.946 " "Worst-case removal slack is 0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 altera_reserved_tck  " "    0.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669977011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.801 " "Worst-case minimum pulse width slack is 15.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.801               0.000 altera_reserved_tck  " "   15.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669977011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669977011 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.477 ns " "Worst Case Available Settling Time: 62.477 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669977031 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669977031 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479669977041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669977211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979201 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk " "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479669979371 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979371 "|lab4top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.053 " "Worst-case setup slack is 14.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.053               0.000 altera_reserved_tck  " "   14.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 altera_reserved_tck  " "    0.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.936 " "Worst-case recovery slack is 15.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.936               0.000 altera_reserved_tck  " "   15.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.534 " "Worst-case removal slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 altera_reserved_tck  " "    0.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.775 " "Worst-case minimum pulse width slack is 15.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.775               0.000 altera_reserved_tck  " "   15.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979531 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.662 ns " "Worst Case Available Settling Time: 63.662 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979551 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979551 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479669979561 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk " "Register lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479669979791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979791 "|lab4top|clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.362 " "Worst-case setup slack is 14.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.362               0.000 altera_reserved_tck  " "   14.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.011 " "Worst-case hold slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 altera_reserved_tck  " "    0.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.030 " "Worst-case recovery slack is 16.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.030               0.000 altera_reserved_tck  " "   16.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.466 " "Worst-case removal slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 altera_reserved_tck  " "    0.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.792 " "Worst-case minimum pulse width slack is 15.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.792               0.000 altera_reserved_tck  " "   15.792               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479669979951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979951 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.885 ns " "Worst Case Available Settling Time: 63.885 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1479669979971 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669979971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669981201 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669981201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1309 " "Peak virtual memory: 1309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479669981321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 11:26:21 2016 " "Processing ended: Sun Nov 20 11:26:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479669981321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479669981321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479669981321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669981321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479669982581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479669982581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 11:26:22 2016 " "Processing started: Sun Nov 20 11:26:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479669982581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479669982581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479669982581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1479669983681 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1479669984491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab4.vo C:/nios/simulation/modelsim/ simulation " "Generated file lab4.vo in folder \"C:/nios/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479669984991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479669986061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 11:26:26 2016 " "Processing ended: Sun Nov 20 11:26:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479669986061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479669986061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479669986061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479669986061 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479669986731 ""}
