Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 09:24:15 2025
| Host         : DESKTOP-J99RCCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_top_timing_summary_routed.rpt -pb my_top_timing_summary_routed.pb -rpx my_top_timing_summary_routed.rpx -warn_on_violation
| Design       : my_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.638        0.000                      0                  262        0.185        0.000                      0                  262        4.500        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.638        0.000                      0                  262        0.185        0.000                      0                  262        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 u_stopwatch_core/min_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 2.429ns (44.793%)  route 2.994ns (55.207%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.562     5.083    u_stopwatch_core/CLK
    SLICE_X56Y17         FDCE                                         r  u_stopwatch_core/min_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  u_stopwatch_core/min_count_reg[5]/Q
                         net (fo=11, routed)          1.650     7.251    u_stopwatch_core/min_count[5]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.375 r  u_stopwatch_core/seg_data1__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.375    u_btn_command_controller/seg_data_reg[9]_i_2_1[1]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.953 r  u_btn_command_controller/seg_data1__0_carry__0/O[2]
                         net (fo=2, routed)           0.324     8.278    u_btn_command_controller/min_count_reg[4][2]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.301     8.579 r  u_btn_command_controller/seg_data[13]_i_4/O
                         net (fo=1, routed)           0.000     8.579    u_stopwatch_core/seg_data_reg[13]_0[1]
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.157 r  u_stopwatch_core/seg_data_reg[13]_i_2/O[2]
                         net (fo=1, routed)           1.019    10.176    u_btn_command_controller/seg_data_reg[13]_6[6]
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.330    10.506 r  u_btn_command_controller/seg_data[12]_i_1/O
                         net (fo=1, routed)           0.000    10.506    u_btn_command_controller/seg_data[12]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  u_btn_command_controller/seg_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.503    14.844    u_btn_command_controller/CLK
    SLICE_X59Y23         FDCE                                         r  u_btn_command_controller/seg_data_reg[12]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.144    u_btn_command_controller/seg_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 u_stopwatch_core/min_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.694ns (51.737%)  route 2.513ns (48.263%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.562     5.083    u_stopwatch_core/CLK
    SLICE_X56Y17         FDCE                                         r  u_stopwatch_core/min_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  u_stopwatch_core/min_count_reg[4]/Q
                         net (fo=12, routed)          1.202     6.803    u_stopwatch_core/min_count[4]
    SLICE_X54Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.927 r  u_stopwatch_core/seg_data1__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.927    u_btn_command_controller/S[1]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.460 r  u_btn_command_controller/seg_data1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.460    u_btn_command_controller/seg_data1__0_carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.679 r  u_btn_command_controller/seg_data1__0_carry__0/O[0]
                         net (fo=2, routed)           0.477     8.156    u_btn_command_controller/seg_data1[9]
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.295     8.451 r  u_btn_command_controller/seg_data[9]_i_3/O
                         net (fo=1, routed)           0.000     8.451    u_btn_command_controller/seg_data[9]_i_3_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.827 r  u_btn_command_controller/seg_data_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.827    u_stopwatch_core/CO[0]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.150 r  u_stopwatch_core/seg_data_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.494     9.644    u_btn_command_controller/seg_data_reg[13]_6[5]
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.306     9.950 r  u_btn_command_controller/seg_data[11]_i_1/O
                         net (fo=1, routed)           0.340    10.290    u_btn_command_controller/seg_data[11]_i_1_n_0
    SLICE_X59Y22         FDCE                                         r  u_btn_command_controller/seg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.504    14.845    u_btn_command_controller/CLK
    SLICE_X59Y22         FDCE                                         r  u_btn_command_controller/seg_data_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)       -0.067    15.003    u_btn_command_controller/seg_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/stopwatch_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.788ns (17.160%)  route 3.804ns (82.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.825     8.709    u_btn_command_controller/stopwatch_count_reg[12]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.146     8.855 r  u_btn_command_controller/stopwatch_count[12]_i_1/O
                         net (fo=13, routed)          0.809     9.664    u_stopwatch_core/E[0]
    SLICE_X58Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.503    14.844    u_stopwatch_core/CLK
    SLICE_X58Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[11]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDCE (Setup_fdce_C_CE)      -0.409    14.660    u_stopwatch_core/stopwatch_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/stopwatch_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.788ns (17.160%)  route 3.804ns (82.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.825     8.709    u_btn_command_controller/stopwatch_count_reg[12]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.146     8.855 r  u_btn_command_controller/stopwatch_count[12]_i_1/O
                         net (fo=13, routed)          0.809     9.664    u_stopwatch_core/E[0]
    SLICE_X58Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.503    14.844    u_stopwatch_core/CLK
    SLICE_X58Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDCE (Setup_fdce_C_CE)      -0.409    14.660    u_stopwatch_core/stopwatch_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.792ns (17.810%)  route 3.655ns (82.190%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.697     8.581    u_stopwatch_core/clear_reg
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.150     8.731 r  u_stopwatch_core/sec_count[12]_i_1/O
                         net (fo=13, routed)          0.789     9.519    u_stopwatch_core/sec_count[12]_i_1_n_0
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.437    14.778    u_stopwatch_core/CLK
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[10]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDCE (Setup_fdce_C_CE)      -0.400    14.617    u_stopwatch_core/sec_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.792ns (17.810%)  route 3.655ns (82.190%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.697     8.581    u_stopwatch_core/clear_reg
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.150     8.731 r  u_stopwatch_core/sec_count[12]_i_1/O
                         net (fo=13, routed)          0.789     9.519    u_stopwatch_core/sec_count[12]_i_1_n_0
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.437    14.778    u_stopwatch_core/CLK
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[11]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDCE (Setup_fdce_C_CE)      -0.400    14.617    u_stopwatch_core/sec_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.792ns (17.810%)  route 3.655ns (82.190%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.697     8.581    u_stopwatch_core/clear_reg
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.150     8.731 r  u_stopwatch_core/sec_count[12]_i_1/O
                         net (fo=13, routed)          0.789     9.519    u_stopwatch_core/sec_count[12]_i_1_n_0
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.437    14.778    u_stopwatch_core/CLK
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[12]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDCE (Setup_fdce_C_CE)      -0.400    14.617    u_stopwatch_core/sec_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.792ns (17.810%)  route 3.655ns (82.190%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.697     8.581    u_stopwatch_core/clear_reg
    SLICE_X56Y18         LUT2 (Prop_lut2_I0_O)        0.150     8.731 r  u_stopwatch_core/sec_count[12]_i_1/O
                         net (fo=13, routed)          0.789     9.519    u_stopwatch_core/sec_count[12]_i_1_n_0
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.437    14.778    u_stopwatch_core/CLK
    SLICE_X54Y23         FDCE                                         r  u_stopwatch_core/sec_count_reg[9]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDCE (Setup_fdce_C_CE)      -0.400    14.617    u_stopwatch_core/sec_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/stopwatch_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.788ns (17.767%)  route 3.647ns (82.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.825     8.709    u_btn_command_controller/stopwatch_count_reg[12]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.146     8.855 r  u_btn_command_controller/stopwatch_count[12]_i_1/O
                         net (fo=13, routed)          0.653     9.507    u_stopwatch_core/E[0]
    SLICE_X55Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.437    14.778    u_stopwatch_core/CLK
    SLICE_X55Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[10]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.409    14.608    u_stopwatch_core/stopwatch_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/stopwatch_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.788ns (17.767%)  route 3.647ns (82.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.551     5.072    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  u_btn_command_controller/clear_reg/Q
                         net (fo=29, routed)          2.170     7.760    u_stopwatch_core/w_clear
    SLICE_X54Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  u_stopwatch_core/ms10_counter[6]_i_1/O
                         net (fo=30, routed)          0.825     8.709    u_btn_command_controller/stopwatch_count_reg[12]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.146     8.855 r  u_btn_command_controller/stopwatch_count[12]_i_1/O
                         net (fo=13, routed)          0.653     9.507    u_stopwatch_core/E[0]
    SLICE_X55Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.437    14.778    u_stopwatch_core/CLK
    SLICE_X55Y23         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[12]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.409    14.608    u_stopwatch_core/stopwatch_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_btn_command_controller/prev_btnR_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/clear_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.553     1.436    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/prev_btnR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.148     1.584 f  u_btn_command_controller/prev_btnR_reg/Q
                         net (fo=1, routed)           0.059     1.643    u_my_btn_debounce/prev_btnR
    SLICE_X54Y24         LUT2 (Prop_lut2_I1_O)        0.098     1.741 r  u_my_btn_debounce/clear_i_1/O
                         net (fo=1, routed)           0.000     1.741    u_btn_command_controller/clear0
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.821     1.948    u_btn_command_controller/CLK
    SLICE_X54Y24         FDCE                                         r  u_btn_command_controller/clear_reg/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDCE (Hold_fdce_C_D)         0.120     1.556    u_btn_command_controller/clear_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.586     1.469    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X63Y29         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/Q
                         net (fo=3, routed)           0.127     1.737    u_fnd_controller/u_fnd_digit_select/r_digit_sel[0]
    SLICE_X63Y29         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.855     1.982    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X63Y29         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.070     1.539    u_fnd_controller/u_fnd_digit_select/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_btn_command_controller/prev_btnL_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/r_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.467    u_btn_command_controller/CLK
    SLICE_X59Y21         FDCE                                         r  u_btn_command_controller/prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  u_btn_command_controller/prev_btnL_reg/Q
                         net (fo=4, routed)           0.069     1.664    u_btn_command_controller/prev_btnL
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.099     1.763 r  u_btn_command_controller/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    u_btn_command_controller/r_mode[1]_i_1_n_0
    SLICE_X59Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.852     1.979    u_btn_command_controller/CLK
    SLICE_X59Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.091     1.558    u_btn_command_controller/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_stopwatch_core/stopwatch_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.335%)  route 0.138ns (42.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.467    u_stopwatch_core/CLK
    SLICE_X58Y22         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_stopwatch_core/stopwatch_count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.747    u_btn_command_controller/seg_data_reg[12]_3[6]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  u_btn_command_controller/seg_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    u_btn_command_controller/seg_data[6]_i_1_n_0
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/seg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.852     1.979    u_btn_command_controller/CLK
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/seg_data_reg[6]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.092     1.573    u_btn_command_controller/seg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_stopwatch_core/stopwatch_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/seg_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.868%)  route 0.141ns (43.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.467    u_stopwatch_core/CLK
    SLICE_X58Y22         FDCE                                         r  u_stopwatch_core/stopwatch_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_stopwatch_core/stopwatch_count_reg[5]/Q
                         net (fo=3, routed)           0.141     1.749    u_btn_command_controller/seg_data_reg[12]_3[5]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.794 r  u_btn_command_controller/seg_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    u_btn_command_controller/seg_data[5]_i_1_n_0
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/seg_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.852     1.979    u_btn_command_controller/CLK
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/seg_data_reg[5]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.092     1.573    u_btn_command_controller/seg_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_stopwatch_core/min_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/min_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.589%)  route 0.148ns (41.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.562     1.445    u_stopwatch_core/CLK
    SLICE_X56Y17         FDCE                                         r  u_stopwatch_core/min_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_stopwatch_core/min_count_reg[2]/Q
                         net (fo=13, routed)          0.148     1.757    u_stopwatch_core/min_count_reg[2]_0[2]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  u_stopwatch_core/min_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    u_stopwatch_core/min_count[3]_i_1_n_0
    SLICE_X56Y19         FDCE                                         r  u_stopwatch_core/min_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.827     1.954    u_stopwatch_core/CLK
    SLICE_X56Y19         FDCE                                         r  u_stopwatch_core/min_count_reg[3]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.121     1.578    u_stopwatch_core/min_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/r_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.467    u_btn_command_controller/CLK
    SLICE_X59Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=21, routed)          0.144     1.752    u_btn_command_controller/r_mode[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  u_btn_command_controller/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    u_btn_command_controller/r_mode[0]_i_1_n_0
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.852     1.979    u_btn_command_controller/CLK
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.092     1.572    u_btn_command_controller/r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_btn_command_controller/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/r_mode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.584     1.467    u_btn_command_controller/CLK
    SLICE_X59Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_btn_command_controller/r_mode_reg[1]/Q
                         net (fo=21, routed)          0.143     1.751    u_btn_command_controller/r_mode[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  u_btn_command_controller/r_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_btn_command_controller/r_mode[2]_i_1_n_0
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.852     1.979    u_btn_command_controller/CLK
    SLICE_X58Y21         FDCE                                         r  u_btn_command_controller/r_mode_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.091     1.571    u_btn_command_controller/r_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_btn_command_controller/stop_idle_sec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/stop_idle_sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.586     1.469    u_btn_command_controller/CLK
    SLICE_X60Y19         FDRE                                         r  u_btn_command_controller/stop_idle_sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  u_btn_command_controller/stop_idle_sec_reg[5]/Q
                         net (fo=2, routed)           0.149     1.782    u_btn_command_controller/stop_idle_sec_reg[5]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  u_btn_command_controller/stop_idle_sec[5]_i_3/O
                         net (fo=1, routed)           0.000     1.827    u_btn_command_controller/p_0_in__0[5]
    SLICE_X60Y19         FDRE                                         r  u_btn_command_controller/stop_idle_sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.854     1.981    u_btn_command_controller/CLK
    SLICE_X60Y19         FDRE                                         r  u_btn_command_controller/stop_idle_sec_reg[5]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121     1.590    u_btn_command_controller/stop_idle_sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_stopwatch_core/min_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/min_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.214%)  route 0.177ns (45.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.562     1.445    u_stopwatch_core/CLK
    SLICE_X56Y17         FDCE                                         r  u_stopwatch_core/min_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_stopwatch_core/min_count_reg[2]/Q
                         net (fo=13, routed)          0.177     1.786    u_stopwatch_core/min_count_reg[2]_0[2]
    SLICE_X56Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  u_stopwatch_core/min_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_stopwatch_core/min_count[4]_i_1_n_0
    SLICE_X56Y17         FDCE                                         r  u_stopwatch_core/min_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.829     1.956    u_stopwatch_core/CLK
    SLICE_X56Y17         FDCE                                         r  u_stopwatch_core/min_count_reg[4]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.120     1.565    u_stopwatch_core/min_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   u_btn_command_controller/clear_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   u_btn_command_controller/led_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   u_btn_command_controller/led_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   u_btn_command_controller/prev_btnC_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   u_btn_command_controller/prev_btnL_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   u_btn_command_controller/prev_btnR_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   u_btn_command_controller/r_mode_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg_lopt_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_command_controller/clear_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_command_controller/clear_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   u_btn_command_controller/led_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   u_btn_command_controller/led_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   u_btn_command_controller/led_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   u_btn_command_controller/led_reg[14]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg_lopt_replica/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u_btn_command_controller/anim_mode_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_command_controller/clear_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   u_btn_command_controller/clear_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   u_btn_command_controller/led_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   u_btn_command_controller/led_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   u_btn_command_controller/led_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   u_btn_command_controller/led_reg[14]/C



