Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Thu Apr  7 07:55:49 2022
| Host              : EUL10-797V3J3 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ../reports/post_synth_timing_summary.rpt
| Design            : aes_engine_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1049)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (824)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1049)
---------------------------
 There are 1049 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (824)
--------------------------------------------------
 There are 824 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.218        0.000                      0                15209       -0.045      -21.624                    797                15209        1.124        0.000                       0                  6176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
board_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk           0.218        0.000                      0                15209       -0.045      -21.624                    797                15209        1.124        0.000                       0                  6176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :          797  Failing Endpoints,  Worst Slack       -0.045ns,  Total Violation      -21.624ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 u_top/u_key_expansion/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by board_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            u_top/u_key_expansion/gen_192[8].g_function_input_192_reg[7]_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by board_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (board_clk rise@3.333ns - board_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.221ns (47.271%)  route 1.362ns (52.729%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 6.268 - 3.333 ) 
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.050     0.444    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.444 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.605    clk_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.633 r  clk_s_BUFG_inst/O
                         net (fo=6176, unplaced)      2.584     3.217    u_top/u_key_expansion/i_clk
                         RAMB18E2                                     r  u_top/u_key_expansion/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.932     4.149 r  u_top/u_key_expansion/sel__1/DOUTADOUT[0]
                         net (fo=17, unplaced)        0.249     4.398    u_top/u_key_expansion/sel__1_n_47
                         LUT6 (Prop_LUT6_I0_O)        0.149     4.547 r  u_top/u_key_expansion/o_expanded_key[7][96]_INST_0_i_1/O
                         net (fo=16, unplaced)        0.269     4.816    u_top/u_key_expansion/o_expanded_key[7][96]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.035     4.851 r  u_top/u_key_expansion/o_expanded_key[10][96]_INST_0_i_5/O
                         net (fo=2, unplaced)         0.225     5.076    u_top/u_key_expansion/o_expanded_key[10][96]_INST_0_i_5_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.035     5.111 r  u_top/u_key_expansion/o_expanded_key[10][96]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.250     5.361    u_top/u_key_expansion/p_56_in[0]
                         LUT6 (Prop_LUT6_I3_O)        0.035     5.396 r  u_top/u_key_expansion/o_expanded_key[11][96]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.225     5.621    u_top/u_key_expansion/o_expanded_key[11][96]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.035     5.656 r  u_top/u_key_expansion/gen_192[8].g_function_input_192_reg[7]_rep_i_8/O
                         net (fo=1, unplaced)         0.144     5.800    u_top/u_key_expansion/gen_192[8].g_function_input_192_reg[7]_rep_i_8_n_0
                         RAMB18E2                                     r  u_top/u_key_expansion/gen_192[8].g_function_input_192_reg[7]_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  i_clk_p (IN)
                         net (fo=0)                   0.000     3.333    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      0.299     3.632 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.040     3.672    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.672 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.805    clk_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.829 r  clk_s_BUFG_inst/O
                         net (fo=6176, unplaced)      2.439     6.268    u_top/u_key_expansion/i_clk
                         RAMB18E2                                     r  u_top/u_key_expansion/gen_192[8].g_function_input_192_reg[7]_rep/CLKARDCLK
                         clock pessimism              0.137     6.405    
                         clock uncertainty           -0.035     6.370    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.352     6.018    u_top/u_key_expansion/gen_192[8].g_function_input_192_reg[7]_rep
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 u_top/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by board_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      0.154     0.154 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.040     0.194    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.194 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.260    clk_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.277 r  clk_s_BUFG_inst/O
                         net (fo=6176, unplaced)      1.114     1.391    u_top/i_clk
                         FDRE                                         r  u_top/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.430 r  u_top/addra_reg[5]/Q
                         net (fo=8, unplaced)         0.067     1.497    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ADDRA[5]
                         RAMB18E2                                     r  u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUFGDS/I
                         DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                                                      0.251     0.251 r  CLK_IBUFGDS/DIFFINBUF_INST/O
                         net (fo=1, unplaced)         0.050     0.301    CLK_IBUFGDS/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.301 r  CLK_IBUFGDS/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.384    clk_s
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.403 r  clk_s_BUFG_inst/O
                         net (fo=6176, unplaced)      1.259     1.662    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CLKA
                         RAMB18E2                                     r  u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.126     1.536    
                         RAMB18E2 (Hold_RAMB18E2_CLKARDCLK_ADDRARDADDR[9])
                                                      0.006     1.542    u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                 -0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { i_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124                u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK



