After:
regfile status:
x1	 = 0	x2	 = 0	x3	 = 0	x4	 = 0	x5	 = 0	
x6	 = 0	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:

-----------------------------1------------------------------
pc = 0
instr = addi x2, x0, 80
regfile status:
x1	 = 0	x2	 = 0	x3	 = 0	x4	 = 0	x5	 = 0	
x6	 = 0	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 16 id_rs2_rdata = 0
id_imm = 80
id_rd_wen = 1 id_rd_idx = 2
ex_alu_res = 80
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 0	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 0	
x6	 = 0	x7	 = 0	[x8	 = 0]	x9	 = 0	x10	 = 0	

memory status:

-----------------------------2------------------------------
pc = 4
instr = jal x1, main
regfile status:
x1	 = 0	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 0	
x6	 = 0	x7	 = 0	[x8	 = 0]	x9	 = 0	x10	 = 0	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 8 id_rs2_rdata = 0
id_imm = 8
id_rd_wen = 1 id_rd_idx = 1
ex_alu_res = 8
ex_mem_addr = 8
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 0]	
x6	 = 0	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 0]	
x6	 = 0	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 0
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 0]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 0]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 0
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 0	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:
ram[80]	: 0	 -> 11	| 
-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------6------------------------------
pc = 20
instr = add  x10, x5, x6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 5 id_rs1_rdata = 5
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 0
id_rd_wen = 1 id_rd_idx = 10
ex_alu_res = 11
ex_mem_addr = 11
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------7------------------------------
pc = 24
instr = ret
regfile status:
[x1	 = 8]	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 1 id_rs1_rdata = 8
id_rs2_idx = 0 id_rs2_rdata = 0
id_imm = 0
id_rd_wen = 1 id_rd_idx = 0
ex_alu_res = 28
ex_mem_addr = 28
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:

-----------------------------3------------------------------
pc = 8
instr = sb x10, 0(x2)
regfile status:
x1	 = 8	[x2	 = 80]	x3	 = 0	x4	 = 0	x5	 = 5	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	[x10	 = 11]	

memory status:


id_rs1_idx = 2 id_rs1_rdata = 80
id_rs2_idx = 10 id_rs2_rdata = 11
id_imm = 0
id_rd_wen = 0 id_rd_idx = 0
ex_alu_res = 0
ex_mem_addr = 80
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------4------------------------------
pc = 12
instr = addi x5,  x0, 5
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	[x5	 = 5]	
x6	 = 6	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 5 id_rs2_rdata = 5
id_imm = 5
id_rd_wen = 1 id_rd_idx = 5
ex_alu_res = 5
ex_mem_addr = 5
ex_branch_jump = 0
mem_rdata = 0

After:
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:

-----------------------------5------------------------------
pc = 16
instr = addi x6,  x0, 6
regfile status:
x1	 = 8	x2	 = 80	x3	 = 0	x4	 = 0	x5	 = 5	
[x6	 = 6]	x7	 = 0	x8	 = 0	x9	 = 0	x10	 = 11	

memory status:


id_rs1_idx = 0 id_rs1_rdata = 0
id_rs2_idx = 6 id_rs2_rdata = 6
id_imm = 6
id_rd_wen = 1 id_rd_idx = 6
ex_alu_res = 6
ex_mem_addr = 6
ex_branch_jump = 0
mem_rdata = 0

