--------------- Build Started: 03/13/2015 17:37:13 Project: Design01, Configuration: ARM GCC 4.7.3 Debug ---------------
cydsfit.exe "-.appdatapath" "C:\Users\devdev\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Design01.cyprj" "-d" "CY8C5868AXI-LP035" "-s" "G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\Generated_Source\PSoC5" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=LE"
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
cyelftool.exe -S "G:\PSoc program\DskyTroostite1.0v\Design01\Design01.cydsn\CortexM3\ARM_GCC_473\Debug\Design01.elf"
Flash used: 11614 of 262144 bytes (4.4%).
SRAM used: 21093 of 65536 bytes (32.2%).
--------------- Build Succeeded: 03/13/2015 17:38:46 ---------------
