# Hardware-Accelerated-Video-Compression-using-DCT
Individual Contribution to my CPEN 391 final project. I developed the video frame capture system for the D8M, created Avalon slaves for hardware-software interfacing and the DCT hardware accelerator

[![Screenshot-2022-05-05-105416.png](https://i.postimg.cc/VvX8bWxc/Screenshot-2022-05-05-105416.png)](https://postimg.cc/QKNP21N6)

# Frame capture on the D8M system diagram:
[![Screenshot-2022-05-05-105446.png](https://i.postimg.cc/vHdMwCn8/Screenshot-2022-05-05-105446.png)](https://postimg.cc/rzg7Sng7)

# Finite State Machine for the video frame retreival
[![Screenshot-2022-05-05-105507.png](https://i.postimg.cc/dQGP6nxb/Screenshot-2022-05-05-105507.png)](https://postimg.cc/6T6m5Vwc)

# Avalon Memory Mapped Master-Slave interface to move video frames between Hardware-Software
[![Screenshot-2022-05-05-105522.png](https://i.postimg.cc/c4Zqbwqr/Screenshot-2022-05-05-105522.png)](https://postimg.cc/PN6FLL5j)

# Example Signaltap instance to show signals of the FSM
[![Screenshot-2022-05-05-105538.png](https://i.postimg.cc/wjfSMr1m/Screenshot-2022-05-05-105538.png)](https://postimg.cc/PCD6F2zX)

# DCT algorithm implemented in Hardware
[![Screenshot-2022-05-05-105554.png](https://i.postimg.cc/W406CFc1/Screenshot-2022-05-05-105554.png)](https://postimg.cc/QBxTWMM2)

# DCT hardware accelerator Data flow diagram
[![Screenshot-2022-05-05-105606.png](https://i.postimg.cc/ZRcPYGRk/Screenshot-2022-05-05-105606.png)](https://postimg.cc/VrJ0DHn4)

# Combinational logic for the 1D 8x8 DCT in hardware
[![Screenshot-2022-05-05-105619.png](https://i.postimg.cc/ryfGB23x/Screenshot-2022-05-05-105619.png)](https://postimg.cc/c68832sL)


