*$
*****************************************************************************
* (C) Copyright 2020 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS7B85-Q1
* Date: 30OCT2020
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.s003
* EVM Order Number:
* EVM Users Guide:
* Datasheet:
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Start-up behaviour is modeled
*      b. Line transients 
*      c. Load transients
*      d. Current Limit and current foldback is modeled
*      e. PSRR is modeled only till 1st pole and 1st Zero (Model limitation)
* 2. Quiescent current, noise characteristics and temperature effects are not modeled
*****************************************************************************

.SUBCKT TPS7B85-Q1_TRANS EN GND VIN VOUT FB SI SO DELAY PG PGADJ
R_R2         FB VOUT  2k TC=0,0 
R_R1         0 VOUT  {5/1u} TC=0,0 
R_R3         0 FB  1k TC=0,0 
C_C1         0 VOUT  1u  TC=0,0 
C_C2         0 VIN  1u  TC=0,0 
V_V1         VIN 0  
+PWL 0 0 100u 0 500u 5.5 1.6m 5.5 2m 4.5 
R_R4         SI VIN  10.2k TC=0,0 
R_R5         0 SI  4k TC=0,0 
X_TPS7B85_delay_U5         TPS7B85_delay_N25799 TPS7B85_N926652
+  TPS7B85_delay_N25767 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_TPS7B85_delay_C2         0 TPS7B85_delay_N25471  2n  
X_TPS7B85_delay_U7         TPS7B85_delay_N25759 TPS7B85_N926652
+  TPS7B85_delay_N25771 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_TPS7B85_delay_R2         TPS7B85_delay_N25471 TPS7B85_delay_N25767  2k  
X_TPS7B85_delay_S1    TPS7B85_delay_N25783 0 TPS7B85_N926708 0
+  Delay_TPS7B85_delay_S1 
X_TPS7B85_delay_U13         TPS7B85_delay_N25799 TPS7B85_delay_N25591
+  TPS7B85_N926708 TPS7B85_delay_N25547 COMP_BOB
R_TPS7B85_delay_R1         TPS7B85_delay_N25707 TPS7B85_N926708  100  
V_TPS7B85_delay_V3         TPS7B85_delay_N25591 0 0.2Vdc
X_TPS7B85_delay_U9         TPS7B85_delay_N25471 TPS7B85_delay_N25767 D_D1
C_TPS7B85_delay_C1         0 TPS7B85_delay_N25707  2p  
C_TPS7B85_delay_C3         0 TPS7B85_delay_N32866  200p  
R_TPS7B85_delay_R3         TPS7B85_delay_N32866 TPS7B85_BG  2000k  
X_TPS7B85_delay_U12         TPS7B85_delay_N25933 VOUT TPS7B85_delay_N32866
+  TPS7B85_delay_N25547 COMP_BOB
V_TPS7B85_delay_V1         TPS7B85_delay_N25547 0 0.1Vdc
X_TPS7B85_delay_U11         TPS7B85_delay_N29138 TPS7B85_delay_N25783
+  TPS7B85_delay_N25771 TPS7B85_delay_N25471 TPS7B85_delay_N25771 DLATCH_BOB
+  PARAMS: VTHRESH=0.5
X_TPS7B85_delay_U10         TPS7B85_RESET TPS7B85_delay_N25759 TPS7B85_N926652
+  TPS7B85_delay_N25933 TPS7B85_N926652 DLATCH_BOB PARAMS: VTHRESH=0.5
G_TPS7B85_delay_G1         VOUT TPS7B85_N926708 TPS7B85_delay_N29138 0 310n
E_TPS7B85_E10         TPS7B85_N864140 0 VALUE { V(TPS7B85_N844292, 0) }
X_TPS7B85_U3         TPS7B85_DISCH_A TPS7B85_DISCH_B INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
M_TPS7B85_M3         SO TPS7B85_N926500 TPS7B85_N933778 TPS7B85_N933778 NMOS01 
+           
V_TPS7B85_U1_V5         TPS7B85_U1_EN_HYS 0 {EHYS}
E_TPS7B85_U1_E1         TPS7B85_U1_DROP 0 TABLE { V(TPS7B85_LOAD, 0) } 
+ ( (100m,30m)(500m,150m) )
X_TPS7B85_U1_U15         TPS7B85_VIN_INT TPS7B85_U1_N08002 TPS7B85_U1_N08864
+  TPS7B85_U1_VIN_OK COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_TPS7B85_U1_U13         TPS7B85_EN_INT TPS7B85_U1_EN_IH TPS7B85_U1_EN_HYS
+  TPS7B85_U1_N08828 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_TPS7B85_U1_U12         TPS7B85_EN_OK TPS7B85_U1_N08828 D_D1
R_TPS7B85_U1_R2         0 TPS7B85_U1_N08110  1G  
E_TPS7B85_U1_ABM4         TPS7B85_U1_N08364 0 VALUE { V(TPS7B85_U1_N08530)  
+ * (ABS(V(TPS7B85_VOUT1)) + 1e-6)  
+ / (ABS(V(TPS7B85_V_FBK)) + 1e-6)  }
E_TPS7B85_U1_ABM5         TPS7B85_U1_N08482 0 VALUE { MIN(V(TPS7B85_U1_N08110),
+   
+ MAX(V(TPS7B85_VIN_INT) -0.3, 0))   }
X_TPS7B85_U1_U11         TPS7B85_U1_N08530 TPS7B85_U1_N08522 D_D1
R_TPS7B85_U1_R5         TPS7B85_U1_N18974 TPS7B85_V_INT  10 TC=0,0 
V_TPS7B85_U1_V6         TPS7B85_U1_EN_IH 0 {VENB}
C_TPS7B85_U1_C5         0 TPS7B85_U1_N08530  {0.1*TTRN/0.98} IC=0 TC=0,0 
E_TPS7B85_U1_E12         TPS7B85_U1_N18974 0 VALUE { V(TPS7B85_U1_N08482, 0) }
X_TPS7B85_U1_U16         TPS7B85_U1_N08828 TPS7B85_U1_N08622
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_TPS7B85_U1_V3         TPS7B85_U1_N08864 0 200m
C_TPS7B85_U1_C2         0 TPS7B85_U1_N08110  1n  
C_TPS7B85_U1_C3         0 TPS7B85_V_INT  1n  
R_TPS7B85_U1_R4         TPS7B85_U1_N08364 TPS7B85_U1_N08110  10 TC=0,0 
X_TPS7B85_U1_U14         TPS7B85_U1_N08828 TPS7B85_EN_OK BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=400u
G_TPS7B85_U1_ABMI1         TPS7B85_U1_N08522 TPS7B85_U1_N08530 VALUE { 
+ {IF(V(TPS7B85_EN_OK)>0.5 & V(TPS7B85_U1_VIN_OK)>0.5, 0.06, 0)}    }
V_TPS7B85_U1_V7         TPS7B85_U1_N08522 0 0.5175
E_TPS7B85_U1_ABM10         TPS7B85_DISCH 0 VALUE { if( V(TPS7B85_U1_VIN_OK) >
+  0.5 & V(TPS7B85_U1_N08622) >0.5,1,0)    }
V_TPS7B85_U1_V4         TPS7B85_U1_N08002 0 2.7
E_TPS7B85_E8         TPS7B85_VIN_INT 0 VALUE { V(VIN, 0) }
M_TPS7B85_M4         SO TPS7B85_N926500 VOUT VOUT PMOS01           
C_TPS7B85_C5         0 TPS7B85_N430319  0.01u  
R_TPS7B85_R14         TPS7B85_N906370 TPS7B85_N906376  1.5k TC=0,0 
C_TPS7B85_C6         0 TPS7B85_DISCH_A  1n  
E_TPS7B85_ABM1         TPS7B85_N844292 0 VALUE { {MIN(V(TPS7B85_N501262),
+  (V(TPS7B85_VZZ_INT)+(ILIM*ROUT)))}    }
E_TPS7B85_E6         TPS7B85_VOUT1 0 VALUE { V(VOUT, 0) }
X_TPS7B85_U12         TPS7B85_EN_OK TPS7B85_N926746 TPS7B85_N926652
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_TPS7B85_C3         0 TPS7B85_N926708  1u  TC=0,0 
X_TPS7B85_S3    TPS7B85_DISCH_B 0 TPS7B85_N440312 0 TPS7B84-Q1_TPS7B85_S3 
R_TPS7B85_R1         TPS7B85_VXX TPS7B85_N430319  {RINP}  
E_TPS7B85_E1         TPS7B85_EN_INT 0 VALUE { V(VIN, 0) }
C_TPS7B85_C4         0 TPS7B85_N855074  0.7u  
C_TPS7B85_C1         TPS7B85_VXX TPS7B85_N430319  {1/(6.28*RINP*POLE)}  
V_TPS7B85_V1         TPS7B85_N914573 TPS7B85_V_FBK 0.05Vdc
X_TPS7B85_F1    TPS7B85_N431149 TPS7B85_VZZ TPS7B85_N430319 TPS7B85_VYY
+  TPS7B84-Q1_TPS7B85_F1 
R_TPS7B85_R9         TPS7B85_N440312 VOUT  120  
R_TPS7B85_R7         TPS7B85_N430701 TPS7B85_DISCH_A  10 TC=0,0 
R_TPS7B85_R2         TPS7B85_V_INT TPS7B85_VXX  {PSRR*RINP}  
R_TPS7B85_R17         0 TPS7B85_N933778  100 TC=0,0 
X_TPS7B85_H2    TPS7B85_VZZ TPS7B85_N430233 TPS7B85_LOAD 0
+  TPS7B84-Q1_TPS7B85_H2 
E_TPS7B85_E9         TPS7B85_N501262 0 VALUE { V(TPS7B85_VXX, 0) }
C_TPS7B85_C7         TPS7B85_VXX TPS7B85_N906376  1n  
E_TPS7B85_ABM3         TPS7B85_N430701 0 VALUE { IF(V(TPS7B85_DISCH)>0.5,1,0)  
+   }
V_TPS7B85_V2         TPS7B85_N9268183 0 100mVdc
R_TPS7B85_R16         FB 0  1E6 TC=0,0 
R_TPS7B85_R15         TPS7B85_N864140 TPS7B85_VYY  10  
X_TPS7B85_S2    TPS7B85_N855074 0 VIN TPS7B85_N430319 TPS7B84-Q1_TPS7B85_S2 
R_TPS7B85_R5         TPS7B85_N431149 TPS7B85_VYY  {ROUT}  
E_TPS7B85_E7         TPS7B85_VZZ_INT 0 VALUE { V(TPS7B85_VZZ, 0) }
C_TPS7B85_C8         0 TPS7B85_VYY  1n  TC=0,0 
X_TPS7B85_U4         TPS7B85_N926746 SI TPS7B85_BG TPS7B85_N9268183 COMP_BOB
E_TPS7B85_E12         TPS7B85_N906370 0 TPS7B85_LOAD 0 -5
R_TPS7B85_bandgap_R2         TPS7B85_BG 0  1k  TC=0, -15n 
C_TPS7B85_bandgap_C1         TPS7B85_BG VIN  10p  
C_TPS7B85_bandgap_C2         0 TPS7B85_BG  320p  
G_TPS7B85_bandgap_G1         0 TPS7B85_BG TPS7B85_EN_OK 0 1.21m
R_TPS7B85_bandgap_R1         VIN TPS7B85_BG  1MEG  
E_TPS7B85_E11         TPS7B85_N914573 0 VALUE { V(FB, 0) }
R_TPS7B85_R10         VIN 0  1E6 TC=0,0 
X_TPS7B85_U11         TPS7B85_RESET TPS7B85_N926500 VOUT 0 INV_BOB PARAMS: 
+  VTHRESH=0.5
C_TPS7B85_C2         TPS7B85_VXX TPS7B85_V_INT  {1/(6.28*PSRR*RINP*ZERO*1)}  
R_TPS7B85_R8         TPS7B85_EN_OK TPS7B85_N855074  50 TC=0,0 
X_TPS7B85_S1    TPS7B85_DISCH_A 0 TPS7B85_N430233 VOUT TPS7B84-Q1_TPS7B85_S1 
X_TPS7B85_PG_U11         TPS7B85_PG_N16794320 TPS7B85_PG_N16794334 D_D1
V_TPS7B85_PG_V1         TPS7B85_PG_N15857450 0 0.5
X_TPS7B85_PG_U3         0 PG D_D1
X_TPS7B85_PG_U8         TPS7B85_PG_DELAY_IN TPS7B85_PG_N16828347 D_D1
X_TPS7B85_PG_U10         TPS7B85_PGADJ_INT TPS7B85_PG_N16791873
+  TPS7B85_PG_PG_COMP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_TPS7B85_PG_ABM9         TPS7B85_PG_VDLY 0 VALUE { MIN( V(TPS7B85_DELAY_INT),
+  V(TPS7B85_PG_DELAY_IN))    }
V_TPS7B85_PG_V2         TPS7B85_PG_N15857552 0 0.02423
X_TPS7B85_PG_S4    TPS7B85_PG_DISCH 0 TPS7B85_PG_DELAY_IN 0 PGOOD_TPS7B85_PG_S4
+  
G_TPS7B85_PG_ABM2I1         TPS7B85_PG_N16779606 N593586 VALUE {
+  IF(V(TPS7B85_EN_OK) > 0.5 & V(TPS7B85_PG_PG_DETECT) > 0.5, 1.5u, 0)    }
E_TPS7B85_PG_ABM11         TPS7B85_PG_DISCH 0 VALUE {
+  IF(V(TPS7B85_PG_N16794334) > 0.5, 1, 0)    }
X_TPS7B85_PG_U5         TPS7B85_PG_VDLY TPS7B85_PG_N15857674 TPS7B85_N948365
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_TPS7B85_PG_U4         N593586 TPS7B85_PG_N16779606 D_D1
X_TPS7B85_PG_S3    TPS7B85_N948365 0 PG 0 PGOOD_TPS7B85_PG_S3 
C_TPS7B85_PG_C4         TPS7B85_PG_N16794334 0  1n  
C_TPS7B85_PG_Cpar         TPS7B85_PG_DELAY_IN 0  0.5n  
X_TPS7B85_PG_S5    TPS7B85_PG_DISCH 0 N593586 0 PGOOD_TPS7B85_PG_S5 
V_TPS7B85_PG_V4         TPS7B85_PG_N16828347 0 2.8
R_TPS7B85_PG_R2         TPS7B85_PG_N16794334 TPS7B85_PG_N16794377  235k  
V_TPS7B85_PG_V3         TPS7B85_PG_N16779606 0 2.8
X_TPS7B85_PG_U7         TPS7B85_PG_N16794377 TPS7B85_PG_N16794320 D_D1
V_TPS7B85_PG_Vdly_th         TPS7B85_PG_N15857674 0 1V
X_TPS7B85_PG_U6         TPS7B85_V_FBK TPS7B85_PG_N15857450 TPS7B85_PG_N15857552
+  TPS7B85_PG_PG_DETECT COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_TPS7B85_PG_ABM2I2         TPS7B85_PG_N16828347 TPS7B85_PG_DELAY_IN VALUE {
+  IF(V(TPS7B85_PG_PG_DETECT) > 0.5 & V(TPS7B85_EN_OK) > 0.5, 5u, 0)    }
E_TPS7B85_PG_ABM10         TPS7B85_PG_N16794320 0 VALUE { IF(
+  V(TPS7B85_PGADJ_INT) > 0, V(TPS7B85_PG_PG_COMP), V(TPS7B85_PG_PG_DETECT))    }
V_TPS7B85_PG_Vpg_ref         TPS7B85_PG_N16791873 0 1V
C_TPS7B85_PG_Cpar1         N593586 0  10p  
E_TPS7B85_E14         TPS7B85_PGADJ_INT 0 VALUE { V(0, 0) }
E_TPS7B85_E17         TPS7B85_DELAY_INT 0 VALUE { V(N593586, 0) }
R_TPS7B85_R18         VOUT PG  10.2k TC=0,0 
R_R6         N586264 VOUT  10.2k TC=0,0 
R_R7         0 N586264  7k TC=0,0 
C_C3         0 N593586  50n  TC=0,0 
.PARAM  zero=0.1meg ehys=1.3 psrr=0.3m vref=0.65 zero2=100meg drop=350m
+  isc=755m ttrn=400u venb=2 pole=300 vout=5 ilim=0.22 rout=33m rinp=1e7 pole2=1k
.ends

.subckt Delay_TPS7B85_delay_S1 1 2 3 4  
S_TPS7B85_delay_S1         3 4 1 2 _TPS7B85_delay_S1
RS_TPS7B85_delay_S1         1 2 1G
.MODEL         _TPS7B85_delay_S1 VSWITCH Roff=1e8 Ron=1.0 Voff=0.0V Von=1.0V
.ends Delay_TPS7B85_delay_S1

.subckt TPS7B84-Q1_TPS7B85_S3 1 2 3 4  
S_TPS7B85_S3         3 4 1 2 _TPS7B85_S3
RS_TPS7B85_S3         1 2 1G
.MODEL         _TPS7B85_S3 VSWITCH Roff=1E9 Ron=0.1m Voff=0.2 Von=1
.ends TPS7B84-Q1_TPS7B85_S3

.subckt TPS7B84-Q1_TPS7B85_F1 1 2 3 4  
F_TPS7B85_F1         3 4 VF_TPS7B85_F1 1
VF_TPS7B85_F1         1 2 0V
.ends TPS7B84-Q1_TPS7B85_F1

.subckt TPS7B84-Q1_TPS7B85_H2 1 2 3 4  
H_TPS7B85_H2         3 4 VH_TPS7B85_H2 1
VH_TPS7B85_H2         1 2 0V
.ends TPS7B84-Q1_TPS7B85_H2

.subckt TPS7B84-Q1_TPS7B85_S2 1 2 3 4  
S_TPS7B85_S2         3 4 1 2 _TPS7B85_S2
RS_TPS7B85_S2         1 2 1G
.MODEL         _TPS7B85_S2 VSWITCH Roff=1k Ron=1 Voff=0.0V Von=0.8V
.ends TPS7B84-Q1_TPS7B85_S2

.subckt TPS7B84-Q1_TPS7B85_S1 1 2 3 4  
S_TPS7B85_S1         3 4 1 2 _TPS7B85_S1
RS_TPS7B85_S1         1 2 1G
.MODEL         _TPS7B85_S1 VSWITCH Roff=1E9 Ron=0.1u Voff=0.2 Von=1
.ends TPS7B84-Q1_TPS7B85_S1

.subckt PGOOD_TPS7B85_PG_S4 1 2 3 4  
S_TPS7B85_PG_S4         3 4 1 2 _TPS7B85_PG_S4
RS_TPS7B85_PG_S4         1 2 1G
.MODEL         _TPS7B85_PG_S4 VSWITCH Roff=1E9 Ron=700 Voff=0.8 Von=0.2
.ends PGOOD_TPS7B85_PG_S4

.subckt PGOOD_TPS7B85_PG_S3 1 2 3 4  
S_TPS7B85_PG_S3         3 4 1 2 _TPS7B85_PG_S3
RS_TPS7B85_PG_S3         1 2 1G
.MODEL         _TPS7B85_PG_S3 VSWITCH Roff=6E6 Ron=8 Voff=0.8 Von=0.2
.ends PGOOD_TPS7B85_PG_S3

.subckt PGOOD_TPS7B85_PG_S5 1 2 3 4  
S_TPS7B85_PG_S5         3 4 1 2 _TPS7B85_PG_S5
RS_TPS7B85_PG_S5         1 2 1G
.MODEL         _TPS7B85_PG_S5 VSWITCH Roff=1E9 Ron=700 Voff=0.8 Von=0.2
.ends PGOOD_TPS7B85_PG_S5

.SUBCKT DLATCH_BOB Q1 Q0 D CLK RST0 PARAMS: VTHRESH=0.5
E1 W 0 VALUE { IF( V(RST0) < {VTHRESH}, 0, IF( V(CLK) < {VTHRESH}, IF( V(D) > {VTHRESH}, 1, 0 ), IF( V(X) > {VTHRESH}, 1, 0 ) ) ) }
R1 W X 1
C1 X 0 1n
E2 Y 0 VALUE { IF( V(RST0) < {VTHRESH}, 0, IF( V(CLK) > {VTHRESH}, IF( V(X) > {VTHRESH}, 1, 0 ), IF( V(Z) > {VTHRESH}, 1, 0 ) ) ) }
R2 Y Z 1
C2 Z 0 1n
E3 Z1 0 VALUE { IF( V(Z) > {VTHRESH}, 1, 0 ) }
R3 Z1 Q1 1
C3 Q1 0 1n
E4 Z0 0 VALUE { IF( V(Z) > {VTHRESH}, 0, 1 ) }
R4 Z0 Q0 1
C4 Q0 0 1n
.ENDS DLATCH_BOB

.SUBCKT COMP_BOB VOUT VINP VINN VHYS
E_ABMGATE  YINT 0 VALUE {IF(V(VINP) + V(VOUT)*V(VHYS) > V(VINN), 1, 0)}
RINT YINT VOUT 1
CINT VOUT 0 1n
.ENDS COMP_BOB

.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN

.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D (IS = 1E-15 Rs = 0 N = 0.1 TT = 10p)
.ENDS D_D1

.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN

.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 1n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN

.SUBCKT INV_BOB A  Y VDD VSS PARAMS: VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {IF(V(A) > {VTHRESH}, V(VSS), V(VDD))}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BOB

.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n 
.ENDS INV_DELAY_BASIC_GEN

.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n 
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 10
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT RVAR 101 102 201 202 PARAMS: RREF=1
* 101 102 : Nodes between which variable resistance is placed
* 201 202 : Nodes to whose voltage the resistance is proportional
* Parameters : RREF = Reference value of the resistance
Rin 201 202 1G; Input resistance
R 301 0 {RREF}
Fcopy 0 301 VSNS 1; copy output current thru Z
Eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1; multiply VoverZ with Vctrl
VSNS 106 102 0; sense iout
.ENDS RVAR
*$

.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=250u 
VS VSUP 0 DC 1
r1 IN 0 1e11
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1G
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D(IS=1E-15 TT=10p Rs=0 N=0.1)
.ENDS SRLATCHRHP_BASIC_GEN
*$
.model PMOS01 PMOS
+ VTO     = -0.45
+ KP      = 6.277u
+ LAMBDA  = 0.001
+ TOX     = 20n
+ RS      = 40
*$
.model NMOS01 NMOS
+ VTO     = 0.47
+ KP      = 20.4u
+ LAMBDA  = 0.001
+ TOX     = 20n
+ RS      = 40
*$