// Seed: 3317409168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output tri1 id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_4 = -1;
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_7,
      id_7
  );
  assign id_2[1] = 1'b0;
endmodule
