<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="d:/Prager/KC705_DDS/Mixed/k7dsp_dds_mig/ila_1_example/ila_1_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="d830740ff37c4c5a85b7eb27a3ff623a"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/ila_1/ila_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1.xml"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_generic_mux.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_match.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_cfglut5.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_match_nodelay.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_rising_edge_detection.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_startup.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_cfglut6.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_cfglut7.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_async_transfer.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_chipscope_icon2xsdb_mstrbr_ver_inc.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_cfglut4.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_cs_ver_inc.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_xsdb_register_stat.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_xsdb_register_p2s.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_all_typeA.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_v8_1_defaults.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_lib_function.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_bufr.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_bscan.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_allx_typeA.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_allx_typeA_nodelay.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_async_edge_transfer.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_chipscope_xsdb_slave.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_xsdb_register_ctl.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_xsdb_interface_buffers.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_xsdb_register_stream.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_xsdb_slave_lib_v3_0/hdl/verilog/labtools_xsdb_slave_lib_v3_0_xsdb_register.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_v8_1_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_mux.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_min_area_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_getinit_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper_init.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_bindec.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_ecc_encoder.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_ecc_decoder.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_input_block.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_lib_function.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_cap_addrgen.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_axi_write_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_axi_regs_fwd.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_output_block.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_axi_read_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_axi_read_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_axi_write_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_register.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_reset_ctrl.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_cap_ctrl_legacy.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_trace_memory.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_trig_match.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_cap_sample_counter.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_top.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_cfglut8.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_ver_inc.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_cap_window_counter.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_core.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_adv_trigger_sequencer.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_counter.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_counter_match.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_fsm_memory_read.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila_trigger.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_v4_0/hdl/verilog/ila_v4_0_ila.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="synth/ila_1.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="constraints/ila.xdc"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_ver_inc.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="doc/ila_v4_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1_stub.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1.dcp"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="ila_1.veo"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="sim/ila_1.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_all_typeA_slice.v"/>
        <CompFileExtendedInfo CompFileName="ila_1.xci" FileRelPathName="labtools_general_components_lib_v2_0/hdl/verilog/cs_generic_memory_read.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ila_1/example_ila_1.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/ila_1/example_ila_1.v"/>
          <Attr Name="ImportTime" Val="1456950731"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ila_1/example_ila.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/ila_1/example_ila.txt"/>
          <Attr Name="ImportTime" Val="1456950731"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ila_1/xdc_ila.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/ila_1/xdc_ila.txt"/>
          <Attr Name="ImportTime" Val="1456950731"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="example_ila_1"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/ila_1/example_ila_1.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/ila_1/example_ila_1.xdc"/>
          <Attr Name="ImportTime" Val="1456950731"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/ila_1/example_tb_ila_1.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/ila_1/example_tb_ila_1.v"/>
          <Attr Name="ImportTime" Val="1456950731"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/ila_1/example_tb_top.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/ila_1/example_tb_top.txt"/>
          <Attr Name="ImportTime" Val="1456950731"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="example_tb_ila_1"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
