{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 10:56:11 2014 " "Info: Processing started: Mon Mar 10 10:56:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_top " "Info: Found entity 1: ps2_top" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_d.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_d " "Info: Found entity 1: vga_d" {  } { { "vga_d.v" "" { Text "D:/zhuangqiu/vga_d.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(298) " "Warning (10268): Verilog HDL information at VGA_display.v(298): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(481) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(481): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 481 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(489) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(489): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 489 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(498) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(498): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 498 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(508) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(508): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 508 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(517) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(517): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 517 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(525) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(525): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 525 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(534) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(534): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 534 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(544) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(544): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(553) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(553): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 553 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(561) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(561): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 561 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(570) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(570): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 570 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(580) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(580): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 580 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(589) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(589): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 589 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(597) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(597): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 597 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(606) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(606): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 606 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VGA_display.v(618) " "Warning (10090): Verilog HDL syntax warning at VGA_display.v(618): extra block comment delimiter characters /* within block comment" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 618 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A VGA_display.v(28) " "Info (10281): Verilog HDL Declaration information at VGA_display.v(28): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_display " "Info: Found entity 1: VGA_display" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sm " "Info: Found entity 1: VGA_sm" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_d.v(41) " "Critical Warning (10846): Verilog HDL Instantiation warning at vga_d.v(41): instance has no name" {  } { { "vga_d.v" "" { Text "D:/zhuangqiu/vga_d.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_d " "Info: Elaborating entity \"vga_d\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_top ps2_top:comb_154 " "Info: Elaborating entity \"ps2_top\" for hierarchy \"ps2_top:comb_154\"" {  } { { "vga_d.v" "comb_154" { Text "D:/zhuangqiu/vga_d.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wei ps2_top.v(16) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(16): object \"wei\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg ps2_top.v(17) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(17): object \"seg\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led ps2_top.v(18) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(18): object \"led\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(218) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(218): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 218 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(242) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(242): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 242 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sm VGA_sm:sm " "Info: Elaborating entity \"VGA_sm\" for hierarchy \"VGA_sm:sm\"" {  } { { "vga_d.v" "sm" { Text "D:/zhuangqiu/vga_d.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(48) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(49) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(49): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_display VGA_display:dis " "Info: Elaborating entity \"VGA_display\" for hierarchy \"VGA_display:dis\"" {  } { { "vga_d.v" "dis" { Text "D:/zhuangqiu/vga_d.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RGB4 VGA_display.v(22) " "Warning (10858): Verilog HDL warning at VGA_display.v(22): object RGB4 used but never assigned" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_display.v(41) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(41): truncated value with size 32 to match size of target (3)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGB5 VGA_display.v(57) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(57): variable \"RGB5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(50) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(50): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGB VGA_display.v(45) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(45): inferring latch(es) for variable \"RGB\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(151) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(151): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(153) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(153): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(161) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(161): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(163) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(163): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(204) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(204): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(206) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(206): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(213) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(213): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(215) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(215): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(250) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(250): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(252) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(252): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(254) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(254): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(262) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(262): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(264) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(264): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(266) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(266): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(275) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(275): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(277) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(277): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(279) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(279): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(285) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(285): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(287) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(287): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(289) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(289): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(302) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(302): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(303) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(303): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(316) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(316): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(323) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(323): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "board_cy VGA_display.v(298) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(298): inferring latch(es) for variable \"board_cy\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RGB4 0 VGA_display.v(22) " "Warning (10030): Net \"RGB4\" at VGA_display.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[0\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[0\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[1\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[1\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[2\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[2\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[3\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[3\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[4\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[4\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[5\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[5\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[6\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[6\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[7\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[7\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[8\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[8\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[9\] VGA_display.v(298) " "Info (10041): Inferred latch for \"board_cy\[9\]\" at VGA_display.v(298)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 298 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[0\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[1\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[2\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[3\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[3\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[4\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[4\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[5\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[5\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[6\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[6\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[7\] VGA_display.v(50) " "Info (10041): Inferred latch for \"RGB\[7\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult0\"" {  } { { "VGA_display.v" "Mult0" { Text "D:/zhuangqiu/VGA_display.v" 221 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult1\"" {  } { { "VGA_display.v" "Mult1" { Text "D:/zhuangqiu/VGA_display.v" 221 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult2\"" {  } { { "VGA_display.v" "Mult2" { Text "D:/zhuangqiu/VGA_display.v" 333 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult3\"" {  } { { "VGA_display.v" "Mult3" { Text "D:/zhuangqiu/VGA_display.v" 333 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult0\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 221 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 221 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Info: Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "D:/zhuangqiu/db/mult_g4t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[5\] " "Warning: Latch VGA_display:dis\|RGB\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[0\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[6\] " "Warning: Latch VGA_display:dis\|RGB\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[2\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[7\] " "Warning: Latch VGA_display:dis\|RGB\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[0\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[0\] " "Warning: Latch VGA_display:dis\|RGB\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[1\] " "Warning: Latch VGA_display:dis\|RGB\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[2\] " "Warning: Latch VGA_display:dis\|RGB\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[3\] " "Warning: Latch VGA_display:dis\|RGB\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|RGB\[4\] " "Warning: Latch VGA_display:dis\|RGB\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 37 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 3 -1 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 120 -1 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 176 -1 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 243 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ps2_byte\[7\] GND " "Warning (13410): Pin \"ps2_byte\[7\]\" is stuck at GND" {  } { { "vga_d.v" "" { Text "D:/zhuangqiu/vga_d.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/zhuangqiu/vga_d.map.smsg " "Info: Generated suppressed messages file D:/zhuangqiu/vga_d.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "771 " "Info: Implemented 771 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "740 " "Info: Implemented 740 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 10:56:17 2014 " "Info: Processing ended: Mon Mar 10 10:56:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
