<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>NAND_FLASH</design>
	<target_verilog>C:\Users\alimu\Music\Ali\NAND_FLASH_CORE\synthesis\NAND_FLASH.vm</target_verilog>
</SynplifyOutput>
