    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x02
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 1
LCD_LCDPort__1__MASK EQU 0x04
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 2
LCD_LCDPort__2__MASK EQU 0x08
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 3
LCD_LCDPort__3__MASK EQU 0x10
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 4
LCD_LCDPort__4__MASK EQU 0x20
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 5
LCD_LCDPort__5__MASK EQU 0x40
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 6
LCD_LCDPort__6__MASK EQU 0x80
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC7
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 7
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0xFE
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 1
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; ADC_SAR_bSAR_SEQ
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
ADC_SAR_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
ADC_SAR_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ADC_SAR_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB04_MSK
ADC_SAR_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SAR_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB04_ST

; ADC_SAR_FinalBuf
ADC_SAR_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_FinalBuf__PRIORITY EQU 2
ADC_SAR_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_SAR_IntClock
ADC_SAR_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_IntClock__INDEX EQU 0x00
ADC_SAR_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_IntClock__PM_ACT_MSK EQU 0x01
ADC_SAR_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_IntClock__PM_STBY_MSK EQU 0x01

; ADC_SAR_IRQ
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x01
ADC_SAR_IRQ__INTC_NUMBER EQU 0
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_SAR_ADC_SAR
ADC_SAR_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_TempBuf
ADC_SAR_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_TempBuf__PRIORITY EQU 2
ADC_SAR_TempBuf__TERMIN_EN EQU 0
ADC_SAR_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_TempBuf__TERMOUT1_SEL EQU 0

; Brake_1
Brake_1__0__MASK EQU 0x10
Brake_1__0__PC EQU CYREG_PRT3_PC4
Brake_1__0__PORT EQU 3
Brake_1__0__SHIFT EQU 4
Brake_1__AG EQU CYREG_PRT3_AG
Brake_1__AMUX EQU CYREG_PRT3_AMUX
Brake_1__BIE EQU CYREG_PRT3_BIE
Brake_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Brake_1__BYP EQU CYREG_PRT3_BYP
Brake_1__CTL EQU CYREG_PRT3_CTL
Brake_1__DM0 EQU CYREG_PRT3_DM0
Brake_1__DM1 EQU CYREG_PRT3_DM1
Brake_1__DM2 EQU CYREG_PRT3_DM2
Brake_1__DR EQU CYREG_PRT3_DR
Brake_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Brake_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Brake_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Brake_1__MASK EQU 0x10
Brake_1__PORT EQU 3
Brake_1__PRT EQU CYREG_PRT3_PRT
Brake_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Brake_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Brake_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Brake_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Brake_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Brake_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Brake_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Brake_1__PS EQU CYREG_PRT3_PS
Brake_1__SHIFT EQU 4
Brake_1__SLW EQU CYREG_PRT3_SLW

; Brake_2
Brake_2__0__MASK EQU 0x20
Brake_2__0__PC EQU CYREG_PRT3_PC5
Brake_2__0__PORT EQU 3
Brake_2__0__SHIFT EQU 5
Brake_2__AG EQU CYREG_PRT3_AG
Brake_2__AMUX EQU CYREG_PRT3_AMUX
Brake_2__BIE EQU CYREG_PRT3_BIE
Brake_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Brake_2__BYP EQU CYREG_PRT3_BYP
Brake_2__CTL EQU CYREG_PRT3_CTL
Brake_2__DM0 EQU CYREG_PRT3_DM0
Brake_2__DM1 EQU CYREG_PRT3_DM1
Brake_2__DM2 EQU CYREG_PRT3_DM2
Brake_2__DR EQU CYREG_PRT3_DR
Brake_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Brake_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Brake_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Brake_2__MASK EQU 0x20
Brake_2__PORT EQU 3
Brake_2__PRT EQU CYREG_PRT3_PRT
Brake_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Brake_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Brake_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Brake_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Brake_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Brake_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Brake_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Brake_2__PS EQU CYREG_PRT3_PS
Brake_2__SHIFT EQU 5
Brake_2__SLW EQU CYREG_PRT3_SLW

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ord_int
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; Steering
Steering__0__MASK EQU 0x40
Steering__0__PC EQU CYREG_PRT3_PC6
Steering__0__PORT EQU 3
Steering__0__SHIFT EQU 6
Steering__AG EQU CYREG_PRT3_AG
Steering__AMUX EQU CYREG_PRT3_AMUX
Steering__BIE EQU CYREG_PRT3_BIE
Steering__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Steering__BYP EQU CYREG_PRT3_BYP
Steering__CTL EQU CYREG_PRT3_CTL
Steering__DM0 EQU CYREG_PRT3_DM0
Steering__DM1 EQU CYREG_PRT3_DM1
Steering__DM2 EQU CYREG_PRT3_DM2
Steering__DR EQU CYREG_PRT3_DR
Steering__INP_DIS EQU CYREG_PRT3_INP_DIS
Steering__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Steering__LCD_EN EQU CYREG_PRT3_LCD_EN
Steering__MASK EQU 0x40
Steering__PORT EQU 3
Steering__PRT EQU CYREG_PRT3_PRT
Steering__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Steering__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Steering__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Steering__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Steering__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Steering__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Steering__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Steering__PS EQU CYREG_PRT3_PS
Steering__SHIFT EQU 6
Steering__SLW EQU CYREG_PRT3_SLW

; Throttle_1
Throttle_1__0__MASK EQU 0x04
Throttle_1__0__PC EQU CYREG_PRT3_PC2
Throttle_1__0__PORT EQU 3
Throttle_1__0__SHIFT EQU 2
Throttle_1__AG EQU CYREG_PRT3_AG
Throttle_1__AMUX EQU CYREG_PRT3_AMUX
Throttle_1__BIE EQU CYREG_PRT3_BIE
Throttle_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Throttle_1__BYP EQU CYREG_PRT3_BYP
Throttle_1__CTL EQU CYREG_PRT3_CTL
Throttle_1__DM0 EQU CYREG_PRT3_DM0
Throttle_1__DM1 EQU CYREG_PRT3_DM1
Throttle_1__DM2 EQU CYREG_PRT3_DM2
Throttle_1__DR EQU CYREG_PRT3_DR
Throttle_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Throttle_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Throttle_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Throttle_1__MASK EQU 0x04
Throttle_1__PORT EQU 3
Throttle_1__PRT EQU CYREG_PRT3_PRT
Throttle_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Throttle_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Throttle_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Throttle_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Throttle_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Throttle_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Throttle_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Throttle_1__PS EQU CYREG_PRT3_PS
Throttle_1__SHIFT EQU 2
Throttle_1__SLW EQU CYREG_PRT3_SLW

; Throttle_2
Throttle_2__0__MASK EQU 0x08
Throttle_2__0__PC EQU CYREG_PRT3_PC3
Throttle_2__0__PORT EQU 3
Throttle_2__0__SHIFT EQU 3
Throttle_2__AG EQU CYREG_PRT3_AG
Throttle_2__AMUX EQU CYREG_PRT3_AMUX
Throttle_2__BIE EQU CYREG_PRT3_BIE
Throttle_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Throttle_2__BYP EQU CYREG_PRT3_BYP
Throttle_2__CTL EQU CYREG_PRT3_CTL
Throttle_2__DM0 EQU CYREG_PRT3_DM0
Throttle_2__DM1 EQU CYREG_PRT3_DM1
Throttle_2__DM2 EQU CYREG_PRT3_DM2
Throttle_2__DR EQU CYREG_PRT3_DR
Throttle_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Throttle_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Throttle_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Throttle_2__MASK EQU 0x08
Throttle_2__PORT EQU 3
Throttle_2__PRT EQU CYREG_PRT3_PRT
Throttle_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Throttle_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Throttle_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Throttle_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Throttle_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Throttle_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Throttle_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Throttle_2__PS EQU CYREG_PRT3_PS
Throttle_2__SHIFT EQU 3
Throttle_2__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x0200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
