
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08001711 	.word	0x08001711
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	080008e1 	.word	0x080008e1
 8000070:	08000921 	.word	0x08000921
 8000074:	08000961 	.word	0x08000961
 8000078:	080009a1 	.word	0x080009a1
 800007c:	080009e1 	.word	0x080009e1
 8000080:	08000a21 	.word	0x08000a21
 8000084:	08000a61 	.word	0x08000a61
 8000088:	080003bb 	.word	0x080003bb
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	080006c1 	.word	0x080006c1
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	080003bb 	.word	0x080003bb
 80000d0:	080003bb 	.word	0x080003bb
 80000d4:	080003bb 	.word	0x080003bb
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	08000691 	.word	0x08000691
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	08000aa1 	.word	0x08000aa1
 8000100:	080003bb 	.word	0x080003bb
 8000104:	08000661 	.word	0x08000661
 8000108:	080003bb 	.word	0x080003bb
 800010c:	080003bb 	.word	0x080003bb
 8000110:	080003bb 	.word	0x080003bb
 8000114:	080003bb 	.word	0x080003bb
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08000ae1 	.word	0x08000ae1
 8000124:	08000b21 	.word	0x08000b21
 8000128:	08000b61 	.word	0x08000b61
 800012c:	08000ba1 	.word	0x08000ba1
 8000130:	08000be1 	.word	0x08000be1
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08000c21 	.word	0x08000c21
 8000154:	08000c61 	.word	0x08000c61
 8000158:	08000ca1 	.word	0x08000ca1
 800015c:	080003bb 	.word	0x080003bb
 8000160:	08000ce1 	.word	0x08000ce1
 8000164:	08000ec1 	.word	0x08000ec1
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	080003bb 	.word	0x080003bb
 8000198:	080003bb 	.word	0x080003bb
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	080003bb 	.word	0x080003bb
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	080003bb 	.word	0x080003bb
 8000248:	080003bb 	.word	0x080003bb
 800024c:	080003bb 	.word	0x080003bb
 8000250:	080003bb 	.word	0x080003bb
 8000254:	080003bb 	.word	0x080003bb
 8000258:	080003bb 	.word	0x080003bb
 800025c:	080003bb 	.word	0x080003bb
 8000260:	080003bb 	.word	0x080003bb
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f877 	bl	80003f0 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f000 feed 	bl	80010e0 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f8a1 	bl	8000490 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f88f 	bl	8000470 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f001 fa0d 	bl	8001780 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b883 	b.w	8000480 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	080019a4 	.word	0x080019a4
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003a0:	24000000 	.word	0x24000000
                ldr     r2, =__bss_end__
 80003a4:	24000a60 	.word	0x24000a60
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                /* Saving FPU context.*/
                vpush   {s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f001 f920 	bl	8001620 <chThdExit>
1:              b       1b
 80003e0:	e7fe      	b.n	80003e0 <__port_thread_start+0x10>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f001 f8f5 	bl	80015d0 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
1:              b       1b
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
 80003ea:	0000      	movs	r0, r0
 80003ec:	0000      	movs	r0, r0
	...

080003f0 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 80003f0:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80003f6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003fa:	481c      	ldr	r0, [pc, #112]	; (800046c <__cpu_init+0x7c>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000402:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000406:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800040a:	6943      	ldr	r3, [r0, #20]
 800040c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000410:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000412:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000416:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800041a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800041e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000422:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000426:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800042a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800042e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000432:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000436:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800043a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800043c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000440:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000442:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000446:	1c5a      	adds	r2, r3, #1
 8000448:	d1f8      	bne.n	800043c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 800044a:	f1ac 0c20 	sub.w	ip, ip, #32
 800044e:	f11c 0f20 	cmn.w	ip, #32
 8000452:	d1f0      	bne.n	8000436 <__cpu_init+0x46>
 8000454:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000458:	6943      	ldr	r3, [r0, #20]
 800045a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800045e:	6143      	str	r3, [r0, #20]
 8000460:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000464:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000468:	bd10      	pop	{r4, pc}
 800046a:	bf00      	nop
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <__late_init>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop
	...

08000480 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 8000480:	e7fe      	b.n	8000480 <__default_exit>
 8000482:	bf00      	nop
	...

08000490 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8000490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000492:	4d2b      	ldr	r5, [pc, #172]	; (8000540 <__init_ram_areas+0xb0>)
 8000494:	4f2b      	ldr	r7, [pc, #172]	; (8000544 <__init_ram_areas+0xb4>)
 8000496:	492c      	ldr	r1, [pc, #176]	; (8000548 <__init_ram_areas+0xb8>)
 8000498:	f105 0470 	add.w	r4, r5, #112	; 0x70
 800049c:	482b      	ldr	r0, [pc, #172]	; (800054c <__init_ram_areas+0xbc>)
 800049e:	4a2c      	ldr	r2, [pc, #176]	; (8000550 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80004a0:	4288      	cmp	r0, r1
 80004a2:	d20d      	bcs.n	80004c0 <__init_ram_areas+0x30>
 80004a4:	3a04      	subs	r2, #4
 80004a6:	4603      	mov	r3, r0
      *p = *tp;
 80004a8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 80004ac:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 80004b0:	428b      	cmp	r3, r1
 80004b2:	d3f9      	bcc.n	80004a8 <__init_ram_areas+0x18>
      p++;
 80004b4:	1e4b      	subs	r3, r1, #1
 80004b6:	1a1b      	subs	r3, r3, r0
 80004b8:	f023 0303 	bic.w	r3, r3, #3
 80004bc:	3304      	adds	r3, #4
 80004be:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80004c0:	42b8      	cmp	r0, r7
 80004c2:	d207      	bcs.n	80004d4 <__init_ram_areas+0x44>
      *p = 0;
 80004c4:	3f01      	subs	r7, #1
 80004c6:	2100      	movs	r1, #0
 80004c8:	1a3f      	subs	r7, r7, r0
 80004ca:	f027 0203 	bic.w	r2, r7, #3
 80004ce:	3204      	adds	r2, #4
 80004d0:	f001 f958 	bl	8001784 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 80004d4:	42a5      	cmp	r5, r4
 80004d6:	d005      	beq.n	80004e4 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 80004d8:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 80004dc:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 80004e0:	3510      	adds	r5, #16
 80004e2:	e7dd      	b.n	80004a0 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80004e4:	481b      	ldr	r0, [pc, #108]	; (8000554 <__init_ram_areas+0xc4>)
 80004e6:	2300      	movs	r3, #0
 80004e8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004ec:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 80004f0:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 80004f4:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80004f8:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80004fc:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000500:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000502:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000506:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000508:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800050c:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800050e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000512:	1c5a      	adds	r2, r3, #1
 8000514:	d1f8      	bne.n	8000508 <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 8000516:	3c20      	subs	r4, #32
 8000518:	f114 0f20 	cmn.w	r4, #32
 800051c:	d1f1      	bne.n	8000502 <__init_ram_areas+0x72>
 800051e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000522:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000526:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800052a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800052e:	2300      	movs	r3, #0
 8000530:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000534:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000538:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 800053c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800053e:	bf00      	nop
 8000540:	08001828 	.word	0x08001828
 8000544:	24000a60 	.word	0x24000a60
 8000548:	24000a60 	.word	0x24000a60
 800054c:	24000a60 	.word	0x24000a60
 8000550:	080019a4 	.word	0x080019a4
 8000554:	e000ed00 	.word	0xe000ed00
	...

08000560 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 8000560:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000564:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 8000566:	4770      	bx	lr
	...

08000570 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000570:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 8000574:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8000576:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000578:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 800057a:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800057c:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 800057e:	4770      	bx	lr

08000580 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8000580:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000584:	2200      	movs	r2, #0
 8000586:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	0000      	movs	r0, r0
	...

08000590 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000590:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000594:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000596:	4770      	bx	lr
	...

080005a0 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80005a0:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d011      	beq.n	80005cc <iqPutI+0x2c>
    iqp->q_counter++;
 80005a8:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80005aa:	b510      	push	{r4, lr}
    iqp->q_counter++;
 80005ac:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 80005ae:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 80005b0:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 80005b2:	6144      	str	r4, [r0, #20]
 80005b4:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80005b6:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d301      	bcc.n	80005c2 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 80005be:	68c3      	ldr	r3, [r0, #12]
 80005c0:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 80005c2:	2100      	movs	r1, #0
 80005c4:	f001 f864 	bl	8001690 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 80005c8:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 80005ca:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 80005cc:	6882      	ldr	r2, [r0, #8]
 80005ce:	2a00      	cmp	r2, #0
 80005d0:	d0ea      	beq.n	80005a8 <iqPutI+0x8>
  return MSG_TIMEOUT;
 80005d2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80005d6:	4770      	bx	lr
	...

080005e0 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80005e0:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d010      	beq.n	800060a <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 80005e8:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80005ea:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 80005ec:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 80005ee:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 80005f0:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 80005f2:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80005f4:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 80005f6:	6903      	ldr	r3, [r0, #16]
 80005f8:	4299      	cmp	r1, r3
 80005fa:	d301      	bcc.n	8000600 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 80005fc:	68c3      	ldr	r3, [r0, #12]
 80005fe:	6183      	str	r3, [r0, #24]
 8000600:	2100      	movs	r1, #0
 8000602:	f001 f845 	bl	8001690 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 8000606:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 8000608:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 800060a:	6882      	ldr	r2, [r0, #8]
 800060c:	2a00      	cmp	r2, #0
 800060e:	d0eb      	beq.n	80005e8 <oqGetI+0x8>
  return MSG_TIMEOUT;
 8000610:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
	...

08000620 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000620:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8000622:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8000624:	4604      	mov	r4, r0
 8000626:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 8000628:	b13b      	cbz	r3, 800063a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 800062a:	4629      	mov	r1, r5
 800062c:	f104 000c 	add.w	r0, r4, #12
 8000630:	f7ff ffb6 	bl	80005a0 <iqPutI>
 8000634:	2800      	cmp	r0, #0
 8000636:	db0b      	blt.n	8000650 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 8000638:	bd38      	pop	{r3, r4, r5, pc}
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800063a:	2104      	movs	r1, #4
 800063c:	4408      	add	r0, r1
 800063e:	f001 f837 	bl	80016b0 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8000642:	4629      	mov	r1, r5
 8000644:	f104 000c 	add.w	r0, r4, #12
 8000648:	f7ff ffaa 	bl	80005a0 <iqPutI>
 800064c:	2800      	cmp	r0, #0
 800064e:	daf3      	bge.n	8000638 <sdIncomingDataI+0x18>
 8000650:	1d20      	adds	r0, r4, #4
 8000652:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8000656:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800065a:	f001 b829 	b.w	80016b0 <chEvtBroadcastFlagsI>
 800065e:	bf00      	nop

08000660 <Vector104>:
/**
 * @brief   SDMMC1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SDMMC1_HANDLER) {
 8000660:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8000662:	4c07      	ldr	r4, [pc, #28]	; (8000680 <Vector104+0x20>)
 8000664:	4620      	mov	r0, r4
 8000666:	f000 fe93 	bl	8001390 <__trace_isr_enter>

#if HAL_USE_SDC
#if STM32_SDC_USE_SDMMC1
  sdc_lld_serve_interrupt(&SDCD1);
 800066a:	4806      	ldr	r0, [pc, #24]	; (8000684 <Vector104+0x24>)
 800066c:	f000 fc88 	bl	8000f80 <sdc_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8000670:	4620      	mov	r0, r4
 8000672:	f000 fea5 	bl	80013c0 <__trace_isr_leave>
}
 8000676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800067a:	f001 b859 	b.w	8001730 <__port_irq_epilogue>
 800067e:	bf00      	nop
 8000680:	080018c0 	.word	0x080018c0
 8000684:	240000c0 	.word	0x240000c0
	...

08000690 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 8000690:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8000692:	4c07      	ldr	r4, [pc, #28]	; (80006b0 <VectorDC+0x20>)
 8000694:	4620      	mov	r0, r4
 8000696:	f000 fe7b 	bl	8001390 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART3
  sd_lld_serve_interrupt(&SD3);
 800069a:	4806      	ldr	r0, [pc, #24]	; (80006b4 <VectorDC+0x24>)
 800069c:	f000 fc98 	bl	8000fd0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80006a0:	4620      	mov	r0, r4
 80006a2:	f000 fe8d 	bl	80013c0 <__trace_isr_leave>
}
 80006a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80006aa:	f001 b841 	b.w	8001730 <__port_irq_epilogue>
 80006ae:	bf00      	nop
 80006b0:	080018b4 	.word	0x080018b4
 80006b4:	24000110 	.word	0x24000110
	...

080006c0 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 80006c0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 80006c2:	4c06      	ldr	r4, [pc, #24]	; (80006dc <VectorB0+0x1c>)
 80006c4:	4620      	mov	r0, r4
 80006c6:	f000 fe63 	bl	8001390 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 80006ca:	f000 fc69 	bl	8000fa0 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80006ce:	4620      	mov	r0, r4
 80006d0:	f000 fe76 	bl	80013c0 <__trace_isr_leave>
}
 80006d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80006d8:	f001 b82a 	b.w	8001730 <__port_irq_epilogue>
 80006dc:	080018a8 	.word	0x080018a8

080006e0 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 80006e0:	4b6f      	ldr	r3, [pc, #444]	; (80008a0 <stm32_clock_init+0x1c0>)
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80006e2:	2002      	movs	r0, #2
 80006e4:	4a6f      	ldr	r2, [pc, #444]	; (80008a4 <stm32_clock_init+0x1c4>)
 80006e6:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 80006ea:	4301      	orrs	r1, r0
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 80006ec:	b410      	push	{r4}
 80006ee:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 80006f2:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 80006f6:	4301      	orrs	r1, r0
 80006f8:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 80006fc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8000700:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8000702:	6853      	ldr	r3, [r2, #4]
 8000704:	049c      	lsls	r4, r3, #18
 8000706:	d5fc      	bpl.n	8000702 <stm32_clock_init+0x22>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8000708:	4867      	ldr	r0, [pc, #412]	; (80008a8 <stm32_clock_init+0x1c8>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 800070a:	2300      	movs	r3, #0
  PWR->CR2   = STM32_PWR_CR2;
 800070c:	2101      	movs	r1, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 800070e:	4c67      	ldr	r4, [pc, #412]	; (80008ac <stm32_clock_init+0x1cc>)
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8000710:	6010      	str	r0, [r2, #0]
  PWR->D3CR  = STM32_VOS;
 8000712:	f44f 4040 	mov.w	r0, #49152	; 0xc000
  PWR->CR2   = STM32_PWR_CR2;
 8000716:	6091      	str	r1, [r2, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8000718:	60d4      	str	r4, [r2, #12]
  SYSCFG->PWRCR = STM32_ODEN;
 800071a:	4965      	ldr	r1, [pc, #404]	; (80008b0 <stm32_clock_init+0x1d0>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 800071c:	6113      	str	r3, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 800071e:	6190      	str	r0, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8000720:	4a60      	ldr	r2, [pc, #384]	; (80008a4 <stm32_clock_init+0x1c4>)
  SYSCFG->PWRCR = STM32_ODEN;
 8000722:	62cb      	str	r3, [r1, #44]	; 0x2c
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8000724:	6993      	ldr	r3, [r2, #24]
 8000726:	0498      	lsls	r0, r3, #18
 8000728:	d5fc      	bpl.n	8000724 <stm32_clock_init+0x44>
  PWR->CR1 |= PWR_CR1_DBP;
 800072a:	6813      	ldr	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 800072c:	495c      	ldr	r1, [pc, #368]	; (80008a0 <stm32_clock_init+0x1c0>)
  PWR->CR1 |= PWR_CR1_DBP;
 800072e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000732:	6013      	str	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8000734:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8000736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800073a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800073e:	d004      	beq.n	800074a <stm32_clock_init+0x6a>
    RCC->BDCR = RCC_BDCR_BDRST;
 8000740:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    RCC->BDCR = 0;
 8000744:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 8000746:	670a      	str	r2, [r1, #112]	; 0x70
    RCC->BDCR = 0;
 8000748:	670b      	str	r3, [r1, #112]	; 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
 800074a:	4a55      	ldr	r2, [pc, #340]	; (80008a0 <stm32_clock_init+0x1c0>)
 800074c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800074e:	f043 0319 	orr.w	r3, r3, #25
 8000752:	6713      	str	r3, [r2, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
 8000754:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000756:	0799      	lsls	r1, r3, #30
 8000758:	d5fc      	bpl.n	8000754 <stm32_clock_init+0x74>
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800075a:	6813      	ldr	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800075c:	4950      	ldr	r1, [pc, #320]	; (80008a0 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800075e:	f043 0301 	orr.w	r3, r3, #1
 8000762:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8000764:	680b      	ldr	r3, [r1, #0]
 8000766:	075b      	lsls	r3, r3, #29
 8000768:	d5fc      	bpl.n	8000764 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800076a:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800076c:	4a4c      	ldr	r2, [pc, #304]	; (80008a0 <stm32_clock_init+0x1c0>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800076e:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8000770:	6913      	ldr	r3, [r2, #16]
 8000772:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8000776:	d1fb      	bne.n	8000770 <stm32_clock_init+0x90>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8000778:	2001      	movs	r0, #1
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 800077a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 800077e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8000782:	6010      	str	r0, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8000784:	6051      	str	r1, [r2, #4]
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8000786:	484b      	ldr	r0, [pc, #300]	; (80008b4 <stm32_clock_init+0x1d4>)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8000788:	494b      	ldr	r1, [pc, #300]	; (80008b8 <stm32_clock_init+0x1d8>)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 800078a:	60d4      	str	r4, [r2, #12]
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 800078c:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 800078e:	62d0      	str	r0, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 8000790:	6111      	str	r1, [r2, #16]

  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8000792:	6813      	ldr	r3, [r2, #0]
#else
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8000794:	4842      	ldr	r0, [pc, #264]	; (80008a0 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8000796:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 800079a:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800079c:	6803      	ldr	r3, [r0, #0]
 800079e:	039c      	lsls	r4, r3, #14
 80007a0:	d5fc      	bpl.n	800079c <stm32_clock_init+0xbc>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 80007a2:	6803      	ldr	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 80007a4:	493e      	ldr	r1, [pc, #248]	; (80008a0 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSI48ON;
 80007a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007aa:	6003      	str	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 80007ac:	680b      	ldr	r3, [r1, #0]
 80007ae:	0498      	lsls	r0, r3, #18
 80007b0:	d5fc      	bpl.n	80007ac <stm32_clock_init+0xcc>

#endif /* STM32_HSI48_ENABLED == TRUE */

  /* CSI activation.*/
#if STM32_CSI_ENABLED == TRUE
  RCC->CR |= RCC_CR_CSION;
 80007b2:	680b      	ldr	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 80007b4:	4a3a      	ldr	r2, [pc, #232]	; (80008a0 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_CSION;
 80007b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ba:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 80007bc:	6813      	ldr	r3, [r2, #0]
 80007be:	05d9      	lsls	r1, r3, #23
 80007c0:	d5fc      	bpl.n	80007bc <stm32_clock_init+0xdc>
    ;                           /* Waits until CSI is stable.               */
#endif /* STM32_CSI_ENABLED == TRUE */

  /* LSI activation.*/
#if STM32_LSI_ENABLED == TRUE
  RCC->CSR |= RCC_CSR_LSION;
 80007c2:	6f51      	ldr	r1, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80007c4:	4b36      	ldr	r3, [pc, #216]	; (80008a0 <stm32_clock_init+0x1c0>)
  RCC->CSR |= RCC_CSR_LSION;
 80007c6:	f041 0101 	orr.w	r1, r1, #1
 80007ca:	6751      	str	r1, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80007cc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80007ce:	0792      	lsls	r2, r2, #30
 80007d0:	d5fc      	bpl.n	80007cc <stm32_clock_init+0xec>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 80007d2:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 80007d4:	4839      	ldr	r0, [pc, #228]	; (80008bc <stm32_clock_init+0x1dc>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 80007d6:	493a      	ldr	r1, [pc, #232]	; (80008c0 <stm32_clock_init+0x1e0>)
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 80007d8:	6298      	str	r0, [r3, #40]	; 0x28
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 80007da:	4c3a      	ldr	r4, [pc, #232]	; (80008c4 <stm32_clock_init+0x1e4>)
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 80007dc:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80007de:	483a      	ldr	r0, [pc, #232]	; (80008c8 <stm32_clock_init+0x1e8>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 80007e0:	6319      	str	r1, [r3, #48]	; 0x30
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80007e2:	493a      	ldr	r1, [pc, #232]	; (80008cc <stm32_clock_init+0x1ec>)
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 80007e4:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 80007e6:	639c      	str	r4, [r3, #56]	; 0x38
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80007e8:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80007ea:	6418      	str	r0, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80007ec:	62d9      	str	r1, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 80007ee:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80007f0:	4a2b      	ldr	r2, [pc, #172]	; (80008a0 <stm32_clock_init+0x1c0>)
    RCC->CR     |= onmask;
 80007f2:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 80007f6:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80007f8:	6813      	ldr	r3, [r2, #0]
 80007fa:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 80007fe:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 8000802:	d1f9      	bne.n	80007f8 <stm32_clock_init+0x118>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8000804:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8000806:	f44f 6188 	mov.w	r1, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 800080a:	2040      	movs	r0, #64	; 0x40

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 800080c:	2300      	movs	r3, #0
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 800080e:	6194      	str	r4, [r2, #24]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8000810:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8000814:	61d1      	str	r1, [r2, #28]
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8000816:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  RCC->D3CFGR = STM32_D3PPRE4;
 800081a:	6210      	str	r0, [r2, #32]
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 800081c:	2032      	movs	r0, #50	; 0x32
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 800081e:	64d1      	str	r1, [r2, #76]	; 0x4c
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8000820:	492b      	ldr	r1, [pc, #172]	; (80008d0 <stm32_clock_init+0x1f0>)
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8000822:	6513      	str	r3, [r2, #80]	; 0x50
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8000824:	6554      	str	r4, [r2, #84]	; 0x54
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8000826:	6593      	str	r3, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8000828:	6008      	str	r0, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800082a:	680b      	ldr	r3, [r1, #0]
 800082c:	f003 030f 	and.w	r3, r3, #15
 8000830:	2b02      	cmp	r3, #2
 8000832:	d1fa      	bne.n	800082a <stm32_clock_init+0x14a>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8000834:	4a1a      	ldr	r2, [pc, #104]	; (80008a0 <stm32_clock_init+0x1c0>)
 8000836:	6913      	ldr	r3, [r2, #16]
 8000838:	f043 0303 	orr.w	r3, r3, #3
 800083c:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 800083e:	6913      	ldr	r3, [r2, #16]
 8000840:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000844:	2b18      	cmp	r3, #24
 8000846:	d1fa      	bne.n	800083e <stm32_clock_init+0x15e>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8000848:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 800084c:	bc10      	pop	{r4}
 800084e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000852:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 8000856:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 800085a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800085e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 8000862:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8000866:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800086a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800086e:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8000872:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8000876:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800087a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 800087e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8000882:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8000886:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800088a:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 800088e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8000892:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000896:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 800089a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 800089e:	4770      	bx	lr
 80008a0:	58024400 	.word	0x58024400
 80008a4:	58024800 	.word	0x58024800
 80008a8:	f000c000 	.word	0xf000c000
 80008ac:	01000002 	.word	0x01000002
 80008b0:	58000400 	.word	0x58000400
 80008b4:	01ff0000 	.word	0x01ff0000
 80008b8:	08108800 	.word	0x08108800
 80008bc:	00404042 	.word	0x00404042
 80008c0:	070f038f 	.word	0x070f038f
 80008c4:	07074f8f 	.word	0x07074f8f
 80008c8:	07070f8f 	.word	0x07070f8f
 80008cc:	01ff0555 	.word	0x01ff0555
 80008d0:	52002000 	.word	0x52002000
	...

080008e0 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80008e0:	480a      	ldr	r0, [pc, #40]	; (800090c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80008e2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80008e4:	f000 fd54 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80008e8:	4b09      	ldr	r3, [pc, #36]	; (8000910 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 80008ea:	480a      	ldr	r0, [pc, #40]	; (8000914 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80008ec:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 80008ee:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80008f0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 80008f4:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 80008f6:	b10a      	cbz	r2, 80008fc <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 80008f8:	6880      	ldr	r0, [r0, #8]
 80008fa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80008fc:	4803      	ldr	r0, [pc, #12]	; (800090c <Vector6C+0x2c>)
 80008fe:	f000 fd5f 	bl	80013c0 <__trace_isr_leave>
}
 8000902:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8000906:	f000 bf13 	b.w	8001730 <__port_irq_epilogue>
 800090a:	bf00      	nop
 800090c:	08001920 	.word	0x08001920
 8000910:	40020000 	.word	0x40020000
 8000914:	24000000 	.word	0x24000000
	...

08000920 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000920:	480b      	ldr	r0, [pc, #44]	; (8000950 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8000922:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000924:	f000 fd34 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8000928:	4b0a      	ldr	r3, [pc, #40]	; (8000954 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 800092a:	480b      	ldr	r0, [pc, #44]	; (8000958 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800092c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 800092e:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8000930:	0989      	lsrs	r1, r1, #6
 8000932:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8000936:	018c      	lsls	r4, r1, #6
 8000938:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 800093a:	b10a      	cbz	r2, 8000940 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 800093c:	6900      	ldr	r0, [r0, #16]
 800093e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000940:	4803      	ldr	r0, [pc, #12]	; (8000950 <Vector70+0x30>)
 8000942:	f000 fd3d 	bl	80013c0 <__trace_isr_leave>
}
 8000946:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800094a:	f000 bef1 	b.w	8001730 <__port_irq_epilogue>
 800094e:	bf00      	nop
 8000950:	08001914 	.word	0x08001914
 8000954:	40020000 	.word	0x40020000
 8000958:	24000000 	.word	0x24000000
 800095c:	00000000 	.word	0x00000000

08000960 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000960:	480b      	ldr	r0, [pc, #44]	; (8000990 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8000962:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000964:	f000 fd14 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8000968:	4b0a      	ldr	r3, [pc, #40]	; (8000994 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 800096a:	480b      	ldr	r0, [pc, #44]	; (8000998 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800096c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 800096e:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8000970:	0c09      	lsrs	r1, r1, #16
 8000972:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8000976:	040c      	lsls	r4, r1, #16
 8000978:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 800097a:	b10a      	cbz	r2, 8000980 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 800097c:	6980      	ldr	r0, [r0, #24]
 800097e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000980:	4803      	ldr	r0, [pc, #12]	; (8000990 <Vector74+0x30>)
 8000982:	f000 fd1d 	bl	80013c0 <__trace_isr_leave>
}
 8000986:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800098a:	f000 bed1 	b.w	8001730 <__port_irq_epilogue>
 800098e:	bf00      	nop
 8000990:	08001908 	.word	0x08001908
 8000994:	40020000 	.word	0x40020000
 8000998:	24000000 	.word	0x24000000
 800099c:	00000000 	.word	0x00000000

080009a0 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80009a0:	480b      	ldr	r0, [pc, #44]	; (80009d0 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80009a2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80009a4:	f000 fcf4 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 80009aa:	480b      	ldr	r0, [pc, #44]	; (80009d8 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80009ac:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 80009ae:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80009b0:	0d89      	lsrs	r1, r1, #22
 80009b2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 80009b6:	058c      	lsls	r4, r1, #22
 80009b8:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 80009ba:	b10a      	cbz	r2, 80009c0 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 80009bc:	6a00      	ldr	r0, [r0, #32]
 80009be:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80009c0:	4803      	ldr	r0, [pc, #12]	; (80009d0 <Vector78+0x30>)
 80009c2:	f000 fcfd 	bl	80013c0 <__trace_isr_leave>
}
 80009c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80009ca:	f000 beb1 	b.w	8001730 <__port_irq_epilogue>
 80009ce:	bf00      	nop
 80009d0:	080018fc 	.word	0x080018fc
 80009d4:	40020000 	.word	0x40020000
 80009d8:	24000000 	.word	0x24000000
 80009dc:	00000000 	.word	0x00000000

080009e0 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80009e0:	480a      	ldr	r0, [pc, #40]	; (8000a0c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 80009e2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80009e4:	f000 fcd4 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 80009ea:	480a      	ldr	r0, [pc, #40]	; (8000a14 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80009ec:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 80009ee:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80009f0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 80009f4:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 80009f6:	b10a      	cbz	r2, 80009fc <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 80009f8:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80009fa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80009fc:	4803      	ldr	r0, [pc, #12]	; (8000a0c <Vector7C+0x2c>)
 80009fe:	f000 fcdf 	bl	80013c0 <__trace_isr_leave>
}
 8000a02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8000a06:	f000 be93 	b.w	8001730 <__port_irq_epilogue>
 8000a0a:	bf00      	nop
 8000a0c:	080018f0 	.word	0x080018f0
 8000a10:	40020000 	.word	0x40020000
 8000a14:	24000000 	.word	0x24000000
	...

08000a20 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000a20:	480b      	ldr	r0, [pc, #44]	; (8000a50 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8000a22:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000a24:	f000 fcb4 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8000a28:	4b0a      	ldr	r3, [pc, #40]	; (8000a54 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 8000a2a:	480b      	ldr	r0, [pc, #44]	; (8000a58 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8000a2c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 8000a2e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8000a30:	0989      	lsrs	r1, r1, #6
 8000a32:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8000a36:	018c      	lsls	r4, r1, #6
 8000a38:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 8000a3a:	b10a      	cbz	r2, 8000a40 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 8000a3c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8000a3e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000a40:	4803      	ldr	r0, [pc, #12]	; (8000a50 <Vector80+0x30>)
 8000a42:	f000 fcbd 	bl	80013c0 <__trace_isr_leave>
}
 8000a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000a4a:	f000 be71 	b.w	8001730 <__port_irq_epilogue>
 8000a4e:	bf00      	nop
 8000a50:	080018e4 	.word	0x080018e4
 8000a54:	40020000 	.word	0x40020000
 8000a58:	24000000 	.word	0x24000000
 8000a5c:	00000000 	.word	0x00000000

08000a60 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000a60:	480b      	ldr	r0, [pc, #44]	; (8000a90 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8000a62:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000a64:	f000 fc94 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8000a68:	4b0a      	ldr	r3, [pc, #40]	; (8000a94 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 8000a6a:	480b      	ldr	r0, [pc, #44]	; (8000a98 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8000a6c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 8000a6e:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8000a70:	0c09      	lsrs	r1, r1, #16
 8000a72:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8000a76:	040c      	lsls	r4, r1, #16
 8000a78:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 8000a7a:	b10a      	cbz	r2, 8000a80 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 8000a7c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8000a7e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000a80:	4803      	ldr	r0, [pc, #12]	; (8000a90 <Vector84+0x30>)
 8000a82:	f000 fc9d 	bl	80013c0 <__trace_isr_leave>
}
 8000a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000a8a:	f000 be51 	b.w	8001730 <__port_irq_epilogue>
 8000a8e:	bf00      	nop
 8000a90:	08001980 	.word	0x08001980
 8000a94:	40020000 	.word	0x40020000
 8000a98:	24000000 	.word	0x24000000
 8000a9c:	00000000 	.word	0x00000000

08000aa0 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000aa0:	480b      	ldr	r0, [pc, #44]	; (8000ad0 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8000aa2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000aa4:	f000 fc74 	bl	8001390 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8000aa8:	4b0a      	ldr	r3, [pc, #40]	; (8000ad4 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 8000aaa:	480b      	ldr	r0, [pc, #44]	; (8000ad8 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8000aac:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 8000aae:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8000ab0:	0d89      	lsrs	r1, r1, #22
 8000ab2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8000ab6:	058c      	lsls	r4, r1, #22
 8000ab8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 8000aba:	b10a      	cbz	r2, 8000ac0 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 8000abc:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8000abe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000ac0:	4803      	ldr	r0, [pc, #12]	; (8000ad0 <VectorFC+0x30>)
 8000ac2:	f000 fc7d 	bl	80013c0 <__trace_isr_leave>
}
 8000ac6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000aca:	f000 be31 	b.w	8001730 <__port_irq_epilogue>
 8000ace:	bf00      	nop
 8000ad0:	08001974 	.word	0x08001974
 8000ad4:	40020000 	.word	0x40020000
 8000ad8:	24000000 	.word	0x24000000
 8000adc:	00000000 	.word	0x00000000

08000ae0 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000ae0:	480a      	ldr	r0, [pc, #40]	; (8000b0c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8000ae2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8000ae4:	f000 fc54 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8000ae8:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 8000aea:	480a      	ldr	r0, [pc, #40]	; (8000b14 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8000aec:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 8000aee:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8000af0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8000af4:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8000af6:	b10a      	cbz	r2, 8000afc <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8000af8:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8000afa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000afc:	4803      	ldr	r0, [pc, #12]	; (8000b0c <Vector120+0x2c>)
 8000afe:	f000 fc5f 	bl	80013c0 <__trace_isr_leave>
}
 8000b02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8000b06:	f000 be13 	b.w	8001730 <__port_irq_epilogue>
 8000b0a:	bf00      	nop
 8000b0c:	08001968 	.word	0x08001968
 8000b10:	40020400 	.word	0x40020400
 8000b14:	24000000 	.word	0x24000000
	...

08000b20 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000b20:	480b      	ldr	r0, [pc, #44]	; (8000b50 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8000b22:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000b24:	f000 fc34 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 8000b2a:	480b      	ldr	r0, [pc, #44]	; (8000b58 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8000b2c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 8000b2e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8000b30:	0989      	lsrs	r1, r1, #6
 8000b32:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8000b36:	018c      	lsls	r4, r1, #6
 8000b38:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 8000b3a:	b10a      	cbz	r2, 8000b40 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 8000b3c:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8000b3e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000b40:	4803      	ldr	r0, [pc, #12]	; (8000b50 <Vector124+0x30>)
 8000b42:	f000 fc3d 	bl	80013c0 <__trace_isr_leave>
}
 8000b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000b4a:	f000 bdf1 	b.w	8001730 <__port_irq_epilogue>
 8000b4e:	bf00      	nop
 8000b50:	0800195c 	.word	0x0800195c
 8000b54:	40020400 	.word	0x40020400
 8000b58:	24000000 	.word	0x24000000
 8000b5c:	00000000 	.word	0x00000000

08000b60 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000b60:	480b      	ldr	r0, [pc, #44]	; (8000b90 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8000b62:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000b64:	f000 fc14 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8000b68:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 8000b6a:	480b      	ldr	r0, [pc, #44]	; (8000b98 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8000b6c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 8000b6e:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8000b70:	0c09      	lsrs	r1, r1, #16
 8000b72:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8000b76:	040c      	lsls	r4, r1, #16
 8000b78:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 8000b7a:	b10a      	cbz	r2, 8000b80 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 8000b7c:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000b7e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000b80:	4803      	ldr	r0, [pc, #12]	; (8000b90 <Vector128+0x30>)
 8000b82:	f000 fc1d 	bl	80013c0 <__trace_isr_leave>
}
 8000b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000b8a:	f000 bdd1 	b.w	8001730 <__port_irq_epilogue>
 8000b8e:	bf00      	nop
 8000b90:	08001950 	.word	0x08001950
 8000b94:	40020400 	.word	0x40020400
 8000b98:	24000000 	.word	0x24000000
 8000b9c:	00000000 	.word	0x00000000

08000ba0 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000ba0:	480b      	ldr	r0, [pc, #44]	; (8000bd0 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8000ba2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000ba4:	f000 fbf4 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8000ba8:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 8000baa:	480b      	ldr	r0, [pc, #44]	; (8000bd8 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8000bac:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 8000bae:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8000bb0:	0d89      	lsrs	r1, r1, #22
 8000bb2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8000bb6:	058c      	lsls	r4, r1, #22
 8000bb8:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 8000bba:	b10a      	cbz	r2, 8000bc0 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 8000bbc:	6e00      	ldr	r0, [r0, #96]	; 0x60
 8000bbe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000bc0:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <Vector12C+0x30>)
 8000bc2:	f000 fbfd 	bl	80013c0 <__trace_isr_leave>
}
 8000bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000bca:	f000 bdb1 	b.w	8001730 <__port_irq_epilogue>
 8000bce:	bf00      	nop
 8000bd0:	08001944 	.word	0x08001944
 8000bd4:	40020400 	.word	0x40020400
 8000bd8:	24000000 	.word	0x24000000
 8000bdc:	00000000 	.word	0x00000000

08000be0 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000be0:	480a      	ldr	r0, [pc, #40]	; (8000c0c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8000be2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8000be4:	f000 fbd4 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8000be8:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 8000bea:	480a      	ldr	r0, [pc, #40]	; (8000c14 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8000bec:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 8000bee:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8000bf0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8000bf4:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8000bf6:	b10a      	cbz	r2, 8000bfc <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 8000bf8:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8000bfa:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000bfc:	4803      	ldr	r0, [pc, #12]	; (8000c0c <Vector130+0x2c>)
 8000bfe:	f000 fbdf 	bl	80013c0 <__trace_isr_leave>
}
 8000c02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8000c06:	f000 bd93 	b.w	8001730 <__port_irq_epilogue>
 8000c0a:	bf00      	nop
 8000c0c:	08001938 	.word	0x08001938
 8000c10:	40020400 	.word	0x40020400
 8000c14:	24000000 	.word	0x24000000
	...

08000c20 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000c20:	480b      	ldr	r0, [pc, #44]	; (8000c50 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8000c22:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000c24:	f000 fbb4 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8000c28:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 8000c2a:	480b      	ldr	r0, [pc, #44]	; (8000c58 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8000c2c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 8000c2e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8000c30:	0989      	lsrs	r1, r1, #6
 8000c32:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8000c36:	018c      	lsls	r4, r1, #6
 8000c38:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 8000c3a:	b10a      	cbz	r2, 8000c40 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 8000c3c:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8000c3e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000c40:	4803      	ldr	r0, [pc, #12]	; (8000c50 <Vector150+0x30>)
 8000c42:	f000 fbbd 	bl	80013c0 <__trace_isr_leave>
}
 8000c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000c4a:	f000 bd71 	b.w	8001730 <__port_irq_epilogue>
 8000c4e:	bf00      	nop
 8000c50:	0800192c 	.word	0x0800192c
 8000c54:	40020400 	.word	0x40020400
 8000c58:	24000000 	.word	0x24000000
 8000c5c:	00000000 	.word	0x00000000

08000c60 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000c60:	480b      	ldr	r0, [pc, #44]	; (8000c90 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8000c62:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000c64:	f000 fb94 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8000c68:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 8000c6a:	480b      	ldr	r0, [pc, #44]	; (8000c98 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8000c6c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 8000c6e:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8000c70:	0c09      	lsrs	r1, r1, #16
 8000c72:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8000c76:	040c      	lsls	r4, r1, #16
 8000c78:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 8000c7a:	b10a      	cbz	r2, 8000c80 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 8000c7c:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8000c7e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000c80:	4803      	ldr	r0, [pc, #12]	; (8000c90 <Vector154+0x30>)
 8000c82:	f000 fb9d 	bl	80013c0 <__trace_isr_leave>
}
 8000c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000c8a:	f000 bd51 	b.w	8001730 <__port_irq_epilogue>
 8000c8e:	bf00      	nop
 8000c90:	080018d8 	.word	0x080018d8
 8000c94:	40020400 	.word	0x40020400
 8000c98:	24000000 	.word	0x24000000
 8000c9c:	00000000 	.word	0x00000000

08000ca0 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8000ca0:	480b      	ldr	r0, [pc, #44]	; (8000cd0 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8000ca2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8000ca4:	f000 fb74 	bl	8001390 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 8000caa:	480b      	ldr	r0, [pc, #44]	; (8000cd8 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8000cac:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 8000cae:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8000cb0:	0d89      	lsrs	r1, r1, #22
 8000cb2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8000cb6:	058c      	lsls	r4, r1, #22
 8000cb8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 8000cba:	b112      	cbz	r2, 8000cc2 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 8000cbc:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8000cc0:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8000cc2:	4803      	ldr	r0, [pc, #12]	; (8000cd0 <Vector158+0x30>)
 8000cc4:	f000 fb7c 	bl	80013c0 <__trace_isr_leave>
}
 8000cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8000ccc:	f000 bd30 	b.w	8001730 <__port_irq_epilogue>
 8000cd0:	080018cc 	.word	0x080018cc
 8000cd4:	40020400 	.word	0x40020400
 8000cd8:	24000000 	.word	0x24000000
 8000cdc:	00000000 	.word	0x00000000

08000ce0 <Vector160>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C3_EVENT_HANDLER) && defined(STM32_I2C3_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C3_EVENT_HANDLER) {
 8000ce0:	b570      	push	{r4, r5, r6, lr}
  uint32_t isr = I2CD3.i2c->ISR;
 8000ce2:	4d70      	ldr	r5, [pc, #448]	; (8000ea4 <Vector160+0x1c4>)

  OSAL_IRQ_PROLOGUE();
 8000ce4:	4870      	ldr	r0, [pc, #448]	; (8000ea8 <Vector160+0x1c8>)
  uint32_t isr = I2CD3.i2c->ISR;
 8000ce6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000ce8:	699c      	ldr	r4, [r3, #24]
  OSAL_IRQ_PROLOGUE();
 8000cea:	f000 fb51 	bl	8001390 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD3.i2c->ICR = isr & I2C_INT_MASK;
 8000cee:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000cf0:	f004 03fe 	and.w	r3, r4, #254	; 0xfe
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8000cf4:	f014 0110 	ands.w	r1, r4, #16
  I2CD3.i2c->ICR = isr & I2C_INT_MASK;
 8000cf8:	61d3      	str	r3, [r2, #28]
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8000cfa:	d14a      	bne.n	8000d92 <Vector160+0xb2>
  if ((isr & I2C_ISR_TCR) != 0U) {
 8000cfc:	0620      	lsls	r0, r4, #24
 8000cfe:	d42c      	bmi.n	8000d5a <Vector160+0x7a>
  if ((isr & I2C_ISR_TC) != 0U) {
 8000d00:	0661      	lsls	r1, r4, #25
 8000d02:	d523      	bpl.n	8000d4c <Vector160+0x6c>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8000d04:	782b      	ldrb	r3, [r5, #0]
 8000d06:	2b03      	cmp	r3, #3
 8000d08:	f000 808d 	beq.w	8000e26 <Vector160+0x146>
      i2c_lld_stop_rx_dma(i2cp);
 8000d0c:	6b28      	ldr	r0, [r5, #48]	; 0x30
    dmaStreamDisable(i2cp->rx.dma);
 8000d0e:	6801      	ldr	r1, [r0, #0]
 8000d10:	680b      	ldr	r3, [r1, #0]
 8000d12:	f023 031f 	bic.w	r3, r3, #31
 8000d16:	600b      	str	r3, [r1, #0]
 8000d18:	680b      	ldr	r3, [r1, #0]
 8000d1a:	07db      	lsls	r3, r3, #31
 8000d1c:	d4fc      	bmi.n	8000d18 <Vector160+0x38>
 8000d1e:	7b04      	ldrb	r4, [r0, #12]
 8000d20:	233d      	movs	r3, #61	; 0x3d
 8000d22:	6841      	ldr	r1, [r0, #4]
 8000d24:	40a3      	lsls	r3, r4
 8000d26:	600b      	str	r3, [r1, #0]
    dp->CR2 |= I2C_CR2_STOP;
 8000d28:	6853      	ldr	r3, [r2, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000d2a:	2130      	movs	r1, #48	; 0x30
 8000d2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d30:	6053      	str	r3, [r2, #4]
    dp->CR1 &= ~I2C_CR1_TCIE;
 8000d32:	6813      	ldr	r3, [r2, #0]
 8000d34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	f381 8811 	msr	BASEPRI, r1
  chThdResumeI(trp, msg);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	485a      	ldr	r0, [pc, #360]	; (8000eac <Vector160+0x1cc>)
 8000d42:	f000 fc95 	bl	8001670 <chThdResumeI>
 8000d46:	2300      	movs	r3, #0
 8000d48:	f383 8811 	msr	BASEPRI, r3

  i2c_lld_serve_interrupt(&I2CD3, isr);

  OSAL_IRQ_EPILOGUE();
 8000d4c:	4856      	ldr	r0, [pc, #344]	; (8000ea8 <Vector160+0x1c8>)
 8000d4e:	f000 fb37 	bl	80013c0 <__trace_isr_leave>
}
 8000d52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8000d56:	f000 bceb 	b.w	8001730 <__port_irq_epilogue>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8000d5a:	782b      	ldrb	r3, [r5, #0]
 8000d5c:	2b03      	cmp	r3, #3
 8000d5e:	d052      	beq.n	8000e06 <Vector160+0x126>
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8000d60:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
  if (n > 255U) {
 8000d66:	2bff      	cmp	r3, #255	; 0xff
 8000d68:	f200 808c 	bhi.w	8000e84 <Vector160+0x1a4>
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000d6c:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000d6e:	6868      	ldr	r0, [r5, #4]
 8000d70:	6854      	ldr	r4, [r2, #4]
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000d72:	6880      	ldr	r0, [r0, #8]
 8000d74:	4303      	orrs	r3, r0
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000d76:	484e      	ldr	r0, [pc, #312]	; (8000eb0 <Vector160+0x1d0>)
 8000d78:	4020      	ands	r0, r4
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000d7a:	4303      	orrs	r3, r0
  OSAL_IRQ_EPILOGUE();
 8000d7c:	484a      	ldr	r0, [pc, #296]	; (8000ea8 <Vector160+0x1c8>)
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000d7e:	430b      	orrs	r3, r1
 8000d80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000d84:	6053      	str	r3, [r2, #4]
  OSAL_IRQ_EPILOGUE();
 8000d86:	f000 fb1b 	bl	80013c0 <__trace_isr_leave>
}
 8000d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8000d8e:	f000 bccf 	b.w	8001730 <__port_irq_epilogue>
    i2c_lld_stop_rx_dma(i2cp);
 8000d92:	6b28      	ldr	r0, [r5, #48]	; 0x30
    dmaStreamDisable(i2cp->rx.dma);
 8000d94:	6801      	ldr	r1, [r0, #0]
 8000d96:	680b      	ldr	r3, [r1, #0]
 8000d98:	f023 031f 	bic.w	r3, r3, #31
 8000d9c:	600b      	str	r3, [r1, #0]
 8000d9e:	680b      	ldr	r3, [r1, #0]
 8000da0:	07dc      	lsls	r4, r3, #31
 8000da2:	d4fc      	bmi.n	8000d9e <Vector160+0xbe>
 8000da4:	7b04      	ldrb	r4, [r0, #12]
 8000da6:	233d      	movs	r3, #61	; 0x3d
 8000da8:	6841      	ldr	r1, [r0, #4]
 8000daa:	40a3      	lsls	r3, r4
 8000dac:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8000dae:	600b      	str	r3, [r1, #0]
    dmaStreamDisable(i2cp->tx.dma);
 8000db0:	6801      	ldr	r1, [r0, #0]
 8000db2:	680b      	ldr	r3, [r1, #0]
 8000db4:	f023 031f 	bic.w	r3, r3, #31
 8000db8:	600b      	str	r3, [r1, #0]
 8000dba:	680c      	ldr	r4, [r1, #0]
 8000dbc:	f014 0401 	ands.w	r4, r4, #1
 8000dc0:	d1fb      	bne.n	8000dba <Vector160+0xda>
 8000dc2:	6841      	ldr	r1, [r0, #4]
 8000dc4:	233d      	movs	r3, #61	; 0x3d
 8000dc6:	7b00      	ldrb	r0, [r0, #12]
 8000dc8:	4083      	lsls	r3, r0
 8000dca:	600b      	str	r3, [r1, #0]
    dp->CR2 |= I2C_CR2_STOP;
 8000dcc:	6853      	ldr	r3, [r2, #4]
    i2cp->errors |= I2C_ACK_FAILURE;
 8000dce:	68a9      	ldr	r1, [r5, #8]
    dp->CR2 |= I2C_CR2_STOP;
 8000dd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    i2cp->errors |= I2C_ACK_FAILURE;
 8000dd4:	f041 0104 	orr.w	r1, r1, #4
 8000dd8:	60a9      	str	r1, [r5, #8]
 8000dda:	2130      	movs	r1, #48	; 0x30
    dp->CR2 |= I2C_CR2_STOP;
 8000ddc:	6053      	str	r3, [r2, #4]
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8000dde:	6813      	ldr	r3, [r2, #0]
 8000de0:	f023 0346 	bic.w	r3, r3, #70	; 0x46
 8000de4:	6013      	str	r3, [r2, #0]
 8000de6:	f381 8811 	msr	BASEPRI, r1
 8000dea:	f06f 0101 	mvn.w	r1, #1
 8000dee:	482f      	ldr	r0, [pc, #188]	; (8000eac <Vector160+0x1cc>)
 8000df0:	f000 fc3e 	bl	8001670 <chThdResumeI>
 8000df4:	f384 8811 	msr	BASEPRI, r4
  OSAL_IRQ_EPILOGUE();
 8000df8:	482b      	ldr	r0, [pc, #172]	; (8000ea8 <Vector160+0x1c8>)
 8000dfa:	f000 fae1 	bl	80013c0 <__trace_isr_leave>
}
 8000dfe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8000e02:	f000 bc95 	b.w	8001730 <__port_irq_epilogue>
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8000e06:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	6858      	ldr	r0, [r3, #4]
  if (n > 255U) {
 8000e0c:	28ff      	cmp	r0, #255	; 0xff
 8000e0e:	d83e      	bhi.n	8000e8e <Vector160+0x1ae>
            (n << 16U) | reload;
 8000e10:	0400      	lsls	r0, r0, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000e12:	686b      	ldr	r3, [r5, #4]
 8000e14:	6856      	ldr	r6, [r2, #4]
 8000e16:	689c      	ldr	r4, [r3, #8]
 8000e18:	4b25      	ldr	r3, [pc, #148]	; (8000eb0 <Vector160+0x1d0>)
 8000e1a:	4033      	ands	r3, r6
 8000e1c:	4323      	orrs	r3, r4
            (n << 16U) | reload;
 8000e1e:	4303      	orrs	r3, r0
 8000e20:	430b      	orrs	r3, r1
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000e22:	6053      	str	r3, [r2, #4]
}
 8000e24:	e792      	b.n	8000d4c <Vector160+0x6c>
      i2c_lld_stop_tx_dma(i2cp);
 8000e26:	6b68      	ldr	r0, [r5, #52]	; 0x34
    dmaStreamDisable(i2cp->tx.dma);
 8000e28:	6801      	ldr	r1, [r0, #0]
 8000e2a:	680b      	ldr	r3, [r1, #0]
 8000e2c:	f023 031f 	bic.w	r3, r3, #31
 8000e30:	600b      	str	r3, [r1, #0]
 8000e32:	680b      	ldr	r3, [r1, #0]
 8000e34:	f013 0301 	ands.w	r3, r3, #1
 8000e38:	d1fb      	bne.n	8000e32 <Vector160+0x152>
 8000e3a:	6844      	ldr	r4, [r0, #4]
 8000e3c:	213d      	movs	r1, #61	; 0x3d
 8000e3e:	7b00      	ldrb	r0, [r0, #12]
 8000e40:	4081      	lsls	r1, r0
 8000e42:	6021      	str	r1, [r4, #0]
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8000e44:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8000e46:	6809      	ldr	r1, [r1, #0]
 8000e48:	6848      	ldr	r0, [r1, #4]
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8000e4a:	2800      	cmp	r0, #0
 8000e4c:	f43f af6c 	beq.w	8000d28 <Vector160+0x48>
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8000e50:	6848      	ldr	r0, [r1, #4]
  if (n > 255U) {
 8000e52:	28ff      	cmp	r0, #255	; 0xff
 8000e54:	d820      	bhi.n	8000e98 <Vector160+0x1b8>
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000e56:	0400      	lsls	r0, r0, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000e58:	686c      	ldr	r4, [r5, #4]
 8000e5a:	6856      	ldr	r6, [r2, #4]
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000e5c:	68a4      	ldr	r4, [r4, #8]
 8000e5e:	4320      	orrs	r0, r4
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000e60:	4c13      	ldr	r4, [pc, #76]	; (8000eb0 <Vector160+0x1d0>)
 8000e62:	4034      	ands	r4, r6
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000e64:	4320      	orrs	r0, r4
 8000e66:	4303      	orrs	r3, r0
        i2cp->state = I2C_ACTIVE_RX;
 8000e68:	2004      	movs	r0, #4
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8000e6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8000e6e:	6053      	str	r3, [r2, #4]
    dmaStreamEnable(i2cp->rx.dma);
 8000e70:	680b      	ldr	r3, [r1, #0]
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	600b      	str	r3, [r1, #0]
        dp->CR2 |= I2C_CR2_START;
 8000e78:	6853      	ldr	r3, [r2, #4]
        i2cp->state = I2C_ACTIVE_RX;
 8000e7a:	7028      	strb	r0, [r5, #0]
        dp->CR2 |= I2C_CR2_START;
 8000e7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e80:	6053      	str	r3, [r2, #4]
        return;
 8000e82:	e763      	b.n	8000d4c <Vector160+0x6c>
 8000e84:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8000e88:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8000e8c:	e76f      	b.n	8000d6e <Vector160+0x8e>
 8000e8e:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8000e92:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8000e96:	e7bc      	b.n	8000e12 <Vector160+0x132>
 8000e98:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8000e9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ea0:	e7da      	b.n	8000e58 <Vector160+0x178>
 8000ea2:	bf00      	nop
 8000ea4:	24000084 	.word	0x24000084
 8000ea8:	08001998 	.word	0x08001998
 8000eac:	240000a0 	.word	0x240000a0
 8000eb0:	fe00ffff 	.word	0xfe00ffff
	...

08000ec0 <Vector164>:

OSAL_IRQ_HANDLER(STM32_I2C3_ERROR_HANDLER) {
 8000ec0:	b538      	push	{r3, r4, r5, lr}
  uint32_t isr = I2CD3.i2c->ISR;
 8000ec2:	4c2c      	ldr	r4, [pc, #176]	; (8000f74 <Vector164+0xb4>)

  OSAL_IRQ_PROLOGUE();
 8000ec4:	482c      	ldr	r0, [pc, #176]	; (8000f78 <Vector164+0xb8>)
  uint32_t isr = I2CD3.i2c->ISR;
 8000ec6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000ec8:	699d      	ldr	r5, [r3, #24]
  OSAL_IRQ_PROLOGUE();
 8000eca:	f000 fa61 	bl	8001390 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD3.i2c->ICR = isr & I2C_ERROR_MASK;
 8000ece:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000ed0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000ed2:	f405 527c 	and.w	r2, r5, #16128	; 0x3f00
 8000ed6:	61da      	str	r2, [r3, #28]
    dmaStreamDisable(i2cp->rx.dma);
 8000ed8:	680a      	ldr	r2, [r1, #0]
 8000eda:	6813      	ldr	r3, [r2, #0]
 8000edc:	f023 031f 	bic.w	r3, r3, #31
 8000ee0:	6013      	str	r3, [r2, #0]
 8000ee2:	6813      	ldr	r3, [r2, #0]
 8000ee4:	07db      	lsls	r3, r3, #31
 8000ee6:	d4fc      	bmi.n	8000ee2 <Vector164+0x22>
 8000ee8:	7b08      	ldrb	r0, [r1, #12]
 8000eea:	233d      	movs	r3, #61	; 0x3d
 8000eec:	684a      	ldr	r2, [r1, #4]
 8000eee:	4083      	lsls	r3, r0
 8000ef0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000ef2:	6013      	str	r3, [r2, #0]
    dmaStreamDisable(i2cp->tx.dma);
 8000ef4:	680a      	ldr	r2, [r1, #0]
 8000ef6:	6813      	ldr	r3, [r2, #0]
 8000ef8:	f023 031f 	bic.w	r3, r3, #31
 8000efc:	6013      	str	r3, [r2, #0]
 8000efe:	6813      	ldr	r3, [r2, #0]
 8000f00:	07d8      	lsls	r0, r3, #31
 8000f02:	d4fc      	bmi.n	8000efe <Vector164+0x3e>
 8000f04:	7b08      	ldrb	r0, [r1, #12]
 8000f06:	233d      	movs	r3, #61	; 0x3d
 8000f08:	684a      	ldr	r2, [r1, #4]
  if (isr & I2C_ISR_BERR)
 8000f0a:	05e9      	lsls	r1, r5, #23
    dmaStreamDisable(i2cp->tx.dma);
 8000f0c:	fa03 f300 	lsl.w	r3, r3, r0
 8000f10:	6013      	str	r3, [r2, #0]
    i2cp->errors |= I2C_BUS_ERROR;
 8000f12:	68a3      	ldr	r3, [r4, #8]
 8000f14:	bf44      	itt	mi
 8000f16:	f043 0301 	orrmi.w	r3, r3, #1
 8000f1a:	60a3      	strmi	r3, [r4, #8]
  if (isr & I2C_ISR_ARLO)
 8000f1c:	05aa      	lsls	r2, r5, #22
 8000f1e:	d502      	bpl.n	8000f26 <Vector164+0x66>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	60a3      	str	r3, [r4, #8]
  if (isr & I2C_ISR_OVR)
 8000f26:	0568      	lsls	r0, r5, #21
 8000f28:	d519      	bpl.n	8000f5e <Vector164+0x9e>
    i2cp->errors |= I2C_OVERRUN;
 8000f2a:	f043 0308 	orr.w	r3, r3, #8
  if (isr & I2C_ISR_TIMEOUT)
 8000f2e:	04e9      	lsls	r1, r5, #19
    i2cp->errors |= I2C_OVERRUN;
 8000f30:	60a3      	str	r3, [r4, #8]
  if (isr & I2C_ISR_TIMEOUT)
 8000f32:	d502      	bpl.n	8000f3a <Vector164+0x7a>
    i2cp->errors |= I2C_TIMEOUT;
 8000f34:	f043 0320 	orr.w	r3, r3, #32
 8000f38:	60a3      	str	r3, [r4, #8]
 8000f3a:	2330      	movs	r3, #48	; 0x30
 8000f3c:	f383 8811 	msr	BASEPRI, r3
 8000f40:	f06f 0101 	mvn.w	r1, #1
 8000f44:	480d      	ldr	r0, [pc, #52]	; (8000f7c <Vector164+0xbc>)
 8000f46:	f000 fb93 	bl	8001670 <chThdResumeI>
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f383 8811 	msr	BASEPRI, r3

  i2c_lld_serve_error_interrupt(&I2CD3, isr);

  OSAL_IRQ_EPILOGUE();
 8000f50:	4809      	ldr	r0, [pc, #36]	; (8000f78 <Vector164+0xb8>)
 8000f52:	f000 fa35 	bl	80013c0 <__trace_isr_leave>
}
 8000f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8000f5a:	f000 bbe9 	b.w	8001730 <__port_irq_epilogue>
  if (isr & I2C_ISR_TIMEOUT)
 8000f5e:	04ea      	lsls	r2, r5, #19
 8000f60:	d4e8      	bmi.n	8000f34 <Vector164+0x74>
  if (i2cp->errors != I2C_NO_ERROR)
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1e9      	bne.n	8000f3a <Vector164+0x7a>
  OSAL_IRQ_EPILOGUE();
 8000f66:	4804      	ldr	r0, [pc, #16]	; (8000f78 <Vector164+0xb8>)
 8000f68:	f000 fa2a 	bl	80013c0 <__trace_isr_leave>
}
 8000f6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8000f70:	f000 bbde 	b.w	8001730 <__port_irq_epilogue>
 8000f74:	24000084 	.word	0x24000084
 8000f78:	0800198c 	.word	0x0800198c
 8000f7c:	240000a0 	.word	0x240000a0

08000f80 <sdc_lld_serve_interrupt>:
 8000f80:	2330      	movs	r3, #48	; 0x30
/**
 * @brief   Shared service routine.
 *
 * @param[in] sdcp      pointer to the @p SDCDriver object
 */
void sdc_lld_serve_interrupt(SDCDriver *sdcp) {
 8000f82:	b510      	push	{r4, lr}
 8000f84:	f383 8811 	msr	BASEPRI, r3

  osalSysLockFromISR();

  /* Disables the source but the status flags are not reset because the
     read/write functions needs to check them.*/
  sdcp->sdmmc->MASK = 0U;
 8000f88:	2400      	movs	r4, #0
 8000f8a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000f8c:	3040      	adds	r0, #64	; 0x40
 8000f8e:	4621      	mov	r1, r4
 8000f90:	63dc      	str	r4, [r3, #60]	; 0x3c
 8000f92:	f000 fb6d 	bl	8001670 <chThdResumeI>
 8000f96:	f384 8811 	msr	BASEPRI, r4
  osalThreadResumeI(&sdcp->thread, MSG_OK);

  osalSysUnlockFromISR();
}
 8000f9a:	bd10      	pop	{r4, pc}
 8000f9c:	0000      	movs	r0, r0
	...

08000fa0 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8000fa0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 8000fa4:	b508      	push	{r3, lr}
  sr  = timp->SR;
 8000fa6:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8000fa8:	68d3      	ldr	r3, [r2, #12]
 8000faa:	400b      	ands	r3, r1
 8000fac:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 8000fae:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8000fb0:	ea6f 0101 	mvn.w	r1, r1
 8000fb4:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 8000fb6:	d400      	bmi.n	8000fba <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8000fb8:	bd08      	pop	{r3, pc}
 8000fba:	2330      	movs	r3, #48	; 0x30
 8000fbc:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 8000fc0:	f000 f986 	bl	80012d0 <chSysTimerHandlerI>
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f383 8811 	msr	BASEPRI, r3
 8000fca:	bd08      	pop	{r3, pc}
 8000fcc:	0000      	movs	r0, r0
	...

08000fd0 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8000fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 8000fd4:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8000fd6:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8000fd8:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8000fda:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 8000fdc:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8000fde:	d156      	bne.n	800108e <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8000fe0:	05e2      	lsls	r2, r4, #23
 8000fe2:	d448      	bmi.n	8001076 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8000fe4:	06a0      	lsls	r0, r4, #26
 8000fe6:	d510      	bpl.n	800100a <sd_lld_serve_interrupt+0x3a>
 8000fe8:	f04f 0830 	mov.w	r8, #48	; 0x30
 8000fec:	2700      	movs	r7, #0
 8000fee:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8000ff2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 8000ffa:	4019      	ands	r1, r3
 8000ffc:	f7ff fb10 	bl	8000620 <sdIncomingDataI>
 8001000:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 8001004:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 8001006:	06a3      	lsls	r3, r4, #26
 8001008:	d4f1      	bmi.n	8000fee <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 800100a:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 800100e:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8001012:	d01d      	beq.n	8001050 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 8001014:	0621      	lsls	r1, r4, #24
 8001016:	d51b      	bpl.n	8001050 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 8001018:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800101c:	2730      	movs	r7, #48	; 0x30
 800101e:	f04f 0900 	mov.w	r9, #0
 8001022:	e005      	b.n	8001030 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8001024:	62a8      	str	r0, [r5, #40]	; 0x28
 8001026:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 800102a:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 800102c:	0622      	lsls	r2, r4, #24
 800102e:	d50f      	bpl.n	8001050 <sd_lld_serve_interrupt+0x80>
 8001030:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8001034:	4640      	mov	r0, r8
 8001036:	f7ff fad3 	bl	80005e0 <oqGetI>
      if (b < MSG_OK) {
 800103a:	2800      	cmp	r0, #0
 800103c:	daf2      	bge.n	8001024 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 800103e:	2108      	movs	r1, #8
 8001040:	1d30      	adds	r0, r6, #4
 8001042:	f000 fb35 	bl	80016b0 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8001046:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800104a:	2300      	movs	r3, #0
 800104c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8001050:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8001054:	d00b      	beq.n	800106e <sd_lld_serve_interrupt+0x9e>
 8001056:	0663      	lsls	r3, r4, #25
 8001058:	d509      	bpl.n	800106e <sd_lld_serve_interrupt+0x9e>
 800105a:	2330      	movs	r3, #48	; 0x30
 800105c:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8001060:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8001064:	429a      	cmp	r2, r3
 8001066:	d02d      	beq.n	80010c4 <sd_lld_serve_interrupt+0xf4>
 8001068:	2300      	movs	r3, #0
 800106a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800106e:	f8c5 a000 	str.w	sl, [r5]
}
 8001072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001076:	2330      	movs	r3, #48	; 0x30
 8001078:	f383 8811 	msr	BASEPRI, r3
 800107c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001080:	1d30      	adds	r0, r6, #4
 8001082:	f000 fb15 	bl	80016b0 <chEvtBroadcastFlagsI>
 8001086:	2300      	movs	r3, #0
 8001088:	f383 8811 	msr	BASEPRI, r3
}
 800108c:	e7aa      	b.n	8000fe4 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 800108e:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 8001092:	07e3      	lsls	r3, r4, #31
 8001094:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 8001098:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 800109c:	bf48      	it	mi
 800109e:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 80010a2:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 80010a4:	bf48      	it	mi
 80010a6:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 80010aa:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 80010ac:	bf48      	it	mi
 80010ae:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 80010b2:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 80010b6:	1d30      	adds	r0, r6, #4
 80010b8:	f000 fafa 	bl	80016b0 <chEvtBroadcastFlagsI>
 80010bc:	2300      	movs	r3, #0
 80010be:	f383 8811 	msr	BASEPRI, r3
}
 80010c2:	e78d      	b.n	8000fe0 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80010c4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d0ce      	beq.n	8001068 <sd_lld_serve_interrupt+0x98>
 80010ca:	2110      	movs	r1, #16
 80010cc:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 80010ce:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 80010d2:	f000 faed 	bl	80016b0 <chEvtBroadcastFlagsI>
 80010d6:	e7c7      	b.n	8001068 <sd_lld_serve_interrupt+0x98>
	...

080010e0 <__early_init>:
  RCC->AHB4RSTR |= mask;
 80010e0:	4a5c      	ldr	r2, [pc, #368]	; (8001254 <__early_init+0x174>)
 80010e2:	f240 71ff 	movw	r1, #2047	; 0x7ff
  RCC->AHB4RSTR &= ~mask;
 80010e6:	485c      	ldr	r0, [pc, #368]	; (8001258 <__early_init+0x178>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f8df c170 	ldr.w	ip, [pc, #368]	; 800125c <__early_init+0x17c>
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 80010ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  RCC->AHB4RSTR |= mask;
 80010f2:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
  gpiop->PUPDR   = config->pupdr;
 80010f6:	f04f 3855 	mov.w	r8, #1431655765	; 0x55555555
  gpiop->OSPEEDR = config->ospeedr;
 80010fa:	4d59      	ldr	r5, [pc, #356]	; (8001260 <__early_init+0x180>)
 80010fc:	430c      	orrs	r4, r1
  gpiop->OTYPER  = config->otyper;
 80010fe:	f8df e164 	ldr.w	lr, [pc, #356]	; 8001264 <__early_init+0x184>
  gpiop->PUPDR   = config->pupdr;
 8001102:	f8df 9164 	ldr.w	r9, [pc, #356]	; 8001268 <__early_init+0x188>
 8001106:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 800110a:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
  gpiop->OTYPER  = config->otyper;
 800110e:	4f57      	ldr	r7, [pc, #348]	; (800126c <__early_init+0x18c>)
 8001110:	4020      	ands	r0, r4
 8001112:	4c57      	ldr	r4, [pc, #348]	; (8001270 <__early_init+0x190>)
 8001114:	4e57      	ldr	r6, [pc, #348]	; (8001274 <__early_init+0x194>)
 8001116:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 800111a:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 800111e:	f8d2 00e0 	ldr.w	r0, [r2, #224]	; 0xe0
 8001122:	4308      	orrs	r0, r1
 8001124:	f8c2 00e0 	str.w	r0, [r2, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 8001128:	f8d2 0108 	ldr.w	r0, [r2, #264]	; 0x108
 800112c:	4308      	orrs	r0, r1
  gpiop->ODR     = config->odr;
 800112e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001132:	f8c2 0108 	str.w	r0, [r2, #264]	; 0x108
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 8001136:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
  gpiop->PUPDR   = config->pupdr;
 800113a:	4a4f      	ldr	r2, [pc, #316]	; (8001278 <__early_init+0x198>)
  gpiop->OTYPER  = config->otyper;
 800113c:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800113e:	60a5      	str	r5, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 8001140:	60e2      	str	r2, [r4, #12]
  gpiop->AFRL    = config->afrl;
 8001142:	4a4e      	ldr	r2, [pc, #312]	; (800127c <__early_init+0x19c>)
  gpiop->ODR     = config->odr;
 8001144:	6161      	str	r1, [r4, #20]
  gpiop->AFRL    = config->afrl;
 8001146:	6222      	str	r2, [r4, #32]
  gpiop->AFRH    = config->afrh;
 8001148:	4a4d      	ldr	r2, [pc, #308]	; (8001280 <__early_init+0x1a0>)
  gpiop->OTYPER  = config->otyper;
 800114a:	484e      	ldr	r0, [pc, #312]	; (8001284 <__early_init+0x1a4>)
  gpiop->AFRH    = config->afrh;
 800114c:	6262      	str	r2, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800114e:	4a4e      	ldr	r2, [pc, #312]	; (8001288 <__early_init+0x1a8>)
  gpiop->OTYPER  = config->otyper;
 8001150:	4d4e      	ldr	r5, [pc, #312]	; (800128c <__early_init+0x1ac>)
  gpiop->MODER   = config->moder;
 8001152:	6022      	str	r2, [r4, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8001154:	4c4e      	ldr	r4, [pc, #312]	; (8001290 <__early_init+0x1b0>)
  gpiop->OTYPER  = config->otyper;
 8001156:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8001158:	6084      	str	r4, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 800115a:	f104 6415 	add.w	r4, r4, #156237824	; 0x9500000
  gpiop->OTYPER  = config->otyper;
 800115e:	4a4d      	ldr	r2, [pc, #308]	; (8001294 <__early_init+0x1b4>)
  gpiop->PUPDR   = config->pupdr;
 8001160:	f504 248a 	add.w	r4, r4, #282624	; 0x45000
 8001164:	f204 4491 	addw	r4, r4, #1169	; 0x491
 8001168:	60c4      	str	r4, [r0, #12]
  gpiop->ODR     = config->odr;
 800116a:	f64b 747e 	movw	r4, #49022	; 0xbf7e
 800116e:	6144      	str	r4, [r0, #20]
  gpiop->AFRH    = config->afrh;
 8001170:	f44f 0430 	mov.w	r4, #11534336	; 0xb00000
  gpiop->AFRL    = config->afrl;
 8001174:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8001176:	6244      	str	r4, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8001178:	4c47      	ldr	r4, [pc, #284]	; (8001298 <__early_init+0x1b8>)
 800117a:	6004      	str	r4, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 800117c:	4847      	ldr	r0, [pc, #284]	; (800129c <__early_init+0x1bc>)
  gpiop->OTYPER  = config->otyper;
 800117e:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8001180:	6090      	str	r0, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8001182:	4847      	ldr	r0, [pc, #284]	; (80012a0 <__early_init+0x1c0>)
  gpiop->OTYPER  = config->otyper;
 8001184:	4c47      	ldr	r4, [pc, #284]	; (80012a4 <__early_init+0x1c4>)
  gpiop->PUPDR   = config->pupdr;
 8001186:	60d0      	str	r0, [r2, #12]
  gpiop->AFRL    = config->afrl;
 8001188:	4847      	ldr	r0, [pc, #284]	; (80012a8 <__early_init+0x1c8>)
  gpiop->ODR     = config->odr;
 800118a:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800118c:	6210      	str	r0, [r2, #32]
  gpiop->MODER   = config->moder;
 800118e:	f640 2008 	movw	r0, #2568	; 0xa08
  gpiop->AFRH    = config->afrh;
 8001192:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8001194:	6010      	str	r0, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8001196:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  gpiop->OTYPER  = config->otyper;
 800119a:	f8ce 3004 	str.w	r3, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800119e:	f8ce 2008 	str.w	r2, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
 80011a2:	f8ce 900c 	str.w	r9, [lr, #12]
  gpiop->AFRH    = config->afrh;
 80011a6:	f04f 0977 	mov.w	r9, #119	; 0x77
  gpiop->ODR     = config->odr;
 80011aa:	f8ce 1014 	str.w	r1, [lr, #20]
  gpiop->AFRL    = config->afrl;
 80011ae:	f8ce 3020 	str.w	r3, [lr, #32]
  gpiop->AFRH    = config->afrh;
 80011b2:	f8ce 9024 	str.w	r9, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80011b6:	f44f 2920 	mov.w	r9, #655360	; 0xa0000
  gpiop->OTYPER  = config->otyper;
 80011ba:	483c      	ldr	r0, [pc, #240]	; (80012ac <__early_init+0x1cc>)
  gpiop->MODER   = config->moder;
 80011bc:	f8ce 9000 	str.w	r9, [lr]
  gpiop->OTYPER  = config->otyper;
 80011c0:	f8cc 3004 	str.w	r3, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80011c4:	f8cc 3008 	str.w	r3, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
 80011c8:	f8cc 800c 	str.w	r8, [ip, #12]
  gpiop->ODR     = config->odr;
 80011cc:	f8cc 1014 	str.w	r1, [ip, #20]
  gpiop->AFRL    = config->afrl;
 80011d0:	f8cc 3020 	str.w	r3, [ip, #32]
  gpiop->AFRH    = config->afrh;
 80011d4:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80011d8:	f8cc 3000 	str.w	r3, [ip]
  gpiop->OTYPER  = config->otyper;
 80011dc:	607b      	str	r3, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80011de:	60bb      	str	r3, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
 80011e0:	f8c7 800c 	str.w	r8, [r7, #12]
  gpiop->ODR     = config->odr;
 80011e4:	6179      	str	r1, [r7, #20]
  gpiop->AFRL    = config->afrl;
 80011e6:	623b      	str	r3, [r7, #32]
  gpiop->AFRH    = config->afrh;
 80011e8:	627b      	str	r3, [r7, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80011ea:	603b      	str	r3, [r7, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80011ec:	f04f 674c 	mov.w	r7, #213909504	; 0xcc00000
  gpiop->OTYPER  = config->otyper;
 80011f0:	6073      	str	r3, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80011f2:	60b7      	str	r7, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
 80011f4:	4f2e      	ldr	r7, [pc, #184]	; (80012b0 <__early_init+0x1d0>)
  gpiop->OTYPER  = config->otyper;
 80011f6:	4a2f      	ldr	r2, [pc, #188]	; (80012b4 <__early_init+0x1d4>)
  gpiop->PUPDR   = config->pupdr;
 80011f8:	60f7      	str	r7, [r6, #12]
  gpiop->ODR     = config->odr;
 80011fa:	f64f 77bf 	movw	r7, #65471	; 0xffbf
 80011fe:	6177      	str	r7, [r6, #20]
  gpiop->AFRH    = config->afrh;
 8001200:	4f2d      	ldr	r7, [pc, #180]	; (80012b8 <__early_init+0x1d8>)
  gpiop->AFRL    = config->afrl;
 8001202:	6233      	str	r3, [r6, #32]
  gpiop->AFRH    = config->afrh;
 8001204:	6277      	str	r7, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8001206:	4f2d      	ldr	r7, [pc, #180]	; (80012bc <__early_init+0x1dc>)
 8001208:	6037      	str	r7, [r6, #0]
  gpiop->OSPEEDR = config->ospeedr;
 800120a:	260f      	movs	r6, #15
  gpiop->OTYPER  = config->otyper;
 800120c:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800120e:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
 8001210:	4e2b      	ldr	r6, [pc, #172]	; (80012c0 <__early_init+0x1e0>)
 8001212:	60ee      	str	r6, [r5, #12]
  gpiop->ODR     = config->odr;
 8001214:	6169      	str	r1, [r5, #20]
  gpiop->AFRL    = config->afrl;
 8001216:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
 8001218:	626b      	str	r3, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800121a:	602b      	str	r3, [r5, #0]
  gpiop->OTYPER  = config->otyper;
 800121c:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800121e:	60a3      	str	r3, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 8001220:	f8c4 800c 	str.w	r8, [r4, #12]
  gpiop->ODR     = config->odr;
 8001224:	6161      	str	r1, [r4, #20]
  gpiop->AFRL    = config->afrl;
 8001226:	6223      	str	r3, [r4, #32]
  gpiop->AFRH    = config->afrh;
 8001228:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800122a:	6023      	str	r3, [r4, #0]
  gpiop->OTYPER  = config->otyper;
 800122c:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800122e:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8001230:	f8c0 800c 	str.w	r8, [r0, #12]
  gpiop->ODR     = config->odr;
 8001234:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8001236:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8001238:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800123a:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 800123c:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800123e:	6093      	str	r3, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8001240:	f8c2 800c 	str.w	r8, [r2, #12]
  gpiop->ODR     = config->odr;
 8001244:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8001246:	6213      	str	r3, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8001248:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800124a:	6013      	str	r3, [r2, #0]

  stm32_gpio_init();
  stm32_clock_init();
}
 800124c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  stm32_clock_init();
 8001250:	f7ff ba46 	b.w	80006e0 <stm32_clock_init>
 8001254:	58024400 	.word	0x58024400
 8001258:	fffff800 	.word	0xfffff800
 800125c:	58021000 	.word	0x58021000
 8001260:	ffffc03c 	.word	0xffffc03c
 8001264:	58020c00 	.word	0x58020c00
 8001268:	55505555 	.word	0x55505555
 800126c:	58021400 	.word	0x58021400
 8001270:	58020000 	.word	0x58020000
 8001274:	58021800 	.word	0x58021800
 8001278:	40005551 	.word	0x40005551
 800127c:	b0000bb0 	.word	0xb0000bb0
 8001280:	000aaa0a 	.word	0x000aaa0a
 8001284:	58020400 	.word	0x58020400
 8001288:	aaae8028 	.word	0xaaae8028
 800128c:	58021c00 	.word	0x58021c00
 8001290:	3c00c0c3 	.word	0x3c00c0c3
 8001294:	58020800 	.word	0x58020800
 8001298:	18004081 	.word	0x18004081
 800129c:	0c000f0c 	.word	0x0c000f0c
 80012a0:	01555051 	.word	0x01555051
 80012a4:	58022000 	.word	0x58022000
 80012a8:	00bb00b0 	.word	0x00bb00b0
 80012ac:	58022400 	.word	0x58022400
 80012b0:	51150555 	.word	0x51150555
 80012b4:	58022800 	.word	0x58022800
 80012b8:	00b0b000 	.word	0x00b0b000
 80012bc:	08801000 	.word	0x08801000
 80012c0:	55555550 	.word	0x55555550
	...

080012d0 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 80012d0:	f000 b8be 	b.w	8001450 <chVTDoTickI>
	...

080012e0 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 80012e0:	4a02      	ldr	r2, [pc, #8]	; (80012ec <chRFCUCollectFaultsI+0xc>)
 80012e2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80012e4:	4303      	orrs	r3, r0
 80012e6:	63d3      	str	r3, [r2, #60]	; 0x3c
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	24000170 	.word	0x24000170

080012f0 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 80012f0:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 80012f2:	4c0c      	ldr	r4, [pc, #48]	; (8001324 <trace_next.constprop.0+0x34>)
 80012f4:	f8d4 50ec 	ldr.w	r5, [r4, #236]	; 0xec
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 80012f8:	f7ff f932 	bl	8000560 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 80012fc:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8001300:	f504 610f 	add.w	r1, r4, #2288	; 0x8f0
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8001304:	4a08      	ldr	r2, [pc, #32]	; (8001328 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8001306:	6068      	str	r0, [r5, #4]
 8001308:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	f360 221f 	bfi	r2, r0, #8, #24
 8001310:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8001314:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 8001318:	428b      	cmp	r3, r1
 800131a:	bf28      	it	cs
 800131c:	4613      	movcs	r3, r2
 800131e:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
  }
}
 8001322:	bd38      	pop	{r3, r4, r5, pc}
 8001324:	24000170 	.word	0x24000170
 8001328:	e0001000 	.word	0xe0001000
 800132c:	00000000 	.word	0x00000000

08001330 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8001330:	4b09      	ldr	r3, [pc, #36]	; (8001358 <__trace_ready+0x28>)
 8001332:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8001336:	07d2      	lsls	r2, r2, #31
 8001338:	d500      	bpl.n	800133c <__trace_ready+0xc>
 800133a:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800133c:	7f02      	ldrb	r2, [r0, #28]
void __trace_ready(thread_t *tp, msg_t msg) {
 800133e:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8001340:	f8d3 40ec 	ldr.w	r4, [r3, #236]	; 0xec
 8001344:	00d3      	lsls	r3, r2, #3
 8001346:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 800134a:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 800134e:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8001350:	bc10      	pop	{r4}
    trace_next(oip);
 8001352:	f7ff bfcd 	b.w	80012f0 <trace_next.constprop.0>
 8001356:	bf00      	nop
 8001358:	24000170 	.word	0x24000170
 800135c:	00000000 	.word	0x00000000

08001360 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8001360:	4b09      	ldr	r3, [pc, #36]	; (8001388 <__trace_switch+0x28>)
 8001362:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8001366:	0792      	lsls	r2, r2, #30
 8001368:	d500      	bpl.n	800136c <__trace_switch+0xc>
 800136a:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 800136c:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800136e:	7f0a      	ldrb	r2, [r1, #28]
 8001370:	f8d3 40ec 	ldr.w	r4, [r3, #236]	; 0xec
 8001374:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8001376:	6b49      	ldr	r1, [r1, #52]	; 0x34
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8001378:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 800137c:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8001380:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8001382:	bc10      	pop	{r4}
    trace_next(oip);
 8001384:	f7ff bfb4 	b.w	80012f0 <trace_next.constprop.0>
 8001388:	24000170 	.word	0x24000170
 800138c:	00000000 	.word	0x00000000

08001390 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8001390:	4a0a      	ldr	r2, [pc, #40]	; (80013bc <__trace_isr_enter+0x2c>)
 8001392:	f8b2 30e8 	ldrh.w	r3, [r2, #232]	; 0xe8
void __trace_isr_enter(const char *isr) {
 8001396:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8001398:	f013 0404 	ands.w	r4, r3, #4
 800139c:	d000      	beq.n	80013a0 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 800139e:	bd10      	pop	{r4, pc}
 80013a0:	2330      	movs	r3, #48	; 0x30
 80013a2:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 80013a6:	2103      	movs	r1, #3
 80013a8:	f8d2 30ec 	ldr.w	r3, [r2, #236]	; 0xec
 80013ac:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80013ae:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 80013b0:	f7ff ff9e 	bl	80012f0 <trace_next.constprop.0>
 80013b4:	f384 8811 	msr	BASEPRI, r4
}
 80013b8:	bd10      	pop	{r4, pc}
 80013ba:	bf00      	nop
 80013bc:	24000170 	.word	0x24000170

080013c0 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80013c0:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <__trace_isr_leave+0x2c>)
 80013c2:	f8b2 30e8 	ldrh.w	r3, [r2, #232]	; 0xe8
void __trace_isr_leave(const char *isr) {
 80013c6:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80013c8:	f013 0404 	ands.w	r4, r3, #4
 80013cc:	d000      	beq.n	80013d0 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 80013ce:	bd10      	pop	{r4, pc}
 80013d0:	2330      	movs	r3, #48	; 0x30
 80013d2:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 80013d6:	2104      	movs	r1, #4
 80013d8:	f8d2 30ec 	ldr.w	r3, [r2, #236]	; 0xec
 80013dc:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80013de:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 80013e0:	f7ff ff86 	bl	80012f0 <trace_next.constprop.0>
 80013e4:	f384 8811 	msr	BASEPRI, r4
}
 80013e8:	bd10      	pop	{r4, pc}
 80013ea:	bf00      	nop
 80013ec:	24000170 	.word	0x24000170

080013f0 <vt_insert_first.constprop.0>:
 * @param[in] vtlp      pointer to a @p virtual_timers_list_t structure
 * @param[in] vtp       pointer to a @p virtual_timer_t object
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80013f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80013f2:	4d15      	ldr	r5, [pc, #84]	; (8001448 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80013f4:	4614      	mov	r4, r2
 80013f6:	460e      	mov	r6, r1
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = vtlp->lastdelta;
 80013f8:	6a2f      	ldr	r7, [r5, #32]
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 80013fa:	f105 0310 	add.w	r3, r5, #16
  vtlp->lasttime = now;
 80013fe:	61e9      	str	r1, [r5, #28]
  dlp->delta      = delta;
 8001400:	42ba      	cmp	r2, r7
  dlp->prev       = dlhp;
 8001402:	e9c0 3201 	strd	r3, r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 8001406:	bf38      	it	cc
 8001408:	463c      	movcc	r4, r7
 800140a:	692b      	ldr	r3, [r5, #16]
 800140c:	6003      	str	r3, [r0, #0]
  dlp->next->prev = dlp;
 800140e:	6058      	str	r0, [r3, #4]
  dlhp->next      = dlp;
 8001410:	6128      	str	r0, [r5, #16]
  stStartAlarm(time);
 8001412:	1908      	adds	r0, r1, r4
 8001414:	f7ff f8ac 	bl	8000570 <stStartAlarm>
  return stGetCounter();
 8001418:	f7ff f8a2 	bl	8000560 <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 800141c:	1b82      	subs	r2, r0, r6
 800141e:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8001420:	42a2      	cmp	r2, r4
 8001422:	d209      	bcs.n	8001438 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > vtlp->lastdelta) {
 8001424:	6a2b      	ldr	r3, [r5, #32]
 8001426:	429f      	cmp	r7, r3
 8001428:	d800      	bhi.n	800142c <vt_insert_first.constprop.0+0x3c>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800142a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    vtlp->lastdelta = currdelta;
 800142c:	622f      	str	r7, [r5, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800142e:	2001      	movs	r0, #1
}
 8001430:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8001434:	f7ff bf54 	b.w	80012e0 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8001438:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 800143a:	1930      	adds	r0, r6, r4
 800143c:	4627      	mov	r7, r4
    now = newnow;
 800143e:	461e      	mov	r6, r3
 8001440:	f7ff f8a6 	bl	8000590 <stSetAlarm>
  while (true) {
 8001444:	e7e8      	b.n	8001418 <vt_insert_first.constprop.0+0x28>
 8001446:	bf00      	nop
 8001448:	24000170 	.word	0x24000170
 800144c:	00000000 	.word	0x00000000

08001450 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8001450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001454:	4e3d      	ldr	r6, [pc, #244]	; (800154c <chVTDoTickI+0xfc>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 8001456:	2700      	movs	r7, #0
 8001458:	f04f 0930 	mov.w	r9, #48	; 0x30
 800145c:	f106 0810 	add.w	r8, r6, #16
 8001460:	e009      	b.n	8001476 <chVTDoTickI+0x26>
 8001462:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 8001466:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 800146a:	4620      	mov	r0, r4
 800146c:	4798      	blx	r3
 800146e:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8001472:	6963      	ldr	r3, [r4, #20]
 8001474:	b9ab      	cbnz	r3, 80014a2 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8001476:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 8001478:	f7ff f872 	bl	8000560 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 800147c:	69f3      	ldr	r3, [r6, #28]
 800147e:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 8001480:	68a2      	ldr	r2, [r4, #8]
 8001482:	1ac1      	subs	r1, r0, r3
 8001484:	428a      	cmp	r2, r1
 8001486:	d82c      	bhi.n	80014e2 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 8001488:	189d      	adds	r5, r3, r2
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 800148a:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 800148e:	61f5      	str	r5, [r6, #28]
 8001490:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 8001492:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 8001494:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8001496:	6933      	ldr	r3, [r6, #16]
 8001498:	4543      	cmp	r3, r8
 800149a:	d1e2      	bne.n	8001462 <chVTDoTickI+0x12>
  stStopAlarm();
 800149c:	f7ff f870 	bl	8000580 <stStopAlarm>
}
 80014a0:	e7df      	b.n	8001462 <chVTDoTickI+0x12>
  return stGetCounter();
 80014a2:	f7ff f85d 	bl	8000560 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80014a6:	6962      	ldr	r2, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 80014a8:	eba0 0b05 	sub.w	fp, r0, r5
 80014ac:	4682      	mov	sl, r0
 80014ae:	455a      	cmp	r2, fp
 80014b0:	d330      	bcc.n	8001514 <chVTDoTickI+0xc4>
  return (bool)(dlhp == dlhp->next);
 80014b2:	6933      	ldr	r3, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80014b4:	4543      	cmp	r3, r8
 80014b6:	d03f      	beq.n	8001538 <chVTDoTickI+0xe8>
  while (likely(dlp->delta < delta)) {
 80014b8:	6899      	ldr	r1, [r3, #8]
 80014ba:	428a      	cmp	r2, r1
 80014bc:	d904      	bls.n	80014c8 <chVTDoTickI+0x78>
    dlp = dlp->next;
 80014be:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
 80014c0:	1a52      	subs	r2, r2, r1
  while (likely(dlp->delta < delta)) {
 80014c2:	6899      	ldr	r1, [r3, #8]
 80014c4:	4291      	cmp	r1, r2
 80014c6:	d3fa      	bcc.n	80014be <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 80014c8:	6859      	ldr	r1, [r3, #4]
  dlp->delta      = delta;
 80014ca:	60a2      	str	r2, [r4, #8]
  dlp->prev       = dlp->next->prev;
 80014cc:	e9c4 3100 	strd	r3, r1, [r4]
  dlp->prev->next = dlp;
 80014d0:	600c      	str	r4, [r1, #0]
  dlp->delta -= delta;
 80014d2:	6899      	ldr	r1, [r3, #8]
  dlhp->prev      = dlp;
 80014d4:	605c      	str	r4, [r3, #4]
  dlp->delta -= delta;
 80014d6:	1a89      	subs	r1, r1, r2
  dlhp->delta = (sysinterval_t)-1;
 80014d8:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta -= delta;
 80014dc:	6099      	str	r1, [r3, #8]
  dlhp->delta = (sysinterval_t)-1;
 80014de:	61b2      	str	r2, [r6, #24]
}
 80014e0:	e7c9      	b.n	8001476 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80014e2:	6931      	ldr	r1, [r6, #16]
 80014e4:	4541      	cmp	r1, r8
 80014e6:	d013      	beq.n	8001510 <chVTDoTickI+0xc0>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 80014e8:	4413      	add	r3, r2
  currdelta = vtlp->lastdelta;
 80014ea:	6a37      	ldr	r7, [r6, #32]
  vtlp->lasttime += nowdelta;
 80014ec:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 80014ee:	1a1b      	subs	r3, r3, r0
 80014f0:	42bb      	cmp	r3, r7
 80014f2:	60a3      	str	r3, [r4, #8]
  if (delay < currdelta) {
 80014f4:	bf38      	it	cc
 80014f6:	463b      	movcc	r3, r7
 80014f8:	461c      	mov	r4, r3
  stSetAlarm(time);
 80014fa:	1928      	adds	r0, r5, r4
 80014fc:	f7ff f848 	bl	8000590 <stSetAlarm>
  return stGetCounter();
 8001500:	f7ff f82e 	bl	8000560 <stGetCounter>
 8001504:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8001506:	42ac      	cmp	r4, r5
 8001508:	d912      	bls.n	8001530 <chVTDoTickI+0xe0>
  if (currdelta > vtlp->lastdelta) {
 800150a:	6a33      	ldr	r3, [r6, #32]
 800150c:	429f      	cmp	r7, r3
 800150e:	d809      	bhi.n	8001524 <chVTDoTickI+0xd4>

  /* Update alarm time to next timer.*/
  vt_set_alarm(vtlp, now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8001510:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8001514:	2002      	movs	r0, #2
 8001516:	f7ff fee3 	bl	80012e0 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 800151a:	6933      	ldr	r3, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 800151c:	4543      	cmp	r3, r8
 800151e:	d013      	beq.n	8001548 <chVTDoTickI+0xf8>
 8001520:	465a      	mov	r2, fp
 8001522:	e7c9      	b.n	80014b8 <chVTDoTickI+0x68>
    vtlp->lastdelta = currdelta;
 8001524:	6237      	str	r7, [r6, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8001526:	2001      	movs	r0, #1
}
 8001528:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800152c:	f7ff bed8 	b.w	80012e0 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8001530:	3701      	adds	r7, #1
    now = newnow;
 8001532:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8001534:	463c      	mov	r4, r7
  while (true) {
 8001536:	e7e0      	b.n	80014fa <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 8001538:	442a      	add	r2, r5
 800153a:	1a12      	subs	r2, r2, r0
        vt_insert_first(vtlp, vtp, now, delay);
 800153c:	4651      	mov	r1, sl
 800153e:	4620      	mov	r0, r4
}
 8001540:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 8001544:	f7ff bf54 	b.w	80013f0 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 8001548:	2200      	movs	r2, #0
 800154a:	e7f7      	b.n	800153c <chVTDoTickI+0xec>
 800154c:	24000170 	.word	0x24000170

08001550 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8001550:	b510      	push	{r4, lr}
 8001552:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 8001554:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001556:	f7ff feeb 	bl	8001330 <__trace_ready>
  tp->state = CH_STATE_READY;
 800155a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 800155c:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio >= p->prio));
 800155e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8001560:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 8001562:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8001564:	689a      	ldr	r2, [r3, #8]
 8001566:	428a      	cmp	r2, r1
 8001568:	d2fb      	bcs.n	8001562 <chSchReadyI+0x12>
  p->prev       = pqp->prev;
 800156a:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 800156c:	4620      	mov	r0, r4
  p->next       = pqp;
 800156e:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8001570:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8001572:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8001574:	605c      	str	r4, [r3, #4]
 8001576:	bd10      	pop	{r4, pc}
	...

08001580 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8001580:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8001582:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <chSchGoSleepS+0x2c>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8001584:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8001586:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8001588:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 800158a:	7728      	strb	r0, [r5, #28]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800158c:	4620      	mov	r0, r4
  pqp->next       = p->next;
 800158e:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 8001590:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8001592:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8001594:	7721      	strb	r1, [r4, #28]
  chSysSwitch(ntp, otp);
 8001596:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 8001598:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 800159a:	f7ff fee1 	bl	8001360 <__trace_switch>
 800159e:	4629      	mov	r1, r5
 80015a0:	4620      	mov	r0, r4
}
 80015a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 80015a6:	f7fe bf0b 	b.w	80003c0 <__port_switch>
 80015aa:	bf00      	nop
 80015ac:	24000170 	.word	0x24000170

080015b0 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80015b0:	4b04      	ldr	r3, [pc, #16]	; (80015c4 <chSchIsPreemptionRequired+0x14>)
 80015b2:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80015b4:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 80015b6:	6890      	ldr	r0, [r2, #8]
 80015b8:	689b      	ldr	r3, [r3, #8]
#endif
}
 80015ba:	4298      	cmp	r0, r3
 80015bc:	bf94      	ite	ls
 80015be:	2000      	movls	r0, #0
 80015c0:	2001      	movhi	r0, #1
 80015c2:	4770      	bx	lr
 80015c4:	24000170 	.word	0x24000170
	...

080015d0 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 80015d0:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 80015d2:	4b12      	ldr	r3, [pc, #72]	; (800161c <chSchDoPreemption+0x4c>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 80015d4:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 80015d6:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 80015d8:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 80015da:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 80015dc:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 80015de:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 80015e0:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 80015e2:	7729      	strb	r1, [r5, #28]
  __trace_ready(tp, tp->u.rdymsg);
 80015e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
  __instance_set_currthread(oip, ntp);
 80015e6:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 80015e8:	f7ff fea2 	bl	8001330 <__trace_ready>
  tp->state = CH_STATE_READY;
 80015ec:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80015ee:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio > p->prio));
 80015f0:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80015f2:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 80015f4:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	428a      	cmp	r2, r1
 80015fa:	d8fb      	bhi.n	80015f4 <chSchDoPreemption+0x24>
  p->prev       = pqp->prev;
 80015fc:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80015fe:	4621      	mov	r1, r4
  p->next       = pqp;
 8001600:	6023      	str	r3, [r4, #0]
 8001602:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 8001604:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8001606:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8001608:	605c      	str	r4, [r3, #4]
 800160a:	f7ff fea9 	bl	8001360 <__trace_switch>
 800160e:	4621      	mov	r1, r4
 8001610:	4628      	mov	r0, r5
}
 8001612:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8001616:	f7fe bed3 	b.w	80003c0 <__port_switch>
 800161a:	bf00      	nop
 800161c:	24000170 	.word	0x24000170

08001620 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8001620:	b538      	push	{r3, r4, r5, lr}
 8001622:	2330      	movs	r3, #48	; 0x30
 8001624:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8001628:	4b10      	ldr	r3, [pc, #64]	; (800166c <chThdExit+0x4c>)
 800162a:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 800162c:	f104 0538 	add.w	r5, r4, #56	; 0x38
  return (bool)(lp->next != lp);
 8001630:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  currtp->u.exitcode = msg;
 8001632:	6360      	str	r0, [r4, #52]	; 0x34
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8001634:	429d      	cmp	r5, r3
 8001636:	d106      	bne.n	8001646 <chThdExit+0x26>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8001638:	7fa3      	ldrb	r3, [r4, #30]
 800163a:	b17b      	cbz	r3, 800165c <chThdExit+0x3c>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 800163c:	200f      	movs	r0, #15
}
 800163e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8001642:	f7ff bf9d 	b.w	8001580 <chSchGoSleepS>
  lp->next = p->next;
 8001646:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8001648:	4618      	mov	r0, r3
 800164a:	63a2      	str	r2, [r4, #56]	; 0x38
 800164c:	f7ff ff80 	bl	8001550 <chSchReadyI>
  return (bool)(lp->next != lp);
 8001650:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8001652:	42ab      	cmp	r3, r5
 8001654:	d1f7      	bne.n	8001646 <chThdExit+0x26>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8001656:	7fa3      	ldrb	r3, [r4, #30]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1ef      	bne.n	800163c <chThdExit+0x1c>
    if (currtp->dispose == NULL) {
 800165c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1ec      	bne.n	800163c <chThdExit+0x1c>
  p->prev->next = p->next;
 8001662:	e9d4 3209 	ldrd	r3, r2, [r4, #36]	; 0x24
 8001666:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8001668:	605a      	str	r2, [r3, #4]
  return p;
 800166a:	e7e7      	b.n	800163c <chThdExit+0x1c>
 800166c:	24000170 	.word	0x24000170

08001670 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8001670:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8001672:	6800      	ldr	r0, [r0, #0]
 8001674:	b120      	cbz	r0, 8001680 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 800167a:	6341      	str	r1, [r0, #52]	; 0x34
    (void) chSchReadyI(tp);
 800167c:	f7ff bf68 	b.w	8001550 <chSchReadyI>
  }
}
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
	...

08001690 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8001690:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8001692:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8001694:	4283      	cmp	r3, r0
 8001696:	d005      	beq.n	80016a4 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8001698:	6802      	ldr	r2, [r0, #0]
 800169a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 800169c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800169e:	6341      	str	r1, [r0, #52]	; 0x34
  (void) chSchReadyI(tp);
 80016a0:	f7ff bf56 	b.w	8001550 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
	...

080016b0 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to an @p event_source_t object
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 80016b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 80016b2:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 80016b4:	42a0      	cmp	r0, r4
 80016b6:	d020      	beq.n	80016fa <chEvtBroadcastFlagsI+0x4a>
 80016b8:	4607      	mov	r7, r0
 80016ba:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 80016bc:	2600      	movs	r6, #0
 80016be:	e004      	b.n	80016ca <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80016c0:	2a0b      	cmp	r2, #11
 80016c2:	d01b      	beq.n	80016fc <chEvtBroadcastFlagsI+0x4c>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 80016c4:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 80016c6:	42a7      	cmp	r7, r4
 80016c8:	d017      	beq.n	80016fa <chEvtBroadcastFlagsI+0x4a>
    elp->flags |= flags;
 80016ca:	68e3      	ldr	r3, [r4, #12]
 80016cc:	432b      	orrs	r3, r5
 80016ce:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 80016d0:	b115      	cbz	r5, 80016d8 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 80016d2:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 80016d4:	421d      	tst	r5, r3
 80016d6:	d0f5      	beq.n	80016c4 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 80016d8:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 80016dc:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 80016de:	7f02      	ldrb	r2, [r0, #28]
  tp->epending |= events;
 80016e0:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 80016e2:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 80016e4:	6443      	str	r3, [r0, #68]	; 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 80016e6:	d1eb      	bne.n	80016c0 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80016e8:	6b42      	ldr	r2, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 80016ea:	4213      	tst	r3, r2
 80016ec:	d0ea      	beq.n	80016c4 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 80016ee:	6346      	str	r6, [r0, #52]	; 0x34
    (void) chSchReadyI(tp);
 80016f0:	f7ff ff2e 	bl	8001550 <chSchReadyI>
    elp = elp->next;
 80016f4:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 80016f6:	42a7      	cmp	r7, r4
 80016f8:	d1e7      	bne.n	80016ca <chEvtBroadcastFlagsI+0x1a>
  }
}
 80016fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 80016fc:	6b42      	ldr	r2, [r0, #52]	; 0x34
      ((tp->state == CH_STATE_WTANDEVT) &&
 80016fe:	439a      	bics	r2, r3
 8001700:	d1e0      	bne.n	80016c4 <chEvtBroadcastFlagsI+0x14>
 8001702:	e7f4      	b.n	80016ee <chEvtBroadcastFlagsI+0x3e>
	...

08001710 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8001710:	f3ef 8309 	mrs	r3, PSP
/*lint -restore*/
  uint32_t psp = __get_PSP();

  /* Unstacking procedure, discarding the current exception context and
     positioning the stack to point to the real one.*/
  psp += sizeof (struct port_extctx);
 8001714:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8001716:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800171a:	2300      	movs	r3, #0
 800171c:	f383 8811 	msr	BASEPRI, r3
  /* Restoring real position of the original stack frame.*/
  __set_PSP(psp);

  /* Restoring the normal interrupts status.*/
  port_unlock_from_isr();
}
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
	...

08001730 <__port_irq_epilogue>:
 8001730:	2330      	movs	r3, #48	; 0x30
 8001732:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8001736:	4b0d      	ldr	r3, [pc, #52]	; (800176c <__port_irq_epilogue+0x3c>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800173e:	d102      	bne.n	8001746 <__port_irq_epilogue+0x16>
 8001740:	f383 8811 	msr	BASEPRI, r3
 8001744:	4770      	bx	lr
void __port_irq_epilogue(void) {
 8001746:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8001748:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 800174c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    psp -= sizeof (struct port_extctx);
 8001750:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 8001752:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8001754:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8001758:	f7ff ff2a 	bl	80015b0 <chSchIsPreemptionRequired>
 800175c:	b110      	cbz	r0, 8001764 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800175e:	4b04      	ldr	r3, [pc, #16]	; (8001770 <__port_irq_epilogue+0x40>)
 8001760:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8001762:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8001764:	4b03      	ldr	r3, [pc, #12]	; (8001774 <__port_irq_epilogue+0x44>)
 8001766:	61a3      	str	r3, [r4, #24]
}
 8001768:	bd10      	pop	{r4, pc}
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00
 8001770:	080003e3 	.word	0x080003e3
 8001774:	080003e6 	.word	0x080003e6
	...

08001780 <main>:

#include "drivers.h"

int main(void) {

}
 8001780:	2000      	movs	r0, #0
 8001782:	4770      	bx	lr

08001784 <memset>:
 8001784:	0783      	lsls	r3, r0, #30
 8001786:	b530      	push	{r4, r5, lr}
 8001788:	d048      	beq.n	800181c <memset+0x98>
 800178a:	1e54      	subs	r4, r2, #1
 800178c:	2a00      	cmp	r2, #0
 800178e:	d03f      	beq.n	8001810 <memset+0x8c>
 8001790:	b2ca      	uxtb	r2, r1
 8001792:	4603      	mov	r3, r0
 8001794:	e001      	b.n	800179a <memset+0x16>
 8001796:	3c01      	subs	r4, #1
 8001798:	d33a      	bcc.n	8001810 <memset+0x8c>
 800179a:	f803 2b01 	strb.w	r2, [r3], #1
 800179e:	079d      	lsls	r5, r3, #30
 80017a0:	d1f9      	bne.n	8001796 <memset+0x12>
 80017a2:	2c03      	cmp	r4, #3
 80017a4:	d92d      	bls.n	8001802 <memset+0x7e>
 80017a6:	b2cd      	uxtb	r5, r1
 80017a8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80017ac:	2c0f      	cmp	r4, #15
 80017ae:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80017b2:	d936      	bls.n	8001822 <memset+0x9e>
 80017b4:	f1a4 0210 	sub.w	r2, r4, #16
 80017b8:	f022 0c0f 	bic.w	ip, r2, #15
 80017bc:	f103 0e20 	add.w	lr, r3, #32
 80017c0:	44e6      	add	lr, ip
 80017c2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 80017c6:	f103 0210 	add.w	r2, r3, #16
 80017ca:	e942 5504 	strd	r5, r5, [r2, #-16]
 80017ce:	e942 5502 	strd	r5, r5, [r2, #-8]
 80017d2:	3210      	adds	r2, #16
 80017d4:	4572      	cmp	r2, lr
 80017d6:	d1f8      	bne.n	80017ca <memset+0x46>
 80017d8:	f10c 0201 	add.w	r2, ip, #1
 80017dc:	f014 0f0c 	tst.w	r4, #12
 80017e0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80017e4:	f004 0c0f 	and.w	ip, r4, #15
 80017e8:	d013      	beq.n	8001812 <memset+0x8e>
 80017ea:	f1ac 0304 	sub.w	r3, ip, #4
 80017ee:	f023 0303 	bic.w	r3, r3, #3
 80017f2:	3304      	adds	r3, #4
 80017f4:	4413      	add	r3, r2
 80017f6:	f842 5b04 	str.w	r5, [r2], #4
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d1fb      	bne.n	80017f6 <memset+0x72>
 80017fe:	f00c 0403 	and.w	r4, ip, #3
 8001802:	b12c      	cbz	r4, 8001810 <memset+0x8c>
 8001804:	b2c9      	uxtb	r1, r1
 8001806:	441c      	add	r4, r3
 8001808:	f803 1b01 	strb.w	r1, [r3], #1
 800180c:	429c      	cmp	r4, r3
 800180e:	d1fb      	bne.n	8001808 <memset+0x84>
 8001810:	bd30      	pop	{r4, r5, pc}
 8001812:	4664      	mov	r4, ip
 8001814:	4613      	mov	r3, r2
 8001816:	2c00      	cmp	r4, #0
 8001818:	d1f4      	bne.n	8001804 <memset+0x80>
 800181a:	e7f9      	b.n	8001810 <memset+0x8c>
 800181c:	4603      	mov	r3, r0
 800181e:	4614      	mov	r4, r2
 8001820:	e7bf      	b.n	80017a2 <memset+0x1e>
 8001822:	461a      	mov	r2, r3
 8001824:	46a4      	mov	ip, r4
 8001826:	e7e0      	b.n	80017ea <memset+0x66>
