[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TMP102AIDRLR production of TEXAS INSTRUMENTS from the text:Diode\nT emp.\nSensor\n/c68/c83\nA/D\nConverter\nOSCControl\nLogic\nSerial\nInterface\nConfig.\nand□T emp.\nRegisterT emperature\nSCL1\n36\n4ALERTSDA\nGND2 5V+\nADD0\nSCL\nGND\nALERT2\n41\nADD0V+6\n350.01 µF\nTwo-Wire\nHost ControllerTMP1021.4 V to 3.6 V\nSDAPullup ResistorsSupply Bypass \nCapacitorSupply Voltage\n5 k\r\x03\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nTMP102 Low-Power Digital Temperature Sensor WithSMBus andTwo-Wire Serial\nInterface inSOT563\n11Features\n1•SOT563 Package (1.6-mm ×1.6-mm) isa68%\nSmaller Footprint than SOT-23\n•Accuracy Without Calibration:\n–2.0°C(max) from –25°Cto85°C\n–3.0°C(max) from –40°Cto125°C\n•Low Quiescent Current:\n–10-μAActive (max)\n–1-μAShutdown (max)\n•Supply Range: 1.4to3.6V\n•Resolution: 12Bits\n•Digital Output: SMBus, Two-Wire, andI2C\nInterface Compatibility\n•NIST Traceable\n2Applications\n•Portable andBattery-Powered Applications\n•Power-supply Temperature Monitoring\n•Computer Peripheral Thermal Protection\n•Notebook Computers\n•Battery Management\n•Office Machines\n•Thermostat Controls\n•Electromechanical Device Temperatures\n•General Temperature Measurements:\n–Industrial Controls\n–Test Equipment\n–Medical Instrumentations\nSimplified Schematic3Description\nThe TMP102 device isadigital temperature sensor\nideal forNTC/PTC thermistor replacement where high\naccuracy isrequired. The device offers anaccuracy\nof±0.5°Cwithout requiring calibration orexternal\ncomponent signal conditioning. Device temperature\nsensors arehighly linear and donotrequire complex\ncalculations or lookup tables to derive the\ntemperature. The on-chip 12-bit ADC offers\nresolutions down to0.0625 °C.\nThe 1.6-mm ×1.6-mm SOT563 package is68%\nsmaller footprint than anSOT-23 package. The\nTMP102 device features SMBus ™,two-wire and I2C\ninterface compatibility, and allows uptofour devices\nononebus. The device also features anSMBus alert\nfunction. The device isspecified tooperate over\nsupply voltages from 1.4to3.6Vwith themaximum\nquiescent current of10µAover thefulloperating\nrange.\nTheTMP102 device isideal forextended temperature\nmeasurement inavariety ofcommunication,\ncomputer, consumer, environmental, industrial, and\ninstrumentation applications. The device isspecified\nforoperation over atemperature range of–40°Cto\n125°C.\nThe TMP102 production units are 100% tested\nagainst sensors that are NIST-traceable and are\nverified with equipment that are NIST-traceable\nthrough ISO/IEC 17025 accredited calibrations.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTMP102 SOT563 (6) 1.60 mm×1.20 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nBlock Diagram\n2TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ..................................... 4\n6.2 Handling Ratings ....................................................... 4\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Timing Requirements ............................................... 6\n6.7 Typical Characteristics .............................................. 7\n7Detailed Description .............................................. 8\n7.1 Overview ................................................................... 8\n7.2 Functional Block Diagram ......................................... 8\n7.3 Feature Description ................................................... 87.4 Device Functional Modes ........................................ 14\n7.5 Programming ........................................................... 15\n8Application andImplementation ........................ 21\n8.1 Application Information ............................................ 21\n8.2 Typical Application .................................................. 21\n9Power Supply Recommendations ...................... 23\n10Layout ................................................................... 23\n10.1 Layout Guidelines ................................................. 23\n10.2 Layout Example .................................................... 23\n11Device andDocumentation Support ................. 24\n11.1 Documentation Support ....................................... 24\n11.2 Receiving Notification ofDocumentation Updates 24\n11.3 Community Resources .......................................... 24\n11.4 Trademarks ........................................................... 24\n11.5 Electrostatic Discharge Caution ............................ 24\n11.6 Glossary ................................................................ 24\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 24\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(September 2018) toRevision H Page\n•Changed Absolute Maximum Ratings forvoltage atSCL, SDA andADD0 pin..................................................................... 4\n•Changed Absolute Maximum Ratings forvoltage atALERT pin............................................................................................ 4\nChanges from Revision F(September 2018) toRevision G Page\n•Changed input voltage maximum value from: 3.6Vto:4V................................................................................................... 4\n•Changed output voltage maximum value from: 3.6Vto:((V+) +0.5)and≤4V................................................................... 4\n•Changed Junction-to-ambient thermal resistance from 200°C/W to210.3 °C/W ................................................................. 5\n•Changed Junction-to-case (top) thermal resistance from 73.7 °C/W to105.0 °C/W ............................................................. 5\n•Changed Junction-to-board thermal resistance from 34.4 °C/W to87.5 °C/W ...................................................................... 5\n•Changed Junction-to-top characterization parameter from 3.1°C/W to6.1°C/W ................................................................. 5\n•Changed Junction-to-board characterization parameter from 34.2 °C/W to87.0 °C/W......................................................... 5\n•Added theReceiving Notification ofDocumentation Updates section ................................................................................ 24\nChanges from Revision E(April 2015) toRevision F Page\n•Added TIDesign .................................................................................................................................................................... 1\n•Added NIST Features bullet .................................................................................................................................................. 1\n•Added lastparagraph ofDescription section ......................................................................................................................... 1\nChanges from Revision D(December 2014) toRevision E Page\n•Changed theMAX value fortheSupply voltage from 3.6to4intheAbsolute Maximum Ratings table ............................... 4\n•Changed MIN, TYP, andMAX values fortheTemperature Accuracy (temperature error) parameter .................................. 5\n•Changed thefrequency from 2.85 to3.4MHz inthePOWER SUPPLY section oftheElectrical Characteristics table ....... 6\n•Changed theTemperature Error vsTemperature graph intheTypical Characteristics section ............................................ 7\n3TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated•Changed theTemperature Error at25°Cgraph intheTypical Characteristics section ......................................................... 7\nChanges from Revision C(October 2012) toRevision D Page\n•Added Handling Rating table, Feature Description section, Device Functional Modes ,Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section ............................................................... 4\n•Changed parameters inTiming Requirements ...................................................................................................................... 6\nChanges from Revision B(October 2008) toRevision C Page\n•Changed values forData Hold Time parameter inTiming Requirements .......................................................................... 12\n1\n2\n36\n5\n4SDA\nV+\nADD0SCL\nGND\nALERTCBZ\n4TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nDRL Package\n6-Pin SOT563\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 SCL I Serial clock. Open-drain output; requires apullup resistor.\n2 GND — Ground\n3 ALERT O Overtemperature alert. Open-drain output; requires apullup resistor.\n4 ADD0 I Address select. Connect toGND orV+\n5 V+ I Supply voltage, 1.4Vto3.6V\n6 SDA I/O Serial data. Open-drain output; requires apullup resistor.\n(1) Stresses above these ratings may cause permanent damage. Exposure toabsolute maximum conditions forextended periods may\ndegrade device reliability. These arestress ratings only, andfunctional operation ofthedevice atthese oranyother conditions beyond\nthose specified isnotsupported.\n(2) Input voltage rating applies toallTMP102 input voltages.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply Voltage 4 V\nVoltage atSCL, SDA andADD0(2)–0.5 4 V\nVoltage atALERT((V+) +0.3)\nand≤4V\nOperating temperature –55 150 °C\nJunction temperature 150 °C\nStorage temperature, Tstg –60 150 °C\n(1) Level listed above isthepassing level perANSI, ESDA, andJEDEC JS-001. JEDEC document JEP155 states that500-V HBM allows\nsafe manufacturing with astandard ESD control process.\n(2) Level listed above isthepassing level perEIA-JEDEC JESD22-C101. JEDEC document JEP157 states that250-V CDM allows safe\nmanufacturing with astandard ESD control process.6.2 Handling Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\nMachine model (MM) ±200\n5TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nV+ Supply voltage 1.4 3.3 3.6 V\nTA Operating free-air temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953).6.4 Thermal Information\nTHERMAL METRIC(1)TMP102\nUNIT DRL (SOT563)\n6PINS\nRθJA Junction-to-ambient thermal resistance 210.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 105.0 °C/W\nRθJB Junction-to-board thermal resistance 87.5 °C/W\nψJT Junction-to-top characterization parameter 6.1 °C/W\nψJB Junction-to-board characterization parameter 87.0 °C/W\n6.5 Electrical Characteristics\nAtTA=25°CandVS=1.4to3.6V,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTEMPERATURE INPUT\nRange –40 125 °C\nAccuracy (temperature error)–25°Cto85°C ±0.5 ±2\n°C\n–40°Cto125°C ±1 ±3\nvssupply 0.2 0.5 °C/V\nResolution 0.0625 °C\nDIGITAL INPUT/OUTPUT\nInput capacitance 3 pF\nVIH Input logic high 0.7×(V+) 3.6 V\nVIL Input logic low –0.5 0.3×(V+) V\nIIN Input current 0<VIN<3.6V 1μA\nVOL Output logicSDAV+>2V,IOL=3mA 0 0.4\nVV+<2V,IOL=3mA 0 0.2×(V+)\nALERTV+>2V,IOL=3mA 0 0.4\nV+<2V,IOL=3mA 0 0.2×(V+)\nResolution 12 Bit\nConversion time 26 35 ms\nConversion modesCR1 =0,CR0 =0 0.25\nConv/sCR1 =0,CR0 =1 1\nCR1 =1,CR0 =0(default) 4\nCR1 =1,CR0 =1 8\nTimeout time 30 40 ms\n6TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nAtTA=25°CandVS=1.4to3.6V,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nOperating supply range +1.4 +3.6 V\nIQ Average quiescent currentSerial businactive, CR1 =1,CR0 =\n0(default)7 10\nμASerial busactive, SCL frequency =\n400kHz15\nSerial busactive, SCL frequency =\n3.4MHz85\nISD Shutdown currentSerial businactive 0.5 1\nμASerial busactive, SCL frequency =\n400kHz10\nSerial busactive, SCL frequency =\n3.4MHz80\nTEMPERATURE\nSpecified range –40 125 °C\nOperating range –55 150 °C\n6.6 Timing Requirements\nSee theTiming Diagrams section foradditional information.\nFAST MODE HIGH-SPEED MODE\nUNIT\nMIN TYP MAX MIN TYP MAX\nƒ(SCL) SCL operating frequency V+ 0.001 0.4 0.001 2.85 MHz\nt(BUF)Bus-free time between STOP and\nSTART condition\nSee Figure 7600 160 ns\nt(HDSTA)Hold time after repeated START\ncondition.\nAfter thisperiod, thefirstclock is\ngenerated.600 160 ns\nt(SUSTA) repeated start condition setup time 600 160 ns\nt(SUSTO) STOP condition setup time 600 160 ns\nt(HDDAT) Data hold time 100 900 25 105 ns\nt(SUDAT) Data setup time 100 25 ns\nt(LOW) SCL-clock lowperiod V+,seeFigure 7 1300 210 ns\nt(HIGH) SCL-clock high period See Figure 7 600 60 ns\ntFD Data falltime See Figure 7 300 80 ns\ntRD Data risetimeSee Figure 7 300 ns\nSCLK≤100kHz,\nseeFigure 71000 ns\ntFC Clock falltime See Figure 7 300 40 ns\ntRC Clock risetime See Figure 7 300 40 ns\nTemperature ( qC)Temperature Error ( qC)\n-60-40-20020406080100120140-1-0.8-0.6-0.4-0.200.20.40.60.81\nD002Mean\nMean + 3 V\nMean \x10 3 V\nTemperature Error ( qC)Population\n-0.35\n-0.3\n-0.25\n-0.2\n-0.15\n-0.1\n-0.05\n0\n0.05\n0.1\n0.15\n0.2\n0.25\n0.3\n0.35\n0.4010203040506070\nD001\n40\n38\n36\n34\n32\n30\n28\n26\n24\n22\n20\nTemperature (°C)-60 -20 40 60 140 160Conversion Time (ms) 3.6 V Supply1.4 V Supply\n-40 20 0 80 100 120\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0\nBus Frequency (Hz)1k 10k 100k 1M 10MI ( A)Qμ\n-55 °C +25 °C+125 °C\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\nTemperature (°C)-60 -40 0 40 140 160I ( A)SDμ\n3.6 V Supply\n1.4 V Supply\n-20 20 60 80 100 120\n20\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0\nTemperature (°C)-60 -20 40 60 140 160I ( A)Qμ\n3.6 V Supply\n-40 0 20 80 100 1201.4 V Supply\n7TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated6.7 Typical Characteristics\nAtTA=25°CandV+=3.3V,unless otherwise noted.\nFour conversions persecond\nFigure 1.Average Quiescent Current vsTemperature\nFigure 2.Shutdown Current vsTemperature\nFigure 3.Conversion Time vsTemperature Figure 4.Quiescent Current vsBusFrequency\n(Temperature at3.3-V Supply)\nFigure 5.Temperature Error vsTemperature Figure 6.Temperature Error at25°C\nDiode\nT emp.\nSensor\n/c68/c83\nA/D\nConverter\nOSCControl\nLogic\nSerial\nInterface\nConfig.\nand□T emp.\nRegisterT emperature\nSCL1\n36\n4ALERTSDA\nGND2 5V+\nADD0\n8TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TMP102 device isadigital temperature sensor that isoptimal forthermal-management and thermal-\nprotection applications. The TMP102 device istwo-wire, SMBus and I2Cinterface-compatible. The device is\nspecified over anoperating temperature range of–40°Cto125°C.See Functional Block Diagram forablock\ndiagram oftheTMP102 device.\nThe temperature sensor intheTMP102 device isthechip itself. Thermal paths runthrough thepackage leads as\nwell astheplastic package. The package leads provide theprimary thermal path because ofthelower thermal\nresistance ofthemetal.\nAnalternative version oftheTMP102 device isavailable. The TMP112 device hashighest accuracy, thesame\nmicro-package, andispin-to-pin compatible.\nTable 1.Advantages ofTMP112 versus TMP102\nDEVICECOMPATIBLE\nINTERFACESPACKAGESUPPLY\nCURRENTSUPPLY\nVOLTAGE\n(MIN)SUPPLY\nVOLTAGE\n(MAX)RESOLUTIONLOCAL SENSOR ACCURACY\n(MAX)SPECIFIED\nCALIBRATION\nDRIFT SLOPE\nTMP112I2C\nSMBusSOT563\n1.2×1.6×0.610µA 1.4V 3.6V12bit\n0.0625 °C0.5°C:(0°Cto65°C)\n1°C:(-40°Cto125°C)Yes\nTMP102I2C\nSMBusSOT563\n1.2×1.6×0.610µA 1.4V 3.6V12bit\n0.0625 °C2°C:(25°Cto85°C)\n3°C:(-40°Cto125°C)No\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Digital Temperature Output\nThe digital output from each temperature measurement isstored intheread-only temperature register. The\ntemperature register oftheTMP102 device isconfigured asa12-bit, read-only register (configuration register EM\nbit=0,seetheExtended Mode (EM) section), orasa13-bit, read-only register (configuration register EMbit=1)\nthat stores theoutput ofthemost recent conversion. Two bytes must beread toobtain data and arelisted in\nTable 8and Table 9.Byte 1isthemost significant byte (MSB), followed bybyte 2,theleast significant byte\n(LSB). The first12bits(13bitsinextended mode) areused toindicate temperature. The least significant byte\ndoes nothave toberead ifthat information isnotneeded. The data format fortemperature issummarized in\nTable 2andTable 3.One LSB equals 0.0625 °C.Negative numbers arerepresented inbinary twos-complement\nformat. Following power-up orreset, thetemperature register reads 0°Cuntil thefirstconversion iscomplete. Bit\nD0ofbyte 2indicates normal mode (EM bit=0)orextended mode (EM bit=1),andcanbeused todistinguish\nbetween thetwotemperature register data formats. Theunused bitsinthetemperature register always read 0.\n9TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedFeature Description (continued)\n(1) Theresolution fortheTemp ADC inInternal Temperature mode is0.0625 °C/count.Table 2.12-Bit Temperature Data Format(1)\nTEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX\n128 0111 1111 1111 7FF\n127.9375 0111 1111 1111 7FF\n100 0110 0100 0000 640\n80 0101 0000 0000 500\n75 0100 1011 0000 4B0\n50 0011 0010 0000 320\n25 0001 1001 0000 190\n0.25 0000 0000 0100 004\n0 0000 0000 0000 000\n–0.25 1111 1111 1100 FFC\n–25 1110 0111 0000 E70\n–55 1100 1001 0000 C90\nTable 2does notlistalltemperatures. Use thefollowing rules toobtain thedigital data format foragiven\ntemperature orthetemperature foragiven digital data format.\nToconvert positive temperatures toadigital data format:\n1.Divide thetemperature bytheresolution\n2.Convert theresult tobinary code with a12-bit, left-justified format, andMSB =0todenote apositive sign.\nExample: (50°C)/(0.0625 °C/LSB) =800=320h =0011 0010 0000\nToconvert apositive digital data format totemperature:\n1.Convert the12-bit, left-justified binary temperature result, with theMSB =0todenote apositive sign, toa\ndecimal number.\n2.Multiply thedecimal number bytheresolution toobtain thepositive temperature.\nExample: 0011 0010 0000 =320h =800×(0.0625 °C/LSB) =50°C\nToconvert negative temperatures toadigital data format:\n1.Divide theabsolute value ofthetemperature bytheresolution, and convert theresult tobinary code with a\n12-bit, left-justified format.\n2.Generate thetwos complement oftheresult bycomplementing thebinary number andadding one. Denote a\nnegative number with MSB =1.\nExample: (|–25°C|)/(0.0625 °C/LSB) =400=190h =0001 1001 0000\nTwo\'s complement format: 1110 0110 1111 +1=1110 0111 0000\nToconvert anegative digital data format totemperature:\n1.Generate thetwos compliment ofthe12-bit, left-justified binary number ofthetemperature result (with MSB\n=1,denoting negative temperature result) bycomplementing thebinary number and adding one. This\nrepresents thebinary number oftheabsolute value ofthetemperature.\n2.Convert todecimal number and multiply bytheresolution togettheabsolute temperature, then multiply by\n–1forthenegative sign.\nExample: 1110 0111 0000 hastwos compliment of0001 1001 0000 =0001 1000 1111 +1\nConvert totemperature: 0001 1001 0000 =190h =400; 400 ×(0.0625 °C/LSB) =25°C=(|–25°C|);\n(|–25°C|)×(–1)=–25°C\n10TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedTable 3.13-Bit Temperature Data Format\nTEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX\n150 01001 0110 0000 0960\n128 01000 0000 0000 0800\n127.9375 00111 1111 1111 07FF\n100 00110 0100 0000 0640\n80 00101 0000 0000 0500\n75 00100 1011 0000 04B0\n50 00011 0010 0000 0320\n25 00001 1001 0000 0190\n0.25 00000 0000 0100 0004\n0 00000 0000 0000 0000\n–0.25 11111 1111 1100 1FFC\n–25 11110 0111 0000 1E70\n–55 11100 1001 0000 1C90\n7.3.2 Serial Interface\nThe TMP102 device operates asaslave device only onthetwo-wire busand SMBus. Connections tothebus\naremade through theopen-drain I/Olines, SDA and SCL. The SDA and SCL pins feature integrated spike\nsuppression filters and Schmitt triggers tominimize theeffects ofinput spikes and bus noise. The TMP102\ndevice supports thetransmission protocol forboth fast(1kHz to400kHz) andhigh-speed (1kHz to2.85 MHz)\nmodes. Alldata bytes aretransmitted MSB first.\n7.3.3 BusOverview\nThe device that initiates thetransfer iscalled amaster ,and thedevices controlled bythemaster arecalled\nslaves .The busmust becontrolled byamaster device that generates theserial clock (SCL), controls thebus\naccess, andgenerates theSTART andSTOP conditions.\nToaddress aspecific device, aSTART condition isinitiated, indicated bypulling thedata-line (SDA) from ahigh\ntolowlogic level when SCL ishigh. Allslaves onthebusshift intheslave address byte ontherising edge ofthe\nclock, with thelastbitindicating whether aread orwrite operation isintended. During theninth clock pulse, the\nslave being addressed responds tothemaster bygenerating anacknowledge andbypulling SDA pinlow.\nAdata transfer isthen initiated andsent over eight clock pulses followed byanacknowledge bit.During thedata\ntransfer theSDA pinmust remain stable when SCL ishigh, because anychange inSDA pinwhen SCL pinis\nhigh isinterpreted asaSTART signal orSTOP signal.\nWhen alldata have been transferred, themaster generates aSTOP condition indicated bypulling SDA pinfrom\nlowtohigh, when theSCL pinishigh.\n7.3.4 Serial BusAddress\nTocommunicate with theTMP102, themaster must firstaddress slave devices viaaslave address byte. The\nslave address byte consists ofseven address bits, andadirection bitindicating theintent ofexecuting aread or\nwrite operation.\nThe TMP102 features anaddress pintoallow uptofour devices tobeaddressed onasingle bus. Table 4\ndescribes thepinlogic levels used toproperly connect uptofourdevices.\n11TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedTable 4.Address PinandSlave Addresses\nDEVICE TWO-WIRE ADDRESS A0PINCONNECTION\n1001000 Ground\n1001001 V+\n1001010 SDA\n1001011 SCL\n7.3.5 Writing andReading Operation\nAccessing aparticular register ontheTMP102 device isaccomplished bywriting theappropriate value tothe\npointer register. Thevalue forthepointer register isthefirstbyte transferred after theslave address byte with the\nR/Wbitlow. Every write operation totheTMP102 device requires avalue forthepointer register (see Figure 8).\nWhen reading from theTMP102 device, thelast value stored inthepointer register byawrite operation\ndetermines which register isread byaread operation. Tochange theregister pointer foraread operation, anew\nvalue must bewritten tothepointer register. This action isaccomplished byissuing aslave address byte with the\nR/Wbitlow, followed bythepointer register byte. Noadditional data arerequired. The master then generates a\nSTART condition and sends theslave address byte with theR/Wbithigh toinitiate theread command. See\nFigure 7fordetails ofthissequence. Ifrepeated reads from thesame register aredesired, continually sending\nthePointer Register bytes isnotnecessary because theTMP102 remembers thePointer Register value until itis\nchanged bythenext write operation.\nRegister bytes aresent with themost significant byte first, followed bytheleast significant byte.\n7.3.6 Slave Mode Operations\nThe TMP102 canoperate asaslave receiver orslave transmitter. Asaslave device, theTMP102 never drives\ntheSCL line.\n7.3.6.1 Slave Receiver Mode\nThe first byte transmitted bythemaster istheslave address, with theR/Wbitlow. The TMP102 then\nacknowledges reception ofavalid address. The next byte transmitted bythemaster isthepointer register. The\nTMP102 then acknowledges reception ofthepointer register byte. The next byte orbytes arewritten tothe\nregister addressed bythepointer register. The TMP102 acknowledges reception ofeach data byte. The master\ncanterminate data transfer bygenerating aSTART orSTOP condition..\n7.3.6.2 Slave Transmitter Mode\nThe firstbyte transmitted bythemaster istheslave address, with theR/Wbithigh. The slave acknowledges\nreception ofavalid slave address. The next byte istransmitted bytheslave and isthemost significant byte of\ntheregister indicated bythepointer register. The master acknowledges reception ofthedata byte. The next byte\ntransmitted bytheslave istheleast significant byte. The master acknowledges reception ofthedata byte. The\nmaster terminates data transfer bygenerating aNot-Acknowledge onreception ofanydata byte, orgenerating a\nSTART orSTOP condition.\n7.3.7 SMBus Alert Function\nThe TMP102 device supports theSMBus alert function. When theTMP102 device operates inInterrupt Mode\n(TM =1),theALERT pincanbeconnected asanSMBus alert signal. When amaster senses that anALERT\ncondition ispresent ontheALERT line, themaster sends anSMBus alert command (0001 1001) tothebus. If\ntheALERT pinisactive, thedevice acknowledges theSMBus alert command and responds byreturning the\nslave address ontheSDA line. The eighth bit(LSB) oftheslave address byte indicates iftheALERT condition\nwas caused bythetemperature exceeding THIGH orfalling below TLOW.ForPOL =0,theLSB islowifthe\ntemperature isgreater than orequal toTHIGH;thisbitishigh ifthetemperature isless than TLOW.The polarity of\nthisbitisinverted ifPOL =1.See Figure 10fordetails ofthissequence.\nIfmultiple devices onthebusrespond totheSMBus alert command, arbitration during theslave address portion\noftheSMBus alert command determines which device clears theALERT status. The device with thelowest two-\nwire address wins thearbitration. IftheTMP102 device wins thearbitration, itsALERT pininactivates atthe\ncompletion oftheSMBus alert command. IftheTMP102 device loses thearbitration, itsALERT pinremains\nactive.\nSCL\nSDAt(LOW)\ntRCtFC t(HDSTA)\nt(HDSTA)\nt(HDDAT) t(SUDAT)t(HIGH) t(SUSTA)t(SUSTO)\nt(BUF)\nS S P PtRD tFD\n12TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated7.3.8 General Call\nThe TMP102 device responds toatwo-wire general calladdress (000 0000) iftheeighth bitis0.The device\nacknowledges thegeneral calladdress and responds tocommands inthesecond byte. Ifthesecond byte is\n0000 0110, theTMP102 device internal registers arereset topower-up values. The TMP102 device does not\nsupport thegeneral address acquire command.\n7.3.9 High-Speed (HS) Mode\nInorder forthetwo-wire bus tooperate atfrequencies above 400 kHz, themaster device must issue anHS-\nMode master code (0000 1xxx) asthefirst byte after aSTART condition toswitch thebus tohigh-speed\noperation. The TMP102 device does notacknowledge thisbyte, butswitches theinput filters onSDA and SCL\nand theoutput filters onSDA tooperate inHS-mode, allowing transfers ofupto2.85 MHz. After theHS-Mode\nmaster code hasbeen issued, themaster transmits atwo-wire slave address toinitiate adata transfer operation.\nThe buscontinues tooperate inHS-Mode until aSTOP condition occurs onthebus. Upon receiving theSTOP\ncondition, theTMP102 device switches theinput andoutput filters back tofast-mode operation..\n7.3.10 Timeout Function\nThe TMP102 device resets theserial interface ifSCL isheld lowfor30ms(typ) between astart and stop\ncondition. The TMP102 device releases theSDA lineiftheSCL pinispulled lowandwaits forastart condition\nfrom thehost controller. Toavoid activating thetime-out function, maintaining acommunication speed ofatleast\n1kHzforSCL operating frequency isnecessary..\n7.3.11 Timing Diagrams\nThe TMP102 device istwo-wire, SMBus, and I2C-interface compatible. Figure 7,Figure 8,Figure 9,and\nFigure 10listthevarious operations ontheTMP102 device. Parameters forFigure 7aredefined intheTiming\nRequirements table. Thebusdefinitions aredefined asfollows:\nAcknowledge Each receiving device, when addressed, isobliged togenerate anacknowledge bit.Adevice that\nacknowledges must pulldown theSDA lineduring theacknowledge clock pulse insuch away that\ntheSDA lineisstable lowduring thehigh period oftheAcknowledge clock pulse. Setup andhold\ntimes must betaken intoaccount. Onamaster receive, thetermination ofthedata transfer canbe\nsignaled bythemaster generating anot-acknowledge (1)onthelastbyte thathasbeen transmitted\nbytheslave.\nBusIdle Both SDA andSCL lines remain high.\nData Transfer Thenumber ofdata bytes transferred between aSTART andaSTOP condition isnotlimited and\nisdetermined bythemaster device. TheTMP102 device canalso beused forsingle byte updates.\nToupdate only theMSbyte, terminate thecommunication byissuing aSTART orSTOP\ncommunication onthebus.\nStart Data Transfer Achange inthestate oftheSDA line, from high tolow, when theSCL lineishigh, defines a\nSTART condition. Each data transfer isinitiated with aSTART condition.\nStop Data Transfer Achange inthestate oftheSDA linefrom lowtohigh when theSCL lineishigh defines a\nSTOP condition. Each data transfer isterminated with arepeated START orSTOP condition.\nFigure 7.Two-Wire Timing Diagram\nFrame□1□Two-Wire□Slave□Address□Byte Frame□2□Pointer□Register□Byte1\nStart□By\nMasterACK□By\nDeviceACK□By\nDevice\nFrame□3□Two-Wire□Slave□Address□Byte Frame□4□Data□Byte□1□Read□RegisterStart□By\nMasterACK□By\nDeviceACK□By\nMaster(2)From\nDevice1 9 1 9\n1 9 1 9SDASCL\n0 0 1 R/W 0 0 0 0 0 0 P1 P0\n/c188\n/c188/c188\nSDA\n(Continued)SCL\n(Continued)\nSDA\n(Continued)SCL\n(Continued)1 0 0 10 A1(1)A0(1)\n0 A1(1)A0(1)R/W D7 D6 D5 D4 D3 D2 D1 D0\nFrame□5□Data□Byte□2□Read□RegisterStop□By\nMasterACK□By\nMaster(3)From\nDevice1 9\nD7 D6 D5 D4 D3 D2 D1 D0Stop□By\nMaster\nNOTE: (1)□The□value□of□A0□and□A1□are□determined□by□the□ADD0□pin.\n(2)□Master□should□leave□SDA□high□to□terminate□a□single-byte□read□operation.\n(3)□Master□should□leave□SDA□high□to□terminate□a□two-byte□read□operation.\nFrame□1□Two-Wire□Slave□Address□Byte Frame□2□Pointer□Register□Byte\nFrame□4□Data□Byte□21\nStart□By\nMasterACK□By\nDeviceACK□By\nDevice\nACK□By\nDeviceStop□By\nMaster1 9 1\n1\nD7 D6 D5 D4 D3 D2 D1 D09\nFrame□3□Data□Byte□1ACK□By\nDevice1\nD7SDA\n(Continued)SCL\n(Continued)\nD6 D5 D4 D3 D2 D1 D099\nSDASCL\n0 0 1 0 A1(1)A0(1)R/W 0 0 0 0 0 0 P1 P0 /c188/c188\nNOTE:□(1)□The□value□of□A0□and□A1□are□determined□by□the□ADD0□pin.\n13TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedFigure 8.Two-Wire Timing Diagram forWrite Word Format\nFigure 9.Two-Wire Timing Diagram forRead Word Format\nStartup Start□of\nConversionDelay(1)\n26ms\n26ms\nNOTE:□(1)□The□value□of□A0□and□A1□are□determined□by□the□ADD0□pin.Frame□1□SMBus□ALERT□Response□Address□Byte Frame□2□Slave□Address□From DeviceStart□By\nMasterACK□By\nDeviceFrom\nDeviceNACK□By\nMasterStop□By\nMaster1 9 1 9\nSDASCLALERT\n0 0 0 1 1 0 0 R/W 1 0 0 1 A1 A0 Status\n14TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedFigure 10.Timing Diagram forSMBus Alert\n7.4 Device Functional Modes\n7.4.1 Continuos-Conversion Mode\nThe default mode oftheTMP102 device iscontinuos conversion mode. During continuos-conversion mode, the\nADC performs continuos temperature conversions and stores each results tothe temperature register,\noverwriting theresult from theprevious conversion. The conversion rate bits, CR1 and CR0, configure the\nTMP102 device forconversion rates of0.25 Hz,1Hz,4Hz,or8Hz.The default rate is4Hz.The TMP102\ndevice hasatypical conversion time of26ms.Toachieve different conversion rates, theTMP102 device makes\naconversion and then powers down towait fortheappropriate delay setbyCR1 and CR0. Table 5lists the\nsettings forCR1 andCR0.\nTable 5.Conversion Rate Settings\nCR1 CR0 CONVERSION RATE\n0 0 0.25 Hz\n0 1 1Hz\n1 0 4Hz(default)\n1 1 8Hz\nAfter power-up orgeneral-call reset, theTMP102 immediately starts aconversion, asshown inFigure 11.The\nfirstresult isavailable after 26ms(typical). The active quiescent current during conversion is40μA(typical at\n+27°C).Thequiescent current during delay is2.2μA(typical at+27°C).\n(1) Delay issetbyCR1 andCR0.\nFigure 11.Conversion Start\n7.4.2 Extended Mode (EM)\nThe Extended-Mode bitconfigures thedevice forNormal mode operation (EM =0)orExtended mode operation\n(EM =1).InNormal mode, theTemperature Register andhigh- andlow-limit registers usea12-bit data format.\nNormal mode isused tomake theTMP102 device compatible with theTMP75 device.\nExtended mode (EM =1)allows measurement oftemperatures above 128°Cbyconfiguring theTemperature\nRegister, andhigh- andlow-limit registers for13-bit data format.\n15TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated7.4.3 Shutdown Mode (SD)\nThe Shutdown-mode bitsaves maximum power byshutting down alldevice circuitry other than theserial\ninterface, reducing current consumption totypically less than 0.5μA.Shutdown mode enables when theSDbitis\n1;thedevice shuts down when current conversion iscompleted. When SDisequal to0,thedevice maintains a\ncontinuous conversion state.\n7.4.4 One-Shot/Conversion Ready (OS)\nThe TMP102 device features aone-shot temperature measurement mode. When thedevice isinShutdown\nMode, writing a1totheOSbitstarts asingle temperature conversion. During theconversion, theOSbitreads\n\'0\'.The device returns totheshutdown state atthecompletion ofthesingle conversion. After theconversion, the\nOSbitreads 1.This feature reduces power consumption intheTMP102 device when continuous temperature\nmonitoring isnotrequired.\nAsaresult oftheshort conversion time, theTMP102 device achieves ahigher conversion rate. Asingle\nconversion typically takes 26msandaread cantake place inless than 20μs.When using One-Shot Mode, 30\normore conversions persecond arepossible.\n7.4.5 Thermostat Mode (TM)\nThe thermostat-mode bitindicates tothedevice whether tooperate incomparator mode (TM =0)orInterrupt\nmode (TM =1).\n7.4.5.1 Comparator Mode (TM=0)\nInComparator mode (TM =0),theAlert pinisactivated when thetemperature equals orexceeds thevalue inthe\nT(HIGH) register and remains active until thetemperature falls below thevalue intheT(LOW) register. Formore\ninformation onthecomparator mode, seetheHigh- andLow-Limit Registers section.\n7.4.5.2 Interrupt Mode (TM=1)\nInInterrupt mode (TM =1),theAlert pinisactivated when thetemperature exceeds T(HIGH) orgoes below T(LOW)\nregisters. The Alert piniscleared when thehost controller reads thetemperature register. Formore information\nontheinterrupt mode, seetheHigh- andLow-Limit Registers section.\n7.5 Programming\n7.5.1 Pointer Register\nFigure 12illustrates theinternal register structure oftheTMP102 device. The 8-bit Pointer Register ofthedevice\nisused toaddress agiven data register. The Pointer Register uses thetwoleast-significant bytes (LSBs) (see\nTable 15andTable 16)toidentify which ofthedata registers must respond toaread orwrite command. Table 6\nidentifies thebitsofthePointer Register byte. During awrite command, P2through P7must always be\'0\'.\nTable 7describes thepointer address oftheregisters available intheTMP102 device. The power-up reset value\nofP1andP0is00.Bydefault, theTMP102 device reads thetemperature onpower up.\nI/O\nControl\nInterfaceSCL\nSDAT emperature\nRegister\nConfiguration\nRegister\nTLOW\nRegister\nTHIGH\nRegisterPointer\nRegister\n16TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedProgramming (continued)\nFigure 12.Internal Register Structure\nTable 6.Pointer Register Byte\nP7 P6 P5 P4 P3 P2 P1 P0\n0 0 0 0 0 0 Register Bits\nTable 7.Pointer Addresses\nP1 P0 REGISTER\n0 0 Temperature Register (Read Only)\n0 1 Configuration Register (Read/Write)\n1 0 TLOWRegister (Read/Write)\n1 1 THIGH Register (Read/Write)\n(1) Extended mode 13-bit configuration shown inparenthesis.7.5.2 Temperature Register\nThe Temperature Register oftheTMP102 isconfigured asa12-bit, read-only register (Configuration Register\nEMbit=0,seetheExtended Mode section), orasa13-bit, read-only register (Configuration Register EMbit=1)\nthatstores theoutput ofthemost recent conversion. Two bytes must beread toobtain data, andaredescribed\ninTable 8andTable 9.Note thatbyte 1isthemost significant byte, followed bybyte 2,theleast significant byte.\nThe first12bits(13bitsinExtended mode) areused toindicate temperature. The least significant byte does not\nhave toberead ifthatinformation isnotneeded.\nTable 8.Byte 1ofTemperature Register(1)\nD7 D6 D5 D4 D3 D2 D1 D0\nT11 T10 T9 T8 T7 T6 T5 T4\n(T12) (T11) (T10) (T9) (T8) (T7) (T6) (T5)\n17TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) Extended mode 13-bit configuration shown inparenthesis.Table 9.Byte 2ofTemperature Register(1)\nD7 D6 D5 D4 D3 D2 D1 D0\nT3 T2 T1 T0 0 0 0 0\n(T4) (T3) (T2) (T1) (T0) (0) (0) (1)\n7.5.3 Configuration Register\nThe Configuration Register isa16-bit read/write register used tostore bitsthatcontrol theoperational modes of\nthetemperature sensor. Read/write operations areperformed MSB first. Table 10and Table 11listtheformat\nand thepower-up orreset value oftheconfiguration register. For compatibility, Table 10and Table 11\ncorrespond totheconfiguration register intheTMP75 device andTMP275 device (formore information seethe\ndevice data sheets, SBOS288 andSBOS363 ,respectively). Allregisters areupdated byte bybyte.\nTable 10.Byte 1ofConfiguration andPower-Up orReset Format\nD7 D6 D5 D4 D3 D2 D1 D0\nOS R1 R0 F1 F0 POL TM SD\n0 1 1 0 0 0 0 0\nTable 11.Byte 2ofConfiguration andPower-Up orReset Format\nD7 D6 D5 D4 D3 D2 D1 D0\nCR1 CR0 AL EM 0 0 0 0\n1 0 1 0 0 0 0 0\n7.5.3.1 Shutdown Mode (SD)\nThe Shutdown-mode bitsaves maximum power byshutting down alldevice circuitry other than theserial\ninterface, reducing current consumption totypically less than 0.5μA.Shutdown mode enables when theSDbitis\n1;thedevice shuts down when current conversion iscompleted. When SDisequal to0,thedevice maintains a\ncontinuous conversion state\n7.5.3.2 Thermostat Mode (TM)\nThe Thermostat mode bitindicates tothedevice whether tooperate inComparator mode (TM =0)orInterrupt\nmode (TM =1).Formore information oncomparator andinterrupt modes, seetheHigh- andLow-Limit Registers\nsection.\n7.5.3.3 Polarity (POL)\nThe polarity bitallows theuser toadjust thepolarity oftheALERT pinoutput. IfthePOL bitissetto0(default),\ntheALERT pinbecomes active low. When thePOL bitissetto1,theALERT pinbecomes active high andthe\nstate oftheALERT pinisinverted. Theoperation oftheALERT pininvarious modes isillustrated inFigure 13.\nMeasured\nT emperatureTHIGH\nTLOW\nDevice ALERT□PIN\n(Comparator□Mode)\nPOL□=□0\nDevice ALERT□PIN\n(Interrupt□Mode)\nPOL□=□0\nDevice ALERT□PIN\n(Comparator□Mode)\nPOL□=□1\nDevice ALERT□PIN\n(Interrupt□Mode)\nPOL□=□1\nRead Read\nTimeRead\n18TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedFigure 13.Output Transfer Function Diagrams\n7.5.3.4 Fault Queue (F1/F0)\nAfault condition exists when themeasured temperature exceeds theuser-defined limits setintheTHIGH and\nTLOWregisters. Additionally, thenumber offault conditions required togenerate analert may beprogrammed\nusing thefault queue. The fault queue isprovided toprevent afalse alert asaresult ofenvironmental noise. The\nfault queue requires consecutive fault measurements inorder totrigger thealert function. Table 12defines the\nnumber ofmeasured faults that may beprogrammed totrigger analert condition inthedevice. ForTHIGH and\nTLOWregister format andbyte order, seetheHigh- andLow-Limit Registers section.\nTable 12.TMP102 Fault Settings\nF1 F0 CONSECUTIVE FAULTS\n0 0 1\n0 1 2\n1 0 4\n1 1 6\n7.5.3.5 Converter Resolution (R1/R0)\nThe converter resolution bits, R1and R0,areread-only bits. The TMP102 converter resolution issetatdevice\nstart-up to11which sets thetemperature register toa12bit-resolution.\n7.5.3.6 One-Shot (OS)\nWhen thedevice isinShutdown Mode, writing a1totheOSbitstarts asingle temperature conversion. During\ntheconversion, theOSbitreads \'0\'.The device returns totheshutdown state atthecompletion ofthesingle\nconversion. Formore information ontheone-shot conversion mode, seetheOne-Shot/Conversion Ready (OS)\nsection.\n7.5.3.7 EMBit\nThe Extended-Mode bitconfigures thedevice forNormal Mode operation (EM =0)orExtended Mode operation\n(EM =1).Innormal mode, thetemperature register, high-limit register, and low-limit register usea12-bit data\nformat. Formore information ontheextended mode, seetheExtended Mode (EM) section.\n19TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated(1) Extended mode 13-bit configuration shown inparenthesis.7.5.3.8 Alert (ALBit)\nThe ALbitisaread-only function. Reading theALbitprovides information about thecomparator mode status.\nThe state ofthePOL bitinverts thepolarity ofdata returned from theALbit.When thePOL bitequals 0,theAL\nbitreads as1until thetemperature equals orexceeds T(HIGH) fortheprogrammed number ofconsecutive faults,\ncausing theALbittoread as0.The ALbitcontinues toread as0until thetemperature falls below T(LOW) forthe\nprogrammed number ofconsecutive faults, when itagain reads as1.The status oftheTMbitdoes notaffect the\nstatus oftheALbit..\n7.5.3.9 Conversion Rate (CR)\nThe conversion rate bits, CR1 and CR0, configure theTMP102 device forconversion rates of0.25 Hz,1Hz,4\nHz,or8Hz.Thedefault rateis4Hz.Formore information ontheconversion ratebits, seeTable 5.\n7.5.4 High- andLow-Limit Registers\nThe temperature limits arestored intheT(LOW) andT(HIGH) registers inthesame format asthetemperature result,\nand their values arecompared tothetemperature result onevery conversion. The outcome ofthecomparison\ndrives thebehavior oftheALERT pin,which operates asacomparator output oraninterrupt, and issetbythe\nTMbitintheconfiguration register.\nInComparator mode (TM =0),theALERT pinbecomes active when thetemperature equals orexceeds the\nvalue inTHIGH and generates aconsecutive number offaults according tofault bitsF1and F0.The ALERT pin\nremains active until thetemperature falls below theindicated TLOWvalue forthesame number offaults.\nInInterrupt mode (TM =1),theALERT pinbecomes active when thetemperature equals orexceeds thevalue in\nTHIGH foraconsecutive number offault conditions (asshown inTable 5).The ALERT pinremains active until a\nread operation ofany register occurs, orthedevice successfully responds totheSMBus Alert Response\naddress. The ALERT pinwillalso becleared ifthedevice isplaced inShutdown mode. When theALERT pinis\ncleared, itbecomes active again only when temperature falls below TLOW,andremains active until cleared bya\nread operation ofanyregister orasuccessful response totheSMBus Alert Response address. When theALERT\npiniscleared, theabove cycle repeats, with theALERT pinbecoming active when thetemperature equals or\nexceeds THIGH.The ALERT pincan also becleared byresetting thedevice with theGeneral Call Reset\ncommand. This action also clears thestate oftheinternal registers inthedevice, returning thedevice to\nComparator mode (TM =0).\nBoth operational modes arerepresented inFigure 13.Table 13through Table 16describe theformat forthe\nTHIGH and TLOWregisters. Note that themost significant byte issent first, followed bytheleast significant byte.\nPower-up reset values forTHIGH andTLOWare:THIGH =+80°CandTLOW=+75°C.Theformat ofthedata forTHIGH\nandTLOWisthesame asfortheTemperature Register.\nTable 13.Byte 1Temperature Register HIGH(1)\nD7 D6 D5 D4 D3 D2 D1 D0\nH11 H10 H9 H8 H7 H6 H5 H4\n(H12) (H11) (H10) (H9) (H8) (H7) (H6) (H5)\nTable 14.Byte 2Temperature Register HIGH\nD7 D6 D5 D4 D3 D2 D1 D0\nH3 H2 H1 H0 0 0 0 0\n(H4) (H3) (H2) (H1) (H0) (0) (0) (0)\n(1) Extended mode 13-bit configuration shown inparenthesis.Table 15.Byte 1Temperature Register LOW(1)\nD7 D6 D5 D4 D3 D2 D1 D0\nL11 L10 L9 L8 L7 L6 L5 L4\n(L12) (L11) (L10) (L9) (L8) (L7) (L6) (L5)\n20TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedTable 16.Byte 2Temperature Register LOW\nD7 D6 D5 D4 D3 D2 D1 D0\nL3 L2 L1 L0 0 0 0 0\n(L4) (L3) (L2) (L1) (L0) (0) (0) (0)\nSCL\nGND\nALERT2\n41\nADD0V+6\n350.01 µF\nTwo-Wire\nHost ControllerTMP1021.4 V to 3.6 V\nSDAPullup ResistorsSupply Bypass \nCapacitorSupply Voltage\n5 k\r\x03\n21TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheTMP102 device isused tomeasure thePCB temperature oftheboard location where thedevice ismounted.\nThe programmable address options allow uptofour locations ontheboard tobemonitored onasingle serial\nbus.\n8.2 Typical Application\nFigure 14.Typical Connections\n8.2.1 Design Requirements\nThe TMP102 device requires pullup resistors ontheSCL, SDA, and ALERT pins. The recommended value for\nthepullup resistors is5-kΩ.Insome applications thepullup resistor canbelower orhigher than 5kΩbutmust\nnotexceed 3mAofcurrent onanyofthose pins. A0.01-μFbypass capacitor onthesupply isrecommended as\nshown inFigure 14.The SCL and SDA lines can bepulled uptoasupply that isequal toorhigher than V+\nthrough thepullup resistors. Toconfigure one offour different addresses onthebus, connect theADD0 pinto\neither theGND, V+,SDA, orSCL pin.\n8.2.2 Detailed Design Procedure\nPlace theTMP102 device inclose proximity totheheat source thatmust bemonitored, with aproper layout for\ngood thermal coupling. This placement ensures that temperature changes arecaptured within theshortest\npossible time interval. Tomaintain accuracy inapplications thatrequire airorsurface temperature measurement,\ncare must betaken toisolate thepackage and leads from ambient airtemperature. Athermally-conductive\nadhesive ishelpful inachieving accurate surface temperature measurement.\nTime (s)Temperature ( qC)\n-1135791113151719253035404550556065707580859095100\nDevice\nSCL SDA\nGND V+\nALERT ADD0C(F)10 nF≥R(F)5 k≤ ΩSupply Voltage\n22TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments IncorporatedTypical Application (continued)\nTheTMP102 device isavery low-power device andgenerates very lownoise onthesupply bus. Applying anRC\nfilter totheV+pinoftheTMP102 device canfurther reduce anynoise thattheTMP102 device might propagate\ntoother components. R(F)inFigure 15must beless than 5kΩandC(F)must begreater than 10nF.\nFigure 15.Noise Reduction Techniques\n8.2.3 Application Curve\nFigure 16shows thestep response oftheTMP102 device toasubmersion inanoilbath of100ºCfrom room\ntemperature (27ºC).The time-constant, orthetime fortheoutput toreach 63% oftheinput step, is0.8s.The\ntime-constant result depends ontheprinted circuit board (PCB) thattheTMP102 device ismounted. Forthistest,\ntheTMP102 device was soldered toatwo-layer PCB thatmeasured 0.375 inch ×0.437 inch.\nspace\nFigure 16.Temperature Step Response\nSerial Bus TracesPullup Resistors\nSupply Bypass \nCapacitorVia to Power or \nGround Plane\nVia to Internal Layer\nSupply VoltageSCL\nGND\nALERT ADD0V+SDA\nGround Plane for\nThermal Coupling \nto Heat Source\nHeat Source\n23TMP102\nwww.ti.com SBOS397H –AUGUST 2007 –REVISED DECEMBER 2018\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated9Power Supply Recommendations\nThe TMP102 device operates with power supply intherange of1.4to3.6V.The device isoptimized for\noperation at3.3-V supply butcanmeasure temperature accurately inthefullsupply range.\nApower-supply bypass capacitor isrequired forproper operation. Place thiscapacitor asclose aspossible tothe\nsupply and ground pins ofthedevice. Atypical value forthissupply bypass capacitor is0.01μF.Applications\nwith noisy orhigh-impedance power supplies may require additional decoupling capacitors toreject power-supply\nnoise.\n10Layout\n10.1 Layout Guidelines\nPlace thepower-supply bypass capacitor asclose aspossible tothesupply andground pins. The recommended\nvalue ofthisbypass capacitor is0.01μF.Additional decoupling capacitance can beadded tocompensate for\nnoisy orhigh-impedance power supplies. Pulluptheopen-drain output pins (SDA ,SCL andALERT) through 5-\nkΩpullup resistors.\n10.2 Layout Example\nFigure 17.TMP102 Layout Example\n24TMP102\nSBOS397H –AUGUST 2007 –REVISED DECEMBER 2018 www.ti.com\nProduct Folder Links: TMP102Submit Documentation Feedback Copyright ©2007 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•TMP175, TMP75 Data Sheet, SBOS288\n•TMP275 Data Sheet, SBOS363\n•Capacitive Touch Operated Automotive LED Dome Light with Haptics Feedback Design Guide\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nSMBus isatrademark ofIntel, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 1-Dec-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTMP102AIDRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CBZ\nTMP102AIDRLRG4 ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CBZ\nTMP102AIDRLT ACTIVE SOT-5X3 DRL 6250RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 CBZ\nTMP102AIDRLTG4 ACTIVE SOT-5X3 DRL 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 CBZ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 1-Dec-2021\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TMP102 :\n•Automotive : TMP102-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTMP102AIDRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nTMP102AIDRLR SOT-5X3 DRL 64000 180.0 8.42.01.80.754.08.0 Q3\nTMP102AIDRLT SOT-5X3 DRL 6250 180.0 8.41.981.780.694.08.0 Q3\nTMP102AIDRLT SOT-5X3 DRL 6250 180.0 8.42.01.80.754.08.0 Q3\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTMP102AIDRLR SOT-5X3 DRL 64000 202.0 201.0 28.0\nTMP102AIDRLR SOT-5X3 DRL 64000 210.0 185.0 35.0\nTMP102AIDRLT SOT-5X3 DRL 6250 202.0 201.0 28.0\nTMP102AIDRLT SOT-5X3 DRL 6250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n4X 0.5\n2X 1\n6X 0.30.1\n0.6 MAX\n6X 0.180.08\n6X 0.40.20.050.00 TYP\n6X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD16PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND6X (0.67)\n6X (0.3)\n(1.48)4X (0.5)\n(R0.05) TYP\n4223266/C   12/2021SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n346\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)4X (0.5)6X (0.67)\n6X (0.3)\n(R0.05) TYPSOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n346\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TMP102AIDRLR

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Supply Voltage: 1.4V to 3.6V
- **Current Ratings**: 
  - Active Current: 10 µA (max)
  - Shutdown Current: 1 µA (max)
- **Power Consumption**: 
  - Quiescent Current: 10 µA (typical)
- **Operating Temperature Range**: 
  - -40°C to 125°C
- **Package Type**: 
  - SOT563 (1.6 mm x 1.6 mm)
- **Special Features**: 
  - SMBus, Two-Wire, and I2C interface compatibility
  - NIST traceable accuracy of ±0.5°C (from -25°C to 85°C)
  - 12-bit resolution with a conversion time of 26 ms
  - Alert function for over-temperature conditions
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The TMP102AIDRLR is a low-power digital temperature sensor designed for high accuracy and ease of integration into various applications. It features a two-wire interface compatible with SMBus and I2C protocols, allowing for simple communication with microcontrollers and other digital systems. The device provides a digital output of temperature readings, eliminating the need for complex calculations or external signal conditioning.

#### Typical Applications:
- **Portable and Battery-Powered Devices**: Ideal for applications where low power consumption is critical.
- **Thermal Protection in Computer Peripherals**: Used to monitor and protect against overheating in devices like printers and external drives.
- **Notebook Computers**: For monitoring internal temperatures to ensure optimal performance and safety.
- **Battery Management Systems**: Helps in monitoring battery temperatures to prevent overheating and ensure safe operation.
- **Industrial Controls and Medical Instrumentation**: Used in various industrial and medical devices for accurate temperature measurement.

The TMP102AIDRLR is particularly suited for applications requiring precise temperature monitoring in compact spaces, thanks to its small footprint and low power requirements. Its ability to operate over a wide temperature range makes it versatile for numerous environments and conditions.