

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Tue Oct  1 18:26:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2097164|  2097164|  6.984 ms|  6.984 ms|  2097164|  2097164|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop8_loop9_loop10  |  2097162|  2097162|        15|          4|          1|  524288|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      384|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |       16|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      239|    -|
|Register             |        -|     -|      643|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     3|     1029|     1199|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U25   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v42_U  |node5_v73_RAM_AUTO_1R1W   |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |v41_U  |node7_v105_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                          |       16|  0|   0|    1| 12288|   64|     2|       393216|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_213_p2              |         +|   0|  0|  27|          20|           1|
    |add_ln112_fu_310_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln113_1_fu_283_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln113_fu_263_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln114_fu_375_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln119_fu_432_p2                |         +|   0|  0|  20|          13|          13|
    |add_ln122_fu_358_p2                |         +|   0|  0|  20|          13|          13|
    |empty_11_fu_418_p2                 |         +|   0|  0|  19|          12|          12|
    |and_ln112_fu_257_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_265                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_269                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_566                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_579                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_583                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op94_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp9_fu_345_p2                     |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln112_fu_207_p2               |      icmp|   0|  0|  28|          20|          21|
    |icmp_ln113_fu_225_p2               |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln114_1_fu_381_p2             |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln114_fu_251_p2               |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln123_fu_448_p2               |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln130_fu_369_p2               |      icmp|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_239_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln113_1_fu_327_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln113_fu_269_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_168_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln112_1_fu_316_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln112_fu_231_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln113_1_fu_275_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln113_2_fu_289_p3           |    select|   0|  0|  15|           1|           1|
    |select_ln113_fu_331_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_245_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 384|         190|         136|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   15|         30|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v43_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v44_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v45_load               |   9|          2|    8|         16|
    |empty_fu_96                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_92                  |   9|          2|   20|         40|
    |indvar_flatten_fu_84                    |   9|          2|   15|         30|
    |v126_blk_n                              |   9|          2|    1|          2|
    |v127_blk_n                              |   9|          2|    1|          2|
    |v41_address0                            |  14|          3|   12|         36|
    |v42_address0                            |  14|          3|   13|         39|
    |v43_fu_88                               |   9|          2|    7|         14|
    |v44_fu_80                               |   9|          2|    7|         14|
    |v45_fu_76                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 239|         52|  212|        484|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln112_reg_538                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp9_reg_567                      |   1|   0|    1|          0|
    |empty_fu_96                       |  32|   0|   32|          0|
    |icmp_ln112_reg_523                |   1|   0|    1|          0|
    |icmp_ln113_reg_532                |   1|   0|    1|          0|
    |icmp_ln114_1_reg_580              |   1|   0|    1|          0|
    |icmp_ln123_reg_599                |   1|   0|    1|          0|
    |icmp_ln123_reg_599_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln130_reg_576                |   1|   0|    1|          0|
    |indvar_flatten14_fu_92            |  20|   0|   20|          0|
    |indvar_flatten_fu_84              |  15|   0|   15|          0|
    |or_ln113_reg_543                  |   1|   0|    1|          0|
    |select_ln113_1_reg_547            |   7|   0|    7|          0|
    |select_ln113_reg_561              |   8|   0|    8|          0|
    |trunc_ln113_reg_555               |   6|   0|    6|          0|
    |v120_load_reg_594                 |  32|   0|   32|          0|
    |v41_addr_reg_584                  |  12|   0|   12|          0|
    |v41_load_reg_609                  |  32|   0|   32|          0|
    |v42_addr_reg_589                  |  13|   0|   13|          0|
    |v43_fu_88                         |   7|   0|    7|          0|
    |v44_fu_80                         |   7|   0|    7|          0|
    |v45_fu_76                         |   8|   0|    8|          0|
    |v45_load_reg_527                  |   8|   0|    8|          0|
    |v47_reg_624                       |  32|   0|   32|          0|
    |v50_reg_614                       |  32|   0|   32|          0|
    |v51_reg_629                       |  32|   0|   32|          0|
    |icmp_ln112_reg_523                |  64|  32|    1|          0|
    |icmp_ln114_1_reg_580              |  64|  32|    1|          0|
    |icmp_ln130_reg_576                |  64|  32|    1|          0|
    |or_ln113_reg_543                  |  64|  32|    1|          0|
    |v41_addr_reg_584                  |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 643| 160|  339|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v127_dout            |   in|   32|     ap_fifo|          v127|       pointer|
|v127_num_data_valid  |   in|   14|     ap_fifo|          v127|       pointer|
|v127_fifo_cap        |   in|   14|     ap_fifo|          v127|       pointer|
|v127_empty_n         |   in|    1|     ap_fifo|          v127|       pointer|
|v127_read            |  out|    1|     ap_fifo|          v127|       pointer|
|v120_address0        |  out|   13|   ap_memory|          v120|         array|
|v120_ce0             |  out|    1|   ap_memory|          v120|         array|
|v120_q0              |   in|   32|   ap_memory|          v120|         array|
|v126_din             |  out|   32|     ap_fifo|          v126|       pointer|
|v126_num_data_valid  |   in|   13|     ap_fifo|          v126|       pointer|
|v126_fifo_cap        |   in|   13|     ap_fifo|          v126|       pointer|
|v126_full_n          |   in|    1|     ap_fifo|          v126|       pointer|
|v126_write           |  out|    1|     ap_fifo|          v126|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

