{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477747414942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477747414943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 18:53:34 2016 " "Processing started: Sat Oct 29 18:53:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477747414943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477747414943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC1 -c RISC1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477747414943 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1477747415134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_85c_slow.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_85c_slow.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747416077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_0c_slow.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_0c_slow.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747416330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_min_1200mv_0c_fast.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_min_1200mv_0c_fast.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747416584 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747416869 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_85c_vhd_slow.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_85c_vhd_slow.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747417209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_0c_vhd_slow.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_0c_vhd_slow.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747417546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_min_1200mv_0c_vhd_fast.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_min_1200mv_0c_vhd_fast.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747417879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_vhd.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_vhd.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477747418218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1334 " "Peak virtual memory: 1334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477747418684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 18:53:38 2016 " "Processing ended: Sat Oct 29 18:53:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477747418684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477747418684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477747418684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477747418684 ""}
