

================================================================
== Vitis HLS Report for 'mac'
================================================================
* Date:           Wed May 29 22:09:16 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_component
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |        ?|        ?|       145|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     267|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        2|     1|      980|    1231|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     113|    -|
|Register         |        -|     -|      600|     190|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        2|     1|     1580|    1801|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                    |control_s_axi                                   |        0|   0|  284|  488|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1  |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1  |        0|   1|    0|    1|    0|
    |gmem_m_axi_U                                       |gmem_m_axi                                      |        2|   0|  696|  742|    0|
    +---------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                                |        2|   1|  980| 1231|    0|
    +---------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_213_p2         |         +|   0|  0|  31|          31|           1|
    |add_ln12_1_fu_247_p2       |         +|   0|  0|  63|          63|          63|
    |add_ln12_2_fu_274_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln12_fu_232_p2         |         +|   0|  0|  63|          63|          63|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_223_p2        |      icmp|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 267|         260|         231|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   6|          6|    1|          6|
    |ap_done                   |   2|          2|    1|          2|
    |ap_enable_reg_pp0_iter48  |   2|          2|    1|          2|
    |gmem_ARADDR               |  64|          4|   64|        256|
    |gmem_blk_n_AR             |   2|          2|    1|          2|
    |gmem_blk_n_AW             |   2|          2|    1|          2|
    |gmem_blk_n_B              |   2|          2|    1|          2|
    |gmem_blk_n_R              |   2|          2|    1|          2|
    |gmem_blk_n_W              |   2|          2|    1|          2|
    |i_fu_96                   |  29|          2|   31|         62|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 113|         26|  103|        338|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+-----+-----+-----------+
    |           Name           | FF | LUT | Bits| Const Bits|
    +--------------------------+----+-----+-----+-----------+
    |add_reg_385               |  32|    0|   32|          0|
    |ap_CS_fsm                 |   5|    0|    5|          0|
    |ap_done_reg               |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|    0|    1|          0|
    |ap_rst_n_inv              |   1|    0|    1|          0|
    |ap_rst_reg_1              |   1|    0|    1|          0|
    |ap_rst_reg_2              |   1|    0|    1|          0|
    |c_read_reg_332            |  64|    0|   64|          0|
    |gmem_addr_1_read_reg_375  |  32|    0|   32|          0|
    |gmem_addr_1_reg_357       |  64|    0|   64|          0|
    |gmem_addr_2_read_reg_380  |  32|    0|   32|          0|
    |gmem_addr_2_reg_363       |  64|    0|   64|          0|
    |gmem_addr_read_reg_370    |  32|    0|   32|          0|
    |gmem_addr_reg_351         |  64|    0|   64|          0|
    |i_fu_96                   |  31|    0|   31|          0|
    |icmp_ln11_reg_347         |   1|    0|    1|          0|
    |sext_ln11_1_reg_342       |  63|    0|   63|          0|
    |sext_ln11_reg_337         |  63|    0|   63|          0|
    |gmem_addr_2_reg_363       |   0|  190|   64|          0|
    +--------------------------+----+-----+-----+-----------+
    |Total                     | 600|  190|  664|          0|
    +--------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           mac|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           mac|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           mac|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

