# vsim -c -t 10ps -voptargs="+acc" work.tb_MBE 
# Start time: 13:27:12 on Dec 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: ../src/mod_dadda_mul_pkg.sv(15): (vopt-13177) Promoting concatenation '{3,4,4,4,4,4,4,4,4,4,4,4,...}' to an assignment pattern:  Unsized literal found.
# ** Note: ../src/mod_dadda_mul_pkg.sv(15): (vopt-13177) Promoting concatenation '{{2,2,3,4,5,6,7,8,8,8,8,...},...}' to an assignment pattern:  Unpacked concat or assignment pattern found within.
# ** Warning: ../src/mod_dadda_tree.sv(3): (vopt-13314) Defaulting port 'pp' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_MBE(fast)
# Loading work.mod_dadda_mul_pkg(fast)
# Loading work.MBE_sv_unit(fast)
# Loading work.MBE(fast)
# Loading work.Booth_Encoder_sv_unit(fast)
# Loading work.Booth_Encoder(fast)
# Loading work.mod_dadda_tree_sv_unit(fast)
# Loading work.mod_dadda_tree(fast)
# Loading work.HA(fast)
# Loading work.FA(fast)
# Loading work.RCA(fast)
# End time: 13:27:48 on Dec 19,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
