// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_qoi_decode_Pipeline_VITIS_LOOP_91_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        mul,
        index_mem_V_address0,
        index_mem_V_ce0,
        index_mem_V_we0,
        index_mem_V_d0,
        index_mem_V_address1,
        index_mem_V_ce1,
        index_mem_V_q1,
        img,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        in_r_address1,
        in_r_ce1,
        in_r_q1,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [7:0] m_axi_gmem_WDATA;
output  [0:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [7:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [10:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [31:0] mul;
output  [5:0] index_mem_V_address0;
output   index_mem_V_ce0;
output   index_mem_V_we0;
output  [23:0] index_mem_V_d0;
output  [5:0] index_mem_V_address1;
output   index_mem_V_ce1;
input  [23:0] index_mem_V_q1;
input  [63:0] img;
output  [11:0] in_r_address0;
output   in_r_ce0;
input  [7:0] in_r_q0;
output  [11:0] in_r_address1;
output   in_r_ce1;
input  [7:0] in_r_q1;
output  [2:0] ap_return;

reg ap_idle;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg[7:0] m_axi_gmem_WDATA;
reg m_axi_gmem_BREADY;
reg index_mem_V_ce0;
reg index_mem_V_we0;
reg index_mem_V_ce1;
reg[11:0] in_r_address0;
reg in_r_ce0;
reg in_r_ce1;
reg[2:0] ap_return;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
reg    ap_block_state12_pp0_stage2_iter3;
reg    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln93_reg_1133;
wire   [0:0] icmp_ln102_fu_478_p2;
wire   [0:0] icmp_ln108_fu_569_p2;
wire   [0:0] icmp_ln106_fu_553_p2;
wire   [0:0] grp_fu_318_p2;
wire   [1:0] tag_fu_468_p4;
reg   [0:0] icmp_ln99_reg_1137;
reg   [0:0] icmp_ln91_reg_1117;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AW;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln102_reg_1166;
reg   [0:0] icmp_ln104_reg_1194;
reg   [0:0] icmp_ln106_reg_1203;
reg   [0:0] icmp_ln108_reg_1217;
reg   [0:0] icmp_ln129_reg_1175;
reg   [1:0] tag_reg_1162;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg    gmem_blk_n_B;
reg   [2:0] merge_reg_286;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_predicate_op152_writereq_state4;
reg    ap_block_state4_io;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] i_3_reg_1110;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln91_fu_375_p2;
reg   [0:0] icmp_ln91_reg_1117_pp0_iter1_reg;
reg   [0:0] icmp_ln91_reg_1117_pp0_iter2_reg;
reg   [31:0] buf_idx_load_reg_1121;
wire   [11:0] empty_60_fu_383_p1;
reg   [11:0] empty_60_reg_1126;
wire   [0:0] icmp_ln93_fu_387_p2;
reg   [0:0] icmp_ln93_reg_1133_pp0_iter1_reg;
reg   [0:0] icmp_ln93_reg_1133_pp0_iter2_reg;
wire   [0:0] icmp_ln99_fu_404_p2;
reg   [0:0] icmp_ln99_reg_1137_pp0_iter1_reg;
reg   [0:0] icmp_ln99_reg_1137_pp0_iter2_reg;
wire   [31:0] buf_idx_17_fu_449_p2;
reg   [31:0] buf_idx_17_reg_1146;
reg    ap_block_pp0_stage2_11001;
reg   [7:0] byte_reg_1151;
wire   [1:0] trunc_ln100_fu_460_p1;
reg   [1:0] trunc_ln100_reg_1157;
reg   [1:0] tag_reg_1162_pp0_iter1_reg;
reg   [0:0] icmp_ln102_reg_1166_pp0_iter1_reg;
wire   [5:0] dg_fu_484_p2;
reg   [5:0] dg_reg_1170;
reg   [0:0] icmp_ln129_reg_1175_pp0_iter1_reg;
wire   [63:0] zext_ln114_fu_514_p1;
reg   [63:0] zext_ln114_reg_1184;
reg   [0:0] icmp_ln104_reg_1194_pp0_iter1_reg;
reg   [0:0] icmp_ln106_reg_1203_pp0_iter1_reg;
wire   [11:0] buf_idx_19_fu_559_p2;
reg   [11:0] buf_idx_19_reg_1207;
reg   [0:0] icmp_ln108_reg_1217_pp0_iter1_reg;
reg   [63:0] gmem_addr_reg_1221;
wire  signed [15:0] sext_ln88_fu_586_p1;
reg  signed [15:0] sext_ln88_reg_1229;
wire   [3:0] xor_ln137_fu_631_p2;
reg   [3:0] xor_ln137_reg_1235;
wire   [7:0] trunc_ln146_fu_882_p1;
reg   [7:0] trunc_ln146_reg_1245;
wire   [5:0] sub_ln152_fu_903_p2;
reg   [5:0] sub_ln152_reg_1250;
wire   [7:0] trunc_ln148_fu_914_p1;
reg   [7:0] trunc_ln148_reg_1255;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln100_fu_410_p1;
wire   [63:0] zext_ln130_fu_490_p1;
wire   [63:0] zext_ln105_fu_548_p1;
wire   [63:0] zext_ln107_fu_564_p1;
wire   [63:0] zext_ln109_fu_770_p1;
wire   [63:0] zext_ln154_fu_1011_p1;
wire   [63:0] add_ln93_fu_444_p2;
wire    ap_block_pp0_stage1_01001;
wire   [7:0] trunc_ln147_fu_909_p1;
reg    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage0_01001;
reg   [63:0] reuse_addr_reg_fu_136;
wire    ap_loop_init;
reg   [23:0] reuse_reg_fu_140;
wire   [23:0] cur_pixel_V_fu_1004_p2;
reg   [7:0] runs_fu_144;
wire   [7:0] zext_ln89_fu_529_p1;
wire   [7:0] runs_2_fu_393_p2;
reg   [31:0] i_fu_148;
wire   [31:0] add_ln91_fu_415_p2;
reg   [15:0] b_fu_152;
wire   [15:0] b_3_fu_807_p2;
wire   [15:0] b_2_fu_857_p2;
wire   [15:0] zext_ln109_1_fu_873_p1;
wire   [15:0] zext_ln92_1_fu_737_p1;
reg   [15:0] g_fu_156;
wire   [15:0] g_4_fu_794_p2;
wire   [15:0] g_2_fu_842_p2;
wire   [15:0] zext_ln92_fu_729_p1;
wire   [15:0] zext_ln107_1_fu_760_p1;
reg   [15:0] r_fu_160;
wire   [15:0] r_3_fu_625_p2;
wire   [15:0] r_2_fu_666_p2;
wire   [15:0] zext_ln115_fu_715_p1;
wire   [15:0] zext_ln105_1_fu_756_p1;
reg   [31:0] buf_idx_fu_164;
wire   [31:0] buf_idx_20_fu_589_p2;
wire   [31:0] buf_idx_21_fu_764_p2;
wire   [11:0] add_ln74_fu_454_p2;
wire   [33:0] shl_ln3_fu_423_p3;
wire   [34:0] zext_ln93_fu_430_p1;
wire   [34:0] trunc_ln91_cast12_fu_420_p1;
wire   [34:0] sub_ln93_fu_434_p2;
wire  signed [63:0] sext_ln93_fu_440_p1;
wire   [5:0] runs_3_fu_464_p1;
wire   [0:0] icmp_ln112_fu_500_p2;
wire   [5:0] byte_1_fu_506_p3;
wire   [11:0] buf_idx_18_fu_543_p2;
wire   [3:0] trunc_ln3_fu_599_p4;
wire   [3:0] xor_ln135_fu_615_p2;
wire  signed [15:0] sext_ln135_fu_621_p1;
wire   [15:0] add_ln135_fu_609_p2;
wire   [3:0] trunc_ln100_2_fu_595_p1;
wire   [1:0] trunc_ln120_2_fu_647_p4;
wire   [1:0] xor_ln123_fu_656_p2;
wire  signed [15:0] sext_ln123_fu_662_p1;
wire   [0:0] addr_cmp_fu_692_p2;
wire   [23:0] pix_V_fu_697_p3;
wire   [7:0] tmp_7_fu_705_p4;
wire   [7:0] g_1_fu_719_p4;
wire   [7:0] b_1_fu_733_p1;
wire  signed [15:0] sext_ln137_fu_804_p1;
wire   [15:0] add_ln137_fu_799_p2;
wire   [1:0] trunc_ln_fu_823_p4;
wire   [1:0] xor_ln124_fu_832_p2;
wire  signed [15:0] sext_ln124_fu_838_p1;
wire   [1:0] xor_ln125_fu_848_p2;
wire  signed [15:0] sext_ln125_fu_853_p1;
wire   [3:0] trunc_ln152_1_fu_891_p1;
wire   [5:0] shl_ln4_fu_895_p3;
wire   [5:0] trunc_ln152_fu_887_p1;
wire  signed [15:0] trunc_ln148_fu_914_p0;
wire   [3:0] trunc_ln152_3_fu_922_p1;
wire  signed [15:0] trunc_ln152_4_fu_934_p0;
wire  signed [15:0] trunc_ln152_5_fu_938_p0;
wire   [2:0] trunc_ln152_5_fu_938_p1;
wire   [5:0] shl_ln152_2_fu_942_p3;
wire   [5:0] trunc_ln152_4_fu_934_p1;
wire   [5:0] shl_ln152_1_fu_926_p3;
wire   [5:0] trunc_ln152_2_fu_918_p1;
wire   [5:0] add_ln152_1_fu_961_p2;
wire   [5:0] sub_ln152_1_fu_950_p2;
wire   [5:0] add_ln152_2_fu_967_p2;
wire   [5:0] add_ln152_fu_956_p2;
wire  signed [15:0] sext_ln153_fu_994_p0;
wire   [23:0] shl_ln153_1_fu_986_p3;
wire  signed [23:0] sext_ln153_fu_994_p1;
wire   [23:0] or_ln260_fu_998_p2;
wire   [23:0] shl_ln5_fu_979_p3;
wire   [5:0] hash_fu_973_p2;
reg   [2:0] ap_return_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1048;
reg    ap_condition_1052;
reg    ap_condition_1060;
reg    ap_condition_1066;
reg    ap_condition_1072;
reg    ap_condition_1077;
reg    ap_condition_1085;
reg    ap_condition_1092;
reg    ap_condition_1099;
reg    ap_condition_1108;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_return_preg = 3'd0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 3'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & ((icmp_ln91_reg_1117_pp0_iter2_reg == 1'd0) | ((((((icmp_ln106_reg_1203_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1)) | ((icmp_ln108_reg_1217_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1))) | ((icmp_ln104_reg_1194_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1))) | ((icmp_ln129_reg_1175_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd0) & (tag_reg_1162_pp0_iter1_reg == 2'd2) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1))) | ((icmp_ln99_reg_1137_pp0_iter2_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1)))))) begin
            ap_return_preg <= merge_reg_286;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_fu_152 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_fu_152 <= zext_ln92_1_fu_737_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        b_fu_152 <= zext_ln109_1_fu_873_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        b_fu_152 <= b_2_fu_857_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        b_fu_152 <= b_3_fu_807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_idx_fu_164 <= 32'd14;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd3) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd0) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        buf_idx_fu_164 <= buf_idx_17_fu_449_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln108_reg_1217 == 1'd0) & (icmp_ln106_reg_1203 == 1'd0) & (icmp_ln104_reg_1194 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_idx_fu_164 <= buf_idx_21_fu_764_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_idx_fu_164 <= buf_idx_17_reg_1146;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd2) & (icmp_ln129_reg_1175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_idx_fu_164 <= buf_idx_20_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_fu_156 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln108_reg_1217 == 1'd0) & (icmp_ln106_reg_1203 == 1'd0) & (icmp_ln104_reg_1194 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_fu_156 <= zext_ln107_1_fu_760_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_fu_156 <= zext_ln92_fu_729_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        g_fu_156 <= g_2_fu_842_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        g_fu_156 <= g_4_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_fu_148 <= 32'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (((((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln106_fu_553_p2 == 1'd0) & (icmp_ln108_fu_569_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd1)) | ((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd0))) | (~(tag_fu_468_p4 == 2'd2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd0))) | ((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln93_reg_1133 == 1'd0))))) begin
        i_fu_148 <= add_ln91_fu_415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1077)) begin
            merge_reg_286 <= 3'd4;
        end else if ((1'b1 == ap_condition_1072)) begin
            merge_reg_286 <= 3'd3;
        end else if ((1'b1 == ap_condition_1066)) begin
            merge_reg_286 <= 3'd2;
        end else if ((1'b1 == ap_condition_1060)) begin
            merge_reg_286 <= 3'd1;
        end else if ((1'b1 == ap_condition_1052)) begin
            merge_reg_286 <= 3'd0;
        end else if ((1'b1 == ap_condition_1048)) begin
            merge_reg_286 <= 3'd5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            r_fu_160 <= 16'd0;
        end else if ((1'b1 == ap_condition_1108)) begin
            r_fu_160 <= zext_ln105_1_fu_756_p1;
        end else if ((1'b1 == ap_condition_1099)) begin
            r_fu_160 <= zext_ln115_fu_715_p1;
        end else if ((1'b1 == ap_condition_1092)) begin
            r_fu_160 <= r_2_fu_666_p2;
        end else if ((1'b1 == ap_condition_1085)) begin
            r_fu_160 <= r_3_fu_625_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reuse_addr_reg_fu_136 <= 64'd18446744073709551615;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        reuse_addr_reg_fu_136 <= zext_ln154_fu_1011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reuse_reg_fu_140 <= 24'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        reuse_reg_fu_140 <= cur_pixel_V_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_387_p2 == 1'd0) & (icmp_ln91_fu_375_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        runs_fu_144 <= runs_2_fu_393_p2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd3) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        runs_fu_144 <= zext_ln89_fu_529_p1;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln108_reg_1217 == 1'd0) & (icmp_ln106_reg_1203 == 1'd0) & (icmp_ln104_reg_1194 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd0) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd2) & (grp_fu_318_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        runs_fu_144 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln102_reg_1166_pp0_iter1_reg <= icmp_ln102_reg_1166;
        icmp_ln104_reg_1194_pp0_iter1_reg <= icmp_ln104_reg_1194;
        icmp_ln106_reg_1203_pp0_iter1_reg <= icmp_ln106_reg_1203;
        icmp_ln108_reg_1217_pp0_iter1_reg <= icmp_ln108_reg_1217;
        icmp_ln129_reg_1175_pp0_iter1_reg <= icmp_ln129_reg_1175;
        tag_reg_1162_pp0_iter1_reg <= tag_reg_1162;
        trunc_ln148_reg_1255 <= trunc_ln148_fu_914_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        buf_idx_17_reg_1146 <= buf_idx_17_fu_449_p2;
        icmp_ln102_reg_1166 <= icmp_ln102_fu_478_p2;
        tag_reg_1162 <= {{in_r_q0[7:6]}};
        trunc_ln100_reg_1157 <= trunc_ln100_fu_460_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln106_fu_553_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        buf_idx_19_reg_1207 <= buf_idx_19_fu_559_p2;
        icmp_ln108_reg_1217 <= icmp_ln108_fu_569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_375_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        buf_idx_load_reg_1121 <= buf_idx_fu_164;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        byte_reg_1151 <= in_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd2) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        dg_reg_1170 <= dg_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_60_reg_1126 <= empty_60_fu_383_p1;
        icmp_ln93_reg_1133 <= icmp_ln93_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (((((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln106_fu_553_p2 == 1'd0) & (icmp_ln108_fu_569_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd1)) | ((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd0))) | (~(tag_fu_468_p4 == 2'd2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd0))) | ((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln93_reg_1133 == 1'd0))))) begin
        gmem_addr_reg_1221 <= add_ln93_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        i_3_reg_1110 <= i_fu_148;
        icmp_ln91_reg_1117 <= icmp_ln91_fu_375_p2;
        icmp_ln91_reg_1117_pp0_iter1_reg <= icmp_ln91_reg_1117;
        icmp_ln91_reg_1117_pp0_iter2_reg <= icmp_ln91_reg_1117_pp0_iter1_reg;
        icmp_ln93_reg_1133_pp0_iter1_reg <= icmp_ln93_reg_1133;
        icmp_ln93_reg_1133_pp0_iter2_reg <= icmp_ln93_reg_1133_pp0_iter1_reg;
        icmp_ln99_reg_1137_pp0_iter1_reg <= icmp_ln99_reg_1137;
        icmp_ln99_reg_1137_pp0_iter2_reg <= icmp_ln99_reg_1137_pp0_iter1_reg;
        sub_ln152_reg_1250 <= sub_ln152_fu_903_p2;
        trunc_ln146_reg_1245 <= trunc_ln146_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln104_reg_1194 <= grp_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln106_reg_1203 <= icmp_ln106_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd2) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln129_reg_1175 <= grp_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_387_p2 == 1'd1) & (icmp_ln91_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln99_reg_1137 <= icmp_ln99_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tag_reg_1162 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln88_reg_1229 <= sext_ln88_fu_586_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tag_reg_1162 == 2'd2) & (icmp_ln129_reg_1175 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        xor_ln137_reg_1235 <= xor_ln137_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd0) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        zext_ln114_reg_1184[5 : 0] <= zext_ln114_fu_514_p1[5 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone) & ((icmp_ln91_reg_1117 == 1'd0) | ((((((icmp_ln106_fu_553_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1)) | ((icmp_ln108_fu_569_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1))) | ((grp_fu_318_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1))) | ((tag_fu_468_p4 == 2'd2) & (grp_fu_318_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1))) | ((icmp_ln99_reg_1137 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1)))))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & ((icmp_ln91_reg_1117 == 1'd0) | ((((((icmp_ln106_reg_1203 == 1'd1) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1)) | ((icmp_ln108_reg_1217 == 1'd1) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1))) | ((icmp_ln104_reg_1194 == 1'd1) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1))) | ((tag_reg_1162 == 2'd2) & (icmp_ln129_reg_1175 == 1'd1) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1))) | ((icmp_ln99_reg_1137 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1)))))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & ((icmp_ln91_reg_1117_pp0_iter2_reg == 1'd0) | ((((((icmp_ln106_reg_1203_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1)) | ((icmp_ln108_reg_1217_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1))) | ((icmp_ln104_reg_1194_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1))) | ((icmp_ln129_reg_1175_pp0_iter1_reg == 1'd1) & (icmp_ln102_reg_1166_pp0_iter1_reg == 1'd0) & (tag_reg_1162_pp0_iter1_reg == 2'd2) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1))) | ((icmp_ln99_reg_1137_pp0_iter2_reg == 1'd1) & (icmp_ln93_reg_1133_pp0_iter2_reg == 1'd1)))))) begin
        ap_return = merge_reg_286;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((((icmp_ln129_reg_1175 == 1'd0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0)) | ((icmp_ln108_reg_1217 == 1'd0) & (icmp_ln106_reg_1203 == 1'd0) & (icmp_ln104_reg_1194 == 1'd0) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0))) | (~(tag_reg_1162 == 2'd2) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0))) | ((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln93_reg_1133 == 1'd0))))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        in_r_address0 = zext_ln109_fu_770_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln106_fu_553_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2))) begin
        in_r_address0 = zext_ln107_fu_564_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd2) & (grp_fu_318_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2))) begin
        in_r_address0 = zext_ln130_fu_490_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        in_r_address0 = zext_ln100_fu_410_p1;
    end else begin
        in_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln106_fu_553_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd2) & (grp_fu_318_p2 == 1'd0) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        in_r_ce0 = 1'b1;
    end else begin
        in_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        in_r_ce1 = 1'b1;
    end else begin
        in_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        index_mem_V_ce0 = 1'b1;
    end else begin
        index_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        index_mem_V_ce1 = 1'b1;
    end else begin
        index_mem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        index_mem_V_we0 = 1'b1;
    end else begin
        index_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op152_writereq_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axi_gmem_WDATA = trunc_ln148_reg_1255;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        m_axi_gmem_WDATA = trunc_ln147_fu_909_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        m_axi_gmem_WDATA = trunc_ln146_fu_882_p1;
    end else begin
        m_axi_gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to3 == 1'b1) & (ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln135_fu_609_p2 = ($signed(r_fu_160) + $signed(sext_ln88_fu_586_p1));

assign add_ln137_fu_799_p2 = ($signed(b_fu_152) + $signed(sext_ln88_reg_1229));

assign add_ln152_1_fu_961_p2 = ($signed(trunc_ln152_2_fu_918_p1) + $signed(6'd53));

assign add_ln152_2_fu_967_p2 = (add_ln152_1_fu_961_p2 + sub_ln152_1_fu_950_p2);

assign add_ln152_fu_956_p2 = (shl_ln152_1_fu_926_p3 + sub_ln152_reg_1250);

assign add_ln74_fu_454_p2 = (empty_60_reg_1126 + 12'd1);

assign add_ln91_fu_415_p2 = (i_3_reg_1110 + 32'd1);

assign add_ln93_fu_444_p2 = ($signed(sext_ln93_fu_440_p1) + $signed(img));

assign addr_cmp_fu_692_p2 = ((reuse_addr_reg_fu_136 == zext_ln114_reg_1184) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((m_axi_gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((m_axi_gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((m_axi_gmem_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((m_axi_gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage2_iter3 = (m_axi_gmem_BVALID == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((m_axi_gmem_AWREADY == 1'b0) & (ap_predicate_op152_writereq_state4 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1048 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (tag_fu_468_p4 == 2'd2) & (grp_fu_318_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_1052 = ((icmp_ln91_fu_375_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_1060 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln106_fu_553_p2 == 1'd0) & (icmp_ln108_fu_569_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_1066 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd0) & (icmp_ln106_fu_553_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_1072 = ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (grp_fu_318_p2 == 1'd1) & (icmp_ln102_fu_478_p2 == 1'd1) & (icmp_ln93_reg_1133 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_1077 = ((icmp_ln99_fu_404_p2 == 1'd1) & (icmp_ln93_fu_387_p2 == 1'd1) & (icmp_ln91_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_1085 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd2) & (icmp_ln129_reg_1175 == 1'd0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1));
end

always @ (*) begin
    ap_condition_1092 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd1) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1));
end

always @ (*) begin
    ap_condition_1099 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (tag_reg_1162 == 2'd0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1));
end

always @ (*) begin
    ap_condition_1108 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln108_reg_1217 == 1'd0) & (icmp_ln106_reg_1203 == 1'd0) & (icmp_ln104_reg_1194 == 1'd0) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0) & (icmp_ln93_reg_1133 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

always @ (*) begin
    ap_predicate_op152_writereq_state4 = (((((icmp_ln129_reg_1175 == 1'd0) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0)) | ((icmp_ln108_reg_1217 == 1'd0) & (icmp_ln106_reg_1203 == 1'd0) & (icmp_ln104_reg_1194 == 1'd0) & (icmp_ln102_reg_1166 == 1'd1) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0))) | (~(tag_reg_1162 == 2'd2) & (icmp_ln102_reg_1166 == 1'd0) & (icmp_ln91_reg_1117 == 1'd1) & (icmp_ln99_reg_1137 == 1'd0))) | ((icmp_ln91_reg_1117 == 1'd1) & (icmp_ln93_reg_1133 == 1'd0)));
end

assign b_1_fu_733_p1 = pix_V_fu_697_p3[7:0];

assign b_2_fu_857_p2 = ($signed(sext_ln125_fu_853_p1) + $signed(b_fu_152));

assign b_3_fu_807_p2 = ($signed(sext_ln137_fu_804_p1) + $signed(add_ln137_fu_799_p2));

assign buf_idx_17_fu_449_p2 = (buf_idx_load_reg_1121 + 32'd1);

assign buf_idx_18_fu_543_p2 = (empty_60_reg_1126 + 12'd2);

assign buf_idx_19_fu_559_p2 = (empty_60_reg_1126 + 12'd3);

assign buf_idx_20_fu_589_p2 = (buf_idx_fu_164 + 32'd2);

assign buf_idx_21_fu_764_p2 = (buf_idx_fu_164 + 32'd4);

assign byte_1_fu_506_p3 = ((icmp_ln112_fu_500_p2[0:0] == 1'b1) ? 6'd0 : runs_3_fu_464_p1);

assign cur_pixel_V_fu_1004_p2 = (shl_ln5_fu_979_p3 | or_ln260_fu_998_p2);

assign dg_fu_484_p2 = (runs_3_fu_464_p1 ^ 6'd32);

assign empty_60_fu_383_p1 = buf_idx_fu_164[11:0];

assign g_1_fu_719_p4 = {{pix_V_fu_697_p3[15:8]}};

assign g_2_fu_842_p2 = ($signed(sext_ln124_fu_838_p1) + $signed(g_fu_156));

assign g_4_fu_794_p2 = ($signed(sext_ln88_reg_1229) + $signed(g_fu_156));

assign grp_fu_318_p2 = ((add_ln74_fu_454_p2 > 12'd3071) ? 1'b1 : 1'b0);

assign hash_fu_973_p2 = (add_ln152_2_fu_967_p2 + add_ln152_fu_956_p2);

assign icmp_ln102_fu_478_p2 = ((in_r_q0 == 8'd254) ? 1'b1 : 1'b0);

assign icmp_ln106_fu_553_p2 = ((buf_idx_18_fu_543_p2 > 12'd3071) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_569_p2 = ((buf_idx_19_fu_559_p2 > 12'd3071) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_500_p2 = ((in_r_q0 > 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_375_p2 = ((i_fu_148 < mul) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_387_p2 = ((runs_fu_144 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_404_p2 = ((buf_idx_fu_164 > 32'd3071) ? 1'b1 : 1'b0);

assign in_r_address1 = zext_ln105_fu_548_p1;

assign index_mem_V_address0 = zext_ln154_fu_1011_p1;

assign index_mem_V_address1 = zext_ln114_fu_514_p1;

assign index_mem_V_d0 = (shl_ln5_fu_979_p3 | or_ln260_fu_998_p2);

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_AWADDR = gmem_addr_reg_1221;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd3;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_RREADY = 1'b0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 1'd1;

assign m_axi_gmem_WUSER = 1'd0;

assign or_ln260_fu_998_p2 = (shl_ln153_1_fu_986_p3 | sext_ln153_fu_994_p1);

assign pix_V_fu_697_p3 = ((addr_cmp_fu_692_p2[0:0] == 1'b1) ? reuse_reg_fu_140 : index_mem_V_q1);

assign r_2_fu_666_p2 = ($signed(sext_ln123_fu_662_p1) + $signed(r_fu_160));

assign r_3_fu_625_p2 = ($signed(sext_ln135_fu_621_p1) + $signed(add_ln135_fu_609_p2));

assign runs_2_fu_393_p2 = ($signed(runs_fu_144) + $signed(8'd255));

assign runs_3_fu_464_p1 = in_r_q0[5:0];

assign sext_ln123_fu_662_p1 = $signed(xor_ln123_fu_656_p2);

assign sext_ln124_fu_838_p1 = $signed(xor_ln124_fu_832_p2);

assign sext_ln125_fu_853_p1 = $signed(xor_ln125_fu_848_p2);

assign sext_ln135_fu_621_p1 = $signed(xor_ln135_fu_615_p2);

assign sext_ln137_fu_804_p1 = $signed(xor_ln137_reg_1235);

assign sext_ln153_fu_994_p0 = b_fu_152;

assign sext_ln153_fu_994_p1 = sext_ln153_fu_994_p0;

assign sext_ln88_fu_586_p1 = $signed(dg_reg_1170);

assign sext_ln93_fu_440_p1 = $signed(sub_ln93_fu_434_p2);

assign shl_ln152_1_fu_926_p3 = {{trunc_ln152_3_fu_922_p1}, {2'd0}};

assign shl_ln152_2_fu_942_p3 = {{trunc_ln152_5_fu_938_p1}, {3'd0}};

assign shl_ln153_1_fu_986_p3 = {{g_fu_156}, {8'd0}};

assign shl_ln3_fu_423_p3 = {{i_3_reg_1110}, {2'd0}};

assign shl_ln4_fu_895_p3 = {{trunc_ln152_1_fu_891_p1}, {2'd0}};

assign shl_ln5_fu_979_p3 = {{trunc_ln146_reg_1245}, {16'd0}};

assign sub_ln152_1_fu_950_p2 = (shl_ln152_2_fu_942_p3 - trunc_ln152_4_fu_934_p1);

assign sub_ln152_fu_903_p2 = (shl_ln4_fu_895_p3 - trunc_ln152_fu_887_p1);

assign sub_ln93_fu_434_p2 = (zext_ln93_fu_430_p1 - trunc_ln91_cast12_fu_420_p1);

assign tag_fu_468_p4 = {{in_r_q0[7:6]}};

assign tmp_7_fu_705_p4 = {{pix_V_fu_697_p3[23:16]}};

assign trunc_ln100_2_fu_595_p1 = in_r_q0[3:0];

assign trunc_ln100_fu_460_p1 = in_r_q0[1:0];

assign trunc_ln120_2_fu_647_p4 = {{byte_reg_1151[5:4]}};

assign trunc_ln146_fu_882_p1 = r_fu_160[7:0];

assign trunc_ln147_fu_909_p1 = g_fu_156[7:0];

assign trunc_ln148_fu_914_p0 = b_fu_152;

assign trunc_ln148_fu_914_p1 = trunc_ln148_fu_914_p0[7:0];

assign trunc_ln152_1_fu_891_p1 = r_fu_160[3:0];

assign trunc_ln152_2_fu_918_p1 = g_fu_156[5:0];

assign trunc_ln152_3_fu_922_p1 = g_fu_156[3:0];

assign trunc_ln152_4_fu_934_p0 = b_fu_152;

assign trunc_ln152_4_fu_934_p1 = trunc_ln152_4_fu_934_p0[5:0];

assign trunc_ln152_5_fu_938_p0 = b_fu_152;

assign trunc_ln152_5_fu_938_p1 = trunc_ln152_5_fu_938_p0[2:0];

assign trunc_ln152_fu_887_p1 = r_fu_160[5:0];

assign trunc_ln3_fu_599_p4 = {{in_r_q0[7:4]}};

assign trunc_ln91_cast12_fu_420_p1 = i_3_reg_1110;

assign trunc_ln_fu_823_p4 = {{byte_reg_1151[3:2]}};

assign xor_ln123_fu_656_p2 = (trunc_ln120_2_fu_647_p4 ^ 2'd2);

assign xor_ln124_fu_832_p2 = (trunc_ln_fu_823_p4 ^ 2'd2);

assign xor_ln125_fu_848_p2 = (trunc_ln100_reg_1157 ^ 2'd2);

assign xor_ln135_fu_615_p2 = (trunc_ln3_fu_599_p4 ^ 4'd8);

assign xor_ln137_fu_631_p2 = (trunc_ln100_2_fu_595_p1 ^ 4'd8);

assign zext_ln100_fu_410_p1 = buf_idx_fu_164;

assign zext_ln105_1_fu_756_p1 = in_r_q1;

assign zext_ln105_fu_548_p1 = buf_idx_17_fu_449_p2;

assign zext_ln107_1_fu_760_p1 = in_r_q0;

assign zext_ln107_fu_564_p1 = buf_idx_18_fu_543_p2;

assign zext_ln109_1_fu_873_p1 = in_r_q0;

assign zext_ln109_fu_770_p1 = buf_idx_19_reg_1207;

assign zext_ln114_fu_514_p1 = byte_1_fu_506_p3;

assign zext_ln115_fu_715_p1 = tmp_7_fu_705_p4;

assign zext_ln130_fu_490_p1 = buf_idx_17_fu_449_p2;

assign zext_ln154_fu_1011_p1 = hash_fu_973_p2;

assign zext_ln89_fu_529_p1 = runs_3_fu_464_p1;

assign zext_ln92_1_fu_737_p1 = b_1_fu_733_p1;

assign zext_ln92_fu_729_p1 = g_1_fu_719_p4;

assign zext_ln93_fu_430_p1 = shl_ln3_fu_423_p3;

always @ (posedge ap_clk) begin
    zext_ln114_reg_1184[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_qoi_decode_Pipeline_VITIS_LOOP_91_4
