#	Computer Architecture



open-source instruction set architecture (ISA):
+ [MIPS Open](https://www.mips.com/mipsopen/) initiative
 	- https://www.mipsopen.com/



support for:
+ yottascale computing, yottaFLOPS, YFLOPS
+ zettascale computing, zettaFLOPS, ZFLOPS
+ exascale computing, exaFLOPS, EFLOPS
+ petascale computing, petaFLOPS, PFLOPS
+ terascale computing, teraFLOPS, TFLOPS
+ gigascale computing, gigaFLOPS, GFLOPS


Measure performance in terms of:
+ floating-point operations per clock cycle per core





Skill set for roles in computer architecture, from microarchitecture design (or, processor architecture design), performance analysis and workload characterizations of microarchitecture designs - in the context of design space exploration and benchmarking, and hardware/software co-design of (domain-specific) computer systems:
+ skill set:
	- hyperscale cloud and edge computing
+ skill set:
	- Be part of a team that owns equipment performance necessary to meet current and future manufacturing requirements.
	- RTL design from taking product specification to defining micro-architecture, block specification, and developing IP.
	- Hands-on work and drive various phases of RTL2GDS flow including with synthesis, logic equivalency, and timing constraint development
	- Interact with Place and Route, Static Timing Analysis to drive best implementation for floor planning, clock tree design, timing closure, and low power
	- Work with verification for coverage improvement and design debug
	- Knowledge of memory interface protocols, such as SPI and DDR
	- Bachelor’s or higher degree in Electrical or Computer Engineering or Computer Science required
	- Minimum 5 years’ experience in digital design or MS/PhD degree with relevant course work preferred.
	- Proficient in scripting languages, e.g. Tcl and Python
	- Strong communication skill and a team player
	- Unquestionable ethics – treats people with respect; keeps commitments; inspires the trust of others; works with integrity
	- Commitment to our core values of Leadership, Innovation, Communication, Persistence, Enthusiasm, and Respect
+ trace-driven development and execution-driven simulation model development
+ massively parallel computing systems
+ performance simulation engineering, use of industry-standard benchmarks, such as:
	- SPEC 2006
	- SPEC 2017
	- Coremark
	- CoreMark-Pro
+ skill set:
	- Implementations of the RISC-V vector (RVV) extensions
	- evaluate vector implementations:
		* RISC-V RVV, compare with vector benchmarks
		* SIMD
		* ARM NEON
		* PowerPC AltiVec
		* MIPS MSA
		* Intel MMX/SSE/AVX
		* implement software on VLIW/SIMD architectures, such as DSP processors, GPUs, SIMD
			+ SIMD instruction-level parallelism
			+ VLIW instruction-level parallelism
		* know about:
			+ Dhrystone
			+ CoreMark
			+ SPEC
				- SPECCPU2017
				- SPECjbb2015
			+ EEMBC
			+ MLPerf
			+ LMBench
			+ STREAM
			+ cloud workloads
				- Memcached
				- NGINX
				- MySQL
				- Redis
				- Cassandra
				- HBase
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
















#	VLSI Design, VLSI Verification, VLSI validation, and VLSI testing



##	Integrated Device Manufacturers (IDMs) & Semiconductor IP Core Vendors



+ [From Wikipedia, list of integrated device manufacturers (IDMs)](https://en.wikipedia.org/wiki/Integrated_device_manufacturer)
+ [From Wikipedia, list of semiconductor IP core vendors](https://en.wikipedia.org/wiki/List_of_semiconductor_IP_core_vendors)
+ [From Wikipedia, list of the top semiconductor companies in terms of the most revenue](https://en.wikipedia.org/wiki/Semiconductor_industry)
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 














##	Skills for VLSI Design




+ in-chip monitoring, and in-chip monitoring IP, for advanced chip node designs
+ skill set for signal/power integrity analysis:
	- HyperLynx.
	- SPICE
	- ANSYS
	- channel modeling
	- PDN methodology development
	- simultaneous switching analysis
	- crosstalk reduction
	- EMI reduction and shielding
+ knowledge of memory interfaces, such as DDR and LPDDR
+ skill set:
	- Expertise in critical path modeling using different models (RC, C, Pi, ladder, distributive, etc.)
	- Fundamental know-how of bit cell and its characteristics (SNM, WM, Cell current, Standby current, data retention, etc.)
+ A solid comprehension of logic blocks common in CPU clusters such as prefetchers, DMA engines, caches, coherence protocols, NoCs, and/or bus interfaces.
+ skill set:
	- Experience with PCIe Controller and PHY IPs
	- Experience with AXI interface
	- Knowledge of I/O protocols such as SMBus, PCI Express, UART
+ skill set:
	- Experience in die to die communication, in high speed SERDES or similar
	- Experience in industrial standard ASIC/SOC CAD tools for simulation, synthesis, debug, timing analysis and power estimation
	- Experience in deadlock and livelock analysis
+ skill set:
	- Own or assist in the development of key modules in uncore blocks like NoC, debug or D2D communications.
	- Perform performance studies, including area and power estimation.
	- Write microarchitecture specifications
	- Work with design verification team to draft test plans, debug test failures and to ensure functional correctness
	- Synthesize RTL to logic gates using standard CAD tools and build timing and area constraints
	- Interact closely with physical design team to guarantee proper backend implementation
	- Support Silicon bringup and diagnostics
	- Support simulation and emulation infrastructure
	- BS/MS in CS/EE or related technical field
	- +5 years in ASIC/SOC design and Verilog RTL coding experience
	- Completed ASIC/SOC design projects with successful tapeouts
	- Knowledge of logic design principles along with timing and power implications
	- Experience in die to die communication, in high speed SERDES or similar
	- Experience in industrial standard ASIC/SOC CAD tools for simulation, synthesis, debug, timing analysis and power estimation
	- Experience in deadlock and livelock analysis
	- Excellent verbal and written communication skills
	- Experience in Python and/or bash scripts
+ skill set:
	- We are looking for an RTL designer to do high speed digital design for a RISC-V based processor. This is an opportunity to do world-class ASIC work on advanced process technologies.
	- Designer will take blocks through the entire front end design process including:
	- Creating specification based on architectural/system requirements
	- Defining and documenting micro-architectural solution
	- Implementing the RTL Verilog code
	- Collaborating with verification to develop an appropriate testplan to verify the implementation, debug any issues, and ensure testing coverage is complete
	- Collaborating with physical design to resolve timing, area, power, and routing issues in the implementation
	- Supporting post-silicon bring up in resolving any issues that arise in the designer’s block
	- Designer will participate in internal reviews to ensure adherence to the company’s design processes and guidelines and to improve those processes and guidelines
	- In order to deliver top quality chips, we must work cross-functionally. The candidate will work closely with all parts of engineering: Architecture, Verification, Physical Design, Post-Silicon Bring Up, and Program Management
	- We are a results-driven team. The candidate must accurately predict schedules and track their own progress and identify appropriate cross-functional requirements
	- MS in Electrical Engineering or equivalent
	- 2+ years ASIC design experience
	- Experience with RISC-V based systems or similar.
	- Strong knowledge of the main core processors sub-systems and concepts, pipelines, data and instruction caches, scoreboards, etc.
	- Strong knowledge of ASIC and/or FPGA design methodology and should be well versed in Verilog, front-end design, simulation, synthesis, timing, power analysis and verification CAD tools
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.



















##	Skills for Energy-Efficient VLSI Design




+ skill set:
	- Sifive is looking for Power Architects to propose innovations to improve performance, reduce power, and reduce cost of the next generation of IPs used across a wide array of industries and applications. Perform detailed analytical studies of power and performance tradeoffs. Define and Develop specifications for power management solutions for internal and external consumption. ***Drive functional implementation of Idle/Sleep Power states (C-States), Dynamic Power states (P-States) and reset and retention. Define Power Management debug strategies and test plan. Drive UPF coding and debug for all new power features.***
	- Defining the power budget/spec for IPs, and coming up with new micro architecture initiatives, rolling up of the power numbers and maintaining the chip power dashboard for various applications.
	- Use existing workflows to analyze Energy and make high ROI RTL modifications to improve Energy.
	- Work with logic teams to determine the correct functionality or enhance functionality for power reduction.
	- Select and run a wide variety of workloads for power analysis.
	- Develop IP power model on new architecture design, providing power data for performance/power/area treads-offs.
	- Work with multi-functional teams on improving power modeling.
	- Bachelor or Master’s degree (or equivalent experience)
	- 10+ years of experience with silicon power management architecture techniques.
	- Requires broad understanding of multiple system areas and requires interfaces with Architecture, Design, and Pre - Silicon Validation teams for improving test content
	- ***Functional knowledge of Idle/Sleep Power states (C-States), Dynamic Perf states (P-States) and reset and retention.***
	- Knowledge of multi cluster architectures and power management.
	- Proficient on running silicon content on pre-silicon platforms such as emulation or FPGA for power measurements and validation
	- Deep understanding of power principles and tradeoffs.
	- Strong interpersonal and teamwork skills.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.







##	Skills for VLSI CAD Engineers and VLSI/Hardware DevOps


+ Proficiency with EDA tools: FC, DC, ICC2, StarRC, Primetime, ICV, Redhawk, mPower, etc.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.

















##	Information for IC Design

+ [ECE 423/523 -- CMOS Integrated Circuits II](https://web.engr.oregonstate.edu/~moon/ece423/cadence/)
+ https://cdadic.oregonstate.edu/people/moon-un-ku
+ [Center for Design of Analog-Digital Integrated Circuits](https://cdadic.oregonstate.edu/overview)
+ https://web.engr.oregonstate.edu/~moon/ece323/
	- Grade courses by the effort that student's put into the class/course, and measure the effort in decibels.
+ http://www.stin.kobe-u.ac.jp/en/outline/member/Nagata_en.html



