library ieee;
use ieee.std_logic_1164.all;
entity ZLJCQ is
port(
	BUScin:in std_logic_vector(7 downto 0);
	LDIR,clk,reset:in std_logic;
	S:out std_logic_vector(3 downto 0);
	R:out std_logic_vector(3 downto 0)
);
end ZLJCQ;
architecture test of ZLJCQ is
signal Q:std_logic_vector(7 downto 0);
begin
	process(LDIR,clk,reset)
	begin
		if(reset='0')then
			Q<="00000000";
		elsif(clk'event and clk='1')then
			if(LDIR='1')then
				Q<=BUScin;
			end if;
		end if;
	end process;
	S<=Q(7 downto 4);
	R<=Q(3 downto 0);
end test;