#include "IR/Dialect.h"
#include "amd/include/Dialect/TritonAMDGPU/IR/Dialect.h"
#include "amd/include/Dialect/TritonAMDGPU/IR/TargetFeatures.h"
#include "amd/lib/TritonAMDGPUToLLVM/AsyncUtility.h"
#include "amd/lib/TritonAMDGPUToLLVM/TargetInfo.h"
#include "amd/lib/TritonAMDGPUToLLVM/Utility.h"
#include "amd/lib/TritonAMDGPUTransforms/Utility.h"
#include "mlir/Analysis/DataFlow/ConstantPropagationAnalysis.h"
#include "mlir/Analysis/DataFlow/DeadCodeAnalysis.h"
#include "mlir/Analysis/DataFlow/SparseAnalysis.h"
#include "mlir/Analysis/DataFlow/Utils.h"
#include "mlir/Analysis/DataFlowFramework.h"
#include "tlx/dialect/include/Analysis/LayoutPropagation.h"
#include "triton/Analysis/AxisInfo.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/Types.h"
#include "triton/Dialect/TritonGPU/Transforms/Passes.h"
#include "triton/Dialect/TritonGPU/Transforms/Utility.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/Support/Debug.h"

#undef DEBUG_TYPE
#define DEBUG_TYPE "tlx-amd-insert-require-layout"
#define DBGS() (llvm::dbgs() << "[" DEBUG_TYPE "]: ")
#define LDBG(X) LLVM_DEBUG(DBGS() << X << "\n")

using namespace mlir;
using namespace mlir::dataflow;
namespace tt = ::mlir::triton;
namespace ttg = ::mlir::triton::gpu;
namespace tlx = ::mlir::triton::tlx;
namespace amdgpu = ::mlir::triton::amdgpu;

namespace mlir {
namespace triton {
namespace tlx {

#define GEN_PASS_DEF_TLXINSERTREQUIRELAYOUT
#include "tlx/dialect/include/Transforms/Passes.h.inc"

namespace {

// ============================================================================
// Backward dataflow analysis: propagate the required dot-operand encoding and
// rewrite legality from tt.DotOp operands backward through convert_layout
// chains and region-branch carriers to local_load ops.
//
// The analysis tracks both the desired dot encoding and whether rewriting the
// value is still legal. We union convert_layout source/result anchors so mixed
// uses that branch through sibling convert chains share the same legality
// state.
// ============================================================================

class DotRewriteState {
public:
  enum class Kind {
    Uninitialized,
    Required,
    Conflict,
    Illegal,
  };

  DotRewriteState() = default;
  explicit DotRewriteState(Attribute enc)
      : kind(Kind::Required), encoding(enc) {}

  static DotRewriteState getConflict() {
    DotRewriteState state;
    state.kind = Kind::Conflict;
    return state;
  }

  static DotRewriteState getIllegal() {
    DotRewriteState state;
    state.kind = Kind::Illegal;
    return state;
  }

  bool operator==(const DotRewriteState &rhs) const {
    return kind == rhs.kind && encoding == rhs.encoding;
  }

  bool isUninitialized() const { return kind == Kind::Uninitialized; }
  bool isRequired() const { return kind == Kind::Required; }
  bool isConflict() const { return kind == Kind::Conflict; }
  bool isIllegal() const { return kind == Kind::Illegal; }

  Attribute getEncoding() const {
    assert(isRequired() && "expected required dot encoding state");
    return *encoding;
  }

  void print(raw_ostream &os) const {
    if (isUninitialized()) {
      os << "<uninitialized>";
      return;
    }
    if (isConflict()) {
      os << "<conflict>";
      return;
    }
    if (isIllegal()) {
      os << "<illegal>";
      return;
    }
    if (isRequired()) {
      encoding->print(os);
      return;
    }
    llvm_unreachable("unknown dot rewrite state");
  }

  friend raw_ostream &operator<<(raw_ostream &os,
                                 const DotRewriteState &state) {
    state.print(os);
    return os;
  }

  static DotRewriteState meet(const DotRewriteState &lhs,
                              const DotRewriteState &rhs) {
    if (lhs.isIllegal() || rhs.isIllegal())
      return getIllegal();
    if (lhs.isUninitialized())
      return rhs;
    if (rhs.isUninitialized())
      return lhs;
    if (lhs == rhs)
      return lhs;
    if (lhs.isConflict() || rhs.isConflict())
      return getConflict();
    return getConflict();
  }

  static DotRewriteState join(const DotRewriteState &lhs,
                              const DotRewriteState &rhs) {
    return meet(lhs, rhs);
  }

private:
  Kind kind = Kind::Uninitialized;
  std::optional<Attribute> encoding;
};

class DotRewriteLattice : public Lattice<DotRewriteState> {
public:
  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(DotRewriteLattice)
  using Lattice::Lattice;
};

static bool isTrackedDotValue(Value value) {
  return isa<RankedTensorType>(value.getType());
}

static bool
isTransparentDotUserBeforeConstraintMaterialization(Operation *op,
                                                    unsigned operandIndex) {
  // This is the pre-materialization half of the shared dot-layout policy. The
  // insert pass sees raw tt.dot users and the convert_layout chain that still
  // connects them to local_load. After those converts are rewritten into
  // explicit tlx.require_layout anchors, tlx-propagate-layout enforces the same
  // transparent-carrier policy from the tlx.require_layout anchors instead.
  if (auto dotOp = dyn_cast<tt::DotOp>(op))
    return operandIndex < 2 && operandIndex < dotOp->getNumOperands();

  return isa<ttg::ConvertLayoutOp>(op) || isTransparentLayoutCarrierOp(op);
}

class DotRewriteBackward
    : public SparseBackwardDataFlowAnalysis<DotRewriteLattice> {
public:
  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(DotRewriteBackward)
  using SparseBackwardDataFlowAnalysis::SparseBackwardDataFlowAnalysis;

  void initializeEquivalentLatticeAnchor(Operation *top) override {
    top->walk([&](ttg::ConvertLayoutOp cvt) {
      if (!isTrackedDotValue(cvt.getSrc()) ||
          !isTrackedDotValue(cvt.getResult()))
        return;
      unionLatticeAnchors<DotRewriteLattice>(cvt.getSrc(), cvt.getResult());
    });
  }

  LogicalResult
  visitOperation(Operation *op, ArrayRef<DotRewriteLattice *> operands,
                 ArrayRef<const DotRewriteLattice *> results) override {
    // Seed from tt.DotOp: propagate the required dot-operand encoding to
    // the values that define operands A and B.
    if (auto dotOp = dyn_cast<tt::DotOp>(op)) {
      for (unsigned i = 0; i < 2; ++i) {
        auto type = cast<RankedTensorType>(dotOp.getOperand(i).getType());
        if (auto dotEnc =
                dyn_cast<ttg::DotOperandEncodingAttr>(type.getEncoding())) {
          ChangeResult changed = operands[i]->meet(DotRewriteState(dotEnc));
          propagateIfChanged(operands[i], changed);
        }
      }
      return success();
    }

    // If a tracked tensor value is used by an unsupported operation, the
    // require_layout rewrite is no longer legal for that entire carrier chain.
    for (auto [index, operand] : llvm::enumerate(op->getOperands())) {
      if (!isTrackedDotValue(operand))
        continue;
      if (isTransparentDotUserBeforeConstraintMaterialization(op, index))
        continue;

      DotRewriteState operandState = operands[index]->getValue();
      if (operandState.isUninitialized())
        continue;

      ChangeResult changed =
          operands[index]->meet(DotRewriteState::getIllegal());
      propagateIfChanged(operands[index], changed);
    }

    return success();
  }

  void visitBranchOperand(OpOperand &operand) override {
    if (!isTrackedDotValue(operand.get()))
      return;
    // For RegionBranchTerminatorOpInterface (scf.yield) and
    // RegionBranchOpInterface (scf.for init args), allow the dot encoding
    // to propagate backward so local_load ops feeding loop-carried values
    // produce dot_op layout directly.
    if (isTransparentLayoutCarrierOp(operand.getOwner()))
      return;
    poisonUnhandledCase(operand);
  }

  void visitCallOperand(OpOperand &operand) override {
    poisonUnhandledCase(operand);
  }

  void
  visitNonControlFlowArguments(RegionSuccessor &successor,
                               ArrayRef<BlockArgument> arguments) override {}
  void setToExitState(DotRewriteLattice *lattice) override {}

private:
  void poisonUnhandledCase(OpOperand &operand) {
    if (!isTrackedDotValue(operand.get()))
      return;

    auto *lattice = getLatticeElement(operand.get());
    DotRewriteState state = lattice->getValue();
    if (state.isUninitialized())
      return;

    ChangeResult changed = lattice->meet(DotRewriteState::getIllegal());
    propagateIfChanged(lattice, changed);
  }
};

// ============================================================================
// Rewrite helpers
// ============================================================================

static std::optional<SmallVector<unsigned>>
getUserSharedOrder(ttg::LocalLoadOp localLoadOp) {
  auto loadMemDesc = localLoadOp->getOperand(0);
  if (auto srcType = dyn_cast<ttg::MemDescType>(loadMemDesc.getType())) {
    if (auto srcEnc =
            dyn_cast_or_null<ttg::SharedEncodingTrait>(srcType.getEncoding())) {
      return ttg::getOrder(srcEnc, srcType.getShape());
    }
  }

  return std::nullopt;
}

static Attribute computeSharedEncFromDotEnc(ttg::DotOperandEncodingAttr dotEnc,
                                            ttg::LocalLoadOp localLoadOp,
                                            bool useAsyncCopy,
                                            bool isBufferLoadToLocal,
                                            ArrayRef<unsigned> bufferOrder) {
  auto resultType = cast<RankedTensorType>(localLoadOp.getType());
  auto order = ttg::getOrderForMemory(resultType);
  auto userOrder = getUserSharedOrder(localLoadOp);
  auto paddedOrder = userOrder.value_or(order);
  auto ctaLayout = ttg::getCGALayout(resultType.getEncoding());
  unsigned bitWidth = resultType.getElementType().getIntOrFloatBitWidth();

  if (useAsyncCopy) {
    auto loadMemDesc = localLoadOp->getOperand(0);
    if (auto type = dyn_cast<ttg::MemDescType>(loadMemDesc.getType())) {
      auto targetFeatures = amdgpu::TargetFeatures::fromModuleOp(
          localLoadOp->getParentOfType<ModuleOp>());
      using amdgpu::ISAFamily;
      if (llvm::is_contained({ISAFamily::CDNA4, ISAFamily::GFX1250},
                             targetFeatures.getISAFamily())) {
        // A subview retains the parent allocation shape in its MemDescType.
        // Build inferred padding against that allocation, because the padded
        // encoding's linear component is verified against allocShape even
        // when the local_load consumes only a smaller logical view.
        auto composeType = type;
        if (!isBufferLoadToLocal && type.getShape() != type.getAllocShape()) {
          auto allocShape = type.getAllocShape();
          composeType = ttg::MemDescType::get(
              allocShape, type.getElementType(), type.getEncoding(),
              type.getMemorySpace(), type.getMutableMemory(), allocShape);
        }
        if (auto padded = composePaddedLayout(
                targetFeatures, dotEnc.getOpIdx(), dotEnc.getKWidth(),
                cast<ttg::TensorOrMemDesc>(composeType), paddedOrder, dotEnc,
                /*useAsyncCopy=*/true)) {
          // `composePaddedLayout` returns the bank-conflict-avoiding padded
          // layout, derived from the DOT (read) order. Its linear component is
          // a *permutation* AND, for a transposed operand, can flip the
          // contiguous dimension relative to global memory.
          //
          // A gfx9 direct-to-LDS load writes each lane's data to a fixed
          // coalesced LDS slot; the only freedom is which global element a lane
          // reads. So a *permutation* of the LDS layout can be absorbed by
          // re-routing the producer's global-side register tensor (the
          // async-copy pointer tensor / the buffer-load offset tensor); that is
          // what `tritonamdgpu-coalesce-async-copy` does for async_copy. A
          // *transpose*, however, cannot: making the (N-contiguous) LDS write
          // coalesced would force strided (K-apart) global reads -- you cannot
          // coalesce both ends of a transpose.
          //
          // Two consequences, both verified on gfx950:
          //  1. async_copy works because its post-padded coalescer absorbs the
          //     permutation; buffer_load_to_local has no such pass, so the
          //     permuted layout reaches lowering unabsorbed and fails
          //     canLoadDirectToLDS.
          //  2. Prototyping a buffer coalescer (mirroring coalesce-async-copy
          //  on
          //     the offset tensor) confirmed it absorbs permutations (the A /
          //     opIdx=0 operand coalesced fine) but NOT the transpose: for the
          //     B / opIdx=1 operand `composePaddedLayout` picks an N-contiguous
          //     LDS order while B is K-contiguous in global, so reg->shared
          //     consecutiveness collapses to 1 (< min direct-to-LDS vector) and
          //     no register rewrite -- async or buffer -- can fix it.
          //
          // Fix: for buffer loads, rebuild the same pad intervals with an
          // *identity* order equal to the producer's REAL global contiguity
          // (`bufferOrder`, read from the offset tensor's AxisInfo by the
          // caller -- the same signal the stock AMD path / CoalesceBufferOps
          // use). This makes the alloc's LDS contiguity match the global read
          // -> coalesced direct-to-LDS write for ANY operand layout (K- or
          // N-contiguous), not just the K-contiguous tutorial operands; the
          // dot-side transpose is handled on the read by ds_read_tr. The
          // padding intervals are kept for ds_read bank-conflict mitigation;
          // the permutation we drop is what the (absent) buffer coalescer would
          // otherwise have to absorb. Fall back to the K-contiguous order only
          // if AxisInfo could not determine the global order.
          if (isBufferLoadToLocal) {
            // K is dim 1 for opIdx0 (A) and dim 0 for opIdx1 (B).
            unsigned kDimIndex = dotEnc.getOpIdx() == 0 ? 1 : 0;
            SmallVector<unsigned> kContigOrder = {kDimIndex, 1 - kDimIndex};
            SmallVector<unsigned> identityOrder =
                bufferOrder.empty() ? kContigOrder
                                    : llvm::to_vector(bufferOrder);
            // Build the padded encoding for the ALLOCATION shape, not the
            // (possibly sliced) view shape. When a K-slice of a padded buffer
            // feeds the dot (fine per-MFMA ds_read interleave), the slice
            // memdesc has shape=[M,sliceK] but allocShape=[M,fullK]; the padded
            // encoding's linear component must match allocShape (MemDescType
            // verify checks ll.outDims == allocShape) and addresses the correct
            // sub-region (the slice reads logical (m, k<sliceK) through the
            // full layout). Only intervals/paddings are read from it below and
            // those are shape-independent, but use the alloc-shape layout (not
            // the sliced view) so the rebuilt encoding's allocShape is
            // consistent.
            auto allocShape = type.getAllocShape();
            auto fullType = ttg::MemDescType::get(
                allocShape, type.getElementType(), type.getEncoding(),
                type.getMemorySpace(), type.getMutableMemory(), allocShape);
            auto paddedFull = composePaddedLayout(
                targetFeatures, dotEnc.getOpIdx(), dotEnc.getKWidth(),
                cast<ttg::TensorOrMemDesc>(fullType), paddedOrder, dotEnc,
                /*useAsyncCopy=*/true);
            // The sliced view was paddable, so the (larger) allocation shape
            // must be too; fail loudly rather than silently fall back to a
            // sliced-shape layout if that invariant ever breaks (reviewer Q1).
            assert(
                paddedFull &&
                "alloc-shape padded layout expected for a buffer_load_to_local"
                " whose view shape was paddable");
            auto paddedEnc = cast<ttg::PaddedSharedEncodingAttr>(paddedFull);
            SmallVector<std::pair<unsigned, unsigned>> intervalPads;
            for (auto [iv, pd] :
                 llvm::zip(paddedEnc.getIntervals(), paddedEnc.getPaddings()))
              intervalPads.emplace_back(iv, pd);
            auto identity = ttg::PaddedSharedEncodingAttr::get(
                localLoadOp->getContext(), intervalPads, identityOrder,
                allocShape, ctaLayout);
            LDBG("Rebuilt global-order identity padded encoding (allocShape) "
                 "for buffer_load_to_local: "
                 << identity);
            return identity;
          }
          LDBG("Deduced async-copy padded shared encoding from dot layout: "
               << padded);
          return padded;
        }
      }
    }
  }

  auto swizzled = ttg::SwizzledSharedEncodingAttr::get(
      localLoadOp->getContext(), dotEnc, resultType.getShape(), order,
      ctaLayout, bitWidth, /*needTrans=*/false);
  if (userOrder && *userOrder != order) {
    LDBG("Respecting user-specified order instead of derived " << swizzled);
    swizzled = ttg::SwizzledSharedEncodingAttr::get(
        swizzled.getContext(), swizzled.getVec(), swizzled.getPerPhase(),
        swizzled.getMaxPhase(), *userOrder, swizzled.getCGALayout());
  }
  return swizzled;
}

// Walk up the memdesc def-chain through subview / reinterpret ops to
// the source value (typically a `ttg.local_alloc`).
static Value findMemDescRoot(Value memdesc) {
  Value root = memdesc;
  while (root) {
    Operation *def = root.getDefiningOp();
    if (!def)
      break;
    // Treat memdesc views as aliases of the same allocation. This lets TDM
    // anchors and dot-consumer discovery meet on the full buffer even when
    // WMMA consumes a sliced or transposed view.
    if (isa<ttg::MemDescIndexOp, ttg::MemDescReinterpretOp,
            ttg::MemDescSubsliceOp, ttg::MemDescDynamicSubsliceOp,
            ttg::MemDescTransOp, ttg::MemDescReshapeOp, tlx::RequireLayoutOp>(
            def)) {
      root = def->getOperand(0);
      continue;
    }
    break;
  }
  return root;
}

template <typename... ProducerOps>
static bool isFedByAnyMemDescUser(Value memdesc) {
  llvm::SetVector<Value> worklist;
  worklist.insert(findMemDescRoot(memdesc));
  while (!worklist.empty()) {
    Value v = worklist.pop_back_val();
    for (Operation *u : v.getUsers()) {
      if (isa<ProducerOps...>(u))
        return true;
      // Follow sibling views from the root allocation so local_load(subslice),
      // local_load(transpose(subslice)), and already-constrained aliases are
      // recognized as users of the same allocation.
      if (isa<ttg::MemDescIndexOp, ttg::MemDescReinterpretOp,
              ttg::MemDescSubsliceOp, ttg::MemDescDynamicSubsliceOp,
              ttg::MemDescTransOp, ttg::MemDescReshapeOp, tlx::RequireLayoutOp>(
              u))
        worklist.insert(u->getResult(0));
    }
  }
  return false;
}

// True if any sibling-subview user of the memdesc value's source alloc is
// a TDM op (load or store). Used by the dot-path walk to hand off TDM-fed
// buffers to the TDM anchor — both walks targeting the same alloc with
// different encodings would otherwise conflict in the propagation lattice.
// Stores are included so a store-anchored alloc isn't also targeted by the
// dot-path walk; the store's hardware verifier requires the default
// padded-shared encoding, which the dot-path anchor would clobber.
static bool isFedByTDM(Value memdesc) {
  return isFedByAnyMemDescUser<amdgpu::AsyncTDMCopyGlobalToLocalOp,
                               amdgpu::AsyncTDMFusedCopyGlobalToLocalOp,
                               amdgpu::AsyncTDMCopyLocalToGlobalOp>(memdesc);
}

static bool isFedByAsyncLdsProducer(Value memdesc) {
  return isFedByAnyMemDescUser<ttg::AsyncCopyGlobalToLocalOp,
                               amdgpu::BufferLoadToLocalOp>(memdesc);
}

// True if the alloc feeding this memdesc carries a user-pinned encoding
// (#tlx.user_layout / any PinnedEncodingTrait) -- an explicit author choice.
static bool isUserPinnedMemDesc(Value memdesc) {
  Value root = findMemDescRoot(memdesc);
  if (auto ty = dyn_cast<ttg::MemDescType>(root.getType()))
    return isa_and_nonnull<ttg::PinnedEncodingTrait>(ty.getEncoding());
  return false;
}

// True if the alloc feeding this memdesc is written by a `buffer_load_to_local`
// (AMD direct-to-LDS buffer load).  Unlike the async-copy path, the
// direct-to-LDS lowering cannot reorder the load source to follow a *permuted*
// padded layout, so such allocs must use an identity padded layout
// (see computeSharedEncFromDotEnc).
static bool isFedByBufferLoadToLocal(Value memdesc) {
  return isFedByAnyMemDescUser<amdgpu::BufferLoadToLocalOp>(memdesc);
}

// Find the buffer_load_to_local writing the alloc that feeds `memdesc`.
static amdgpu::BufferLoadToLocalOp findBufferProducer(Value memdesc) {
  llvm::SetVector<Value> worklist;
  worklist.insert(findMemDescRoot(memdesc));
  while (!worklist.empty()) {
    Value v = worklist.pop_back_val();
    for (Operation *u : v.getUsers()) {
      if (auto buf = dyn_cast<amdgpu::BufferLoadToLocalOp>(u))
        return buf;
      if (isa<ttg::MemDescIndexOp, ttg::MemDescReinterpretOp,
              ttg::MemDescSubsliceOp, ttg::MemDescDynamicSubsliceOp,
              ttg::MemDescTransOp, ttg::MemDescReshapeOp, tlx::RequireLayoutOp>(
              u))
        worklist.insert(u->getResult(0));
    }
  }
  return nullptr;
}

// For a buffer_load_to_local into a user-pinned padded_shared dst, derive and
// pin the offset tensor's #linear so the direct-to-LDS write is coalesced (via
// deduceRegLayoutFromPaddedShared), sparing the author from hand-writing it.
// Idempotent; only fires for user-pinned padded dsts.
static void pinInferredBufferOffsetLayout(amdgpu::BufferLoadToLocalOp buf,
                                          triton::ModuleAxisInfoAnalysis &axis,
                                          OpBuilder &builder) {
  if (buf.getOffsets().getDefiningOp<tlx::RequireLayoutOp>())
    return;

  auto destTy = dyn_cast<ttg::MemDescType>(buf.getDest().getType());
  if (!destTy)
    return;
  auto pinned = dyn_cast<ttg::PinnedEncodingTrait>(destTy.getEncoding());
  if (!pinned)
    return;
  auto paddedEnc =
      dyn_cast_or_null<ttg::PaddedSharedEncodingAttr>(pinned.getPinnedLayout());
  if (!paddedEnc)
    return;

  auto offsetsTy = cast<RankedTensorType>(buf.getOffsets().getType());
  if (!offsetsTy.getEncoding())
    return;
  auto *ctx = buf.getContext();
  auto mod = buf->getParentOfType<ModuleOp>();

  triton::AMD::TargetInfo targetInfo(getAMDArch(mod).value_or("").str());
  auto targetFeatures = amdgpu::TargetFeatures::fromModuleOp(mod);
  using amdgpu::ISAFamily;
  if (!llvm::is_contained({ISAFamily::CDNA3, ISAFamily::CDNA4},
                          targetFeatures.getISAFamily()))
    return;

  // loadContig = the per-thread direct-to-LDS width the global reads support,
  // clamped to a hardware-legal vector size (same signal the async coalescer /
  // stock AMD buffer path use).
  unsigned elemBitWidth = destTy.getElementTypeBitWidth();
  unsigned loadContig =
      mlir::LLVM::AMD::getContiguity(buf.getPtr(), buf.getOffsets(), axis);
  loadContig = triton::AMD::fitToValidDirectToLdsVecSize(
      loadContig, elemBitWidth, targetInfo);
  if (loadContig == 0)
    return;

  unsigned threadsPerWarp = ttg::TritonGPUDialect::getThreadsPerWarp(mod);
  unsigned numWarps = ttg::lookupNumWarps(buf);

  auto regLayout = triton::AMD::deduceRegLayoutFromPaddedShared(
      paddedEnc.getLinearComponent(), loadContig, threadsPerWarp, numWarps,
      offsetsTy.getShape(), ttg::getCGALayout(offsetsTy.getEncoding()), ctx);
  if (failed(regLayout)) {
    buf->emitRemark() << "could not infer a coalesced direct-to-LDS offset "
                         "layout from the pinned padded shared layout; check "
                         "that the pinned shared layout is directly loadable";
    return;
  }

  // Pin it (wrap as #tlx.user_layout) so the downstream layout passes anchor it
  // and never rewrite it.
  auto linearEnc = ttg::LinearEncodingAttr::get(ctx, std::move(*regLayout));
  auto newOffsetsTy =
      RankedTensorType::get(offsetsTy.getShape(), offsetsTy.getElementType(),
                            tlx::wrapUserLayout(linearEnc));
  builder.setInsertionPoint(buf);
  auto requireOp = tlx::RequireLayoutOp::create(builder, buf.getLoc(),
                                                newOffsetsTy, buf.getOffsets());
  buf.getOffsetsMutable().assign(requireOp.getResult());
}

// The identity padded-layout ORDER for a buffer_load_to_local-fed dot operand,
// expressed in the local_load VIEW's coordinate space.
//
// The order is the producer's REAL global contiguity, read from the offset
// tensor's AxisInfo (exactly the signal the stock AMD path / CoalesceBufferOps
// use), NOT a hardcoded K-contiguous order and NOT the dot/read order. A gfx9
// direct-to-LDS write needs the alloc's LDS contiguity == this global order, so
// the write coalesces; the dot-side transpose is handled on the read by
// ds_read_tr. Because the constraint lives on the alloc but we anchor on the
// (possibly memdesc_trans'd) view, map the alloc-space global order to view
// space via the memdesc_trans parity along the view->alloc chain (2D).
//
// Returns {} if there is no buffer producer or the order is undeterminable
// (caller falls back to the hardcoded K-contiguous order).
static SmallVector<unsigned>
computeBufferViewOrder(Value memdesc, triton::ModuleAxisInfoAnalysis &axis) {
  auto buf = findBufferProducer(memdesc);
  if (!buf)
    return {};
  auto *info = axis.getAxisInfo(buf.getOffsets());
  if (!info)
    return {};
  SmallVector<int64_t> contig(info->getContiguity().begin(),
                              info->getContiguity().end());
  SmallVector<unsigned> order = getOrderFromContiguity(contig);
  // memdesc_trans parity between the view and the producer's alloc (2D
  // operands).
  bool swapped = false;
  Value v = memdesc;
  while (auto *def = v.getDefiningOp()) {
    if (isa<ttg::MemDescTransOp>(def))
      swapped = !swapped;
    if (isa<ttg::MemDescIndexOp, ttg::MemDescReinterpretOp,
            ttg::MemDescSubsliceOp, ttg::MemDescDynamicSubsliceOp,
            ttg::MemDescTransOp, ttg::MemDescReshapeOp, tlx::RequireLayoutOp>(
            def)) {
      v = def->getOperand(0);
      continue;
    }
    break;
  }
  if (swapped && order.size() == 2)
    std::swap(order[0], order[1]);
  return order;
}

static void applyRequireLayout(Attribute encoding, ttg::LocalLoadOp localLoadOp,
                               OpBuilder &builder) {
  auto loadMemDesc = localLoadOp->getOperand(0);

  if (loadMemDesc.getDefiningOp<tlx::RequireLayoutOp>())
    return;

  // Defer to the TDM anchor for buffers fed by `amdgpu.async_tdm_*`. The
  // TDM walk picks a padded encoding that's compatible with the descriptor
  // (and dot-aware when applicable); inserting a sibling swizzled anchor
  // here would conflict with that constraint and widen the lattice to
  // unknown.
  if (isFedByTDM(loadMemDesc))
    return;

  builder.setInsertionPoint(localLoadOp);
  if (auto type = dyn_cast<ttg::MemDescType>(loadMemDesc.getType())) {
    auto newType = ttg::MemDescType::get(
        type.getShape(), type.getElementType(), encoding, type.getMemorySpace(),
        type.getMutableMemory(), type.getAllocShape());
    auto requireOp = tlx::RequireLayoutOp::create(
        builder, localLoadOp->getLoc(), newType, loadMemDesc);
    localLoadOp->setOperand(0, requireOp.getResult());
  }
}

static void materializeTensorRequireLayout(tt::DotOp dotOp,
                                           unsigned operandIndex,
                                           OpBuilder &builder) {
  Value operand = dotOp.getOperand(operandIndex);
  auto cvt = operand.getDefiningOp<ttg::ConvertLayoutOp>();
  if (!cvt)
    return;

  auto dstType = dyn_cast<RankedTensorType>(cvt.getType());
  if (!dstType || !isSupportedDotConstraintEncoding(dstType.getEncoding()))
    return;

  builder.setInsertionPoint(cvt);
  auto requireOp = tlx::RequireLayoutOp::create(builder, cvt.getLoc(),
                                                cvt.getType(), cvt.getSrc());
  dotOp->setOperand(operandIndex, requireOp.getResult());
  if (cvt.getResult().use_empty())
    cvt.erase();
}

static void materializeDotUserTensorConstraints(ModuleOp m,
                                                OpBuilder &builder) {
  m.walk([&](tt::DotOp dotOp) {
    for (unsigned i = 0; i < 2; ++i)
      materializeTensorRequireLayout(dotOp, i, builder);
  });
}

// ============================================================================
// AMD TDM descriptor anchors
// ============================================================================
//
// `amdgpu.async_tdm_copy_global_to_local` writes into a user-provided shared
// memory buffer whose required encoding is determined by the descriptor's
// shape and element type — and, when the buffer feeds a `tt.dot`, by the
// dot operand's WMMA encoding. When TLX users allocate the buffer with the
// default `local_alloc(...)` (no explicit `layout=`), the alloc's encoding
// is the generic non-swizzled `SwizzledSharedEncoding(maxPhase=1)` — which
// the TDM op verifier accepts but which produces wrong LDS data on real
// gfx1250 hardware. We anchor a `tlx.require_layout` on the buffer operand
// of every TDM copy so `tlx-propagate-layout` rewrites the source
// `local_alloc` (and any subview / loop-carrier chain) to the
// descriptor-compatible encoding.

namespace {

struct DotConsumerInfo {
  int opIdx;
  unsigned kWidth;
  ttg::DotOperandEncodingAttr dotEnc;
  bool operator==(const DotConsumerInfo &o) const {
    return opIdx == o.opIdx && kWidth == o.kWidth;
  }
};

// Per-memdesc-value lattice tracking the dot-operand consumer info that
// any downstream `ttg.local_load -> tt.dot` chain would impose.
//
//   Uninitialized — no consumer information observed yet.
//   Required(info) — every reachable LocalLoadOp consumer agrees on info.
//   Conflict       — two reachable consumers disagree; the TDM anchor
//                    falls back to the descriptor-default encoding.
class DotConsumerState {
public:
  enum class Kind { Uninitialized, Required, Conflict };

  DotConsumerState() = default;
  explicit DotConsumerState(DotConsumerInfo info)
      : kind(Kind::Required), info(info) {}

  static DotConsumerState getConflict() {
    DotConsumerState s;
    s.kind = Kind::Conflict;
    return s;
  }

  bool isUninitialized() const { return kind == Kind::Uninitialized; }
  bool isRequired() const { return kind == Kind::Required; }
  bool isConflict() const { return kind == Kind::Conflict; }
  DotConsumerInfo getInfo() const {
    assert(isRequired());
    return info;
  }

  bool operator==(const DotConsumerState &o) const {
    return kind == o.kind && info == o.info;
  }

  // Backward propagation meet: uninitialized yields to any concrete
  // state; equal concrete states stay concrete; conflicting concrete
  // states widen to Conflict.
  static DotConsumerState meet(const DotConsumerState &lhs,
                               const DotConsumerState &rhs) {
    if (lhs.isConflict() || rhs.isConflict())
      return getConflict();
    if (lhs.isUninitialized())
      return rhs;
    if (rhs.isUninitialized())
      return lhs;
    if (lhs == rhs)
      return lhs;
    return getConflict();
  }
  static DotConsumerState join(const DotConsumerState &lhs,
                               const DotConsumerState &rhs) {
    return meet(lhs, rhs);
  }

  void print(raw_ostream &os) const {
    if (isUninitialized()) {
      os << "<uninitialized>";
      return;
    }
    if (isConflict()) {
      os << "<conflict>";
      return;
    }
    os << "Required{opIdx=" << info.opIdx << ", kWidth=" << info.kWidth << "}";
  }

  friend raw_ostream &operator<<(raw_ostream &os, const DotConsumerState &s) {
    s.print(os);
    return os;
  }

private:
  Kind kind = Kind::Uninitialized;
  DotConsumerInfo info{};
};

class DotConsumerLattice : public Lattice<DotConsumerState> {
public:
  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(DotConsumerLattice)
  using Lattice::Lattice;
};

// Sparse backward dataflow that propagates dot-operand consumer info
// from `ttg.local_load` ops up through the memdesc def-chain (subview /
// reinterpret / `tlx.require_layout`) to the source `ttg.local_alloc`,
// and back down to all sibling subviews (including the TDM op's buffer
// operand) via the framework's region-branch / scf.for iter-arg /
// warp_specialize handling.
class DotConsumerBackward
    : public SparseBackwardDataFlowAnalysis<DotConsumerLattice> {
public:
  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(DotConsumerBackward)
  using SparseBackwardDataFlowAnalysis::SparseBackwardDataFlowAnalysis;

  LogicalResult
  visitOperation(Operation *op, ArrayRef<DotConsumerLattice *> operands,
                 ArrayRef<const DotConsumerLattice *> results) override {
    // Seed: a LocalLoadOp whose result tensor carries DotOperandEncoding
    // imposes that encoding on its memdesc operand.
    if (auto load = dyn_cast<ttg::LocalLoadOp>(op)) {
      if (auto resTy = dyn_cast<RankedTensorType>(load.getResult().getType())) {
        if (auto dotEnc = dyn_cast_or_null<ttg::DotOperandEncodingAttr>(
                resTy.getEncoding())) {
          DotConsumerState seed(DotConsumerInfo{
              static_cast<int>(dotEnc.getOpIdx()),
              static_cast<unsigned>(dotEnc.getKWidth()), dotEnc});
          if (!operands.empty()) {
            ChangeResult changed = operands[0]->meet(seed);
            propagateIfChanged(operands[0], changed);
          }
        }
      }
      return success();
    }

    // Transparent memdesc carriers: meet each result lattice into the
    // corresponding memdesc operand lattice. This propagates from
    // subview / reinterpret / require_layout results back to their
    // source memdesc, which lets the alloc converge to the meet of
    // every sibling subview's dot-consumer state.
    if (isa<ttg::MemDescIndexOp, ttg::MemDescReinterpretOp,
            ttg::MemDescSubsliceOp, ttg::MemDescDynamicSubsliceOp,
            ttg::MemDescTransOp, ttg::MemDescReshapeOp, tlx::RequireLayoutOp>(
            op)) {
      for (const auto resultLattice : results) {
        for (auto [i, operandLattice] : llvm::enumerate(operands)) {
          if (!isa<ttg::MemDescType>(op->getOpOperand(i).get().getType()))
            continue;
          ChangeResult changed =
              operandLattice->meet(resultLattice->getValue());
          propagateIfChanged(operandLattice, changed);
        }
      }
      return success();
    }

    // Other users of memdesc values (TDM ops, local_store, etc.) impose
    // no dot-consumer requirement — leaving the operand lattice alone.
    return success();
  }

  // Required pure-virtual overrides. This is an info-only lattice (not a
  // legality analysis like DotRewriteBackward, which poisons here): leaving
  // unanalyzed cases as Uninitialized is safe because findDotConsumer
  // returns nullopt for both Uninitialized and Conflict, and the caller
  // falls back to buildDefaultTDMDescriptorEncoding.
  void visitBranchOperand(OpOperand &) override {}
  void visitCallOperand(OpOperand &) override {}
  void setToExitState(DotConsumerLattice *) override {}
  void visitNonControlFlowArguments(RegionSuccessor &,
                                    ArrayRef<BlockArgument>) override {}
};

} // namespace

// Read the dot-consumer info from the propagation lattice at the alloc
// reachable from `buffer`. Returns nullopt for Uninitialized / Conflict
// (the caller falls back to the descriptor-default encoding).
static std::optional<DotConsumerInfo> findDotConsumer(Value buffer,
                                                      DataFlowSolver &solver) {
  Value root = findMemDescRoot(buffer);
  auto *lattice = solver.lookupState<DotConsumerLattice>(root);
  if (!lattice)
    return std::nullopt;
  const auto &state = lattice->getValue();
  if (!state.isRequired())
    return std::nullopt;
  return state.getInfo();
}

// Pick a descriptor-compatible encoding for `buf`. For TDM loads, prefer
// the WMMA-tuned `composePaddedLayout` when the buffer feeds a `tt.dot`
// (correct for both the TDM op and the local_load -> tt.dot lowering).
// For TDM stores, the hardware verifier requires
// `padInterval == innermost block dim`, ruling out the WMMA-tuned form
// (which sets `padInterval = max(innerDim, bankWrapInterval)`); always
// fall back to the descriptor-shape-only default.
//
// Using a dot-tuned encoding for loads is safe because the AMD
// `OptimizeDescriptorEncoding` pass walks TDM ops and propagates this
// encoding back to the descriptor's `TensorDescType`, so the hardware
// (which reads stride from the descriptor) and the alloc (which uses this
// encoding to size the LDS region) agree by construction.
static Attribute chooseTDMBufEncoding(Operation *tdmOp, Value buf,
                                      ttg::MemDescType bufType,
                                      tt::TensorDescType descTy,
                                      bool allowDotAware,
                                      DataFlowSolver &solver) {
  ArrayRef<int64_t> shape = descTy.getBlockType().getShape();
  Type elementType = descTy.getBlockType().getElementType();
  unsigned rank = shape.size();
  SmallVector<unsigned> order(rank);
  for (unsigned i = 0; i < rank; ++i)
    order[i] = rank - 1 - i;
  auto cgaLayout = ttg::CGAEncodingAttr::get1CTALayout(buf.getContext(), rank);

  Attribute encoding;
  if (allowDotAware) {
    if (auto info = findDotConsumer(buf, solver)) {
      auto targetFeatures = amdgpu::TargetFeatures::fromModuleOp(
          tdmOp->getParentOfType<ModuleOp>());
      encoding = composePaddedLayout(targetFeatures, info->dotEnc.getOpIdx(),
                                     info->dotEnc.getKWidth(),
                                     cast<ttg::TensorOrMemDesc>(bufType), order,
                                     info->dotEnc, /*useAsyncCopy=*/false);
    }
  }
  if (!encoding) {
    // For loads, use the padded descriptor encoding. For stores, the TDM
    // store verifier rejects padded encoding (it requires the descriptor
    // and memdesc to agree, and without an alignTDMDescriptorEncodings
    // pass the descriptor stays with its original encoding). Use a plain
    // swizzled encoding for stores until that pass is ported.
    if (allowDotAware)
      encoding = buildDefaultTDMDescriptorEncoding(
          buf.getContext(), shape, order, cgaLayout, elementType);
    else
      encoding = ttg::SwizzledSharedEncodingAttr::get(buf.getContext(), 1, 1, 1,
                                                      order, cgaLayout);
  }
  return encoding;
}

// Insert `tlx.require_layout` between `buf` and `tdmOp`'s memdesc operand,
// rewriting it to a descriptor-compatible padded encoding. Idempotent: if
// the buffer is already produced by a `require_layout`, leave it alone.
template <typename TDMOp>
static void anchorTDMRequireLayout(TDMOp tdmOp, Value buf,
                                   MutableOperandRange operandToRewire,
                                   bool allowDotAware, OpBuilder &builder,
                                   DataFlowSolver &solver) {
  if (buf.getDefiningOp<tlx::RequireLayoutOp>())
    return;
  auto bufType = dyn_cast<ttg::MemDescType>(buf.getType());
  if (!bufType)
    return;
  auto descTy = cast<tt::TensorDescType>(tdmOp.getDesc().getType());

  Attribute encoding =
      chooseTDMBufEncoding(tdmOp, buf, bufType, descTy, allowDotAware, solver);
  if (!encoding)
    return;

  builder.setInsertionPoint(tdmOp);
  auto newType = ttg::MemDescType::get(
      bufType.getShape(), bufType.getElementType(), encoding,
      bufType.getMemorySpace(), bufType.getMutableMemory(),
      bufType.getAllocShape());
  auto requireOp =
      tlx::RequireLayoutOp::create(builder, tdmOp.getLoc(), newType, buf);
  operandToRewire.assign(requireOp.getResult());
}

static void materializeTDMConstraints(ModuleOp m, OpBuilder &builder,
                                      DataFlowSolver &solver) {
  m.walk([&](Operation *op) {
    if (auto load = dyn_cast<amdgpu::AsyncTDMCopyGlobalToLocalOp>(op))
      anchorTDMRequireLayout(load, load.getResult(), load.getResultMutable(),
                             /*allowDotAware=*/true, builder, solver);
    else if (auto fused =
                 dyn_cast<amdgpu::AsyncTDMFusedCopyGlobalToLocalOp>(op)) {
      for (size_t i = 0; i < fused.getDescs().size(); ++i) {
        Value dest = fused.getDests()[i];
        if (dest.getDefiningOp<tlx::RequireLayoutOp>())
          continue;
        auto destType = dyn_cast<ttg::MemDescType>(dest.getType());
        if (!destType)
          continue;
        auto descType = cast<tt::TensorDescType>(fused.getDescs()[i].getType());
        Attribute encoding = chooseTDMBufEncoding(
            fused, dest, destType, descType, /*allowDotAware=*/true, solver);
        if (!encoding)
          continue;
        builder.setInsertionPoint(fused);
        auto requiredType = ttg::MemDescType::get(
            destType.getShape(), destType.getElementType(), encoding,
            destType.getMemorySpace(), destType.getMutableMemory(),
            destType.getAllocShape());
        auto required = tlx::RequireLayoutOp::create(builder, fused.getLoc(),
                                                     requiredType, dest);
        fused.getDestsMutable()[i].assign(required.getResult());
      }
    } else if (auto store = dyn_cast<amdgpu::AsyncTDMCopyLocalToGlobalOp>(op))
      anchorTDMRequireLayout(store, store.getSrc(), store.getSrcMutable(),
                             /*allowDotAware=*/false, builder, solver);
  });
}

} // namespace

// ============================================================================
// Main pass logic
// ============================================================================

LogicalResult insertRequireLayout(ModuleOp m) {
  OpBuilder builder(m.getContext());
  LDBG("insertRequireLayout");

  // --- Run backward dataflow analysis ---
  // SparseBackwardDataFlowAnalysis requires a SymbolTableCollection even though
  // this analysis does not query symbol tables directly.
  SymbolTableCollection symbolTable;
  DataFlowSolver solver;
  loadBaselineAnalyses(solver);
  solver.load<DotRewriteBackward>(symbolTable);
  // Memdesc-level dot-consumer analysis used by the TDM anchor below to
  // pick the WMMA-tuned padded encoding when a downstream `local_load`
  // requires it. Conflict-widens-to-default; the framework handles
  // scf.for iter-args, region branches, and warp_specialize captures.
  solver.load<DotConsumerBackward>(symbolTable);
  if (failed(solver.initializeAndRun(m)))
    return failure();

  // Axis-info analysis: used to read the real global contiguity of
  // buffer_load_to_local offset tensors when choosing the direct-to-LDS
  // identity padded order (see computeBufferViewOrder).
  triton::ModuleAxisInfoAnalysis axisInfo(m);

  // InsertRequireLayout owns constraint synthesis only:
  // 1. Discover dot-fed local_load ops and add the missing memdesc-side
  //    tlx.require_layout constraints for shared memory.
  // 2. Rewrite matched dot-path ttg.convert_layout ops into explicit tensor
  //    tlx.require_layout constraints.
  // 3. Leave tensor/register propagation, region-branch retagging, and final
  //    convert cleanup to tlx-propagate-layout and downstream cleanup passes.
  m.walk([&](ttg::LocalLoadOp localLoadOp) {
    // A user-pinned shared alloc is a hard constraint (see
    // isUserPinnedMemDesc): don't synthesize a memdesc-side require_layout that
    // would override it.
    if (isUserPinnedMemDesc(localLoadOp->getOperand(0)))
      return;

    auto *lattice =
        solver.lookupState<DotRewriteLattice>(localLoadOp.getResult());
    if (!lattice)
      return;

    const DotRewriteState &state = lattice->getValue();
    if (state.isUninitialized())
      return;

    if (state.isIllegal() || state.isConflict()) {
      LDBG("Skipping local_load rewrite due to state: " << state);
      localLoadOp->emitRemark()
          << "dot operand layout constraint cannot be folded into local_load "
             "because the value has incompatible users or conflicting dot "
             "requirements";
      return;
    }

    auto dotEnc = dyn_cast<ttg::DotOperandEncodingAttr>(state.getEncoding());
    if (!dotEnc)
      return;

    LDBG("local_load needs dot encoding: " << dotEnc);

    // Insert RequireLayoutOp for the memdesc-side dot layout. For explicit
    // async direct-to-LDS producers, prefer AMD's padded shared layout when it
    // is applicable and fall back to the dot-derived swizzled layout.
    bool useAsyncCopy = isFedByAsyncLdsProducer(localLoadOp->getOperand(0));
    bool isBufferLoadToLocal =
        isFedByBufferLoadToLocal(localLoadOp->getOperand(0));
    // For the buffer direct-to-LDS path, source the identity padded order from
    // the producer's real global contiguity (AxisInfo), not a hardcoded
    // K-contiguous order -- this is what makes it correct for any operand
    // layout, mirroring the stock AMD path.
    SmallVector<unsigned> bufferOrder =
        isBufferLoadToLocal
            ? computeBufferViewOrder(localLoadOp->getOperand(0), axisInfo)
            : SmallVector<unsigned>{};
    auto sharedEnc = computeSharedEncFromDotEnc(
        dotEnc, localLoadOp, useAsyncCopy, isBufferLoadToLocal, bufferOrder);
    applyRequireLayout(sharedEnc, localLoadOp, builder);
  });

  // Infer & pin the direct-to-LDS offset layout for buffer_load_to_local ops
  // whose destination alloc is a user-pinned padded_shared layout, so authors
  // pin only the shared layout and the matching offset layout is derived.
  m.walk([&](amdgpu::BufferLoadToLocalOp buf) {
    pinInferredBufferOffsetLayout(buf, axisInfo, builder);
  });

  materializeDotUserTensorConstraints(m, builder);

  // Anchor `tlx.require_layout` on AMD TDM copy buffer operands so
  // tlx-propagate-layout rewrites the source `local_alloc` to a
  // descriptor-compatible encoding.
  materializeTDMConstraints(m, builder, solver);

  return success();
}

struct TLXInsertRequireLayoutPass
    : public impl::TLXInsertRequireLayoutBase<TLXInsertRequireLayoutPass> {
public:
  using impl::TLXInsertRequireLayoutBase<
      TLXInsertRequireLayoutPass>::TLXInsertRequireLayoutBase;

  void runOnOperation() override {
    ModuleOp m = getOperation();
    if (failed(tlx::insertRequireLayout(m)))
      signalPassFailure();
  }
};

} // namespace tlx
} // namespace triton
} // namespace mlir
