
CANLector_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005df8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08006098  08006098  00007098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006150  08006150  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006150  08006150  00007150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006158  08006158  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006158  08006158  00007158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800615c  0800615c  0000715c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  24000000  08006160  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  24000060  080061c0  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00004000  240002c0  080061c0  000082c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a41  00000000  00000000  0000808e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002161  00000000  00000000  00019acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  0001bc30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b34  00000000  00000000  0001cad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039ef9  00000000  00000000  0001d604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c74  00000000  00000000  000574fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017ee0b  00000000  00000000  00069171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e7f7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042ec  00000000  00000000  001e7fc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  001ec2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006080 	.word	0x08006080

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	08006080 	.word	0x08006080

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000384:	4b3d      	ldr	r3, [pc, #244]	@ (800047c <SystemInit+0xfc>)
 8000386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800038a:	4a3c      	ldr	r2, [pc, #240]	@ (800047c <SystemInit+0xfc>)
 800038c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000390:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000394:	4b39      	ldr	r3, [pc, #228]	@ (800047c <SystemInit+0xfc>)
 8000396:	691b      	ldr	r3, [r3, #16]
 8000398:	4a38      	ldr	r2, [pc, #224]	@ (800047c <SystemInit+0xfc>)
 800039a:	f043 0310 	orr.w	r3, r3, #16
 800039e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003a0:	4b37      	ldr	r3, [pc, #220]	@ (8000480 <SystemInit+0x100>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	f003 030f 	and.w	r3, r3, #15
 80003a8:	2b06      	cmp	r3, #6
 80003aa:	d807      	bhi.n	80003bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003ac:	4b34      	ldr	r3, [pc, #208]	@ (8000480 <SystemInit+0x100>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	f023 030f 	bic.w	r3, r3, #15
 80003b4:	4a32      	ldr	r2, [pc, #200]	@ (8000480 <SystemInit+0x100>)
 80003b6:	f043 0307 	orr.w	r3, r3, #7
 80003ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003bc:	4b31      	ldr	r3, [pc, #196]	@ (8000484 <SystemInit+0x104>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a30      	ldr	r2, [pc, #192]	@ (8000484 <SystemInit+0x104>)
 80003c2:	f043 0301 	orr.w	r3, r3, #1
 80003c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000484 <SystemInit+0x104>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000484 <SystemInit+0x104>)
 80003d0:	681a      	ldr	r2, [r3, #0]
 80003d2:	492c      	ldr	r1, [pc, #176]	@ (8000484 <SystemInit+0x104>)
 80003d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000488 <SystemInit+0x108>)
 80003d6:	4013      	ands	r3, r2
 80003d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003da:	4b29      	ldr	r3, [pc, #164]	@ (8000480 <SystemInit+0x100>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f003 0308 	and.w	r3, r3, #8
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d007      	beq.n	80003f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003e6:	4b26      	ldr	r3, [pc, #152]	@ (8000480 <SystemInit+0x100>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f023 030f 	bic.w	r3, r3, #15
 80003ee:	4a24      	ldr	r2, [pc, #144]	@ (8000480 <SystemInit+0x100>)
 80003f0:	f043 0307 	orr.w	r3, r3, #7
 80003f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80003f6:	4b23      	ldr	r3, [pc, #140]	@ (8000484 <SystemInit+0x104>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80003fc:	4b21      	ldr	r3, [pc, #132]	@ (8000484 <SystemInit+0x104>)
 80003fe:	2200      	movs	r2, #0
 8000400:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000402:	4b20      	ldr	r3, [pc, #128]	@ (8000484 <SystemInit+0x104>)
 8000404:	2200      	movs	r2, #0
 8000406:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000408:	4b1e      	ldr	r3, [pc, #120]	@ (8000484 <SystemInit+0x104>)
 800040a:	4a20      	ldr	r2, [pc, #128]	@ (800048c <SystemInit+0x10c>)
 800040c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800040e:	4b1d      	ldr	r3, [pc, #116]	@ (8000484 <SystemInit+0x104>)
 8000410:	4a1f      	ldr	r2, [pc, #124]	@ (8000490 <SystemInit+0x110>)
 8000412:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000414:	4b1b      	ldr	r3, [pc, #108]	@ (8000484 <SystemInit+0x104>)
 8000416:	4a1f      	ldr	r2, [pc, #124]	@ (8000494 <SystemInit+0x114>)
 8000418:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800041a:	4b1a      	ldr	r3, [pc, #104]	@ (8000484 <SystemInit+0x104>)
 800041c:	2200      	movs	r2, #0
 800041e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000420:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <SystemInit+0x104>)
 8000422:	4a1c      	ldr	r2, [pc, #112]	@ (8000494 <SystemInit+0x114>)
 8000424:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000426:	4b17      	ldr	r3, [pc, #92]	@ (8000484 <SystemInit+0x104>)
 8000428:	2200      	movs	r2, #0
 800042a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800042c:	4b15      	ldr	r3, [pc, #84]	@ (8000484 <SystemInit+0x104>)
 800042e:	4a19      	ldr	r2, [pc, #100]	@ (8000494 <SystemInit+0x114>)
 8000430:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000432:	4b14      	ldr	r3, [pc, #80]	@ (8000484 <SystemInit+0x104>)
 8000434:	2200      	movs	r2, #0
 8000436:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000438:	4b12      	ldr	r3, [pc, #72]	@ (8000484 <SystemInit+0x104>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a11      	ldr	r2, [pc, #68]	@ (8000484 <SystemInit+0x104>)
 800043e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000442:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000444:	4b0f      	ldr	r3, [pc, #60]	@ (8000484 <SystemInit+0x104>)
 8000446:	2200      	movs	r2, #0
 8000448:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800044a:	4b13      	ldr	r3, [pc, #76]	@ (8000498 <SystemInit+0x118>)
 800044c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800044e:	4a12      	ldr	r2, [pc, #72]	@ (8000498 <SystemInit+0x118>)
 8000450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000454:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000456:	4b11      	ldr	r3, [pc, #68]	@ (800049c <SystemInit+0x11c>)
 8000458:	681a      	ldr	r2, [r3, #0]
 800045a:	4b11      	ldr	r3, [pc, #68]	@ (80004a0 <SystemInit+0x120>)
 800045c:	4013      	ands	r3, r2
 800045e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000462:	d202      	bcs.n	800046a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000464:	4b0f      	ldr	r3, [pc, #60]	@ (80004a4 <SystemInit+0x124>)
 8000466:	2201      	movs	r2, #1
 8000468:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800046a:	4b0f      	ldr	r3, [pc, #60]	@ (80004a8 <SystemInit+0x128>)
 800046c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000470:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr
 800047c:	e000ed00 	.word	0xe000ed00
 8000480:	52002000 	.word	0x52002000
 8000484:	58024400 	.word	0x58024400
 8000488:	eaf6ed7f 	.word	0xeaf6ed7f
 800048c:	02020200 	.word	0x02020200
 8000490:	01ff0000 	.word	0x01ff0000
 8000494:	01010280 	.word	0x01010280
 8000498:	580000c0 	.word	0x580000c0
 800049c:	5c001000 	.word	0x5c001000
 80004a0:	ffff0000 	.word	0xffff0000
 80004a4:	51008108 	.word	0x51008108
 80004a8:	52004000 	.word	0x52004000

080004ac <lcd_send_cmd>:
I2C_HandleTypeDef hi2c1;

void lcd_send_cmd (char cmd)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b086      	sub	sp, #24
 80004b0:	af02      	add	r7, sp, #8
 80004b2:	4603      	mov	r3, r0
 80004b4:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    data_u = (cmd & 0xF0);
 80004b6:	79fb      	ldrb	r3, [r7, #7]
 80004b8:	f023 030f 	bic.w	r3, r3, #15
 80004bc:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0);
 80004be:	79fb      	ldrb	r3, [r7, #7]
 80004c0:	011b      	lsls	r3, r3, #4
 80004c2:	73bb      	strb	r3, [r7, #14]
    uint8_t data_t[4];
    data_t[0] = data_u | 0x0C;
 80004c4:	7bfb      	ldrb	r3, [r7, #15]
 80004c6:	f043 030c 	orr.w	r3, r3, #12
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08;
 80004ce:	7bfb      	ldrb	r3, [r7, #15]
 80004d0:	f043 0308 	orr.w	r3, r3, #8
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C;
 80004d8:	7bbb      	ldrb	r3, [r7, #14]
 80004da:	f043 030c 	orr.w	r3, r3, #12
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08;
 80004e2:	7bbb      	ldrb	r3, [r7, #14]
 80004e4:	f043 0308 	orr.w	r3, r3, #8
 80004e8:	b2db      	uxtb	r3, r3
 80004ea:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, 0x4E, (uint8_t *) data_t, 4, 100);
 80004ec:	f107 0208 	add.w	r2, r7, #8
 80004f0:	2364      	movs	r3, #100	@ 0x64
 80004f2:	9300      	str	r3, [sp, #0]
 80004f4:	2304      	movs	r3, #4
 80004f6:	214e      	movs	r1, #78	@ 0x4e
 80004f8:	4803      	ldr	r0, [pc, #12]	@ (8000508 <lcd_send_cmd+0x5c>)
 80004fa:	f002 fa05 	bl	8002908 <HAL_I2C_Master_Transmit>
}
 80004fe:	bf00      	nop
 8000500:	3710      	adds	r7, #16
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	2400007c 	.word	0x2400007c

0800050c <lcd_send_data>:
void lcd_send_data (char data)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b086      	sub	sp, #24
 8000510:	af02      	add	r7, sp, #8
 8000512:	4603      	mov	r3, r0
 8000514:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000516:	79fb      	ldrb	r3, [r7, #7]
 8000518:	f023 030f 	bic.w	r3, r3, #15
 800051c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800051e:	79fb      	ldrb	r3, [r7, #7]
 8000520:	011b      	lsls	r3, r3, #4
 8000522:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;
 8000524:	7bfb      	ldrb	r3, [r7, #15]
 8000526:	f043 030d 	orr.w	r3, r3, #13
 800052a:	b2db      	uxtb	r3, r3
 800052c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;
 800052e:	7bfb      	ldrb	r3, [r7, #15]
 8000530:	f043 0309 	orr.w	r3, r3, #9
 8000534:	b2db      	uxtb	r3, r3
 8000536:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;
 8000538:	7bbb      	ldrb	r3, [r7, #14]
 800053a:	f043 030d 	orr.w	r3, r3, #13
 800053e:	b2db      	uxtb	r3, r3
 8000540:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;
 8000542:	7bbb      	ldrb	r3, [r7, #14]
 8000544:	f043 0309 	orr.w	r3, r3, #9
 8000548:	b2db      	uxtb	r3, r3
 800054a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, 0x4E,(uint8_t *) data_t, 4, 100);
 800054c:	f107 0208 	add.w	r2, r7, #8
 8000550:	2364      	movs	r3, #100	@ 0x64
 8000552:	9300      	str	r3, [sp, #0]
 8000554:	2304      	movs	r3, #4
 8000556:	214e      	movs	r1, #78	@ 0x4e
 8000558:	4803      	ldr	r0, [pc, #12]	@ (8000568 <lcd_send_data+0x5c>)
 800055a:	f002 f9d5 	bl	8002908 <HAL_I2C_Master_Transmit>
}
 800055e:	bf00      	nop
 8000560:	3710      	adds	r7, #16
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	2400007c 	.word	0x2400007c

0800056c <LCD_CLEAR>:
void LCD_CLEAR(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8000570:	2001      	movs	r0, #1
 8000572:	f7ff ff9b 	bl	80004ac <lcd_send_cmd>
    HAL_Delay(2);
 8000576:	2002      	movs	r0, #2
 8000578:	f000 fd60 	bl	800103c <HAL_Delay>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <LCD_init>:

void LCD_init (void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0

  HAL_Delay(50);
 8000584:	2032      	movs	r0, #50	@ 0x32
 8000586:	f000 fd59 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x30);
 800058a:	2030      	movs	r0, #48	@ 0x30
 800058c:	f7ff ff8e 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(5);
 8000590:	2005      	movs	r0, #5
 8000592:	f000 fd53 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x30);
 8000596:	2030      	movs	r0, #48	@ 0x30
 8000598:	f7ff ff88 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(1);
 800059c:	2001      	movs	r0, #1
 800059e:	f000 fd4d 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x30);
 80005a2:	2030      	movs	r0, #48	@ 0x30
 80005a4:	f7ff ff82 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(10);
 80005a8:	200a      	movs	r0, #10
 80005aa:	f000 fd47 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x20);
 80005ae:	2020      	movs	r0, #32
 80005b0:	f7ff ff7c 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(10);
 80005b4:	200a      	movs	r0, #10
 80005b6:	f000 fd41 	bl	800103c <HAL_Delay>

  lcd_send_cmd (0x28);
 80005ba:	2028      	movs	r0, #40	@ 0x28
 80005bc:	f7ff ff76 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(1);
 80005c0:	2001      	movs	r0, #1
 80005c2:	f000 fd3b 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x08);
 80005c6:	2008      	movs	r0, #8
 80005c8:	f7ff ff70 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(1);
 80005cc:	2001      	movs	r0, #1
 80005ce:	f000 fd35 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x01);
 80005d2:	2001      	movs	r0, #1
 80005d4:	f7ff ff6a 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(2);
 80005d8:	2002      	movs	r0, #2
 80005da:	f000 fd2f 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x06);
 80005de:	2006      	movs	r0, #6
 80005e0:	f7ff ff64 	bl	80004ac <lcd_send_cmd>
  HAL_Delay(1);
 80005e4:	2001      	movs	r0, #1
 80005e6:	f000 fd29 	bl	800103c <HAL_Delay>
  lcd_send_cmd (0x0C);
 80005ea:	200c      	movs	r0, #12
 80005ec:	f7ff ff5e 	bl	80004ac <lcd_send_cmd>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <LCD_CADENA>:
void LCD_CADENA (char *str)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  while (*str) lcd_send_data (*str++);
 80005fc:	e006      	b.n	800060c <LCD_CADENA+0x18>
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	1c5a      	adds	r2, r3, #1
 8000602:	607a      	str	r2, [r7, #4]
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	4618      	mov	r0, r3
 8000608:	f7ff ff80 	bl	800050c <lcd_send_data>
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d1f4      	bne.n	80005fe <LCD_CADENA+0xa>
}
 8000614:	bf00      	nop
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}

0800061e <LCD_CURSOR>:
void LCD_CURSOR(int row, int col)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b082      	sub	sp, #8
 8000622:	af00      	add	r7, sp, #0
 8000624:	6078      	str	r0, [r7, #4]
 8000626:	6039      	str	r1, [r7, #0]
    switch (row)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d003      	beq.n	8000636 <LCD_CURSOR+0x18>
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d005      	beq.n	8000640 <LCD_CURSOR+0x22>
 8000634:	e009      	b.n	800064a <LCD_CURSOR+0x2c>
    {
        case 0:
            col |= 0x80;
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800063c:	603b      	str	r3, [r7, #0]
            break;
 800063e:	e004      	b.n	800064a <LCD_CURSOR+0x2c>
        case 1:
            col |= 0xC0;
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000646:	603b      	str	r3, [r7, #0]
            break;
 8000648:	bf00      	nop
    }
    lcd_send_cmd (col);
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	b2db      	uxtb	r3, r3
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff ff2c 	bl	80004ac <lcd_send_cmd>
}
 8000654:	bf00      	nop
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}

0800065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b096      	sub	sp, #88	@ 0x58
 8000660:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000662:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000666:	657b      	str	r3, [r7, #84]	@ 0x54
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000668:	bf00      	nop
 800066a:	4b44      	ldr	r3, [pc, #272]	@ (800077c <main+0x120>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000672:	2b00      	cmp	r3, #0
 8000674:	d004      	beq.n	8000680 <main+0x24>
 8000676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000678:	1e5a      	subs	r2, r3, #1
 800067a:	657a      	str	r2, [r7, #84]	@ 0x54
 800067c:	2b00      	cmp	r3, #0
 800067e:	dcf4      	bgt.n	800066a <main+0xe>
  if ( timeout < 0 )
 8000680:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000682:	2b00      	cmp	r3, #0
 8000684:	da01      	bge.n	800068a <main+0x2e>
  {
  Error_Handler();
 8000686:	f000 fab1 	bl	8000bec <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068a:	f000 fc45 	bl	8000f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068e:	f000 f87f 	bl	8000790 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000692:	4b3a      	ldr	r3, [pc, #232]	@ (800077c <main+0x120>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <main+0x120>)
 800069a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800069e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006a2:	4b36      	ldr	r3, [pc, #216]	@ (800077c <main+0x120>)
 80006a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80006ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80006b0:	2000      	movs	r0, #0
 80006b2:	f002 f85f 	bl	8002774 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80006b6:	2100      	movs	r1, #0
 80006b8:	2000      	movs	r0, #0
 80006ba:	f002 f875 	bl	80027a8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80006be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006c2:	657b      	str	r3, [r7, #84]	@ 0x54
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80006c4:	bf00      	nop
 80006c6:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <main+0x120>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d104      	bne.n	80006dc <main+0x80>
 80006d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80006d4:	1e5a      	subs	r2, r3, #1
 80006d6:	657a      	str	r2, [r7, #84]	@ 0x54
 80006d8:	2b00      	cmp	r3, #0
 80006da:	dcf4      	bgt.n	80006c6 <main+0x6a>
if ( timeout < 0 )
 80006dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80006de:	2b00      	cmp	r3, #0
 80006e0:	da01      	bge.n	80006e6 <main+0x8a>
{
Error_Handler();
 80006e2:	f000 fa83 	bl	8000bec <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e6:	f000 f989 	bl	80009fc <MX_GPIO_Init>
  MX_I2C1_Init();
 80006ea:	f000 f947 	bl	800097c <MX_I2C1_Init>
  MX_FDCAN1_Init();
 80006ee:	f000 f8cb 	bl	8000888 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  LCD_init();
 80006f2:	f7ff ff45 	bl	8000580 <LCD_init>
  	LCD_CLEAR();
 80006f6:	f7ff ff39 	bl	800056c <LCD_CLEAR>
  	HAL_FDCAN_Start(&hfdcan1);
 80006fa:	4821      	ldr	r0, [pc, #132]	@ (8000780 <main+0x124>)
 80006fc:	f001 f832 	bl	8001764 <HAL_FDCAN_Start>
  	LCD_CURSOR(0,0);
 8000700:	2100      	movs	r1, #0
 8000702:	2000      	movs	r0, #0
 8000704:	f7ff ff8b 	bl	800061e <LCD_CURSOR>
  	LCD_CADENA("!");
 8000708:	481e      	ldr	r0, [pc, #120]	@ (8000784 <main+0x128>)
 800070a:	f7ff ff73 	bl	80005f4 <LCD_CADENA>
  	HAL_Delay(200);
 800070e:	20c8      	movs	r0, #200	@ 0xc8
 8000710:	f000 fc94 	bl	800103c <HAL_Delay>
  	LCD_CLEAR();
 8000714:	f7ff ff2a 	bl	800056c <LCD_CLEAR>
  {
	  char buffer[32];
	  FDCAN_RxHeaderTypeDef rxHeader;
	  uint8_t rxData[8];

	  if(HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 8000718:	2140      	movs	r1, #64	@ 0x40
 800071a:	4819      	ldr	r0, [pc, #100]	@ (8000780 <main+0x124>)
 800071c:	f001 f9ba 	bl	8001a94 <HAL_FDCAN_GetRxFifoFillLevel>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d025      	beq.n	8000772 <main+0x116>
	  {
	      HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData);
 8000726:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800072a:	f107 0220 	add.w	r2, r7, #32
 800072e:	2140      	movs	r1, #64	@ 0x40
 8000730:	4813      	ldr	r0, [pc, #76]	@ (8000780 <main+0x124>)
 8000732:	f001 f843 	bl	80017bc <HAL_FDCAN_GetRxMessage>

	      LCD_CURSOR(0,0);
 8000736:	2100      	movs	r1, #0
 8000738:	2000      	movs	r0, #0
 800073a:	f7ff ff70 	bl	800061e <LCD_CURSOR>
	      sprintf(buffer, "ID:%03lX", rxHeader.Identifier);
 800073e:	6a3a      	ldr	r2, [r7, #32]
 8000740:	463b      	mov	r3, r7
 8000742:	4911      	ldr	r1, [pc, #68]	@ (8000788 <main+0x12c>)
 8000744:	4618      	mov	r0, r3
 8000746:	f004 fffb 	bl	8005740 <siprintf>
	      LCD_CADENA(buffer);
 800074a:	463b      	mov	r3, r7
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff ff51 	bl	80005f4 <LCD_CADENA>

	      LCD_CURSOR(1,0);
 8000752:	2100      	movs	r1, #0
 8000754:	2001      	movs	r0, #1
 8000756:	f7ff ff62 	bl	800061e <LCD_CURSOR>
	      sprintf(buffer, "D0:%02X", rxData[0]);
 800075a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800075e:	461a      	mov	r2, r3
 8000760:	463b      	mov	r3, r7
 8000762:	490a      	ldr	r1, [pc, #40]	@ (800078c <main+0x130>)
 8000764:	4618      	mov	r0, r3
 8000766:	f004 ffeb 	bl	8005740 <siprintf>
	      LCD_CADENA(buffer);
 800076a:	463b      	mov	r3, r7
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff41 	bl	80005f4 <LCD_CADENA>
	  }
	  HAL_Delay(20);
 8000772:	2014      	movs	r0, #20
 8000774:	f000 fc62 	bl	800103c <HAL_Delay>
  {
 8000778:	e7ce      	b.n	8000718 <main+0xbc>
 800077a:	bf00      	nop
 800077c:	58024400 	.word	0x58024400
 8000780:	240000d0 	.word	0x240000d0
 8000784:	08006098 	.word	0x08006098
 8000788:	0800609c 	.word	0x0800609c
 800078c:	080060a8 	.word	0x080060a8

08000790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b09c      	sub	sp, #112	@ 0x70
 8000794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079a:	224c      	movs	r2, #76	@ 0x4c
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f004 ffee 	bl	8005780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a4:	1d3b      	adds	r3, r7, #4
 80007a6:	2220      	movs	r2, #32
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f004 ffe8 	bl	8005780 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007b0:	2004      	movs	r0, #4
 80007b2:	f002 fc73 	bl	800309c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b6:	2300      	movs	r3, #0
 80007b8:	603b      	str	r3, [r7, #0]
 80007ba:	4b31      	ldr	r3, [pc, #196]	@ (8000880 <SystemClock_Config+0xf0>)
 80007bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007be:	4a30      	ldr	r2, [pc, #192]	@ (8000880 <SystemClock_Config+0xf0>)
 80007c0:	f023 0301 	bic.w	r3, r3, #1
 80007c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007c6:	4b2e      	ldr	r3, [pc, #184]	@ (8000880 <SystemClock_Config+0xf0>)
 80007c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000884 <SystemClock_Config+0xf4>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	4a2b      	ldr	r2, [pc, #172]	@ (8000884 <SystemClock_Config+0xf4>)
 80007d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	4b29      	ldr	r3, [pc, #164]	@ (8000884 <SystemClock_Config+0xf4>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007e8:	bf00      	nop
 80007ea:	4b26      	ldr	r3, [pc, #152]	@ (8000884 <SystemClock_Config+0xf4>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007f6:	d1f8      	bne.n	80007ea <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f8:	2302      	movs	r3, #2
 80007fa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80007fc:	2301      	movs	r3, #1
 80007fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000800:	2340      	movs	r3, #64	@ 0x40
 8000802:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000804:	2302      	movs	r3, #2
 8000806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000808:	2300      	movs	r3, #0
 800080a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800080c:	2304      	movs	r3, #4
 800080e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000810:	2328      	movs	r3, #40	@ 0x28
 8000812:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000814:	2302      	movs	r3, #2
 8000816:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000818:	2308      	movs	r3, #8
 800081a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800081c:	2302      	movs	r3, #2
 800081e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000820:	230c      	movs	r3, #12
 8000822:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000824:	2300      	movs	r3, #0
 8000826:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000830:	4618      	mov	r0, r3
 8000832:	f002 fc8d 	bl	8003150 <HAL_RCC_OscConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800083c:	f000 f9d6 	bl	8000bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000840:	233f      	movs	r3, #63	@ 0x3f
 8000842:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000844:	2303      	movs	r3, #3
 8000846:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800084c:	2308      	movs	r3, #8
 800084e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000850:	2340      	movs	r3, #64	@ 0x40
 8000852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000854:	2340      	movs	r3, #64	@ 0x40
 8000856:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000858:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800085c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800085e:	2340      	movs	r3, #64	@ 0x40
 8000860:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	2102      	movs	r1, #2
 8000866:	4618      	mov	r0, r3
 8000868:	f003 f8cc 	bl	8003a04 <HAL_RCC_ClockConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000872:	f000 f9bb 	bl	8000bec <Error_Handler>
  }
}
 8000876:	bf00      	nop
 8000878:	3770      	adds	r7, #112	@ 0x70
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	58000400 	.word	0x58000400
 8000884:	58024800 	.word	0x58024800

08000888 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800088e:	4b39      	ldr	r3, [pc, #228]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000890:	4a39      	ldr	r2, [pc, #228]	@ (8000978 <MX_FDCAN1_Init+0xf0>)
 8000892:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000894:	4b37      	ldr	r3, [pc, #220]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_BUS_MONITORING;
 800089a:	4b36      	ldr	r3, [pc, #216]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 800089c:	2202      	movs	r2, #2
 800089e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80008a0:	4b34      	ldr	r3, [pc, #208]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80008a6:	4b33      	ldr	r3, [pc, #204]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80008ac:	4b31      	ldr	r3, [pc, #196]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 10;
 80008b2:	4b30      	ldr	r3, [pc, #192]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008b4:	220a      	movs	r2, #10
 80008b6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80008b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80008be:	4b2d      	ldr	r3, [pc, #180]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008c0:	220d      	movs	r2, #13
 80008c2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80008c4:	4b2b      	ldr	r3, [pc, #172]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008c6:	2202      	movs	r2, #2
 80008c8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80008ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80008d0:	4b28      	ldr	r3, [pc, #160]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80008d6:	4b27      	ldr	r3, [pc, #156]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008d8:	2201      	movs	r2, #1
 80008da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80008dc:	4b25      	ldr	r3, [pc, #148]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008de:	2201      	movs	r2, #1
 80008e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80008e2:	4b24      	ldr	r3, [pc, #144]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80008ee:	4b21      	ldr	r3, [pc, #132]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80008f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008f6:	2208      	movs	r2, #8
 80008f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80008fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 80008fc:	2204      	movs	r2, #4
 80008fe:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000900:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000902:	2200      	movs	r2, #0
 8000904:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000906:	4b1b      	ldr	r3, [pc, #108]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000908:	2204      	movs	r2, #4
 800090a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800090c:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 800090e:	2200      	movs	r2, #0
 8000910:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000912:	4b18      	ldr	r3, [pc, #96]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000914:	2204      	movs	r2, #4
 8000916:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000918:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 800091a:	2200      	movs	r2, #0
 800091c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800091e:	4b15      	ldr	r3, [pc, #84]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000920:	2200      	movs	r2, #0
 8000922:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8000924:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000926:	2208      	movs	r2, #8
 8000928:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800092a:	4b12      	ldr	r3, [pc, #72]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 800092c:	2200      	movs	r2, #0
 800092e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000930:	4b10      	ldr	r3, [pc, #64]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000932:	2204      	movs	r2, #4
 8000934:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000936:	480f      	ldr	r0, [pc, #60]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000938:	f000 fcc0 	bl	80012bc <HAL_FDCAN_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000942:	f000 f953 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000946:	2300      	movs	r3, #0
 8000948:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 800094e:	2300      	movs	r3, #0
 8000950:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000952:	2301      	movs	r3, #1
 8000954:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x000;
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x7FF;
 800095a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800095e:	617b      	str	r3, [r7, #20]
  HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig);
 8000960:	463b      	mov	r3, r7
 8000962:	4619      	mov	r1, r3
 8000964:	4803      	ldr	r0, [pc, #12]	@ (8000974 <MX_FDCAN1_Init+0xec>)
 8000966:	f000 fe87 	bl	8001678 <HAL_FDCAN_ConfigFilter>
  /* USER CODE END FDCAN1_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	3720      	adds	r7, #32
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	240000d0 	.word	0x240000d0
 8000978:	4000a000 	.word	0x4000a000

0800097c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000980:	4b1b      	ldr	r3, [pc, #108]	@ (80009f0 <MX_I2C1_Init+0x74>)
 8000982:	4a1c      	ldr	r2, [pc, #112]	@ (80009f4 <MX_I2C1_Init+0x78>)
 8000984:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000986:	4b1a      	ldr	r3, [pc, #104]	@ (80009f0 <MX_I2C1_Init+0x74>)
 8000988:	4a1b      	ldr	r2, [pc, #108]	@ (80009f8 <MX_I2C1_Init+0x7c>)
 800098a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800098c:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <MX_I2C1_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000992:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <MX_I2C1_Init+0x74>)
 8000994:	2201      	movs	r2, #1
 8000996:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000998:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <MX_I2C1_Init+0x74>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800099e:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <MX_I2C1_Init+0x74>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009a4:	4b12      	ldr	r3, [pc, #72]	@ (80009f0 <MX_I2C1_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <MX_I2C1_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <MX_I2C1_Init+0x74>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009b6:	480e      	ldr	r0, [pc, #56]	@ (80009f0 <MX_I2C1_Init+0x74>)
 80009b8:	f001 ff0a 	bl	80027d0 <HAL_I2C_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009c2:	f000 f913 	bl	8000bec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009c6:	2100      	movs	r1, #0
 80009c8:	4809      	ldr	r0, [pc, #36]	@ (80009f0 <MX_I2C1_Init+0x74>)
 80009ca:	f002 facf 	bl	8002f6c <HAL_I2CEx_ConfigAnalogFilter>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009d4:	f000 f90a 	bl	8000bec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009d8:	2100      	movs	r1, #0
 80009da:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <MX_I2C1_Init+0x74>)
 80009dc:	f002 fb11 	bl	8003002 <HAL_I2CEx_ConfigDigitalFilter>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009e6:	f000 f901 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	2400007c 	.word	0x2400007c
 80009f4:	40005400 	.word	0x40005400
 80009f8:	10909cec 	.word	0x10909cec

080009fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
 8000a10:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a12:	4b70      	ldr	r3, [pc, #448]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a18:	4a6e      	ldr	r2, [pc, #440]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a1a:	f043 0304 	orr.w	r3, r3, #4
 8000a1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a22:	4b6c      	ldr	r3, [pc, #432]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a28:	f003 0304 	and.w	r3, r3, #4
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a30:	4b68      	ldr	r3, [pc, #416]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a36:	4a67      	ldr	r2, [pc, #412]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a40:	4b64      	ldr	r3, [pc, #400]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4e:	4b61      	ldr	r3, [pc, #388]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a54:	4a5f      	ldr	r2, [pc, #380]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a56:	f043 0302 	orr.w	r3, r3, #2
 8000a5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a5e:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a64:	f003 0302 	and.w	r3, r3, #2
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a6c:	4b59      	ldr	r3, [pc, #356]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a72:	4a58      	ldr	r2, [pc, #352]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a74:	f043 0308 	orr.w	r3, r3, #8
 8000a78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a7c:	4b55      	ldr	r3, [pc, #340]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a82:	f003 0308 	and.w	r3, r3, #8
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a8a:	4b52      	ldr	r3, [pc, #328]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a90:	4a50      	ldr	r2, [pc, #320]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a9a:	4b4e      	ldr	r3, [pc, #312]	@ (8000bd4 <MX_GPIO_Init+0x1d8>)
 8000a9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000aa4:	603b      	str	r3, [r7, #0]
 8000aa6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2101      	movs	r1, #1
 8000aac:	484a      	ldr	r0, [pc, #296]	@ (8000bd8 <MX_GPIO_Init+0x1dc>)
 8000aae:	f001 fe47 	bl	8002740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ab8:	4847      	ldr	r0, [pc, #284]	@ (8000bd8 <MX_GPIO_Init+0x1dc>)
 8000aba:	f001 fe41 	bl	8002740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac4:	4845      	ldr	r0, [pc, #276]	@ (8000bdc <MX_GPIO_Init+0x1e0>)
 8000ac6:	f001 fe3b 	bl	8002740 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000aca:	2332      	movs	r3, #50	@ 0x32
 8000acc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ada:	230b      	movs	r3, #11
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	483e      	ldr	r0, [pc, #248]	@ (8000be0 <MX_GPIO_Init+0x1e4>)
 8000ae6:	f001 fc7b 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000aea:	2306      	movs	r3, #6
 8000aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aee:	2302      	movs	r3, #2
 8000af0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af6:	2300      	movs	r3, #0
 8000af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000afa:	230b      	movs	r3, #11
 8000afc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	4619      	mov	r1, r3
 8000b04:	4837      	ldr	r0, [pc, #220]	@ (8000be4 <MX_GPIO_Init+0x1e8>)
 8000b06:	f001 fc6b 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b0a:	2380      	movs	r3, #128	@ 0x80
 8000b0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b16:	2300      	movs	r3, #0
 8000b18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b1a:	2305      	movs	r3, #5
 8000b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	4619      	mov	r1, r3
 8000b24:	482f      	ldr	r0, [pc, #188]	@ (8000be4 <MX_GPIO_Init+0x1e8>)
 8000b26:	f001 fc5b 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b2a:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000b2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	4619      	mov	r1, r3
 8000b42:	4825      	ldr	r0, [pc, #148]	@ (8000bd8 <MX_GPIO_Init+0x1dc>)
 8000b44:	f001 fc4c 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	2300      	movs	r3, #0
 8000b58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b5a:	230b      	movs	r3, #11
 8000b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5e:	f107 0314 	add.w	r3, r7, #20
 8000b62:	4619      	mov	r1, r3
 8000b64:	481c      	ldr	r0, [pc, #112]	@ (8000bd8 <MX_GPIO_Init+0x1dc>)
 8000b66:	f001 fc3b 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000b6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b70:	2301      	movs	r3, #1
 8000b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	4619      	mov	r1, r3
 8000b82:	4816      	ldr	r0, [pc, #88]	@ (8000bdc <MX_GPIO_Init+0x1e0>)
 8000b84:	f001 fc2c 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000b88:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000b8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000b9a:	230a      	movs	r3, #10
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9e:	f107 0314 	add.w	r3, r7, #20
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	480f      	ldr	r0, [pc, #60]	@ (8000be4 <MX_GPIO_Init+0x1e8>)
 8000ba6:	f001 fc1b 	bl	80023e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000baa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bbc:	230b      	movs	r3, #11
 8000bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4808      	ldr	r0, [pc, #32]	@ (8000be8 <MX_GPIO_Init+0x1ec>)
 8000bc8:	f001 fc0a 	bl	80023e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bcc:	bf00      	nop
 8000bce:	3728      	adds	r7, #40	@ 0x28
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	58024400 	.word	0x58024400
 8000bd8:	58020400 	.word	0x58020400
 8000bdc:	58020c00 	.word	0x58020c00
 8000be0:	58020800 	.word	0x58020800
 8000be4:	58020000 	.word	0x58020000
 8000be8:	58021800 	.word	0x58021800

08000bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf0:	b672      	cpsid	i
}
 8000bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <Error_Handler+0x8>

08000bf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000c28 <HAL_MspInit+0x30>)
 8000c00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c04:	4a08      	ldr	r2, [pc, #32]	@ (8000c28 <HAL_MspInit+0x30>)
 8000c06:	f043 0302 	orr.w	r3, r3, #2
 8000c0a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c0e:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <HAL_MspInit+0x30>)
 8000c10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c14:	f003 0302 	and.w	r3, r3, #2
 8000c18:	607b      	str	r3, [r7, #4]
 8000c1a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	58024400 	.word	0x58024400

08000c2c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b0ba      	sub	sp, #232	@ 0xe8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c44:	f107 0310 	add.w	r3, r7, #16
 8000c48:	22c0      	movs	r2, #192	@ 0xc0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f004 fd97 	bl	8005780 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a2b      	ldr	r2, [pc, #172]	@ (8000d04 <HAL_FDCAN_MspInit+0xd8>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d14e      	bne.n	8000cfa <HAL_FDCAN_MspInit+0xce>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c5c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000c68:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000c6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c70:	f107 0310 	add.w	r3, r7, #16
 8000c74:	4618      	mov	r0, r3
 8000c76:	f003 f9f5 	bl	8004064 <HAL_RCCEx_PeriphCLKConfig>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000c80:	f7ff ffb4 	bl	8000bec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000c84:	4b20      	ldr	r3, [pc, #128]	@ (8000d08 <HAL_FDCAN_MspInit+0xdc>)
 8000c86:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8000d08 <HAL_FDCAN_MspInit+0xdc>)
 8000c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c90:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000c94:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <HAL_FDCAN_MspInit+0xdc>)
 8000c96:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <HAL_FDCAN_MspInit+0xdc>)
 8000ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca8:	4a17      	ldr	r2, [pc, #92]	@ (8000d08 <HAL_FDCAN_MspInit+0xdc>)
 8000caa:	f043 0308 	orr.w	r3, r3, #8
 8000cae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cb2:	4b15      	ldr	r3, [pc, #84]	@ (8000d08 <HAL_FDCAN_MspInit+0xdc>)
 8000cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb8:	f003 0308 	and.w	r3, r3, #8
 8000cbc:	60bb      	str	r3, [r7, #8]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000cd8:	2309      	movs	r3, #9
 8000cda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cde:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4809      	ldr	r0, [pc, #36]	@ (8000d0c <HAL_FDCAN_MspInit+0xe0>)
 8000ce6:	f001 fb7b 	bl	80023e0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	2013      	movs	r0, #19
 8000cf0:	f000 faaf 	bl	8001252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000cf4:	2013      	movs	r0, #19
 8000cf6:	f000 fac6 	bl	8001286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000cfa:	bf00      	nop
 8000cfc:	37e8      	adds	r7, #232	@ 0xe8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	4000a000 	.word	0x4000a000
 8000d08:	58024400 	.word	0x58024400
 8000d0c:	58020c00 	.word	0x58020c00

08000d10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b0ba      	sub	sp, #232	@ 0xe8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	22c0      	movs	r2, #192	@ 0xc0
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f004 fd25 	bl	8005780 <memset>
  if(hi2c->Instance==I2C1)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a27      	ldr	r2, [pc, #156]	@ (8000dd8 <HAL_I2C_MspInit+0xc8>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d146      	bne.n	8000dce <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d40:	f04f 0208 	mov.w	r2, #8
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d52:	f107 0310 	add.w	r3, r7, #16
 8000d56:	4618      	mov	r0, r3
 8000d58:	f003 f984 	bl	8004064 <HAL_RCCEx_PeriphCLKConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000d62:	f7ff ff43 	bl	8000bec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d66:	4b1d      	ldr	r3, [pc, #116]	@ (8000ddc <HAL_I2C_MspInit+0xcc>)
 8000d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000ddc <HAL_I2C_MspInit+0xcc>)
 8000d6e:	f043 0302 	orr.w	r3, r3, #2
 8000d72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d76:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <HAL_I2C_MspInit+0xcc>)
 8000d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d84:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d8c:	2312      	movs	r3, #18
 8000d8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000da8:	4619      	mov	r1, r3
 8000daa:	480d      	ldr	r0, [pc, #52]	@ (8000de0 <HAL_I2C_MspInit+0xd0>)
 8000dac:	f001 fb18 	bl	80023e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000db0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ddc <HAL_I2C_MspInit+0xcc>)
 8000db2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000db6:	4a09      	ldr	r2, [pc, #36]	@ (8000ddc <HAL_I2C_MspInit+0xcc>)
 8000db8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dbc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000dc0:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <HAL_I2C_MspInit+0xcc>)
 8000dc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dca:	60bb      	str	r3, [r7, #8]
 8000dcc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000dce:	bf00      	nop
 8000dd0:	37e8      	adds	r7, #232	@ 0xe8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40005400 	.word	0x40005400
 8000ddc:	58024400 	.word	0x58024400
 8000de0:	58020400 	.word	0x58020400

08000de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <NMI_Handler+0x4>

08000dec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <HardFault_Handler+0x4>

08000df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <MemManage_Handler+0x4>

08000dfc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <BusFault_Handler+0x4>

08000e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <UsageFault_Handler+0x4>

08000e0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3a:	f000 f8df 	bl	8000ffc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
	...

08000e44 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000e48:	4802      	ldr	r0, [pc, #8]	@ (8000e54 <FDCAN1_IT0_IRQHandler+0x10>)
 8000e4a:	f000 fe41 	bl	8001ad0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	240000d0 	.word	0x240000d0

08000e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e60:	4a14      	ldr	r2, [pc, #80]	@ (8000eb4 <_sbrk+0x5c>)
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <_sbrk+0x60>)
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e6c:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e74:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <_sbrk+0x64>)
 8000e76:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <_sbrk+0x68>)
 8000e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <_sbrk+0x64>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4413      	add	r3, r2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d207      	bcs.n	8000e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e88:	f004 fc82 	bl	8005790 <__errno>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	220c      	movs	r2, #12
 8000e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e92:	f04f 33ff 	mov.w	r3, #4294967295
 8000e96:	e009      	b.n	8000eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9e:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <_sbrk+0x64>)
 8000ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	24080000 	.word	0x24080000
 8000eb8:	00002000 	.word	0x00002000
 8000ebc:	24000170 	.word	0x24000170
 8000ec0:	240002c0 	.word	0x240002c0

08000ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ec4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000efc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ec8:	f7ff fa5a 	bl	8000380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ecc:	480c      	ldr	r0, [pc, #48]	@ (8000f00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ece:	490d      	ldr	r1, [pc, #52]	@ (8000f04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed4:	e002      	b.n	8000edc <LoopCopyDataInit>

08000ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eda:	3304      	adds	r3, #4

08000edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee0:	d3f9      	bcc.n	8000ed6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee8:	e001      	b.n	8000eee <LoopFillZerobss>

08000eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eec:	3204      	adds	r2, #4

08000eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef0:	d3fb      	bcc.n	8000eea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ef2:	f004 fc53 	bl	800579c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ef6:	f7ff fbb1 	bl	800065c <main>
  bx  lr
 8000efa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000efc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f00:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f04:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8000f08:	08006160 	.word	0x08006160
  ldr r2, =_sbss
 8000f0c:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8000f10:	240002c0 	.word	0x240002c0

08000f14 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f14:	e7fe      	b.n	8000f14 <ADC3_IRQHandler>
	...

08000f18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f1e:	2003      	movs	r0, #3
 8000f20:	f000 f98c 	bl	800123c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f24:	f002 ff24 	bl	8003d70 <HAL_RCC_GetSysClockFreq>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <HAL_Init+0x68>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	0a1b      	lsrs	r3, r3, #8
 8000f30:	f003 030f 	and.w	r3, r3, #15
 8000f34:	4913      	ldr	r1, [pc, #76]	@ (8000f84 <HAL_Init+0x6c>)
 8000f36:	5ccb      	ldrb	r3, [r1, r3]
 8000f38:	f003 031f 	and.w	r3, r3, #31
 8000f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f40:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <HAL_Init+0x68>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	f003 030f 	and.w	r3, r3, #15
 8000f4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000f84 <HAL_Init+0x6c>)
 8000f4c:	5cd3      	ldrb	r3, [r2, r3]
 8000f4e:	f003 031f 	and.w	r3, r3, #31
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	fa22 f303 	lsr.w	r3, r2, r3
 8000f58:	4a0b      	ldr	r2, [pc, #44]	@ (8000f88 <HAL_Init+0x70>)
 8000f5a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f5c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f8c <HAL_Init+0x74>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f62:	2000      	movs	r0, #0
 8000f64:	f000 f814 	bl	8000f90 <HAL_InitTick>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e002      	b.n	8000f78 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f72:	f7ff fe41 	bl	8000bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f76:	2300      	movs	r3, #0
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	58024400 	.word	0x58024400
 8000f84:	080060fc 	.word	0x080060fc
 8000f88:	24000004 	.word	0x24000004
 8000f8c:	24000000 	.word	0x24000000

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f98:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <HAL_InitTick+0x60>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e021      	b.n	8000fe8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fa4:	4b13      	ldr	r3, [pc, #76]	@ (8000ff4 <HAL_InitTick+0x64>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <HAL_InitTick+0x60>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	4619      	mov	r1, r3
 8000fae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f971 	bl	80012a2 <HAL_SYSTICK_Config>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e00e      	b.n	8000fe8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2b0f      	cmp	r3, #15
 8000fce:	d80a      	bhi.n	8000fe6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd8:	f000 f93b 	bl	8001252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fdc:	4a06      	ldr	r2, [pc, #24]	@ (8000ff8 <HAL_InitTick+0x68>)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	e000      	b.n	8000fe8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	2400000c 	.word	0x2400000c
 8000ff4:	24000000 	.word	0x24000000
 8000ff8:	24000008 	.word	0x24000008

08000ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <HAL_IncTick+0x20>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <HAL_IncTick+0x24>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4413      	add	r3, r2
 800100c:	4a04      	ldr	r2, [pc, #16]	@ (8001020 <HAL_IncTick+0x24>)
 800100e:	6013      	str	r3, [r2, #0]
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	2400000c 	.word	0x2400000c
 8001020:	24000174 	.word	0x24000174

08001024 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  return uwTick;
 8001028:	4b03      	ldr	r3, [pc, #12]	@ (8001038 <HAL_GetTick+0x14>)
 800102a:	681b      	ldr	r3, [r3, #0]
}
 800102c:	4618      	mov	r0, r3
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	24000174 	.word	0x24000174

0800103c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001044:	f7ff ffee 	bl	8001024 <HAL_GetTick>
 8001048:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001054:	d005      	beq.n	8001062 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <HAL_Delay+0x44>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	461a      	mov	r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	4413      	add	r3, r2
 8001060:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001062:	bf00      	nop
 8001064:	f7ff ffde 	bl	8001024 <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	429a      	cmp	r2, r3
 8001072:	d8f7      	bhi.n	8001064 <HAL_Delay+0x28>
  {
  }
}
 8001074:	bf00      	nop
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2400000c 	.word	0x2400000c

08001084 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001088:	4b03      	ldr	r3, [pc, #12]	@ (8001098 <HAL_GetREVID+0x14>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	0c1b      	lsrs	r3, r3, #16
}
 800108e:	4618      	mov	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	5c001000 	.word	0x5c001000

0800109c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <__NVIC_SetPriorityGrouping+0x40>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010b2:	68ba      	ldr	r2, [r7, #8]
 80010b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010b8:	4013      	ands	r3, r2
 80010ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <__NVIC_SetPriorityGrouping+0x44>)
 80010c6:	4313      	orrs	r3, r2
 80010c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ca:	4a04      	ldr	r2, [pc, #16]	@ (80010dc <__NVIC_SetPriorityGrouping+0x40>)
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	60d3      	str	r3, [r2, #12]
}
 80010d0:	bf00      	nop
 80010d2:	3714      	adds	r7, #20
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000ed00 	.word	0xe000ed00
 80010e0:	05fa0000 	.word	0x05fa0000

080010e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <__NVIC_GetPriorityGrouping+0x18>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	0a1b      	lsrs	r3, r3, #8
 80010ee:	f003 0307 	and.w	r3, r3, #7
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800110a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110e:	2b00      	cmp	r3, #0
 8001110:	db0b      	blt.n	800112a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	f003 021f 	and.w	r2, r3, #31
 8001118:	4907      	ldr	r1, [pc, #28]	@ (8001138 <__NVIC_EnableIRQ+0x38>)
 800111a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800111e:	095b      	lsrs	r3, r3, #5
 8001120:	2001      	movs	r0, #1
 8001122:	fa00 f202 	lsl.w	r2, r0, r2
 8001126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	e000e100 	.word	0xe000e100

0800113c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001148:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800114c:	2b00      	cmp	r3, #0
 800114e:	db0a      	blt.n	8001166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	b2da      	uxtb	r2, r3
 8001154:	490c      	ldr	r1, [pc, #48]	@ (8001188 <__NVIC_SetPriority+0x4c>)
 8001156:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800115a:	0112      	lsls	r2, r2, #4
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	440b      	add	r3, r1
 8001160:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001164:	e00a      	b.n	800117c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	b2da      	uxtb	r2, r3
 800116a:	4908      	ldr	r1, [pc, #32]	@ (800118c <__NVIC_SetPriority+0x50>)
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	f003 030f 	and.w	r3, r3, #15
 8001172:	3b04      	subs	r3, #4
 8001174:	0112      	lsls	r2, r2, #4
 8001176:	b2d2      	uxtb	r2, r2
 8001178:	440b      	add	r3, r1
 800117a:	761a      	strb	r2, [r3, #24]
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000e100 	.word	0xe000e100
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001190:	b480      	push	{r7}
 8001192:	b089      	sub	sp, #36	@ 0x24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f1c3 0307 	rsb	r3, r3, #7
 80011aa:	2b04      	cmp	r3, #4
 80011ac:	bf28      	it	cs
 80011ae:	2304      	movcs	r3, #4
 80011b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3304      	adds	r3, #4
 80011b6:	2b06      	cmp	r3, #6
 80011b8:	d902      	bls.n	80011c0 <NVIC_EncodePriority+0x30>
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3b03      	subs	r3, #3
 80011be:	e000      	b.n	80011c2 <NVIC_EncodePriority+0x32>
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c4:	f04f 32ff 	mov.w	r2, #4294967295
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43da      	mvns	r2, r3
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	401a      	ands	r2, r3
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d8:	f04f 31ff 	mov.w	r1, #4294967295
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	fa01 f303 	lsl.w	r3, r1, r3
 80011e2:	43d9      	mvns	r1, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e8:	4313      	orrs	r3, r2
         );
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3724      	adds	r7, #36	@ 0x24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
	...

080011f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3b01      	subs	r3, #1
 8001204:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001208:	d301      	bcc.n	800120e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800120a:	2301      	movs	r3, #1
 800120c:	e00f      	b.n	800122e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800120e:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <SysTick_Config+0x40>)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3b01      	subs	r3, #1
 8001214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001216:	210f      	movs	r1, #15
 8001218:	f04f 30ff 	mov.w	r0, #4294967295
 800121c:	f7ff ff8e 	bl	800113c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001220:	4b05      	ldr	r3, [pc, #20]	@ (8001238 <SysTick_Config+0x40>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001226:	4b04      	ldr	r3, [pc, #16]	@ (8001238 <SysTick_Config+0x40>)
 8001228:	2207      	movs	r2, #7
 800122a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	e000e010 	.word	0xe000e010

0800123c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff ff29 	bl	800109c <__NVIC_SetPriorityGrouping>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b086      	sub	sp, #24
 8001256:	af00      	add	r7, sp, #0
 8001258:	4603      	mov	r3, r0
 800125a:	60b9      	str	r1, [r7, #8]
 800125c:	607a      	str	r2, [r7, #4]
 800125e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001260:	f7ff ff40 	bl	80010e4 <__NVIC_GetPriorityGrouping>
 8001264:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	68b9      	ldr	r1, [r7, #8]
 800126a:	6978      	ldr	r0, [r7, #20]
 800126c:	f7ff ff90 	bl	8001190 <NVIC_EncodePriority>
 8001270:	4602      	mov	r2, r0
 8001272:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001276:	4611      	mov	r1, r2
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff5f 	bl	800113c <__NVIC_SetPriority>
}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001290:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff33 	bl	8001100 <__NVIC_EnableIRQ>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ffa4 	bl	80011f8 <SysTick_Config>
 80012b0:	4603      	mov	r3, r0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b098      	sub	sp, #96	@ 0x60
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80012c4:	4a84      	ldr	r2, [pc, #528]	@ (80014d8 <HAL_FDCAN_Init+0x21c>)
 80012c6:	f107 030c 	add.w	r3, r7, #12
 80012ca:	4611      	mov	r1, r2
 80012cc:	224c      	movs	r2, #76	@ 0x4c
 80012ce:	4618      	mov	r0, r3
 80012d0:	f004 fa8a 	bl	80057e8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e1c6      	b.n	800166c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a7e      	ldr	r2, [pc, #504]	@ (80014dc <HAL_FDCAN_Init+0x220>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d106      	bne.n	80012f6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80012f0:	461a      	mov	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d106      	bne.n	8001310 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff fc8e 	bl	8000c2c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	699a      	ldr	r2, [r3, #24]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f022 0210 	bic.w	r2, r2, #16
 800131e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001320:	f7ff fe80 	bl	8001024 <HAL_GetTick>
 8001324:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001326:	e014      	b.n	8001352 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001328:	f7ff fe7c 	bl	8001024 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b0a      	cmp	r3, #10
 8001334:	d90d      	bls.n	8001352 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800133c:	f043 0201 	orr.w	r2, r3, #1
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2203      	movs	r2, #3
 800134a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e18c      	b.n	800166c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f003 0308 	and.w	r3, r3, #8
 800135c:	2b08      	cmp	r3, #8
 800135e:	d0e3      	beq.n	8001328 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	699a      	ldr	r2, [r3, #24]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f042 0201 	orr.w	r2, r2, #1
 800136e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001370:	f7ff fe58 	bl	8001024 <HAL_GetTick>
 8001374:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001376:	e014      	b.n	80013a2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001378:	f7ff fe54 	bl	8001024 <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b0a      	cmp	r3, #10
 8001384:	d90d      	bls.n	80013a2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800138c:	f043 0201 	orr.w	r2, r3, #1
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2203      	movs	r2, #3
 800139a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e164      	b.n	800166c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f003 0301 	and.w	r3, r3, #1
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d0e3      	beq.n	8001378 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	699a      	ldr	r2, [r3, #24]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f042 0202 	orr.w	r2, r2, #2
 80013be:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	7c1b      	ldrb	r3, [r3, #16]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d108      	bne.n	80013da <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	699a      	ldr	r2, [r3, #24]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80013d6:	619a      	str	r2, [r3, #24]
 80013d8:	e007      	b.n	80013ea <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	699a      	ldr	r2, [r3, #24]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80013e8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	7c5b      	ldrb	r3, [r3, #17]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d108      	bne.n	8001404 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	699a      	ldr	r2, [r3, #24]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001400:	619a      	str	r2, [r3, #24]
 8001402:	e007      	b.n	8001414 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	699a      	ldr	r2, [r3, #24]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001412:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	7c9b      	ldrb	r3, [r3, #18]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d108      	bne.n	800142e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	699a      	ldr	r2, [r3, #24]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800142a:	619a      	str	r2, [r3, #24]
 800142c:	e007      	b.n	800143e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	699a      	ldr	r2, [r3, #24]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800143c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689a      	ldr	r2, [r3, #8]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	430a      	orrs	r2, r1
 8001452:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	699a      	ldr	r2, [r3, #24]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001462:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	691a      	ldr	r2, [r3, #16]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f022 0210 	bic.w	r2, r2, #16
 8001472:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d108      	bne.n	800148e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	699a      	ldr	r2, [r3, #24]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f042 0204 	orr.w	r2, r2, #4
 800148a:	619a      	str	r2, [r3, #24]
 800148c:	e030      	b.n	80014f0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d02c      	beq.n	80014f0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	2b02      	cmp	r3, #2
 800149c:	d020      	beq.n	80014e0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	699a      	ldr	r2, [r3, #24]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80014ac:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f042 0210 	orr.w	r2, r2, #16
 80014bc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d114      	bne.n	80014f0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	699a      	ldr	r2, [r3, #24]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f042 0220 	orr.w	r2, r2, #32
 80014d4:	619a      	str	r2, [r3, #24]
 80014d6:	e00b      	b.n	80014f0 <HAL_FDCAN_Init+0x234>
 80014d8:	080060b0 	.word	0x080060b0
 80014dc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	699a      	ldr	r2, [r3, #24]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0220 	orr.w	r2, r2, #32
 80014ee:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	3b01      	subs	r3, #1
 80014f6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	69db      	ldr	r3, [r3, #28]
 80014fc:	3b01      	subs	r3, #1
 80014fe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001500:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6a1b      	ldr	r3, [r3, #32]
 8001506:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001508:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	3b01      	subs	r3, #1
 8001512:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001518:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800151a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001524:	d115      	bne.n	8001552 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800152a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001530:	3b01      	subs	r3, #1
 8001532:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001534:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153a:	3b01      	subs	r3, #1
 800153c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800153e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001546:	3b01      	subs	r3, #1
 8001548:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800154e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001550:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001556:	2b00      	cmp	r3, #0
 8001558:	d00a      	beq.n	8001570 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	430a      	orrs	r2, r1
 800156c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001578:	4413      	add	r3, r2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d011      	beq.n	80015a2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001586:	f023 0107 	bic.w	r1, r3, #7
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	3360      	adds	r3, #96	@ 0x60
 8001592:	443b      	add	r3, r7
 8001594:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	430a      	orrs	r2, r1
 800159e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d011      	beq.n	80015ce <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80015b2:	f023 0107 	bic.w	r1, r3, #7
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	3360      	adds	r3, #96	@ 0x60
 80015be:	443b      	add	r3, r7
 80015c0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	430a      	orrs	r2, r1
 80015ca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d012      	beq.n	80015fc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80015de:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	3360      	adds	r3, #96	@ 0x60
 80015ea:	443b      	add	r3, r7
 80015ec:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80015f0:	011a      	lsls	r2, r3, #4
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	430a      	orrs	r2, r1
 80015f8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001600:	2b00      	cmp	r3, #0
 8001602:	d012      	beq.n	800162a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800160c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	3360      	adds	r3, #96	@ 0x60
 8001618:	443b      	add	r3, r7
 800161a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800161e:	021a      	lsls	r2, r3, #8
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	430a      	orrs	r2, r1
 8001626:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a11      	ldr	r2, [pc, #68]	@ (8001674 <HAL_FDCAN_Init+0x3b8>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d107      	bne.n	8001644 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	689a      	ldr	r2, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f022 0203 	bic.w	r2, r2, #3
 8001642:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2200      	movs	r2, #0
 8001650:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f000 fd39 	bl	80020d4 <FDCAN_CalcultateRamBlockAddresses>
 8001662:	4603      	mov	r3, r0
 8001664:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001668:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800166c:	4618      	mov	r0, r3
 800166e:	3760      	adds	r7, #96	@ 0x60
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	4000a000 	.word	0x4000a000

08001678 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001678:	b480      	push	{r7}
 800167a:	b087      	sub	sp, #28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001688:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d002      	beq.n	8001696 <HAL_FDCAN_ConfigFilter+0x1e>
 8001690:	7bfb      	ldrb	r3, [r7, #15]
 8001692:	2b02      	cmp	r3, #2
 8001694:	d157      	bne.n	8001746 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d12b      	bne.n	80016f6 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	2b07      	cmp	r3, #7
 80016a4:	d10d      	bne.n	80016c2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80016b2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80016b8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80016ba:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	e00e      	b.n	80016e0 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80016ce:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80016d6:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80016dc:	4313      	orrs	r3, r2
 80016de:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	697a      	ldr	r2, [r7, #20]
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	e025      	b.n	8001742 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	075a      	lsls	r2, r3, #29
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	691b      	ldr	r3, [r3, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	2b07      	cmp	r3, #7
 800170a:	d103      	bne.n	8001714 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	e006      	b.n	8001722 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	079a      	lsls	r2, r3, #30
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	4313      	orrs	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4413      	add	r3, r2
 800172e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	3304      	adds	r3, #4
 800173a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001742:	2300      	movs	r3, #0
 8001744:	e008      	b.n	8001758 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800174c:	f043 0202 	orr.w	r2, r3, #2
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
  }
}
 8001758:	4618      	mov	r0, r3
 800175a:	371c      	adds	r7, #28
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b01      	cmp	r3, #1
 8001776:	d111      	bne.n	800179c <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2202      	movs	r2, #2
 800177c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	699a      	ldr	r2, [r3, #24]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0201 	bic.w	r2, r2, #1
 800178e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	e008      	b.n	80017ae <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80017a2:	f043 0204 	orr.w	r2, r3, #4
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
  }
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
	...

080017bc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80017bc:	b480      	push	{r7}
 80017be:	b08b      	sub	sp, #44	@ 0x2c
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
 80017c8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80017d4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80017d6:	7efb      	ldrb	r3, [r7, #27]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	f040 8149 	bne.w	8001a70 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	2b40      	cmp	r3, #64	@ 0x40
 80017e2:	d14c      	bne.n	800187e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80017ec:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d109      	bne.n	8001808 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80017fa:	f043 0220 	orr.w	r2, r3, #32
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e13c      	b.n	8001a82 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001810:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001814:	2b00      	cmp	r3, #0
 8001816:	d109      	bne.n	800182c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800181e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	e12a      	b.n	8001a82 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001834:	0e1b      	lsrs	r3, r3, #24
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	2b01      	cmp	r3, #1
 800183c:	d10a      	bne.n	8001854 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001846:	0fdb      	lsrs	r3, r3, #31
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	2b01      	cmp	r3, #1
 800184e:	d101      	bne.n	8001854 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001850:	2301      	movs	r3, #1
 8001852:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001862:	69fa      	ldr	r2, [r7, #28]
 8001864:	4413      	add	r3, r2
 8001866:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001870:	69f9      	ldr	r1, [r7, #28]
 8001872:	fb01 f303 	mul.w	r3, r1, r3
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
 800187c:	e068      	b.n	8001950 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	2b41      	cmp	r3, #65	@ 0x41
 8001882:	d14c      	bne.n	800191e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800188c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d109      	bne.n	80018a8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800189a:	f043 0220 	orr.w	r2, r3, #32
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e0ec      	b.n	8001a82 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80018b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d109      	bne.n	80018cc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80018be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e0da      	b.n	8001a82 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80018d4:	0e1b      	lsrs	r3, r3, #24
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b01      	cmp	r3, #1
 80018dc:	d10a      	bne.n	80018f4 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80018e6:	0fdb      	lsrs	r3, r3, #31
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d101      	bne.n	80018f4 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80018f0:	2301      	movs	r3, #1
 80018f2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80018fc:	0a1b      	lsrs	r3, r3, #8
 80018fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001902:	69fa      	ldr	r2, [r7, #28]
 8001904:	4413      	add	r3, r2
 8001906:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001910:	69f9      	ldr	r1, [r7, #28]
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	4413      	add	r3, r2
 800191a:	627b      	str	r3, [r7, #36]	@ 0x24
 800191c:	e018      	b.n	8001950 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	429a      	cmp	r2, r3
 8001926:	d309      	bcc.n	800193c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800192e:	f043 0220 	orr.w	r2, r3, #32
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e0a2      	b.n	8001a82 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001944:	68b9      	ldr	r1, [r7, #8]
 8001946:	fb01 f303 	mul.w	r3, r1, r3
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	4413      	add	r3, r2
 800194e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d107      	bne.n	8001974 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	0c9b      	lsrs	r3, r3, #18
 800196a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	e005      	b.n	8001980 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800198c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199a:	3304      	adds	r3, #4
 800199c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800199e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80019a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	0c1b      	lsrs	r3, r3, #16
 80019ae:	f003 020f 	and.w	r2, r3, #15
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80019b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80019c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	0e1b      	lsrs	r3, r3, #24
 80019d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80019dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	0fda      	lsrs	r2, r3, #31
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80019e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e8:	3304      	adds	r3, #4
 80019ea:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80019ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ee:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
 80019f4:	e00a      	b.n	8001a0c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	6a3b      	ldr	r3, [r7, #32]
 80019fa:	441a      	add	r2, r3
 80019fc:	6839      	ldr	r1, [r7, #0]
 80019fe:	6a3b      	ldr	r3, [r7, #32]
 8001a00:	440b      	add	r3, r1
 8001a02:	7812      	ldrb	r2, [r2, #0]
 8001a04:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001a06:	6a3b      	ldr	r3, [r7, #32]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	623b      	str	r3, [r7, #32]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	4a1f      	ldr	r2, [pc, #124]	@ (8001a90 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8001a12:	5cd3      	ldrb	r3, [r2, r3]
 8001a14:	461a      	mov	r2, r3
 8001a16:	6a3b      	ldr	r3, [r7, #32]
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d3ec      	bcc.n	80019f6 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	2b40      	cmp	r3, #64	@ 0x40
 8001a20:	d105      	bne.n	8001a2e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	69fa      	ldr	r2, [r7, #28]
 8001a28:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8001a2c:	e01e      	b.n	8001a6c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	2b41      	cmp	r3, #65	@ 0x41
 8001a32:	d105      	bne.n	8001a40 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	69fa      	ldr	r2, [r7, #28]
 8001a3a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8001a3e:	e015      	b.n	8001a6c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	2b1f      	cmp	r3, #31
 8001a44:	d808      	bhi.n	8001a58 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a52:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8001a56:	e009      	b.n	8001a6c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	f003 021f 	and.w	r2, r3, #31
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2101      	movs	r1, #1
 8001a64:	fa01 f202 	lsl.w	r2, r1, r2
 8001a68:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	e008      	b.n	8001a82 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a76:	f043 0208 	orr.w	r2, r3, #8
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
  }
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	372c      	adds	r7, #44	@ 0x2c
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	0800610c 	.word	0x0800610c

08001a94 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	2b40      	cmp	r3, #64	@ 0x40
 8001aa2:	d107      	bne.n	8001ab4 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	e006      	b.n	8001ac2 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001abc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ac0:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b096      	sub	sp, #88	@ 0x58
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8001ad8:	4b95      	ldr	r3, [pc, #596]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	079b      	lsls	r3, r3, #30
 8001ade:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8001ae0:	4b93      	ldr	r3, [pc, #588]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001ae2:	695b      	ldr	r3, [r3, #20]
 8001ae4:	079b      	lsls	r3, r3, #30
 8001ae6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001ae8:	4013      	ands	r3, r2
 8001aea:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001af2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8001af6:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001afe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001b00:	4013      	ands	r3, r2
 8001b02:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b18:	4013      	ands	r3, r2
 8001b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001b30:	4013      	ands	r3, r2
 8001b32:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b3a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8001b3e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001b48:	4013      	ands	r3, r2
 8001b4a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b52:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8001b56:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001b60:	4013      	ands	r3, r2
 8001b62:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b72:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00f      	beq.n	8001b9e <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d00a      	beq.n	8001b9e <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b90:	651a      	str	r2, [r3, #80]	@ 0x50
 8001b92:	4b67      	ldr	r3, [pc, #412]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f000 fa4f 	bl	800203c <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d01c      	beq.n	8001be2 <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001baa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d017      	beq.n	8001be2 <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001bba:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001bc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bd2:	651a      	str	r2, [r3, #80]	@ 0x50
 8001bd4:	4b56      	ldr	r3, [pc, #344]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001bda:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 fa04 	bl	8001fea <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8001be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00d      	beq.n	8001c04 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001bee:	4b51      	ldr	r3, [pc, #324]	@ (8001d34 <HAL_FDCAN_IRQHandler+0x264>)
 8001bf0:	400b      	ands	r3, r1
 8001bf2:	6513      	str	r3, [r2, #80]	@ 0x50
 8001bf4:	4a4e      	ldr	r2, [pc, #312]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001bf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bf8:	0f9b      	lsrs	r3, r3, #30
 8001bfa:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8001bfc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f9b2 	bl	8001f68 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001c04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00d      	beq.n	8001c26 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001c10:	4b48      	ldr	r3, [pc, #288]	@ (8001d34 <HAL_FDCAN_IRQHandler+0x264>)
 8001c12:	400b      	ands	r3, r1
 8001c14:	6513      	str	r3, [r2, #80]	@ 0x50
 8001c16:	4a46      	ldr	r2, [pc, #280]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001c18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c1a:	0f9b      	lsrs	r3, r3, #30
 8001c1c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001c1e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f000 f9ac 	bl	8001f7e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001c26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00d      	beq.n	8001c48 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001c32:	4b40      	ldr	r3, [pc, #256]	@ (8001d34 <HAL_FDCAN_IRQHandler+0x264>)
 8001c34:	400b      	ands	r3, r1
 8001c36:	6513      	str	r3, [r2, #80]	@ 0x50
 8001c38:	4a3d      	ldr	r2, [pc, #244]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001c3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c3c:	0f9b      	lsrs	r3, r3, #30
 8001c3e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001c40:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 f9a6 	bl	8001f94 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001c48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00d      	beq.n	8001c6a <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001c54:	4b37      	ldr	r3, [pc, #220]	@ (8001d34 <HAL_FDCAN_IRQHandler+0x264>)
 8001c56:	400b      	ands	r3, r1
 8001c58:	6513      	str	r3, [r2, #80]	@ 0x50
 8001c5a:	4a35      	ldr	r2, [pc, #212]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001c5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c5e:	0f9b      	lsrs	r3, r3, #30
 8001c60:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001c62:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f000 f9a0 	bl	8001faa <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d00f      	beq.n	8001c94 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00a      	beq.n	8001c94 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001c86:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c88:	4b29      	ldr	r3, [pc, #164]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f996 	bl	8001fc0 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8001c94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d01c      	beq.n	8001cd8 <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d017      	beq.n	8001cd8 <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001cb0:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cc8:	651a      	str	r2, [r3, #80]	@ 0x50
 8001cca:	4b19      	ldr	r3, [pc, #100]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001cd0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f97e 	bl	8001fd4 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8001cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cda:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00f      	beq.n	8001d02 <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8001ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ce4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00a      	beq.n	8001d02 <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001cf4:	651a      	str	r2, [r3, #80]	@ 0x50
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f000 f97f 	bl	8002000 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d015      	beq.n	8001d38 <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d010      	beq.n	8001d38 <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001d1e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d20:	4b03      	ldr	r3, [pc, #12]	@ (8001d30 <HAL_FDCAN_IRQHandler+0x260>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 f974 	bl	8002014 <HAL_FDCAN_TimestampWraparoundCallback>
 8001d2c:	e004      	b.n	8001d38 <HAL_FDCAN_IRQHandler+0x268>
 8001d2e:	bf00      	nop
 8001d30:	4000a800 	.word	0x4000a800
 8001d34:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00f      	beq.n	8001d62 <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d00a      	beq.n	8001d62 <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001d54:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d56:	4b81      	ldr	r3, [pc, #516]	@ (8001f5c <HAL_FDCAN_IRQHandler+0x48c>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f000 f963 	bl	8002028 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d014      	beq.n	8001d96 <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d00f      	beq.n	8001d96 <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d7e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d80:	4b76      	ldr	r3, [pc, #472]	@ (8001f5c <HAL_FDCAN_IRQHandler+0x48c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d8c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d00d      	beq.n	8001db8 <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001da2:	4b6f      	ldr	r3, [pc, #444]	@ (8001f60 <HAL_FDCAN_IRQHandler+0x490>)
 8001da4:	400b      	ands	r3, r1
 8001da6:	6513      	str	r3, [r2, #80]	@ 0x50
 8001da8:	4a6c      	ldr	r2, [pc, #432]	@ (8001f5c <HAL_FDCAN_IRQHandler+0x48c>)
 8001daa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dac:	0f9b      	lsrs	r3, r3, #30
 8001dae:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001db0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f956 	bl	8002064 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001db8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d011      	beq.n	8001de2 <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001dc4:	4b66      	ldr	r3, [pc, #408]	@ (8001f60 <HAL_FDCAN_IRQHandler+0x490>)
 8001dc6:	400b      	ands	r3, r1
 8001dc8:	6513      	str	r3, [r2, #80]	@ 0x50
 8001dca:	4a64      	ldr	r2, [pc, #400]	@ (8001f5c <HAL_FDCAN_IRQHandler+0x48c>)
 8001dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dce:	0f9b      	lsrs	r3, r3, #30
 8001dd0:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001dd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a5f      	ldr	r2, [pc, #380]	@ (8001f64 <HAL_FDCAN_IRQHandler+0x494>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	f040 80aa 	bne.w	8001f42 <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f000 80a2 	beq.w	8001f42 <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	f003 030f 	and.w	r3, r3, #15
 8001e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e12:	4013      	ands	r3, r2
 8001e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001e20:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001e38:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e42:	4013      	ands	r3, r2
 8001e44:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8001e50:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e58:	6a3a      	ldr	r2, [r7, #32]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8001e68:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e7c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	6a1b      	ldr	r3, [r3, #32]
 8001e84:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8001e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d007      	beq.n	8001e9c <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e92:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8001e94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f000 f8ef 	bl	800207a <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8001e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d007      	beq.n	8001eb2 <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ea8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8001eaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f8ef 	bl	8002090 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d019      	beq.n	8001ef0 <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d014      	beq.n	8001ef0 <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ecc:	0c1b      	lsrs	r3, r3, #16
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001edc:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2240      	movs	r2, #64	@ 0x40
 8001ee4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	6939      	ldr	r1, [r7, #16]
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f8db 	bl	80020a6 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d007      	beq.n	8001f06 <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001efc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8001efe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 f8dc 	bl	80020be <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8001f06:	6a3b      	ldr	r3, [r7, #32]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00b      	beq.n	8001f24 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	6a3a      	ldr	r2, [r7, #32]
 8001f12:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001f1a:	6a3b      	ldr	r3, [r7, #32]
 8001f1c:	431a      	orrs	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00b      	beq.n	8001f42 <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	69fa      	ldr	r2, [r7, #28]
 8001f30:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d002      	beq.n	8001f52 <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f000 f87f 	bl	8002050 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001f52:	bf00      	nop
 8001f54:	3758      	adds	r7, #88	@ 0x58
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	4000a800 	.word	0x4000a800
 8001f60:	3fcfffff 	.word	0x3fcfffff
 8001f64:	4000a000 	.word	0x4000a000

08001f68 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
 8001fb2:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
 8001ff2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800206e:	bf00      	nop
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
 8002082:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b085      	sub	sp, #20
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80020ea:	4ba7      	ldr	r3, [pc, #668]	@ (8002388 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	0091      	lsls	r1, r2, #2
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	6812      	ldr	r2, [r2, #0]
 80020f6:	430b      	orrs	r3, r1
 80020f8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002104:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800210c:	041a      	lsls	r2, r3, #16
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	4413      	add	r3, r2
 8002120:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800212a:	4b97      	ldr	r3, [pc, #604]	@ (8002388 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800212c:	4013      	ands	r3, r2
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	0091      	lsls	r1, r2, #2
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6812      	ldr	r2, [r2, #0]
 8002136:	430b      	orrs	r3, r1
 8002138:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002144:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800214c:	041a      	lsls	r2, r3, #16
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	430a      	orrs	r2, r1
 8002154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	4413      	add	r3, r2
 8002162:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800216c:	4b86      	ldr	r3, [pc, #536]	@ (8002388 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800216e:	4013      	ands	r3, r2
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	0091      	lsls	r1, r2, #2
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6812      	ldr	r2, [r2, #0]
 8002178:	430b      	orrs	r3, r1
 800217a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002186:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218e:	041a      	lsls	r2, r3, #16
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80021a2:	fb02 f303 	mul.w	r3, r2, r3
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	4413      	add	r3, r2
 80021aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021b4:	4b74      	ldr	r3, [pc, #464]	@ (8002388 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	0091      	lsls	r1, r2, #2
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	6812      	ldr	r2, [r2, #0]
 80021c0:	430b      	orrs	r3, r1
 80021c2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80021ce:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021d6:	041a      	lsls	r2, r3, #16
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80021ea:	fb02 f303 	mul.w	r3, r2, r3
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	4413      	add	r3, r2
 80021f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80021fc:	4b62      	ldr	r3, [pc, #392]	@ (8002388 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80021fe:	4013      	ands	r3, r2
 8002200:	68ba      	ldr	r2, [r7, #8]
 8002202:	0091      	lsls	r1, r2, #2
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	6812      	ldr	r2, [r2, #0]
 8002208:	430b      	orrs	r3, r1
 800220a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002216:	fb02 f303 	mul.w	r3, r2, r3
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	4413      	add	r3, r2
 800221e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002228:	4b57      	ldr	r3, [pc, #348]	@ (8002388 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800222a:	4013      	ands	r3, r2
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	0091      	lsls	r1, r2, #2
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	6812      	ldr	r2, [r2, #0]
 8002234:	430b      	orrs	r3, r1
 8002236:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002242:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224a:	041a      	lsls	r2, r3, #16
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	4413      	add	r3, r2
 8002260:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800226a:	4b47      	ldr	r3, [pc, #284]	@ (8002388 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800226c:	4013      	ands	r3, r2
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	0091      	lsls	r1, r2, #2
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	430b      	orrs	r3, r1
 8002278:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002284:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228c:	041a      	lsls	r2, r3, #16
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80022a0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a8:	061a      	lsls	r2, r3, #24
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022b8:	4b34      	ldr	r3, [pc, #208]	@ (800238c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80022ba:	4413      	add	r3, r2
 80022bc:	009a      	lsls	r2, r3, #2
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	441a      	add	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	441a      	add	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80022ee:	fb01 f303 	mul.w	r3, r1, r3
 80022f2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80022f4:	441a      	add	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002306:	fb01 f303 	mul.w	r3, r1, r3
 800230a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800230c:	441a      	add	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002324:	441a      	add	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	441a      	add	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800234e:	fb01 f303 	mul.w	r3, r1, r3
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	441a      	add	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800236a:	fb01 f303 	mul.w	r3, r1, r3
 800236e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002370:	441a      	add	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800237e:	4a04      	ldr	r2, [pc, #16]	@ (8002390 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d915      	bls.n	80023b0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002384:	e006      	b.n	8002394 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002386:	bf00      	nop
 8002388:	ffff0003 	.word	0xffff0003
 800238c:	10002b00 	.word	0x10002b00
 8002390:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800239a:	f043 0220 	orr.w	r2, r3, #32
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2203      	movs	r2, #3
 80023a8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e010      	b.n	80023d2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	e005      	b.n	80023c4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	3304      	adds	r3, #4
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d3f3      	bcc.n	80023b8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3714      	adds	r7, #20
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop

080023e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	@ 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80023ee:	4b89      	ldr	r3, [pc, #548]	@ (8002614 <HAL_GPIO_Init+0x234>)
 80023f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80023f2:	e194      	b.n	800271e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	2101      	movs	r1, #1
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	4013      	ands	r3, r2
 8002402:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8186 	beq.w	8002718 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	2b01      	cmp	r3, #1
 8002416:	d005      	beq.n	8002424 <HAL_GPIO_Init+0x44>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0303 	and.w	r3, r3, #3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d130      	bne.n	8002486 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	2203      	movs	r2, #3
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4013      	ands	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	4313      	orrs	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800245a:	2201      	movs	r2, #1
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43db      	mvns	r3, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4013      	ands	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	091b      	lsrs	r3, r3, #4
 8002470:	f003 0201 	and.w	r2, r3, #1
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	4313      	orrs	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
 800248e:	2b03      	cmp	r3, #3
 8002490:	d017      	beq.n	80024c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f003 0303 	and.w	r3, r3, #3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d123      	bne.n	8002516 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	08da      	lsrs	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3208      	adds	r2, #8
 80024d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	220f      	movs	r2, #15
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43db      	mvns	r3, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4013      	ands	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	691a      	ldr	r2, [r3, #16]
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	08da      	lsrs	r2, r3, #3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3208      	adds	r2, #8
 8002510:	69b9      	ldr	r1, [r7, #24]
 8002512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	2203      	movs	r2, #3
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	43db      	mvns	r3, r3
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	4013      	ands	r3, r2
 800252c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0203 	and.w	r2, r3, #3
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002552:	2b00      	cmp	r3, #0
 8002554:	f000 80e0 	beq.w	8002718 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002558:	4b2f      	ldr	r3, [pc, #188]	@ (8002618 <HAL_GPIO_Init+0x238>)
 800255a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800255e:	4a2e      	ldr	r2, [pc, #184]	@ (8002618 <HAL_GPIO_Init+0x238>)
 8002560:	f043 0302 	orr.w	r3, r3, #2
 8002564:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002568:	4b2b      	ldr	r3, [pc, #172]	@ (8002618 <HAL_GPIO_Init+0x238>)
 800256a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002576:	4a29      	ldr	r2, [pc, #164]	@ (800261c <HAL_GPIO_Init+0x23c>)
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	089b      	lsrs	r3, r3, #2
 800257c:	3302      	adds	r3, #2
 800257e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	f003 0303 	and.w	r3, r3, #3
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	220f      	movs	r2, #15
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43db      	mvns	r3, r3
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	4013      	ands	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a20      	ldr	r2, [pc, #128]	@ (8002620 <HAL_GPIO_Init+0x240>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d052      	beq.n	8002648 <HAL_GPIO_Init+0x268>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a1f      	ldr	r2, [pc, #124]	@ (8002624 <HAL_GPIO_Init+0x244>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d031      	beq.n	800260e <HAL_GPIO_Init+0x22e>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a1e      	ldr	r2, [pc, #120]	@ (8002628 <HAL_GPIO_Init+0x248>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d02b      	beq.n	800260a <HAL_GPIO_Init+0x22a>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a1d      	ldr	r2, [pc, #116]	@ (800262c <HAL_GPIO_Init+0x24c>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d025      	beq.n	8002606 <HAL_GPIO_Init+0x226>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002630 <HAL_GPIO_Init+0x250>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d01f      	beq.n	8002602 <HAL_GPIO_Init+0x222>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002634 <HAL_GPIO_Init+0x254>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d019      	beq.n	80025fe <HAL_GPIO_Init+0x21e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002638 <HAL_GPIO_Init+0x258>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d013      	beq.n	80025fa <HAL_GPIO_Init+0x21a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a19      	ldr	r2, [pc, #100]	@ (800263c <HAL_GPIO_Init+0x25c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00d      	beq.n	80025f6 <HAL_GPIO_Init+0x216>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a18      	ldr	r2, [pc, #96]	@ (8002640 <HAL_GPIO_Init+0x260>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d007      	beq.n	80025f2 <HAL_GPIO_Init+0x212>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a17      	ldr	r2, [pc, #92]	@ (8002644 <HAL_GPIO_Init+0x264>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d101      	bne.n	80025ee <HAL_GPIO_Init+0x20e>
 80025ea:	2309      	movs	r3, #9
 80025ec:	e02d      	b.n	800264a <HAL_GPIO_Init+0x26a>
 80025ee:	230a      	movs	r3, #10
 80025f0:	e02b      	b.n	800264a <HAL_GPIO_Init+0x26a>
 80025f2:	2308      	movs	r3, #8
 80025f4:	e029      	b.n	800264a <HAL_GPIO_Init+0x26a>
 80025f6:	2307      	movs	r3, #7
 80025f8:	e027      	b.n	800264a <HAL_GPIO_Init+0x26a>
 80025fa:	2306      	movs	r3, #6
 80025fc:	e025      	b.n	800264a <HAL_GPIO_Init+0x26a>
 80025fe:	2305      	movs	r3, #5
 8002600:	e023      	b.n	800264a <HAL_GPIO_Init+0x26a>
 8002602:	2304      	movs	r3, #4
 8002604:	e021      	b.n	800264a <HAL_GPIO_Init+0x26a>
 8002606:	2303      	movs	r3, #3
 8002608:	e01f      	b.n	800264a <HAL_GPIO_Init+0x26a>
 800260a:	2302      	movs	r3, #2
 800260c:	e01d      	b.n	800264a <HAL_GPIO_Init+0x26a>
 800260e:	2301      	movs	r3, #1
 8002610:	e01b      	b.n	800264a <HAL_GPIO_Init+0x26a>
 8002612:	bf00      	nop
 8002614:	58000080 	.word	0x58000080
 8002618:	58024400 	.word	0x58024400
 800261c:	58000400 	.word	0x58000400
 8002620:	58020000 	.word	0x58020000
 8002624:	58020400 	.word	0x58020400
 8002628:	58020800 	.word	0x58020800
 800262c:	58020c00 	.word	0x58020c00
 8002630:	58021000 	.word	0x58021000
 8002634:	58021400 	.word	0x58021400
 8002638:	58021800 	.word	0x58021800
 800263c:	58021c00 	.word	0x58021c00
 8002640:	58022000 	.word	0x58022000
 8002644:	58022400 	.word	0x58022400
 8002648:	2300      	movs	r3, #0
 800264a:	69fa      	ldr	r2, [r7, #28]
 800264c:	f002 0203 	and.w	r2, r2, #3
 8002650:	0092      	lsls	r2, r2, #2
 8002652:	4093      	lsls	r3, r2
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800265a:	4938      	ldr	r1, [pc, #224]	@ (800273c <HAL_GPIO_Init+0x35c>)
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	089b      	lsrs	r3, r3, #2
 8002660:	3302      	adds	r3, #2
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	43db      	mvns	r3, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4013      	ands	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800268e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002696:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	43db      	mvns	r3, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80026bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	43db      	mvns	r3, r3
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4013      	ands	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	43db      	mvns	r3, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4013      	ands	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	4313      	orrs	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	3301      	adds	r3, #1
 800271c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	fa22 f303 	lsr.w	r3, r2, r3
 8002728:	2b00      	cmp	r3, #0
 800272a:	f47f ae63 	bne.w	80023f4 <HAL_GPIO_Init+0x14>
  }
}
 800272e:	bf00      	nop
 8002730:	bf00      	nop
 8002732:	3724      	adds	r7, #36	@ 0x24
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	58000400 	.word	0x58000400

08002740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	807b      	strh	r3, [r7, #2]
 800274c:	4613      	mov	r3, r2
 800274e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002750:	787b      	ldrb	r3, [r7, #1]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002756:	887a      	ldrh	r2, [r7, #2]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800275c:	e003      	b.n	8002766 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800275e:	887b      	ldrh	r3, [r7, #2]
 8002760:	041a      	lsls	r2, r3, #16
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	619a      	str	r2, [r3, #24]
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
	...

08002774 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800277c:	4a08      	ldr	r2, [pc, #32]	@ (80027a0 <HAL_HSEM_FastTake+0x2c>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3320      	adds	r3, #32
 8002782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002786:	4a07      	ldr	r2, [pc, #28]	@ (80027a4 <HAL_HSEM_FastTake+0x30>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d101      	bne.n	8002790 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	e000      	b.n	8002792 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
}
 8002792:	4618      	mov	r0, r3
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	58026400 	.word	0x58026400
 80027a4:	80000300 	.word	0x80000300

080027a8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80027b2:	4906      	ldr	r1, [pc, #24]	@ (80027cc <HAL_HSEM_Release+0x24>)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	58026400 	.word	0x58026400

080027d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e08b      	b.n	80028fa <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d106      	bne.n	80027fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f7fe fa8a 	bl	8000d10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2224      	movs	r2, #36	@ 0x24
 8002800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 0201 	bic.w	r2, r2, #1
 8002812:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002820:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002830:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d107      	bne.n	800284a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	e006      	b.n	8002858 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002856:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d108      	bne.n	8002872 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	e007      	b.n	8002882 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002880:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6859      	ldr	r1, [r3, #4]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	4b1d      	ldr	r3, [pc, #116]	@ (8002904 <HAL_I2C_Init+0x134>)
 800288e:	430b      	orrs	r3, r1
 8002890:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	691a      	ldr	r2, [r3, #16]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69d9      	ldr	r1, [r3, #28]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1a      	ldr	r2, [r3, #32]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	430a      	orrs	r2, r1
 80028ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0201 	orr.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	02008000 	.word	0x02008000

08002908 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af02      	add	r7, sp, #8
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	607a      	str	r2, [r7, #4]
 8002912:	461a      	mov	r2, r3
 8002914:	460b      	mov	r3, r1
 8002916:	817b      	strh	r3, [r7, #10]
 8002918:	4613      	mov	r3, r2
 800291a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b20      	cmp	r3, #32
 8002926:	f040 80fd 	bne.w	8002b24 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_I2C_Master_Transmit+0x30>
 8002934:	2302      	movs	r3, #2
 8002936:	e0f6      	b.n	8002b26 <HAL_I2C_Master_Transmit+0x21e>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002940:	f7fe fb70 	bl	8001024 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	2319      	movs	r3, #25
 800294c:	2201      	movs	r2, #1
 800294e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 f914 	bl	8002b80 <I2C_WaitOnFlagUntilTimeout>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e0e1      	b.n	8002b26 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2221      	movs	r2, #33	@ 0x21
 8002966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2210      	movs	r2, #16
 800296e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	893a      	ldrh	r2, [r7, #8]
 8002982:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800298e:	b29b      	uxth	r3, r3
 8002990:	2bff      	cmp	r3, #255	@ 0xff
 8002992:	d906      	bls.n	80029a2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	22ff      	movs	r2, #255	@ 0xff
 8002998:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800299a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	e007      	b.n	80029b2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80029ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029b0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d024      	beq.n	8002a04 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	781a      	ldrb	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ca:	1c5a      	adds	r2, r3, #1
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e2:	3b01      	subs	r3, #1
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	3301      	adds	r3, #1
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	8979      	ldrh	r1, [r7, #10]
 80029f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002b30 <HAL_I2C_Master_Transmit+0x228>)
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 fa83 	bl	8002f08 <I2C_TransferConfig>
 8002a02:	e066      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	8979      	ldrh	r1, [r7, #10]
 8002a0c:	4b48      	ldr	r3, [pc, #288]	@ (8002b30 <HAL_I2C_Master_Transmit+0x228>)
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f000 fa78 	bl	8002f08 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002a18:	e05b      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	6a39      	ldr	r1, [r7, #32]
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 f907 	bl	8002c32 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e07b      	b.n	8002b26 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a32:	781a      	ldrb	r2, [r3, #0]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a56:	3b01      	subs	r3, #1
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d034      	beq.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ca>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d130      	bne.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	6a3b      	ldr	r3, [r7, #32]
 8002a76:	2200      	movs	r2, #0
 8002a78:	2180      	movs	r1, #128	@ 0x80
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 f880 	bl	8002b80 <I2C_WaitOnFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e04d      	b.n	8002b26 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	2bff      	cmp	r3, #255	@ 0xff
 8002a92:	d90e      	bls.n	8002ab2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	22ff      	movs	r2, #255	@ 0xff
 8002a98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	8979      	ldrh	r1, [r7, #10]
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f000 fa2c 	bl	8002f08 <I2C_TransferConfig>
 8002ab0:	e00f      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	8979      	ldrh	r1, [r7, #10]
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f000 fa1b 	bl	8002f08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d19e      	bne.n	8002a1a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	6a39      	ldr	r1, [r7, #32]
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 f8ed 	bl	8002cc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e01a      	b.n	8002b26 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2220      	movs	r2, #32
 8002af6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6859      	ldr	r1, [r3, #4]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	4b0c      	ldr	r3, [pc, #48]	@ (8002b34 <HAL_I2C_Master_Transmit+0x22c>)
 8002b04:	400b      	ands	r3, r1
 8002b06:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	e000      	b.n	8002b26 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002b24:	2302      	movs	r3, #2
  }
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3718      	adds	r7, #24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	80002000 	.word	0x80002000
 8002b34:	fe00e800 	.word	0xfe00e800

08002b38 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d103      	bne.n	8002b56 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2200      	movs	r2, #0
 8002b54:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d007      	beq.n	8002b74 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	699a      	ldr	r2, [r3, #24]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0201 	orr.w	r2, r2, #1
 8002b72:	619a      	str	r2, [r3, #24]
  }
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	603b      	str	r3, [r7, #0]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b90:	e03b      	b.n	8002c0a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	6839      	ldr	r1, [r7, #0]
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 f8d6 	bl	8002d48 <I2C_IsErrorOccurred>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e041      	b.n	8002c2a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bac:	d02d      	beq.n	8002c0a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bae:	f7fe fa39 	bl	8001024 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d302      	bcc.n	8002bc4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d122      	bne.n	8002c0a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	699a      	ldr	r2, [r3, #24]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2301      	moveq	r3, #1
 8002bd6:	2300      	movne	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	79fb      	ldrb	r3, [r7, #7]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d113      	bne.n	8002c0a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be6:	f043 0220 	orr.w	r2, r3, #32
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00f      	b.n	8002c2a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	699a      	ldr	r2, [r3, #24]
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	4013      	ands	r3, r2
 8002c14:	68ba      	ldr	r2, [r7, #8]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	bf0c      	ite	eq
 8002c1a:	2301      	moveq	r3, #1
 8002c1c:	2300      	movne	r3, #0
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d0b4      	beq.n	8002b92 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b084      	sub	sp, #16
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c3e:	e033      	b.n	8002ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	68b9      	ldr	r1, [r7, #8]
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 f87f 	bl	8002d48 <I2C_IsErrorOccurred>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e031      	b.n	8002cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5a:	d025      	beq.n	8002ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c5c:	f7fe f9e2 	bl	8001024 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d302      	bcc.n	8002c72 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d11a      	bne.n	8002ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d013      	beq.n	8002ca8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c84:	f043 0220 	orr.w	r2, r3, #32
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e007      	b.n	8002cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d1c4      	bne.n	8002c40 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ccc:	e02f      	b.n	8002d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68b9      	ldr	r1, [r7, #8]
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 f838 	bl	8002d48 <I2C_IsErrorOccurred>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e02d      	b.n	8002d3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce2:	f7fe f99f 	bl	8001024 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d302      	bcc.n	8002cf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d11a      	bne.n	8002d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	f003 0320 	and.w	r3, r3, #32
 8002d02:	2b20      	cmp	r3, #32
 8002d04:	d013      	beq.n	8002d2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0a:	f043 0220 	orr.w	r2, r3, #32
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2220      	movs	r2, #32
 8002d16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e007      	b.n	8002d3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	f003 0320 	and.w	r3, r3, #32
 8002d38:	2b20      	cmp	r3, #32
 8002d3a:	d1c8      	bne.n	8002cce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
	...

08002d48 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b08a      	sub	sp, #40	@ 0x28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d54:	2300      	movs	r3, #0
 8002d56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	f003 0310 	and.w	r3, r3, #16
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d068      	beq.n	8002e46 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2210      	movs	r2, #16
 8002d7a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d7c:	e049      	b.n	8002e12 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d84:	d045      	beq.n	8002e12 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d86:	f7fe f94d 	bl	8001024 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d302      	bcc.n	8002d9c <I2C_IsErrorOccurred+0x54>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d13a      	bne.n	8002e12 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002da6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dbe:	d121      	bne.n	8002e04 <I2C_IsErrorOccurred+0xbc>
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dc6:	d01d      	beq.n	8002e04 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002dc8:	7cfb      	ldrb	r3, [r7, #19]
 8002dca:	2b20      	cmp	r3, #32
 8002dcc:	d01a      	beq.n	8002e04 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ddc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002dde:	f7fe f921 	bl	8001024 <HAL_GetTick>
 8002de2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002de4:	e00e      	b.n	8002e04 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002de6:	f7fe f91d 	bl	8001024 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b19      	cmp	r3, #25
 8002df2:	d907      	bls.n	8002e04 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002df4:	6a3b      	ldr	r3, [r7, #32]
 8002df6:	f043 0320 	orr.w	r3, r3, #32
 8002dfa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002e02:	e006      	b.n	8002e12 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	f003 0320 	and.w	r3, r3, #32
 8002e0e:	2b20      	cmp	r3, #32
 8002e10:	d1e9      	bne.n	8002de6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	f003 0320 	and.w	r3, r3, #32
 8002e1c:	2b20      	cmp	r3, #32
 8002e1e:	d003      	beq.n	8002e28 <I2C_IsErrorOccurred+0xe0>
 8002e20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d0aa      	beq.n	8002d7e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d103      	bne.n	8002e38 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2220      	movs	r2, #32
 8002e36:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00b      	beq.n	8002e70 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e7a:	6a3b      	ldr	r3, [r7, #32]
 8002e7c:	f043 0308 	orr.w	r3, r3, #8
 8002e80:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00b      	beq.n	8002eb4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	f043 0302 	orr.w	r3, r3, #2
 8002ea2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d01c      	beq.n	8002ef6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f7ff fe3b 	bl	8002b38 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6859      	ldr	r1, [r3, #4]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8002f04 <I2C_IsErrorOccurred+0x1bc>)
 8002ece:	400b      	ands	r3, r1
 8002ed0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	431a      	orrs	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002ef6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3728      	adds	r7, #40	@ 0x28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	fe00e800 	.word	0xfe00e800

08002f08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b087      	sub	sp, #28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	607b      	str	r3, [r7, #4]
 8002f12:	460b      	mov	r3, r1
 8002f14:	817b      	strh	r3, [r7, #10]
 8002f16:	4613      	mov	r3, r2
 8002f18:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f1a:	897b      	ldrh	r3, [r7, #10]
 8002f1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f20:	7a7b      	ldrb	r3, [r7, #9]
 8002f22:	041b      	lsls	r3, r3, #16
 8002f24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f28:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f36:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	6a3b      	ldr	r3, [r7, #32]
 8002f40:	0d5b      	lsrs	r3, r3, #21
 8002f42:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002f46:	4b08      	ldr	r3, [pc, #32]	@ (8002f68 <I2C_TransferConfig+0x60>)
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	ea02 0103 	and.w	r1, r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f5a:	bf00      	nop
 8002f5c:	371c      	adds	r7, #28
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	03ff63ff 	.word	0x03ff63ff

08002f6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b20      	cmp	r3, #32
 8002f80:	d138      	bne.n	8002ff4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e032      	b.n	8002ff6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2224      	movs	r2, #36	@ 0x24
 8002f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0201 	bic.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fbe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6819      	ldr	r1, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 0201 	orr.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e000      	b.n	8002ff6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ff4:	2302      	movs	r3, #2
  }
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003002:	b480      	push	{r7}
 8003004:	b085      	sub	sp, #20
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b20      	cmp	r3, #32
 8003016:	d139      	bne.n	800308c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800301e:	2b01      	cmp	r3, #1
 8003020:	d101      	bne.n	8003026 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003022:	2302      	movs	r3, #2
 8003024:	e033      	b.n	800308e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2224      	movs	r2, #36	@ 0x24
 8003032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 0201 	bic.w	r2, r2, #1
 8003044:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003054:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	4313      	orrs	r3, r2
 800305e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0201 	orr.w	r2, r2, #1
 8003076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003088:	2300      	movs	r3, #0
 800308a:	e000      	b.n	800308e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800308c:	2302      	movs	r3, #2
  }
}
 800308e:	4618      	mov	r0, r3
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
	...

0800309c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80030a4:	4b29      	ldr	r3, [pc, #164]	@ (800314c <HAL_PWREx_ConfigSupply+0xb0>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	2b06      	cmp	r3, #6
 80030ae:	d00a      	beq.n	80030c6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80030b0:	4b26      	ldr	r3, [pc, #152]	@ (800314c <HAL_PWREx_ConfigSupply+0xb0>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d001      	beq.n	80030c2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e040      	b.n	8003144 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	e03e      	b.n	8003144 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80030c6:	4b21      	ldr	r3, [pc, #132]	@ (800314c <HAL_PWREx_ConfigSupply+0xb0>)
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80030ce:	491f      	ldr	r1, [pc, #124]	@ (800314c <HAL_PWREx_ConfigSupply+0xb0>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80030d6:	f7fd ffa5 	bl	8001024 <HAL_GetTick>
 80030da:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030dc:	e009      	b.n	80030f2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80030de:	f7fd ffa1 	bl	8001024 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030ec:	d901      	bls.n	80030f2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e028      	b.n	8003144 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030f2:	4b16      	ldr	r3, [pc, #88]	@ (800314c <HAL_PWREx_ConfigSupply+0xb0>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030fe:	d1ee      	bne.n	80030de <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2b1e      	cmp	r3, #30
 8003104:	d008      	beq.n	8003118 <HAL_PWREx_ConfigSupply+0x7c>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2b2e      	cmp	r3, #46	@ 0x2e
 800310a:	d005      	beq.n	8003118 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b1d      	cmp	r3, #29
 8003110:	d002      	beq.n	8003118 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2b2d      	cmp	r3, #45	@ 0x2d
 8003116:	d114      	bne.n	8003142 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003118:	f7fd ff84 	bl	8001024 <HAL_GetTick>
 800311c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800311e:	e009      	b.n	8003134 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003120:	f7fd ff80 	bl	8001024 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800312e:	d901      	bls.n	8003134 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e007      	b.n	8003144 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003134:	4b05      	ldr	r3, [pc, #20]	@ (800314c <HAL_PWREx_ConfigSupply+0xb0>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800313c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003140:	d1ee      	bne.n	8003120 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	58024800 	.word	0x58024800

08003150 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b08c      	sub	sp, #48	@ 0x30
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	f000 bc48 	b.w	80039f4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b00      	cmp	r3, #0
 800316e:	f000 8088 	beq.w	8003282 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003172:	4b99      	ldr	r3, [pc, #612]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800317a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800317c:	4b96      	ldr	r3, [pc, #600]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 800317e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003180:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003184:	2b10      	cmp	r3, #16
 8003186:	d007      	beq.n	8003198 <HAL_RCC_OscConfig+0x48>
 8003188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800318a:	2b18      	cmp	r3, #24
 800318c:	d111      	bne.n	80031b2 <HAL_RCC_OscConfig+0x62>
 800318e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	2b02      	cmp	r3, #2
 8003196:	d10c      	bne.n	80031b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003198:	4b8f      	ldr	r3, [pc, #572]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d06d      	beq.n	8003280 <HAL_RCC_OscConfig+0x130>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d169      	bne.n	8003280 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	f000 bc21 	b.w	80039f4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031ba:	d106      	bne.n	80031ca <HAL_RCC_OscConfig+0x7a>
 80031bc:	4b86      	ldr	r3, [pc, #536]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a85      	ldr	r2, [pc, #532]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	e02e      	b.n	8003228 <HAL_RCC_OscConfig+0xd8>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10c      	bne.n	80031ec <HAL_RCC_OscConfig+0x9c>
 80031d2:	4b81      	ldr	r3, [pc, #516]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a80      	ldr	r2, [pc, #512]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031dc:	6013      	str	r3, [r2, #0]
 80031de:	4b7e      	ldr	r3, [pc, #504]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a7d      	ldr	r2, [pc, #500]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	e01d      	b.n	8003228 <HAL_RCC_OscConfig+0xd8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031f4:	d10c      	bne.n	8003210 <HAL_RCC_OscConfig+0xc0>
 80031f6:	4b78      	ldr	r3, [pc, #480]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a77      	ldr	r2, [pc, #476]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80031fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003200:	6013      	str	r3, [r2, #0]
 8003202:	4b75      	ldr	r3, [pc, #468]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a74      	ldr	r2, [pc, #464]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	e00b      	b.n	8003228 <HAL_RCC_OscConfig+0xd8>
 8003210:	4b71      	ldr	r3, [pc, #452]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a70      	ldr	r2, [pc, #448]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800321a:	6013      	str	r3, [r2, #0]
 800321c:	4b6e      	ldr	r3, [pc, #440]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a6d      	ldr	r2, [pc, #436]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d013      	beq.n	8003258 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003230:	f7fd fef8 	bl	8001024 <HAL_GetTick>
 8003234:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003238:	f7fd fef4 	bl	8001024 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b64      	cmp	r3, #100	@ 0x64
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e3d4      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800324a:	4b63      	ldr	r3, [pc, #396]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0xe8>
 8003256:	e014      	b.n	8003282 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003258:	f7fd fee4 	bl	8001024 <HAL_GetTick>
 800325c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003260:	f7fd fee0 	bl	8001024 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b64      	cmp	r3, #100	@ 0x64
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e3c0      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003272:	4b59      	ldr	r3, [pc, #356]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f0      	bne.n	8003260 <HAL_RCC_OscConfig+0x110>
 800327e:	e000      	b.n	8003282 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 80ca 	beq.w	8003424 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003290:	4b51      	ldr	r3, [pc, #324]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003298:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800329a:	4b4f      	ldr	r3, [pc, #316]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 800329c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80032a0:	6a3b      	ldr	r3, [r7, #32]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d007      	beq.n	80032b6 <HAL_RCC_OscConfig+0x166>
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	2b18      	cmp	r3, #24
 80032aa:	d156      	bne.n	800335a <HAL_RCC_OscConfig+0x20a>
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d151      	bne.n	800335a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032b6:	4b48      	ldr	r3, [pc, #288]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0304 	and.w	r3, r3, #4
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <HAL_RCC_OscConfig+0x17e>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e392      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80032ce:	4b42      	ldr	r3, [pc, #264]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f023 0219 	bic.w	r2, r3, #25
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	493f      	ldr	r1, [pc, #252]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e0:	f7fd fea0 	bl	8001024 <HAL_GetTick>
 80032e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032e6:	e008      	b.n	80032fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e8:	f7fd fe9c 	bl	8001024 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d901      	bls.n	80032fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e37c      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032fa:	4b37      	ldr	r3, [pc, #220]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0304 	and.w	r3, r3, #4
 8003302:	2b00      	cmp	r3, #0
 8003304:	d0f0      	beq.n	80032e8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003306:	f7fd febd 	bl	8001084 <HAL_GetREVID>
 800330a:	4603      	mov	r3, r0
 800330c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003310:	4293      	cmp	r3, r2
 8003312:	d817      	bhi.n	8003344 <HAL_RCC_OscConfig+0x1f4>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	2b40      	cmp	r3, #64	@ 0x40
 800331a:	d108      	bne.n	800332e <HAL_RCC_OscConfig+0x1de>
 800331c:	4b2e      	ldr	r3, [pc, #184]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003324:	4a2c      	ldr	r2, [pc, #176]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800332a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800332c:	e07a      	b.n	8003424 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800332e:	4b2a      	ldr	r3, [pc, #168]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	031b      	lsls	r3, r3, #12
 800333c:	4926      	ldr	r1, [pc, #152]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 800333e:	4313      	orrs	r3, r2
 8003340:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003342:	e06f      	b.n	8003424 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003344:	4b24      	ldr	r3, [pc, #144]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	061b      	lsls	r3, r3, #24
 8003352:	4921      	ldr	r1, [pc, #132]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003354:	4313      	orrs	r3, r2
 8003356:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003358:	e064      	b.n	8003424 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d047      	beq.n	80033f2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003362:	4b1d      	ldr	r3, [pc, #116]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 0219 	bic.w	r2, r3, #25
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	491a      	ldr	r1, [pc, #104]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003370:	4313      	orrs	r3, r2
 8003372:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fd fe56 	bl	8001024 <HAL_GetTick>
 8003378:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800337c:	f7fd fe52 	bl	8001024 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e332      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800338e:	4b12      	ldr	r3, [pc, #72]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	2b00      	cmp	r3, #0
 8003398:	d0f0      	beq.n	800337c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800339a:	f7fd fe73 	bl	8001084 <HAL_GetREVID>
 800339e:	4603      	mov	r3, r0
 80033a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d819      	bhi.n	80033dc <HAL_RCC_OscConfig+0x28c>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	2b40      	cmp	r3, #64	@ 0x40
 80033ae:	d108      	bne.n	80033c2 <HAL_RCC_OscConfig+0x272>
 80033b0:	4b09      	ldr	r3, [pc, #36]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80033b8:	4a07      	ldr	r2, [pc, #28]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80033ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033be:	6053      	str	r3, [r2, #4]
 80033c0:	e030      	b.n	8003424 <HAL_RCC_OscConfig+0x2d4>
 80033c2:	4b05      	ldr	r3, [pc, #20]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	031b      	lsls	r3, r3, #12
 80033d0:	4901      	ldr	r1, [pc, #4]	@ (80033d8 <HAL_RCC_OscConfig+0x288>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	604b      	str	r3, [r1, #4]
 80033d6:	e025      	b.n	8003424 <HAL_RCC_OscConfig+0x2d4>
 80033d8:	58024400 	.word	0x58024400
 80033dc:	4b9a      	ldr	r3, [pc, #616]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	061b      	lsls	r3, r3, #24
 80033ea:	4997      	ldr	r1, [pc, #604]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	604b      	str	r3, [r1, #4]
 80033f0:	e018      	b.n	8003424 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033f2:	4b95      	ldr	r3, [pc, #596]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a94      	ldr	r2, [pc, #592]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80033f8:	f023 0301 	bic.w	r3, r3, #1
 80033fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fe:	f7fd fe11 	bl	8001024 <HAL_GetTick>
 8003402:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003406:	f7fd fe0d 	bl	8001024 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e2ed      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003418:	4b8b      	ldr	r3, [pc, #556]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f0      	bne.n	8003406 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0310 	and.w	r3, r3, #16
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 80a9 	beq.w	8003584 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003432:	4b85      	ldr	r3, [pc, #532]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800343a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800343c:	4b82      	ldr	r3, [pc, #520]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	2b08      	cmp	r3, #8
 8003446:	d007      	beq.n	8003458 <HAL_RCC_OscConfig+0x308>
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	2b18      	cmp	r3, #24
 800344c:	d13a      	bne.n	80034c4 <HAL_RCC_OscConfig+0x374>
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f003 0303 	and.w	r3, r3, #3
 8003454:	2b01      	cmp	r3, #1
 8003456:	d135      	bne.n	80034c4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003458:	4b7b      	ldr	r3, [pc, #492]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <HAL_RCC_OscConfig+0x320>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	69db      	ldr	r3, [r3, #28]
 8003468:	2b80      	cmp	r3, #128	@ 0x80
 800346a:	d001      	beq.n	8003470 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e2c1      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003470:	f7fd fe08 	bl	8001084 <HAL_GetREVID>
 8003474:	4603      	mov	r3, r0
 8003476:	f241 0203 	movw	r2, #4099	@ 0x1003
 800347a:	4293      	cmp	r3, r2
 800347c:	d817      	bhi.n	80034ae <HAL_RCC_OscConfig+0x35e>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	2b20      	cmp	r3, #32
 8003484:	d108      	bne.n	8003498 <HAL_RCC_OscConfig+0x348>
 8003486:	4b70      	ldr	r3, [pc, #448]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800348e:	4a6e      	ldr	r2, [pc, #440]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003490:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003494:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003496:	e075      	b.n	8003584 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003498:	4b6b      	ldr	r3, [pc, #428]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	069b      	lsls	r3, r3, #26
 80034a6:	4968      	ldr	r1, [pc, #416]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034ac:	e06a      	b.n	8003584 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034ae:	4b66      	ldr	r3, [pc, #408]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	061b      	lsls	r3, r3, #24
 80034bc:	4962      	ldr	r1, [pc, #392]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034c2:	e05f      	b.n	8003584 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d042      	beq.n	8003552 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80034cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80034d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d8:	f7fd fda4 	bl	8001024 <HAL_GetTick>
 80034dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80034e0:	f7fd fda0 	bl	8001024 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e280      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034f2:	4b55      	ldr	r3, [pc, #340]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034fe:	f7fd fdc1 	bl	8001084 <HAL_GetREVID>
 8003502:	4603      	mov	r3, r0
 8003504:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003508:	4293      	cmp	r3, r2
 800350a:	d817      	bhi.n	800353c <HAL_RCC_OscConfig+0x3ec>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	2b20      	cmp	r3, #32
 8003512:	d108      	bne.n	8003526 <HAL_RCC_OscConfig+0x3d6>
 8003514:	4b4c      	ldr	r3, [pc, #304]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800351c:	4a4a      	ldr	r2, [pc, #296]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800351e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003522:	6053      	str	r3, [r2, #4]
 8003524:	e02e      	b.n	8003584 <HAL_RCC_OscConfig+0x434>
 8003526:	4b48      	ldr	r3, [pc, #288]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	069b      	lsls	r3, r3, #26
 8003534:	4944      	ldr	r1, [pc, #272]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003536:	4313      	orrs	r3, r2
 8003538:	604b      	str	r3, [r1, #4]
 800353a:	e023      	b.n	8003584 <HAL_RCC_OscConfig+0x434>
 800353c:	4b42      	ldr	r3, [pc, #264]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	061b      	lsls	r3, r3, #24
 800354a:	493f      	ldr	r1, [pc, #252]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800354c:	4313      	orrs	r3, r2
 800354e:	60cb      	str	r3, [r1, #12]
 8003550:	e018      	b.n	8003584 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003552:	4b3d      	ldr	r3, [pc, #244]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a3c      	ldr	r2, [pc, #240]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003558:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800355c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355e:	f7fd fd61 	bl	8001024 <HAL_GetTick>
 8003562:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003566:	f7fd fd5d 	bl	8001024 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e23d      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003578:	4b33      	ldr	r3, [pc, #204]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1f0      	bne.n	8003566 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0308 	and.w	r3, r3, #8
 800358c:	2b00      	cmp	r3, #0
 800358e:	d036      	beq.n	80035fe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d019      	beq.n	80035cc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003598:	4b2b      	ldr	r3, [pc, #172]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800359a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800359c:	4a2a      	ldr	r2, [pc, #168]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800359e:	f043 0301 	orr.w	r3, r3, #1
 80035a2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a4:	f7fd fd3e 	bl	8001024 <HAL_GetTick>
 80035a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ac:	f7fd fd3a 	bl	8001024 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e21a      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035be:	4b22      	ldr	r3, [pc, #136]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80035c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCC_OscConfig+0x45c>
 80035ca:	e018      	b.n	80035fe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80035ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80035d2:	f023 0301 	bic.w	r3, r3, #1
 80035d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d8:	f7fd fd24 	bl	8001024 <HAL_GetTick>
 80035dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e0:	f7fd fd20 	bl	8001024 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e200      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035f2:	4b15      	ldr	r3, [pc, #84]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 80035f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f0      	bne.n	80035e0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0320 	and.w	r3, r3, #32
 8003606:	2b00      	cmp	r3, #0
 8003608:	d039      	beq.n	800367e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d01c      	beq.n	800364c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003612:	4b0d      	ldr	r3, [pc, #52]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a0c      	ldr	r2, [pc, #48]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 8003618:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800361c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800361e:	f7fd fd01 	bl	8001024 <HAL_GetTick>
 8003622:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003624:	e008      	b.n	8003638 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003626:	f7fd fcfd 	bl	8001024 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d901      	bls.n	8003638 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e1dd      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003638:	4b03      	ldr	r3, [pc, #12]	@ (8003648 <HAL_RCC_OscConfig+0x4f8>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0f0      	beq.n	8003626 <HAL_RCC_OscConfig+0x4d6>
 8003644:	e01b      	b.n	800367e <HAL_RCC_OscConfig+0x52e>
 8003646:	bf00      	nop
 8003648:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800364c:	4b9b      	ldr	r3, [pc, #620]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a9a      	ldr	r2, [pc, #616]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003652:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003656:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003658:	f7fd fce4 	bl	8001024 <HAL_GetTick>
 800365c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003660:	f7fd fce0 	bl	8001024 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e1c0      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003672:	4b92      	ldr	r3, [pc, #584]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1f0      	bne.n	8003660 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b00      	cmp	r3, #0
 8003688:	f000 8081 	beq.w	800378e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800368c:	4b8c      	ldr	r3, [pc, #560]	@ (80038c0 <HAL_RCC_OscConfig+0x770>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a8b      	ldr	r2, [pc, #556]	@ (80038c0 <HAL_RCC_OscConfig+0x770>)
 8003692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003696:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003698:	f7fd fcc4 	bl	8001024 <HAL_GetTick>
 800369c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800369e:	e008      	b.n	80036b2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a0:	f7fd fcc0 	bl	8001024 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	2b64      	cmp	r3, #100	@ 0x64
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e1a0      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036b2:	4b83      	ldr	r3, [pc, #524]	@ (80038c0 <HAL_RCC_OscConfig+0x770>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d0f0      	beq.n	80036a0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d106      	bne.n	80036d4 <HAL_RCC_OscConfig+0x584>
 80036c6:	4b7d      	ldr	r3, [pc, #500]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80036c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ca:	4a7c      	ldr	r2, [pc, #496]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d2:	e02d      	b.n	8003730 <HAL_RCC_OscConfig+0x5e0>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10c      	bne.n	80036f6 <HAL_RCC_OscConfig+0x5a6>
 80036dc:	4b77      	ldr	r3, [pc, #476]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80036de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e0:	4a76      	ldr	r2, [pc, #472]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80036e2:	f023 0301 	bic.w	r3, r3, #1
 80036e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e8:	4b74      	ldr	r3, [pc, #464]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80036ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ec:	4a73      	ldr	r2, [pc, #460]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80036ee:	f023 0304 	bic.w	r3, r3, #4
 80036f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036f4:	e01c      	b.n	8003730 <HAL_RCC_OscConfig+0x5e0>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	2b05      	cmp	r3, #5
 80036fc:	d10c      	bne.n	8003718 <HAL_RCC_OscConfig+0x5c8>
 80036fe:	4b6f      	ldr	r3, [pc, #444]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003702:	4a6e      	ldr	r2, [pc, #440]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003704:	f043 0304 	orr.w	r3, r3, #4
 8003708:	6713      	str	r3, [r2, #112]	@ 0x70
 800370a:	4b6c      	ldr	r3, [pc, #432]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800370c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370e:	4a6b      	ldr	r2, [pc, #428]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003710:	f043 0301 	orr.w	r3, r3, #1
 8003714:	6713      	str	r3, [r2, #112]	@ 0x70
 8003716:	e00b      	b.n	8003730 <HAL_RCC_OscConfig+0x5e0>
 8003718:	4b68      	ldr	r3, [pc, #416]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800371a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800371c:	4a67      	ldr	r2, [pc, #412]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800371e:	f023 0301 	bic.w	r3, r3, #1
 8003722:	6713      	str	r3, [r2, #112]	@ 0x70
 8003724:	4b65      	ldr	r3, [pc, #404]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003728:	4a64      	ldr	r2, [pc, #400]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800372a:	f023 0304 	bic.w	r3, r3, #4
 800372e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d015      	beq.n	8003764 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003738:	f7fd fc74 	bl	8001024 <HAL_GetTick>
 800373c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800373e:	e00a      	b.n	8003756 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003740:	f7fd fc70 	bl	8001024 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800374e:	4293      	cmp	r3, r2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e14e      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003756:	4b59      	ldr	r3, [pc, #356]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d0ee      	beq.n	8003740 <HAL_RCC_OscConfig+0x5f0>
 8003762:	e014      	b.n	800378e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003764:	f7fd fc5e 	bl	8001024 <HAL_GetTick>
 8003768:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800376a:	e00a      	b.n	8003782 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376c:	f7fd fc5a 	bl	8001024 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800377a:	4293      	cmp	r3, r2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e138      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003782:	4b4e      	ldr	r3, [pc, #312]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1ee      	bne.n	800376c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 812d 	beq.w	80039f2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003798:	4b48      	ldr	r3, [pc, #288]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037a0:	2b18      	cmp	r3, #24
 80037a2:	f000 80bd 	beq.w	8003920 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	f040 809e 	bne.w	80038ec <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037b0:	4b42      	ldr	r3, [pc, #264]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a41      	ldr	r2, [pc, #260]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80037b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037bc:	f7fd fc32 	bl	8001024 <HAL_GetTick>
 80037c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c4:	f7fd fc2e 	bl	8001024 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e10e      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037d6:	4b39      	ldr	r3, [pc, #228]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037e2:	4b36      	ldr	r3, [pc, #216]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80037e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037e6:	4b37      	ldr	r3, [pc, #220]	@ (80038c4 <HAL_RCC_OscConfig+0x774>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80037f2:	0112      	lsls	r2, r2, #4
 80037f4:	430a      	orrs	r2, r1
 80037f6:	4931      	ldr	r1, [pc, #196]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	628b      	str	r3, [r1, #40]	@ 0x28
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003800:	3b01      	subs	r3, #1
 8003802:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800380a:	3b01      	subs	r3, #1
 800380c:	025b      	lsls	r3, r3, #9
 800380e:	b29b      	uxth	r3, r3
 8003810:	431a      	orrs	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003816:	3b01      	subs	r3, #1
 8003818:	041b      	lsls	r3, r3, #16
 800381a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003824:	3b01      	subs	r3, #1
 8003826:	061b      	lsls	r3, r3, #24
 8003828:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800382c:	4923      	ldr	r1, [pc, #140]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800382e:	4313      	orrs	r3, r2
 8003830:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003832:	4b22      	ldr	r3, [pc, #136]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003836:	4a21      	ldr	r2, [pc, #132]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003838:	f023 0301 	bic.w	r3, r3, #1
 800383c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800383e:	4b1f      	ldr	r3, [pc, #124]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003840:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003842:	4b21      	ldr	r3, [pc, #132]	@ (80038c8 <HAL_RCC_OscConfig+0x778>)
 8003844:	4013      	ands	r3, r2
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800384a:	00d2      	lsls	r2, r2, #3
 800384c:	491b      	ldr	r1, [pc, #108]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800384e:	4313      	orrs	r3, r2
 8003850:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003852:	4b1a      	ldr	r3, [pc, #104]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003856:	f023 020c 	bic.w	r2, r3, #12
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	4917      	ldr	r1, [pc, #92]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003860:	4313      	orrs	r3, r2
 8003862:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003864:	4b15      	ldr	r3, [pc, #84]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003868:	f023 0202 	bic.w	r2, r3, #2
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003870:	4912      	ldr	r1, [pc, #72]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003872:	4313      	orrs	r3, r2
 8003874:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003876:	4b11      	ldr	r3, [pc, #68]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387a:	4a10      	ldr	r2, [pc, #64]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800387c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003880:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003882:	4b0e      	ldr	r3, [pc, #56]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003886:	4a0d      	ldr	r2, [pc, #52]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800388c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800388e:	4b0b      	ldr	r3, [pc, #44]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003892:	4a0a      	ldr	r2, [pc, #40]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 8003894:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003898:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800389a:	4b08      	ldr	r3, [pc, #32]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 800389c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389e:	4a07      	ldr	r2, [pc, #28]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80038a0:	f043 0301 	orr.w	r3, r3, #1
 80038a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038a6:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a04      	ldr	r2, [pc, #16]	@ (80038bc <HAL_RCC_OscConfig+0x76c>)
 80038ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b2:	f7fd fbb7 	bl	8001024 <HAL_GetTick>
 80038b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038b8:	e011      	b.n	80038de <HAL_RCC_OscConfig+0x78e>
 80038ba:	bf00      	nop
 80038bc:	58024400 	.word	0x58024400
 80038c0:	58024800 	.word	0x58024800
 80038c4:	fffffc0c 	.word	0xfffffc0c
 80038c8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038cc:	f7fd fbaa 	bl	8001024 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e08a      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038de:	4b47      	ldr	r3, [pc, #284]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0f0      	beq.n	80038cc <HAL_RCC_OscConfig+0x77c>
 80038ea:	e082      	b.n	80039f2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ec:	4b43      	ldr	r3, [pc, #268]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a42      	ldr	r2, [pc, #264]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80038f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f8:	f7fd fb94 	bl	8001024 <HAL_GetTick>
 80038fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003900:	f7fd fb90 	bl	8001024 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e070      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003912:	4b3a      	ldr	r3, [pc, #232]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1f0      	bne.n	8003900 <HAL_RCC_OscConfig+0x7b0>
 800391e:	e068      	b.n	80039f2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003920:	4b36      	ldr	r3, [pc, #216]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 8003922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003924:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003926:	4b35      	ldr	r3, [pc, #212]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 8003928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003930:	2b01      	cmp	r3, #1
 8003932:	d031      	beq.n	8003998 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	f003 0203 	and.w	r2, r3, #3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800393e:	429a      	cmp	r2, r3
 8003940:	d12a      	bne.n	8003998 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800394e:	429a      	cmp	r2, r3
 8003950:	d122      	bne.n	8003998 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800395e:	429a      	cmp	r2, r3
 8003960:	d11a      	bne.n	8003998 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	0a5b      	lsrs	r3, r3, #9
 8003966:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800396e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003970:	429a      	cmp	r2, r3
 8003972:	d111      	bne.n	8003998 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	0c1b      	lsrs	r3, r3, #16
 8003978:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003980:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003982:	429a      	cmp	r2, r3
 8003984:	d108      	bne.n	8003998 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	0e1b      	lsrs	r3, r3, #24
 800398a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003992:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003994:	429a      	cmp	r2, r3
 8003996:	d001      	beq.n	800399c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e02b      	b.n	80039f4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800399c:	4b17      	ldr	r3, [pc, #92]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 800399e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a0:	08db      	lsrs	r3, r3, #3
 80039a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80039a6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ac:	693a      	ldr	r2, [r7, #16]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d01f      	beq.n	80039f2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80039b2:	4b12      	ldr	r3, [pc, #72]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80039b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b6:	4a11      	ldr	r2, [pc, #68]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80039b8:	f023 0301 	bic.w	r3, r3, #1
 80039bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039be:	f7fd fb31 	bl	8001024 <HAL_GetTick>
 80039c2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80039c4:	bf00      	nop
 80039c6:	f7fd fb2d 	bl	8001024 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d0f9      	beq.n	80039c6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039d2:	4b0a      	ldr	r3, [pc, #40]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80039d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003a00 <HAL_RCC_OscConfig+0x8b0>)
 80039d8:	4013      	ands	r3, r2
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039de:	00d2      	lsls	r2, r2, #3
 80039e0:	4906      	ldr	r1, [pc, #24]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80039e6:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80039e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ea:	4a04      	ldr	r2, [pc, #16]	@ (80039fc <HAL_RCC_OscConfig+0x8ac>)
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3730      	adds	r7, #48	@ 0x30
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	58024400 	.word	0x58024400
 8003a00:	ffff0007 	.word	0xffff0007

08003a04 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e19c      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a18:	4b8a      	ldr	r3, [pc, #552]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 030f 	and.w	r3, r3, #15
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d910      	bls.n	8003a48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a26:	4b87      	ldr	r3, [pc, #540]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f023 020f 	bic.w	r2, r3, #15
 8003a2e:	4985      	ldr	r1, [pc, #532]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a36:	4b83      	ldr	r3, [pc, #524]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	683a      	ldr	r2, [r7, #0]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d001      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e184      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d010      	beq.n	8003a76 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	4b7b      	ldr	r3, [pc, #492]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d908      	bls.n	8003a76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a64:	4b78      	ldr	r3, [pc, #480]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	4975      	ldr	r1, [pc, #468]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d010      	beq.n	8003aa4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695a      	ldr	r2, [r3, #20]
 8003a86:	4b70      	ldr	r3, [pc, #448]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d908      	bls.n	8003aa4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a92:	4b6d      	ldr	r3, [pc, #436]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	496a      	ldr	r1, [pc, #424]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0310 	and.w	r3, r3, #16
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d010      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699a      	ldr	r2, [r3, #24]
 8003ab4:	4b64      	ldr	r3, [pc, #400]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d908      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003ac0:	4b61      	ldr	r3, [pc, #388]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003ac2:	69db      	ldr	r3, [r3, #28]
 8003ac4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	699b      	ldr	r3, [r3, #24]
 8003acc:	495e      	ldr	r1, [pc, #376]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d010      	beq.n	8003b00 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69da      	ldr	r2, [r3, #28]
 8003ae2:	4b59      	ldr	r3, [pc, #356]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d908      	bls.n	8003b00 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003aee:	4b56      	ldr	r3, [pc, #344]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	4953      	ldr	r1, [pc, #332]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d010      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	4b4d      	ldr	r3, [pc, #308]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	f003 030f 	and.w	r3, r3, #15
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d908      	bls.n	8003b2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b4a      	ldr	r3, [pc, #296]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	f023 020f 	bic.w	r2, r3, #15
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	4947      	ldr	r1, [pc, #284]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d055      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003b3a:	4b43      	ldr	r3, [pc, #268]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	4940      	ldr	r1, [pc, #256]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d107      	bne.n	8003b64 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b54:	4b3c      	ldr	r3, [pc, #240]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d121      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e0f6      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d107      	bne.n	8003b7c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b6c:	4b36      	ldr	r3, [pc, #216]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d115      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e0ea      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d107      	bne.n	8003b94 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b84:	4b30      	ldr	r3, [pc, #192]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d109      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e0de      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b94:	4b2c      	ldr	r3, [pc, #176]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e0d6      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ba4:	4b28      	ldr	r3, [pc, #160]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	f023 0207 	bic.w	r2, r3, #7
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4925      	ldr	r1, [pc, #148]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bb6:	f7fd fa35 	bl	8001024 <HAL_GetTick>
 8003bba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bbc:	e00a      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bbe:	f7fd fa31 	bl	8001024 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e0be      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d1eb      	bne.n	8003bbe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d010      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	4b14      	ldr	r3, [pc, #80]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	f003 030f 	and.w	r3, r3, #15
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d208      	bcs.n	8003c14 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c02:	4b11      	ldr	r3, [pc, #68]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f023 020f 	bic.w	r2, r3, #15
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	490e      	ldr	r1, [pc, #56]	@ (8003c48 <HAL_RCC_ClockConfig+0x244>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c14:	4b0b      	ldr	r3, [pc, #44]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 030f 	and.w	r3, r3, #15
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d214      	bcs.n	8003c4c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c22:	4b08      	ldr	r3, [pc, #32]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f023 020f 	bic.w	r2, r3, #15
 8003c2a:	4906      	ldr	r1, [pc, #24]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c32:	4b04      	ldr	r3, [pc, #16]	@ (8003c44 <HAL_RCC_ClockConfig+0x240>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d005      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e086      	b.n	8003d52 <HAL_RCC_ClockConfig+0x34e>
 8003c44:	52002000 	.word	0x52002000
 8003c48:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d010      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691a      	ldr	r2, [r3, #16]
 8003c5c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d208      	bcs.n	8003c7a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c68:	4b3c      	ldr	r3, [pc, #240]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	4939      	ldr	r1, [pc, #228]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0308 	and.w	r3, r3, #8
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d010      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	695a      	ldr	r2, [r3, #20]
 8003c8a:	4b34      	ldr	r3, [pc, #208]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d208      	bcs.n	8003ca8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c96:	4b31      	ldr	r3, [pc, #196]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	492e      	ldr	r1, [pc, #184]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0310 	and.w	r3, r3, #16
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d010      	beq.n	8003cd6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	699a      	ldr	r2, [r3, #24]
 8003cb8:	4b28      	ldr	r3, [pc, #160]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d208      	bcs.n	8003cd6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003cc4:	4b25      	ldr	r3, [pc, #148]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	4922      	ldr	r1, [pc, #136]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0320 	and.w	r3, r3, #32
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d010      	beq.n	8003d04 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69da      	ldr	r2, [r3, #28]
 8003ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d208      	bcs.n	8003d04 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	4917      	ldr	r1, [pc, #92]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003d04:	f000 f834 	bl	8003d70 <HAL_RCC_GetSysClockFreq>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	4b14      	ldr	r3, [pc, #80]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	0a1b      	lsrs	r3, r3, #8
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	4912      	ldr	r1, [pc, #72]	@ (8003d60 <HAL_RCC_ClockConfig+0x35c>)
 8003d16:	5ccb      	ldrb	r3, [r1, r3]
 8003d18:	f003 031f 	and.w	r3, r3, #31
 8003d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003d20:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d22:	4b0e      	ldr	r3, [pc, #56]	@ (8003d5c <HAL_RCC_ClockConfig+0x358>)
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	f003 030f 	and.w	r3, r3, #15
 8003d2a:	4a0d      	ldr	r2, [pc, #52]	@ (8003d60 <HAL_RCC_ClockConfig+0x35c>)
 8003d2c:	5cd3      	ldrb	r3, [r2, r3]
 8003d2e:	f003 031f 	and.w	r3, r3, #31
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	fa22 f303 	lsr.w	r3, r2, r3
 8003d38:	4a0a      	ldr	r2, [pc, #40]	@ (8003d64 <HAL_RCC_ClockConfig+0x360>)
 8003d3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003d68 <HAL_RCC_ClockConfig+0x364>)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003d42:	4b0a      	ldr	r3, [pc, #40]	@ (8003d6c <HAL_RCC_ClockConfig+0x368>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fd f922 	bl	8000f90 <HAL_InitTick>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	58024400 	.word	0x58024400
 8003d60:	080060fc 	.word	0x080060fc
 8003d64:	24000004 	.word	0x24000004
 8003d68:	24000000 	.word	0x24000000
 8003d6c:	24000008 	.word	0x24000008

08003d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b089      	sub	sp, #36	@ 0x24
 8003d74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d76:	4bb3      	ldr	r3, [pc, #716]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d7e:	2b18      	cmp	r3, #24
 8003d80:	f200 8155 	bhi.w	800402e <HAL_RCC_GetSysClockFreq+0x2be>
 8003d84:	a201      	add	r2, pc, #4	@ (adr r2, 8003d8c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d8a:	bf00      	nop
 8003d8c:	08003df1 	.word	0x08003df1
 8003d90:	0800402f 	.word	0x0800402f
 8003d94:	0800402f 	.word	0x0800402f
 8003d98:	0800402f 	.word	0x0800402f
 8003d9c:	0800402f 	.word	0x0800402f
 8003da0:	0800402f 	.word	0x0800402f
 8003da4:	0800402f 	.word	0x0800402f
 8003da8:	0800402f 	.word	0x0800402f
 8003dac:	08003e17 	.word	0x08003e17
 8003db0:	0800402f 	.word	0x0800402f
 8003db4:	0800402f 	.word	0x0800402f
 8003db8:	0800402f 	.word	0x0800402f
 8003dbc:	0800402f 	.word	0x0800402f
 8003dc0:	0800402f 	.word	0x0800402f
 8003dc4:	0800402f 	.word	0x0800402f
 8003dc8:	0800402f 	.word	0x0800402f
 8003dcc:	08003e1d 	.word	0x08003e1d
 8003dd0:	0800402f 	.word	0x0800402f
 8003dd4:	0800402f 	.word	0x0800402f
 8003dd8:	0800402f 	.word	0x0800402f
 8003ddc:	0800402f 	.word	0x0800402f
 8003de0:	0800402f 	.word	0x0800402f
 8003de4:	0800402f 	.word	0x0800402f
 8003de8:	0800402f 	.word	0x0800402f
 8003dec:	08003e23 	.word	0x08003e23
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003df0:	4b94      	ldr	r3, [pc, #592]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0320 	and.w	r3, r3, #32
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d009      	beq.n	8003e10 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003dfc:	4b91      	ldr	r3, [pc, #580]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	08db      	lsrs	r3, r3, #3
 8003e02:	f003 0303 	and.w	r3, r3, #3
 8003e06:	4a90      	ldr	r2, [pc, #576]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e08:	fa22 f303 	lsr.w	r3, r2, r3
 8003e0c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003e0e:	e111      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003e10:	4b8d      	ldr	r3, [pc, #564]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e12:	61bb      	str	r3, [r7, #24]
      break;
 8003e14:	e10e      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003e16:	4b8d      	ldr	r3, [pc, #564]	@ (800404c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003e18:	61bb      	str	r3, [r7, #24]
      break;
 8003e1a:	e10b      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003e1c:	4b8c      	ldr	r3, [pc, #560]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003e1e:	61bb      	str	r3, [r7, #24]
      break;
 8003e20:	e108      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e22:	4b88      	ldr	r3, [pc, #544]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003e2c:	4b85      	ldr	r3, [pc, #532]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e30:	091b      	lsrs	r3, r3, #4
 8003e32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e36:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003e38:	4b82      	ldr	r3, [pc, #520]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003e42:	4b80      	ldr	r3, [pc, #512]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e46:	08db      	lsrs	r3, r3, #3
 8003e48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	fb02 f303 	mul.w	r3, r2, r3
 8003e52:	ee07 3a90 	vmov	s15, r3
 8003e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e5a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 80e1 	beq.w	8004028 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	f000 8083 	beq.w	8003f74 <HAL_RCC_GetSysClockFreq+0x204>
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	f200 80a1 	bhi.w	8003fb8 <HAL_RCC_GetSysClockFreq+0x248>
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_RCC_GetSysClockFreq+0x114>
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d056      	beq.n	8003f30 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003e82:	e099      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e84:	4b6f      	ldr	r3, [pc, #444]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0320 	and.w	r3, r3, #32
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d02d      	beq.n	8003eec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e90:	4b6c      	ldr	r3, [pc, #432]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	08db      	lsrs	r3, r3, #3
 8003e96:	f003 0303 	and.w	r3, r3, #3
 8003e9a:	4a6b      	ldr	r2, [pc, #428]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	ee07 3a90 	vmov	s15, r3
 8003ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	ee07 3a90 	vmov	s15, r3
 8003eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eba:	4b62      	ldr	r3, [pc, #392]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec2:	ee07 3a90 	vmov	s15, r3
 8003ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eca:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ece:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004054 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ee6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003eea:	e087      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	ee07 3a90 	vmov	s15, r3
 8003ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ef6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004058 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003efe:	4b51      	ldr	r3, [pc, #324]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f12:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004054 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f2e:	e065      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	ee07 3a90 	vmov	s15, r3
 8003f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f3a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800405c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f42:	4b40      	ldr	r3, [pc, #256]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f4a:	ee07 3a90 	vmov	s15, r3
 8003f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f52:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f56:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004054 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f72:	e043      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	ee07 3a90 	vmov	s15, r3
 8003f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f7e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004060 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003f82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f86:	4b2f      	ldr	r3, [pc, #188]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f96:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f9a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004054 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fa6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003faa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fb6:	e021      	b.n	8003ffc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	ee07 3a90 	vmov	s15, r3
 8003fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800405c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003fc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fca:	4b1e      	ldr	r3, [pc, #120]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd2:	ee07 3a90 	vmov	s15, r3
 8003fd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fda:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fde:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004054 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003ffa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003ffc:	4b11      	ldr	r3, [pc, #68]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004000:	0a5b      	lsrs	r3, r3, #9
 8004002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004006:	3301      	adds	r3, #1
 8004008:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	ee07 3a90 	vmov	s15, r3
 8004010:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004014:	edd7 6a07 	vldr	s13, [r7, #28]
 8004018:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800401c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004020:	ee17 3a90 	vmov	r3, s15
 8004024:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004026:	e005      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	61bb      	str	r3, [r7, #24]
      break;
 800402c:	e002      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800402e:	4b07      	ldr	r3, [pc, #28]	@ (800404c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004030:	61bb      	str	r3, [r7, #24]
      break;
 8004032:	bf00      	nop
  }

  return sysclockfreq;
 8004034:	69bb      	ldr	r3, [r7, #24]
}
 8004036:	4618      	mov	r0, r3
 8004038:	3724      	adds	r7, #36	@ 0x24
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	58024400 	.word	0x58024400
 8004048:	03d09000 	.word	0x03d09000
 800404c:	003d0900 	.word	0x003d0900
 8004050:	017d7840 	.word	0x017d7840
 8004054:	46000000 	.word	0x46000000
 8004058:	4c742400 	.word	0x4c742400
 800405c:	4a742400 	.word	0x4a742400
 8004060:	4bbebc20 	.word	0x4bbebc20

08004064 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004068:	b0ca      	sub	sp, #296	@ 0x128
 800406a:	af00      	add	r7, sp, #0
 800406c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004070:	2300      	movs	r3, #0
 8004072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004076:	2300      	movs	r3, #0
 8004078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800407c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004084:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004088:	2500      	movs	r5, #0
 800408a:	ea54 0305 	orrs.w	r3, r4, r5
 800408e:	d049      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004094:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004096:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800409a:	d02f      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800409c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80040a0:	d828      	bhi.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80040a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040a6:	d01a      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80040a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80040ac:	d822      	bhi.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x56>
 80040b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040b6:	d007      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040b8:	e01c      	b.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040ba:	4bb8      	ldr	r3, [pc, #736]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040be:	4ab7      	ldr	r2, [pc, #732]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040c6:	e01a      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040cc:	3308      	adds	r3, #8
 80040ce:	2102      	movs	r1, #2
 80040d0:	4618      	mov	r0, r3
 80040d2:	f001 f9d1 	bl	8005478 <RCCEx_PLL2_Config>
 80040d6:	4603      	mov	r3, r0
 80040d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040dc:	e00f      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e2:	3328      	adds	r3, #40	@ 0x28
 80040e4:	2102      	movs	r1, #2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f001 fa78 	bl	80055dc <RCCEx_PLL3_Config>
 80040ec:	4603      	mov	r3, r0
 80040ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80040f2:	e004      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040fa:	e000      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80040fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10a      	bne.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004106:	4ba5      	ldr	r3, [pc, #660]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800410a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800410e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004112:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004114:	4aa1      	ldr	r2, [pc, #644]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004116:	430b      	orrs	r3, r1
 8004118:	6513      	str	r3, [r2, #80]	@ 0x50
 800411a:	e003      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004120:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004130:	f04f 0900 	mov.w	r9, #0
 8004134:	ea58 0309 	orrs.w	r3, r8, r9
 8004138:	d047      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004140:	2b04      	cmp	r3, #4
 8004142:	d82a      	bhi.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004144:	a201      	add	r2, pc, #4	@ (adr r2, 800414c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414a:	bf00      	nop
 800414c:	08004161 	.word	0x08004161
 8004150:	0800416f 	.word	0x0800416f
 8004154:	08004185 	.word	0x08004185
 8004158:	080041a3 	.word	0x080041a3
 800415c:	080041a3 	.word	0x080041a3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004160:	4b8e      	ldr	r3, [pc, #568]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004164:	4a8d      	ldr	r2, [pc, #564]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800416a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800416c:	e01a      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800416e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004172:	3308      	adds	r3, #8
 8004174:	2100      	movs	r1, #0
 8004176:	4618      	mov	r0, r3
 8004178:	f001 f97e 	bl	8005478 <RCCEx_PLL2_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004182:	e00f      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004188:	3328      	adds	r3, #40	@ 0x28
 800418a:	2100      	movs	r1, #0
 800418c:	4618      	mov	r0, r3
 800418e:	f001 fa25 	bl	80055dc <RCCEx_PLL3_Config>
 8004192:	4603      	mov	r3, r0
 8004194:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004198:	e004      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041a0:	e000      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80041a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10a      	bne.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041ac:	4b7b      	ldr	r3, [pc, #492]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041b0:	f023 0107 	bic.w	r1, r3, #7
 80041b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ba:	4a78      	ldr	r2, [pc, #480]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041bc:	430b      	orrs	r3, r1
 80041be:	6513      	str	r3, [r2, #80]	@ 0x50
 80041c0:	e003      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80041ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80041d6:	f04f 0b00 	mov.w	fp, #0
 80041da:	ea5a 030b 	orrs.w	r3, sl, fp
 80041de:	d04c      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80041e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041ea:	d030      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80041ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041f0:	d829      	bhi.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80041f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80041f4:	d02d      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80041f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80041f8:	d825      	bhi.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80041fa:	2b80      	cmp	r3, #128	@ 0x80
 80041fc:	d018      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80041fe:	2b80      	cmp	r3, #128	@ 0x80
 8004200:	d821      	bhi.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004206:	2b40      	cmp	r3, #64	@ 0x40
 8004208:	d007      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800420a:	e01c      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800420c:	4b63      	ldr	r3, [pc, #396]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800420e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004210:	4a62      	ldr	r2, [pc, #392]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004216:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004218:	e01c      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800421a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421e:	3308      	adds	r3, #8
 8004220:	2100      	movs	r1, #0
 8004222:	4618      	mov	r0, r3
 8004224:	f001 f928 	bl	8005478 <RCCEx_PLL2_Config>
 8004228:	4603      	mov	r3, r0
 800422a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800422e:	e011      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004234:	3328      	adds	r3, #40	@ 0x28
 8004236:	2100      	movs	r1, #0
 8004238:	4618      	mov	r0, r3
 800423a:	f001 f9cf 	bl	80055dc <RCCEx_PLL3_Config>
 800423e:	4603      	mov	r3, r0
 8004240:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004244:	e006      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800424c:	e002      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800424e:	bf00      	nop
 8004250:	e000      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004252:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10a      	bne.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800425c:	4b4f      	ldr	r3, [pc, #316]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800425e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004260:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426a:	4a4c      	ldr	r2, [pc, #304]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800426c:	430b      	orrs	r3, r1
 800426e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004270:	e003      	b.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004276:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800427a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004282:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004286:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800428a:	2300      	movs	r3, #0
 800428c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004290:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004294:	460b      	mov	r3, r1
 8004296:	4313      	orrs	r3, r2
 8004298:	d053      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800429a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80042a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042a6:	d035      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80042a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042ac:	d82e      	bhi.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80042ae:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80042b2:	d031      	beq.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80042b4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80042b8:	d828      	bhi.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80042ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042be:	d01a      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80042c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042c4:	d822      	bhi.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80042ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042ce:	d007      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80042d0:	e01c      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042d2:	4b32      	ldr	r3, [pc, #200]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d6:	4a31      	ldr	r2, [pc, #196]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042de:	e01c      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e4:	3308      	adds	r3, #8
 80042e6:	2100      	movs	r1, #0
 80042e8:	4618      	mov	r0, r3
 80042ea:	f001 f8c5 	bl	8005478 <RCCEx_PLL2_Config>
 80042ee:	4603      	mov	r3, r0
 80042f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80042f4:	e011      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fa:	3328      	adds	r3, #40	@ 0x28
 80042fc:	2100      	movs	r1, #0
 80042fe:	4618      	mov	r0, r3
 8004300:	f001 f96c 	bl	80055dc <RCCEx_PLL3_Config>
 8004304:	4603      	mov	r3, r0
 8004306:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800430a:	e006      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004312:	e002      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004314:	bf00      	nop
 8004316:	e000      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004318:	bf00      	nop
    }

    if (ret == HAL_OK)
 800431a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10b      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004322:	4b1e      	ldr	r3, [pc, #120]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004326:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800432a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004332:	4a1a      	ldr	r2, [pc, #104]	@ (800439c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004334:	430b      	orrs	r3, r1
 8004336:	6593      	str	r3, [r2, #88]	@ 0x58
 8004338:	e003      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800433a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800433e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800434e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004352:	2300      	movs	r3, #0
 8004354:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004358:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800435c:	460b      	mov	r3, r1
 800435e:	4313      	orrs	r3, r2
 8004360:	d056      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004366:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800436a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800436e:	d038      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004370:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004374:	d831      	bhi.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004376:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800437a:	d034      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800437c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004380:	d82b      	bhi.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004382:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004386:	d01d      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004388:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800438c:	d825      	bhi.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800438e:	2b00      	cmp	r3, #0
 8004390:	d006      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004392:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004396:	d00a      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004398:	e01f      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800439a:	bf00      	nop
 800439c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a0:	4ba2      	ldr	r3, [pc, #648]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a4:	4aa1      	ldr	r2, [pc, #644]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043ac:	e01c      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b2:	3308      	adds	r3, #8
 80043b4:	2100      	movs	r1, #0
 80043b6:	4618      	mov	r0, r3
 80043b8:	f001 f85e 	bl	8005478 <RCCEx_PLL2_Config>
 80043bc:	4603      	mov	r3, r0
 80043be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80043c2:	e011      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c8:	3328      	adds	r3, #40	@ 0x28
 80043ca:	2100      	movs	r1, #0
 80043cc:	4618      	mov	r0, r3
 80043ce:	f001 f905 	bl	80055dc <RCCEx_PLL3_Config>
 80043d2:	4603      	mov	r3, r0
 80043d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043d8:	e006      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e0:	e002      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80043e2:	bf00      	nop
 80043e4:	e000      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80043e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10b      	bne.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80043f0:	4b8e      	ldr	r3, [pc, #568]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80043f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004400:	4a8a      	ldr	r2, [pc, #552]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004402:	430b      	orrs	r3, r1
 8004404:	6593      	str	r3, [r2, #88]	@ 0x58
 8004406:	e003      	b.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004408:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004410:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004418:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800441c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004420:	2300      	movs	r3, #0
 8004422:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004426:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800442a:	460b      	mov	r3, r1
 800442c:	4313      	orrs	r3, r2
 800442e:	d03a      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004436:	2b30      	cmp	r3, #48	@ 0x30
 8004438:	d01f      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800443a:	2b30      	cmp	r3, #48	@ 0x30
 800443c:	d819      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800443e:	2b20      	cmp	r3, #32
 8004440:	d00c      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004442:	2b20      	cmp	r3, #32
 8004444:	d815      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004446:	2b00      	cmp	r3, #0
 8004448:	d019      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800444a:	2b10      	cmp	r3, #16
 800444c:	d111      	bne.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800444e:	4b77      	ldr	r3, [pc, #476]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004452:	4a76      	ldr	r2, [pc, #472]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004458:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800445a:	e011      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	3308      	adds	r3, #8
 8004462:	2102      	movs	r1, #2
 8004464:	4618      	mov	r0, r3
 8004466:	f001 f807 	bl	8005478 <RCCEx_PLL2_Config>
 800446a:	4603      	mov	r3, r0
 800446c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004470:	e006      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004478:	e002      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800447a:	bf00      	nop
 800447c:	e000      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800447e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004480:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10a      	bne.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004488:	4b68      	ldr	r3, [pc, #416]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800448a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004496:	4a65      	ldr	r2, [pc, #404]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004498:	430b      	orrs	r3, r1
 800449a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800449c:	e003      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800449e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ae:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80044b2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80044b6:	2300      	movs	r3, #0
 80044b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80044bc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80044c0:	460b      	mov	r3, r1
 80044c2:	4313      	orrs	r3, r2
 80044c4:	d051      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80044c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044d0:	d035      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80044d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044d6:	d82e      	bhi.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80044d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80044dc:	d031      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80044de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80044e2:	d828      	bhi.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80044e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044e8:	d01a      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80044ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ee:	d822      	bhi.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80044f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044f8:	d007      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80044fa:	e01c      	b.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044fc:	4b4b      	ldr	r3, [pc, #300]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004500:	4a4a      	ldr	r2, [pc, #296]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004502:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004506:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004508:	e01c      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800450a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450e:	3308      	adds	r3, #8
 8004510:	2100      	movs	r1, #0
 8004512:	4618      	mov	r0, r3
 8004514:	f000 ffb0 	bl	8005478 <RCCEx_PLL2_Config>
 8004518:	4603      	mov	r3, r0
 800451a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800451e:	e011      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004524:	3328      	adds	r3, #40	@ 0x28
 8004526:	2100      	movs	r1, #0
 8004528:	4618      	mov	r0, r3
 800452a:	f001 f857 	bl	80055dc <RCCEx_PLL3_Config>
 800452e:	4603      	mov	r3, r0
 8004530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004534:	e006      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800453c:	e002      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800453e:	bf00      	nop
 8004540:	e000      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004542:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004544:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004548:	2b00      	cmp	r3, #0
 800454a:	d10a      	bne.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800454c:	4b37      	ldr	r3, [pc, #220]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800454e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004550:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800455a:	4a34      	ldr	r2, [pc, #208]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800455c:	430b      	orrs	r3, r1
 800455e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004560:	e003      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004562:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004566:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800456a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004572:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004576:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800457a:	2300      	movs	r3, #0
 800457c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004580:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004584:	460b      	mov	r3, r1
 8004586:	4313      	orrs	r3, r2
 8004588:	d056      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800458a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004590:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004594:	d033      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004596:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800459a:	d82c      	bhi.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800459c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045a0:	d02f      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80045a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045a6:	d826      	bhi.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80045a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80045ac:	d02b      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80045ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80045b2:	d820      	bhi.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80045b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045b8:	d012      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80045ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045be:	d81a      	bhi.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d022      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80045c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045c8:	d115      	bne.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ce:	3308      	adds	r3, #8
 80045d0:	2101      	movs	r1, #1
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 ff50 	bl	8005478 <RCCEx_PLL2_Config>
 80045d8:	4603      	mov	r3, r0
 80045da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80045de:	e015      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e4:	3328      	adds	r3, #40	@ 0x28
 80045e6:	2101      	movs	r1, #1
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 fff7 	bl	80055dc <RCCEx_PLL3_Config>
 80045ee:	4603      	mov	r3, r0
 80045f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80045f4:	e00a      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045fc:	e006      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80045fe:	bf00      	nop
 8004600:	e004      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004602:	bf00      	nop
 8004604:	e002      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004606:	bf00      	nop
 8004608:	e000      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800460a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800460c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10d      	bne.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004614:	4b05      	ldr	r3, [pc, #20]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004618:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800461c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004620:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004622:	4a02      	ldr	r2, [pc, #8]	@ (800462c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004624:	430b      	orrs	r3, r1
 8004626:	6513      	str	r3, [r2, #80]	@ 0x50
 8004628:	e006      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800462a:	bf00      	nop
 800462c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004630:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004634:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004640:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004644:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004648:	2300      	movs	r3, #0
 800464a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800464e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004652:	460b      	mov	r3, r1
 8004654:	4313      	orrs	r3, r2
 8004656:	d055      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004660:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004664:	d033      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004666:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800466a:	d82c      	bhi.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800466c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004670:	d02f      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004676:	d826      	bhi.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004678:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800467c:	d02b      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800467e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004682:	d820      	bhi.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004684:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004688:	d012      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800468a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800468e:	d81a      	bhi.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004690:	2b00      	cmp	r3, #0
 8004692:	d022      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004694:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004698:	d115      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800469a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469e:	3308      	adds	r3, #8
 80046a0:	2101      	movs	r1, #1
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 fee8 	bl	8005478 <RCCEx_PLL2_Config>
 80046a8:	4603      	mov	r3, r0
 80046aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80046ae:	e015      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b4:	3328      	adds	r3, #40	@ 0x28
 80046b6:	2101      	movs	r1, #1
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 ff8f 	bl	80055dc <RCCEx_PLL3_Config>
 80046be:	4603      	mov	r3, r0
 80046c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80046c4:	e00a      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046cc:	e006      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80046ce:	bf00      	nop
 80046d0:	e004      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80046d2:	bf00      	nop
 80046d4:	e002      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80046d6:	bf00      	nop
 80046d8:	e000      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80046da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d10b      	bne.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80046e4:	4ba3      	ldr	r3, [pc, #652]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80046f4:	4a9f      	ldr	r2, [pc, #636]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80046f6:	430b      	orrs	r3, r1
 80046f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80046fa:	e003      	b.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004700:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004710:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004714:	2300      	movs	r3, #0
 8004716:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800471a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800471e:	460b      	mov	r3, r1
 8004720:	4313      	orrs	r3, r2
 8004722:	d037      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800472e:	d00e      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004730:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004734:	d816      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004736:	2b00      	cmp	r3, #0
 8004738:	d018      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800473a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800473e:	d111      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004740:	4b8c      	ldr	r3, [pc, #560]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004744:	4a8b      	ldr	r2, [pc, #556]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004746:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800474a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800474c:	e00f      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800474e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004752:	3308      	adds	r3, #8
 8004754:	2101      	movs	r1, #1
 8004756:	4618      	mov	r0, r3
 8004758:	f000 fe8e 	bl	8005478 <RCCEx_PLL2_Config>
 800475c:	4603      	mov	r3, r0
 800475e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004762:	e004      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800476a:	e000      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800476c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800476e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10a      	bne.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004776:	4b7f      	ldr	r3, [pc, #508]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800477a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004784:	4a7b      	ldr	r2, [pc, #492]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004786:	430b      	orrs	r3, r1
 8004788:	6513      	str	r3, [r2, #80]	@ 0x50
 800478a:	e003      	b.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800478c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004790:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80047a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80047a4:	2300      	movs	r3, #0
 80047a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80047aa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80047ae:	460b      	mov	r3, r1
 80047b0:	4313      	orrs	r3, r2
 80047b2:	d039      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80047b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	d81c      	bhi.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80047be:	a201      	add	r2, pc, #4	@ (adr r2, 80047c4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80047c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c4:	08004801 	.word	0x08004801
 80047c8:	080047d5 	.word	0x080047d5
 80047cc:	080047e3 	.word	0x080047e3
 80047d0:	08004801 	.word	0x08004801
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047d4:	4b67      	ldr	r3, [pc, #412]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	4a66      	ldr	r2, [pc, #408]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80047e0:	e00f      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80047e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e6:	3308      	adds	r3, #8
 80047e8:	2102      	movs	r1, #2
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 fe44 	bl	8005478 <RCCEx_PLL2_Config>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80047f6:	e004      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047fe:	e000      	b.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004800:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10a      	bne.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800480a:	4b5a      	ldr	r3, [pc, #360]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800480c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480e:	f023 0103 	bic.w	r1, r3, #3
 8004812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004816:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004818:	4a56      	ldr	r2, [pc, #344]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800481a:	430b      	orrs	r3, r1
 800481c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800481e:	e003      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004824:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004830:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004834:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004838:	2300      	movs	r3, #0
 800483a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800483e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004842:	460b      	mov	r3, r1
 8004844:	4313      	orrs	r3, r2
 8004846:	f000 809f 	beq.w	8004988 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800484a:	4b4b      	ldr	r3, [pc, #300]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a4a      	ldr	r2, [pc, #296]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004854:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004856:	f7fc fbe5 	bl	8001024 <HAL_GetTick>
 800485a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800485e:	e00b      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004860:	f7fc fbe0 	bl	8001024 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b64      	cmp	r3, #100	@ 0x64
 800486e:	d903      	bls.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004876:	e005      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004878:	4b3f      	ldr	r3, [pc, #252]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0ed      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004888:	2b00      	cmp	r3, #0
 800488a:	d179      	bne.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800488c:	4b39      	ldr	r3, [pc, #228]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800488e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004894:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004898:	4053      	eors	r3, r2
 800489a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d015      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048a2:	4b34      	ldr	r3, [pc, #208]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048aa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048ae:	4b31      	ldr	r3, [pc, #196]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b2:	4a30      	ldr	r2, [pc, #192]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048ba:	4b2e      	ldr	r3, [pc, #184]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048be:	4a2d      	ldr	r2, [pc, #180]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80048c6:	4a2b      	ldr	r2, [pc, #172]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80048cc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80048ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80048d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048da:	d118      	bne.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048dc:	f7fc fba2 	bl	8001024 <HAL_GetTick>
 80048e0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048e4:	e00d      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048e6:	f7fc fb9d 	bl	8001024 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80048f0:	1ad2      	subs	r2, r2, r3
 80048f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d903      	bls.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004900:	e005      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004902:	4b1c      	ldr	r3, [pc, #112]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0eb      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800490e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004912:	2b00      	cmp	r3, #0
 8004914:	d129      	bne.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800491e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004922:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004926:	d10e      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004928:	4b12      	ldr	r3, [pc, #72]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004934:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004938:	091a      	lsrs	r2, r3, #4
 800493a:	4b10      	ldr	r3, [pc, #64]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800493c:	4013      	ands	r3, r2
 800493e:	4a0d      	ldr	r2, [pc, #52]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004940:	430b      	orrs	r3, r1
 8004942:	6113      	str	r3, [r2, #16]
 8004944:	e005      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004946:	4b0b      	ldr	r3, [pc, #44]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	4a0a      	ldr	r2, [pc, #40]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800494c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004950:	6113      	str	r3, [r2, #16]
 8004952:	4b08      	ldr	r3, [pc, #32]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004954:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800495e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004962:	4a04      	ldr	r2, [pc, #16]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004964:	430b      	orrs	r3, r1
 8004966:	6713      	str	r3, [r2, #112]	@ 0x70
 8004968:	e00e      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800496a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800496e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004972:	e009      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004974:	58024400 	.word	0x58024400
 8004978:	58024800 	.word	0x58024800
 800497c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004980:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004984:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004990:	f002 0301 	and.w	r3, r2, #1
 8004994:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004998:	2300      	movs	r3, #0
 800499a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800499e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049a2:	460b      	mov	r3, r1
 80049a4:	4313      	orrs	r3, r2
 80049a6:	f000 8089 	beq.w	8004abc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80049aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049b0:	2b28      	cmp	r3, #40	@ 0x28
 80049b2:	d86b      	bhi.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80049b4:	a201      	add	r2, pc, #4	@ (adr r2, 80049bc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80049b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ba:	bf00      	nop
 80049bc:	08004a95 	.word	0x08004a95
 80049c0:	08004a8d 	.word	0x08004a8d
 80049c4:	08004a8d 	.word	0x08004a8d
 80049c8:	08004a8d 	.word	0x08004a8d
 80049cc:	08004a8d 	.word	0x08004a8d
 80049d0:	08004a8d 	.word	0x08004a8d
 80049d4:	08004a8d 	.word	0x08004a8d
 80049d8:	08004a8d 	.word	0x08004a8d
 80049dc:	08004a61 	.word	0x08004a61
 80049e0:	08004a8d 	.word	0x08004a8d
 80049e4:	08004a8d 	.word	0x08004a8d
 80049e8:	08004a8d 	.word	0x08004a8d
 80049ec:	08004a8d 	.word	0x08004a8d
 80049f0:	08004a8d 	.word	0x08004a8d
 80049f4:	08004a8d 	.word	0x08004a8d
 80049f8:	08004a8d 	.word	0x08004a8d
 80049fc:	08004a77 	.word	0x08004a77
 8004a00:	08004a8d 	.word	0x08004a8d
 8004a04:	08004a8d 	.word	0x08004a8d
 8004a08:	08004a8d 	.word	0x08004a8d
 8004a0c:	08004a8d 	.word	0x08004a8d
 8004a10:	08004a8d 	.word	0x08004a8d
 8004a14:	08004a8d 	.word	0x08004a8d
 8004a18:	08004a8d 	.word	0x08004a8d
 8004a1c:	08004a95 	.word	0x08004a95
 8004a20:	08004a8d 	.word	0x08004a8d
 8004a24:	08004a8d 	.word	0x08004a8d
 8004a28:	08004a8d 	.word	0x08004a8d
 8004a2c:	08004a8d 	.word	0x08004a8d
 8004a30:	08004a8d 	.word	0x08004a8d
 8004a34:	08004a8d 	.word	0x08004a8d
 8004a38:	08004a8d 	.word	0x08004a8d
 8004a3c:	08004a95 	.word	0x08004a95
 8004a40:	08004a8d 	.word	0x08004a8d
 8004a44:	08004a8d 	.word	0x08004a8d
 8004a48:	08004a8d 	.word	0x08004a8d
 8004a4c:	08004a8d 	.word	0x08004a8d
 8004a50:	08004a8d 	.word	0x08004a8d
 8004a54:	08004a8d 	.word	0x08004a8d
 8004a58:	08004a8d 	.word	0x08004a8d
 8004a5c:	08004a95 	.word	0x08004a95
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a64:	3308      	adds	r3, #8
 8004a66:	2101      	movs	r1, #1
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f000 fd05 	bl	8005478 <RCCEx_PLL2_Config>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004a74:	e00f      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7a:	3328      	adds	r3, #40	@ 0x28
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 fdac 	bl	80055dc <RCCEx_PLL3_Config>
 8004a84:	4603      	mov	r3, r0
 8004a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004a8a:	e004      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a92:	e000      	b.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004a94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10a      	bne.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004a9e:	4bbf      	ldr	r3, [pc, #764]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004aac:	4abb      	ldr	r2, [pc, #748]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004aae:	430b      	orrs	r3, r1
 8004ab0:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ab2:	e003      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac4:	f002 0302 	and.w	r3, r2, #2
 8004ac8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004acc:	2300      	movs	r3, #0
 8004ace:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004ad2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	d041      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ae2:	2b05      	cmp	r3, #5
 8004ae4:	d824      	bhi.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8004aec <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aec:	08004b39 	.word	0x08004b39
 8004af0:	08004b05 	.word	0x08004b05
 8004af4:	08004b1b 	.word	0x08004b1b
 8004af8:	08004b39 	.word	0x08004b39
 8004afc:	08004b39 	.word	0x08004b39
 8004b00:	08004b39 	.word	0x08004b39
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b08:	3308      	adds	r3, #8
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 fcb3 	bl	8005478 <RCCEx_PLL2_Config>
 8004b12:	4603      	mov	r3, r0
 8004b14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004b18:	e00f      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1e:	3328      	adds	r3, #40	@ 0x28
 8004b20:	2101      	movs	r1, #1
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fd5a 	bl	80055dc <RCCEx_PLL3_Config>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004b2e:	e004      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b36:	e000      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004b38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10a      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004b42:	4b96      	ldr	r3, [pc, #600]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b46:	f023 0107 	bic.w	r1, r3, #7
 8004b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b50:	4a92      	ldr	r2, [pc, #584]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b52:	430b      	orrs	r3, r1
 8004b54:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b56:	e003      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b68:	f002 0304 	and.w	r3, r2, #4
 8004b6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b70:	2300      	movs	r3, #0
 8004b72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b76:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	d044      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b88:	2b05      	cmp	r3, #5
 8004b8a:	d825      	bhi.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b94 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b92:	bf00      	nop
 8004b94:	08004be1 	.word	0x08004be1
 8004b98:	08004bad 	.word	0x08004bad
 8004b9c:	08004bc3 	.word	0x08004bc3
 8004ba0:	08004be1 	.word	0x08004be1
 8004ba4:	08004be1 	.word	0x08004be1
 8004ba8:	08004be1 	.word	0x08004be1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb0:	3308      	adds	r3, #8
 8004bb2:	2101      	movs	r1, #1
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f000 fc5f 	bl	8005478 <RCCEx_PLL2_Config>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004bc0:	e00f      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc6:	3328      	adds	r3, #40	@ 0x28
 8004bc8:	2101      	movs	r1, #1
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f000 fd06 	bl	80055dc <RCCEx_PLL3_Config>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004bd6:	e004      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bde:	e000      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004be0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10b      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bea:	4b6c      	ldr	r3, [pc, #432]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bee:	f023 0107 	bic.w	r1, r3, #7
 8004bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bfa:	4a68      	ldr	r2, [pc, #416]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c00:	e003      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c12:	f002 0320 	and.w	r3, r2, #32
 8004c16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c24:	460b      	mov	r3, r1
 8004c26:	4313      	orrs	r3, r2
 8004c28:	d055      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c36:	d033      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004c38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c3c:	d82c      	bhi.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c42:	d02f      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c48:	d826      	bhi.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004c4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c4e:	d02b      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004c50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c54:	d820      	bhi.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004c56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c5a:	d012      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004c5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c60:	d81a      	bhi.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d022      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004c66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c6a:	d115      	bne.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c70:	3308      	adds	r3, #8
 8004c72:	2100      	movs	r1, #0
 8004c74:	4618      	mov	r0, r3
 8004c76:	f000 fbff 	bl	8005478 <RCCEx_PLL2_Config>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004c80:	e015      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c86:	3328      	adds	r3, #40	@ 0x28
 8004c88:	2102      	movs	r1, #2
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fca6 	bl	80055dc <RCCEx_PLL3_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004c96:	e00a      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c9e:	e006      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ca0:	bf00      	nop
 8004ca2:	e004      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ca4:	bf00      	nop
 8004ca6:	e002      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ca8:	bf00      	nop
 8004caa:	e000      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10b      	bne.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004cb6:	4b39      	ldr	r3, [pc, #228]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cba:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc6:	4a35      	ldr	r2, [pc, #212]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cc8:	430b      	orrs	r3, r1
 8004cca:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ccc:	e003      	b.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cde:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004ce2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004cec:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	d058      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cfe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004d02:	d033      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004d04:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004d08:	d82c      	bhi.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d0e:	d02f      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004d10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d14:	d826      	bhi.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d16:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d1a:	d02b      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004d1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d20:	d820      	bhi.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d26:	d012      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004d28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d2c:	d81a      	bhi.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d022      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d36:	d115      	bne.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d3c:	3308      	adds	r3, #8
 8004d3e:	2100      	movs	r1, #0
 8004d40:	4618      	mov	r0, r3
 8004d42:	f000 fb99 	bl	8005478 <RCCEx_PLL2_Config>
 8004d46:	4603      	mov	r3, r0
 8004d48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004d4c:	e015      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d52:	3328      	adds	r3, #40	@ 0x28
 8004d54:	2102      	movs	r1, #2
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fc40 	bl	80055dc <RCCEx_PLL3_Config>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004d62:	e00a      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d6a:	e006      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004d6c:	bf00      	nop
 8004d6e:	e004      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004d70:	bf00      	nop
 8004d72:	e002      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004d74:	bf00      	nop
 8004d76:	e000      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004d78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10e      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d82:	4b06      	ldr	r3, [pc, #24]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d86:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d92:	4a02      	ldr	r2, [pc, #8]	@ (8004d9c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d94:	430b      	orrs	r3, r1
 8004d96:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d98:	e006      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004d9a:	bf00      	nop
 8004d9c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004da0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004da4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004db4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004db8:	2300      	movs	r3, #0
 8004dba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004dbe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	d055      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dcc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004dd0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004dd4:	d033      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004dd6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004dda:	d82c      	bhi.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004de0:	d02f      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004de2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004de6:	d826      	bhi.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004de8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004dec:	d02b      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004dee:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004df2:	d820      	bhi.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004df4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004df8:	d012      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004dfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004dfe:	d81a      	bhi.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d022      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004e04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e08:	d115      	bne.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e0e:	3308      	adds	r3, #8
 8004e10:	2100      	movs	r1, #0
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 fb30 	bl	8005478 <RCCEx_PLL2_Config>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004e1e:	e015      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e24:	3328      	adds	r3, #40	@ 0x28
 8004e26:	2102      	movs	r1, #2
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 fbd7 	bl	80055dc <RCCEx_PLL3_Config>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004e34:	e00a      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e3c:	e006      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004e3e:	bf00      	nop
 8004e40:	e004      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004e42:	bf00      	nop
 8004e44:	e002      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004e46:	bf00      	nop
 8004e48:	e000      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004e4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004e54:	4ba1      	ldr	r3, [pc, #644]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e58:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004e64:	4a9d      	ldr	r2, [pc, #628]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e66:	430b      	orrs	r3, r1
 8004e68:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e6a:	e003      	b.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7c:	f002 0308 	and.w	r3, r2, #8
 8004e80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004e84:	2300      	movs	r3, #0
 8004e86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e8a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4313      	orrs	r3, r2
 8004e92:	d01e      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea0:	d10c      	bne.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea6:	3328      	adds	r3, #40	@ 0x28
 8004ea8:	2102      	movs	r1, #2
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fb96 	bl	80055dc <RCCEx_PLL3_Config>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004ebc:	4b87      	ldr	r3, [pc, #540]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ecc:	4a83      	ldr	r2, [pc, #524]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ece:	430b      	orrs	r3, r1
 8004ed0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eda:	f002 0310 	and.w	r3, r2, #16
 8004ede:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004ee8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004eec:	460b      	mov	r3, r1
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	d01e      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004efa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004efe:	d10c      	bne.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f04:	3328      	adds	r3, #40	@ 0x28
 8004f06:	2102      	movs	r1, #2
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f000 fb67 	bl	80055dc <RCCEx_PLL3_Config>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d002      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f1a:	4b70      	ldr	r3, [pc, #448]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f2a:	4a6c      	ldr	r2, [pc, #432]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f2c:	430b      	orrs	r3, r1
 8004f2e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004f3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004f40:	2300      	movs	r3, #0
 8004f42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f46:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	d03e      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004f58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f5c:	d022      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004f5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f62:	d81b      	bhi.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004f68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f6c:	d00b      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004f6e:	e015      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f74:	3308      	adds	r3, #8
 8004f76:	2100      	movs	r1, #0
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 fa7d 	bl	8005478 <RCCEx_PLL2_Config>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004f84:	e00f      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f8a:	3328      	adds	r3, #40	@ 0x28
 8004f8c:	2102      	movs	r1, #2
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 fb24 	bl	80055dc <RCCEx_PLL3_Config>
 8004f94:	4603      	mov	r3, r0
 8004f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004f9a:	e004      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fa2:	e000      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10b      	bne.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fae:	4b4b      	ldr	r3, [pc, #300]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004fbe:	4a47      	ldr	r2, [pc, #284]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fc0:	430b      	orrs	r3, r1
 8004fc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fc4:	e003      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004fda:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004fdc:	2300      	movs	r3, #0
 8004fde:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004fe0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	d03b      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ff6:	d01f      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004ff8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ffc:	d818      	bhi.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004ffe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005002:	d003      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005004:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005008:	d007      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800500a:	e011      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800500c:	4b33      	ldr	r3, [pc, #204]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	4a32      	ldr	r2, [pc, #200]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005016:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005018:	e00f      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800501a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800501e:	3328      	adds	r3, #40	@ 0x28
 8005020:	2101      	movs	r1, #1
 8005022:	4618      	mov	r0, r3
 8005024:	f000 fada 	bl	80055dc <RCCEx_PLL3_Config>
 8005028:	4603      	mov	r3, r0
 800502a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800502e:	e004      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005036:	e000      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005038:	bf00      	nop
    }

    if (ret == HAL_OK)
 800503a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10b      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005042:	4b26      	ldr	r3, [pc, #152]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005046:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800504a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005052:	4a22      	ldr	r2, [pc, #136]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005054:	430b      	orrs	r3, r1
 8005056:	6553      	str	r3, [r2, #84]	@ 0x54
 8005058:	e003      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800505e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800506e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005070:	2300      	movs	r3, #0
 8005072:	677b      	str	r3, [r7, #116]	@ 0x74
 8005074:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005078:	460b      	mov	r3, r1
 800507a:	4313      	orrs	r3, r2
 800507c:	d034      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800507e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005084:	2b00      	cmp	r3, #0
 8005086:	d003      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800508c:	d007      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800508e:	e011      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005090:	4b12      	ldr	r3, [pc, #72]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005094:	4a11      	ldr	r2, [pc, #68]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005096:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800509a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800509c:	e00e      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800509e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a2:	3308      	adds	r3, #8
 80050a4:	2102      	movs	r1, #2
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 f9e6 	bl	8005478 <RCCEx_PLL2_Config>
 80050ac:	4603      	mov	r3, r0
 80050ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80050b2:	e003      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10d      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80050c4:	4b05      	ldr	r3, [pc, #20]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050c8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050d2:	4a02      	ldr	r2, [pc, #8]	@ (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050d4:	430b      	orrs	r3, r1
 80050d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050d8:	e006      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80050da:	bf00      	nop
 80050dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80050e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80050f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050f6:	2300      	movs	r3, #0
 80050f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80050fa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80050fe:	460b      	mov	r3, r1
 8005100:	4313      	orrs	r3, r2
 8005102:	d00c      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005108:	3328      	adds	r3, #40	@ 0x28
 800510a:	2102      	movs	r1, #2
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fa65 	bl	80055dc <RCCEx_PLL3_Config>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d002      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800511e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005126:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800512a:	663b      	str	r3, [r7, #96]	@ 0x60
 800512c:	2300      	movs	r3, #0
 800512e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005130:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005134:	460b      	mov	r3, r1
 8005136:	4313      	orrs	r3, r2
 8005138:	d038      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800513a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005142:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005146:	d018      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005148:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800514c:	d811      	bhi.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800514e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005152:	d014      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005158:	d80b      	bhi.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800515a:	2b00      	cmp	r3, #0
 800515c:	d011      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800515e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005162:	d106      	bne.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005164:	4bc3      	ldr	r3, [pc, #780]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005168:	4ac2      	ldr	r2, [pc, #776]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800516a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800516e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005170:	e008      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005178:	e004      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800517a:	bf00      	nop
 800517c:	e002      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800517e:	bf00      	nop
 8005180:	e000      	b.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005182:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10b      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800518c:	4bb9      	ldr	r3, [pc, #740]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800518e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005190:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800519c:	4ab5      	ldr	r2, [pc, #724]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800519e:	430b      	orrs	r3, r1
 80051a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80051a2:	e003      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80051ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80051b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051ba:	2300      	movs	r3, #0
 80051bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051be:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80051c2:	460b      	mov	r3, r1
 80051c4:	4313      	orrs	r3, r2
 80051c6:	d009      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80051c8:	4baa      	ldr	r3, [pc, #680]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80051d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051d6:	4aa7      	ldr	r2, [pc, #668]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051d8:	430b      	orrs	r3, r1
 80051da:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80051dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80051e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80051ea:	2300      	movs	r3, #0
 80051ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80051ee:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80051f2:	460b      	mov	r3, r1
 80051f4:	4313      	orrs	r3, r2
 80051f6:	d00a      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80051f8:	4b9e      	ldr	r3, [pc, #632]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005204:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005208:	4a9a      	ldr	r2, [pc, #616]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800520a:	430b      	orrs	r3, r1
 800520c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800520e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005216:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800521a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800521c:	2300      	movs	r3, #0
 800521e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005220:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005224:	460b      	mov	r3, r1
 8005226:	4313      	orrs	r3, r2
 8005228:	d009      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800522a:	4b92      	ldr	r3, [pc, #584]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800522c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800522e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005236:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005238:	4a8e      	ldr	r2, [pc, #568]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800523a:	430b      	orrs	r3, r1
 800523c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800523e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005246:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800524a:	643b      	str	r3, [r7, #64]	@ 0x40
 800524c:	2300      	movs	r3, #0
 800524e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005250:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005254:	460b      	mov	r3, r1
 8005256:	4313      	orrs	r3, r2
 8005258:	d00e      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800525a:	4b86      	ldr	r3, [pc, #536]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	4a85      	ldr	r2, [pc, #532]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005260:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005264:	6113      	str	r3, [r2, #16]
 8005266:	4b83      	ldr	r3, [pc, #524]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005268:	6919      	ldr	r1, [r3, #16]
 800526a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800526e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005272:	4a80      	ldr	r2, [pc, #512]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005274:	430b      	orrs	r3, r1
 8005276:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005280:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005284:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005286:	2300      	movs	r3, #0
 8005288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800528a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800528e:	460b      	mov	r3, r1
 8005290:	4313      	orrs	r3, r2
 8005292:	d009      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005294:	4b77      	ldr	r3, [pc, #476]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005298:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800529c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052a2:	4a74      	ldr	r2, [pc, #464]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052a4:	430b      	orrs	r3, r1
 80052a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80052a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80052b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80052b6:	2300      	movs	r3, #0
 80052b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80052ba:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80052be:	460b      	mov	r3, r1
 80052c0:	4313      	orrs	r3, r2
 80052c2:	d00a      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80052c4:	4b6b      	ldr	r3, [pc, #428]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80052cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052d4:	4a67      	ldr	r2, [pc, #412]	@ (8005474 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052d6:	430b      	orrs	r3, r1
 80052d8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80052da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e2:	2100      	movs	r1, #0
 80052e4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052ec:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80052f0:	460b      	mov	r3, r1
 80052f2:	4313      	orrs	r3, r2
 80052f4:	d011      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80052f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fa:	3308      	adds	r3, #8
 80052fc:	2100      	movs	r1, #0
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 f8ba 	bl	8005478 <RCCEx_PLL2_Config>
 8005304:	4603      	mov	r3, r0
 8005306:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800530a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005316:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800531a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800531e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005322:	2100      	movs	r1, #0
 8005324:	6239      	str	r1, [r7, #32]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	627b      	str	r3, [r7, #36]	@ 0x24
 800532c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005330:	460b      	mov	r3, r1
 8005332:	4313      	orrs	r3, r2
 8005334:	d011      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533a:	3308      	adds	r3, #8
 800533c:	2101      	movs	r1, #1
 800533e:	4618      	mov	r0, r3
 8005340:	f000 f89a 	bl	8005478 <RCCEx_PLL2_Config>
 8005344:	4603      	mov	r3, r0
 8005346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800534a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005356:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800535a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005362:	2100      	movs	r1, #0
 8005364:	61b9      	str	r1, [r7, #24]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	61fb      	str	r3, [r7, #28]
 800536c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005370:	460b      	mov	r3, r1
 8005372:	4313      	orrs	r3, r2
 8005374:	d011      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537a:	3308      	adds	r3, #8
 800537c:	2102      	movs	r1, #2
 800537e:	4618      	mov	r0, r3
 8005380:	f000 f87a 	bl	8005478 <RCCEx_PLL2_Config>
 8005384:	4603      	mov	r3, r0
 8005386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800538a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005396:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800539a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	2100      	movs	r1, #0
 80053a4:	6139      	str	r1, [r7, #16]
 80053a6:	f003 0308 	and.w	r3, r3, #8
 80053aa:	617b      	str	r3, [r7, #20]
 80053ac:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80053b0:	460b      	mov	r3, r1
 80053b2:	4313      	orrs	r3, r2
 80053b4:	d011      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80053b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ba:	3328      	adds	r3, #40	@ 0x28
 80053bc:	2100      	movs	r1, #0
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 f90c 	bl	80055dc <RCCEx_PLL3_Config>
 80053c4:	4603      	mov	r3, r0
 80053c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80053ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80053da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e2:	2100      	movs	r1, #0
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	f003 0310 	and.w	r3, r3, #16
 80053ea:	60fb      	str	r3, [r7, #12]
 80053ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80053f0:	460b      	mov	r3, r1
 80053f2:	4313      	orrs	r3, r2
 80053f4:	d011      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fa:	3328      	adds	r3, #40	@ 0x28
 80053fc:	2101      	movs	r1, #1
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 f8ec 	bl	80055dc <RCCEx_PLL3_Config>
 8005404:	4603      	mov	r3, r0
 8005406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800540a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800541a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005422:	2100      	movs	r1, #0
 8005424:	6039      	str	r1, [r7, #0]
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	607b      	str	r3, [r7, #4]
 800542c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005430:	460b      	mov	r3, r1
 8005432:	4313      	orrs	r3, r2
 8005434:	d011      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543a:	3328      	adds	r3, #40	@ 0x28
 800543c:	2102      	movs	r1, #2
 800543e:	4618      	mov	r0, r3
 8005440:	f000 f8cc 	bl	80055dc <RCCEx_PLL3_Config>
 8005444:	4603      	mov	r3, r0
 8005446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800544a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005452:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005456:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800545a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005462:	2300      	movs	r3, #0
 8005464:	e000      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
}
 8005468:	4618      	mov	r0, r3
 800546a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800546e:	46bd      	mov	sp, r7
 8005470:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005474:	58024400 	.word	0x58024400

08005478 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005482:	2300      	movs	r3, #0
 8005484:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005486:	4b53      	ldr	r3, [pc, #332]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	2b03      	cmp	r3, #3
 8005490:	d101      	bne.n	8005496 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e099      	b.n	80055ca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005496:	4b4f      	ldr	r3, [pc, #316]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a4e      	ldr	r2, [pc, #312]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800549c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054a2:	f7fb fdbf 	bl	8001024 <HAL_GetTick>
 80054a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054a8:	e008      	b.n	80054bc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054aa:	f7fb fdbb 	bl	8001024 <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d901      	bls.n	80054bc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e086      	b.n	80055ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80054bc:	4b45      	ldr	r3, [pc, #276]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1f0      	bne.n	80054aa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80054c8:	4b42      	ldr	r3, [pc, #264]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 80054ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054cc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	031b      	lsls	r3, r3, #12
 80054d6:	493f      	ldr	r1, [pc, #252]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	628b      	str	r3, [r1, #40]	@ 0x28
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	3b01      	subs	r3, #1
 80054e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	3b01      	subs	r3, #1
 80054ec:	025b      	lsls	r3, r3, #9
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	431a      	orrs	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	041b      	lsls	r3, r3, #16
 80054fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80054fe:	431a      	orrs	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	3b01      	subs	r3, #1
 8005506:	061b      	lsls	r3, r3, #24
 8005508:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800550c:	4931      	ldr	r1, [pc, #196]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800550e:	4313      	orrs	r3, r2
 8005510:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005512:	4b30      	ldr	r3, [pc, #192]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005516:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	492d      	ldr	r1, [pc, #180]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005520:	4313      	orrs	r3, r2
 8005522:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005524:	4b2b      	ldr	r3, [pc, #172]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005528:	f023 0220 	bic.w	r2, r3, #32
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	4928      	ldr	r1, [pc, #160]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005532:	4313      	orrs	r3, r2
 8005534:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005536:	4b27      	ldr	r3, [pc, #156]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553a:	4a26      	ldr	r2, [pc, #152]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800553c:	f023 0310 	bic.w	r3, r3, #16
 8005540:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005542:	4b24      	ldr	r3, [pc, #144]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005544:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005546:	4b24      	ldr	r3, [pc, #144]	@ (80055d8 <RCCEx_PLL2_Config+0x160>)
 8005548:	4013      	ands	r3, r2
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	69d2      	ldr	r2, [r2, #28]
 800554e:	00d2      	lsls	r2, r2, #3
 8005550:	4920      	ldr	r1, [pc, #128]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005552:	4313      	orrs	r3, r2
 8005554:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005556:	4b1f      	ldr	r3, [pc, #124]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555a:	4a1e      	ldr	r2, [pc, #120]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800555c:	f043 0310 	orr.w	r3, r3, #16
 8005560:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d106      	bne.n	8005576 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005568:	4b1a      	ldr	r3, [pc, #104]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800556a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556c:	4a19      	ldr	r2, [pc, #100]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800556e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005572:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005574:	e00f      	b.n	8005596 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d106      	bne.n	800558a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800557c:	4b15      	ldr	r3, [pc, #84]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800557e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005580:	4a14      	ldr	r2, [pc, #80]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005586:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005588:	e005      	b.n	8005596 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800558a:	4b12      	ldr	r3, [pc, #72]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800558c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558e:	4a11      	ldr	r2, [pc, #68]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005590:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005594:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005596:	4b0f      	ldr	r3, [pc, #60]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a0e      	ldr	r2, [pc, #56]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 800559c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80055a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055a2:	f7fb fd3f 	bl	8001024 <HAL_GetTick>
 80055a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055a8:	e008      	b.n	80055bc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80055aa:	f7fb fd3b 	bl	8001024 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d901      	bls.n	80055bc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e006      	b.n	80055ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80055bc:	4b05      	ldr	r3, [pc, #20]	@ (80055d4 <RCCEx_PLL2_Config+0x15c>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d0f0      	beq.n	80055aa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	58024400 	.word	0x58024400
 80055d8:	ffff0007 	.word	0xffff0007

080055dc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055ea:	4b53      	ldr	r3, [pc, #332]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80055ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ee:	f003 0303 	and.w	r3, r3, #3
 80055f2:	2b03      	cmp	r3, #3
 80055f4:	d101      	bne.n	80055fa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e099      	b.n	800572e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80055fa:	4b4f      	ldr	r3, [pc, #316]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a4e      	ldr	r2, [pc, #312]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005600:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005604:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005606:	f7fb fd0d 	bl	8001024 <HAL_GetTick>
 800560a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800560c:	e008      	b.n	8005620 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800560e:	f7fb fd09 	bl	8001024 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b02      	cmp	r3, #2
 800561a:	d901      	bls.n	8005620 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e086      	b.n	800572e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005620:	4b45      	ldr	r3, [pc, #276]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1f0      	bne.n	800560e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800562c:	4b42      	ldr	r3, [pc, #264]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 800562e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005630:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	051b      	lsls	r3, r3, #20
 800563a:	493f      	ldr	r1, [pc, #252]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 800563c:	4313      	orrs	r3, r2
 800563e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	3b01      	subs	r3, #1
 8005646:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	3b01      	subs	r3, #1
 8005650:	025b      	lsls	r3, r3, #9
 8005652:	b29b      	uxth	r3, r3
 8005654:	431a      	orrs	r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	3b01      	subs	r3, #1
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005662:	431a      	orrs	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	3b01      	subs	r3, #1
 800566a:	061b      	lsls	r3, r3, #24
 800566c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005670:	4931      	ldr	r1, [pc, #196]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005672:	4313      	orrs	r3, r2
 8005674:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005676:	4b30      	ldr	r3, [pc, #192]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800567a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	492d      	ldr	r1, [pc, #180]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005684:	4313      	orrs	r3, r2
 8005686:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005688:	4b2b      	ldr	r3, [pc, #172]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 800568a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800568c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	4928      	ldr	r1, [pc, #160]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005696:	4313      	orrs	r3, r2
 8005698:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800569a:	4b27      	ldr	r3, [pc, #156]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 800569c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569e:	4a26      	ldr	r2, [pc, #152]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80056a6:	4b24      	ldr	r3, [pc, #144]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056aa:	4b24      	ldr	r3, [pc, #144]	@ (800573c <RCCEx_PLL3_Config+0x160>)
 80056ac:	4013      	ands	r3, r2
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	69d2      	ldr	r2, [r2, #28]
 80056b2:	00d2      	lsls	r2, r2, #3
 80056b4:	4920      	ldr	r1, [pc, #128]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80056ba:	4b1f      	ldr	r3, [pc, #124]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056be:	4a1e      	ldr	r2, [pc, #120]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d106      	bne.n	80056da <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80056cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d0:	4a19      	ldr	r2, [pc, #100]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056d8:	e00f      	b.n	80056fa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d106      	bne.n	80056ee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80056e0:	4b15      	ldr	r3, [pc, #84]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e4:	4a14      	ldr	r2, [pc, #80]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056ec:	e005      	b.n	80056fa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80056ee:	4b12      	ldr	r3, [pc, #72]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f2:	4a11      	ldr	r2, [pc, #68]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80056fa:	4b0f      	ldr	r3, [pc, #60]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a0e      	ldr	r2, [pc, #56]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005704:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005706:	f7fb fc8d 	bl	8001024 <HAL_GetTick>
 800570a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800570c:	e008      	b.n	8005720 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800570e:	f7fb fc89 	bl	8001024 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	2b02      	cmp	r3, #2
 800571a:	d901      	bls.n	8005720 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e006      	b.n	800572e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005720:	4b05      	ldr	r3, [pc, #20]	@ (8005738 <RCCEx_PLL3_Config+0x15c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d0f0      	beq.n	800570e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800572c:	7bfb      	ldrb	r3, [r7, #15]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	58024400 	.word	0x58024400
 800573c:	ffff0007 	.word	0xffff0007

08005740 <siprintf>:
 8005740:	b40e      	push	{r1, r2, r3}
 8005742:	b500      	push	{lr}
 8005744:	b09c      	sub	sp, #112	@ 0x70
 8005746:	ab1d      	add	r3, sp, #116	@ 0x74
 8005748:	9002      	str	r0, [sp, #8]
 800574a:	9006      	str	r0, [sp, #24]
 800574c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005750:	4809      	ldr	r0, [pc, #36]	@ (8005778 <siprintf+0x38>)
 8005752:	9107      	str	r1, [sp, #28]
 8005754:	9104      	str	r1, [sp, #16]
 8005756:	4909      	ldr	r1, [pc, #36]	@ (800577c <siprintf+0x3c>)
 8005758:	f853 2b04 	ldr.w	r2, [r3], #4
 800575c:	9105      	str	r1, [sp, #20]
 800575e:	6800      	ldr	r0, [r0, #0]
 8005760:	9301      	str	r3, [sp, #4]
 8005762:	a902      	add	r1, sp, #8
 8005764:	f000 f9a2 	bl	8005aac <_svfiprintf_r>
 8005768:	9b02      	ldr	r3, [sp, #8]
 800576a:	2200      	movs	r2, #0
 800576c:	701a      	strb	r2, [r3, #0]
 800576e:	b01c      	add	sp, #112	@ 0x70
 8005770:	f85d eb04 	ldr.w	lr, [sp], #4
 8005774:	b003      	add	sp, #12
 8005776:	4770      	bx	lr
 8005778:	24000010 	.word	0x24000010
 800577c:	ffff0208 	.word	0xffff0208

08005780 <memset>:
 8005780:	4402      	add	r2, r0
 8005782:	4603      	mov	r3, r0
 8005784:	4293      	cmp	r3, r2
 8005786:	d100      	bne.n	800578a <memset+0xa>
 8005788:	4770      	bx	lr
 800578a:	f803 1b01 	strb.w	r1, [r3], #1
 800578e:	e7f9      	b.n	8005784 <memset+0x4>

08005790 <__errno>:
 8005790:	4b01      	ldr	r3, [pc, #4]	@ (8005798 <__errno+0x8>)
 8005792:	6818      	ldr	r0, [r3, #0]
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	24000010 	.word	0x24000010

0800579c <__libc_init_array>:
 800579c:	b570      	push	{r4, r5, r6, lr}
 800579e:	4d0d      	ldr	r5, [pc, #52]	@ (80057d4 <__libc_init_array+0x38>)
 80057a0:	4c0d      	ldr	r4, [pc, #52]	@ (80057d8 <__libc_init_array+0x3c>)
 80057a2:	1b64      	subs	r4, r4, r5
 80057a4:	10a4      	asrs	r4, r4, #2
 80057a6:	2600      	movs	r6, #0
 80057a8:	42a6      	cmp	r6, r4
 80057aa:	d109      	bne.n	80057c0 <__libc_init_array+0x24>
 80057ac:	4d0b      	ldr	r5, [pc, #44]	@ (80057dc <__libc_init_array+0x40>)
 80057ae:	4c0c      	ldr	r4, [pc, #48]	@ (80057e0 <__libc_init_array+0x44>)
 80057b0:	f000 fc66 	bl	8006080 <_init>
 80057b4:	1b64      	subs	r4, r4, r5
 80057b6:	10a4      	asrs	r4, r4, #2
 80057b8:	2600      	movs	r6, #0
 80057ba:	42a6      	cmp	r6, r4
 80057bc:	d105      	bne.n	80057ca <__libc_init_array+0x2e>
 80057be:	bd70      	pop	{r4, r5, r6, pc}
 80057c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057c4:	4798      	blx	r3
 80057c6:	3601      	adds	r6, #1
 80057c8:	e7ee      	b.n	80057a8 <__libc_init_array+0xc>
 80057ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80057ce:	4798      	blx	r3
 80057d0:	3601      	adds	r6, #1
 80057d2:	e7f2      	b.n	80057ba <__libc_init_array+0x1e>
 80057d4:	08006158 	.word	0x08006158
 80057d8:	08006158 	.word	0x08006158
 80057dc:	08006158 	.word	0x08006158
 80057e0:	0800615c 	.word	0x0800615c

080057e4 <__retarget_lock_acquire_recursive>:
 80057e4:	4770      	bx	lr

080057e6 <__retarget_lock_release_recursive>:
 80057e6:	4770      	bx	lr

080057e8 <memcpy>:
 80057e8:	440a      	add	r2, r1
 80057ea:	4291      	cmp	r1, r2
 80057ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80057f0:	d100      	bne.n	80057f4 <memcpy+0xc>
 80057f2:	4770      	bx	lr
 80057f4:	b510      	push	{r4, lr}
 80057f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057fe:	4291      	cmp	r1, r2
 8005800:	d1f9      	bne.n	80057f6 <memcpy+0xe>
 8005802:	bd10      	pop	{r4, pc}

08005804 <_free_r>:
 8005804:	b538      	push	{r3, r4, r5, lr}
 8005806:	4605      	mov	r5, r0
 8005808:	2900      	cmp	r1, #0
 800580a:	d041      	beq.n	8005890 <_free_r+0x8c>
 800580c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005810:	1f0c      	subs	r4, r1, #4
 8005812:	2b00      	cmp	r3, #0
 8005814:	bfb8      	it	lt
 8005816:	18e4      	addlt	r4, r4, r3
 8005818:	f000 f8e0 	bl	80059dc <__malloc_lock>
 800581c:	4a1d      	ldr	r2, [pc, #116]	@ (8005894 <_free_r+0x90>)
 800581e:	6813      	ldr	r3, [r2, #0]
 8005820:	b933      	cbnz	r3, 8005830 <_free_r+0x2c>
 8005822:	6063      	str	r3, [r4, #4]
 8005824:	6014      	str	r4, [r2, #0]
 8005826:	4628      	mov	r0, r5
 8005828:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800582c:	f000 b8dc 	b.w	80059e8 <__malloc_unlock>
 8005830:	42a3      	cmp	r3, r4
 8005832:	d908      	bls.n	8005846 <_free_r+0x42>
 8005834:	6820      	ldr	r0, [r4, #0]
 8005836:	1821      	adds	r1, r4, r0
 8005838:	428b      	cmp	r3, r1
 800583a:	bf01      	itttt	eq
 800583c:	6819      	ldreq	r1, [r3, #0]
 800583e:	685b      	ldreq	r3, [r3, #4]
 8005840:	1809      	addeq	r1, r1, r0
 8005842:	6021      	streq	r1, [r4, #0]
 8005844:	e7ed      	b.n	8005822 <_free_r+0x1e>
 8005846:	461a      	mov	r2, r3
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	b10b      	cbz	r3, 8005850 <_free_r+0x4c>
 800584c:	42a3      	cmp	r3, r4
 800584e:	d9fa      	bls.n	8005846 <_free_r+0x42>
 8005850:	6811      	ldr	r1, [r2, #0]
 8005852:	1850      	adds	r0, r2, r1
 8005854:	42a0      	cmp	r0, r4
 8005856:	d10b      	bne.n	8005870 <_free_r+0x6c>
 8005858:	6820      	ldr	r0, [r4, #0]
 800585a:	4401      	add	r1, r0
 800585c:	1850      	adds	r0, r2, r1
 800585e:	4283      	cmp	r3, r0
 8005860:	6011      	str	r1, [r2, #0]
 8005862:	d1e0      	bne.n	8005826 <_free_r+0x22>
 8005864:	6818      	ldr	r0, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	6053      	str	r3, [r2, #4]
 800586a:	4408      	add	r0, r1
 800586c:	6010      	str	r0, [r2, #0]
 800586e:	e7da      	b.n	8005826 <_free_r+0x22>
 8005870:	d902      	bls.n	8005878 <_free_r+0x74>
 8005872:	230c      	movs	r3, #12
 8005874:	602b      	str	r3, [r5, #0]
 8005876:	e7d6      	b.n	8005826 <_free_r+0x22>
 8005878:	6820      	ldr	r0, [r4, #0]
 800587a:	1821      	adds	r1, r4, r0
 800587c:	428b      	cmp	r3, r1
 800587e:	bf04      	itt	eq
 8005880:	6819      	ldreq	r1, [r3, #0]
 8005882:	685b      	ldreq	r3, [r3, #4]
 8005884:	6063      	str	r3, [r4, #4]
 8005886:	bf04      	itt	eq
 8005888:	1809      	addeq	r1, r1, r0
 800588a:	6021      	streq	r1, [r4, #0]
 800588c:	6054      	str	r4, [r2, #4]
 800588e:	e7ca      	b.n	8005826 <_free_r+0x22>
 8005890:	bd38      	pop	{r3, r4, r5, pc}
 8005892:	bf00      	nop
 8005894:	240002bc 	.word	0x240002bc

08005898 <sbrk_aligned>:
 8005898:	b570      	push	{r4, r5, r6, lr}
 800589a:	4e0f      	ldr	r6, [pc, #60]	@ (80058d8 <sbrk_aligned+0x40>)
 800589c:	460c      	mov	r4, r1
 800589e:	6831      	ldr	r1, [r6, #0]
 80058a0:	4605      	mov	r5, r0
 80058a2:	b911      	cbnz	r1, 80058aa <sbrk_aligned+0x12>
 80058a4:	f000 fba6 	bl	8005ff4 <_sbrk_r>
 80058a8:	6030      	str	r0, [r6, #0]
 80058aa:	4621      	mov	r1, r4
 80058ac:	4628      	mov	r0, r5
 80058ae:	f000 fba1 	bl	8005ff4 <_sbrk_r>
 80058b2:	1c43      	adds	r3, r0, #1
 80058b4:	d103      	bne.n	80058be <sbrk_aligned+0x26>
 80058b6:	f04f 34ff 	mov.w	r4, #4294967295
 80058ba:	4620      	mov	r0, r4
 80058bc:	bd70      	pop	{r4, r5, r6, pc}
 80058be:	1cc4      	adds	r4, r0, #3
 80058c0:	f024 0403 	bic.w	r4, r4, #3
 80058c4:	42a0      	cmp	r0, r4
 80058c6:	d0f8      	beq.n	80058ba <sbrk_aligned+0x22>
 80058c8:	1a21      	subs	r1, r4, r0
 80058ca:	4628      	mov	r0, r5
 80058cc:	f000 fb92 	bl	8005ff4 <_sbrk_r>
 80058d0:	3001      	adds	r0, #1
 80058d2:	d1f2      	bne.n	80058ba <sbrk_aligned+0x22>
 80058d4:	e7ef      	b.n	80058b6 <sbrk_aligned+0x1e>
 80058d6:	bf00      	nop
 80058d8:	240002b8 	.word	0x240002b8

080058dc <_malloc_r>:
 80058dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058e0:	1ccd      	adds	r5, r1, #3
 80058e2:	f025 0503 	bic.w	r5, r5, #3
 80058e6:	3508      	adds	r5, #8
 80058e8:	2d0c      	cmp	r5, #12
 80058ea:	bf38      	it	cc
 80058ec:	250c      	movcc	r5, #12
 80058ee:	2d00      	cmp	r5, #0
 80058f0:	4606      	mov	r6, r0
 80058f2:	db01      	blt.n	80058f8 <_malloc_r+0x1c>
 80058f4:	42a9      	cmp	r1, r5
 80058f6:	d904      	bls.n	8005902 <_malloc_r+0x26>
 80058f8:	230c      	movs	r3, #12
 80058fa:	6033      	str	r3, [r6, #0]
 80058fc:	2000      	movs	r0, #0
 80058fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005902:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059d8 <_malloc_r+0xfc>
 8005906:	f000 f869 	bl	80059dc <__malloc_lock>
 800590a:	f8d8 3000 	ldr.w	r3, [r8]
 800590e:	461c      	mov	r4, r3
 8005910:	bb44      	cbnz	r4, 8005964 <_malloc_r+0x88>
 8005912:	4629      	mov	r1, r5
 8005914:	4630      	mov	r0, r6
 8005916:	f7ff ffbf 	bl	8005898 <sbrk_aligned>
 800591a:	1c43      	adds	r3, r0, #1
 800591c:	4604      	mov	r4, r0
 800591e:	d158      	bne.n	80059d2 <_malloc_r+0xf6>
 8005920:	f8d8 4000 	ldr.w	r4, [r8]
 8005924:	4627      	mov	r7, r4
 8005926:	2f00      	cmp	r7, #0
 8005928:	d143      	bne.n	80059b2 <_malloc_r+0xd6>
 800592a:	2c00      	cmp	r4, #0
 800592c:	d04b      	beq.n	80059c6 <_malloc_r+0xea>
 800592e:	6823      	ldr	r3, [r4, #0]
 8005930:	4639      	mov	r1, r7
 8005932:	4630      	mov	r0, r6
 8005934:	eb04 0903 	add.w	r9, r4, r3
 8005938:	f000 fb5c 	bl	8005ff4 <_sbrk_r>
 800593c:	4581      	cmp	r9, r0
 800593e:	d142      	bne.n	80059c6 <_malloc_r+0xea>
 8005940:	6821      	ldr	r1, [r4, #0]
 8005942:	1a6d      	subs	r5, r5, r1
 8005944:	4629      	mov	r1, r5
 8005946:	4630      	mov	r0, r6
 8005948:	f7ff ffa6 	bl	8005898 <sbrk_aligned>
 800594c:	3001      	adds	r0, #1
 800594e:	d03a      	beq.n	80059c6 <_malloc_r+0xea>
 8005950:	6823      	ldr	r3, [r4, #0]
 8005952:	442b      	add	r3, r5
 8005954:	6023      	str	r3, [r4, #0]
 8005956:	f8d8 3000 	ldr.w	r3, [r8]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	bb62      	cbnz	r2, 80059b8 <_malloc_r+0xdc>
 800595e:	f8c8 7000 	str.w	r7, [r8]
 8005962:	e00f      	b.n	8005984 <_malloc_r+0xa8>
 8005964:	6822      	ldr	r2, [r4, #0]
 8005966:	1b52      	subs	r2, r2, r5
 8005968:	d420      	bmi.n	80059ac <_malloc_r+0xd0>
 800596a:	2a0b      	cmp	r2, #11
 800596c:	d917      	bls.n	800599e <_malloc_r+0xc2>
 800596e:	1961      	adds	r1, r4, r5
 8005970:	42a3      	cmp	r3, r4
 8005972:	6025      	str	r5, [r4, #0]
 8005974:	bf18      	it	ne
 8005976:	6059      	strne	r1, [r3, #4]
 8005978:	6863      	ldr	r3, [r4, #4]
 800597a:	bf08      	it	eq
 800597c:	f8c8 1000 	streq.w	r1, [r8]
 8005980:	5162      	str	r2, [r4, r5]
 8005982:	604b      	str	r3, [r1, #4]
 8005984:	4630      	mov	r0, r6
 8005986:	f000 f82f 	bl	80059e8 <__malloc_unlock>
 800598a:	f104 000b 	add.w	r0, r4, #11
 800598e:	1d23      	adds	r3, r4, #4
 8005990:	f020 0007 	bic.w	r0, r0, #7
 8005994:	1ac2      	subs	r2, r0, r3
 8005996:	bf1c      	itt	ne
 8005998:	1a1b      	subne	r3, r3, r0
 800599a:	50a3      	strne	r3, [r4, r2]
 800599c:	e7af      	b.n	80058fe <_malloc_r+0x22>
 800599e:	6862      	ldr	r2, [r4, #4]
 80059a0:	42a3      	cmp	r3, r4
 80059a2:	bf0c      	ite	eq
 80059a4:	f8c8 2000 	streq.w	r2, [r8]
 80059a8:	605a      	strne	r2, [r3, #4]
 80059aa:	e7eb      	b.n	8005984 <_malloc_r+0xa8>
 80059ac:	4623      	mov	r3, r4
 80059ae:	6864      	ldr	r4, [r4, #4]
 80059b0:	e7ae      	b.n	8005910 <_malloc_r+0x34>
 80059b2:	463c      	mov	r4, r7
 80059b4:	687f      	ldr	r7, [r7, #4]
 80059b6:	e7b6      	b.n	8005926 <_malloc_r+0x4a>
 80059b8:	461a      	mov	r2, r3
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	42a3      	cmp	r3, r4
 80059be:	d1fb      	bne.n	80059b8 <_malloc_r+0xdc>
 80059c0:	2300      	movs	r3, #0
 80059c2:	6053      	str	r3, [r2, #4]
 80059c4:	e7de      	b.n	8005984 <_malloc_r+0xa8>
 80059c6:	230c      	movs	r3, #12
 80059c8:	6033      	str	r3, [r6, #0]
 80059ca:	4630      	mov	r0, r6
 80059cc:	f000 f80c 	bl	80059e8 <__malloc_unlock>
 80059d0:	e794      	b.n	80058fc <_malloc_r+0x20>
 80059d2:	6005      	str	r5, [r0, #0]
 80059d4:	e7d6      	b.n	8005984 <_malloc_r+0xa8>
 80059d6:	bf00      	nop
 80059d8:	240002bc 	.word	0x240002bc

080059dc <__malloc_lock>:
 80059dc:	4801      	ldr	r0, [pc, #4]	@ (80059e4 <__malloc_lock+0x8>)
 80059de:	f7ff bf01 	b.w	80057e4 <__retarget_lock_acquire_recursive>
 80059e2:	bf00      	nop
 80059e4:	240002b4 	.word	0x240002b4

080059e8 <__malloc_unlock>:
 80059e8:	4801      	ldr	r0, [pc, #4]	@ (80059f0 <__malloc_unlock+0x8>)
 80059ea:	f7ff befc 	b.w	80057e6 <__retarget_lock_release_recursive>
 80059ee:	bf00      	nop
 80059f0:	240002b4 	.word	0x240002b4

080059f4 <__ssputs_r>:
 80059f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f8:	688e      	ldr	r6, [r1, #8]
 80059fa:	461f      	mov	r7, r3
 80059fc:	42be      	cmp	r6, r7
 80059fe:	680b      	ldr	r3, [r1, #0]
 8005a00:	4682      	mov	sl, r0
 8005a02:	460c      	mov	r4, r1
 8005a04:	4690      	mov	r8, r2
 8005a06:	d82d      	bhi.n	8005a64 <__ssputs_r+0x70>
 8005a08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a10:	d026      	beq.n	8005a60 <__ssputs_r+0x6c>
 8005a12:	6965      	ldr	r5, [r4, #20]
 8005a14:	6909      	ldr	r1, [r1, #16]
 8005a16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a1a:	eba3 0901 	sub.w	r9, r3, r1
 8005a1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a22:	1c7b      	adds	r3, r7, #1
 8005a24:	444b      	add	r3, r9
 8005a26:	106d      	asrs	r5, r5, #1
 8005a28:	429d      	cmp	r5, r3
 8005a2a:	bf38      	it	cc
 8005a2c:	461d      	movcc	r5, r3
 8005a2e:	0553      	lsls	r3, r2, #21
 8005a30:	d527      	bpl.n	8005a82 <__ssputs_r+0x8e>
 8005a32:	4629      	mov	r1, r5
 8005a34:	f7ff ff52 	bl	80058dc <_malloc_r>
 8005a38:	4606      	mov	r6, r0
 8005a3a:	b360      	cbz	r0, 8005a96 <__ssputs_r+0xa2>
 8005a3c:	6921      	ldr	r1, [r4, #16]
 8005a3e:	464a      	mov	r2, r9
 8005a40:	f7ff fed2 	bl	80057e8 <memcpy>
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005a4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a4e:	81a3      	strh	r3, [r4, #12]
 8005a50:	6126      	str	r6, [r4, #16]
 8005a52:	6165      	str	r5, [r4, #20]
 8005a54:	444e      	add	r6, r9
 8005a56:	eba5 0509 	sub.w	r5, r5, r9
 8005a5a:	6026      	str	r6, [r4, #0]
 8005a5c:	60a5      	str	r5, [r4, #8]
 8005a5e:	463e      	mov	r6, r7
 8005a60:	42be      	cmp	r6, r7
 8005a62:	d900      	bls.n	8005a66 <__ssputs_r+0x72>
 8005a64:	463e      	mov	r6, r7
 8005a66:	6820      	ldr	r0, [r4, #0]
 8005a68:	4632      	mov	r2, r6
 8005a6a:	4641      	mov	r1, r8
 8005a6c:	f000 faa8 	bl	8005fc0 <memmove>
 8005a70:	68a3      	ldr	r3, [r4, #8]
 8005a72:	1b9b      	subs	r3, r3, r6
 8005a74:	60a3      	str	r3, [r4, #8]
 8005a76:	6823      	ldr	r3, [r4, #0]
 8005a78:	4433      	add	r3, r6
 8005a7a:	6023      	str	r3, [r4, #0]
 8005a7c:	2000      	movs	r0, #0
 8005a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a82:	462a      	mov	r2, r5
 8005a84:	f000 fac6 	bl	8006014 <_realloc_r>
 8005a88:	4606      	mov	r6, r0
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	d1e0      	bne.n	8005a50 <__ssputs_r+0x5c>
 8005a8e:	6921      	ldr	r1, [r4, #16]
 8005a90:	4650      	mov	r0, sl
 8005a92:	f7ff feb7 	bl	8005804 <_free_r>
 8005a96:	230c      	movs	r3, #12
 8005a98:	f8ca 3000 	str.w	r3, [sl]
 8005a9c:	89a3      	ldrh	r3, [r4, #12]
 8005a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aa2:	81a3      	strh	r3, [r4, #12]
 8005aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8005aa8:	e7e9      	b.n	8005a7e <__ssputs_r+0x8a>
	...

08005aac <_svfiprintf_r>:
 8005aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab0:	4698      	mov	r8, r3
 8005ab2:	898b      	ldrh	r3, [r1, #12]
 8005ab4:	061b      	lsls	r3, r3, #24
 8005ab6:	b09d      	sub	sp, #116	@ 0x74
 8005ab8:	4607      	mov	r7, r0
 8005aba:	460d      	mov	r5, r1
 8005abc:	4614      	mov	r4, r2
 8005abe:	d510      	bpl.n	8005ae2 <_svfiprintf_r+0x36>
 8005ac0:	690b      	ldr	r3, [r1, #16]
 8005ac2:	b973      	cbnz	r3, 8005ae2 <_svfiprintf_r+0x36>
 8005ac4:	2140      	movs	r1, #64	@ 0x40
 8005ac6:	f7ff ff09 	bl	80058dc <_malloc_r>
 8005aca:	6028      	str	r0, [r5, #0]
 8005acc:	6128      	str	r0, [r5, #16]
 8005ace:	b930      	cbnz	r0, 8005ade <_svfiprintf_r+0x32>
 8005ad0:	230c      	movs	r3, #12
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad8:	b01d      	add	sp, #116	@ 0x74
 8005ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ade:	2340      	movs	r3, #64	@ 0x40
 8005ae0:	616b      	str	r3, [r5, #20]
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ae6:	2320      	movs	r3, #32
 8005ae8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005aec:	f8cd 800c 	str.w	r8, [sp, #12]
 8005af0:	2330      	movs	r3, #48	@ 0x30
 8005af2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005c90 <_svfiprintf_r+0x1e4>
 8005af6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005afa:	f04f 0901 	mov.w	r9, #1
 8005afe:	4623      	mov	r3, r4
 8005b00:	469a      	mov	sl, r3
 8005b02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b06:	b10a      	cbz	r2, 8005b0c <_svfiprintf_r+0x60>
 8005b08:	2a25      	cmp	r2, #37	@ 0x25
 8005b0a:	d1f9      	bne.n	8005b00 <_svfiprintf_r+0x54>
 8005b0c:	ebba 0b04 	subs.w	fp, sl, r4
 8005b10:	d00b      	beq.n	8005b2a <_svfiprintf_r+0x7e>
 8005b12:	465b      	mov	r3, fp
 8005b14:	4622      	mov	r2, r4
 8005b16:	4629      	mov	r1, r5
 8005b18:	4638      	mov	r0, r7
 8005b1a:	f7ff ff6b 	bl	80059f4 <__ssputs_r>
 8005b1e:	3001      	adds	r0, #1
 8005b20:	f000 80a7 	beq.w	8005c72 <_svfiprintf_r+0x1c6>
 8005b24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b26:	445a      	add	r2, fp
 8005b28:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 809f 	beq.w	8005c72 <_svfiprintf_r+0x1c6>
 8005b34:	2300      	movs	r3, #0
 8005b36:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b3e:	f10a 0a01 	add.w	sl, sl, #1
 8005b42:	9304      	str	r3, [sp, #16]
 8005b44:	9307      	str	r3, [sp, #28]
 8005b46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b4c:	4654      	mov	r4, sl
 8005b4e:	2205      	movs	r2, #5
 8005b50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b54:	484e      	ldr	r0, [pc, #312]	@ (8005c90 <_svfiprintf_r+0x1e4>)
 8005b56:	f7fa fbc3 	bl	80002e0 <memchr>
 8005b5a:	9a04      	ldr	r2, [sp, #16]
 8005b5c:	b9d8      	cbnz	r0, 8005b96 <_svfiprintf_r+0xea>
 8005b5e:	06d0      	lsls	r0, r2, #27
 8005b60:	bf44      	itt	mi
 8005b62:	2320      	movmi	r3, #32
 8005b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b68:	0711      	lsls	r1, r2, #28
 8005b6a:	bf44      	itt	mi
 8005b6c:	232b      	movmi	r3, #43	@ 0x2b
 8005b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b72:	f89a 3000 	ldrb.w	r3, [sl]
 8005b76:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b78:	d015      	beq.n	8005ba6 <_svfiprintf_r+0xfa>
 8005b7a:	9a07      	ldr	r2, [sp, #28]
 8005b7c:	4654      	mov	r4, sl
 8005b7e:	2000      	movs	r0, #0
 8005b80:	f04f 0c0a 	mov.w	ip, #10
 8005b84:	4621      	mov	r1, r4
 8005b86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b8a:	3b30      	subs	r3, #48	@ 0x30
 8005b8c:	2b09      	cmp	r3, #9
 8005b8e:	d94b      	bls.n	8005c28 <_svfiprintf_r+0x17c>
 8005b90:	b1b0      	cbz	r0, 8005bc0 <_svfiprintf_r+0x114>
 8005b92:	9207      	str	r2, [sp, #28]
 8005b94:	e014      	b.n	8005bc0 <_svfiprintf_r+0x114>
 8005b96:	eba0 0308 	sub.w	r3, r0, r8
 8005b9a:	fa09 f303 	lsl.w	r3, r9, r3
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	9304      	str	r3, [sp, #16]
 8005ba2:	46a2      	mov	sl, r4
 8005ba4:	e7d2      	b.n	8005b4c <_svfiprintf_r+0xa0>
 8005ba6:	9b03      	ldr	r3, [sp, #12]
 8005ba8:	1d19      	adds	r1, r3, #4
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	9103      	str	r1, [sp, #12]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	bfbb      	ittet	lt
 8005bb2:	425b      	neglt	r3, r3
 8005bb4:	f042 0202 	orrlt.w	r2, r2, #2
 8005bb8:	9307      	strge	r3, [sp, #28]
 8005bba:	9307      	strlt	r3, [sp, #28]
 8005bbc:	bfb8      	it	lt
 8005bbe:	9204      	strlt	r2, [sp, #16]
 8005bc0:	7823      	ldrb	r3, [r4, #0]
 8005bc2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005bc4:	d10a      	bne.n	8005bdc <_svfiprintf_r+0x130>
 8005bc6:	7863      	ldrb	r3, [r4, #1]
 8005bc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bca:	d132      	bne.n	8005c32 <_svfiprintf_r+0x186>
 8005bcc:	9b03      	ldr	r3, [sp, #12]
 8005bce:	1d1a      	adds	r2, r3, #4
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	9203      	str	r2, [sp, #12]
 8005bd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005bd8:	3402      	adds	r4, #2
 8005bda:	9305      	str	r3, [sp, #20]
 8005bdc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005ca0 <_svfiprintf_r+0x1f4>
 8005be0:	7821      	ldrb	r1, [r4, #0]
 8005be2:	2203      	movs	r2, #3
 8005be4:	4650      	mov	r0, sl
 8005be6:	f7fa fb7b 	bl	80002e0 <memchr>
 8005bea:	b138      	cbz	r0, 8005bfc <_svfiprintf_r+0x150>
 8005bec:	9b04      	ldr	r3, [sp, #16]
 8005bee:	eba0 000a 	sub.w	r0, r0, sl
 8005bf2:	2240      	movs	r2, #64	@ 0x40
 8005bf4:	4082      	lsls	r2, r0
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	3401      	adds	r4, #1
 8005bfa:	9304      	str	r3, [sp, #16]
 8005bfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c00:	4824      	ldr	r0, [pc, #144]	@ (8005c94 <_svfiprintf_r+0x1e8>)
 8005c02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c06:	2206      	movs	r2, #6
 8005c08:	f7fa fb6a 	bl	80002e0 <memchr>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	d036      	beq.n	8005c7e <_svfiprintf_r+0x1d2>
 8005c10:	4b21      	ldr	r3, [pc, #132]	@ (8005c98 <_svfiprintf_r+0x1ec>)
 8005c12:	bb1b      	cbnz	r3, 8005c5c <_svfiprintf_r+0x1b0>
 8005c14:	9b03      	ldr	r3, [sp, #12]
 8005c16:	3307      	adds	r3, #7
 8005c18:	f023 0307 	bic.w	r3, r3, #7
 8005c1c:	3308      	adds	r3, #8
 8005c1e:	9303      	str	r3, [sp, #12]
 8005c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c22:	4433      	add	r3, r6
 8005c24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c26:	e76a      	b.n	8005afe <_svfiprintf_r+0x52>
 8005c28:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c2c:	460c      	mov	r4, r1
 8005c2e:	2001      	movs	r0, #1
 8005c30:	e7a8      	b.n	8005b84 <_svfiprintf_r+0xd8>
 8005c32:	2300      	movs	r3, #0
 8005c34:	3401      	adds	r4, #1
 8005c36:	9305      	str	r3, [sp, #20]
 8005c38:	4619      	mov	r1, r3
 8005c3a:	f04f 0c0a 	mov.w	ip, #10
 8005c3e:	4620      	mov	r0, r4
 8005c40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c44:	3a30      	subs	r2, #48	@ 0x30
 8005c46:	2a09      	cmp	r2, #9
 8005c48:	d903      	bls.n	8005c52 <_svfiprintf_r+0x1a6>
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d0c6      	beq.n	8005bdc <_svfiprintf_r+0x130>
 8005c4e:	9105      	str	r1, [sp, #20]
 8005c50:	e7c4      	b.n	8005bdc <_svfiprintf_r+0x130>
 8005c52:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c56:	4604      	mov	r4, r0
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e7f0      	b.n	8005c3e <_svfiprintf_r+0x192>
 8005c5c:	ab03      	add	r3, sp, #12
 8005c5e:	9300      	str	r3, [sp, #0]
 8005c60:	462a      	mov	r2, r5
 8005c62:	4b0e      	ldr	r3, [pc, #56]	@ (8005c9c <_svfiprintf_r+0x1f0>)
 8005c64:	a904      	add	r1, sp, #16
 8005c66:	4638      	mov	r0, r7
 8005c68:	f3af 8000 	nop.w
 8005c6c:	1c42      	adds	r2, r0, #1
 8005c6e:	4606      	mov	r6, r0
 8005c70:	d1d6      	bne.n	8005c20 <_svfiprintf_r+0x174>
 8005c72:	89ab      	ldrh	r3, [r5, #12]
 8005c74:	065b      	lsls	r3, r3, #25
 8005c76:	f53f af2d 	bmi.w	8005ad4 <_svfiprintf_r+0x28>
 8005c7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c7c:	e72c      	b.n	8005ad8 <_svfiprintf_r+0x2c>
 8005c7e:	ab03      	add	r3, sp, #12
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	462a      	mov	r2, r5
 8005c84:	4b05      	ldr	r3, [pc, #20]	@ (8005c9c <_svfiprintf_r+0x1f0>)
 8005c86:	a904      	add	r1, sp, #16
 8005c88:	4638      	mov	r0, r7
 8005c8a:	f000 f879 	bl	8005d80 <_printf_i>
 8005c8e:	e7ed      	b.n	8005c6c <_svfiprintf_r+0x1c0>
 8005c90:	0800611c 	.word	0x0800611c
 8005c94:	08006126 	.word	0x08006126
 8005c98:	00000000 	.word	0x00000000
 8005c9c:	080059f5 	.word	0x080059f5
 8005ca0:	08006122 	.word	0x08006122

08005ca4 <_printf_common>:
 8005ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca8:	4616      	mov	r6, r2
 8005caa:	4698      	mov	r8, r3
 8005cac:	688a      	ldr	r2, [r1, #8]
 8005cae:	690b      	ldr	r3, [r1, #16]
 8005cb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	bfb8      	it	lt
 8005cb8:	4613      	movlt	r3, r2
 8005cba:	6033      	str	r3, [r6, #0]
 8005cbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005cc0:	4607      	mov	r7, r0
 8005cc2:	460c      	mov	r4, r1
 8005cc4:	b10a      	cbz	r2, 8005cca <_printf_common+0x26>
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	6033      	str	r3, [r6, #0]
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	0699      	lsls	r1, r3, #26
 8005cce:	bf42      	ittt	mi
 8005cd0:	6833      	ldrmi	r3, [r6, #0]
 8005cd2:	3302      	addmi	r3, #2
 8005cd4:	6033      	strmi	r3, [r6, #0]
 8005cd6:	6825      	ldr	r5, [r4, #0]
 8005cd8:	f015 0506 	ands.w	r5, r5, #6
 8005cdc:	d106      	bne.n	8005cec <_printf_common+0x48>
 8005cde:	f104 0a19 	add.w	sl, r4, #25
 8005ce2:	68e3      	ldr	r3, [r4, #12]
 8005ce4:	6832      	ldr	r2, [r6, #0]
 8005ce6:	1a9b      	subs	r3, r3, r2
 8005ce8:	42ab      	cmp	r3, r5
 8005cea:	dc26      	bgt.n	8005d3a <_printf_common+0x96>
 8005cec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005cf0:	6822      	ldr	r2, [r4, #0]
 8005cf2:	3b00      	subs	r3, #0
 8005cf4:	bf18      	it	ne
 8005cf6:	2301      	movne	r3, #1
 8005cf8:	0692      	lsls	r2, r2, #26
 8005cfa:	d42b      	bmi.n	8005d54 <_printf_common+0xb0>
 8005cfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d00:	4641      	mov	r1, r8
 8005d02:	4638      	mov	r0, r7
 8005d04:	47c8      	blx	r9
 8005d06:	3001      	adds	r0, #1
 8005d08:	d01e      	beq.n	8005d48 <_printf_common+0xa4>
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	6922      	ldr	r2, [r4, #16]
 8005d0e:	f003 0306 	and.w	r3, r3, #6
 8005d12:	2b04      	cmp	r3, #4
 8005d14:	bf02      	ittt	eq
 8005d16:	68e5      	ldreq	r5, [r4, #12]
 8005d18:	6833      	ldreq	r3, [r6, #0]
 8005d1a:	1aed      	subeq	r5, r5, r3
 8005d1c:	68a3      	ldr	r3, [r4, #8]
 8005d1e:	bf0c      	ite	eq
 8005d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d24:	2500      	movne	r5, #0
 8005d26:	4293      	cmp	r3, r2
 8005d28:	bfc4      	itt	gt
 8005d2a:	1a9b      	subgt	r3, r3, r2
 8005d2c:	18ed      	addgt	r5, r5, r3
 8005d2e:	2600      	movs	r6, #0
 8005d30:	341a      	adds	r4, #26
 8005d32:	42b5      	cmp	r5, r6
 8005d34:	d11a      	bne.n	8005d6c <_printf_common+0xc8>
 8005d36:	2000      	movs	r0, #0
 8005d38:	e008      	b.n	8005d4c <_printf_common+0xa8>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	4652      	mov	r2, sl
 8005d3e:	4641      	mov	r1, r8
 8005d40:	4638      	mov	r0, r7
 8005d42:	47c8      	blx	r9
 8005d44:	3001      	adds	r0, #1
 8005d46:	d103      	bne.n	8005d50 <_printf_common+0xac>
 8005d48:	f04f 30ff 	mov.w	r0, #4294967295
 8005d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d50:	3501      	adds	r5, #1
 8005d52:	e7c6      	b.n	8005ce2 <_printf_common+0x3e>
 8005d54:	18e1      	adds	r1, r4, r3
 8005d56:	1c5a      	adds	r2, r3, #1
 8005d58:	2030      	movs	r0, #48	@ 0x30
 8005d5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d5e:	4422      	add	r2, r4
 8005d60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d68:	3302      	adds	r3, #2
 8005d6a:	e7c7      	b.n	8005cfc <_printf_common+0x58>
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	4622      	mov	r2, r4
 8005d70:	4641      	mov	r1, r8
 8005d72:	4638      	mov	r0, r7
 8005d74:	47c8      	blx	r9
 8005d76:	3001      	adds	r0, #1
 8005d78:	d0e6      	beq.n	8005d48 <_printf_common+0xa4>
 8005d7a:	3601      	adds	r6, #1
 8005d7c:	e7d9      	b.n	8005d32 <_printf_common+0x8e>
	...

08005d80 <_printf_i>:
 8005d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d84:	7e0f      	ldrb	r7, [r1, #24]
 8005d86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d88:	2f78      	cmp	r7, #120	@ 0x78
 8005d8a:	4691      	mov	r9, r2
 8005d8c:	4680      	mov	r8, r0
 8005d8e:	460c      	mov	r4, r1
 8005d90:	469a      	mov	sl, r3
 8005d92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d96:	d807      	bhi.n	8005da8 <_printf_i+0x28>
 8005d98:	2f62      	cmp	r7, #98	@ 0x62
 8005d9a:	d80a      	bhi.n	8005db2 <_printf_i+0x32>
 8005d9c:	2f00      	cmp	r7, #0
 8005d9e:	f000 80d2 	beq.w	8005f46 <_printf_i+0x1c6>
 8005da2:	2f58      	cmp	r7, #88	@ 0x58
 8005da4:	f000 80b9 	beq.w	8005f1a <_printf_i+0x19a>
 8005da8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005dac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005db0:	e03a      	b.n	8005e28 <_printf_i+0xa8>
 8005db2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005db6:	2b15      	cmp	r3, #21
 8005db8:	d8f6      	bhi.n	8005da8 <_printf_i+0x28>
 8005dba:	a101      	add	r1, pc, #4	@ (adr r1, 8005dc0 <_printf_i+0x40>)
 8005dbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005dc0:	08005e19 	.word	0x08005e19
 8005dc4:	08005e2d 	.word	0x08005e2d
 8005dc8:	08005da9 	.word	0x08005da9
 8005dcc:	08005da9 	.word	0x08005da9
 8005dd0:	08005da9 	.word	0x08005da9
 8005dd4:	08005da9 	.word	0x08005da9
 8005dd8:	08005e2d 	.word	0x08005e2d
 8005ddc:	08005da9 	.word	0x08005da9
 8005de0:	08005da9 	.word	0x08005da9
 8005de4:	08005da9 	.word	0x08005da9
 8005de8:	08005da9 	.word	0x08005da9
 8005dec:	08005f2d 	.word	0x08005f2d
 8005df0:	08005e57 	.word	0x08005e57
 8005df4:	08005ee7 	.word	0x08005ee7
 8005df8:	08005da9 	.word	0x08005da9
 8005dfc:	08005da9 	.word	0x08005da9
 8005e00:	08005f4f 	.word	0x08005f4f
 8005e04:	08005da9 	.word	0x08005da9
 8005e08:	08005e57 	.word	0x08005e57
 8005e0c:	08005da9 	.word	0x08005da9
 8005e10:	08005da9 	.word	0x08005da9
 8005e14:	08005eef 	.word	0x08005eef
 8005e18:	6833      	ldr	r3, [r6, #0]
 8005e1a:	1d1a      	adds	r2, r3, #4
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	6032      	str	r2, [r6, #0]
 8005e20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e09d      	b.n	8005f68 <_printf_i+0x1e8>
 8005e2c:	6833      	ldr	r3, [r6, #0]
 8005e2e:	6820      	ldr	r0, [r4, #0]
 8005e30:	1d19      	adds	r1, r3, #4
 8005e32:	6031      	str	r1, [r6, #0]
 8005e34:	0606      	lsls	r6, r0, #24
 8005e36:	d501      	bpl.n	8005e3c <_printf_i+0xbc>
 8005e38:	681d      	ldr	r5, [r3, #0]
 8005e3a:	e003      	b.n	8005e44 <_printf_i+0xc4>
 8005e3c:	0645      	lsls	r5, r0, #25
 8005e3e:	d5fb      	bpl.n	8005e38 <_printf_i+0xb8>
 8005e40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e44:	2d00      	cmp	r5, #0
 8005e46:	da03      	bge.n	8005e50 <_printf_i+0xd0>
 8005e48:	232d      	movs	r3, #45	@ 0x2d
 8005e4a:	426d      	negs	r5, r5
 8005e4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e50:	4859      	ldr	r0, [pc, #356]	@ (8005fb8 <_printf_i+0x238>)
 8005e52:	230a      	movs	r3, #10
 8005e54:	e011      	b.n	8005e7a <_printf_i+0xfa>
 8005e56:	6821      	ldr	r1, [r4, #0]
 8005e58:	6833      	ldr	r3, [r6, #0]
 8005e5a:	0608      	lsls	r0, r1, #24
 8005e5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e60:	d402      	bmi.n	8005e68 <_printf_i+0xe8>
 8005e62:	0649      	lsls	r1, r1, #25
 8005e64:	bf48      	it	mi
 8005e66:	b2ad      	uxthmi	r5, r5
 8005e68:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e6a:	4853      	ldr	r0, [pc, #332]	@ (8005fb8 <_printf_i+0x238>)
 8005e6c:	6033      	str	r3, [r6, #0]
 8005e6e:	bf14      	ite	ne
 8005e70:	230a      	movne	r3, #10
 8005e72:	2308      	moveq	r3, #8
 8005e74:	2100      	movs	r1, #0
 8005e76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e7a:	6866      	ldr	r6, [r4, #4]
 8005e7c:	60a6      	str	r6, [r4, #8]
 8005e7e:	2e00      	cmp	r6, #0
 8005e80:	bfa2      	ittt	ge
 8005e82:	6821      	ldrge	r1, [r4, #0]
 8005e84:	f021 0104 	bicge.w	r1, r1, #4
 8005e88:	6021      	strge	r1, [r4, #0]
 8005e8a:	b90d      	cbnz	r5, 8005e90 <_printf_i+0x110>
 8005e8c:	2e00      	cmp	r6, #0
 8005e8e:	d04b      	beq.n	8005f28 <_printf_i+0x1a8>
 8005e90:	4616      	mov	r6, r2
 8005e92:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e96:	fb03 5711 	mls	r7, r3, r1, r5
 8005e9a:	5dc7      	ldrb	r7, [r0, r7]
 8005e9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ea0:	462f      	mov	r7, r5
 8005ea2:	42bb      	cmp	r3, r7
 8005ea4:	460d      	mov	r5, r1
 8005ea6:	d9f4      	bls.n	8005e92 <_printf_i+0x112>
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d10b      	bne.n	8005ec4 <_printf_i+0x144>
 8005eac:	6823      	ldr	r3, [r4, #0]
 8005eae:	07df      	lsls	r7, r3, #31
 8005eb0:	d508      	bpl.n	8005ec4 <_printf_i+0x144>
 8005eb2:	6923      	ldr	r3, [r4, #16]
 8005eb4:	6861      	ldr	r1, [r4, #4]
 8005eb6:	4299      	cmp	r1, r3
 8005eb8:	bfde      	ittt	le
 8005eba:	2330      	movle	r3, #48	@ 0x30
 8005ebc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ec0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005ec4:	1b92      	subs	r2, r2, r6
 8005ec6:	6122      	str	r2, [r4, #16]
 8005ec8:	f8cd a000 	str.w	sl, [sp]
 8005ecc:	464b      	mov	r3, r9
 8005ece:	aa03      	add	r2, sp, #12
 8005ed0:	4621      	mov	r1, r4
 8005ed2:	4640      	mov	r0, r8
 8005ed4:	f7ff fee6 	bl	8005ca4 <_printf_common>
 8005ed8:	3001      	adds	r0, #1
 8005eda:	d14a      	bne.n	8005f72 <_printf_i+0x1f2>
 8005edc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee0:	b004      	add	sp, #16
 8005ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	f043 0320 	orr.w	r3, r3, #32
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	4833      	ldr	r0, [pc, #204]	@ (8005fbc <_printf_i+0x23c>)
 8005ef0:	2778      	movs	r7, #120	@ 0x78
 8005ef2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ef6:	6823      	ldr	r3, [r4, #0]
 8005ef8:	6831      	ldr	r1, [r6, #0]
 8005efa:	061f      	lsls	r7, r3, #24
 8005efc:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f00:	d402      	bmi.n	8005f08 <_printf_i+0x188>
 8005f02:	065f      	lsls	r7, r3, #25
 8005f04:	bf48      	it	mi
 8005f06:	b2ad      	uxthmi	r5, r5
 8005f08:	6031      	str	r1, [r6, #0]
 8005f0a:	07d9      	lsls	r1, r3, #31
 8005f0c:	bf44      	itt	mi
 8005f0e:	f043 0320 	orrmi.w	r3, r3, #32
 8005f12:	6023      	strmi	r3, [r4, #0]
 8005f14:	b11d      	cbz	r5, 8005f1e <_printf_i+0x19e>
 8005f16:	2310      	movs	r3, #16
 8005f18:	e7ac      	b.n	8005e74 <_printf_i+0xf4>
 8005f1a:	4827      	ldr	r0, [pc, #156]	@ (8005fb8 <_printf_i+0x238>)
 8005f1c:	e7e9      	b.n	8005ef2 <_printf_i+0x172>
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	f023 0320 	bic.w	r3, r3, #32
 8005f24:	6023      	str	r3, [r4, #0]
 8005f26:	e7f6      	b.n	8005f16 <_printf_i+0x196>
 8005f28:	4616      	mov	r6, r2
 8005f2a:	e7bd      	b.n	8005ea8 <_printf_i+0x128>
 8005f2c:	6833      	ldr	r3, [r6, #0]
 8005f2e:	6825      	ldr	r5, [r4, #0]
 8005f30:	6961      	ldr	r1, [r4, #20]
 8005f32:	1d18      	adds	r0, r3, #4
 8005f34:	6030      	str	r0, [r6, #0]
 8005f36:	062e      	lsls	r6, r5, #24
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	d501      	bpl.n	8005f40 <_printf_i+0x1c0>
 8005f3c:	6019      	str	r1, [r3, #0]
 8005f3e:	e002      	b.n	8005f46 <_printf_i+0x1c6>
 8005f40:	0668      	lsls	r0, r5, #25
 8005f42:	d5fb      	bpl.n	8005f3c <_printf_i+0x1bc>
 8005f44:	8019      	strh	r1, [r3, #0]
 8005f46:	2300      	movs	r3, #0
 8005f48:	6123      	str	r3, [r4, #16]
 8005f4a:	4616      	mov	r6, r2
 8005f4c:	e7bc      	b.n	8005ec8 <_printf_i+0x148>
 8005f4e:	6833      	ldr	r3, [r6, #0]
 8005f50:	1d1a      	adds	r2, r3, #4
 8005f52:	6032      	str	r2, [r6, #0]
 8005f54:	681e      	ldr	r6, [r3, #0]
 8005f56:	6862      	ldr	r2, [r4, #4]
 8005f58:	2100      	movs	r1, #0
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	f7fa f9c0 	bl	80002e0 <memchr>
 8005f60:	b108      	cbz	r0, 8005f66 <_printf_i+0x1e6>
 8005f62:	1b80      	subs	r0, r0, r6
 8005f64:	6060      	str	r0, [r4, #4]
 8005f66:	6863      	ldr	r3, [r4, #4]
 8005f68:	6123      	str	r3, [r4, #16]
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f70:	e7aa      	b.n	8005ec8 <_printf_i+0x148>
 8005f72:	6923      	ldr	r3, [r4, #16]
 8005f74:	4632      	mov	r2, r6
 8005f76:	4649      	mov	r1, r9
 8005f78:	4640      	mov	r0, r8
 8005f7a:	47d0      	blx	sl
 8005f7c:	3001      	adds	r0, #1
 8005f7e:	d0ad      	beq.n	8005edc <_printf_i+0x15c>
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	079b      	lsls	r3, r3, #30
 8005f84:	d413      	bmi.n	8005fae <_printf_i+0x22e>
 8005f86:	68e0      	ldr	r0, [r4, #12]
 8005f88:	9b03      	ldr	r3, [sp, #12]
 8005f8a:	4298      	cmp	r0, r3
 8005f8c:	bfb8      	it	lt
 8005f8e:	4618      	movlt	r0, r3
 8005f90:	e7a6      	b.n	8005ee0 <_printf_i+0x160>
 8005f92:	2301      	movs	r3, #1
 8005f94:	4632      	mov	r2, r6
 8005f96:	4649      	mov	r1, r9
 8005f98:	4640      	mov	r0, r8
 8005f9a:	47d0      	blx	sl
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	d09d      	beq.n	8005edc <_printf_i+0x15c>
 8005fa0:	3501      	adds	r5, #1
 8005fa2:	68e3      	ldr	r3, [r4, #12]
 8005fa4:	9903      	ldr	r1, [sp, #12]
 8005fa6:	1a5b      	subs	r3, r3, r1
 8005fa8:	42ab      	cmp	r3, r5
 8005faa:	dcf2      	bgt.n	8005f92 <_printf_i+0x212>
 8005fac:	e7eb      	b.n	8005f86 <_printf_i+0x206>
 8005fae:	2500      	movs	r5, #0
 8005fb0:	f104 0619 	add.w	r6, r4, #25
 8005fb4:	e7f5      	b.n	8005fa2 <_printf_i+0x222>
 8005fb6:	bf00      	nop
 8005fb8:	0800612d 	.word	0x0800612d
 8005fbc:	0800613e 	.word	0x0800613e

08005fc0 <memmove>:
 8005fc0:	4288      	cmp	r0, r1
 8005fc2:	b510      	push	{r4, lr}
 8005fc4:	eb01 0402 	add.w	r4, r1, r2
 8005fc8:	d902      	bls.n	8005fd0 <memmove+0x10>
 8005fca:	4284      	cmp	r4, r0
 8005fcc:	4623      	mov	r3, r4
 8005fce:	d807      	bhi.n	8005fe0 <memmove+0x20>
 8005fd0:	1e43      	subs	r3, r0, #1
 8005fd2:	42a1      	cmp	r1, r4
 8005fd4:	d008      	beq.n	8005fe8 <memmove+0x28>
 8005fd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005fde:	e7f8      	b.n	8005fd2 <memmove+0x12>
 8005fe0:	4402      	add	r2, r0
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	428a      	cmp	r2, r1
 8005fe6:	d100      	bne.n	8005fea <memmove+0x2a>
 8005fe8:	bd10      	pop	{r4, pc}
 8005fea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ff2:	e7f7      	b.n	8005fe4 <memmove+0x24>

08005ff4 <_sbrk_r>:
 8005ff4:	b538      	push	{r3, r4, r5, lr}
 8005ff6:	4d06      	ldr	r5, [pc, #24]	@ (8006010 <_sbrk_r+0x1c>)
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	4604      	mov	r4, r0
 8005ffc:	4608      	mov	r0, r1
 8005ffe:	602b      	str	r3, [r5, #0]
 8006000:	f7fa ff2a 	bl	8000e58 <_sbrk>
 8006004:	1c43      	adds	r3, r0, #1
 8006006:	d102      	bne.n	800600e <_sbrk_r+0x1a>
 8006008:	682b      	ldr	r3, [r5, #0]
 800600a:	b103      	cbz	r3, 800600e <_sbrk_r+0x1a>
 800600c:	6023      	str	r3, [r4, #0]
 800600e:	bd38      	pop	{r3, r4, r5, pc}
 8006010:	240002b0 	.word	0x240002b0

08006014 <_realloc_r>:
 8006014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006018:	4680      	mov	r8, r0
 800601a:	4615      	mov	r5, r2
 800601c:	460c      	mov	r4, r1
 800601e:	b921      	cbnz	r1, 800602a <_realloc_r+0x16>
 8006020:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006024:	4611      	mov	r1, r2
 8006026:	f7ff bc59 	b.w	80058dc <_malloc_r>
 800602a:	b92a      	cbnz	r2, 8006038 <_realloc_r+0x24>
 800602c:	f7ff fbea 	bl	8005804 <_free_r>
 8006030:	2400      	movs	r4, #0
 8006032:	4620      	mov	r0, r4
 8006034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006038:	f000 f81a 	bl	8006070 <_malloc_usable_size_r>
 800603c:	4285      	cmp	r5, r0
 800603e:	4606      	mov	r6, r0
 8006040:	d802      	bhi.n	8006048 <_realloc_r+0x34>
 8006042:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006046:	d8f4      	bhi.n	8006032 <_realloc_r+0x1e>
 8006048:	4629      	mov	r1, r5
 800604a:	4640      	mov	r0, r8
 800604c:	f7ff fc46 	bl	80058dc <_malloc_r>
 8006050:	4607      	mov	r7, r0
 8006052:	2800      	cmp	r0, #0
 8006054:	d0ec      	beq.n	8006030 <_realloc_r+0x1c>
 8006056:	42b5      	cmp	r5, r6
 8006058:	462a      	mov	r2, r5
 800605a:	4621      	mov	r1, r4
 800605c:	bf28      	it	cs
 800605e:	4632      	movcs	r2, r6
 8006060:	f7ff fbc2 	bl	80057e8 <memcpy>
 8006064:	4621      	mov	r1, r4
 8006066:	4640      	mov	r0, r8
 8006068:	f7ff fbcc 	bl	8005804 <_free_r>
 800606c:	463c      	mov	r4, r7
 800606e:	e7e0      	b.n	8006032 <_realloc_r+0x1e>

08006070 <_malloc_usable_size_r>:
 8006070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006074:	1f18      	subs	r0, r3, #4
 8006076:	2b00      	cmp	r3, #0
 8006078:	bfbc      	itt	lt
 800607a:	580b      	ldrlt	r3, [r1, r0]
 800607c:	18c0      	addlt	r0, r0, r3
 800607e:	4770      	bx	lr

08006080 <_init>:
 8006080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006082:	bf00      	nop
 8006084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006086:	bc08      	pop	{r3}
 8006088:	469e      	mov	lr, r3
 800608a:	4770      	bx	lr

0800608c <_fini>:
 800608c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800608e:	bf00      	nop
 8006090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006092:	bc08      	pop	{r3}
 8006094:	469e      	mov	lr, r3
 8006096:	4770      	bx	lr
