

================================================================
== Vitis HLS Report for 'smm'
================================================================
* Date:           Sun Jun 23 03:43:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      301|    20901|  1.505 us|  0.105 ms|  302|  20902|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      300|    20900|   3 ~ 209|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:12]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %all_zero, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %all_zero"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln12 = store i7 0, i7 %j" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 14 'store' 'store_ln12' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 15 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i7 %j_1, i7 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 17 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln15 = add i7 %j_1, i7 1" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 18 'add' 'add_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body.split, void %for.end" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 19 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %j_1" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 20 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%all_zero_addr = getelementptr i32 %all_zero, i64 0, i64 %zext_ln15" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:17]   --->   Operation 21 'getelementptr' 'all_zero_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.29ns)   --->   "%temp = load i7 %all_zero_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:17]   --->   Operation 22 'load' 'temp' <Predicate = (!icmp_ln15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:28]   --->   Operation 23 'ret' 'ret_ln28' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:13]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 25 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (1.29ns)   --->   "%temp = load i7 %all_zero_addr" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:17]   --->   Operation 26 'load' 'temp' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%icmp_ln18 = icmp_slt  i32 %temp, i32 10" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:18]   --->   Operation 27 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc, void %if.then" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:18]   --->   Operation 28 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.35>
ST_4 : Operation 29 [2/2] (2.35ns)   --->   "%call_ln15 = call void @smm_Pipeline_VITIS_LOOP_15_1, i7 %j_1, i32 %w, i32 %data" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 29 'call' 'call_ln15' <Predicate = true> <Delay = 2.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln15 = call void @smm_Pipeline_VITIS_LOOP_15_1, i7 %j_1, i32 %w, i32 %data" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 30 'call' 'call_ln15' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 31 'br' 'br_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln12 = store i7 %add_ln15, i7 %j" [HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22]   --->   Operation 32 'store' 'store_ln12' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15]   --->   Operation 33 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 7 bit ('j', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln12', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) of constant 0 on local variable 'j', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22 [12]  (0.460 ns)

 <State 2>: 1.297ns
The critical path consists of the following:
	'load' operation 7 bit ('j', HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15) on local variable 'j', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22 [15]  (0.000 ns)
	'getelementptr' operation 7 bit ('all_zero_addr', HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:17) [23]  (0.000 ns)
	'load' operation 32 bit ('temp', HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:17) on array 'all_zero' [24]  (1.297 ns)

 <State 3>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('temp', HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:17) on array 'all_zero' [24]  (1.297 ns)
	'icmp' operation 1 bit ('icmp_ln18', HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:18) [25]  (1.142 ns)

 <State 4>: 2.356ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln15', HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15) to 'smm_Pipeline_VITIS_LOOP_15_1' [28]  (2.356 ns)

 <State 5>: 0.460ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln12', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22) of variable 'add_ln15', HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:15 on local variable 'j', HLS-benchmarks/DSS/sparseMatrixPower/src/g.cpp:12->HLS-benchmarks/DSS/sparseMatrixPower/src/smm.cpp:22 [31]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
