#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n12222.Q[0] (.latch clocked by pclk)
Endpoint  : n11849.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12222.clk[0] (.latch)                                           1.014     1.014
n12222.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12223.in[0] (.names)                                            1.014     2.070
n12223.out[0] (.names)                                           0.261     2.331
n12220.in[1] (.names)                                            1.014     3.344
n12220.out[0] (.names)                                           0.261     3.605
n12221.in[0] (.names)                                            1.014     4.619
n12221.out[0] (.names)                                           0.261     4.880
n12225.in[0] (.names)                                            1.014     5.894
n12225.out[0] (.names)                                           0.261     6.155
n12228.in[0] (.names)                                            1.014     7.169
n12228.out[0] (.names)                                           0.261     7.430
n12229.in[0] (.names)                                            1.014     8.444
n12229.out[0] (.names)                                           0.261     8.705
n12230.in[0] (.names)                                            1.014     9.719
n12230.out[0] (.names)                                           0.261     9.980
n12231.in[0] (.names)                                            1.014    10.993
n12231.out[0] (.names)                                           0.261    11.254
n12233.in[2] (.names)                                            1.014    12.268
n12233.out[0] (.names)                                           0.261    12.529
n12243.in[2] (.names)                                            1.014    13.543
n12243.out[0] (.names)                                           0.261    13.804
n12282.in[0] (.names)                                            1.014    14.818
n12282.out[0] (.names)                                           0.261    15.079
n12283.in[0] (.names)                                            1.014    16.093
n12283.out[0] (.names)                                           0.261    16.354
n12284.in[0] (.names)                                            1.014    17.367
n12284.out[0] (.names)                                           0.261    17.628
n12257.in[0] (.names)                                            1.014    18.642
n12257.out[0] (.names)                                           0.261    18.903
n12266.in[0] (.names)                                            1.014    19.917
n12266.out[0] (.names)                                           0.261    20.178
n12267.in[1] (.names)                                            1.014    21.192
n12267.out[0] (.names)                                           0.261    21.453
n12256.in[1] (.names)                                            1.014    22.467
n12256.out[0] (.names)                                           0.261    22.728
n12258.in[0] (.names)                                            1.014    23.742
n12258.out[0] (.names)                                           0.261    24.003
n12259.in[0] (.names)                                            1.014    25.016
n12259.out[0] (.names)                                           0.261    25.277
n12260.in[0] (.names)                                            1.014    26.291
n12260.out[0] (.names)                                           0.261    26.552
n12261.in[0] (.names)                                            1.014    27.566
n12261.out[0] (.names)                                           0.261    27.827
n12242.in[0] (.names)                                            1.014    28.841
n12242.out[0] (.names)                                           0.261    29.102
n12203.in[1] (.names)                                            1.014    30.116
n12203.out[0] (.names)                                           0.261    30.377
n11824.in[0] (.names)                                            1.014    31.390
n11824.out[0] (.names)                                           0.261    31.651
n11825.in[1] (.names)                                            1.014    32.665
n11825.out[0] (.names)                                           0.261    32.926
n11822.in[0] (.names)                                            1.014    33.940
n11822.out[0] (.names)                                           0.261    34.201
n11826.in[0] (.names)                                            1.014    35.215
n11826.out[0] (.names)                                           0.261    35.476
n11827.in[0] (.names)                                            1.014    36.490
n11827.out[0] (.names)                                           0.261    36.751
n11835.in[0] (.names)                                            1.014    37.765
n11835.out[0] (.names)                                           0.261    38.026
n11830.in[0] (.names)                                            1.014    39.039
n11830.out[0] (.names)                                           0.261    39.300
n11831.in[0] (.names)                                            1.014    40.314
n11831.out[0] (.names)                                           0.261    40.575
n11834.in[2] (.names)                                            1.014    41.589
n11834.out[0] (.names)                                           0.261    41.850
n11843.in[0] (.names)                                            1.014    42.864
n11843.out[0] (.names)                                           0.261    43.125
n11845.in[2] (.names)                                            1.014    44.139
n11845.out[0] (.names)                                           0.261    44.400
n11846.in[3] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11847.in[1] (.names)                                            1.014    46.688
n11847.out[0] (.names)                                           0.261    46.949
n11848.in[1] (.names)                                            1.014    47.963
n11848.out[0] (.names)                                           0.261    48.224
n8558.in[1] (.names)                                             1.014    49.238
n8558.out[0] (.names)                                            0.261    49.499
n10813.in[0] (.names)                                            1.014    50.513
n10813.out[0] (.names)                                           0.261    50.774
n8568.in[0] (.names)                                             1.014    51.787
n8568.out[0] (.names)                                            0.261    52.048
n11849.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11849.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n188.Q[0] (.latch clocked by pclk)
Endpoint  : n133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n188.clk[0] (.latch)                                             1.014     1.014
n188.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1568.in[1] (.names)                                             1.014     2.070
n1568.out[0] (.names)                                            0.261     2.331
n1569.in[0] (.names)                                             1.014     3.344
n1569.out[0] (.names)                                            0.261     3.605
n1570.in[1] (.names)                                             1.014     4.619
n1570.out[0] (.names)                                            0.261     4.880
n1571.in[0] (.names)                                             1.014     5.894
n1571.out[0] (.names)                                            0.261     6.155
n1572.in[0] (.names)                                             1.014     7.169
n1572.out[0] (.names)                                            0.261     7.430
n1564.in[0] (.names)                                             1.014     8.444
n1564.out[0] (.names)                                            0.261     8.705
n1546.in[2] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1669.in[0] (.names)                                             1.014    10.993
n1669.out[0] (.names)                                            0.261    11.254
n1671.in[1] (.names)                                             1.014    12.268
n1671.out[0] (.names)                                            0.261    12.529
n1674.in[0] (.names)                                             1.014    13.543
n1674.out[0] (.names)                                            0.261    13.804
n1580.in[1] (.names)                                             1.014    14.818
n1580.out[0] (.names)                                            0.261    15.079
n1666.in[0] (.names)                                             1.014    16.093
n1666.out[0] (.names)                                            0.261    16.354
n1622.in[1] (.names)                                             1.014    17.367
n1622.out[0] (.names)                                            0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n1624.in[0] (.names)                                             1.014    19.917
n1624.out[0] (.names)                                            0.261    20.178
n1625.in[0] (.names)                                             1.014    21.192
n1625.out[0] (.names)                                            0.261    21.453
n1626.in[2] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[0] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1551.in[0] (.names)                                             1.014    25.016
n1551.out[0] (.names)                                            0.261    25.277
n193.in[2] (.names)                                              1.014    26.291
n193.out[0] (.names)                                             0.261    26.552
n3271.in[0] (.names)                                             1.014    27.566
n3271.out[0] (.names)                                            0.261    27.827
n3272.in[1] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n3273.in[0] (.names)                                             1.014    30.116
n3273.out[0] (.names)                                            0.261    30.377
n3274.in[1] (.names)                                             1.014    31.390
n3274.out[0] (.names)                                            0.261    31.651
n3275.in[1] (.names)                                             1.014    32.665
n3275.out[0] (.names)                                            0.261    32.926
n3278.in[0] (.names)                                             1.014    33.940
n3278.out[0] (.names)                                            0.261    34.201
n3280.in[1] (.names)                                             1.014    35.215
n3280.out[0] (.names)                                            0.261    35.476
n3282.in[0] (.names)                                             1.014    36.490
n3282.out[0] (.names)                                            0.261    36.751
n3283.in[0] (.names)                                             1.014    37.765
n3283.out[0] (.names)                                            0.261    38.026
n3286.in[3] (.names)                                             1.014    39.039
n3286.out[0] (.names)                                            0.261    39.300
n3288.in[0] (.names)                                             1.014    40.314
n3288.out[0] (.names)                                            0.261    40.575
n3290.in[0] (.names)                                             1.014    41.589
n3290.out[0] (.names)                                            0.261    41.850
n3291.in[0] (.names)                                             1.014    42.864
n3291.out[0] (.names)                                            0.261    43.125
n3292.in[0] (.names)                                             1.014    44.139
n3292.out[0] (.names)                                            0.261    44.400
n3293.in[0] (.names)                                             1.014    45.413
n3293.out[0] (.names)                                            0.261    45.674
n3296.in[1] (.names)                                             1.014    46.688
n3296.out[0] (.names)                                            0.261    46.949
n3297.in[0] (.names)                                             1.014    47.963
n3297.out[0] (.names)                                            0.261    48.224
n3298.in[1] (.names)                                             1.014    49.238
n3298.out[0] (.names)                                            0.261    49.499
n3276.in[1] (.names)                                             1.014    50.513
n3276.out[0] (.names)                                            0.261    50.774
n1692.in[0] (.names)                                             1.014    51.787
n1692.out[0] (.names)                                            0.261    52.048
n133.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n133.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n188.Q[0] (.latch clocked by pclk)
Endpoint  : n271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n188.clk[0] (.latch)                                             1.014     1.014
n188.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1568.in[1] (.names)                                             1.014     2.070
n1568.out[0] (.names)                                            0.261     2.331
n1569.in[0] (.names)                                             1.014     3.344
n1569.out[0] (.names)                                            0.261     3.605
n1570.in[1] (.names)                                             1.014     4.619
n1570.out[0] (.names)                                            0.261     4.880
n1571.in[0] (.names)                                             1.014     5.894
n1571.out[0] (.names)                                            0.261     6.155
n1572.in[0] (.names)                                             1.014     7.169
n1572.out[0] (.names)                                            0.261     7.430
n1564.in[0] (.names)                                             1.014     8.444
n1564.out[0] (.names)                                            0.261     8.705
n1546.in[2] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1669.in[0] (.names)                                             1.014    10.993
n1669.out[0] (.names)                                            0.261    11.254
n1671.in[1] (.names)                                             1.014    12.268
n1671.out[0] (.names)                                            0.261    12.529
n1674.in[0] (.names)                                             1.014    13.543
n1674.out[0] (.names)                                            0.261    13.804
n1580.in[1] (.names)                                             1.014    14.818
n1580.out[0] (.names)                                            0.261    15.079
n1666.in[0] (.names)                                             1.014    16.093
n1666.out[0] (.names)                                            0.261    16.354
n1622.in[1] (.names)                                             1.014    17.367
n1622.out[0] (.names)                                            0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n1624.in[0] (.names)                                             1.014    19.917
n1624.out[0] (.names)                                            0.261    20.178
n1625.in[0] (.names)                                             1.014    21.192
n1625.out[0] (.names)                                            0.261    21.453
n1626.in[2] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[0] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1551.in[0] (.names)                                             1.014    25.016
n1551.out[0] (.names)                                            0.261    25.277
n193.in[2] (.names)                                              1.014    26.291
n193.out[0] (.names)                                             0.261    26.552
n3407.in[2] (.names)                                             1.014    27.566
n3407.out[0] (.names)                                            0.261    27.827
n3410.in[0] (.names)                                             1.014    28.841
n3410.out[0] (.names)                                            0.261    29.102
n3411.in[0] (.names)                                             1.014    30.116
n3411.out[0] (.names)                                            0.261    30.377
n3415.in[1] (.names)                                             1.014    31.390
n3415.out[0] (.names)                                            0.261    31.651
n3416.in[1] (.names)                                             1.014    32.665
n3416.out[0] (.names)                                            0.261    32.926
n3417.in[0] (.names)                                             1.014    33.940
n3417.out[0] (.names)                                            0.261    34.201
n3418.in[0] (.names)                                             1.014    35.215
n3418.out[0] (.names)                                            0.261    35.476
n3419.in[0] (.names)                                             1.014    36.490
n3419.out[0] (.names)                                            0.261    36.751
n3424.in[2] (.names)                                             1.014    37.765
n3424.out[0] (.names)                                            0.261    38.026
n3425.in[2] (.names)                                             1.014    39.039
n3425.out[0] (.names)                                            0.261    39.300
n1699.in[0] (.names)                                             1.014    40.314
n1699.out[0] (.names)                                            0.261    40.575
n3355.in[0] (.names)                                             1.014    41.589
n3355.out[0] (.names)                                            0.261    41.850
n3345.in[0] (.names)                                             1.014    42.864
n3345.out[0] (.names)                                            0.261    43.125
n3384.in[0] (.names)                                             1.014    44.139
n3384.out[0] (.names)                                            0.261    44.400
n3380.in[1] (.names)                                             1.014    45.413
n3380.out[0] (.names)                                            0.261    45.674
n211.in[0] (.names)                                              1.014    46.688
n211.out[0] (.names)                                             0.261    46.949
n3388.in[0] (.names)                                             1.014    47.963
n3388.out[0] (.names)                                            0.261    48.224
n3389.in[0] (.names)                                             1.014    49.238
n3389.out[0] (.names)                                            0.261    49.499
n3391.in[0] (.names)                                             1.014    50.513
n3391.out[0] (.names)                                            0.261    50.774
n270.in[1] (.names)                                              1.014    51.787
n270.out[0] (.names)                                             0.261    52.048
n271.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n271.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n188.Q[0] (.latch clocked by pclk)
Endpoint  : n1696.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n188.clk[0] (.latch)                                             1.014     1.014
n188.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1568.in[1] (.names)                                             1.014     2.070
n1568.out[0] (.names)                                            0.261     2.331
n1569.in[0] (.names)                                             1.014     3.344
n1569.out[0] (.names)                                            0.261     3.605
n1570.in[1] (.names)                                             1.014     4.619
n1570.out[0] (.names)                                            0.261     4.880
n1571.in[0] (.names)                                             1.014     5.894
n1571.out[0] (.names)                                            0.261     6.155
n1572.in[0] (.names)                                             1.014     7.169
n1572.out[0] (.names)                                            0.261     7.430
n1564.in[0] (.names)                                             1.014     8.444
n1564.out[0] (.names)                                            0.261     8.705
n1546.in[2] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1669.in[0] (.names)                                             1.014    10.993
n1669.out[0] (.names)                                            0.261    11.254
n1671.in[1] (.names)                                             1.014    12.268
n1671.out[0] (.names)                                            0.261    12.529
n1674.in[0] (.names)                                             1.014    13.543
n1674.out[0] (.names)                                            0.261    13.804
n1580.in[1] (.names)                                             1.014    14.818
n1580.out[0] (.names)                                            0.261    15.079
n1666.in[0] (.names)                                             1.014    16.093
n1666.out[0] (.names)                                            0.261    16.354
n1622.in[1] (.names)                                             1.014    17.367
n1622.out[0] (.names)                                            0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n1624.in[0] (.names)                                             1.014    19.917
n1624.out[0] (.names)                                            0.261    20.178
n1625.in[0] (.names)                                             1.014    21.192
n1625.out[0] (.names)                                            0.261    21.453
n1626.in[2] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[0] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1551.in[0] (.names)                                             1.014    25.016
n1551.out[0] (.names)                                            0.261    25.277
n193.in[2] (.names)                                              1.014    26.291
n193.out[0] (.names)                                             0.261    26.552
n3407.in[2] (.names)                                             1.014    27.566
n3407.out[0] (.names)                                            0.261    27.827
n3410.in[0] (.names)                                             1.014    28.841
n3410.out[0] (.names)                                            0.261    29.102
n3411.in[0] (.names)                                             1.014    30.116
n3411.out[0] (.names)                                            0.261    30.377
n3415.in[1] (.names)                                             1.014    31.390
n3415.out[0] (.names)                                            0.261    31.651
n3416.in[1] (.names)                                             1.014    32.665
n3416.out[0] (.names)                                            0.261    32.926
n3417.in[0] (.names)                                             1.014    33.940
n3417.out[0] (.names)                                            0.261    34.201
n3418.in[0] (.names)                                             1.014    35.215
n3418.out[0] (.names)                                            0.261    35.476
n3419.in[0] (.names)                                             1.014    36.490
n3419.out[0] (.names)                                            0.261    36.751
n3424.in[2] (.names)                                             1.014    37.765
n3424.out[0] (.names)                                            0.261    38.026
n3425.in[2] (.names)                                             1.014    39.039
n3425.out[0] (.names)                                            0.261    39.300
n1699.in[0] (.names)                                             1.014    40.314
n1699.out[0] (.names)                                            0.261    40.575
n3355.in[0] (.names)                                             1.014    41.589
n3355.out[0] (.names)                                            0.261    41.850
n3345.in[0] (.names)                                             1.014    42.864
n3345.out[0] (.names)                                            0.261    43.125
n3384.in[0] (.names)                                             1.014    44.139
n3384.out[0] (.names)                                            0.261    44.400
n3380.in[1] (.names)                                             1.014    45.413
n3380.out[0] (.names)                                            0.261    45.674
n211.in[0] (.names)                                              1.014    46.688
n211.out[0] (.names)                                             0.261    46.949
n3388.in[0] (.names)                                             1.014    47.963
n3388.out[0] (.names)                                            0.261    48.224
n3389.in[0] (.names)                                             1.014    49.238
n3389.out[0] (.names)                                            0.261    49.499
n3392.in[0] (.names)                                             1.014    50.513
n3392.out[0] (.names)                                            0.261    50.774
n1695.in[1] (.names)                                             1.014    51.787
n1695.out[0] (.names)                                            0.261    52.048
n1696.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1696.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n4850.Q[0] (.latch clocked by pclk)
Endpoint  : n214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4850.clk[0] (.latch)                                            1.014     1.014
n4850.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8381.in[0] (.names)                                             1.014     2.070
n8381.out[0] (.names)                                            0.261     2.331
n8382.in[0] (.names)                                             1.014     3.344
n8382.out[0] (.names)                                            0.261     3.605
n8384.in[1] (.names)                                             1.014     4.619
n8384.out[0] (.names)                                            0.261     4.880
n8385.in[1] (.names)                                             1.014     5.894
n8385.out[0] (.names)                                            0.261     6.155
n8386.in[0] (.names)                                             1.014     7.169
n8386.out[0] (.names)                                            0.261     7.430
n8387.in[1] (.names)                                             1.014     8.444
n8387.out[0] (.names)                                            0.261     8.705
n8388.in[0] (.names)                                             1.014     9.719
n8388.out[0] (.names)                                            0.261     9.980
n8368.in[1] (.names)                                             1.014    10.993
n8368.out[0] (.names)                                            0.261    11.254
n8369.in[2] (.names)                                             1.014    12.268
n8369.out[0] (.names)                                            0.261    12.529
n8370.in[2] (.names)                                             1.014    13.543
n8370.out[0] (.names)                                            0.261    13.804
n8371.in[0] (.names)                                             1.014    14.818
n8371.out[0] (.names)                                            0.261    15.079
n8372.in[1] (.names)                                             1.014    16.093
n8372.out[0] (.names)                                            0.261    16.354
n8373.in[0] (.names)                                             1.014    17.367
n8373.out[0] (.names)                                            0.261    17.628
n8374.in[0] (.names)                                             1.014    18.642
n8374.out[0] (.names)                                            0.261    18.903
n8375.in[2] (.names)                                             1.014    19.917
n8375.out[0] (.names)                                            0.261    20.178
n8378.in[1] (.names)                                             1.014    21.192
n8378.out[0] (.names)                                            0.261    21.453
n8376.in[0] (.names)                                             1.014    22.467
n8376.out[0] (.names)                                            0.261    22.728
n8416.in[1] (.names)                                             1.014    23.742
n8416.out[0] (.names)                                            0.261    24.003
n8415.in[0] (.names)                                             1.014    25.016
n8415.out[0] (.names)                                            0.261    25.277
n8303.in[0] (.names)                                             1.014    26.291
n8303.out[0] (.names)                                            0.261    26.552
n8421.in[0] (.names)                                             1.014    27.566
n8421.out[0] (.names)                                            0.261    27.827
n8425.in[1] (.names)                                             1.014    28.841
n8425.out[0] (.names)                                            0.261    29.102
n8426.in[0] (.names)                                             1.014    30.116
n8426.out[0] (.names)                                            0.261    30.377
n8427.in[1] (.names)                                             1.014    31.390
n8427.out[0] (.names)                                            0.261    31.651
n5132.in[0] (.names)                                             1.014    32.665
n5132.out[0] (.names)                                            0.261    32.926
n4849.in[2] (.names)                                             1.014    33.940
n4849.out[0] (.names)                                            0.261    34.201
n5133.in[0] (.names)                                             1.014    35.215
n5133.out[0] (.names)                                            0.261    35.476
n5135.in[0] (.names)                                             1.014    36.490
n5135.out[0] (.names)                                            0.261    36.751
n5137.in[0] (.names)                                             1.014    37.765
n5137.out[0] (.names)                                            0.261    38.026
n5138.in[2] (.names)                                             1.014    39.039
n5138.out[0] (.names)                                            0.261    39.300
n5139.in[0] (.names)                                             1.014    40.314
n5139.out[0] (.names)                                            0.261    40.575
n5129.in[0] (.names)                                             1.014    41.589
n5129.out[0] (.names)                                            0.261    41.850
n5140.in[0] (.names)                                             1.014    42.864
n5140.out[0] (.names)                                            0.261    43.125
n5142.in[0] (.names)                                             1.014    44.139
n5142.out[0] (.names)                                            0.261    44.400
n5146.in[0] (.names)                                             1.014    45.413
n5146.out[0] (.names)                                            0.261    45.674
n5145.in[0] (.names)                                             1.014    46.688
n5145.out[0] (.names)                                            0.261    46.949
n4897.in[0] (.names)                                             1.014    47.963
n4897.out[0] (.names)                                            0.261    48.224
n4877.in[1] (.names)                                             1.014    49.238
n4877.out[0] (.names)                                            0.261    49.499
n5141.in[1] (.names)                                             1.014    50.513
n5141.out[0] (.names)                                            0.261    50.774
n213.in[1] (.names)                                              1.014    51.787
n213.out[0] (.names)                                             0.261    52.048
n214.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n214.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n4850.Q[0] (.latch clocked by pclk)
Endpoint  : n5144.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4850.clk[0] (.latch)                                            1.014     1.014
n4850.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8381.in[0] (.names)                                             1.014     2.070
n8381.out[0] (.names)                                            0.261     2.331
n8382.in[0] (.names)                                             1.014     3.344
n8382.out[0] (.names)                                            0.261     3.605
n8384.in[1] (.names)                                             1.014     4.619
n8384.out[0] (.names)                                            0.261     4.880
n8385.in[1] (.names)                                             1.014     5.894
n8385.out[0] (.names)                                            0.261     6.155
n8386.in[0] (.names)                                             1.014     7.169
n8386.out[0] (.names)                                            0.261     7.430
n8387.in[1] (.names)                                             1.014     8.444
n8387.out[0] (.names)                                            0.261     8.705
n8388.in[0] (.names)                                             1.014     9.719
n8388.out[0] (.names)                                            0.261     9.980
n8368.in[1] (.names)                                             1.014    10.993
n8368.out[0] (.names)                                            0.261    11.254
n8369.in[2] (.names)                                             1.014    12.268
n8369.out[0] (.names)                                            0.261    12.529
n8370.in[2] (.names)                                             1.014    13.543
n8370.out[0] (.names)                                            0.261    13.804
n8371.in[0] (.names)                                             1.014    14.818
n8371.out[0] (.names)                                            0.261    15.079
n8372.in[1] (.names)                                             1.014    16.093
n8372.out[0] (.names)                                            0.261    16.354
n8373.in[0] (.names)                                             1.014    17.367
n8373.out[0] (.names)                                            0.261    17.628
n8374.in[0] (.names)                                             1.014    18.642
n8374.out[0] (.names)                                            0.261    18.903
n8375.in[2] (.names)                                             1.014    19.917
n8375.out[0] (.names)                                            0.261    20.178
n8378.in[1] (.names)                                             1.014    21.192
n8378.out[0] (.names)                                            0.261    21.453
n8376.in[0] (.names)                                             1.014    22.467
n8376.out[0] (.names)                                            0.261    22.728
n8416.in[1] (.names)                                             1.014    23.742
n8416.out[0] (.names)                                            0.261    24.003
n8415.in[0] (.names)                                             1.014    25.016
n8415.out[0] (.names)                                            0.261    25.277
n8303.in[0] (.names)                                             1.014    26.291
n8303.out[0] (.names)                                            0.261    26.552
n8421.in[0] (.names)                                             1.014    27.566
n8421.out[0] (.names)                                            0.261    27.827
n8425.in[1] (.names)                                             1.014    28.841
n8425.out[0] (.names)                                            0.261    29.102
n8426.in[0] (.names)                                             1.014    30.116
n8426.out[0] (.names)                                            0.261    30.377
n8427.in[1] (.names)                                             1.014    31.390
n8427.out[0] (.names)                                            0.261    31.651
n5132.in[0] (.names)                                             1.014    32.665
n5132.out[0] (.names)                                            0.261    32.926
n4849.in[2] (.names)                                             1.014    33.940
n4849.out[0] (.names)                                            0.261    34.201
n5133.in[0] (.names)                                             1.014    35.215
n5133.out[0] (.names)                                            0.261    35.476
n5135.in[0] (.names)                                             1.014    36.490
n5135.out[0] (.names)                                            0.261    36.751
n5137.in[0] (.names)                                             1.014    37.765
n5137.out[0] (.names)                                            0.261    38.026
n5138.in[2] (.names)                                             1.014    39.039
n5138.out[0] (.names)                                            0.261    39.300
n5139.in[0] (.names)                                             1.014    40.314
n5139.out[0] (.names)                                            0.261    40.575
n5129.in[0] (.names)                                             1.014    41.589
n5129.out[0] (.names)                                            0.261    41.850
n5140.in[0] (.names)                                             1.014    42.864
n5140.out[0] (.names)                                            0.261    43.125
n5142.in[0] (.names)                                             1.014    44.139
n5142.out[0] (.names)                                            0.261    44.400
n5146.in[0] (.names)                                             1.014    45.413
n5146.out[0] (.names)                                            0.261    45.674
n5145.in[0] (.names)                                             1.014    46.688
n5145.out[0] (.names)                                            0.261    46.949
n4897.in[0] (.names)                                             1.014    47.963
n4897.out[0] (.names)                                            0.261    48.224
n4877.in[1] (.names)                                             1.014    49.238
n4877.out[0] (.names)                                            0.261    49.499
n5141.in[1] (.names)                                             1.014    50.513
n5141.out[0] (.names)                                            0.261    50.774
n213.in[1] (.names)                                              1.014    51.787
n213.out[0] (.names)                                             0.261    52.048
n5144.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5144.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n8630.Q[0] (.latch clocked by pclk)
Endpoint  : n8666.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8630.clk[0] (.latch)                                            1.014     1.014
n8630.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9003.in[0] (.names)                                             1.014     2.070
n9003.out[0] (.names)                                            0.261     2.331
n9005.in[0] (.names)                                             1.014     3.344
n9005.out[0] (.names)                                            0.261     3.605
n9010.in[0] (.names)                                             1.014     4.619
n9010.out[0] (.names)                                            0.261     4.880
n9004.in[2] (.names)                                             1.014     5.894
n9004.out[0] (.names)                                            0.261     6.155
n8952.in[0] (.names)                                             1.014     7.169
n8952.out[0] (.names)                                            0.261     7.430
n8953.in[0] (.names)                                             1.014     8.444
n8953.out[0] (.names)                                            0.261     8.705
n8954.in[0] (.names)                                             1.014     9.719
n8954.out[0] (.names)                                            0.261     9.980
n8956.in[3] (.names)                                             1.014    10.993
n8956.out[0] (.names)                                            0.261    11.254
n8957.in[0] (.names)                                             1.014    12.268
n8957.out[0] (.names)                                            0.261    12.529
n8958.in[0] (.names)                                             1.014    13.543
n8958.out[0] (.names)                                            0.261    13.804
n8959.in[0] (.names)                                             1.014    14.818
n8959.out[0] (.names)                                            0.261    15.079
n8961.in[0] (.names)                                             1.014    16.093
n8961.out[0] (.names)                                            0.261    16.354
n8963.in[0] (.names)                                             1.014    17.367
n8963.out[0] (.names)                                            0.261    17.628
n8964.in[0] (.names)                                             1.014    18.642
n8964.out[0] (.names)                                            0.261    18.903
n8967.in[0] (.names)                                             1.014    19.917
n8967.out[0] (.names)                                            0.261    20.178
n8968.in[1] (.names)                                             1.014    21.192
n8968.out[0] (.names)                                            0.261    21.453
n8969.in[2] (.names)                                             1.014    22.467
n8969.out[0] (.names)                                            0.261    22.728
n8883.in[0] (.names)                                             1.014    23.742
n8883.out[0] (.names)                                            0.261    24.003
n8884.in[3] (.names)                                             1.014    25.016
n8884.out[0] (.names)                                            0.261    25.277
n8938.in[0] (.names)                                             1.014    26.291
n8938.out[0] (.names)                                            0.261    26.552
n8939.in[0] (.names)                                             1.014    27.566
n8939.out[0] (.names)                                            0.261    27.827
n8940.in[1] (.names)                                             1.014    28.841
n8940.out[0] (.names)                                            0.261    29.102
n8942.in[1] (.names)                                             1.014    30.116
n8942.out[0] (.names)                                            0.261    30.377
n8929.in[0] (.names)                                             1.014    31.390
n8929.out[0] (.names)                                            0.261    31.651
n8944.in[1] (.names)                                             1.014    32.665
n8944.out[0] (.names)                                            0.261    32.926
n8945.in[0] (.names)                                             1.014    33.940
n8945.out[0] (.names)                                            0.261    34.201
n8921.in[0] (.names)                                             1.014    35.215
n8921.out[0] (.names)                                            0.261    35.476
n8922.in[0] (.names)                                             1.014    36.490
n8922.out[0] (.names)                                            0.261    36.751
n8923.in[0] (.names)                                             1.014    37.765
n8923.out[0] (.names)                                            0.261    38.026
n8924.in[0] (.names)                                             1.014    39.039
n8924.out[0] (.names)                                            0.261    39.300
n8925.in[0] (.names)                                             1.014    40.314
n8925.out[0] (.names)                                            0.261    40.575
n8926.in[0] (.names)                                             1.014    41.589
n8926.out[0] (.names)                                            0.261    41.850
n10024.in[0] (.names)                                            1.014    42.864
n10024.out[0] (.names)                                           0.261    43.125
n10025.in[1] (.names)                                            1.014    44.139
n10025.out[0] (.names)                                           0.261    44.400
n10026.in[0] (.names)                                            1.014    45.413
n10026.out[0] (.names)                                           0.261    45.674
n10027.in[0] (.names)                                            1.014    46.688
n10027.out[0] (.names)                                           0.261    46.949
n10029.in[2] (.names)                                            1.014    47.963
n10029.out[0] (.names)                                           0.261    48.224
n8667.in[0] (.names)                                             1.014    49.238
n8667.out[0] (.names)                                            0.261    49.499
n10032.in[0] (.names)                                            1.014    50.513
n10032.out[0] (.names)                                           0.261    50.774
n8665.in[0] (.names)                                             1.014    51.787
n8665.out[0] (.names)                                            0.261    52.048
n8666.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8666.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n8630.Q[0] (.latch clocked by pclk)
Endpoint  : n10030.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8630.clk[0] (.latch)                                            1.014     1.014
n8630.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9003.in[0] (.names)                                             1.014     2.070
n9003.out[0] (.names)                                            0.261     2.331
n9005.in[0] (.names)                                             1.014     3.344
n9005.out[0] (.names)                                            0.261     3.605
n9010.in[0] (.names)                                             1.014     4.619
n9010.out[0] (.names)                                            0.261     4.880
n9004.in[2] (.names)                                             1.014     5.894
n9004.out[0] (.names)                                            0.261     6.155
n8952.in[0] (.names)                                             1.014     7.169
n8952.out[0] (.names)                                            0.261     7.430
n8953.in[0] (.names)                                             1.014     8.444
n8953.out[0] (.names)                                            0.261     8.705
n8954.in[0] (.names)                                             1.014     9.719
n8954.out[0] (.names)                                            0.261     9.980
n8956.in[3] (.names)                                             1.014    10.993
n8956.out[0] (.names)                                            0.261    11.254
n8957.in[0] (.names)                                             1.014    12.268
n8957.out[0] (.names)                                            0.261    12.529
n8958.in[0] (.names)                                             1.014    13.543
n8958.out[0] (.names)                                            0.261    13.804
n8959.in[0] (.names)                                             1.014    14.818
n8959.out[0] (.names)                                            0.261    15.079
n8961.in[0] (.names)                                             1.014    16.093
n8961.out[0] (.names)                                            0.261    16.354
n8963.in[0] (.names)                                             1.014    17.367
n8963.out[0] (.names)                                            0.261    17.628
n8964.in[0] (.names)                                             1.014    18.642
n8964.out[0] (.names)                                            0.261    18.903
n8967.in[0] (.names)                                             1.014    19.917
n8967.out[0] (.names)                                            0.261    20.178
n8968.in[1] (.names)                                             1.014    21.192
n8968.out[0] (.names)                                            0.261    21.453
n8969.in[2] (.names)                                             1.014    22.467
n8969.out[0] (.names)                                            0.261    22.728
n8883.in[0] (.names)                                             1.014    23.742
n8883.out[0] (.names)                                            0.261    24.003
n8884.in[3] (.names)                                             1.014    25.016
n8884.out[0] (.names)                                            0.261    25.277
n8938.in[0] (.names)                                             1.014    26.291
n8938.out[0] (.names)                                            0.261    26.552
n8939.in[0] (.names)                                             1.014    27.566
n8939.out[0] (.names)                                            0.261    27.827
n8940.in[1] (.names)                                             1.014    28.841
n8940.out[0] (.names)                                            0.261    29.102
n8942.in[1] (.names)                                             1.014    30.116
n8942.out[0] (.names)                                            0.261    30.377
n8929.in[0] (.names)                                             1.014    31.390
n8929.out[0] (.names)                                            0.261    31.651
n8944.in[1] (.names)                                             1.014    32.665
n8944.out[0] (.names)                                            0.261    32.926
n8945.in[0] (.names)                                             1.014    33.940
n8945.out[0] (.names)                                            0.261    34.201
n8921.in[0] (.names)                                             1.014    35.215
n8921.out[0] (.names)                                            0.261    35.476
n8922.in[0] (.names)                                             1.014    36.490
n8922.out[0] (.names)                                            0.261    36.751
n8923.in[0] (.names)                                             1.014    37.765
n8923.out[0] (.names)                                            0.261    38.026
n8924.in[0] (.names)                                             1.014    39.039
n8924.out[0] (.names)                                            0.261    39.300
n8925.in[0] (.names)                                             1.014    40.314
n8925.out[0] (.names)                                            0.261    40.575
n8926.in[0] (.names)                                             1.014    41.589
n8926.out[0] (.names)                                            0.261    41.850
n10024.in[0] (.names)                                            1.014    42.864
n10024.out[0] (.names)                                           0.261    43.125
n10025.in[1] (.names)                                            1.014    44.139
n10025.out[0] (.names)                                           0.261    44.400
n10026.in[0] (.names)                                            1.014    45.413
n10026.out[0] (.names)                                           0.261    45.674
n10027.in[0] (.names)                                            1.014    46.688
n10027.out[0] (.names)                                           0.261    46.949
n10029.in[2] (.names)                                            1.014    47.963
n10029.out[0] (.names)                                           0.261    48.224
n8667.in[0] (.names)                                             1.014    49.238
n8667.out[0] (.names)                                            0.261    49.499
n10032.in[0] (.names)                                            1.014    50.513
n10032.out[0] (.names)                                           0.261    50.774
n8665.in[0] (.names)                                             1.014    51.787
n8665.out[0] (.names)                                            0.261    52.048
n10030.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10030.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n12222.Q[0] (.latch clocked by pclk)
Endpoint  : n8569.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12222.clk[0] (.latch)                                           1.014     1.014
n12222.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12223.in[0] (.names)                                            1.014     2.070
n12223.out[0] (.names)                                           0.261     2.331
n12220.in[1] (.names)                                            1.014     3.344
n12220.out[0] (.names)                                           0.261     3.605
n12221.in[0] (.names)                                            1.014     4.619
n12221.out[0] (.names)                                           0.261     4.880
n12225.in[0] (.names)                                            1.014     5.894
n12225.out[0] (.names)                                           0.261     6.155
n12228.in[0] (.names)                                            1.014     7.169
n12228.out[0] (.names)                                           0.261     7.430
n12229.in[0] (.names)                                            1.014     8.444
n12229.out[0] (.names)                                           0.261     8.705
n12230.in[0] (.names)                                            1.014     9.719
n12230.out[0] (.names)                                           0.261     9.980
n12231.in[0] (.names)                                            1.014    10.993
n12231.out[0] (.names)                                           0.261    11.254
n12233.in[2] (.names)                                            1.014    12.268
n12233.out[0] (.names)                                           0.261    12.529
n12243.in[2] (.names)                                            1.014    13.543
n12243.out[0] (.names)                                           0.261    13.804
n12282.in[0] (.names)                                            1.014    14.818
n12282.out[0] (.names)                                           0.261    15.079
n12283.in[0] (.names)                                            1.014    16.093
n12283.out[0] (.names)                                           0.261    16.354
n12284.in[0] (.names)                                            1.014    17.367
n12284.out[0] (.names)                                           0.261    17.628
n12257.in[0] (.names)                                            1.014    18.642
n12257.out[0] (.names)                                           0.261    18.903
n12266.in[0] (.names)                                            1.014    19.917
n12266.out[0] (.names)                                           0.261    20.178
n12267.in[1] (.names)                                            1.014    21.192
n12267.out[0] (.names)                                           0.261    21.453
n12256.in[1] (.names)                                            1.014    22.467
n12256.out[0] (.names)                                           0.261    22.728
n12258.in[0] (.names)                                            1.014    23.742
n12258.out[0] (.names)                                           0.261    24.003
n12259.in[0] (.names)                                            1.014    25.016
n12259.out[0] (.names)                                           0.261    25.277
n12260.in[0] (.names)                                            1.014    26.291
n12260.out[0] (.names)                                           0.261    26.552
n12261.in[0] (.names)                                            1.014    27.566
n12261.out[0] (.names)                                           0.261    27.827
n12242.in[0] (.names)                                            1.014    28.841
n12242.out[0] (.names)                                           0.261    29.102
n12203.in[1] (.names)                                            1.014    30.116
n12203.out[0] (.names)                                           0.261    30.377
n11824.in[0] (.names)                                            1.014    31.390
n11824.out[0] (.names)                                           0.261    31.651
n11825.in[1] (.names)                                            1.014    32.665
n11825.out[0] (.names)                                           0.261    32.926
n11822.in[0] (.names)                                            1.014    33.940
n11822.out[0] (.names)                                           0.261    34.201
n11826.in[0] (.names)                                            1.014    35.215
n11826.out[0] (.names)                                           0.261    35.476
n11827.in[0] (.names)                                            1.014    36.490
n11827.out[0] (.names)                                           0.261    36.751
n11835.in[0] (.names)                                            1.014    37.765
n11835.out[0] (.names)                                           0.261    38.026
n11830.in[0] (.names)                                            1.014    39.039
n11830.out[0] (.names)                                           0.261    39.300
n11831.in[0] (.names)                                            1.014    40.314
n11831.out[0] (.names)                                           0.261    40.575
n11834.in[2] (.names)                                            1.014    41.589
n11834.out[0] (.names)                                           0.261    41.850
n11843.in[0] (.names)                                            1.014    42.864
n11843.out[0] (.names)                                           0.261    43.125
n11845.in[2] (.names)                                            1.014    44.139
n11845.out[0] (.names)                                           0.261    44.400
n11846.in[3] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11847.in[1] (.names)                                            1.014    46.688
n11847.out[0] (.names)                                           0.261    46.949
n11848.in[1] (.names)                                            1.014    47.963
n11848.out[0] (.names)                                           0.261    48.224
n8558.in[1] (.names)                                             1.014    49.238
n8558.out[0] (.names)                                            0.261    49.499
n10813.in[0] (.names)                                            1.014    50.513
n10813.out[0] (.names)                                           0.261    50.774
n8568.in[0] (.names)                                             1.014    51.787
n8568.out[0] (.names)                                            0.261    52.048
n8569.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8569.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n216.Q[0] (.latch clocked by pclk)
Endpoint  : n5888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n216.clk[0] (.latch)                                             1.014     1.014
n216.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7033.in[0] (.names)                                             1.014     2.070
n7033.out[0] (.names)                                            0.261     2.331
n7034.in[0] (.names)                                             1.014     3.344
n7034.out[0] (.names)                                            0.261     3.605
n7035.in[1] (.names)                                             1.014     4.619
n7035.out[0] (.names)                                            0.261     4.880
n7036.in[0] (.names)                                             1.014     5.894
n7036.out[0] (.names)                                            0.261     6.155
n7037.in[0] (.names)                                             1.014     7.169
n7037.out[0] (.names)                                            0.261     7.430
n7043.in[0] (.names)                                             1.014     8.444
n7043.out[0] (.names)                                            0.261     8.705
n7038.in[1] (.names)                                             1.014     9.719
n7038.out[0] (.names)                                            0.261     9.980
n7039.in[0] (.names)                                             1.014    10.993
n7039.out[0] (.names)                                            0.261    11.254
n7040.in[0] (.names)                                             1.014    12.268
n7040.out[0] (.names)                                            0.261    12.529
n7041.in[1] (.names)                                             1.014    13.543
n7041.out[0] (.names)                                            0.261    13.804
n7042.in[0] (.names)                                             1.014    14.818
n7042.out[0] (.names)                                            0.261    15.079
n7045.in[0] (.names)                                             1.014    16.093
n7045.out[0] (.names)                                            0.261    16.354
n6987.in[2] (.names)                                             1.014    17.367
n6987.out[0] (.names)                                            0.261    17.628
n6988.in[2] (.names)                                             1.014    18.642
n6988.out[0] (.names)                                            0.261    18.903
n6995.in[1] (.names)                                             1.014    19.917
n6995.out[0] (.names)                                            0.261    20.178
n6996.in[2] (.names)                                             1.014    21.192
n6996.out[0] (.names)                                            0.261    21.453
n6999.in[0] (.names)                                             1.014    22.467
n6999.out[0] (.names)                                            0.261    22.728
n6630.in[0] (.names)                                             1.014    23.742
n6630.out[0] (.names)                                            0.261    24.003
n6640.in[0] (.names)                                             1.014    25.016
n6640.out[0] (.names)                                            0.261    25.277
n6644.in[1] (.names)                                             1.014    26.291
n6644.out[0] (.names)                                            0.261    26.552
n6646.in[0] (.names)                                             1.014    27.566
n6646.out[0] (.names)                                            0.261    27.827
n6641.in[2] (.names)                                             1.014    28.841
n6641.out[0] (.names)                                            0.261    29.102
n6642.in[1] (.names)                                             1.014    30.116
n6642.out[0] (.names)                                            0.261    30.377
n6670.in[1] (.names)                                             1.014    31.390
n6670.out[0] (.names)                                            0.261    31.651
n6672.in[1] (.names)                                             1.014    32.665
n6672.out[0] (.names)                                            0.261    32.926
n6673.in[0] (.names)                                             1.014    33.940
n6673.out[0] (.names)                                            0.261    34.201
n6674.in[0] (.names)                                             1.014    35.215
n6674.out[0] (.names)                                            0.261    35.476
n6658.in[0] (.names)                                             1.014    36.490
n6658.out[0] (.names)                                            0.261    36.751
n6655.in[1] (.names)                                             1.014    37.765
n6655.out[0] (.names)                                            0.261    38.026
n6656.in[0] (.names)                                             1.014    39.039
n6656.out[0] (.names)                                            0.261    39.300
n6657.in[0] (.names)                                             1.014    40.314
n6657.out[0] (.names)                                            0.261    40.575
n6659.in[2] (.names)                                             1.014    41.589
n6659.out[0] (.names)                                            0.261    41.850
n6660.in[0] (.names)                                             1.014    42.864
n6660.out[0] (.names)                                            0.261    43.125
n6661.in[0] (.names)                                             1.014    44.139
n6661.out[0] (.names)                                            0.261    44.400
n6662.in[1] (.names)                                             1.014    45.413
n6662.out[0] (.names)                                            0.261    45.674
n6663.in[0] (.names)                                             1.014    46.688
n6663.out[0] (.names)                                            0.261    46.949
n6664.in[0] (.names)                                             1.014    47.963
n6664.out[0] (.names)                                            0.261    48.224
n5889.in[0] (.names)                                             1.014    49.238
n5889.out[0] (.names)                                            0.261    49.499
n5887.in[0] (.names)                                             1.014    50.513
n5887.out[0] (.names)                                            0.261    50.774
n5888.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5888.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n216.Q[0] (.latch clocked by pclk)
Endpoint  : n161.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n216.clk[0] (.latch)                                             1.014     1.014
n216.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7033.in[0] (.names)                                             1.014     2.070
n7033.out[0] (.names)                                            0.261     2.331
n7034.in[0] (.names)                                             1.014     3.344
n7034.out[0] (.names)                                            0.261     3.605
n7035.in[1] (.names)                                             1.014     4.619
n7035.out[0] (.names)                                            0.261     4.880
n7036.in[0] (.names)                                             1.014     5.894
n7036.out[0] (.names)                                            0.261     6.155
n7037.in[0] (.names)                                             1.014     7.169
n7037.out[0] (.names)                                            0.261     7.430
n7043.in[0] (.names)                                             1.014     8.444
n7043.out[0] (.names)                                            0.261     8.705
n7038.in[1] (.names)                                             1.014     9.719
n7038.out[0] (.names)                                            0.261     9.980
n7039.in[0] (.names)                                             1.014    10.993
n7039.out[0] (.names)                                            0.261    11.254
n7040.in[0] (.names)                                             1.014    12.268
n7040.out[0] (.names)                                            0.261    12.529
n7041.in[1] (.names)                                             1.014    13.543
n7041.out[0] (.names)                                            0.261    13.804
n7042.in[0] (.names)                                             1.014    14.818
n7042.out[0] (.names)                                            0.261    15.079
n7045.in[0] (.names)                                             1.014    16.093
n7045.out[0] (.names)                                            0.261    16.354
n6987.in[2] (.names)                                             1.014    17.367
n6987.out[0] (.names)                                            0.261    17.628
n6988.in[2] (.names)                                             1.014    18.642
n6988.out[0] (.names)                                            0.261    18.903
n6995.in[1] (.names)                                             1.014    19.917
n6995.out[0] (.names)                                            0.261    20.178
n6996.in[2] (.names)                                             1.014    21.192
n6996.out[0] (.names)                                            0.261    21.453
n6999.in[0] (.names)                                             1.014    22.467
n6999.out[0] (.names)                                            0.261    22.728
n6630.in[0] (.names)                                             1.014    23.742
n6630.out[0] (.names)                                            0.261    24.003
n6756.in[0] (.names)                                             1.014    25.016
n6756.out[0] (.names)                                            0.261    25.277
n6757.in[2] (.names)                                             1.014    26.291
n6757.out[0] (.names)                                            0.261    26.552
n6759.in[0] (.names)                                             1.014    27.566
n6759.out[0] (.names)                                            0.261    27.827
n6760.in[1] (.names)                                             1.014    28.841
n6760.out[0] (.names)                                            0.261    29.102
n6755.in[0] (.names)                                             1.014    30.116
n6755.out[0] (.names)                                            0.261    30.377
n6762.in[3] (.names)                                             1.014    31.390
n6762.out[0] (.names)                                            0.261    31.651
n6763.in[1] (.names)                                             1.014    32.665
n6763.out[0] (.names)                                            0.261    32.926
n6767.in[1] (.names)                                             1.014    33.940
n6767.out[0] (.names)                                            0.261    34.201
n6768.in[0] (.names)                                             1.014    35.215
n6768.out[0] (.names)                                            0.261    35.476
n6769.in[0] (.names)                                             1.014    36.490
n6769.out[0] (.names)                                            0.261    36.751
n6772.in[2] (.names)                                             1.014    37.765
n6772.out[0] (.names)                                            0.261    38.026
n6773.in[0] (.names)                                             1.014    39.039
n6773.out[0] (.names)                                            0.261    39.300
n6774.in[2] (.names)                                             1.014    40.314
n6774.out[0] (.names)                                            0.261    40.575
n6775.in[2] (.names)                                             1.014    41.589
n6775.out[0] (.names)                                            0.261    41.850
n6776.in[0] (.names)                                             1.014    42.864
n6776.out[0] (.names)                                            0.261    43.125
n6764.in[0] (.names)                                             1.014    44.139
n6764.out[0] (.names)                                            0.261    44.400
n6777.in[0] (.names)                                             1.014    45.413
n6777.out[0] (.names)                                            0.261    45.674
n6778.in[2] (.names)                                             1.014    46.688
n6778.out[0] (.names)                                            0.261    46.949
n6748.in[0] (.names)                                             1.014    47.963
n6748.out[0] (.names)                                            0.261    48.224
n6770.in[0] (.names)                                             1.014    49.238
n6770.out[0] (.names)                                            0.261    49.499
n219.in[1] (.names)                                              1.014    50.513
n219.out[0] (.names)                                             0.261    50.774
n161.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n161.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n188.Q[0] (.latch clocked by pclk)
Endpoint  : n3277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n188.clk[0] (.latch)                                             1.014     1.014
n188.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1568.in[1] (.names)                                             1.014     2.070
n1568.out[0] (.names)                                            0.261     2.331
n1569.in[0] (.names)                                             1.014     3.344
n1569.out[0] (.names)                                            0.261     3.605
n1570.in[1] (.names)                                             1.014     4.619
n1570.out[0] (.names)                                            0.261     4.880
n1571.in[0] (.names)                                             1.014     5.894
n1571.out[0] (.names)                                            0.261     6.155
n1572.in[0] (.names)                                             1.014     7.169
n1572.out[0] (.names)                                            0.261     7.430
n1564.in[0] (.names)                                             1.014     8.444
n1564.out[0] (.names)                                            0.261     8.705
n1546.in[2] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1669.in[0] (.names)                                             1.014    10.993
n1669.out[0] (.names)                                            0.261    11.254
n1671.in[1] (.names)                                             1.014    12.268
n1671.out[0] (.names)                                            0.261    12.529
n1674.in[0] (.names)                                             1.014    13.543
n1674.out[0] (.names)                                            0.261    13.804
n1580.in[1] (.names)                                             1.014    14.818
n1580.out[0] (.names)                                            0.261    15.079
n1666.in[0] (.names)                                             1.014    16.093
n1666.out[0] (.names)                                            0.261    16.354
n1622.in[1] (.names)                                             1.014    17.367
n1622.out[0] (.names)                                            0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n1624.in[0] (.names)                                             1.014    19.917
n1624.out[0] (.names)                                            0.261    20.178
n1625.in[0] (.names)                                             1.014    21.192
n1625.out[0] (.names)                                            0.261    21.453
n1626.in[2] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[0] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1551.in[0] (.names)                                             1.014    25.016
n1551.out[0] (.names)                                            0.261    25.277
n193.in[2] (.names)                                              1.014    26.291
n193.out[0] (.names)                                             0.261    26.552
n3271.in[0] (.names)                                             1.014    27.566
n3271.out[0] (.names)                                            0.261    27.827
n3272.in[1] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n3273.in[0] (.names)                                             1.014    30.116
n3273.out[0] (.names)                                            0.261    30.377
n3274.in[1] (.names)                                             1.014    31.390
n3274.out[0] (.names)                                            0.261    31.651
n3275.in[1] (.names)                                             1.014    32.665
n3275.out[0] (.names)                                            0.261    32.926
n3278.in[0] (.names)                                             1.014    33.940
n3278.out[0] (.names)                                            0.261    34.201
n3280.in[1] (.names)                                             1.014    35.215
n3280.out[0] (.names)                                            0.261    35.476
n3282.in[0] (.names)                                             1.014    36.490
n3282.out[0] (.names)                                            0.261    36.751
n3283.in[0] (.names)                                             1.014    37.765
n3283.out[0] (.names)                                            0.261    38.026
n3286.in[3] (.names)                                             1.014    39.039
n3286.out[0] (.names)                                            0.261    39.300
n3288.in[0] (.names)                                             1.014    40.314
n3288.out[0] (.names)                                            0.261    40.575
n3290.in[0] (.names)                                             1.014    41.589
n3290.out[0] (.names)                                            0.261    41.850
n3291.in[0] (.names)                                             1.014    42.864
n3291.out[0] (.names)                                            0.261    43.125
n3292.in[0] (.names)                                             1.014    44.139
n3292.out[0] (.names)                                            0.261    44.400
n3293.in[0] (.names)                                             1.014    45.413
n3293.out[0] (.names)                                            0.261    45.674
n3296.in[1] (.names)                                             1.014    46.688
n3296.out[0] (.names)                                            0.261    46.949
n3297.in[0] (.names)                                             1.014    47.963
n3297.out[0] (.names)                                            0.261    48.224
n3298.in[1] (.names)                                             1.014    49.238
n3298.out[0] (.names)                                            0.261    49.499
n3276.in[1] (.names)                                             1.014    50.513
n3276.out[0] (.names)                                            0.261    50.774
n3277.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3277.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n188.Q[0] (.latch clocked by pclk)
Endpoint  : n3266.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n188.clk[0] (.latch)                                             1.014     1.014
n188.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1568.in[1] (.names)                                             1.014     2.070
n1568.out[0] (.names)                                            0.261     2.331
n1569.in[0] (.names)                                             1.014     3.344
n1569.out[0] (.names)                                            0.261     3.605
n1570.in[1] (.names)                                             1.014     4.619
n1570.out[0] (.names)                                            0.261     4.880
n1571.in[0] (.names)                                             1.014     5.894
n1571.out[0] (.names)                                            0.261     6.155
n1572.in[0] (.names)                                             1.014     7.169
n1572.out[0] (.names)                                            0.261     7.430
n1564.in[0] (.names)                                             1.014     8.444
n1564.out[0] (.names)                                            0.261     8.705
n1546.in[2] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1669.in[0] (.names)                                             1.014    10.993
n1669.out[0] (.names)                                            0.261    11.254
n1671.in[1] (.names)                                             1.014    12.268
n1671.out[0] (.names)                                            0.261    12.529
n1674.in[0] (.names)                                             1.014    13.543
n1674.out[0] (.names)                                            0.261    13.804
n1580.in[1] (.names)                                             1.014    14.818
n1580.out[0] (.names)                                            0.261    15.079
n1666.in[0] (.names)                                             1.014    16.093
n1666.out[0] (.names)                                            0.261    16.354
n1622.in[1] (.names)                                             1.014    17.367
n1622.out[0] (.names)                                            0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n1624.in[0] (.names)                                             1.014    19.917
n1624.out[0] (.names)                                            0.261    20.178
n1625.in[0] (.names)                                             1.014    21.192
n1625.out[0] (.names)                                            0.261    21.453
n1626.in[2] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[0] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1551.in[0] (.names)                                             1.014    25.016
n1551.out[0] (.names)                                            0.261    25.277
n193.in[2] (.names)                                              1.014    26.291
n193.out[0] (.names)                                             0.261    26.552
n3271.in[0] (.names)                                             1.014    27.566
n3271.out[0] (.names)                                            0.261    27.827
n3272.in[1] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n3273.in[0] (.names)                                             1.014    30.116
n3273.out[0] (.names)                                            0.261    30.377
n3274.in[1] (.names)                                             1.014    31.390
n3274.out[0] (.names)                                            0.261    31.651
n3275.in[1] (.names)                                             1.014    32.665
n3275.out[0] (.names)                                            0.261    32.926
n3278.in[0] (.names)                                             1.014    33.940
n3278.out[0] (.names)                                            0.261    34.201
n3280.in[1] (.names)                                             1.014    35.215
n3280.out[0] (.names)                                            0.261    35.476
n3282.in[0] (.names)                                             1.014    36.490
n3282.out[0] (.names)                                            0.261    36.751
n3283.in[0] (.names)                                             1.014    37.765
n3283.out[0] (.names)                                            0.261    38.026
n3286.in[3] (.names)                                             1.014    39.039
n3286.out[0] (.names)                                            0.261    39.300
n3288.in[0] (.names)                                             1.014    40.314
n3288.out[0] (.names)                                            0.261    40.575
n3290.in[0] (.names)                                             1.014    41.589
n3290.out[0] (.names)                                            0.261    41.850
n3291.in[0] (.names)                                             1.014    42.864
n3291.out[0] (.names)                                            0.261    43.125
n3292.in[0] (.names)                                             1.014    44.139
n3292.out[0] (.names)                                            0.261    44.400
n3293.in[0] (.names)                                             1.014    45.413
n3293.out[0] (.names)                                            0.261    45.674
n3296.in[1] (.names)                                             1.014    46.688
n3296.out[0] (.names)                                            0.261    46.949
n3300.in[1] (.names)                                             1.014    47.963
n3300.out[0] (.names)                                            0.261    48.224
n1706.in[1] (.names)                                             1.014    49.238
n1706.out[0] (.names)                                            0.261    49.499
n3299.in[0] (.names)                                             1.014    50.513
n3299.out[0] (.names)                                            0.261    50.774
n3266.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3266.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n122.Q[0] (.latch clocked by pclk)
Endpoint  : n378.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n122.clk[0] (.latch)                                             1.014     1.014
n122.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n803.in[0] (.names)                                              1.014     2.070
n803.out[0] (.names)                                             0.261     2.331
n801.in[0] (.names)                                              1.014     3.344
n801.out[0] (.names)                                             0.261     3.605
n804.in[1] (.names)                                              1.014     4.619
n804.out[0] (.names)                                             0.261     4.880
n797.in[0] (.names)                                              1.014     5.894
n797.out[0] (.names)                                             0.261     6.155
n800.in[0] (.names)                                              1.014     7.169
n800.out[0] (.names)                                             0.261     7.430
n802.in[3] (.names)                                              1.014     8.444
n802.out[0] (.names)                                             0.261     8.705
n807.in[0] (.names)                                              1.014     9.719
n807.out[0] (.names)                                             0.261     9.980
n809.in[1] (.names)                                              1.014    10.993
n809.out[0] (.names)                                             0.261    11.254
n810.in[1] (.names)                                              1.014    12.268
n810.out[0] (.names)                                             0.261    12.529
n811.in[1] (.names)                                              1.014    13.543
n811.out[0] (.names)                                             0.261    13.804
n812.in[0] (.names)                                              1.014    14.818
n812.out[0] (.names)                                             0.261    15.079
n813.in[0] (.names)                                              1.014    16.093
n813.out[0] (.names)                                             0.261    16.354
n814.in[0] (.names)                                              1.014    17.367
n814.out[0] (.names)                                             0.261    17.628
n818.in[3] (.names)                                              1.014    18.642
n818.out[0] (.names)                                             0.261    18.903
n815.in[1] (.names)                                              1.014    19.917
n815.out[0] (.names)                                             0.261    20.178
n816.in[0] (.names)                                              1.014    21.192
n816.out[0] (.names)                                             0.261    21.453
n817.in[1] (.names)                                              1.014    22.467
n817.out[0] (.names)                                             0.261    22.728
n823.in[0] (.names)                                              1.014    23.742
n823.out[0] (.names)                                             0.261    24.003
n402.in[0] (.names)                                              1.014    25.016
n402.out[0] (.names)                                             0.261    25.277
n403.in[1] (.names)                                              1.014    26.291
n403.out[0] (.names)                                             0.261    26.552
n411.in[2] (.names)                                              1.014    27.566
n411.out[0] (.names)                                             0.261    27.827
n412.in[0] (.names)                                              1.014    28.841
n412.out[0] (.names)                                             0.261    29.102
n413.in[0] (.names)                                              1.014    30.116
n413.out[0] (.names)                                             0.261    30.377
n404.in[1] (.names)                                              1.014    31.390
n404.out[0] (.names)                                             0.261    31.651
n407.in[0] (.names)                                              1.014    32.665
n407.out[0] (.names)                                             0.261    32.926
n408.in[2] (.names)                                              1.014    33.940
n408.out[0] (.names)                                             0.261    34.201
n416.in[1] (.names)                                              1.014    35.215
n416.out[0] (.names)                                             0.261    35.476
n417.in[0] (.names)                                              1.014    36.490
n417.out[0] (.names)                                             0.261    36.751
n418.in[0] (.names)                                              1.014    37.765
n418.out[0] (.names)                                             0.261    38.026
n420.in[1] (.names)                                              1.014    39.039
n420.out[0] (.names)                                             0.261    39.300
n421.in[0] (.names)                                              1.014    40.314
n421.out[0] (.names)                                             0.261    40.575
n422.in[1] (.names)                                              1.014    41.589
n422.out[0] (.names)                                             0.261    41.850
n424.in[0] (.names)                                              1.014    42.864
n424.out[0] (.names)                                             0.261    43.125
n311.in[0] (.names)                                              1.014    44.139
n311.out[0] (.names)                                             0.261    44.400
n426.in[2] (.names)                                              1.014    45.413
n426.out[0] (.names)                                             0.261    45.674
n427.in[2] (.names)                                              1.014    46.688
n427.out[0] (.names)                                             0.261    46.949
n428.in[3] (.names)                                              1.014    47.963
n428.out[0] (.names)                                             0.261    48.224
n307.in[1] (.names)                                              1.014    49.238
n307.out[0] (.names)                                             0.261    49.499
n377.in[1] (.names)                                              1.014    50.513
n377.out[0] (.names)                                             0.261    50.774
n378.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n378.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n122.Q[0] (.latch clocked by pclk)
Endpoint  : n429.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n122.clk[0] (.latch)                                             1.014     1.014
n122.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n803.in[0] (.names)                                              1.014     2.070
n803.out[0] (.names)                                             0.261     2.331
n801.in[0] (.names)                                              1.014     3.344
n801.out[0] (.names)                                             0.261     3.605
n804.in[1] (.names)                                              1.014     4.619
n804.out[0] (.names)                                             0.261     4.880
n797.in[0] (.names)                                              1.014     5.894
n797.out[0] (.names)                                             0.261     6.155
n800.in[0] (.names)                                              1.014     7.169
n800.out[0] (.names)                                             0.261     7.430
n802.in[3] (.names)                                              1.014     8.444
n802.out[0] (.names)                                             0.261     8.705
n807.in[0] (.names)                                              1.014     9.719
n807.out[0] (.names)                                             0.261     9.980
n809.in[1] (.names)                                              1.014    10.993
n809.out[0] (.names)                                             0.261    11.254
n810.in[1] (.names)                                              1.014    12.268
n810.out[0] (.names)                                             0.261    12.529
n811.in[1] (.names)                                              1.014    13.543
n811.out[0] (.names)                                             0.261    13.804
n812.in[0] (.names)                                              1.014    14.818
n812.out[0] (.names)                                             0.261    15.079
n813.in[0] (.names)                                              1.014    16.093
n813.out[0] (.names)                                             0.261    16.354
n814.in[0] (.names)                                              1.014    17.367
n814.out[0] (.names)                                             0.261    17.628
n818.in[3] (.names)                                              1.014    18.642
n818.out[0] (.names)                                             0.261    18.903
n815.in[1] (.names)                                              1.014    19.917
n815.out[0] (.names)                                             0.261    20.178
n816.in[0] (.names)                                              1.014    21.192
n816.out[0] (.names)                                             0.261    21.453
n817.in[1] (.names)                                              1.014    22.467
n817.out[0] (.names)                                             0.261    22.728
n823.in[0] (.names)                                              1.014    23.742
n823.out[0] (.names)                                             0.261    24.003
n402.in[0] (.names)                                              1.014    25.016
n402.out[0] (.names)                                             0.261    25.277
n403.in[1] (.names)                                              1.014    26.291
n403.out[0] (.names)                                             0.261    26.552
n411.in[2] (.names)                                              1.014    27.566
n411.out[0] (.names)                                             0.261    27.827
n412.in[0] (.names)                                              1.014    28.841
n412.out[0] (.names)                                             0.261    29.102
n413.in[0] (.names)                                              1.014    30.116
n413.out[0] (.names)                                             0.261    30.377
n404.in[1] (.names)                                              1.014    31.390
n404.out[0] (.names)                                             0.261    31.651
n407.in[0] (.names)                                              1.014    32.665
n407.out[0] (.names)                                             0.261    32.926
n408.in[2] (.names)                                              1.014    33.940
n408.out[0] (.names)                                             0.261    34.201
n416.in[1] (.names)                                              1.014    35.215
n416.out[0] (.names)                                             0.261    35.476
n417.in[0] (.names)                                              1.014    36.490
n417.out[0] (.names)                                             0.261    36.751
n418.in[0] (.names)                                              1.014    37.765
n418.out[0] (.names)                                             0.261    38.026
n420.in[1] (.names)                                              1.014    39.039
n420.out[0] (.names)                                             0.261    39.300
n421.in[0] (.names)                                              1.014    40.314
n421.out[0] (.names)                                             0.261    40.575
n422.in[1] (.names)                                              1.014    41.589
n422.out[0] (.names)                                             0.261    41.850
n424.in[0] (.names)                                              1.014    42.864
n424.out[0] (.names)                                             0.261    43.125
n311.in[0] (.names)                                              1.014    44.139
n311.out[0] (.names)                                             0.261    44.400
n426.in[2] (.names)                                              1.014    45.413
n426.out[0] (.names)                                             0.261    45.674
n427.in[2] (.names)                                              1.014    46.688
n427.out[0] (.names)                                             0.261    46.949
n428.in[3] (.names)                                              1.014    47.963
n428.out[0] (.names)                                             0.261    48.224
n307.in[1] (.names)                                              1.014    49.238
n307.out[0] (.names)                                             0.261    49.499
n377.in[1] (.names)                                              1.014    50.513
n377.out[0] (.names)                                             0.261    50.774
n429.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n429.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n3491.Q[0] (.latch clocked by pclk)
Endpoint  : n244.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3491.clk[0] (.latch)                                            1.014     1.014
n3491.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3488.in[0] (.names)                                             1.014     2.070
n3488.out[0] (.names)                                            0.261     2.331
n3460.in[0] (.names)                                             1.014     3.344
n3460.out[0] (.names)                                            0.261     3.605
n3680.in[3] (.names)                                             1.014     4.619
n3680.out[0] (.names)                                            0.261     4.880
n3682.in[1] (.names)                                             1.014     5.894
n3682.out[0] (.names)                                            0.261     6.155
n3684.in[1] (.names)                                             1.014     7.169
n3684.out[0] (.names)                                            0.261     7.430
n3687.in[0] (.names)                                             1.014     8.444
n3687.out[0] (.names)                                            0.261     8.705
n3685.in[0] (.names)                                             1.014     9.719
n3685.out[0] (.names)                                            0.261     9.980
n3686.in[0] (.names)                                             1.014    10.993
n3686.out[0] (.names)                                            0.261    11.254
n3689.in[1] (.names)                                             1.014    12.268
n3689.out[0] (.names)                                            0.261    12.529
n3690.in[1] (.names)                                             1.014    13.543
n3690.out[0] (.names)                                            0.261    13.804
n3691.in[0] (.names)                                             1.014    14.818
n3691.out[0] (.names)                                            0.261    15.079
n3692.in[2] (.names)                                             1.014    16.093
n3692.out[0] (.names)                                            0.261    16.354
n3694.in[1] (.names)                                             1.014    17.367
n3694.out[0] (.names)                                            0.261    17.628
n3696.in[3] (.names)                                             1.014    18.642
n3696.out[0] (.names)                                            0.261    18.903
n3668.in[0] (.names)                                             1.014    19.917
n3668.out[0] (.names)                                            0.261    20.178
n3703.in[3] (.names)                                             1.014    21.192
n3703.out[0] (.names)                                            0.261    21.453
n3704.in[0] (.names)                                             1.014    22.467
n3704.out[0] (.names)                                            0.261    22.728
n3706.in[1] (.names)                                             1.014    23.742
n3706.out[0] (.names)                                            0.261    24.003
n3711.in[0] (.names)                                             1.014    25.016
n3711.out[0] (.names)                                            0.261    25.277
n3712.in[0] (.names)                                             1.014    26.291
n3712.out[0] (.names)                                            0.261    26.552
n3713.in[0] (.names)                                             1.014    27.566
n3713.out[0] (.names)                                            0.261    27.827
n3714.in[0] (.names)                                             1.014    28.841
n3714.out[0] (.names)                                            0.261    29.102
n3715.in[0] (.names)                                             1.014    30.116
n3715.out[0] (.names)                                            0.261    30.377
n3718.in[0] (.names)                                             1.014    31.390
n3718.out[0] (.names)                                            0.261    31.651
n3719.in[0] (.names)                                             1.014    32.665
n3719.out[0] (.names)                                            0.261    32.926
n3721.in[0] (.names)                                             1.014    33.940
n3721.out[0] (.names)                                            0.261    34.201
n3722.in[0] (.names)                                             1.014    35.215
n3722.out[0] (.names)                                            0.261    35.476
n3724.in[1] (.names)                                             1.014    36.490
n3724.out[0] (.names)                                            0.261    36.751
n3725.in[0] (.names)                                             1.014    37.765
n3725.out[0] (.names)                                            0.261    38.026
n3938.in[1] (.names)                                             1.014    39.039
n3938.out[0] (.names)                                            0.261    39.300
n3916.in[1] (.names)                                             1.014    40.314
n3916.out[0] (.names)                                            0.261    40.575
n3514.in[0] (.names)                                             1.014    41.589
n3514.out[0] (.names)                                            0.261    41.850
n3504.in[3] (.names)                                             1.014    42.864
n3504.out[0] (.names)                                            0.261    43.125
n3522.in[0] (.names)                                             1.014    44.139
n3522.out[0] (.names)                                            0.261    44.400
n3523.in[1] (.names)                                             1.014    45.413
n3523.out[0] (.names)                                            0.261    45.674
n3432.in[0] (.names)                                             1.014    46.688
n3432.out[0] (.names)                                            0.261    46.949
n3529.in[1] (.names)                                             1.014    47.963
n3529.out[0] (.names)                                            0.261    48.224
n3534.in[1] (.names)                                             1.014    49.238
n3534.out[0] (.names)                                            0.261    49.499
n243.in[1] (.names)                                              1.014    50.513
n243.out[0] (.names)                                             0.261    50.774
n244.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n244.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n3491.Q[0] (.latch clocked by pclk)
Endpoint  : n3530.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3491.clk[0] (.latch)                                            1.014     1.014
n3491.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3488.in[0] (.names)                                             1.014     2.070
n3488.out[0] (.names)                                            0.261     2.331
n3460.in[0] (.names)                                             1.014     3.344
n3460.out[0] (.names)                                            0.261     3.605
n3680.in[3] (.names)                                             1.014     4.619
n3680.out[0] (.names)                                            0.261     4.880
n3682.in[1] (.names)                                             1.014     5.894
n3682.out[0] (.names)                                            0.261     6.155
n3684.in[1] (.names)                                             1.014     7.169
n3684.out[0] (.names)                                            0.261     7.430
n3687.in[0] (.names)                                             1.014     8.444
n3687.out[0] (.names)                                            0.261     8.705
n3685.in[0] (.names)                                             1.014     9.719
n3685.out[0] (.names)                                            0.261     9.980
n3686.in[0] (.names)                                             1.014    10.993
n3686.out[0] (.names)                                            0.261    11.254
n3689.in[1] (.names)                                             1.014    12.268
n3689.out[0] (.names)                                            0.261    12.529
n3690.in[1] (.names)                                             1.014    13.543
n3690.out[0] (.names)                                            0.261    13.804
n3691.in[0] (.names)                                             1.014    14.818
n3691.out[0] (.names)                                            0.261    15.079
n3692.in[2] (.names)                                             1.014    16.093
n3692.out[0] (.names)                                            0.261    16.354
n3694.in[1] (.names)                                             1.014    17.367
n3694.out[0] (.names)                                            0.261    17.628
n3696.in[3] (.names)                                             1.014    18.642
n3696.out[0] (.names)                                            0.261    18.903
n3668.in[0] (.names)                                             1.014    19.917
n3668.out[0] (.names)                                            0.261    20.178
n3703.in[3] (.names)                                             1.014    21.192
n3703.out[0] (.names)                                            0.261    21.453
n3704.in[0] (.names)                                             1.014    22.467
n3704.out[0] (.names)                                            0.261    22.728
n3706.in[1] (.names)                                             1.014    23.742
n3706.out[0] (.names)                                            0.261    24.003
n3711.in[0] (.names)                                             1.014    25.016
n3711.out[0] (.names)                                            0.261    25.277
n3712.in[0] (.names)                                             1.014    26.291
n3712.out[0] (.names)                                            0.261    26.552
n3713.in[0] (.names)                                             1.014    27.566
n3713.out[0] (.names)                                            0.261    27.827
n3714.in[0] (.names)                                             1.014    28.841
n3714.out[0] (.names)                                            0.261    29.102
n3715.in[0] (.names)                                             1.014    30.116
n3715.out[0] (.names)                                            0.261    30.377
n3718.in[0] (.names)                                             1.014    31.390
n3718.out[0] (.names)                                            0.261    31.651
n3719.in[0] (.names)                                             1.014    32.665
n3719.out[0] (.names)                                            0.261    32.926
n3721.in[0] (.names)                                             1.014    33.940
n3721.out[0] (.names)                                            0.261    34.201
n3722.in[0] (.names)                                             1.014    35.215
n3722.out[0] (.names)                                            0.261    35.476
n3724.in[1] (.names)                                             1.014    36.490
n3724.out[0] (.names)                                            0.261    36.751
n3725.in[0] (.names)                                             1.014    37.765
n3725.out[0] (.names)                                            0.261    38.026
n3938.in[1] (.names)                                             1.014    39.039
n3938.out[0] (.names)                                            0.261    39.300
n3916.in[1] (.names)                                             1.014    40.314
n3916.out[0] (.names)                                            0.261    40.575
n3514.in[0] (.names)                                             1.014    41.589
n3514.out[0] (.names)                                            0.261    41.850
n3504.in[3] (.names)                                             1.014    42.864
n3504.out[0] (.names)                                            0.261    43.125
n3522.in[0] (.names)                                             1.014    44.139
n3522.out[0] (.names)                                            0.261    44.400
n3523.in[1] (.names)                                             1.014    45.413
n3523.out[0] (.names)                                            0.261    45.674
n3432.in[0] (.names)                                             1.014    46.688
n3432.out[0] (.names)                                            0.261    46.949
n3529.in[1] (.names)                                             1.014    47.963
n3529.out[0] (.names)                                            0.261    48.224
n3534.in[1] (.names)                                             1.014    49.238
n3534.out[0] (.names)                                            0.261    49.499
n243.in[1] (.names)                                              1.014    50.513
n243.out[0] (.names)                                             0.261    50.774
n3530.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3530.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n3491.Q[0] (.latch clocked by pclk)
Endpoint  : n3491.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3491.clk[0] (.latch)                                            1.014     1.014
n3491.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3488.in[0] (.names)                                             1.014     2.070
n3488.out[0] (.names)                                            0.261     2.331
n3460.in[0] (.names)                                             1.014     3.344
n3460.out[0] (.names)                                            0.261     3.605
n3680.in[3] (.names)                                             1.014     4.619
n3680.out[0] (.names)                                            0.261     4.880
n3682.in[1] (.names)                                             1.014     5.894
n3682.out[0] (.names)                                            0.261     6.155
n3684.in[1] (.names)                                             1.014     7.169
n3684.out[0] (.names)                                            0.261     7.430
n3687.in[0] (.names)                                             1.014     8.444
n3687.out[0] (.names)                                            0.261     8.705
n3685.in[0] (.names)                                             1.014     9.719
n3685.out[0] (.names)                                            0.261     9.980
n3686.in[0] (.names)                                             1.014    10.993
n3686.out[0] (.names)                                            0.261    11.254
n3689.in[1] (.names)                                             1.014    12.268
n3689.out[0] (.names)                                            0.261    12.529
n3690.in[1] (.names)                                             1.014    13.543
n3690.out[0] (.names)                                            0.261    13.804
n3691.in[0] (.names)                                             1.014    14.818
n3691.out[0] (.names)                                            0.261    15.079
n3692.in[2] (.names)                                             1.014    16.093
n3692.out[0] (.names)                                            0.261    16.354
n3694.in[1] (.names)                                             1.014    17.367
n3694.out[0] (.names)                                            0.261    17.628
n3696.in[3] (.names)                                             1.014    18.642
n3696.out[0] (.names)                                            0.261    18.903
n3668.in[0] (.names)                                             1.014    19.917
n3668.out[0] (.names)                                            0.261    20.178
n3703.in[3] (.names)                                             1.014    21.192
n3703.out[0] (.names)                                            0.261    21.453
n3704.in[0] (.names)                                             1.014    22.467
n3704.out[0] (.names)                                            0.261    22.728
n3706.in[1] (.names)                                             1.014    23.742
n3706.out[0] (.names)                                            0.261    24.003
n3711.in[0] (.names)                                             1.014    25.016
n3711.out[0] (.names)                                            0.261    25.277
n3712.in[0] (.names)                                             1.014    26.291
n3712.out[0] (.names)                                            0.261    26.552
n3713.in[0] (.names)                                             1.014    27.566
n3713.out[0] (.names)                                            0.261    27.827
n3714.in[0] (.names)                                             1.014    28.841
n3714.out[0] (.names)                                            0.261    29.102
n3715.in[0] (.names)                                             1.014    30.116
n3715.out[0] (.names)                                            0.261    30.377
n3718.in[0] (.names)                                             1.014    31.390
n3718.out[0] (.names)                                            0.261    31.651
n3719.in[0] (.names)                                             1.014    32.665
n3719.out[0] (.names)                                            0.261    32.926
n3721.in[0] (.names)                                             1.014    33.940
n3721.out[0] (.names)                                            0.261    34.201
n3722.in[0] (.names)                                             1.014    35.215
n3722.out[0] (.names)                                            0.261    35.476
n3724.in[1] (.names)                                             1.014    36.490
n3724.out[0] (.names)                                            0.261    36.751
n3726.in[1] (.names)                                             1.014    37.765
n3726.out[0] (.names)                                            0.261    38.026
n3727.in[2] (.names)                                             1.014    39.039
n3727.out[0] (.names)                                            0.261    39.300
n3729.in[1] (.names)                                             1.014    40.314
n3729.out[0] (.names)                                            0.261    40.575
n3458.in[0] (.names)                                             1.014    41.589
n3458.out[0] (.names)                                            0.261    41.850
n3484.in[0] (.names)                                             1.014    42.864
n3484.out[0] (.names)                                            0.261    43.125
n3485.in[0] (.names)                                             1.014    44.139
n3485.out[0] (.names)                                            0.261    44.400
n205.in[2] (.names)                                              1.014    45.413
n205.out[0] (.names)                                             0.261    45.674
n3486.in[1] (.names)                                             1.014    46.688
n3486.out[0] (.names)                                            0.261    46.949
n3487.in[0] (.names)                                             1.014    47.963
n3487.out[0] (.names)                                            0.261    48.224
n3489.in[1] (.names)                                             1.014    49.238
n3489.out[0] (.names)                                            0.261    49.499
n3490.in[0] (.names)                                             1.014    50.513
n3490.out[0] (.names)                                            0.261    50.774
n3491.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3491.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n5562.Q[0] (.latch clocked by pclk)
Endpoint  : n223.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5562.clk[0] (.latch)                                            1.014     1.014
n5562.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5563.in[0] (.names)                                             1.014     2.070
n5563.out[0] (.names)                                            0.261     2.331
n5564.in[2] (.names)                                             1.014     3.344
n5564.out[0] (.names)                                            0.261     3.605
n5565.in[1] (.names)                                             1.014     4.619
n5565.out[0] (.names)                                            0.261     4.880
n5566.in[1] (.names)                                             1.014     5.894
n5566.out[0] (.names)                                            0.261     6.155
n5567.in[0] (.names)                                             1.014     7.169
n5567.out[0] (.names)                                            0.261     7.430
n5574.in[0] (.names)                                             1.014     8.444
n5574.out[0] (.names)                                            0.261     8.705
n5575.in[3] (.names)                                             1.014     9.719
n5575.out[0] (.names)                                            0.261     9.980
n5576.in[1] (.names)                                             1.014    10.993
n5576.out[0] (.names)                                            0.261    11.254
n5577.in[0] (.names)                                             1.014    12.268
n5577.out[0] (.names)                                            0.261    12.529
n5578.in[1] (.names)                                             1.014    13.543
n5578.out[0] (.names)                                            0.261    13.804
n5584.in[0] (.names)                                             1.014    14.818
n5584.out[0] (.names)                                            0.261    15.079
n5579.in[0] (.names)                                             1.014    16.093
n5579.out[0] (.names)                                            0.261    16.354
n5425.in[0] (.names)                                             1.014    17.367
n5425.out[0] (.names)                                            0.261    17.628
n5426.in[0] (.names)                                             1.014    18.642
n5426.out[0] (.names)                                            0.261    18.903
n5429.in[1] (.names)                                             1.014    19.917
n5429.out[0] (.names)                                            0.261    20.178
n5430.in[2] (.names)                                             1.014    21.192
n5430.out[0] (.names)                                            0.261    21.453
n5433.in[0] (.names)                                             1.014    22.467
n5433.out[0] (.names)                                            0.261    22.728
n5434.in[0] (.names)                                             1.014    23.742
n5434.out[0] (.names)                                            0.261    24.003
n5435.in[0] (.names)                                             1.014    25.016
n5435.out[0] (.names)                                            0.261    25.277
n5436.in[1] (.names)                                             1.014    26.291
n5436.out[0] (.names)                                            0.261    26.552
n5441.in[1] (.names)                                             1.014    27.566
n5441.out[0] (.names)                                            0.261    27.827
n5442.in[1] (.names)                                             1.014    28.841
n5442.out[0] (.names)                                            0.261    29.102
n5443.in[0] (.names)                                             1.014    30.116
n5443.out[0] (.names)                                            0.261    30.377
n5444.in[0] (.names)                                             1.014    31.390
n5444.out[0] (.names)                                            0.261    31.651
n5445.in[2] (.names)                                             1.014    32.665
n5445.out[0] (.names)                                            0.261    32.926
n5453.in[0] (.names)                                             1.014    33.940
n5453.out[0] (.names)                                            0.261    34.201
n5454.in[0] (.names)                                             1.014    35.215
n5454.out[0] (.names)                                            0.261    35.476
n5455.in[2] (.names)                                             1.014    36.490
n5455.out[0] (.names)                                            0.261    36.751
n5456.in[0] (.names)                                             1.014    37.765
n5456.out[0] (.names)                                            0.261    38.026
n5457.in[0] (.names)                                             1.014    39.039
n5457.out[0] (.names)                                            0.261    39.300
n5460.in[0] (.names)                                             1.014    40.314
n5460.out[0] (.names)                                            0.261    40.575
n5461.in[0] (.names)                                             1.014    41.589
n5461.out[0] (.names)                                            0.261    41.850
n5462.in[1] (.names)                                             1.014    42.864
n5462.out[0] (.names)                                            0.261    43.125
n5463.in[0] (.names)                                             1.014    44.139
n5463.out[0] (.names)                                            0.261    44.400
n5465.in[0] (.names)                                             1.014    45.413
n5465.out[0] (.names)                                            0.261    45.674
n5447.in[0] (.names)                                             1.014    46.688
n5447.out[0] (.names)                                            0.261    46.949
n5448.in[0] (.names)                                             1.014    47.963
n5448.out[0] (.names)                                            0.261    48.224
n5449.in[0] (.names)                                             1.014    49.238
n5449.out[0] (.names)                                            0.261    49.499
n222.in[1] (.names)                                              1.014    50.513
n222.out[0] (.names)                                             0.261    50.774
n223.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n223.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n5562.Q[0] (.latch clocked by pclk)
Endpoint  : n5450.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5562.clk[0] (.latch)                                            1.014     1.014
n5562.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5563.in[0] (.names)                                             1.014     2.070
n5563.out[0] (.names)                                            0.261     2.331
n5564.in[2] (.names)                                             1.014     3.344
n5564.out[0] (.names)                                            0.261     3.605
n5565.in[1] (.names)                                             1.014     4.619
n5565.out[0] (.names)                                            0.261     4.880
n5566.in[1] (.names)                                             1.014     5.894
n5566.out[0] (.names)                                            0.261     6.155
n5567.in[0] (.names)                                             1.014     7.169
n5567.out[0] (.names)                                            0.261     7.430
n5574.in[0] (.names)                                             1.014     8.444
n5574.out[0] (.names)                                            0.261     8.705
n5575.in[3] (.names)                                             1.014     9.719
n5575.out[0] (.names)                                            0.261     9.980
n5576.in[1] (.names)                                             1.014    10.993
n5576.out[0] (.names)                                            0.261    11.254
n5577.in[0] (.names)                                             1.014    12.268
n5577.out[0] (.names)                                            0.261    12.529
n5578.in[1] (.names)                                             1.014    13.543
n5578.out[0] (.names)                                            0.261    13.804
n5584.in[0] (.names)                                             1.014    14.818
n5584.out[0] (.names)                                            0.261    15.079
n5579.in[0] (.names)                                             1.014    16.093
n5579.out[0] (.names)                                            0.261    16.354
n5425.in[0] (.names)                                             1.014    17.367
n5425.out[0] (.names)                                            0.261    17.628
n5426.in[0] (.names)                                             1.014    18.642
n5426.out[0] (.names)                                            0.261    18.903
n5429.in[1] (.names)                                             1.014    19.917
n5429.out[0] (.names)                                            0.261    20.178
n5430.in[2] (.names)                                             1.014    21.192
n5430.out[0] (.names)                                            0.261    21.453
n5433.in[0] (.names)                                             1.014    22.467
n5433.out[0] (.names)                                            0.261    22.728
n5434.in[0] (.names)                                             1.014    23.742
n5434.out[0] (.names)                                            0.261    24.003
n5435.in[0] (.names)                                             1.014    25.016
n5435.out[0] (.names)                                            0.261    25.277
n5436.in[1] (.names)                                             1.014    26.291
n5436.out[0] (.names)                                            0.261    26.552
n5441.in[1] (.names)                                             1.014    27.566
n5441.out[0] (.names)                                            0.261    27.827
n5442.in[1] (.names)                                             1.014    28.841
n5442.out[0] (.names)                                            0.261    29.102
n5443.in[0] (.names)                                             1.014    30.116
n5443.out[0] (.names)                                            0.261    30.377
n5444.in[0] (.names)                                             1.014    31.390
n5444.out[0] (.names)                                            0.261    31.651
n5445.in[2] (.names)                                             1.014    32.665
n5445.out[0] (.names)                                            0.261    32.926
n5453.in[0] (.names)                                             1.014    33.940
n5453.out[0] (.names)                                            0.261    34.201
n5454.in[0] (.names)                                             1.014    35.215
n5454.out[0] (.names)                                            0.261    35.476
n5455.in[2] (.names)                                             1.014    36.490
n5455.out[0] (.names)                                            0.261    36.751
n5456.in[0] (.names)                                             1.014    37.765
n5456.out[0] (.names)                                            0.261    38.026
n5457.in[0] (.names)                                             1.014    39.039
n5457.out[0] (.names)                                            0.261    39.300
n5460.in[0] (.names)                                             1.014    40.314
n5460.out[0] (.names)                                            0.261    40.575
n5461.in[0] (.names)                                             1.014    41.589
n5461.out[0] (.names)                                            0.261    41.850
n5462.in[1] (.names)                                             1.014    42.864
n5462.out[0] (.names)                                            0.261    43.125
n5463.in[0] (.names)                                             1.014    44.139
n5463.out[0] (.names)                                            0.261    44.400
n5465.in[0] (.names)                                             1.014    45.413
n5465.out[0] (.names)                                            0.261    45.674
n5447.in[0] (.names)                                             1.014    46.688
n5447.out[0] (.names)                                            0.261    46.949
n5448.in[0] (.names)                                             1.014    47.963
n5448.out[0] (.names)                                            0.261    48.224
n5449.in[0] (.names)                                             1.014    49.238
n5449.out[0] (.names)                                            0.261    49.499
n222.in[1] (.names)                                              1.014    50.513
n222.out[0] (.names)                                             0.261    50.774
n5450.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5450.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n8644.Q[0] (.latch clocked by pclk)
Endpoint  : n8962.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8644.clk[0] (.latch)                                            1.014     1.014
n8644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9224.in[0] (.names)                                             1.014     2.070
n9224.out[0] (.names)                                            0.261     2.331
n9225.in[2] (.names)                                             1.014     3.344
n9225.out[0] (.names)                                            0.261     3.605
n9226.in[0] (.names)                                             1.014     4.619
n9226.out[0] (.names)                                            0.261     4.880
n9227.in[0] (.names)                                             1.014     5.894
n9227.out[0] (.names)                                            0.261     6.155
n9228.in[0] (.names)                                             1.014     7.169
n9228.out[0] (.names)                                            0.261     7.430
n9229.in[0] (.names)                                             1.014     8.444
n9229.out[0] (.names)                                            0.261     8.705
n9230.in[1] (.names)                                             1.014     9.719
n9230.out[0] (.names)                                            0.261     9.980
n9276.in[2] (.names)                                             1.014    10.993
n9276.out[0] (.names)                                            0.261    11.254
n9277.in[3] (.names)                                             1.014    12.268
n9277.out[0] (.names)                                            0.261    12.529
n9280.in[1] (.names)                                             1.014    13.543
n9280.out[0] (.names)                                            0.261    13.804
n9282.in[0] (.names)                                             1.014    14.818
n9282.out[0] (.names)                                            0.261    15.079
n9285.in[1] (.names)                                             1.014    16.093
n9285.out[0] (.names)                                            0.261    16.354
n9284.in[0] (.names)                                             1.014    17.367
n9284.out[0] (.names)                                            0.261    17.628
n9294.in[1] (.names)                                             1.014    18.642
n9294.out[0] (.names)                                            0.261    18.903
n9307.in[0] (.names)                                             1.014    19.917
n9307.out[0] (.names)                                            0.261    20.178
n9309.in[1] (.names)                                             1.014    21.192
n9309.out[0] (.names)                                            0.261    21.453
n9311.in[0] (.names)                                             1.014    22.467
n9311.out[0] (.names)                                            0.261    22.728
n9312.in[0] (.names)                                             1.014    23.742
n9312.out[0] (.names)                                            0.261    24.003
n9313.in[0] (.names)                                             1.014    25.016
n9313.out[0] (.names)                                            0.261    25.277
n9297.in[1] (.names)                                             1.014    26.291
n9297.out[0] (.names)                                            0.261    26.552
n9298.in[2] (.names)                                             1.014    27.566
n9298.out[0] (.names)                                            0.261    27.827
n9303.in[0] (.names)                                             1.014    28.841
n9303.out[0] (.names)                                            0.261    29.102
n9316.in[0] (.names)                                             1.014    30.116
n9316.out[0] (.names)                                            0.261    30.377
n8976.in[0] (.names)                                             1.014    31.390
n8976.out[0] (.names)                                            0.261    31.651
n8977.in[1] (.names)                                             1.014    32.665
n8977.out[0] (.names)                                            0.261    32.926
n8978.in[2] (.names)                                             1.014    33.940
n8978.out[0] (.names)                                            0.261    34.201
n8979.in[1] (.names)                                             1.014    35.215
n8979.out[0] (.names)                                            0.261    35.476
n8980.in[0] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n8981.in[0] (.names)                                             1.014    37.765
n8981.out[0] (.names)                                            0.261    38.026
n8989.in[1] (.names)                                             1.014    39.039
n8989.out[0] (.names)                                            0.261    39.300
n8990.in[0] (.names)                                             1.014    40.314
n8990.out[0] (.names)                                            0.261    40.575
n8985.in[0] (.names)                                             1.014    41.589
n8985.out[0] (.names)                                            0.261    41.850
n8987.in[0] (.names)                                             1.014    42.864
n8987.out[0] (.names)                                            0.261    43.125
n8991.in[2] (.names)                                             1.014    44.139
n8991.out[0] (.names)                                            0.261    44.400
n8992.in[0] (.names)                                             1.014    45.413
n8992.out[0] (.names)                                            0.261    45.674
n8994.in[0] (.names)                                             1.014    46.688
n8994.out[0] (.names)                                            0.261    46.949
n8996.in[1] (.names)                                             1.014    47.963
n8996.out[0] (.names)                                            0.261    48.224
n8998.in[0] (.names)                                             1.014    49.238
n8998.out[0] (.names)                                            0.261    49.499
n8999.in[1] (.names)                                             1.014    50.513
n8999.out[0] (.names)                                            0.261    50.774
n8962.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8962.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n8644.Q[0] (.latch clocked by pclk)
Endpoint  : n9000.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8644.clk[0] (.latch)                                            1.014     1.014
n8644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9224.in[0] (.names)                                             1.014     2.070
n9224.out[0] (.names)                                            0.261     2.331
n9225.in[2] (.names)                                             1.014     3.344
n9225.out[0] (.names)                                            0.261     3.605
n9226.in[0] (.names)                                             1.014     4.619
n9226.out[0] (.names)                                            0.261     4.880
n9227.in[0] (.names)                                             1.014     5.894
n9227.out[0] (.names)                                            0.261     6.155
n9228.in[0] (.names)                                             1.014     7.169
n9228.out[0] (.names)                                            0.261     7.430
n9229.in[0] (.names)                                             1.014     8.444
n9229.out[0] (.names)                                            0.261     8.705
n9230.in[1] (.names)                                             1.014     9.719
n9230.out[0] (.names)                                            0.261     9.980
n9276.in[2] (.names)                                             1.014    10.993
n9276.out[0] (.names)                                            0.261    11.254
n9277.in[3] (.names)                                             1.014    12.268
n9277.out[0] (.names)                                            0.261    12.529
n9280.in[1] (.names)                                             1.014    13.543
n9280.out[0] (.names)                                            0.261    13.804
n9282.in[0] (.names)                                             1.014    14.818
n9282.out[0] (.names)                                            0.261    15.079
n9285.in[1] (.names)                                             1.014    16.093
n9285.out[0] (.names)                                            0.261    16.354
n9284.in[0] (.names)                                             1.014    17.367
n9284.out[0] (.names)                                            0.261    17.628
n9294.in[1] (.names)                                             1.014    18.642
n9294.out[0] (.names)                                            0.261    18.903
n9307.in[0] (.names)                                             1.014    19.917
n9307.out[0] (.names)                                            0.261    20.178
n9309.in[1] (.names)                                             1.014    21.192
n9309.out[0] (.names)                                            0.261    21.453
n9311.in[0] (.names)                                             1.014    22.467
n9311.out[0] (.names)                                            0.261    22.728
n9312.in[0] (.names)                                             1.014    23.742
n9312.out[0] (.names)                                            0.261    24.003
n9313.in[0] (.names)                                             1.014    25.016
n9313.out[0] (.names)                                            0.261    25.277
n9297.in[1] (.names)                                             1.014    26.291
n9297.out[0] (.names)                                            0.261    26.552
n9298.in[2] (.names)                                             1.014    27.566
n9298.out[0] (.names)                                            0.261    27.827
n9303.in[0] (.names)                                             1.014    28.841
n9303.out[0] (.names)                                            0.261    29.102
n9316.in[0] (.names)                                             1.014    30.116
n9316.out[0] (.names)                                            0.261    30.377
n8976.in[0] (.names)                                             1.014    31.390
n8976.out[0] (.names)                                            0.261    31.651
n8977.in[1] (.names)                                             1.014    32.665
n8977.out[0] (.names)                                            0.261    32.926
n8978.in[2] (.names)                                             1.014    33.940
n8978.out[0] (.names)                                            0.261    34.201
n8979.in[1] (.names)                                             1.014    35.215
n8979.out[0] (.names)                                            0.261    35.476
n8980.in[0] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n8981.in[0] (.names)                                             1.014    37.765
n8981.out[0] (.names)                                            0.261    38.026
n8989.in[1] (.names)                                             1.014    39.039
n8989.out[0] (.names)                                            0.261    39.300
n8990.in[0] (.names)                                             1.014    40.314
n8990.out[0] (.names)                                            0.261    40.575
n8985.in[0] (.names)                                             1.014    41.589
n8985.out[0] (.names)                                            0.261    41.850
n8987.in[0] (.names)                                             1.014    42.864
n8987.out[0] (.names)                                            0.261    43.125
n8991.in[2] (.names)                                             1.014    44.139
n8991.out[0] (.names)                                            0.261    44.400
n8992.in[0] (.names)                                             1.014    45.413
n8992.out[0] (.names)                                            0.261    45.674
n8994.in[0] (.names)                                             1.014    46.688
n8994.out[0] (.names)                                            0.261    46.949
n8996.in[1] (.names)                                             1.014    47.963
n8996.out[0] (.names)                                            0.261    48.224
n8998.in[0] (.names)                                             1.014    49.238
n8998.out[0] (.names)                                            0.261    49.499
n8999.in[1] (.names)                                             1.014    50.513
n8999.out[0] (.names)                                            0.261    50.774
n9000.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9000.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n8577.Q[0] (.latch clocked by pclk)
Endpoint  : n12157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8577.clk[0] (.latch)                                            1.014     1.014
n8577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13460.in[0] (.names)                                            1.014     2.070
n13460.out[0] (.names)                                           0.261     2.331
n13461.in[0] (.names)                                            1.014     3.344
n13461.out[0] (.names)                                           0.261     3.605
n13462.in[1] (.names)                                            1.014     4.619
n13462.out[0] (.names)                                           0.261     4.880
n13463.in[1] (.names)                                            1.014     5.894
n13463.out[0] (.names)                                           0.261     6.155
n13466.in[0] (.names)                                            1.014     7.169
n13466.out[0] (.names)                                           0.261     7.430
n12589.in[1] (.names)                                            1.014     8.444
n12589.out[0] (.names)                                           0.261     8.705
n13517.in[1] (.names)                                            1.014     9.719
n13517.out[0] (.names)                                           0.261     9.980
n13519.in[0] (.names)                                            1.014    10.993
n13519.out[0] (.names)                                           0.261    11.254
n13520.in[0] (.names)                                            1.014    12.268
n13520.out[0] (.names)                                           0.261    12.529
n13522.in[1] (.names)                                            1.014    13.543
n13522.out[0] (.names)                                           0.261    13.804
n13523.in[0] (.names)                                            1.014    14.818
n13523.out[0] (.names)                                           0.261    15.079
n13566.in[1] (.names)                                            1.014    16.093
n13566.out[0] (.names)                                           0.261    16.354
n13564.in[1] (.names)                                            1.014    17.367
n13564.out[0] (.names)                                           0.261    17.628
n13565.in[0] (.names)                                            1.014    18.642
n13565.out[0] (.names)                                           0.261    18.903
n13501.in[2] (.names)                                            1.014    19.917
n13501.out[0] (.names)                                           0.261    20.178
n13502.in[1] (.names)                                            1.014    21.192
n13502.out[0] (.names)                                           0.261    21.453
n13506.in[1] (.names)                                            1.014    22.467
n13506.out[0] (.names)                                           0.261    22.728
n13490.in[1] (.names)                                            1.014    23.742
n13490.out[0] (.names)                                           0.261    24.003
n13491.in[2] (.names)                                            1.014    25.016
n13491.out[0] (.names)                                           0.261    25.277
n13499.in[1] (.names)                                            1.014    26.291
n13499.out[0] (.names)                                           0.261    26.552
n12548.in[0] (.names)                                            1.014    27.566
n12548.out[0] (.names)                                           0.261    27.827
n12532.in[3] (.names)                                            1.014    28.841
n12532.out[0] (.names)                                           0.261    29.102
n12533.in[2] (.names)                                            1.014    30.116
n12533.out[0] (.names)                                           0.261    30.377
n12534.in[1] (.names)                                            1.014    31.390
n12534.out[0] (.names)                                           0.261    31.651
n12524.in[1] (.names)                                            1.014    32.665
n12524.out[0] (.names)                                           0.261    32.926
n12525.in[1] (.names)                                            1.014    33.940
n12525.out[0] (.names)                                           0.261    34.201
n12526.in[0] (.names)                                            1.014    35.215
n12526.out[0] (.names)                                           0.261    35.476
n12527.in[0] (.names)                                            1.014    36.490
n12527.out[0] (.names)                                           0.261    36.751
n12528.in[0] (.names)                                            1.014    37.765
n12528.out[0] (.names)                                           0.261    38.026
n12529.in[0] (.names)                                            1.014    39.039
n12529.out[0] (.names)                                           0.261    39.300
n12530.in[0] (.names)                                            1.014    40.314
n12530.out[0] (.names)                                           0.261    40.575
n12536.in[0] (.names)                                            1.014    41.589
n12536.out[0] (.names)                                           0.261    41.850
n12538.in[0] (.names)                                            1.014    42.864
n12538.out[0] (.names)                                           0.261    43.125
n12539.in[0] (.names)                                            1.014    44.139
n12539.out[0] (.names)                                           0.261    44.400
n12541.in[1] (.names)                                            1.014    45.413
n12541.out[0] (.names)                                           0.261    45.674
n12542.in[0] (.names)                                            1.014    46.688
n12542.out[0] (.names)                                           0.261    46.949
n12545.in[1] (.names)                                            1.014    47.963
n12545.out[0] (.names)                                           0.261    48.224
n10773.in[0] (.names)                                            1.014    49.238
n10773.out[0] (.names)                                           0.261    49.499
n12156.in[0] (.names)                                            1.014    50.513
n12156.out[0] (.names)                                           0.261    50.774
n12157.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12157.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n12222.Q[0] (.latch clocked by pclk)
Endpoint  : n10814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12222.clk[0] (.latch)                                           1.014     1.014
n12222.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12223.in[0] (.names)                                            1.014     2.070
n12223.out[0] (.names)                                           0.261     2.331
n12220.in[1] (.names)                                            1.014     3.344
n12220.out[0] (.names)                                           0.261     3.605
n12221.in[0] (.names)                                            1.014     4.619
n12221.out[0] (.names)                                           0.261     4.880
n12225.in[0] (.names)                                            1.014     5.894
n12225.out[0] (.names)                                           0.261     6.155
n12228.in[0] (.names)                                            1.014     7.169
n12228.out[0] (.names)                                           0.261     7.430
n12229.in[0] (.names)                                            1.014     8.444
n12229.out[0] (.names)                                           0.261     8.705
n12230.in[0] (.names)                                            1.014     9.719
n12230.out[0] (.names)                                           0.261     9.980
n12231.in[0] (.names)                                            1.014    10.993
n12231.out[0] (.names)                                           0.261    11.254
n12233.in[2] (.names)                                            1.014    12.268
n12233.out[0] (.names)                                           0.261    12.529
n12243.in[2] (.names)                                            1.014    13.543
n12243.out[0] (.names)                                           0.261    13.804
n12282.in[0] (.names)                                            1.014    14.818
n12282.out[0] (.names)                                           0.261    15.079
n12283.in[0] (.names)                                            1.014    16.093
n12283.out[0] (.names)                                           0.261    16.354
n12284.in[0] (.names)                                            1.014    17.367
n12284.out[0] (.names)                                           0.261    17.628
n12257.in[0] (.names)                                            1.014    18.642
n12257.out[0] (.names)                                           0.261    18.903
n12266.in[0] (.names)                                            1.014    19.917
n12266.out[0] (.names)                                           0.261    20.178
n12267.in[1] (.names)                                            1.014    21.192
n12267.out[0] (.names)                                           0.261    21.453
n12256.in[1] (.names)                                            1.014    22.467
n12256.out[0] (.names)                                           0.261    22.728
n12258.in[0] (.names)                                            1.014    23.742
n12258.out[0] (.names)                                           0.261    24.003
n12259.in[0] (.names)                                            1.014    25.016
n12259.out[0] (.names)                                           0.261    25.277
n12260.in[0] (.names)                                            1.014    26.291
n12260.out[0] (.names)                                           0.261    26.552
n12261.in[0] (.names)                                            1.014    27.566
n12261.out[0] (.names)                                           0.261    27.827
n12242.in[0] (.names)                                            1.014    28.841
n12242.out[0] (.names)                                           0.261    29.102
n12203.in[1] (.names)                                            1.014    30.116
n12203.out[0] (.names)                                           0.261    30.377
n11824.in[0] (.names)                                            1.014    31.390
n11824.out[0] (.names)                                           0.261    31.651
n11825.in[1] (.names)                                            1.014    32.665
n11825.out[0] (.names)                                           0.261    32.926
n11822.in[0] (.names)                                            1.014    33.940
n11822.out[0] (.names)                                           0.261    34.201
n11826.in[0] (.names)                                            1.014    35.215
n11826.out[0] (.names)                                           0.261    35.476
n11827.in[0] (.names)                                            1.014    36.490
n11827.out[0] (.names)                                           0.261    36.751
n11835.in[0] (.names)                                            1.014    37.765
n11835.out[0] (.names)                                           0.261    38.026
n11830.in[0] (.names)                                            1.014    39.039
n11830.out[0] (.names)                                           0.261    39.300
n11831.in[0] (.names)                                            1.014    40.314
n11831.out[0] (.names)                                           0.261    40.575
n11834.in[2] (.names)                                            1.014    41.589
n11834.out[0] (.names)                                           0.261    41.850
n11843.in[0] (.names)                                            1.014    42.864
n11843.out[0] (.names)                                           0.261    43.125
n11845.in[2] (.names)                                            1.014    44.139
n11845.out[0] (.names)                                           0.261    44.400
n11846.in[3] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11847.in[1] (.names)                                            1.014    46.688
n11847.out[0] (.names)                                           0.261    46.949
n11848.in[1] (.names)                                            1.014    47.963
n11848.out[0] (.names)                                           0.261    48.224
n8558.in[1] (.names)                                             1.014    49.238
n8558.out[0] (.names)                                            0.261    49.499
n10813.in[0] (.names)                                            1.014    50.513
n10813.out[0] (.names)                                           0.261    50.774
n10814.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10814.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n14502.Q[0] (.latch clocked by pclk)
Endpoint  : n15679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14502.clk[0] (.latch)                                           1.014     1.014
n14502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14737.in[0] (.names)                                            1.014     2.070
n14737.out[0] (.names)                                           0.261     2.331
n14738.in[1] (.names)                                            1.014     3.344
n14738.out[0] (.names)                                           0.261     3.605
n14739.in[1] (.names)                                            1.014     4.619
n14739.out[0] (.names)                                           0.261     4.880
n14740.in[0] (.names)                                            1.014     5.894
n14740.out[0] (.names)                                           0.261     6.155
n14741.in[0] (.names)                                            1.014     7.169
n14741.out[0] (.names)                                           0.261     7.430
n14742.in[0] (.names)                                            1.014     8.444
n14742.out[0] (.names)                                           0.261     8.705
n14750.in[1] (.names)                                            1.014     9.719
n14750.out[0] (.names)                                           0.261     9.980
n14743.in[0] (.names)                                            1.014    10.993
n14743.out[0] (.names)                                           0.261    11.254
n14744.in[0] (.names)                                            1.014    12.268
n14744.out[0] (.names)                                           0.261    12.529
n14747.in[1] (.names)                                            1.014    13.543
n14747.out[0] (.names)                                           0.261    13.804
n14748.in[0] (.names)                                            1.014    14.818
n14748.out[0] (.names)                                           0.261    15.079
n14782.in[1] (.names)                                            1.014    16.093
n14782.out[0] (.names)                                           0.261    16.354
n14783.in[2] (.names)                                            1.014    17.367
n14783.out[0] (.names)                                           0.261    17.628
n14785.in[1] (.names)                                            1.014    18.642
n14785.out[0] (.names)                                           0.261    18.903
n14786.in[0] (.names)                                            1.014    19.917
n14786.out[0] (.names)                                           0.261    20.178
n14787.in[0] (.names)                                            1.014    21.192
n14787.out[0] (.names)                                           0.261    21.453
n14788.in[0] (.names)                                            1.014    22.467
n14788.out[0] (.names)                                           0.261    22.728
n14789.in[0] (.names)                                            1.014    23.742
n14789.out[0] (.names)                                           0.261    24.003
n14796.in[1] (.names)                                            1.014    25.016
n14796.out[0] (.names)                                           0.261    25.277
n14805.in[2] (.names)                                            1.014    26.291
n14805.out[0] (.names)                                           0.261    26.552
n14806.in[2] (.names)                                            1.014    27.566
n14806.out[0] (.names)                                           0.261    27.827
n14807.in[0] (.names)                                            1.014    28.841
n14807.out[0] (.names)                                           0.261    29.102
n14808.in[0] (.names)                                            1.014    30.116
n14808.out[0] (.names)                                           0.261    30.377
n14801.in[0] (.names)                                            1.014    31.390
n14801.out[0] (.names)                                           0.261    31.651
n14791.in[2] (.names)                                            1.014    32.665
n14791.out[0] (.names)                                           0.261    32.926
n15774.in[1] (.names)                                            1.014    33.940
n15774.out[0] (.names)                                           0.261    34.201
n15684.in[0] (.names)                                            1.014    35.215
n15684.out[0] (.names)                                           0.261    35.476
n15685.in[2] (.names)                                            1.014    36.490
n15685.out[0] (.names)                                           0.261    36.751
n15686.in[0] (.names)                                            1.014    37.765
n15686.out[0] (.names)                                           0.261    38.026
n15687.in[0] (.names)                                            1.014    39.039
n15687.out[0] (.names)                                           0.261    39.300
n15688.in[0] (.names)                                            1.014    40.314
n15688.out[0] (.names)                                           0.261    40.575
n15670.in[0] (.names)                                            1.014    41.589
n15670.out[0] (.names)                                           0.261    41.850
n15672.in[0] (.names)                                            1.014    42.864
n15672.out[0] (.names)                                           0.261    43.125
n8518.in[1] (.names)                                             1.014    44.139
n8518.out[0] (.names)                                            0.261    44.400
n15673.in[0] (.names)                                            1.014    45.413
n15673.out[0] (.names)                                           0.261    45.674
n15674.in[1] (.names)                                            1.014    46.688
n15674.out[0] (.names)                                           0.261    46.949
n15675.in[0] (.names)                                            1.014    47.963
n15675.out[0] (.names)                                           0.261    48.224
n15676.in[0] (.names)                                            1.014    49.238
n15676.out[0] (.names)                                           0.261    49.499
n15678.in[2] (.names)                                            1.014    50.513
n15678.out[0] (.names)                                           0.261    50.774
n15679.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15679.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n3457.Q[0] (.latch clocked by pclk)
Endpoint  : n4192.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3457.clk[0] (.latch)                                            1.014     1.014
n3457.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4092.in[0] (.names)                                             1.014     2.070
n4092.out[0] (.names)                                            0.261     2.331
n4093.in[1] (.names)                                             1.014     3.344
n4093.out[0] (.names)                                            0.261     3.605
n4193.in[1] (.names)                                             1.014     4.619
n4193.out[0] (.names)                                            0.261     4.880
n4194.in[1] (.names)                                             1.014     5.894
n4194.out[0] (.names)                                            0.261     6.155
n4195.in[0] (.names)                                             1.014     7.169
n4195.out[0] (.names)                                            0.261     7.430
n4196.in[1] (.names)                                             1.014     8.444
n4196.out[0] (.names)                                            0.261     8.705
n4110.in[0] (.names)                                             1.014     9.719
n4110.out[0] (.names)                                            0.261     9.980
n4131.in[2] (.names)                                             1.014    10.993
n4131.out[0] (.names)                                            0.261    11.254
n4103.in[3] (.names)                                             1.014    12.268
n4103.out[0] (.names)                                            0.261    12.529
n4104.in[2] (.names)                                             1.014    13.543
n4104.out[0] (.names)                                            0.261    13.804
n4107.in[0] (.names)                                             1.014    14.818
n4107.out[0] (.names)                                            0.261    15.079
n4108.in[1] (.names)                                             1.014    16.093
n4108.out[0] (.names)                                            0.261    16.354
n4111.in[1] (.names)                                             1.014    17.367
n4111.out[0] (.names)                                            0.261    17.628
n4157.in[1] (.names)                                             1.014    18.642
n4157.out[0] (.names)                                            0.261    18.903
n4166.in[0] (.names)                                             1.014    19.917
n4166.out[0] (.names)                                            0.261    20.178
n4167.in[1] (.names)                                             1.014    21.192
n4167.out[0] (.names)                                            0.261    21.453
n4168.in[0] (.names)                                             1.014    22.467
n4168.out[0] (.names)                                            0.261    22.728
n4169.in[0] (.names)                                             1.014    23.742
n4169.out[0] (.names)                                            0.261    24.003
n4170.in[1] (.names)                                             1.014    25.016
n4170.out[0] (.names)                                            0.261    25.277
n4171.in[0] (.names)                                             1.014    26.291
n4171.out[0] (.names)                                            0.261    26.552
n4199.in[1] (.names)                                             1.014    27.566
n4199.out[0] (.names)                                            0.261    27.827
n4180.in[0] (.names)                                             1.014    28.841
n4180.out[0] (.names)                                            0.261    29.102
n4198.in[0] (.names)                                             1.014    30.116
n4198.out[0] (.names)                                            0.261    30.377
n4201.in[2] (.names)                                             1.014    31.390
n4201.out[0] (.names)                                            0.261    31.651
n4177.in[1] (.names)                                             1.014    32.665
n4177.out[0] (.names)                                            0.261    32.926
n4176.in[1] (.names)                                             1.014    33.940
n4176.out[0] (.names)                                            0.261    34.201
n4173.in[0] (.names)                                             1.014    35.215
n4173.out[0] (.names)                                            0.261    35.476
n4178.in[1] (.names)                                             1.014    36.490
n4178.out[0] (.names)                                            0.261    36.751
n4179.in[0] (.names)                                             1.014    37.765
n4179.out[0] (.names)                                            0.261    38.026
n4181.in[1] (.names)                                             1.014    39.039
n4181.out[0] (.names)                                            0.261    39.300
n4182.in[0] (.names)                                             1.014    40.314
n4182.out[0] (.names)                                            0.261    40.575
n3966.in[0] (.names)                                             1.014    41.589
n3966.out[0] (.names)                                            0.261    41.850
n4185.in[0] (.names)                                             1.014    42.864
n4185.out[0] (.names)                                            0.261    43.125
n4186.in[0] (.names)                                             1.014    44.139
n4186.out[0] (.names)                                            0.261    44.400
n4189.in[0] (.names)                                             1.014    45.413
n4189.out[0] (.names)                                            0.261    45.674
n3990.in[0] (.names)                                             1.014    46.688
n3990.out[0] (.names)                                            0.261    46.949
n4190.in[0] (.names)                                             1.014    47.963
n4190.out[0] (.names)                                            0.261    48.224
n4204.in[0] (.names)                                             1.014    49.238
n4204.out[0] (.names)                                            0.261    49.499
n4202.in[1] (.names)                                             1.014    50.513
n4202.out[0] (.names)                                            0.261    50.774
n4192.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n25.inpad[0] (.input clocked by pclk)
Endpoint  : n8714.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n25.inpad[0] (.input)                                            0.000     0.000
n9748.in[0] (.names)                                             1.014     1.014
n9748.out[0] (.names)                                            0.261     1.275
n9980.in[2] (.names)                                             1.014     2.289
n9980.out[0] (.names)                                            0.261     2.550
n9981.in[1] (.names)                                             1.014     3.563
n9981.out[0] (.names)                                            0.261     3.824
n9983.in[1] (.names)                                             1.014     4.838
n9983.out[0] (.names)                                            0.261     5.099
n9984.in[2] (.names)                                             1.014     6.113
n9984.out[0] (.names)                                            0.261     6.374
n9986.in[0] (.names)                                             1.014     7.388
n9986.out[0] (.names)                                            0.261     7.649
n9965.in[0] (.names)                                             1.014     8.663
n9965.out[0] (.names)                                            0.261     8.924
n9966.in[0] (.names)                                             1.014     9.938
n9966.out[0] (.names)                                            0.261    10.199
n9968.in[0] (.names)                                             1.014    11.212
n9968.out[0] (.names)                                            0.261    11.473
n9955.in[0] (.names)                                             1.014    12.487
n9955.out[0] (.names)                                            0.261    12.748
n9850.in[0] (.names)                                             1.014    13.762
n9850.out[0] (.names)                                            0.261    14.023
n9851.in[1] (.names)                                             1.014    15.037
n9851.out[0] (.names)                                            0.261    15.298
n9854.in[0] (.names)                                             1.014    16.312
n9854.out[0] (.names)                                            0.261    16.573
n9855.in[1] (.names)                                             1.014    17.586
n9855.out[0] (.names)                                            0.261    17.847
n9843.in[1] (.names)                                             1.014    18.861
n9843.out[0] (.names)                                            0.261    19.122
n9844.in[1] (.names)                                             1.014    20.136
n9844.out[0] (.names)                                            0.261    20.397
n9857.in[0] (.names)                                             1.014    21.411
n9857.out[0] (.names)                                            0.261    21.672
n9859.in[1] (.names)                                             1.014    22.686
n9859.out[0] (.names)                                            0.261    22.947
n9862.in[2] (.names)                                             1.014    23.961
n9862.out[0] (.names)                                            0.261    24.222
n9869.in[1] (.names)                                             1.014    25.235
n9869.out[0] (.names)                                            0.261    25.496
n9870.in[0] (.names)                                             1.014    26.510
n9870.out[0] (.names)                                            0.261    26.771
n9863.in[1] (.names)                                             1.014    27.785
n9863.out[0] (.names)                                            0.261    28.046
n9873.in[0] (.names)                                             1.014    29.060
n9873.out[0] (.names)                                            0.261    29.321
n9876.in[2] (.names)                                             1.014    30.335
n9876.out[0] (.names)                                            0.261    30.596
n9883.in[2] (.names)                                             1.014    31.609
n9883.out[0] (.names)                                            0.261    31.870
n9894.in[0] (.names)                                             1.014    32.884
n9894.out[0] (.names)                                            0.261    33.145
n9895.in[0] (.names)                                             1.014    34.159
n9895.out[0] (.names)                                            0.261    34.420
n9896.in[2] (.names)                                             1.014    35.434
n9896.out[0] (.names)                                            0.261    35.695
n9897.in[0] (.names)                                             1.014    36.709
n9897.out[0] (.names)                                            0.261    36.970
n9899.in[0] (.names)                                             1.014    37.984
n9899.out[0] (.names)                                            0.261    38.245
n9900.in[0] (.names)                                             1.014    39.258
n9900.out[0] (.names)                                            0.261    39.519
n9901.in[0] (.names)                                             1.014    40.533
n9901.out[0] (.names)                                            0.261    40.794
n9903.in[0] (.names)                                             1.014    41.808
n9903.out[0] (.names)                                            0.261    42.069
n9904.in[2] (.names)                                             1.014    43.083
n9904.out[0] (.names)                                            0.261    43.344
n9906.in[0] (.names)                                             1.014    44.358
n9906.out[0] (.names)                                            0.261    44.619
n9907.in[1] (.names)                                             1.014    45.632
n9907.out[0] (.names)                                            0.261    45.893
n9908.in[0] (.names)                                             1.014    46.907
n9908.out[0] (.names)                                            0.261    47.168
n8576.in[0] (.names)                                             1.014    48.182
n8576.out[0] (.names)                                            0.261    48.443
n8713.in[0] (.names)                                             1.014    49.457
n8713.out[0] (.names)                                            0.261    49.718
n8714.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8714.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 28
Startpoint: n3595.Q[0] (.latch clocked by pclk)
Endpoint  : n759.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3595.clk[0] (.latch)                                            1.014     1.014
n3595.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3596.in[0] (.names)                                             1.014     2.070
n3596.out[0] (.names)                                            0.261     2.331
n3597.in[1] (.names)                                             1.014     3.344
n3597.out[0] (.names)                                            0.261     3.605
n3598.in[0] (.names)                                             1.014     4.619
n3598.out[0] (.names)                                            0.261     4.880
n3591.in[0] (.names)                                             1.014     5.894
n3591.out[0] (.names)                                            0.261     6.155
n3541.in[1] (.names)                                             1.014     7.169
n3541.out[0] (.names)                                            0.261     7.430
n3776.in[0] (.names)                                             1.014     8.444
n3776.out[0] (.names)                                            0.261     8.705
n3777.in[1] (.names)                                             1.014     9.719
n3777.out[0] (.names)                                            0.261     9.980
n3778.in[3] (.names)                                             1.014    10.993
n3778.out[0] (.names)                                            0.261    11.254
n3779.in[0] (.names)                                             1.014    12.268
n3779.out[0] (.names)                                            0.261    12.529
n3780.in[1] (.names)                                             1.014    13.543
n3780.out[0] (.names)                                            0.261    13.804
n3781.in[0] (.names)                                             1.014    14.818
n3781.out[0] (.names)                                            0.261    15.079
n3782.in[0] (.names)                                             1.014    16.093
n3782.out[0] (.names)                                            0.261    16.354
n3783.in[0] (.names)                                             1.014    17.367
n3783.out[0] (.names)                                            0.261    17.628
n3785.in[2] (.names)                                             1.014    18.642
n3785.out[0] (.names)                                            0.261    18.903
n3788.in[0] (.names)                                             1.014    19.917
n3788.out[0] (.names)                                            0.261    20.178
n3789.in[1] (.names)                                             1.014    21.192
n3789.out[0] (.names)                                            0.261    21.453
n3790.in[1] (.names)                                             1.014    22.467
n3790.out[0] (.names)                                            0.261    22.728
n3791.in[2] (.names)                                             1.014    23.742
n3791.out[0] (.names)                                            0.261    24.003
n3792.in[0] (.names)                                             1.014    25.016
n3792.out[0] (.names)                                            0.261    25.277
n3793.in[0] (.names)                                             1.014    26.291
n3793.out[0] (.names)                                            0.261    26.552
n3647.in[1] (.names)                                             1.014    27.566
n3647.out[0] (.names)                                            0.261    27.827
n3794.in[0] (.names)                                             1.014    28.841
n3794.out[0] (.names)                                            0.261    29.102
n3798.in[0] (.names)                                             1.014    30.116
n3798.out[0] (.names)                                            0.261    30.377
n3940.in[0] (.names)                                             1.014    31.390
n3940.out[0] (.names)                                            0.261    31.651
n3942.in[0] (.names)                                             1.014    32.665
n3942.out[0] (.names)                                            0.261    32.926
n3943.in[0] (.names)                                             1.014    33.940
n3943.out[0] (.names)                                            0.261    34.201
n3944.in[0] (.names)                                             1.014    35.215
n3944.out[0] (.names)                                            0.261    35.476
n3945.in[1] (.names)                                             1.014    36.490
n3945.out[0] (.names)                                            0.261    36.751
n3946.in[0] (.names)                                             1.014    37.765
n3946.out[0] (.names)                                            0.261    38.026
n3947.in[1] (.names)                                             1.014    39.039
n3947.out[0] (.names)                                            0.261    39.300
n3948.in[1] (.names)                                             1.014    40.314
n3948.out[0] (.names)                                            0.261    40.575
n3928.in[0] (.names)                                             1.014    41.589
n3928.out[0] (.names)                                            0.261    41.850
n3929.in[0] (.names)                                             1.014    42.864
n3929.out[0] (.names)                                            0.261    43.125
n3930.in[0] (.names)                                             1.014    44.139
n3930.out[0] (.names)                                            0.261    44.400
n234.in[0] (.names)                                              1.014    45.413
n234.out[0] (.names)                                             0.261    45.674
n3936.in[1] (.names)                                             1.014    46.688
n3936.out[0] (.names)                                            0.261    46.949
n3937.in[1] (.names)                                             1.014    47.963
n3937.out[0] (.names)                                            0.261    48.224
n3431.in[0] (.names)                                             1.014    49.238
n3431.out[0] (.names)                                            0.261    49.499
n759.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n759.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 29
Startpoint: n8644.Q[0] (.latch clocked by pclk)
Endpoint  : n8995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8644.clk[0] (.latch)                                            1.014     1.014
n8644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9224.in[0] (.names)                                             1.014     2.070
n9224.out[0] (.names)                                            0.261     2.331
n9225.in[2] (.names)                                             1.014     3.344
n9225.out[0] (.names)                                            0.261     3.605
n9226.in[0] (.names)                                             1.014     4.619
n9226.out[0] (.names)                                            0.261     4.880
n9227.in[0] (.names)                                             1.014     5.894
n9227.out[0] (.names)                                            0.261     6.155
n9228.in[0] (.names)                                             1.014     7.169
n9228.out[0] (.names)                                            0.261     7.430
n9229.in[0] (.names)                                             1.014     8.444
n9229.out[0] (.names)                                            0.261     8.705
n9230.in[1] (.names)                                             1.014     9.719
n9230.out[0] (.names)                                            0.261     9.980
n9276.in[2] (.names)                                             1.014    10.993
n9276.out[0] (.names)                                            0.261    11.254
n9277.in[3] (.names)                                             1.014    12.268
n9277.out[0] (.names)                                            0.261    12.529
n9280.in[1] (.names)                                             1.014    13.543
n9280.out[0] (.names)                                            0.261    13.804
n9282.in[0] (.names)                                             1.014    14.818
n9282.out[0] (.names)                                            0.261    15.079
n9285.in[1] (.names)                                             1.014    16.093
n9285.out[0] (.names)                                            0.261    16.354
n9284.in[0] (.names)                                             1.014    17.367
n9284.out[0] (.names)                                            0.261    17.628
n9294.in[1] (.names)                                             1.014    18.642
n9294.out[0] (.names)                                            0.261    18.903
n9307.in[0] (.names)                                             1.014    19.917
n9307.out[0] (.names)                                            0.261    20.178
n9309.in[1] (.names)                                             1.014    21.192
n9309.out[0] (.names)                                            0.261    21.453
n9311.in[0] (.names)                                             1.014    22.467
n9311.out[0] (.names)                                            0.261    22.728
n9312.in[0] (.names)                                             1.014    23.742
n9312.out[0] (.names)                                            0.261    24.003
n9313.in[0] (.names)                                             1.014    25.016
n9313.out[0] (.names)                                            0.261    25.277
n9297.in[1] (.names)                                             1.014    26.291
n9297.out[0] (.names)                                            0.261    26.552
n9298.in[2] (.names)                                             1.014    27.566
n9298.out[0] (.names)                                            0.261    27.827
n9303.in[0] (.names)                                             1.014    28.841
n9303.out[0] (.names)                                            0.261    29.102
n9316.in[0] (.names)                                             1.014    30.116
n9316.out[0] (.names)                                            0.261    30.377
n8976.in[0] (.names)                                             1.014    31.390
n8976.out[0] (.names)                                            0.261    31.651
n8977.in[1] (.names)                                             1.014    32.665
n8977.out[0] (.names)                                            0.261    32.926
n8978.in[2] (.names)                                             1.014    33.940
n8978.out[0] (.names)                                            0.261    34.201
n8979.in[1] (.names)                                             1.014    35.215
n8979.out[0] (.names)                                            0.261    35.476
n8980.in[0] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n8981.in[0] (.names)                                             1.014    37.765
n8981.out[0] (.names)                                            0.261    38.026
n8989.in[1] (.names)                                             1.014    39.039
n8989.out[0] (.names)                                            0.261    39.300
n8990.in[0] (.names)                                             1.014    40.314
n8990.out[0] (.names)                                            0.261    40.575
n8985.in[0] (.names)                                             1.014    41.589
n8985.out[0] (.names)                                            0.261    41.850
n8987.in[0] (.names)                                             1.014    42.864
n8987.out[0] (.names)                                            0.261    43.125
n8991.in[2] (.names)                                             1.014    44.139
n8991.out[0] (.names)                                            0.261    44.400
n8992.in[0] (.names)                                             1.014    45.413
n8992.out[0] (.names)                                            0.261    45.674
n8994.in[0] (.names)                                             1.014    46.688
n8994.out[0] (.names)                                            0.261    46.949
n8996.in[1] (.names)                                             1.014    47.963
n8996.out[0] (.names)                                            0.261    48.224
n8998.in[0] (.names)                                             1.014    49.238
n8998.out[0] (.names)                                            0.261    49.499
n8995.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8995.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 30
Startpoint: n3595.Q[0] (.latch clocked by pclk)
Endpoint  : n3906.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3595.clk[0] (.latch)                                            1.014     1.014
n3595.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3596.in[0] (.names)                                             1.014     2.070
n3596.out[0] (.names)                                            0.261     2.331
n3597.in[1] (.names)                                             1.014     3.344
n3597.out[0] (.names)                                            0.261     3.605
n3598.in[0] (.names)                                             1.014     4.619
n3598.out[0] (.names)                                            0.261     4.880
n3591.in[0] (.names)                                             1.014     5.894
n3591.out[0] (.names)                                            0.261     6.155
n3541.in[1] (.names)                                             1.014     7.169
n3541.out[0] (.names)                                            0.261     7.430
n3776.in[0] (.names)                                             1.014     8.444
n3776.out[0] (.names)                                            0.261     8.705
n3777.in[1] (.names)                                             1.014     9.719
n3777.out[0] (.names)                                            0.261     9.980
n3778.in[3] (.names)                                             1.014    10.993
n3778.out[0] (.names)                                            0.261    11.254
n3779.in[0] (.names)                                             1.014    12.268
n3779.out[0] (.names)                                            0.261    12.529
n3780.in[1] (.names)                                             1.014    13.543
n3780.out[0] (.names)                                            0.261    13.804
n3781.in[0] (.names)                                             1.014    14.818
n3781.out[0] (.names)                                            0.261    15.079
n3782.in[0] (.names)                                             1.014    16.093
n3782.out[0] (.names)                                            0.261    16.354
n3783.in[0] (.names)                                             1.014    17.367
n3783.out[0] (.names)                                            0.261    17.628
n3785.in[2] (.names)                                             1.014    18.642
n3785.out[0] (.names)                                            0.261    18.903
n3788.in[0] (.names)                                             1.014    19.917
n3788.out[0] (.names)                                            0.261    20.178
n3789.in[1] (.names)                                             1.014    21.192
n3789.out[0] (.names)                                            0.261    21.453
n3790.in[1] (.names)                                             1.014    22.467
n3790.out[0] (.names)                                            0.261    22.728
n3791.in[2] (.names)                                             1.014    23.742
n3791.out[0] (.names)                                            0.261    24.003
n3792.in[0] (.names)                                             1.014    25.016
n3792.out[0] (.names)                                            0.261    25.277
n3793.in[0] (.names)                                             1.014    26.291
n3793.out[0] (.names)                                            0.261    26.552
n3647.in[1] (.names)                                             1.014    27.566
n3647.out[0] (.names)                                            0.261    27.827
n3794.in[0] (.names)                                             1.014    28.841
n3794.out[0] (.names)                                            0.261    29.102
n3798.in[0] (.names)                                             1.014    30.116
n3798.out[0] (.names)                                            0.261    30.377
n3940.in[0] (.names)                                             1.014    31.390
n3940.out[0] (.names)                                            0.261    31.651
n3942.in[0] (.names)                                             1.014    32.665
n3942.out[0] (.names)                                            0.261    32.926
n3943.in[0] (.names)                                             1.014    33.940
n3943.out[0] (.names)                                            0.261    34.201
n3944.in[0] (.names)                                             1.014    35.215
n3944.out[0] (.names)                                            0.261    35.476
n3945.in[1] (.names)                                             1.014    36.490
n3945.out[0] (.names)                                            0.261    36.751
n3946.in[0] (.names)                                             1.014    37.765
n3946.out[0] (.names)                                            0.261    38.026
n3947.in[1] (.names)                                             1.014    39.039
n3947.out[0] (.names)                                            0.261    39.300
n3948.in[1] (.names)                                             1.014    40.314
n3948.out[0] (.names)                                            0.261    40.575
n3928.in[0] (.names)                                             1.014    41.589
n3928.out[0] (.names)                                            0.261    41.850
n3929.in[0] (.names)                                             1.014    42.864
n3929.out[0] (.names)                                            0.261    43.125
n3930.in[0] (.names)                                             1.014    44.139
n3930.out[0] (.names)                                            0.261    44.400
n234.in[0] (.names)                                              1.014    45.413
n234.out[0] (.names)                                             0.261    45.674
n3936.in[1] (.names)                                             1.014    46.688
n3936.out[0] (.names)                                            0.261    46.949
n3937.in[1] (.names)                                             1.014    47.963
n3937.out[0] (.names)                                            0.261    48.224
n3431.in[0] (.names)                                             1.014    49.238
n3431.out[0] (.names)                                            0.261    49.499
n3906.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3906.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 31
Startpoint: n282.Q[0] (.latch clocked by pclk)
Endpoint  : n3981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n282.clk[0] (.latch)                                             1.014     1.014
n282.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4309.in[0] (.names)                                             1.014     2.070
n4309.out[0] (.names)                                            0.261     2.331
n4310.in[2] (.names)                                             1.014     3.344
n4310.out[0] (.names)                                            0.261     3.605
n4311.in[0] (.names)                                             1.014     4.619
n4311.out[0] (.names)                                            0.261     4.880
n4312.in[0] (.names)                                             1.014     5.894
n4312.out[0] (.names)                                            0.261     6.155
n4314.in[0] (.names)                                             1.014     7.169
n4314.out[0] (.names)                                            0.261     7.430
n4278.in[1] (.names)                                             1.014     8.444
n4278.out[0] (.names)                                            0.261     8.705
n4225.in[1] (.names)                                             1.014     9.719
n4225.out[0] (.names)                                            0.261     9.980
n4226.in[3] (.names)                                             1.014    10.993
n4226.out[0] (.names)                                            0.261    11.254
n4255.in[1] (.names)                                             1.014    12.268
n4255.out[0] (.names)                                            0.261    12.529
n4256.in[0] (.names)                                             1.014    13.543
n4256.out[0] (.names)                                            0.261    13.804
n4260.in[1] (.names)                                             1.014    14.818
n4260.out[0] (.names)                                            0.261    15.079
n4261.in[0] (.names)                                             1.014    16.093
n4261.out[0] (.names)                                            0.261    16.354
n4262.in[1] (.names)                                             1.014    17.367
n4262.out[0] (.names)                                            0.261    17.628
n4263.in[0] (.names)                                             1.014    18.642
n4263.out[0] (.names)                                            0.261    18.903
n4265.in[1] (.names)                                             1.014    19.917
n4265.out[0] (.names)                                            0.261    20.178
n4266.in[0] (.names)                                             1.014    21.192
n4266.out[0] (.names)                                            0.261    21.453
n4267.in[0] (.names)                                             1.014    22.467
n4267.out[0] (.names)                                            0.261    22.728
n4268.in[0] (.names)                                             1.014    23.742
n4268.out[0] (.names)                                            0.261    24.003
n4253.in[0] (.names)                                             1.014    25.016
n4253.out[0] (.names)                                            0.261    25.277
n4254.in[0] (.names)                                             1.014    26.291
n4254.out[0] (.names)                                            0.261    26.552
n4386.in[2] (.names)                                             1.014    27.566
n4386.out[0] (.names)                                            0.261    27.827
n4387.in[2] (.names)                                             1.014    28.841
n4387.out[0] (.names)                                            0.261    29.102
n4388.in[2] (.names)                                             1.014    30.116
n4388.out[0] (.names)                                            0.261    30.377
n4390.in[2] (.names)                                             1.014    31.390
n4390.out[0] (.names)                                            0.261    31.651
n4417.in[1] (.names)                                             1.014    32.665
n4417.out[0] (.names)                                            0.261    32.926
n4418.in[1] (.names)                                             1.014    33.940
n4418.out[0] (.names)                                            0.261    34.201
n4419.in[0] (.names)                                             1.014    35.215
n4419.out[0] (.names)                                            0.261    35.476
n4420.in[0] (.names)                                             1.014    36.490
n4420.out[0] (.names)                                            0.261    36.751
n4421.in[1] (.names)                                             1.014    37.765
n4421.out[0] (.names)                                            0.261    38.026
n4422.in[0] (.names)                                             1.014    39.039
n4422.out[0] (.names)                                            0.261    39.300
n4424.in[0] (.names)                                             1.014    40.314
n4424.out[0] (.names)                                            0.261    40.575
n4425.in[0] (.names)                                             1.014    41.589
n4425.out[0] (.names)                                            0.261    41.850
n4450.in[1] (.names)                                             1.014    42.864
n4450.out[0] (.names)                                            0.261    43.125
n4452.in[0] (.names)                                             1.014    44.139
n4452.out[0] (.names)                                            0.261    44.400
n4455.in[1] (.names)                                             1.014    45.413
n4455.out[0] (.names)                                            0.261    45.674
n4458.in[2] (.names)                                             1.014    46.688
n4458.out[0] (.names)                                            0.261    46.949
n3442.in[0] (.names)                                             1.014    47.963
n3442.out[0] (.names)                                            0.261    48.224
n3980.in[0] (.names)                                             1.014    49.238
n3980.out[0] (.names)                                            0.261    49.499
n3981.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3981.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 32
Startpoint: n4910.Q[0] (.latch clocked by pclk)
Endpoint  : n4894.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4910.clk[0] (.latch)                                            1.014     1.014
n4910.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4948.in[0] (.names)                                             1.014     2.070
n4948.out[0] (.names)                                            0.261     2.331
n4949.in[0] (.names)                                             1.014     3.344
n4949.out[0] (.names)                                            0.261     3.605
n4950.in[0] (.names)                                             1.014     4.619
n4950.out[0] (.names)                                            0.261     4.880
n4951.in[3] (.names)                                             1.014     5.894
n4951.out[0] (.names)                                            0.261     6.155
n4995.in[2] (.names)                                             1.014     7.169
n4995.out[0] (.names)                                            0.261     7.430
n5050.in[1] (.names)                                             1.014     8.444
n5050.out[0] (.names)                                            0.261     8.705
n5047.in[1] (.names)                                             1.014     9.719
n5047.out[0] (.names)                                            0.261     9.980
n4975.in[0] (.names)                                             1.014    10.993
n4975.out[0] (.names)                                            0.261    11.254
n5056.in[1] (.names)                                             1.014    12.268
n5056.out[0] (.names)                                            0.261    12.529
n5057.in[0] (.names)                                             1.014    13.543
n5057.out[0] (.names)                                            0.261    13.804
n5058.in[0] (.names)                                             1.014    14.818
n5058.out[0] (.names)                                            0.261    15.079
n5034.in[0] (.names)                                             1.014    16.093
n5034.out[0] (.names)                                            0.261    16.354
n5010.in[2] (.names)                                             1.014    17.367
n5010.out[0] (.names)                                            0.261    17.628
n5011.in[1] (.names)                                             1.014    18.642
n5011.out[0] (.names)                                            0.261    18.903
n5013.in[1] (.names)                                             1.014    19.917
n5013.out[0] (.names)                                            0.261    20.178
n5000.in[0] (.names)                                             1.014    21.192
n5000.out[0] (.names)                                            0.261    21.453
n5001.in[2] (.names)                                             1.014    22.467
n5001.out[0] (.names)                                            0.261    22.728
n5002.in[0] (.names)                                             1.014    23.742
n5002.out[0] (.names)                                            0.261    24.003
n5004.in[2] (.names)                                             1.014    25.016
n5004.out[0] (.names)                                            0.261    25.277
n5005.in[1] (.names)                                             1.014    26.291
n5005.out[0] (.names)                                            0.261    26.552
n5006.in[0] (.names)                                             1.014    27.566
n5006.out[0] (.names)                                            0.261    27.827
n5007.in[0] (.names)                                             1.014    28.841
n5007.out[0] (.names)                                            0.261    29.102
n5008.in[0] (.names)                                             1.014    30.116
n5008.out[0] (.names)                                            0.261    30.377
n5018.in[1] (.names)                                             1.014    31.390
n5018.out[0] (.names)                                            0.261    31.651
n5019.in[0] (.names)                                             1.014    32.665
n5019.out[0] (.names)                                            0.261    32.926
n5020.in[0] (.names)                                             1.014    33.940
n5020.out[0] (.names)                                            0.261    34.201
n5029.in[2] (.names)                                             1.014    35.215
n5029.out[0] (.names)                                            0.261    35.476
n5030.in[1] (.names)                                             1.014    36.490
n5030.out[0] (.names)                                            0.261    36.751
n5031.in[2] (.names)                                             1.014    37.765
n5031.out[0] (.names)                                            0.261    38.026
n5021.in[0] (.names)                                             1.014    39.039
n5021.out[0] (.names)                                            0.261    39.300
n5022.in[0] (.names)                                             1.014    40.314
n5022.out[0] (.names)                                            0.261    40.575
n5023.in[0] (.names)                                             1.014    41.589
n5023.out[0] (.names)                                            0.261    41.850
n4907.in[1] (.names)                                             1.014    42.864
n4907.out[0] (.names)                                            0.261    43.125
n5025.in[0] (.names)                                             1.014    44.139
n5025.out[0] (.names)                                            0.261    44.400
n5027.in[1] (.names)                                             1.014    45.413
n5027.out[0] (.names)                                            0.261    45.674
n4887.in[0] (.names)                                             1.014    46.688
n4887.out[0] (.names)                                            0.261    46.949
n5028.in[0] (.names)                                             1.014    47.963
n5028.out[0] (.names)                                            0.261    48.224
n4893.in[0] (.names)                                             1.014    49.238
n4893.out[0] (.names)                                            0.261    49.499
n4894.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4894.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 33
Startpoint: n4910.Q[0] (.latch clocked by pclk)
Endpoint  : n5026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4910.clk[0] (.latch)                                            1.014     1.014
n4910.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4948.in[0] (.names)                                             1.014     2.070
n4948.out[0] (.names)                                            0.261     2.331
n4949.in[0] (.names)                                             1.014     3.344
n4949.out[0] (.names)                                            0.261     3.605
n4950.in[0] (.names)                                             1.014     4.619
n4950.out[0] (.names)                                            0.261     4.880
n4951.in[3] (.names)                                             1.014     5.894
n4951.out[0] (.names)                                            0.261     6.155
n4995.in[2] (.names)                                             1.014     7.169
n4995.out[0] (.names)                                            0.261     7.430
n5050.in[1] (.names)                                             1.014     8.444
n5050.out[0] (.names)                                            0.261     8.705
n5047.in[1] (.names)                                             1.014     9.719
n5047.out[0] (.names)                                            0.261     9.980
n4975.in[0] (.names)                                             1.014    10.993
n4975.out[0] (.names)                                            0.261    11.254
n5056.in[1] (.names)                                             1.014    12.268
n5056.out[0] (.names)                                            0.261    12.529
n5057.in[0] (.names)                                             1.014    13.543
n5057.out[0] (.names)                                            0.261    13.804
n5058.in[0] (.names)                                             1.014    14.818
n5058.out[0] (.names)                                            0.261    15.079
n5034.in[0] (.names)                                             1.014    16.093
n5034.out[0] (.names)                                            0.261    16.354
n5010.in[2] (.names)                                             1.014    17.367
n5010.out[0] (.names)                                            0.261    17.628
n5011.in[1] (.names)                                             1.014    18.642
n5011.out[0] (.names)                                            0.261    18.903
n5013.in[1] (.names)                                             1.014    19.917
n5013.out[0] (.names)                                            0.261    20.178
n5000.in[0] (.names)                                             1.014    21.192
n5000.out[0] (.names)                                            0.261    21.453
n5001.in[2] (.names)                                             1.014    22.467
n5001.out[0] (.names)                                            0.261    22.728
n5002.in[0] (.names)                                             1.014    23.742
n5002.out[0] (.names)                                            0.261    24.003
n5004.in[2] (.names)                                             1.014    25.016
n5004.out[0] (.names)                                            0.261    25.277
n5005.in[1] (.names)                                             1.014    26.291
n5005.out[0] (.names)                                            0.261    26.552
n5006.in[0] (.names)                                             1.014    27.566
n5006.out[0] (.names)                                            0.261    27.827
n5007.in[0] (.names)                                             1.014    28.841
n5007.out[0] (.names)                                            0.261    29.102
n5008.in[0] (.names)                                             1.014    30.116
n5008.out[0] (.names)                                            0.261    30.377
n5018.in[1] (.names)                                             1.014    31.390
n5018.out[0] (.names)                                            0.261    31.651
n5019.in[0] (.names)                                             1.014    32.665
n5019.out[0] (.names)                                            0.261    32.926
n5020.in[0] (.names)                                             1.014    33.940
n5020.out[0] (.names)                                            0.261    34.201
n5029.in[2] (.names)                                             1.014    35.215
n5029.out[0] (.names)                                            0.261    35.476
n5030.in[1] (.names)                                             1.014    36.490
n5030.out[0] (.names)                                            0.261    36.751
n5031.in[2] (.names)                                             1.014    37.765
n5031.out[0] (.names)                                            0.261    38.026
n5021.in[0] (.names)                                             1.014    39.039
n5021.out[0] (.names)                                            0.261    39.300
n5022.in[0] (.names)                                             1.014    40.314
n5022.out[0] (.names)                                            0.261    40.575
n5023.in[0] (.names)                                             1.014    41.589
n5023.out[0] (.names)                                            0.261    41.850
n4907.in[1] (.names)                                             1.014    42.864
n4907.out[0] (.names)                                            0.261    43.125
n5025.in[0] (.names)                                             1.014    44.139
n5025.out[0] (.names)                                            0.261    44.400
n5027.in[1] (.names)                                             1.014    45.413
n5027.out[0] (.names)                                            0.261    45.674
n4887.in[0] (.names)                                             1.014    46.688
n4887.out[0] (.names)                                            0.261    46.949
n5028.in[0] (.names)                                             1.014    47.963
n5028.out[0] (.names)                                            0.261    48.224
n4893.in[0] (.names)                                             1.014    49.238
n4893.out[0] (.names)                                            0.261    49.499
n5026.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5026.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 34
Startpoint: n5148.Q[0] (.latch clocked by pclk)
Endpoint  : n130.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5148.clk[0] (.latch)                                            1.014     1.014
n5148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5149.in[0] (.names)                                             1.014     2.070
n5149.out[0] (.names)                                            0.261     2.331
n5358.in[0] (.names)                                             1.014     3.344
n5358.out[0] (.names)                                            0.261     3.605
n5364.in[1] (.names)                                             1.014     4.619
n5364.out[0] (.names)                                            0.261     4.880
n5365.in[1] (.names)                                             1.014     5.894
n5365.out[0] (.names)                                            0.261     6.155
n5359.in[1] (.names)                                             1.014     7.169
n5359.out[0] (.names)                                            0.261     7.430
n5319.in[0] (.names)                                             1.014     8.444
n5319.out[0] (.names)                                            0.261     8.705
n5320.in[2] (.names)                                             1.014     9.719
n5320.out[0] (.names)                                            0.261     9.980
n5351.in[0] (.names)                                             1.014    10.993
n5351.out[0] (.names)                                            0.261    11.254
n5352.in[0] (.names)                                             1.014    12.268
n5352.out[0] (.names)                                            0.261    12.529
n5347.in[1] (.names)                                             1.014    13.543
n5347.out[0] (.names)                                            0.261    13.804
n5356.in[1] (.names)                                             1.014    14.818
n5356.out[0] (.names)                                            0.261    15.079
n5323.in[0] (.names)                                             1.014    16.093
n5323.out[0] (.names)                                            0.261    16.354
n5360.in[3] (.names)                                             1.014    17.367
n5360.out[0] (.names)                                            0.261    17.628
n5372.in[2] (.names)                                             1.014    18.642
n5372.out[0] (.names)                                            0.261    18.903
n5379.in[1] (.names)                                             1.014    19.917
n5379.out[0] (.names)                                            0.261    20.178
n5373.in[1] (.names)                                             1.014    21.192
n5373.out[0] (.names)                                            0.261    21.453
n5374.in[0] (.names)                                             1.014    22.467
n5374.out[0] (.names)                                            0.261    22.728
n5381.in[0] (.names)                                             1.014    23.742
n5381.out[0] (.names)                                            0.261    24.003
n5383.in[1] (.names)                                             1.014    25.016
n5383.out[0] (.names)                                            0.261    25.277
n5384.in[2] (.names)                                             1.014    26.291
n5384.out[0] (.names)                                            0.261    26.552
n5387.in[1] (.names)                                             1.014    27.566
n5387.out[0] (.names)                                            0.261    27.827
n5388.in[1] (.names)                                             1.014    28.841
n5388.out[0] (.names)                                            0.261    29.102
n5389.in[0] (.names)                                             1.014    30.116
n5389.out[0] (.names)                                            0.261    30.377
n5391.in[1] (.names)                                             1.014    31.390
n5391.out[0] (.names)                                            0.261    31.651
n5392.in[1] (.names)                                             1.014    32.665
n5392.out[0] (.names)                                            0.261    32.926
n186.in[0] (.names)                                              1.014    33.940
n186.out[0] (.names)                                             0.261    34.201
n5394.in[0] (.names)                                             1.014    35.215
n5394.out[0] (.names)                                            0.261    35.476
n5395.in[0] (.names)                                             1.014    36.490
n5395.out[0] (.names)                                            0.261    36.751
n5396.in[0] (.names)                                             1.014    37.765
n5396.out[0] (.names)                                            0.261    38.026
n5398.in[1] (.names)                                             1.014    39.039
n5398.out[0] (.names)                                            0.261    39.300
n5400.in[3] (.names)                                             1.014    40.314
n5400.out[0] (.names)                                            0.261    40.575
n5401.in[0] (.names)                                             1.014    41.589
n5401.out[0] (.names)                                            0.261    41.850
n5402.in[0] (.names)                                             1.014    42.864
n5402.out[0] (.names)                                            0.261    43.125
n5403.in[0] (.names)                                             1.014    44.139
n5403.out[0] (.names)                                            0.261    44.400
n4869.in[2] (.names)                                             1.014    45.413
n4869.out[0] (.names)                                            0.261    45.674
n5405.in[2] (.names)                                             1.014    46.688
n5405.out[0] (.names)                                            0.261    46.949
n174.in[0] (.names)                                              1.014    47.963
n174.out[0] (.names)                                             0.261    48.224
n4871.in[0] (.names)                                             1.014    49.238
n4871.out[0] (.names)                                            0.261    49.499
n130.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n130.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 35
Startpoint: n5562.Q[0] (.latch clocked by pclk)
Endpoint  : n5630.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5562.clk[0] (.latch)                                            1.014     1.014
n5562.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5563.in[0] (.names)                                             1.014     2.070
n5563.out[0] (.names)                                            0.261     2.331
n5564.in[2] (.names)                                             1.014     3.344
n5564.out[0] (.names)                                            0.261     3.605
n5565.in[1] (.names)                                             1.014     4.619
n5565.out[0] (.names)                                            0.261     4.880
n5566.in[1] (.names)                                             1.014     5.894
n5566.out[0] (.names)                                            0.261     6.155
n5567.in[0] (.names)                                             1.014     7.169
n5567.out[0] (.names)                                            0.261     7.430
n5669.in[0] (.names)                                             1.014     8.444
n5669.out[0] (.names)                                            0.261     8.705
n5670.in[0] (.names)                                             1.014     9.719
n5670.out[0] (.names)                                            0.261     9.980
n5671.in[2] (.names)                                             1.014    10.993
n5671.out[0] (.names)                                            0.261    11.254
n5673.in[0] (.names)                                             1.014    12.268
n5673.out[0] (.names)                                            0.261    12.529
n5674.in[1] (.names)                                             1.014    13.543
n5674.out[0] (.names)                                            0.261    13.804
n5676.in[0] (.names)                                             1.014    14.818
n5676.out[0] (.names)                                            0.261    15.079
n5677.in[1] (.names)                                             1.014    16.093
n5677.out[0] (.names)                                            0.261    16.354
n5678.in[0] (.names)                                             1.014    17.367
n5678.out[0] (.names)                                            0.261    17.628
n5680.in[1] (.names)                                             1.014    18.642
n5680.out[0] (.names)                                            0.261    18.903
n5683.in[0] (.names)                                             1.014    19.917
n5683.out[0] (.names)                                            0.261    20.178
n5634.in[0] (.names)                                             1.014    21.192
n5634.out[0] (.names)                                            0.261    21.453
n5597.in[0] (.names)                                             1.014    22.467
n5597.out[0] (.names)                                            0.261    22.728
n5596.in[2] (.names)                                             1.014    23.742
n5596.out[0] (.names)                                            0.261    24.003
n5599.in[1] (.names)                                             1.014    25.016
n5599.out[0] (.names)                                            0.261    25.277
n5608.in[1] (.names)                                             1.014    26.291
n5608.out[0] (.names)                                            0.261    26.552
n5610.in[2] (.names)                                             1.014    27.566
n5610.out[0] (.names)                                            0.261    27.827
n5611.in[0] (.names)                                             1.014    28.841
n5611.out[0] (.names)                                            0.261    29.102
n5612.in[1] (.names)                                             1.014    30.116
n5612.out[0] (.names)                                            0.261    30.377
n5613.in[0] (.names)                                             1.014    31.390
n5613.out[0] (.names)                                            0.261    31.651
n5614.in[0] (.names)                                             1.014    32.665
n5614.out[0] (.names)                                            0.261    32.926
n5616.in[0] (.names)                                             1.014    33.940
n5616.out[0] (.names)                                            0.261    34.201
n5617.in[0] (.names)                                             1.014    35.215
n5617.out[0] (.names)                                            0.261    35.476
n5622.in[1] (.names)                                             1.014    36.490
n5622.out[0] (.names)                                            0.261    36.751
n5623.in[1] (.names)                                             1.014    37.765
n5623.out[0] (.names)                                            0.261    38.026
n5624.in[0] (.names)                                             1.014    39.039
n5624.out[0] (.names)                                            0.261    39.300
n5625.in[0] (.names)                                             1.014    40.314
n5625.out[0] (.names)                                            0.261    40.575
n5626.in[0] (.names)                                             1.014    41.589
n5626.out[0] (.names)                                            0.261    41.850
n5627.in[0] (.names)                                             1.014    42.864
n5627.out[0] (.names)                                            0.261    43.125
n5628.in[0] (.names)                                             1.014    44.139
n5628.out[0] (.names)                                            0.261    44.400
n217.in[0] (.names)                                              1.014    45.413
n217.out[0] (.names)                                             0.261    45.674
n5629.in[0] (.names)                                             1.014    46.688
n5629.out[0] (.names)                                            0.261    46.949
n4881.in[2] (.names)                                             1.014    47.963
n4881.out[0] (.names)                                            0.261    48.224
n4883.in[0] (.names)                                             1.014    49.238
n4883.out[0] (.names)                                            0.261    49.499
n5630.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5630.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 36
Startpoint: n5357.Q[0] (.latch clocked by pclk)
Endpoint  : n7080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5357.clk[0] (.latch)                                            1.014     1.014
n5357.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8098.in[0] (.names)                                             1.014     2.070
n8098.out[0] (.names)                                            0.261     2.331
n8099.in[0] (.names)                                             1.014     3.344
n8099.out[0] (.names)                                            0.261     3.605
n8100.in[1] (.names)                                             1.014     4.619
n8100.out[0] (.names)                                            0.261     4.880
n8101.in[0] (.names)                                             1.014     5.894
n8101.out[0] (.names)                                            0.261     6.155
n7994.in[1] (.names)                                             1.014     7.169
n7994.out[0] (.names)                                            0.261     7.430
n8011.in[1] (.names)                                             1.014     8.444
n8011.out[0] (.names)                                            0.261     8.705
n8013.in[1] (.names)                                             1.014     9.719
n8013.out[0] (.names)                                            0.261     9.980
n8014.in[2] (.names)                                             1.014    10.993
n8014.out[0] (.names)                                            0.261    11.254
n8015.in[0] (.names)                                             1.014    12.268
n8015.out[0] (.names)                                            0.261    12.529
n8016.in[0] (.names)                                             1.014    13.543
n8016.out[0] (.names)                                            0.261    13.804
n8018.in[0] (.names)                                             1.014    14.818
n8018.out[0] (.names)                                            0.261    15.079
n8019.in[1] (.names)                                             1.014    16.093
n8019.out[0] (.names)                                            0.261    16.354
n8040.in[1] (.names)                                             1.014    17.367
n8040.out[0] (.names)                                            0.261    17.628
n8051.in[0] (.names)                                             1.014    18.642
n8051.out[0] (.names)                                            0.261    18.903
n8052.in[0] (.names)                                             1.014    19.917
n8052.out[0] (.names)                                            0.261    20.178
n8054.in[0] (.names)                                             1.014    21.192
n8054.out[0] (.names)                                            0.261    21.453
n8055.in[1] (.names)                                             1.014    22.467
n8055.out[0] (.names)                                            0.261    22.728
n8056.in[0] (.names)                                             1.014    23.742
n8056.out[0] (.names)                                            0.261    24.003
n8049.in[0] (.names)                                             1.014    25.016
n8049.out[0] (.names)                                            0.261    25.277
n8057.in[0] (.names)                                             1.014    26.291
n8057.out[0] (.names)                                            0.261    26.552
n8058.in[0] (.names)                                             1.014    27.566
n8058.out[0] (.names)                                            0.261    27.827
n8032.in[0] (.names)                                             1.014    28.841
n8032.out[0] (.names)                                            0.261    29.102
n7924.in[3] (.names)                                             1.014    30.116
n7924.out[0] (.names)                                            0.261    30.377
n7926.in[0] (.names)                                             1.014    31.390
n7926.out[0] (.names)                                            0.261    31.651
n7927.in[0] (.names)                                             1.014    32.665
n7927.out[0] (.names)                                            0.261    32.926
n7891.in[0] (.names)                                             1.014    33.940
n7891.out[0] (.names)                                            0.261    34.201
n7928.in[2] (.names)                                             1.014    35.215
n7928.out[0] (.names)                                            0.261    35.476
n7929.in[0] (.names)                                             1.014    36.490
n7929.out[0] (.names)                                            0.261    36.751
n7930.in[1] (.names)                                             1.014    37.765
n7930.out[0] (.names)                                            0.261    38.026
n7801.in[0] (.names)                                             1.014    39.039
n7801.out[0] (.names)                                            0.261    39.300
n7896.in[0] (.names)                                             1.014    40.314
n7896.out[0] (.names)                                            0.261    40.575
n7897.in[0] (.names)                                             1.014    41.589
n7897.out[0] (.names)                                            0.261    41.850
n7898.in[1] (.names)                                             1.014    42.864
n7898.out[0] (.names)                                            0.261    43.125
n7900.in[0] (.names)                                             1.014    44.139
n7900.out[0] (.names)                                            0.261    44.400
n7901.in[0] (.names)                                             1.014    45.413
n7901.out[0] (.names)                                            0.261    45.674
n5803.in[0] (.names)                                             1.014    46.688
n5803.out[0] (.names)                                            0.261    46.949
n7899.in[0] (.names)                                             1.014    47.963
n7899.out[0] (.names)                                            0.261    48.224
n7079.in[1] (.names)                                             1.014    49.238
n7079.out[0] (.names)                                            0.261    49.499
n7080.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7080.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n5874.Q[0] (.latch clocked by pclk)
Endpoint  : n126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5874.clk[0] (.latch)                                            1.014     1.014
n5874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5919.in[0] (.names)                                             1.014     2.070
n5919.out[0] (.names)                                            0.261     2.331
n5923.in[0] (.names)                                             1.014     3.344
n5923.out[0] (.names)                                            0.261     3.605
n5921.in[0] (.names)                                             1.014     4.619
n5921.out[0] (.names)                                            0.261     4.880
n5926.in[0] (.names)                                             1.014     5.894
n5926.out[0] (.names)                                            0.261     6.155
n5927.in[0] (.names)                                             1.014     7.169
n5927.out[0] (.names)                                            0.261     7.430
n5929.in[1] (.names)                                             1.014     8.444
n5929.out[0] (.names)                                            0.261     8.705
n5930.in[0] (.names)                                             1.014     9.719
n5930.out[0] (.names)                                            0.261     9.980
n5931.in[1] (.names)                                             1.014    10.993
n5931.out[0] (.names)                                            0.261    11.254
n5933.in[2] (.names)                                             1.014    12.268
n5933.out[0] (.names)                                            0.261    12.529
n5920.in[0] (.names)                                             1.014    13.543
n5920.out[0] (.names)                                            0.261    13.804
n5922.in[0] (.names)                                             1.014    14.818
n5922.out[0] (.names)                                            0.261    15.079
n6320.in[0] (.names)                                             1.014    16.093
n6320.out[0] (.names)                                            0.261    16.354
n6315.in[0] (.names)                                             1.014    17.367
n6315.out[0] (.names)                                            0.261    17.628
n6316.in[1] (.names)                                             1.014    18.642
n6316.out[0] (.names)                                            0.261    18.903
n6317.in[0] (.names)                                             1.014    19.917
n6317.out[0] (.names)                                            0.261    20.178
n6318.in[0] (.names)                                             1.014    21.192
n6318.out[0] (.names)                                            0.261    21.453
n6298.in[1] (.names)                                             1.014    22.467
n6298.out[0] (.names)                                            0.261    22.728
n6348.in[0] (.names)                                             1.014    23.742
n6348.out[0] (.names)                                            0.261    24.003
n6349.in[0] (.names)                                             1.014    25.016
n6349.out[0] (.names)                                            0.261    25.277
n6342.in[0] (.names)                                             1.014    26.291
n6342.out[0] (.names)                                            0.261    26.552
n6343.in[2] (.names)                                             1.014    27.566
n6343.out[0] (.names)                                            0.261    27.827
n6344.in[1] (.names)                                             1.014    28.841
n6344.out[0] (.names)                                            0.261    29.102
n6345.in[0] (.names)                                             1.014    30.116
n6345.out[0] (.names)                                            0.261    30.377
n6350.in[0] (.names)                                             1.014    31.390
n6350.out[0] (.names)                                            0.261    31.651
n6351.in[1] (.names)                                             1.014    32.665
n6351.out[0] (.names)                                            0.261    32.926
n6352.in[0] (.names)                                             1.014    33.940
n6352.out[0] (.names)                                            0.261    34.201
n6353.in[0] (.names)                                             1.014    35.215
n6353.out[0] (.names)                                            0.261    35.476
n6326.in[0] (.names)                                             1.014    36.490
n6326.out[0] (.names)                                            0.261    36.751
n6327.in[3] (.names)                                             1.014    37.765
n6327.out[0] (.names)                                            0.261    38.026
n6328.in[1] (.names)                                             1.014    39.039
n6328.out[0] (.names)                                            0.261    39.300
n6330.in[0] (.names)                                             1.014    40.314
n6330.out[0] (.names)                                            0.261    40.575
n6331.in[1] (.names)                                             1.014    41.589
n6331.out[0] (.names)                                            0.261    41.850
n5814.in[1] (.names)                                             1.014    42.864
n5814.out[0] (.names)                                            0.261    43.125
n6339.in[1] (.names)                                             1.014    44.139
n6339.out[0] (.names)                                            0.261    44.400
n6340.in[0] (.names)                                             1.014    45.413
n6340.out[0] (.names)                                            0.261    45.674
n6337.in[0] (.names)                                             1.014    46.688
n6337.out[0] (.names)                                            0.261    46.949
n5837.in[0] (.names)                                             1.014    47.963
n5837.out[0] (.names)                                            0.261    48.224
n4862.in[0] (.names)                                             1.014    49.238
n4862.out[0] (.names)                                            0.261    49.499
n126.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n126.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n5874.Q[0] (.latch clocked by pclk)
Endpoint  : n6338.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5874.clk[0] (.latch)                                            1.014     1.014
n5874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5919.in[0] (.names)                                             1.014     2.070
n5919.out[0] (.names)                                            0.261     2.331
n5923.in[0] (.names)                                             1.014     3.344
n5923.out[0] (.names)                                            0.261     3.605
n5921.in[0] (.names)                                             1.014     4.619
n5921.out[0] (.names)                                            0.261     4.880
n5926.in[0] (.names)                                             1.014     5.894
n5926.out[0] (.names)                                            0.261     6.155
n5927.in[0] (.names)                                             1.014     7.169
n5927.out[0] (.names)                                            0.261     7.430
n5929.in[1] (.names)                                             1.014     8.444
n5929.out[0] (.names)                                            0.261     8.705
n5930.in[0] (.names)                                             1.014     9.719
n5930.out[0] (.names)                                            0.261     9.980
n5931.in[1] (.names)                                             1.014    10.993
n5931.out[0] (.names)                                            0.261    11.254
n5933.in[2] (.names)                                             1.014    12.268
n5933.out[0] (.names)                                            0.261    12.529
n5920.in[0] (.names)                                             1.014    13.543
n5920.out[0] (.names)                                            0.261    13.804
n5922.in[0] (.names)                                             1.014    14.818
n5922.out[0] (.names)                                            0.261    15.079
n6320.in[0] (.names)                                             1.014    16.093
n6320.out[0] (.names)                                            0.261    16.354
n6315.in[0] (.names)                                             1.014    17.367
n6315.out[0] (.names)                                            0.261    17.628
n6316.in[1] (.names)                                             1.014    18.642
n6316.out[0] (.names)                                            0.261    18.903
n6317.in[0] (.names)                                             1.014    19.917
n6317.out[0] (.names)                                            0.261    20.178
n6318.in[0] (.names)                                             1.014    21.192
n6318.out[0] (.names)                                            0.261    21.453
n6298.in[1] (.names)                                             1.014    22.467
n6298.out[0] (.names)                                            0.261    22.728
n6348.in[0] (.names)                                             1.014    23.742
n6348.out[0] (.names)                                            0.261    24.003
n6349.in[0] (.names)                                             1.014    25.016
n6349.out[0] (.names)                                            0.261    25.277
n6342.in[0] (.names)                                             1.014    26.291
n6342.out[0] (.names)                                            0.261    26.552
n6343.in[2] (.names)                                             1.014    27.566
n6343.out[0] (.names)                                            0.261    27.827
n6344.in[1] (.names)                                             1.014    28.841
n6344.out[0] (.names)                                            0.261    29.102
n6345.in[0] (.names)                                             1.014    30.116
n6345.out[0] (.names)                                            0.261    30.377
n6350.in[0] (.names)                                             1.014    31.390
n6350.out[0] (.names)                                            0.261    31.651
n6351.in[1] (.names)                                             1.014    32.665
n6351.out[0] (.names)                                            0.261    32.926
n6352.in[0] (.names)                                             1.014    33.940
n6352.out[0] (.names)                                            0.261    34.201
n6353.in[0] (.names)                                             1.014    35.215
n6353.out[0] (.names)                                            0.261    35.476
n6326.in[0] (.names)                                             1.014    36.490
n6326.out[0] (.names)                                            0.261    36.751
n6327.in[3] (.names)                                             1.014    37.765
n6327.out[0] (.names)                                            0.261    38.026
n6328.in[1] (.names)                                             1.014    39.039
n6328.out[0] (.names)                                            0.261    39.300
n6330.in[0] (.names)                                             1.014    40.314
n6330.out[0] (.names)                                            0.261    40.575
n6331.in[1] (.names)                                             1.014    41.589
n6331.out[0] (.names)                                            0.261    41.850
n5814.in[1] (.names)                                             1.014    42.864
n5814.out[0] (.names)                                            0.261    43.125
n6339.in[1] (.names)                                             1.014    44.139
n6339.out[0] (.names)                                            0.261    44.400
n6340.in[0] (.names)                                             1.014    45.413
n6340.out[0] (.names)                                            0.261    45.674
n6337.in[0] (.names)                                             1.014    46.688
n6337.out[0] (.names)                                            0.261    46.949
n5837.in[0] (.names)                                             1.014    47.963
n5837.out[0] (.names)                                            0.261    48.224
n4862.in[0] (.names)                                             1.014    49.238
n4862.out[0] (.names)                                            0.261    49.499
n6338.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6338.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n4850.Q[0] (.latch clocked by pclk)
Endpoint  : n4878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4850.clk[0] (.latch)                                            1.014     1.014
n4850.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8381.in[0] (.names)                                             1.014     2.070
n8381.out[0] (.names)                                            0.261     2.331
n8382.in[0] (.names)                                             1.014     3.344
n8382.out[0] (.names)                                            0.261     3.605
n8384.in[1] (.names)                                             1.014     4.619
n8384.out[0] (.names)                                            0.261     4.880
n8385.in[1] (.names)                                             1.014     5.894
n8385.out[0] (.names)                                            0.261     6.155
n8386.in[0] (.names)                                             1.014     7.169
n8386.out[0] (.names)                                            0.261     7.430
n8387.in[1] (.names)                                             1.014     8.444
n8387.out[0] (.names)                                            0.261     8.705
n8388.in[0] (.names)                                             1.014     9.719
n8388.out[0] (.names)                                            0.261     9.980
n8368.in[1] (.names)                                             1.014    10.993
n8368.out[0] (.names)                                            0.261    11.254
n8369.in[2] (.names)                                             1.014    12.268
n8369.out[0] (.names)                                            0.261    12.529
n8370.in[2] (.names)                                             1.014    13.543
n8370.out[0] (.names)                                            0.261    13.804
n8371.in[0] (.names)                                             1.014    14.818
n8371.out[0] (.names)                                            0.261    15.079
n8372.in[1] (.names)                                             1.014    16.093
n8372.out[0] (.names)                                            0.261    16.354
n8373.in[0] (.names)                                             1.014    17.367
n8373.out[0] (.names)                                            0.261    17.628
n8374.in[0] (.names)                                             1.014    18.642
n8374.out[0] (.names)                                            0.261    18.903
n8375.in[2] (.names)                                             1.014    19.917
n8375.out[0] (.names)                                            0.261    20.178
n8378.in[1] (.names)                                             1.014    21.192
n8378.out[0] (.names)                                            0.261    21.453
n8376.in[0] (.names)                                             1.014    22.467
n8376.out[0] (.names)                                            0.261    22.728
n8416.in[1] (.names)                                             1.014    23.742
n8416.out[0] (.names)                                            0.261    24.003
n8415.in[0] (.names)                                             1.014    25.016
n8415.out[0] (.names)                                            0.261    25.277
n8303.in[0] (.names)                                             1.014    26.291
n8303.out[0] (.names)                                            0.261    26.552
n8421.in[0] (.names)                                             1.014    27.566
n8421.out[0] (.names)                                            0.261    27.827
n8425.in[1] (.names)                                             1.014    28.841
n8425.out[0] (.names)                                            0.261    29.102
n8426.in[0] (.names)                                             1.014    30.116
n8426.out[0] (.names)                                            0.261    30.377
n8427.in[1] (.names)                                             1.014    31.390
n8427.out[0] (.names)                                            0.261    31.651
n5132.in[0] (.names)                                             1.014    32.665
n5132.out[0] (.names)                                            0.261    32.926
n4849.in[2] (.names)                                             1.014    33.940
n4849.out[0] (.names)                                            0.261    34.201
n5133.in[0] (.names)                                             1.014    35.215
n5133.out[0] (.names)                                            0.261    35.476
n5135.in[0] (.names)                                             1.014    36.490
n5135.out[0] (.names)                                            0.261    36.751
n5137.in[0] (.names)                                             1.014    37.765
n5137.out[0] (.names)                                            0.261    38.026
n5138.in[2] (.names)                                             1.014    39.039
n5138.out[0] (.names)                                            0.261    39.300
n5139.in[0] (.names)                                             1.014    40.314
n5139.out[0] (.names)                                            0.261    40.575
n5129.in[0] (.names)                                             1.014    41.589
n5129.out[0] (.names)                                            0.261    41.850
n5140.in[0] (.names)                                             1.014    42.864
n5140.out[0] (.names)                                            0.261    43.125
n5142.in[0] (.names)                                             1.014    44.139
n5142.out[0] (.names)                                            0.261    44.400
n5146.in[0] (.names)                                             1.014    45.413
n5146.out[0] (.names)                                            0.261    45.674
n5145.in[0] (.names)                                             1.014    46.688
n5145.out[0] (.names)                                            0.261    46.949
n4897.in[0] (.names)                                             1.014    47.963
n4897.out[0] (.names)                                            0.261    48.224
n4877.in[1] (.names)                                             1.014    49.238
n4877.out[0] (.names)                                            0.261    49.499
n4878.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4878.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n3595.Q[0] (.latch clocked by pclk)
Endpoint  : n3839.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3595.clk[0] (.latch)                                            1.014     1.014
n3595.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3596.in[0] (.names)                                             1.014     2.070
n3596.out[0] (.names)                                            0.261     2.331
n3597.in[1] (.names)                                             1.014     3.344
n3597.out[0] (.names)                                            0.261     3.605
n3598.in[0] (.names)                                             1.014     4.619
n3598.out[0] (.names)                                            0.261     4.880
n3591.in[0] (.names)                                             1.014     5.894
n3591.out[0] (.names)                                            0.261     6.155
n3541.in[1] (.names)                                             1.014     7.169
n3541.out[0] (.names)                                            0.261     7.430
n3776.in[0] (.names)                                             1.014     8.444
n3776.out[0] (.names)                                            0.261     8.705
n3777.in[1] (.names)                                             1.014     9.719
n3777.out[0] (.names)                                            0.261     9.980
n3778.in[3] (.names)                                             1.014    10.993
n3778.out[0] (.names)                                            0.261    11.254
n3779.in[0] (.names)                                             1.014    12.268
n3779.out[0] (.names)                                            0.261    12.529
n3780.in[1] (.names)                                             1.014    13.543
n3780.out[0] (.names)                                            0.261    13.804
n3781.in[0] (.names)                                             1.014    14.818
n3781.out[0] (.names)                                            0.261    15.079
n3782.in[0] (.names)                                             1.014    16.093
n3782.out[0] (.names)                                            0.261    16.354
n3783.in[0] (.names)                                             1.014    17.367
n3783.out[0] (.names)                                            0.261    17.628
n3785.in[2] (.names)                                             1.014    18.642
n3785.out[0] (.names)                                            0.261    18.903
n3788.in[0] (.names)                                             1.014    19.917
n3788.out[0] (.names)                                            0.261    20.178
n3789.in[1] (.names)                                             1.014    21.192
n3789.out[0] (.names)                                            0.261    21.453
n3790.in[1] (.names)                                             1.014    22.467
n3790.out[0] (.names)                                            0.261    22.728
n3791.in[2] (.names)                                             1.014    23.742
n3791.out[0] (.names)                                            0.261    24.003
n3792.in[0] (.names)                                             1.014    25.016
n3792.out[0] (.names)                                            0.261    25.277
n3793.in[0] (.names)                                             1.014    26.291
n3793.out[0] (.names)                                            0.261    26.552
n3647.in[1] (.names)                                             1.014    27.566
n3647.out[0] (.names)                                            0.261    27.827
n3648.in[0] (.names)                                             1.014    28.841
n3648.out[0] (.names)                                            0.261    29.102
n3651.in[0] (.names)                                             1.014    30.116
n3651.out[0] (.names)                                            0.261    30.377
n3649.in[0] (.names)                                             1.014    31.390
n3649.out[0] (.names)                                            0.261    31.651
n3650.in[0] (.names)                                             1.014    32.665
n3650.out[0] (.names)                                            0.261    32.926
n3669.in[0] (.names)                                             1.014    33.940
n3669.out[0] (.names)                                            0.261    34.201
n3670.in[0] (.names)                                             1.014    35.215
n3670.out[0] (.names)                                            0.261    35.476
n3672.in[0] (.names)                                             1.014    36.490
n3672.out[0] (.names)                                            0.261    36.751
n3822.in[1] (.names)                                             1.014    37.765
n3822.out[0] (.names)                                            0.261    38.026
n3823.in[0] (.names)                                             1.014    39.039
n3823.out[0] (.names)                                            0.261    39.300
n3826.in[2] (.names)                                             1.014    40.314
n3826.out[0] (.names)                                            0.261    40.575
n3827.in[0] (.names)                                             1.014    41.589
n3827.out[0] (.names)                                            0.261    41.850
n3828.in[1] (.names)                                             1.014    42.864
n3828.out[0] (.names)                                            0.261    43.125
n3829.in[0] (.names)                                             1.014    44.139
n3829.out[0] (.names)                                            0.261    44.400
n3831.in[2] (.names)                                             1.014    45.413
n3831.out[0] (.names)                                            0.261    45.674
n3835.in[2] (.names)                                             1.014    46.688
n3835.out[0] (.names)                                            0.261    46.949
n3837.in[1] (.names)                                             1.014    47.963
n3837.out[0] (.names)                                            0.261    48.224
n3838.in[1] (.names)                                             1.014    49.238
n3838.out[0] (.names)                                            0.261    49.499
n3839.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3839.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n3595.Q[0] (.latch clocked by pclk)
Endpoint  : n3830.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3595.clk[0] (.latch)                                            1.014     1.014
n3595.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3596.in[0] (.names)                                             1.014     2.070
n3596.out[0] (.names)                                            0.261     2.331
n3597.in[1] (.names)                                             1.014     3.344
n3597.out[0] (.names)                                            0.261     3.605
n3598.in[0] (.names)                                             1.014     4.619
n3598.out[0] (.names)                                            0.261     4.880
n3591.in[0] (.names)                                             1.014     5.894
n3591.out[0] (.names)                                            0.261     6.155
n3541.in[1] (.names)                                             1.014     7.169
n3541.out[0] (.names)                                            0.261     7.430
n3776.in[0] (.names)                                             1.014     8.444
n3776.out[0] (.names)                                            0.261     8.705
n3777.in[1] (.names)                                             1.014     9.719
n3777.out[0] (.names)                                            0.261     9.980
n3778.in[3] (.names)                                             1.014    10.993
n3778.out[0] (.names)                                            0.261    11.254
n3779.in[0] (.names)                                             1.014    12.268
n3779.out[0] (.names)                                            0.261    12.529
n3780.in[1] (.names)                                             1.014    13.543
n3780.out[0] (.names)                                            0.261    13.804
n3781.in[0] (.names)                                             1.014    14.818
n3781.out[0] (.names)                                            0.261    15.079
n3782.in[0] (.names)                                             1.014    16.093
n3782.out[0] (.names)                                            0.261    16.354
n3783.in[0] (.names)                                             1.014    17.367
n3783.out[0] (.names)                                            0.261    17.628
n3785.in[2] (.names)                                             1.014    18.642
n3785.out[0] (.names)                                            0.261    18.903
n3788.in[0] (.names)                                             1.014    19.917
n3788.out[0] (.names)                                            0.261    20.178
n3789.in[1] (.names)                                             1.014    21.192
n3789.out[0] (.names)                                            0.261    21.453
n3790.in[1] (.names)                                             1.014    22.467
n3790.out[0] (.names)                                            0.261    22.728
n3791.in[2] (.names)                                             1.014    23.742
n3791.out[0] (.names)                                            0.261    24.003
n3792.in[0] (.names)                                             1.014    25.016
n3792.out[0] (.names)                                            0.261    25.277
n3793.in[0] (.names)                                             1.014    26.291
n3793.out[0] (.names)                                            0.261    26.552
n3647.in[1] (.names)                                             1.014    27.566
n3647.out[0] (.names)                                            0.261    27.827
n3648.in[0] (.names)                                             1.014    28.841
n3648.out[0] (.names)                                            0.261    29.102
n3651.in[0] (.names)                                             1.014    30.116
n3651.out[0] (.names)                                            0.261    30.377
n3649.in[0] (.names)                                             1.014    31.390
n3649.out[0] (.names)                                            0.261    31.651
n3650.in[0] (.names)                                             1.014    32.665
n3650.out[0] (.names)                                            0.261    32.926
n3669.in[0] (.names)                                             1.014    33.940
n3669.out[0] (.names)                                            0.261    34.201
n3670.in[0] (.names)                                             1.014    35.215
n3670.out[0] (.names)                                            0.261    35.476
n3672.in[0] (.names)                                             1.014    36.490
n3672.out[0] (.names)                                            0.261    36.751
n3822.in[1] (.names)                                             1.014    37.765
n3822.out[0] (.names)                                            0.261    38.026
n3823.in[0] (.names)                                             1.014    39.039
n3823.out[0] (.names)                                            0.261    39.300
n3826.in[2] (.names)                                             1.014    40.314
n3826.out[0] (.names)                                            0.261    40.575
n3827.in[0] (.names)                                             1.014    41.589
n3827.out[0] (.names)                                            0.261    41.850
n3828.in[1] (.names)                                             1.014    42.864
n3828.out[0] (.names)                                            0.261    43.125
n3829.in[0] (.names)                                             1.014    44.139
n3829.out[0] (.names)                                            0.261    44.400
n3831.in[2] (.names)                                             1.014    45.413
n3831.out[0] (.names)                                            0.261    45.674
n3835.in[2] (.names)                                             1.014    46.688
n3835.out[0] (.names)                                            0.261    46.949
n3837.in[1] (.names)                                             1.014    47.963
n3837.out[0] (.names)                                            0.261    48.224
n3838.in[1] (.names)                                             1.014    49.238
n3838.out[0] (.names)                                            0.261    49.499
n3830.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3830.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n3491.Q[0] (.latch clocked by pclk)
Endpoint  : n3481.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3491.clk[0] (.latch)                                            1.014     1.014
n3491.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3488.in[0] (.names)                                             1.014     2.070
n3488.out[0] (.names)                                            0.261     2.331
n3460.in[0] (.names)                                             1.014     3.344
n3460.out[0] (.names)                                            0.261     3.605
n3680.in[3] (.names)                                             1.014     4.619
n3680.out[0] (.names)                                            0.261     4.880
n3682.in[1] (.names)                                             1.014     5.894
n3682.out[0] (.names)                                            0.261     6.155
n3684.in[1] (.names)                                             1.014     7.169
n3684.out[0] (.names)                                            0.261     7.430
n3687.in[0] (.names)                                             1.014     8.444
n3687.out[0] (.names)                                            0.261     8.705
n3685.in[0] (.names)                                             1.014     9.719
n3685.out[0] (.names)                                            0.261     9.980
n3686.in[0] (.names)                                             1.014    10.993
n3686.out[0] (.names)                                            0.261    11.254
n3689.in[1] (.names)                                             1.014    12.268
n3689.out[0] (.names)                                            0.261    12.529
n3690.in[1] (.names)                                             1.014    13.543
n3690.out[0] (.names)                                            0.261    13.804
n3691.in[0] (.names)                                             1.014    14.818
n3691.out[0] (.names)                                            0.261    15.079
n3692.in[2] (.names)                                             1.014    16.093
n3692.out[0] (.names)                                            0.261    16.354
n3694.in[1] (.names)                                             1.014    17.367
n3694.out[0] (.names)                                            0.261    17.628
n3696.in[3] (.names)                                             1.014    18.642
n3696.out[0] (.names)                                            0.261    18.903
n3668.in[0] (.names)                                             1.014    19.917
n3668.out[0] (.names)                                            0.261    20.178
n3703.in[3] (.names)                                             1.014    21.192
n3703.out[0] (.names)                                            0.261    21.453
n3704.in[0] (.names)                                             1.014    22.467
n3704.out[0] (.names)                                            0.261    22.728
n3706.in[1] (.names)                                             1.014    23.742
n3706.out[0] (.names)                                            0.261    24.003
n3711.in[0] (.names)                                             1.014    25.016
n3711.out[0] (.names)                                            0.261    25.277
n3712.in[0] (.names)                                             1.014    26.291
n3712.out[0] (.names)                                            0.261    26.552
n3713.in[0] (.names)                                             1.014    27.566
n3713.out[0] (.names)                                            0.261    27.827
n3714.in[0] (.names)                                             1.014    28.841
n3714.out[0] (.names)                                            0.261    29.102
n3715.in[0] (.names)                                             1.014    30.116
n3715.out[0] (.names)                                            0.261    30.377
n3718.in[0] (.names)                                             1.014    31.390
n3718.out[0] (.names)                                            0.261    31.651
n3719.in[0] (.names)                                             1.014    32.665
n3719.out[0] (.names)                                            0.261    32.926
n3721.in[0] (.names)                                             1.014    33.940
n3721.out[0] (.names)                                            0.261    34.201
n3722.in[0] (.names)                                             1.014    35.215
n3722.out[0] (.names)                                            0.261    35.476
n3724.in[1] (.names)                                             1.014    36.490
n3724.out[0] (.names)                                            0.261    36.751
n3726.in[1] (.names)                                             1.014    37.765
n3726.out[0] (.names)                                            0.261    38.026
n3727.in[2] (.names)                                             1.014    39.039
n3727.out[0] (.names)                                            0.261    39.300
n3729.in[1] (.names)                                             1.014    40.314
n3729.out[0] (.names)                                            0.261    40.575
n3458.in[0] (.names)                                             1.014    41.589
n3458.out[0] (.names)                                            0.261    41.850
n3484.in[0] (.names)                                             1.014    42.864
n3484.out[0] (.names)                                            0.261    43.125
n3485.in[0] (.names)                                             1.014    44.139
n3485.out[0] (.names)                                            0.261    44.400
n205.in[2] (.names)                                              1.014    45.413
n205.out[0] (.names)                                             0.261    45.674
n3486.in[1] (.names)                                             1.014    46.688
n3486.out[0] (.names)                                            0.261    46.949
n3487.in[0] (.names)                                             1.014    47.963
n3487.out[0] (.names)                                            0.261    48.224
n3489.in[1] (.names)                                             1.014    49.238
n3489.out[0] (.names)                                            0.261    49.499
n3481.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3481.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n263.Q[0] (.latch clocked by pclk)
Endpoint  : n515.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n263.clk[0] (.latch)                                             1.014     1.014
n263.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n394.in[0] (.names)                                              1.014     2.070
n394.out[0] (.names)                                             0.261     2.331
n395.in[1] (.names)                                              1.014     3.344
n395.out[0] (.names)                                             0.261     3.605
n564.in[0] (.names)                                              1.014     4.619
n564.out[0] (.names)                                             0.261     4.880
n565.in[1] (.names)                                              1.014     5.894
n565.out[0] (.names)                                             0.261     6.155
n566.in[0] (.names)                                              1.014     7.169
n566.out[0] (.names)                                             0.261     7.430
n567.in[0] (.names)                                              1.014     8.444
n567.out[0] (.names)                                             0.261     8.705
n572.in[0] (.names)                                              1.014     9.719
n572.out[0] (.names)                                             0.261     9.980
n569.in[0] (.names)                                              1.014    10.993
n569.out[0] (.names)                                             0.261    11.254
n570.in[0] (.names)                                              1.014    12.268
n570.out[0] (.names)                                             0.261    12.529
n449.in[1] (.names)                                              1.014    13.543
n449.out[0] (.names)                                             0.261    13.804
n450.in[3] (.names)                                              1.014    14.818
n450.out[0] (.names)                                             0.261    15.079
n479.in[1] (.names)                                              1.014    16.093
n479.out[0] (.names)                                             0.261    16.354
n481.in[0] (.names)                                              1.014    17.367
n481.out[0] (.names)                                             0.261    17.628
n469.in[0] (.names)                                              1.014    18.642
n469.out[0] (.names)                                             0.261    18.903
n471.in[1] (.names)                                              1.014    19.917
n471.out[0] (.names)                                             0.261    20.178
n472.in[0] (.names)                                              1.014    21.192
n472.out[0] (.names)                                             0.261    21.453
n396.in[1] (.names)                                              1.014    22.467
n396.out[0] (.names)                                             0.261    22.728
n497.in[2] (.names)                                              1.014    23.742
n497.out[0] (.names)                                             0.261    24.003
n502.in[1] (.names)                                              1.014    25.016
n502.out[0] (.names)                                             0.261    25.277
n506.in[1] (.names)                                              1.014    26.291
n506.out[0] (.names)                                             0.261    26.552
n521.in[0] (.names)                                              1.014    27.566
n521.out[0] (.names)                                             0.261    27.827
n522.in[0] (.names)                                              1.014    28.841
n522.out[0] (.names)                                             0.261    29.102
n523.in[2] (.names)                                              1.014    30.116
n523.out[0] (.names)                                             0.261    30.377
n524.in[0] (.names)                                              1.014    31.390
n524.out[0] (.names)                                             0.261    31.651
n508.in[0] (.names)                                              1.014    32.665
n508.out[0] (.names)                                             0.261    32.926
n509.in[0] (.names)                                              1.014    33.940
n509.out[0] (.names)                                             0.261    34.201
n512.in[0] (.names)                                              1.014    35.215
n512.out[0] (.names)                                             0.261    35.476
n513.in[1] (.names)                                              1.014    36.490
n513.out[0] (.names)                                             0.261    36.751
n514.in[0] (.names)                                              1.014    37.765
n514.out[0] (.names)                                             0.261    38.026
n517.in[1] (.names)                                              1.014    39.039
n517.out[0] (.names)                                             0.261    39.300
n525.in[0] (.names)                                              1.014    40.314
n525.out[0] (.names)                                             0.261    40.575
n526.in[1] (.names)                                              1.014    41.589
n526.out[0] (.names)                                             0.261    41.850
n527.in[1] (.names)                                              1.014    42.864
n527.out[0] (.names)                                             0.261    43.125
n373.in[1] (.names)                                              1.014    44.139
n373.out[0] (.names)                                             0.261    44.400
n518.in[0] (.names)                                              1.014    45.413
n518.out[0] (.names)                                             0.261    45.674
n519.in[2] (.names)                                              1.014    46.688
n519.out[0] (.names)                                             0.261    46.949
n520.in[1] (.names)                                              1.014    47.963
n520.out[0] (.names)                                             0.261    48.224
n303.in[0] (.names)                                              1.014    49.238
n303.out[0] (.names)                                             0.261    49.499
n515.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n515.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n263.Q[0] (.latch clocked by pclk)
Endpoint  : n304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n263.clk[0] (.latch)                                             1.014     1.014
n263.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n394.in[0] (.names)                                              1.014     2.070
n394.out[0] (.names)                                             0.261     2.331
n395.in[1] (.names)                                              1.014     3.344
n395.out[0] (.names)                                             0.261     3.605
n564.in[0] (.names)                                              1.014     4.619
n564.out[0] (.names)                                             0.261     4.880
n565.in[1] (.names)                                              1.014     5.894
n565.out[0] (.names)                                             0.261     6.155
n566.in[0] (.names)                                              1.014     7.169
n566.out[0] (.names)                                             0.261     7.430
n567.in[0] (.names)                                              1.014     8.444
n567.out[0] (.names)                                             0.261     8.705
n572.in[0] (.names)                                              1.014     9.719
n572.out[0] (.names)                                             0.261     9.980
n569.in[0] (.names)                                              1.014    10.993
n569.out[0] (.names)                                             0.261    11.254
n570.in[0] (.names)                                              1.014    12.268
n570.out[0] (.names)                                             0.261    12.529
n449.in[1] (.names)                                              1.014    13.543
n449.out[0] (.names)                                             0.261    13.804
n450.in[3] (.names)                                              1.014    14.818
n450.out[0] (.names)                                             0.261    15.079
n479.in[1] (.names)                                              1.014    16.093
n479.out[0] (.names)                                             0.261    16.354
n481.in[0] (.names)                                              1.014    17.367
n481.out[0] (.names)                                             0.261    17.628
n469.in[0] (.names)                                              1.014    18.642
n469.out[0] (.names)                                             0.261    18.903
n471.in[1] (.names)                                              1.014    19.917
n471.out[0] (.names)                                             0.261    20.178
n472.in[0] (.names)                                              1.014    21.192
n472.out[0] (.names)                                             0.261    21.453
n396.in[1] (.names)                                              1.014    22.467
n396.out[0] (.names)                                             0.261    22.728
n497.in[2] (.names)                                              1.014    23.742
n497.out[0] (.names)                                             0.261    24.003
n502.in[1] (.names)                                              1.014    25.016
n502.out[0] (.names)                                             0.261    25.277
n506.in[1] (.names)                                              1.014    26.291
n506.out[0] (.names)                                             0.261    26.552
n521.in[0] (.names)                                              1.014    27.566
n521.out[0] (.names)                                             0.261    27.827
n522.in[0] (.names)                                              1.014    28.841
n522.out[0] (.names)                                             0.261    29.102
n523.in[2] (.names)                                              1.014    30.116
n523.out[0] (.names)                                             0.261    30.377
n524.in[0] (.names)                                              1.014    31.390
n524.out[0] (.names)                                             0.261    31.651
n508.in[0] (.names)                                              1.014    32.665
n508.out[0] (.names)                                             0.261    32.926
n509.in[0] (.names)                                              1.014    33.940
n509.out[0] (.names)                                             0.261    34.201
n512.in[0] (.names)                                              1.014    35.215
n512.out[0] (.names)                                             0.261    35.476
n513.in[1] (.names)                                              1.014    36.490
n513.out[0] (.names)                                             0.261    36.751
n514.in[0] (.names)                                              1.014    37.765
n514.out[0] (.names)                                             0.261    38.026
n517.in[1] (.names)                                              1.014    39.039
n517.out[0] (.names)                                             0.261    39.300
n525.in[0] (.names)                                              1.014    40.314
n525.out[0] (.names)                                             0.261    40.575
n526.in[1] (.names)                                              1.014    41.589
n526.out[0] (.names)                                             0.261    41.850
n527.in[1] (.names)                                              1.014    42.864
n527.out[0] (.names)                                             0.261    43.125
n373.in[1] (.names)                                              1.014    44.139
n373.out[0] (.names)                                             0.261    44.400
n518.in[0] (.names)                                              1.014    45.413
n518.out[0] (.names)                                             0.261    45.674
n519.in[2] (.names)                                              1.014    46.688
n519.out[0] (.names)                                             0.261    46.949
n520.in[1] (.names)                                              1.014    47.963
n520.out[0] (.names)                                             0.261    48.224
n303.in[0] (.names)                                              1.014    49.238
n303.out[0] (.names)                                             0.261    49.499
n304.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n304.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n2296.Q[0] (.latch clocked by pclk)
Endpoint  : n2288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2296.clk[0] (.latch)                                            1.014     1.014
n2296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2357.in[0] (.names)                                             1.014     2.070
n2357.out[0] (.names)                                            0.261     2.331
n2360.in[0] (.names)                                             1.014     3.344
n2360.out[0] (.names)                                            0.261     3.605
n2361.in[1] (.names)                                             1.014     4.619
n2361.out[0] (.names)                                            0.261     4.880
n2358.in[0] (.names)                                             1.014     5.894
n2358.out[0] (.names)                                            0.261     6.155
n2359.in[0] (.names)                                             1.014     7.169
n2359.out[0] (.names)                                            0.261     7.430
n2362.in[1] (.names)                                             1.014     8.444
n2362.out[0] (.names)                                            0.261     8.705
n2535.in[2] (.names)                                             1.014     9.719
n2535.out[0] (.names)                                            0.261     9.980
n2484.in[0] (.names)                                             1.014    10.993
n2484.out[0] (.names)                                            0.261    11.254
n2485.in[1] (.names)                                             1.014    12.268
n2485.out[0] (.names)                                            0.261    12.529
n2487.in[1] (.names)                                             1.014    13.543
n2487.out[0] (.names)                                            0.261    13.804
n2488.in[0] (.names)                                             1.014    14.818
n2488.out[0] (.names)                                            0.261    15.079
n2489.in[0] (.names)                                             1.014    16.093
n2489.out[0] (.names)                                            0.261    16.354
n2527.in[0] (.names)                                             1.014    17.367
n2527.out[0] (.names)                                            0.261    17.628
n2528.in[1] (.names)                                             1.014    18.642
n2528.out[0] (.names)                                            0.261    18.903
n2529.in[0] (.names)                                             1.014    19.917
n2529.out[0] (.names)                                            0.261    20.178
n2530.in[2] (.names)                                             1.014    21.192
n2530.out[0] (.names)                                            0.261    21.453
n2491.in[1] (.names)                                             1.014    22.467
n2491.out[0] (.names)                                            0.261    22.728
n2492.in[1] (.names)                                             1.014    23.742
n2492.out[0] (.names)                                            0.261    24.003
n2497.in[1] (.names)                                             1.014    25.016
n2497.out[0] (.names)                                            0.261    25.277
n2500.in[0] (.names)                                             1.014    26.291
n2500.out[0] (.names)                                            0.261    26.552
n2501.in[0] (.names)                                             1.014    27.566
n2501.out[0] (.names)                                            0.261    27.827
n2507.in[3] (.names)                                             1.014    28.841
n2507.out[0] (.names)                                            0.261    29.102
n2508.in[0] (.names)                                             1.014    30.116
n2508.out[0] (.names)                                            0.261    30.377
n2509.in[0] (.names)                                             1.014    31.390
n2509.out[0] (.names)                                            0.261    31.651
n2510.in[0] (.names)                                             1.014    32.665
n2510.out[0] (.names)                                            0.261    32.926
n2511.in[0] (.names)                                             1.014    33.940
n2511.out[0] (.names)                                            0.261    34.201
n2512.in[0] (.names)                                             1.014    35.215
n2512.out[0] (.names)                                            0.261    35.476
n2513.in[0] (.names)                                             1.014    36.490
n2513.out[0] (.names)                                            0.261    36.751
n2514.in[2] (.names)                                             1.014    37.765
n2514.out[0] (.names)                                            0.261    38.026
n2265.in[0] (.names)                                             1.014    39.039
n2265.out[0] (.names)                                            0.261    39.300
n2515.in[0] (.names)                                             1.014    40.314
n2515.out[0] (.names)                                            0.261    40.575
n2273.in[1] (.names)                                             1.014    41.589
n2273.out[0] (.names)                                            0.261    41.850
n2494.in[1] (.names)                                             1.014    42.864
n2494.out[0] (.names)                                            0.261    43.125
n2520.in[0] (.names)                                             1.014    44.139
n2520.out[0] (.names)                                            0.261    44.400
n2521.in[0] (.names)                                             1.014    45.413
n2521.out[0] (.names)                                            0.261    45.674
n2522.in[1] (.names)                                             1.014    46.688
n2522.out[0] (.names)                                            0.261    46.949
n2279.in[0] (.names)                                             1.014    47.963
n2279.out[0] (.names)                                            0.261    48.224
n2287.in[0] (.names)                                             1.014    49.238
n2287.out[0] (.names)                                            0.261    49.499
n2288.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2288.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n1898.Q[0] (.latch clocked by pclk)
Endpoint  : n6731.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1898.clk[0] (.latch)                                            1.014     1.014
n1898.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1172.in[0] (.names)                                             1.014     2.070
n1172.out[0] (.names)                                            0.261     2.331
n6451.in[1] (.names)                                             1.014     3.344
n6451.out[0] (.names)                                            0.261     3.605
n6452.in[0] (.names)                                             1.014     4.619
n6452.out[0] (.names)                                            0.261     4.880
n6453.in[0] (.names)                                             1.014     5.894
n6453.out[0] (.names)                                            0.261     6.155
n6454.in[0] (.names)                                             1.014     7.169
n6454.out[0] (.names)                                            0.261     7.430
n6456.in[1] (.names)                                             1.014     8.444
n6456.out[0] (.names)                                            0.261     8.705
n6457.in[0] (.names)                                             1.014     9.719
n6457.out[0] (.names)                                            0.261     9.980
n6458.in[0] (.names)                                             1.014    10.993
n6458.out[0] (.names)                                            0.261    11.254
n6459.in[0] (.names)                                             1.014    12.268
n6459.out[0] (.names)                                            0.261    12.529
n6460.in[1] (.names)                                             1.014    13.543
n6460.out[0] (.names)                                            0.261    13.804
n6461.in[2] (.names)                                             1.014    14.818
n6461.out[0] (.names)                                            0.261    15.079
n6462.in[0] (.names)                                             1.014    16.093
n6462.out[0] (.names)                                            0.261    16.354
n6464.in[2] (.names)                                             1.014    17.367
n6464.out[0] (.names)                                            0.261    17.628
n6434.in[0] (.names)                                             1.014    18.642
n6434.out[0] (.names)                                            0.261    18.903
n6509.in[0] (.names)                                             1.014    19.917
n6509.out[0] (.names)                                            0.261    20.178
n6505.in[1] (.names)                                             1.014    21.192
n6505.out[0] (.names)                                            0.261    21.453
n6497.in[0] (.names)                                             1.014    22.467
n6497.out[0] (.names)                                            0.261    22.728
n6517.in[1] (.names)                                             1.014    23.742
n6517.out[0] (.names)                                            0.261    24.003
n6518.in[0] (.names)                                             1.014    25.016
n6518.out[0] (.names)                                            0.261    25.277
n6519.in[0] (.names)                                             1.014    26.291
n6519.out[0] (.names)                                            0.261    26.552
n6520.in[3] (.names)                                             1.014    27.566
n6520.out[0] (.names)                                            0.261    27.827
n6521.in[1] (.names)                                             1.014    28.841
n6521.out[0] (.names)                                            0.261    29.102
n6522.in[0] (.names)                                             1.014    30.116
n6522.out[0] (.names)                                            0.261    30.377
n6523.in[0] (.names)                                             1.014    31.390
n6523.out[0] (.names)                                            0.261    31.651
n6524.in[0] (.names)                                             1.014    32.665
n6524.out[0] (.names)                                            0.261    32.926
n6529.in[2] (.names)                                             1.014    33.940
n6529.out[0] (.names)                                            0.261    34.201
n6531.in[1] (.names)                                             1.014    35.215
n6531.out[0] (.names)                                            0.261    35.476
n6619.in[0] (.names)                                             1.014    36.490
n6619.out[0] (.names)                                            0.261    36.751
n6715.in[2] (.names)                                             1.014    37.765
n6715.out[0] (.names)                                            0.261    38.026
n6717.in[0] (.names)                                             1.014    39.039
n6717.out[0] (.names)                                            0.261    39.300
n6718.in[0] (.names)                                             1.014    40.314
n6718.out[0] (.names)                                            0.261    40.575
n6719.in[1] (.names)                                             1.014    41.589
n6719.out[0] (.names)                                            0.261    41.850
n6720.in[1] (.names)                                             1.014    42.864
n6720.out[0] (.names)                                            0.261    43.125
n6721.in[1] (.names)                                             1.014    44.139
n6721.out[0] (.names)                                            0.261    44.400
n6722.in[0] (.names)                                             1.014    45.413
n6722.out[0] (.names)                                            0.261    45.674
n6723.in[0] (.names)                                             1.014    46.688
n6723.out[0] (.names)                                            0.261    46.949
n6727.in[0] (.names)                                             1.014    47.963
n6727.out[0] (.names)                                            0.261    48.224
n6730.in[2] (.names)                                             1.014    49.238
n6730.out[0] (.names)                                            0.261    49.499
n6731.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6731.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n122.Q[0] (.latch clocked by pclk)
Endpoint  : n308.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n122.clk[0] (.latch)                                             1.014     1.014
n122.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n803.in[0] (.names)                                              1.014     2.070
n803.out[0] (.names)                                             0.261     2.331
n801.in[0] (.names)                                              1.014     3.344
n801.out[0] (.names)                                             0.261     3.605
n804.in[1] (.names)                                              1.014     4.619
n804.out[0] (.names)                                             0.261     4.880
n797.in[0] (.names)                                              1.014     5.894
n797.out[0] (.names)                                             0.261     6.155
n800.in[0] (.names)                                              1.014     7.169
n800.out[0] (.names)                                             0.261     7.430
n802.in[3] (.names)                                              1.014     8.444
n802.out[0] (.names)                                             0.261     8.705
n807.in[0] (.names)                                              1.014     9.719
n807.out[0] (.names)                                             0.261     9.980
n809.in[1] (.names)                                              1.014    10.993
n809.out[0] (.names)                                             0.261    11.254
n810.in[1] (.names)                                              1.014    12.268
n810.out[0] (.names)                                             0.261    12.529
n811.in[1] (.names)                                              1.014    13.543
n811.out[0] (.names)                                             0.261    13.804
n812.in[0] (.names)                                              1.014    14.818
n812.out[0] (.names)                                             0.261    15.079
n813.in[0] (.names)                                              1.014    16.093
n813.out[0] (.names)                                             0.261    16.354
n814.in[0] (.names)                                              1.014    17.367
n814.out[0] (.names)                                             0.261    17.628
n818.in[3] (.names)                                              1.014    18.642
n818.out[0] (.names)                                             0.261    18.903
n815.in[1] (.names)                                              1.014    19.917
n815.out[0] (.names)                                             0.261    20.178
n816.in[0] (.names)                                              1.014    21.192
n816.out[0] (.names)                                             0.261    21.453
n817.in[1] (.names)                                              1.014    22.467
n817.out[0] (.names)                                             0.261    22.728
n823.in[0] (.names)                                              1.014    23.742
n823.out[0] (.names)                                             0.261    24.003
n402.in[0] (.names)                                              1.014    25.016
n402.out[0] (.names)                                             0.261    25.277
n403.in[1] (.names)                                              1.014    26.291
n403.out[0] (.names)                                             0.261    26.552
n411.in[2] (.names)                                              1.014    27.566
n411.out[0] (.names)                                             0.261    27.827
n412.in[0] (.names)                                              1.014    28.841
n412.out[0] (.names)                                             0.261    29.102
n413.in[0] (.names)                                              1.014    30.116
n413.out[0] (.names)                                             0.261    30.377
n404.in[1] (.names)                                              1.014    31.390
n404.out[0] (.names)                                             0.261    31.651
n407.in[0] (.names)                                              1.014    32.665
n407.out[0] (.names)                                             0.261    32.926
n408.in[2] (.names)                                              1.014    33.940
n408.out[0] (.names)                                             0.261    34.201
n416.in[1] (.names)                                              1.014    35.215
n416.out[0] (.names)                                             0.261    35.476
n417.in[0] (.names)                                              1.014    36.490
n417.out[0] (.names)                                             0.261    36.751
n418.in[0] (.names)                                              1.014    37.765
n418.out[0] (.names)                                             0.261    38.026
n420.in[1] (.names)                                              1.014    39.039
n420.out[0] (.names)                                             0.261    39.300
n421.in[0] (.names)                                              1.014    40.314
n421.out[0] (.names)                                             0.261    40.575
n422.in[1] (.names)                                              1.014    41.589
n422.out[0] (.names)                                             0.261    41.850
n424.in[0] (.names)                                              1.014    42.864
n424.out[0] (.names)                                             0.261    43.125
n311.in[0] (.names)                                              1.014    44.139
n311.out[0] (.names)                                             0.261    44.400
n426.in[2] (.names)                                              1.014    45.413
n426.out[0] (.names)                                             0.261    45.674
n427.in[2] (.names)                                              1.014    46.688
n427.out[0] (.names)                                             0.261    46.949
n428.in[3] (.names)                                              1.014    47.963
n428.out[0] (.names)                                             0.261    48.224
n307.in[1] (.names)                                              1.014    49.238
n307.out[0] (.names)                                             0.261    49.499
n308.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n308.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n188.Q[0] (.latch clocked by pclk)
Endpoint  : n1707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n188.clk[0] (.latch)                                             1.014     1.014
n188.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1568.in[1] (.names)                                             1.014     2.070
n1568.out[0] (.names)                                            0.261     2.331
n1569.in[0] (.names)                                             1.014     3.344
n1569.out[0] (.names)                                            0.261     3.605
n1570.in[1] (.names)                                             1.014     4.619
n1570.out[0] (.names)                                            0.261     4.880
n1571.in[0] (.names)                                             1.014     5.894
n1571.out[0] (.names)                                            0.261     6.155
n1572.in[0] (.names)                                             1.014     7.169
n1572.out[0] (.names)                                            0.261     7.430
n1564.in[0] (.names)                                             1.014     8.444
n1564.out[0] (.names)                                            0.261     8.705
n1546.in[2] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1669.in[0] (.names)                                             1.014    10.993
n1669.out[0] (.names)                                            0.261    11.254
n1671.in[1] (.names)                                             1.014    12.268
n1671.out[0] (.names)                                            0.261    12.529
n1674.in[0] (.names)                                             1.014    13.543
n1674.out[0] (.names)                                            0.261    13.804
n1580.in[1] (.names)                                             1.014    14.818
n1580.out[0] (.names)                                            0.261    15.079
n1666.in[0] (.names)                                             1.014    16.093
n1666.out[0] (.names)                                            0.261    16.354
n1622.in[1] (.names)                                             1.014    17.367
n1622.out[0] (.names)                                            0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n1624.in[0] (.names)                                             1.014    19.917
n1624.out[0] (.names)                                            0.261    20.178
n1625.in[0] (.names)                                             1.014    21.192
n1625.out[0] (.names)                                            0.261    21.453
n1626.in[2] (.names)                                             1.014    22.467
n1626.out[0] (.names)                                            0.261    22.728
n1627.in[0] (.names)                                             1.014    23.742
n1627.out[0] (.names)                                            0.261    24.003
n1551.in[0] (.names)                                             1.014    25.016
n1551.out[0] (.names)                                            0.261    25.277
n193.in[2] (.names)                                              1.014    26.291
n193.out[0] (.names)                                             0.261    26.552
n3271.in[0] (.names)                                             1.014    27.566
n3271.out[0] (.names)                                            0.261    27.827
n3272.in[1] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n3273.in[0] (.names)                                             1.014    30.116
n3273.out[0] (.names)                                            0.261    30.377
n3274.in[1] (.names)                                             1.014    31.390
n3274.out[0] (.names)                                            0.261    31.651
n3275.in[1] (.names)                                             1.014    32.665
n3275.out[0] (.names)                                            0.261    32.926
n3278.in[0] (.names)                                             1.014    33.940
n3278.out[0] (.names)                                            0.261    34.201
n3280.in[1] (.names)                                             1.014    35.215
n3280.out[0] (.names)                                            0.261    35.476
n3282.in[0] (.names)                                             1.014    36.490
n3282.out[0] (.names)                                            0.261    36.751
n3283.in[0] (.names)                                             1.014    37.765
n3283.out[0] (.names)                                            0.261    38.026
n3286.in[3] (.names)                                             1.014    39.039
n3286.out[0] (.names)                                            0.261    39.300
n3288.in[0] (.names)                                             1.014    40.314
n3288.out[0] (.names)                                            0.261    40.575
n3290.in[0] (.names)                                             1.014    41.589
n3290.out[0] (.names)                                            0.261    41.850
n3291.in[0] (.names)                                             1.014    42.864
n3291.out[0] (.names)                                            0.261    43.125
n3292.in[0] (.names)                                             1.014    44.139
n3292.out[0] (.names)                                            0.261    44.400
n3293.in[0] (.names)                                             1.014    45.413
n3293.out[0] (.names)                                            0.261    45.674
n3296.in[1] (.names)                                             1.014    46.688
n3296.out[0] (.names)                                            0.261    46.949
n3300.in[1] (.names)                                             1.014    47.963
n3300.out[0] (.names)                                            0.261    48.224
n1706.in[1] (.names)                                             1.014    49.238
n1706.out[0] (.names)                                            0.261    49.499
n1707.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1707.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n1070.Q[0] (.latch clocked by pclk)
Endpoint  : n350.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1070.clk[0] (.latch)                                            1.014     1.014
n1070.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1071.in[0] (.names)                                             1.014     2.070
n1071.out[0] (.names)                                            0.261     2.331
n1068.in[0] (.names)                                             1.014     3.344
n1068.out[0] (.names)                                            0.261     3.605
n1009.in[0] (.names)                                             1.014     4.619
n1009.out[0] (.names)                                            0.261     4.880
n1072.in[1] (.names)                                             1.014     5.894
n1072.out[0] (.names)                                            0.261     6.155
n1073.in[1] (.names)                                             1.014     7.169
n1073.out[0] (.names)                                            0.261     7.430
n1074.in[0] (.names)                                             1.014     8.444
n1074.out[0] (.names)                                            0.261     8.705
n1076.in[1] (.names)                                             1.014     9.719
n1076.out[0] (.names)                                            0.261     9.980
n1077.in[0] (.names)                                             1.014    10.993
n1077.out[0] (.names)                                            0.261    11.254
n1078.in[0] (.names)                                             1.014    12.268
n1078.out[0] (.names)                                            0.261    12.529
n1026.in[3] (.names)                                             1.014    13.543
n1026.out[0] (.names)                                            0.261    13.804
n1017.in[1] (.names)                                             1.014    14.818
n1017.out[0] (.names)                                            0.261    15.079
n1018.in[3] (.names)                                             1.014    16.093
n1018.out[0] (.names)                                            0.261    16.354
n1019.in[0] (.names)                                             1.014    17.367
n1019.out[0] (.names)                                            0.261    17.628
n1020.in[0] (.names)                                             1.014    18.642
n1020.out[0] (.names)                                            0.261    18.903
n587.in[0] (.names)                                              1.014    19.917
n587.out[0] (.names)                                             0.261    20.178
n735.in[0] (.names)                                              1.014    21.192
n735.out[0] (.names)                                             0.261    21.453
n737.in[0] (.names)                                              1.014    22.467
n737.out[0] (.names)                                             0.261    22.728
n739.in[0] (.names)                                              1.014    23.742
n739.out[0] (.names)                                             0.261    24.003
n741.in[1] (.names)                                              1.014    25.016
n741.out[0] (.names)                                             0.261    25.277
n964.in[1] (.names)                                              1.014    26.291
n964.out[0] (.names)                                             0.261    26.552
n969.in[3] (.names)                                              1.014    27.566
n969.out[0] (.names)                                             0.261    27.827
n971.in[1] (.names)                                              1.014    28.841
n971.out[0] (.names)                                             0.261    29.102
n965.in[0] (.names)                                              1.014    30.116
n965.out[0] (.names)                                             0.261    30.377
n966.in[0] (.names)                                              1.014    31.390
n966.out[0] (.names)                                             0.261    31.651
n967.in[1] (.names)                                              1.014    32.665
n967.out[0] (.names)                                             0.261    32.926
n972.in[2] (.names)                                              1.014    33.940
n972.out[0] (.names)                                             0.261    34.201
n974.in[0] (.names)                                              1.014    35.215
n974.out[0] (.names)                                             0.261    35.476
n955.in[0] (.names)                                              1.014    36.490
n955.out[0] (.names)                                             0.261    36.751
n954.in[0] (.names)                                              1.014    37.765
n954.out[0] (.names)                                             0.261    38.026
n956.in[2] (.names)                                              1.014    39.039
n956.out[0] (.names)                                             0.261    39.300
n982.in[2] (.names)                                              1.014    40.314
n982.out[0] (.names)                                             0.261    40.575
n309.in[1] (.names)                                              1.014    41.589
n309.out[0] (.names)                                             0.261    41.850
n989.in[3] (.names)                                              1.014    42.864
n989.out[0] (.names)                                             0.261    43.125
n990.in[1] (.names)                                              1.014    44.139
n990.out[0] (.names)                                             0.261    44.400
n991.in[3] (.names)                                              1.014    45.413
n991.out[0] (.names)                                             0.261    45.674
n975.in[1] (.names)                                              1.014    46.688
n975.out[0] (.names)                                             0.261    46.949
n992.in[0] (.names)                                              1.014    47.963
n992.out[0] (.names)                                             0.261    48.224
n349.in[1] (.names)                                              1.014    49.238
n349.out[0] (.names)                                             0.261    49.499
n350.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n350.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n1070.Q[0] (.latch clocked by pclk)
Endpoint  : n300.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1070.clk[0] (.latch)                                            1.014     1.014
n1070.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1071.in[0] (.names)                                             1.014     2.070
n1071.out[0] (.names)                                            0.261     2.331
n1068.in[0] (.names)                                             1.014     3.344
n1068.out[0] (.names)                                            0.261     3.605
n1009.in[0] (.names)                                             1.014     4.619
n1009.out[0] (.names)                                            0.261     4.880
n1072.in[1] (.names)                                             1.014     5.894
n1072.out[0] (.names)                                            0.261     6.155
n1073.in[1] (.names)                                             1.014     7.169
n1073.out[0] (.names)                                            0.261     7.430
n1074.in[0] (.names)                                             1.014     8.444
n1074.out[0] (.names)                                            0.261     8.705
n1076.in[1] (.names)                                             1.014     9.719
n1076.out[0] (.names)                                            0.261     9.980
n1077.in[0] (.names)                                             1.014    10.993
n1077.out[0] (.names)                                            0.261    11.254
n1078.in[0] (.names)                                             1.014    12.268
n1078.out[0] (.names)                                            0.261    12.529
n1026.in[3] (.names)                                             1.014    13.543
n1026.out[0] (.names)                                            0.261    13.804
n1017.in[1] (.names)                                             1.014    14.818
n1017.out[0] (.names)                                            0.261    15.079
n1018.in[3] (.names)                                             1.014    16.093
n1018.out[0] (.names)                                            0.261    16.354
n1019.in[0] (.names)                                             1.014    17.367
n1019.out[0] (.names)                                            0.261    17.628
n1020.in[0] (.names)                                             1.014    18.642
n1020.out[0] (.names)                                            0.261    18.903
n587.in[0] (.names)                                              1.014    19.917
n587.out[0] (.names)                                             0.261    20.178
n671.in[1] (.names)                                              1.014    21.192
n671.out[0] (.names)                                             0.261    21.453
n687.in[0] (.names)                                              1.014    22.467
n687.out[0] (.names)                                             0.261    22.728
n688.in[2] (.names)                                              1.014    23.742
n688.out[0] (.names)                                             0.261    24.003
n689.in[1] (.names)                                              1.014    25.016
n689.out[0] (.names)                                             0.261    25.277
n690.in[3] (.names)                                              1.014    26.291
n690.out[0] (.names)                                             0.261    26.552
n691.in[1] (.names)                                              1.014    27.566
n691.out[0] (.names)                                             0.261    27.827
n692.in[0] (.names)                                              1.014    28.841
n692.out[0] (.names)                                             0.261    29.102
n693.in[0] (.names)                                              1.014    30.116
n693.out[0] (.names)                                             0.261    30.377
n357.in[0] (.names)                                              1.014    31.390
n357.out[0] (.names)                                             0.261    31.651
n694.in[0] (.names)                                              1.014    32.665
n694.out[0] (.names)                                             0.261    32.926
n1034.in[2] (.names)                                             1.014    33.940
n1034.out[0] (.names)                                            0.261    34.201
n1035.in[1] (.names)                                             1.014    35.215
n1035.out[0] (.names)                                            0.261    35.476
n1044.in[2] (.names)                                             1.014    36.490
n1044.out[0] (.names)                                            0.261    36.751
n1045.in[1] (.names)                                             1.014    37.765
n1045.out[0] (.names)                                            0.261    38.026
n1047.in[2] (.names)                                             1.014    39.039
n1047.out[0] (.names)                                            0.261    39.300
n1048.in[0] (.names)                                             1.014    40.314
n1048.out[0] (.names)                                            0.261    40.575
n1052.in[3] (.names)                                             1.014    41.589
n1052.out[0] (.names)                                            0.261    41.850
n1054.in[1] (.names)                                             1.014    42.864
n1054.out[0] (.names)                                            0.261    43.125
n1056.in[1] (.names)                                             1.014    44.139
n1056.out[0] (.names)                                            0.261    44.400
n1057.in[0] (.names)                                             1.014    45.413
n1057.out[0] (.names)                                            0.261    45.674
n1058.in[0] (.names)                                             1.014    46.688
n1058.out[0] (.names)                                            0.261    46.949
n329.in[0] (.names)                                              1.014    47.963
n329.out[0] (.names)                                             0.261    48.224
n299.in[1] (.names)                                              1.014    49.238
n299.out[0] (.names)                                             0.261    49.499
n300.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n300.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n216.Q[0] (.latch clocked by pclk)
Endpoint  : n5890.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n216.clk[0] (.latch)                                             1.014     1.014
n216.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7033.in[0] (.names)                                             1.014     2.070
n7033.out[0] (.names)                                            0.261     2.331
n7034.in[0] (.names)                                             1.014     3.344
n7034.out[0] (.names)                                            0.261     3.605
n7035.in[1] (.names)                                             1.014     4.619
n7035.out[0] (.names)                                            0.261     4.880
n7036.in[0] (.names)                                             1.014     5.894
n7036.out[0] (.names)                                            0.261     6.155
n7037.in[0] (.names)                                             1.014     7.169
n7037.out[0] (.names)                                            0.261     7.430
n7043.in[0] (.names)                                             1.014     8.444
n7043.out[0] (.names)                                            0.261     8.705
n7038.in[1] (.names)                                             1.014     9.719
n7038.out[0] (.names)                                            0.261     9.980
n7039.in[0] (.names)                                             1.014    10.993
n7039.out[0] (.names)                                            0.261    11.254
n7040.in[0] (.names)                                             1.014    12.268
n7040.out[0] (.names)                                            0.261    12.529
n7041.in[1] (.names)                                             1.014    13.543
n7041.out[0] (.names)                                            0.261    13.804
n7042.in[0] (.names)                                             1.014    14.818
n7042.out[0] (.names)                                            0.261    15.079
n7045.in[0] (.names)                                             1.014    16.093
n7045.out[0] (.names)                                            0.261    16.354
n6987.in[2] (.names)                                             1.014    17.367
n6987.out[0] (.names)                                            0.261    17.628
n6988.in[2] (.names)                                             1.014    18.642
n6988.out[0] (.names)                                            0.261    18.903
n6995.in[1] (.names)                                             1.014    19.917
n6995.out[0] (.names)                                            0.261    20.178
n6996.in[2] (.names)                                             1.014    21.192
n6996.out[0] (.names)                                            0.261    21.453
n6999.in[0] (.names)                                             1.014    22.467
n6999.out[0] (.names)                                            0.261    22.728
n6630.in[0] (.names)                                             1.014    23.742
n6630.out[0] (.names)                                            0.261    24.003
n6640.in[0] (.names)                                             1.014    25.016
n6640.out[0] (.names)                                            0.261    25.277
n6644.in[1] (.names)                                             1.014    26.291
n6644.out[0] (.names)                                            0.261    26.552
n6646.in[0] (.names)                                             1.014    27.566
n6646.out[0] (.names)                                            0.261    27.827
n6641.in[2] (.names)                                             1.014    28.841
n6641.out[0] (.names)                                            0.261    29.102
n6642.in[1] (.names)                                             1.014    30.116
n6642.out[0] (.names)                                            0.261    30.377
n6670.in[1] (.names)                                             1.014    31.390
n6670.out[0] (.names)                                            0.261    31.651
n6672.in[1] (.names)                                             1.014    32.665
n6672.out[0] (.names)                                            0.261    32.926
n6673.in[0] (.names)                                             1.014    33.940
n6673.out[0] (.names)                                            0.261    34.201
n6674.in[0] (.names)                                             1.014    35.215
n6674.out[0] (.names)                                            0.261    35.476
n6658.in[0] (.names)                                             1.014    36.490
n6658.out[0] (.names)                                            0.261    36.751
n6655.in[1] (.names)                                             1.014    37.765
n6655.out[0] (.names)                                            0.261    38.026
n6656.in[0] (.names)                                             1.014    39.039
n6656.out[0] (.names)                                            0.261    39.300
n6657.in[0] (.names)                                             1.014    40.314
n6657.out[0] (.names)                                            0.261    40.575
n6659.in[2] (.names)                                             1.014    41.589
n6659.out[0] (.names)                                            0.261    41.850
n6660.in[0] (.names)                                             1.014    42.864
n6660.out[0] (.names)                                            0.261    43.125
n6661.in[0] (.names)                                             1.014    44.139
n6661.out[0] (.names)                                            0.261    44.400
n6662.in[1] (.names)                                             1.014    45.413
n6662.out[0] (.names)                                            0.261    45.674
n6663.in[0] (.names)                                             1.014    46.688
n6663.out[0] (.names)                                            0.261    46.949
n6664.in[0] (.names)                                             1.014    47.963
n6664.out[0] (.names)                                            0.261    48.224
n5889.in[0] (.names)                                             1.014    49.238
n5889.out[0] (.names)                                            0.261    49.499
n5890.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5890.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n216.Q[0] (.latch clocked by pclk)
Endpoint  : n5878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n216.clk[0] (.latch)                                             1.014     1.014
n216.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7033.in[0] (.names)                                             1.014     2.070
n7033.out[0] (.names)                                            0.261     2.331
n7034.in[0] (.names)                                             1.014     3.344
n7034.out[0] (.names)                                            0.261     3.605
n7035.in[1] (.names)                                             1.014     4.619
n7035.out[0] (.names)                                            0.261     4.880
n7036.in[0] (.names)                                             1.014     5.894
n7036.out[0] (.names)                                            0.261     6.155
n7037.in[0] (.names)                                             1.014     7.169
n7037.out[0] (.names)                                            0.261     7.430
n7043.in[0] (.names)                                             1.014     8.444
n7043.out[0] (.names)                                            0.261     8.705
n7038.in[1] (.names)                                             1.014     9.719
n7038.out[0] (.names)                                            0.261     9.980
n7039.in[0] (.names)                                             1.014    10.993
n7039.out[0] (.names)                                            0.261    11.254
n7040.in[0] (.names)                                             1.014    12.268
n7040.out[0] (.names)                                            0.261    12.529
n7041.in[1] (.names)                                             1.014    13.543
n7041.out[0] (.names)                                            0.261    13.804
n7042.in[0] (.names)                                             1.014    14.818
n7042.out[0] (.names)                                            0.261    15.079
n7045.in[0] (.names)                                             1.014    16.093
n7045.out[0] (.names)                                            0.261    16.354
n6987.in[2] (.names)                                             1.014    17.367
n6987.out[0] (.names)                                            0.261    17.628
n6988.in[2] (.names)                                             1.014    18.642
n6988.out[0] (.names)                                            0.261    18.903
n6995.in[1] (.names)                                             1.014    19.917
n6995.out[0] (.names)                                            0.261    20.178
n6996.in[2] (.names)                                             1.014    21.192
n6996.out[0] (.names)                                            0.261    21.453
n6999.in[0] (.names)                                             1.014    22.467
n6999.out[0] (.names)                                            0.261    22.728
n6630.in[0] (.names)                                             1.014    23.742
n6630.out[0] (.names)                                            0.261    24.003
n6640.in[0] (.names)                                             1.014    25.016
n6640.out[0] (.names)                                            0.261    25.277
n6644.in[1] (.names)                                             1.014    26.291
n6644.out[0] (.names)                                            0.261    26.552
n6646.in[0] (.names)                                             1.014    27.566
n6646.out[0] (.names)                                            0.261    27.827
n6641.in[2] (.names)                                             1.014    28.841
n6641.out[0] (.names)                                            0.261    29.102
n6642.in[1] (.names)                                             1.014    30.116
n6642.out[0] (.names)                                            0.261    30.377
n6670.in[1] (.names)                                             1.014    31.390
n6670.out[0] (.names)                                            0.261    31.651
n6672.in[1] (.names)                                             1.014    32.665
n6672.out[0] (.names)                                            0.261    32.926
n6673.in[0] (.names)                                             1.014    33.940
n6673.out[0] (.names)                                            0.261    34.201
n6674.in[0] (.names)                                             1.014    35.215
n6674.out[0] (.names)                                            0.261    35.476
n6658.in[0] (.names)                                             1.014    36.490
n6658.out[0] (.names)                                            0.261    36.751
n6655.in[1] (.names)                                             1.014    37.765
n6655.out[0] (.names)                                            0.261    38.026
n6656.in[0] (.names)                                             1.014    39.039
n6656.out[0] (.names)                                            0.261    39.300
n6657.in[0] (.names)                                             1.014    40.314
n6657.out[0] (.names)                                            0.261    40.575
n6659.in[2] (.names)                                             1.014    41.589
n6659.out[0] (.names)                                            0.261    41.850
n6660.in[0] (.names)                                             1.014    42.864
n6660.out[0] (.names)                                            0.261    43.125
n6661.in[0] (.names)                                             1.014    44.139
n6661.out[0] (.names)                                            0.261    44.400
n6662.in[1] (.names)                                             1.014    45.413
n6662.out[0] (.names)                                            0.261    45.674
n6663.in[0] (.names)                                             1.014    46.688
n6663.out[0] (.names)                                            0.261    46.949
n6664.in[0] (.names)                                             1.014    47.963
n6664.out[0] (.names)                                            0.261    48.224
n5877.in[0] (.names)                                             1.014    49.238
n5877.out[0] (.names)                                            0.261    49.499
n5878.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5878.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n5562.Q[0] (.latch clocked by pclk)
Endpoint  : n4884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5562.clk[0] (.latch)                                            1.014     1.014
n5562.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5563.in[0] (.names)                                             1.014     2.070
n5563.out[0] (.names)                                            0.261     2.331
n5564.in[2] (.names)                                             1.014     3.344
n5564.out[0] (.names)                                            0.261     3.605
n5565.in[1] (.names)                                             1.014     4.619
n5565.out[0] (.names)                                            0.261     4.880
n5566.in[1] (.names)                                             1.014     5.894
n5566.out[0] (.names)                                            0.261     6.155
n5567.in[0] (.names)                                             1.014     7.169
n5567.out[0] (.names)                                            0.261     7.430
n5669.in[0] (.names)                                             1.014     8.444
n5669.out[0] (.names)                                            0.261     8.705
n5670.in[0] (.names)                                             1.014     9.719
n5670.out[0] (.names)                                            0.261     9.980
n5671.in[2] (.names)                                             1.014    10.993
n5671.out[0] (.names)                                            0.261    11.254
n5673.in[0] (.names)                                             1.014    12.268
n5673.out[0] (.names)                                            0.261    12.529
n5674.in[1] (.names)                                             1.014    13.543
n5674.out[0] (.names)                                            0.261    13.804
n5676.in[0] (.names)                                             1.014    14.818
n5676.out[0] (.names)                                            0.261    15.079
n5677.in[1] (.names)                                             1.014    16.093
n5677.out[0] (.names)                                            0.261    16.354
n5678.in[0] (.names)                                             1.014    17.367
n5678.out[0] (.names)                                            0.261    17.628
n5680.in[1] (.names)                                             1.014    18.642
n5680.out[0] (.names)                                            0.261    18.903
n5683.in[0] (.names)                                             1.014    19.917
n5683.out[0] (.names)                                            0.261    20.178
n5634.in[0] (.names)                                             1.014    21.192
n5634.out[0] (.names)                                            0.261    21.453
n5597.in[0] (.names)                                             1.014    22.467
n5597.out[0] (.names)                                            0.261    22.728
n5596.in[2] (.names)                                             1.014    23.742
n5596.out[0] (.names)                                            0.261    24.003
n5599.in[1] (.names)                                             1.014    25.016
n5599.out[0] (.names)                                            0.261    25.277
n5608.in[1] (.names)                                             1.014    26.291
n5608.out[0] (.names)                                            0.261    26.552
n5610.in[2] (.names)                                             1.014    27.566
n5610.out[0] (.names)                                            0.261    27.827
n5611.in[0] (.names)                                             1.014    28.841
n5611.out[0] (.names)                                            0.261    29.102
n5612.in[1] (.names)                                             1.014    30.116
n5612.out[0] (.names)                                            0.261    30.377
n5613.in[0] (.names)                                             1.014    31.390
n5613.out[0] (.names)                                            0.261    31.651
n5614.in[0] (.names)                                             1.014    32.665
n5614.out[0] (.names)                                            0.261    32.926
n5616.in[0] (.names)                                             1.014    33.940
n5616.out[0] (.names)                                            0.261    34.201
n5617.in[0] (.names)                                             1.014    35.215
n5617.out[0] (.names)                                            0.261    35.476
n5622.in[1] (.names)                                             1.014    36.490
n5622.out[0] (.names)                                            0.261    36.751
n5623.in[1] (.names)                                             1.014    37.765
n5623.out[0] (.names)                                            0.261    38.026
n5624.in[0] (.names)                                             1.014    39.039
n5624.out[0] (.names)                                            0.261    39.300
n5625.in[0] (.names)                                             1.014    40.314
n5625.out[0] (.names)                                            0.261    40.575
n5626.in[0] (.names)                                             1.014    41.589
n5626.out[0] (.names)                                            0.261    41.850
n5627.in[0] (.names)                                             1.014    42.864
n5627.out[0] (.names)                                            0.261    43.125
n5628.in[0] (.names)                                             1.014    44.139
n5628.out[0] (.names)                                            0.261    44.400
n217.in[0] (.names)                                              1.014    45.413
n217.out[0] (.names)                                             0.261    45.674
n5629.in[0] (.names)                                             1.014    46.688
n5629.out[0] (.names)                                            0.261    46.949
n4881.in[2] (.names)                                             1.014    47.963
n4881.out[0] (.names)                                            0.261    48.224
n4883.in[0] (.names)                                             1.014    49.238
n4883.out[0] (.names)                                            0.261    49.499
n4884.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4884.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n8644.Q[0] (.latch clocked by pclk)
Endpoint  : n8820.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8644.clk[0] (.latch)                                            1.014     1.014
n8644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9224.in[0] (.names)                                             1.014     2.070
n9224.out[0] (.names)                                            0.261     2.331
n9225.in[2] (.names)                                             1.014     3.344
n9225.out[0] (.names)                                            0.261     3.605
n9226.in[0] (.names)                                             1.014     4.619
n9226.out[0] (.names)                                            0.261     4.880
n9227.in[0] (.names)                                             1.014     5.894
n9227.out[0] (.names)                                            0.261     6.155
n9228.in[0] (.names)                                             1.014     7.169
n9228.out[0] (.names)                                            0.261     7.430
n9229.in[0] (.names)                                             1.014     8.444
n9229.out[0] (.names)                                            0.261     8.705
n9230.in[1] (.names)                                             1.014     9.719
n9230.out[0] (.names)                                            0.261     9.980
n9276.in[2] (.names)                                             1.014    10.993
n9276.out[0] (.names)                                            0.261    11.254
n9277.in[3] (.names)                                             1.014    12.268
n9277.out[0] (.names)                                            0.261    12.529
n9280.in[1] (.names)                                             1.014    13.543
n9280.out[0] (.names)                                            0.261    13.804
n9282.in[0] (.names)                                             1.014    14.818
n9282.out[0] (.names)                                            0.261    15.079
n9285.in[1] (.names)                                             1.014    16.093
n9285.out[0] (.names)                                            0.261    16.354
n9284.in[0] (.names)                                             1.014    17.367
n9284.out[0] (.names)                                            0.261    17.628
n9294.in[1] (.names)                                             1.014    18.642
n9294.out[0] (.names)                                            0.261    18.903
n9307.in[0] (.names)                                             1.014    19.917
n9307.out[0] (.names)                                            0.261    20.178
n9309.in[1] (.names)                                             1.014    21.192
n9309.out[0] (.names)                                            0.261    21.453
n9311.in[0] (.names)                                             1.014    22.467
n9311.out[0] (.names)                                            0.261    22.728
n9312.in[0] (.names)                                             1.014    23.742
n9312.out[0] (.names)                                            0.261    24.003
n9313.in[0] (.names)                                             1.014    25.016
n9313.out[0] (.names)                                            0.261    25.277
n9297.in[1] (.names)                                             1.014    26.291
n9297.out[0] (.names)                                            0.261    26.552
n9298.in[2] (.names)                                             1.014    27.566
n9298.out[0] (.names)                                            0.261    27.827
n9303.in[0] (.names)                                             1.014    28.841
n9303.out[0] (.names)                                            0.261    29.102
n9316.in[0] (.names)                                             1.014    30.116
n9316.out[0] (.names)                                            0.261    30.377
n8976.in[0] (.names)                                             1.014    31.390
n8976.out[0] (.names)                                            0.261    31.651
n8977.in[1] (.names)                                             1.014    32.665
n8977.out[0] (.names)                                            0.261    32.926
n8978.in[2] (.names)                                             1.014    33.940
n8978.out[0] (.names)                                            0.261    34.201
n8979.in[1] (.names)                                             1.014    35.215
n8979.out[0] (.names)                                            0.261    35.476
n8980.in[0] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n8981.in[0] (.names)                                             1.014    37.765
n8981.out[0] (.names)                                            0.261    38.026
n8989.in[1] (.names)                                             1.014    39.039
n8989.out[0] (.names)                                            0.261    39.300
n8990.in[0] (.names)                                             1.014    40.314
n8990.out[0] (.names)                                            0.261    40.575
n8985.in[0] (.names)                                             1.014    41.589
n8985.out[0] (.names)                                            0.261    41.850
n8987.in[0] (.names)                                             1.014    42.864
n8987.out[0] (.names)                                            0.261    43.125
n8991.in[2] (.names)                                             1.014    44.139
n8991.out[0] (.names)                                            0.261    44.400
n8992.in[0] (.names)                                             1.014    45.413
n8992.out[0] (.names)                                            0.261    45.674
n8994.in[0] (.names)                                             1.014    46.688
n8994.out[0] (.names)                                            0.261    46.949
n8587.in[2] (.names)                                             1.014    47.963
n8587.out[0] (.names)                                            0.261    48.224
n8685.in[0] (.names)                                             1.014    49.238
n8685.out[0] (.names)                                            0.261    49.499
n8820.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8820.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n14851.Q[0] (.latch clocked by pclk)
Endpoint  : n14959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14851.clk[0] (.latch)                                           1.014     1.014
n14851.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15125.in[0] (.names)                                            1.014     2.070
n15125.out[0] (.names)                                           0.261     2.331
n15127.in[0] (.names)                                            1.014     3.344
n15127.out[0] (.names)                                           0.261     3.605
n15129.in[0] (.names)                                            1.014     4.619
n15129.out[0] (.names)                                           0.261     4.880
n15130.in[0] (.names)                                            1.014     5.894
n15130.out[0] (.names)                                           0.261     6.155
n15131.in[1] (.names)                                            1.014     7.169
n15131.out[0] (.names)                                           0.261     7.430
n15132.in[0] (.names)                                            1.014     8.444
n15132.out[0] (.names)                                           0.261     8.705
n15134.in[1] (.names)                                            1.014     9.719
n15134.out[0] (.names)                                           0.261     9.980
n15155.in[0] (.names)                                            1.014    10.993
n15155.out[0] (.names)                                           0.261    11.254
n14855.in[1] (.names)                                            1.014    12.268
n14855.out[0] (.names)                                           0.261    12.529
n14856.in[0] (.names)                                            1.014    13.543
n14856.out[0] (.names)                                           0.261    13.804
n14861.in[0] (.names)                                            1.014    14.818
n14861.out[0] (.names)                                           0.261    15.079
n14862.in[0] (.names)                                            1.014    16.093
n14862.out[0] (.names)                                           0.261    16.354
n14863.in[0] (.names)                                            1.014    17.367
n14863.out[0] (.names)                                           0.261    17.628
n14865.in[1] (.names)                                            1.014    18.642
n14865.out[0] (.names)                                           0.261    18.903
n14914.in[2] (.names)                                            1.014    19.917
n14914.out[0] (.names)                                           0.261    20.178
n14918.in[0] (.names)                                            1.014    21.192
n14918.out[0] (.names)                                           0.261    21.453
n14919.in[0] (.names)                                            1.014    22.467
n14919.out[0] (.names)                                           0.261    22.728
n14920.in[0] (.names)                                            1.014    23.742
n14920.out[0] (.names)                                           0.261    24.003
n14888.in[0] (.names)                                            1.014    25.016
n14888.out[0] (.names)                                           0.261    25.277
n14889.in[0] (.names)                                            1.014    26.291
n14889.out[0] (.names)                                           0.261    26.552
n14891.in[3] (.names)                                            1.014    27.566
n14891.out[0] (.names)                                           0.261    27.827
n14882.in[1] (.names)                                            1.014    28.841
n14882.out[0] (.names)                                           0.261    29.102
n14906.in[2] (.names)                                            1.014    30.116
n14906.out[0] (.names)                                           0.261    30.377
n14907.in[2] (.names)                                            1.014    31.390
n14907.out[0] (.names)                                           0.261    31.651
n14908.in[0] (.names)                                            1.014    32.665
n14908.out[0] (.names)                                           0.261    32.926
n14909.in[0] (.names)                                            1.014    33.940
n14909.out[0] (.names)                                           0.261    34.201
n14924.in[2] (.names)                                            1.014    35.215
n14924.out[0] (.names)                                           0.261    35.476
n14943.in[3] (.names)                                            1.014    36.490
n14943.out[0] (.names)                                           0.261    36.751
n14946.in[1] (.names)                                            1.014    37.765
n14946.out[0] (.names)                                           0.261    38.026
n14949.in[2] (.names)                                            1.014    39.039
n14949.out[0] (.names)                                           0.261    39.300
n14950.in[0] (.names)                                            1.014    40.314
n14950.out[0] (.names)                                           0.261    40.575
n14951.in[0] (.names)                                            1.014    41.589
n14951.out[0] (.names)                                           0.261    41.850
n14953.in[0] (.names)                                            1.014    42.864
n14953.out[0] (.names)                                           0.261    43.125
n14954.in[1] (.names)                                            1.014    44.139
n14954.out[0] (.names)                                           0.261    44.400
n14955.in[0] (.names)                                            1.014    45.413
n14955.out[0] (.names)                                           0.261    45.674
n14957.in[0] (.names)                                            1.014    46.688
n14957.out[0] (.names)                                           0.261    46.949
n14958.in[1] (.names)                                            1.014    47.963
n14958.out[0] (.names)                                           0.261    48.224
n14828.in[0] (.names)                                            1.014    49.238
n14828.out[0] (.names)                                           0.261    49.499
n14959.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14959.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n14851.Q[0] (.latch clocked by pclk)
Endpoint  : n14829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14851.clk[0] (.latch)                                           1.014     1.014
n14851.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15125.in[0] (.names)                                            1.014     2.070
n15125.out[0] (.names)                                           0.261     2.331
n15127.in[0] (.names)                                            1.014     3.344
n15127.out[0] (.names)                                           0.261     3.605
n15129.in[0] (.names)                                            1.014     4.619
n15129.out[0] (.names)                                           0.261     4.880
n15130.in[0] (.names)                                            1.014     5.894
n15130.out[0] (.names)                                           0.261     6.155
n15131.in[1] (.names)                                            1.014     7.169
n15131.out[0] (.names)                                           0.261     7.430
n15132.in[0] (.names)                                            1.014     8.444
n15132.out[0] (.names)                                           0.261     8.705
n15134.in[1] (.names)                                            1.014     9.719
n15134.out[0] (.names)                                           0.261     9.980
n15155.in[0] (.names)                                            1.014    10.993
n15155.out[0] (.names)                                           0.261    11.254
n14855.in[1] (.names)                                            1.014    12.268
n14855.out[0] (.names)                                           0.261    12.529
n14856.in[0] (.names)                                            1.014    13.543
n14856.out[0] (.names)                                           0.261    13.804
n14861.in[0] (.names)                                            1.014    14.818
n14861.out[0] (.names)                                           0.261    15.079
n14862.in[0] (.names)                                            1.014    16.093
n14862.out[0] (.names)                                           0.261    16.354
n14863.in[0] (.names)                                            1.014    17.367
n14863.out[0] (.names)                                           0.261    17.628
n14865.in[1] (.names)                                            1.014    18.642
n14865.out[0] (.names)                                           0.261    18.903
n14914.in[2] (.names)                                            1.014    19.917
n14914.out[0] (.names)                                           0.261    20.178
n14918.in[0] (.names)                                            1.014    21.192
n14918.out[0] (.names)                                           0.261    21.453
n14919.in[0] (.names)                                            1.014    22.467
n14919.out[0] (.names)                                           0.261    22.728
n14920.in[0] (.names)                                            1.014    23.742
n14920.out[0] (.names)                                           0.261    24.003
n14888.in[0] (.names)                                            1.014    25.016
n14888.out[0] (.names)                                           0.261    25.277
n14889.in[0] (.names)                                            1.014    26.291
n14889.out[0] (.names)                                           0.261    26.552
n14891.in[3] (.names)                                            1.014    27.566
n14891.out[0] (.names)                                           0.261    27.827
n14882.in[1] (.names)                                            1.014    28.841
n14882.out[0] (.names)                                           0.261    29.102
n14906.in[2] (.names)                                            1.014    30.116
n14906.out[0] (.names)                                           0.261    30.377
n14907.in[2] (.names)                                            1.014    31.390
n14907.out[0] (.names)                                           0.261    31.651
n14908.in[0] (.names)                                            1.014    32.665
n14908.out[0] (.names)                                           0.261    32.926
n14909.in[0] (.names)                                            1.014    33.940
n14909.out[0] (.names)                                           0.261    34.201
n14924.in[2] (.names)                                            1.014    35.215
n14924.out[0] (.names)                                           0.261    35.476
n14943.in[3] (.names)                                            1.014    36.490
n14943.out[0] (.names)                                           0.261    36.751
n14946.in[1] (.names)                                            1.014    37.765
n14946.out[0] (.names)                                           0.261    38.026
n14949.in[2] (.names)                                            1.014    39.039
n14949.out[0] (.names)                                           0.261    39.300
n14950.in[0] (.names)                                            1.014    40.314
n14950.out[0] (.names)                                           0.261    40.575
n14951.in[0] (.names)                                            1.014    41.589
n14951.out[0] (.names)                                           0.261    41.850
n14953.in[0] (.names)                                            1.014    42.864
n14953.out[0] (.names)                                           0.261    43.125
n14954.in[1] (.names)                                            1.014    44.139
n14954.out[0] (.names)                                           0.261    44.400
n14955.in[0] (.names)                                            1.014    45.413
n14955.out[0] (.names)                                           0.261    45.674
n14957.in[0] (.names)                                            1.014    46.688
n14957.out[0] (.names)                                           0.261    46.949
n14958.in[1] (.names)                                            1.014    47.963
n14958.out[0] (.names)                                           0.261    48.224
n14828.in[0] (.names)                                            1.014    49.238
n14828.out[0] (.names)                                           0.261    49.499
n14829.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14829.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n14851.Q[0] (.latch clocked by pclk)
Endpoint  : n14904.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14851.clk[0] (.latch)                                           1.014     1.014
n14851.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15125.in[0] (.names)                                            1.014     2.070
n15125.out[0] (.names)                                           0.261     2.331
n15127.in[0] (.names)                                            1.014     3.344
n15127.out[0] (.names)                                           0.261     3.605
n15129.in[0] (.names)                                            1.014     4.619
n15129.out[0] (.names)                                           0.261     4.880
n15130.in[0] (.names)                                            1.014     5.894
n15130.out[0] (.names)                                           0.261     6.155
n15131.in[1] (.names)                                            1.014     7.169
n15131.out[0] (.names)                                           0.261     7.430
n15132.in[0] (.names)                                            1.014     8.444
n15132.out[0] (.names)                                           0.261     8.705
n15134.in[1] (.names)                                            1.014     9.719
n15134.out[0] (.names)                                           0.261     9.980
n15155.in[0] (.names)                                            1.014    10.993
n15155.out[0] (.names)                                           0.261    11.254
n14855.in[1] (.names)                                            1.014    12.268
n14855.out[0] (.names)                                           0.261    12.529
n14856.in[0] (.names)                                            1.014    13.543
n14856.out[0] (.names)                                           0.261    13.804
n14861.in[0] (.names)                                            1.014    14.818
n14861.out[0] (.names)                                           0.261    15.079
n14862.in[0] (.names)                                            1.014    16.093
n14862.out[0] (.names)                                           0.261    16.354
n14863.in[0] (.names)                                            1.014    17.367
n14863.out[0] (.names)                                           0.261    17.628
n14865.in[1] (.names)                                            1.014    18.642
n14865.out[0] (.names)                                           0.261    18.903
n14914.in[2] (.names)                                            1.014    19.917
n14914.out[0] (.names)                                           0.261    20.178
n14918.in[0] (.names)                                            1.014    21.192
n14918.out[0] (.names)                                           0.261    21.453
n14919.in[0] (.names)                                            1.014    22.467
n14919.out[0] (.names)                                           0.261    22.728
n14920.in[0] (.names)                                            1.014    23.742
n14920.out[0] (.names)                                           0.261    24.003
n14888.in[0] (.names)                                            1.014    25.016
n14888.out[0] (.names)                                           0.261    25.277
n14889.in[0] (.names)                                            1.014    26.291
n14889.out[0] (.names)                                           0.261    26.552
n14891.in[3] (.names)                                            1.014    27.566
n14891.out[0] (.names)                                           0.261    27.827
n14882.in[1] (.names)                                            1.014    28.841
n14882.out[0] (.names)                                           0.261    29.102
n14883.in[1] (.names)                                            1.014    30.116
n14883.out[0] (.names)                                           0.261    30.377
n14884.in[2] (.names)                                            1.014    31.390
n14884.out[0] (.names)                                           0.261    31.651
n14885.in[0] (.names)                                            1.014    32.665
n14885.out[0] (.names)                                           0.261    32.926
n14886.in[0] (.names)                                            1.014    33.940
n14886.out[0] (.names)                                           0.261    34.201
n14892.in[0] (.names)                                            1.014    35.215
n14892.out[0] (.names)                                           0.261    35.476
n14893.in[0] (.names)                                            1.014    36.490
n14893.out[0] (.names)                                           0.261    36.751
n14894.in[0] (.names)                                            1.014    37.765
n14894.out[0] (.names)                                           0.261    38.026
n14895.in[0] (.names)                                            1.014    39.039
n14895.out[0] (.names)                                           0.261    39.300
n14898.in[1] (.names)                                            1.014    40.314
n14898.out[0] (.names)                                           0.261    40.575
n14899.in[0] (.names)                                            1.014    41.589
n14899.out[0] (.names)                                           0.261    41.850
n14900.in[1] (.names)                                            1.014    42.864
n14900.out[0] (.names)                                           0.261    43.125
n14901.in[0] (.names)                                            1.014    44.139
n14901.out[0] (.names)                                           0.261    44.400
n14902.in[0] (.names)                                            1.014    45.413
n14902.out[0] (.names)                                           0.261    45.674
n14836.in[1] (.names)                                            1.014    46.688
n14836.out[0] (.names)                                           0.261    46.949
n14842.in[1] (.names)                                            1.014    47.963
n14842.out[0] (.names)                                           0.261    48.224
n14903.in[1] (.names)                                            1.014    49.238
n14903.out[0] (.names)                                           0.261    49.499
n14904.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14904.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n14502.Q[0] (.latch clocked by pclk)
Endpoint  : n15671.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14502.clk[0] (.latch)                                           1.014     1.014
n14502.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14737.in[0] (.names)                                            1.014     2.070
n14737.out[0] (.names)                                           0.261     2.331
n14738.in[1] (.names)                                            1.014     3.344
n14738.out[0] (.names)                                           0.261     3.605
n14739.in[1] (.names)                                            1.014     4.619
n14739.out[0] (.names)                                           0.261     4.880
n14740.in[0] (.names)                                            1.014     5.894
n14740.out[0] (.names)                                           0.261     6.155
n14741.in[0] (.names)                                            1.014     7.169
n14741.out[0] (.names)                                           0.261     7.430
n14742.in[0] (.names)                                            1.014     8.444
n14742.out[0] (.names)                                           0.261     8.705
n14750.in[1] (.names)                                            1.014     9.719
n14750.out[0] (.names)                                           0.261     9.980
n14743.in[0] (.names)                                            1.014    10.993
n14743.out[0] (.names)                                           0.261    11.254
n14744.in[0] (.names)                                            1.014    12.268
n14744.out[0] (.names)                                           0.261    12.529
n14747.in[1] (.names)                                            1.014    13.543
n14747.out[0] (.names)                                           0.261    13.804
n14748.in[0] (.names)                                            1.014    14.818
n14748.out[0] (.names)                                           0.261    15.079
n14782.in[1] (.names)                                            1.014    16.093
n14782.out[0] (.names)                                           0.261    16.354
n14783.in[2] (.names)                                            1.014    17.367
n14783.out[0] (.names)                                           0.261    17.628
n14785.in[1] (.names)                                            1.014    18.642
n14785.out[0] (.names)                                           0.261    18.903
n14786.in[0] (.names)                                            1.014    19.917
n14786.out[0] (.names)                                           0.261    20.178
n14787.in[0] (.names)                                            1.014    21.192
n14787.out[0] (.names)                                           0.261    21.453
n14788.in[0] (.names)                                            1.014    22.467
n14788.out[0] (.names)                                           0.261    22.728
n14789.in[0] (.names)                                            1.014    23.742
n14789.out[0] (.names)                                           0.261    24.003
n14796.in[1] (.names)                                            1.014    25.016
n14796.out[0] (.names)                                           0.261    25.277
n14805.in[2] (.names)                                            1.014    26.291
n14805.out[0] (.names)                                           0.261    26.552
n14806.in[2] (.names)                                            1.014    27.566
n14806.out[0] (.names)                                           0.261    27.827
n14807.in[0] (.names)                                            1.014    28.841
n14807.out[0] (.names)                                           0.261    29.102
n14808.in[0] (.names)                                            1.014    30.116
n14808.out[0] (.names)                                           0.261    30.377
n14801.in[0] (.names)                                            1.014    31.390
n14801.out[0] (.names)                                           0.261    31.651
n14791.in[2] (.names)                                            1.014    32.665
n14791.out[0] (.names)                                           0.261    32.926
n15774.in[1] (.names)                                            1.014    33.940
n15774.out[0] (.names)                                           0.261    34.201
n15684.in[0] (.names)                                            1.014    35.215
n15684.out[0] (.names)                                           0.261    35.476
n15685.in[2] (.names)                                            1.014    36.490
n15685.out[0] (.names)                                           0.261    36.751
n15686.in[0] (.names)                                            1.014    37.765
n15686.out[0] (.names)                                           0.261    38.026
n15687.in[0] (.names)                                            1.014    39.039
n15687.out[0] (.names)                                           0.261    39.300
n15688.in[0] (.names)                                            1.014    40.314
n15688.out[0] (.names)                                           0.261    40.575
n15670.in[0] (.names)                                            1.014    41.589
n15670.out[0] (.names)                                           0.261    41.850
n15672.in[0] (.names)                                            1.014    42.864
n15672.out[0] (.names)                                           0.261    43.125
n8518.in[1] (.names)                                             1.014    44.139
n8518.out[0] (.names)                                            0.261    44.400
n15673.in[0] (.names)                                            1.014    45.413
n15673.out[0] (.names)                                           0.261    45.674
n15674.in[1] (.names)                                            1.014    46.688
n15674.out[0] (.names)                                           0.261    46.949
n15675.in[0] (.names)                                            1.014    47.963
n15675.out[0] (.names)                                           0.261    48.224
n15676.in[0] (.names)                                            1.014    49.238
n15676.out[0] (.names)                                           0.261    49.499
n15671.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15671.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n13899.Q[0] (.latch clocked by pclk)
Endpoint  : n13852.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13899.clk[0] (.latch)                                           1.014     1.014
n13899.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13885.in[0] (.names)                                            1.014     2.070
n13885.out[0] (.names)                                           0.261     2.331
n13888.in[0] (.names)                                            1.014     3.344
n13888.out[0] (.names)                                           0.261     3.605
n13900.in[2] (.names)                                            1.014     4.619
n13900.out[0] (.names)                                           0.261     4.880
n13901.in[0] (.names)                                            1.014     5.894
n13901.out[0] (.names)                                           0.261     6.155
n13902.in[0] (.names)                                            1.014     7.169
n13902.out[0] (.names)                                           0.261     7.430
n13903.in[1] (.names)                                            1.014     8.444
n13903.out[0] (.names)                                           0.261     8.705
n13909.in[1] (.names)                                            1.014     9.719
n13909.out[0] (.names)                                           0.261     9.980
n13904.in[1] (.names)                                            1.014    10.993
n13904.out[0] (.names)                                           0.261    11.254
n13914.in[1] (.names)                                            1.014    12.268
n13914.out[0] (.names)                                           0.261    12.529
n13915.in[1] (.names)                                            1.014    13.543
n13915.out[0] (.names)                                           0.261    13.804
n13828.in[0] (.names)                                            1.014    14.818
n13828.out[0] (.names)                                           0.261    15.079
n13829.in[3] (.names)                                            1.014    16.093
n13829.out[0] (.names)                                           0.261    16.354
n13831.in[2] (.names)                                            1.014    17.367
n13831.out[0] (.names)                                           0.261    17.628
n13835.in[0] (.names)                                            1.014    18.642
n13835.out[0] (.names)                                           0.261    18.903
n13830.in[1] (.names)                                            1.014    19.917
n13830.out[0] (.names)                                           0.261    20.178
n13760.in[1] (.names)                                            1.014    21.192
n13760.out[0] (.names)                                           0.261    21.453
n13838.in[0] (.names)                                            1.014    22.467
n13838.out[0] (.names)                                           0.261    22.728
n13839.in[1] (.names)                                            1.014    23.742
n13839.out[0] (.names)                                           0.261    24.003
n13840.in[1] (.names)                                            1.014    25.016
n13840.out[0] (.names)                                           0.261    25.277
n13841.in[0] (.names)                                            1.014    26.291
n13841.out[0] (.names)                                           0.261    26.552
n13871.in[1] (.names)                                            1.014    27.566
n13871.out[0] (.names)                                           0.261    27.827
n13872.in[3] (.names)                                            1.014    28.841
n13872.out[0] (.names)                                           0.261    29.102
n13875.in[1] (.names)                                            1.014    30.116
n13875.out[0] (.names)                                           0.261    30.377
n13865.in[0] (.names)                                            1.014    31.390
n13865.out[0] (.names)                                           0.261    31.651
n13879.in[1] (.names)                                            1.014    32.665
n13879.out[0] (.names)                                           0.261    32.926
n13880.in[0] (.names)                                            1.014    33.940
n13880.out[0] (.names)                                           0.261    34.201
n13873.in[1] (.names)                                            1.014    35.215
n13873.out[0] (.names)                                           0.261    35.476
n13874.in[1] (.names)                                            1.014    36.490
n13874.out[0] (.names)                                           0.261    36.751
n13864.in[0] (.names)                                            1.014    37.765
n13864.out[0] (.names)                                           0.261    38.026
n13881.in[1] (.names)                                            1.014    39.039
n13881.out[0] (.names)                                           0.261    39.300
n13845.in[0] (.names)                                            1.014    40.314
n13845.out[0] (.names)                                           0.261    40.575
n131.in[0] (.names)                                              1.014    41.589
n131.out[0] (.names)                                             0.261    41.850
n13846.in[1] (.names)                                            1.014    42.864
n13846.out[0] (.names)                                           0.261    43.125
n13847.in[0] (.names)                                            1.014    44.139
n13847.out[0] (.names)                                           0.261    44.400
n13848.in[0] (.names)                                            1.014    45.413
n13848.out[0] (.names)                                           0.261    45.674
n13849.in[0] (.names)                                            1.014    46.688
n13849.out[0] (.names)                                           0.261    46.949
n13850.in[2] (.names)                                            1.014    47.963
n13850.out[0] (.names)                                           0.261    48.224
n13851.in[1] (.names)                                            1.014    49.238
n13851.out[0] (.names)                                           0.261    49.499
n13852.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13852.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n13723.Q[0] (.latch clocked by pclk)
Endpoint  : n13715.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13723.clk[0] (.latch)                                           1.014     1.014
n13723.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14317.in[0] (.names)                                            1.014     2.070
n14317.out[0] (.names)                                           0.261     2.331
n14318.in[1] (.names)                                            1.014     3.344
n14318.out[0] (.names)                                           0.261     3.605
n14321.in[1] (.names)                                            1.014     4.619
n14321.out[0] (.names)                                           0.261     4.880
n14378.in[2] (.names)                                            1.014     5.894
n14378.out[0] (.names)                                           0.261     6.155
n14379.in[2] (.names)                                            1.014     7.169
n14379.out[0] (.names)                                           0.261     7.430
n14380.in[0] (.names)                                            1.014     8.444
n14380.out[0] (.names)                                           0.261     8.705
n14381.in[0] (.names)                                            1.014     9.719
n14381.out[0] (.names)                                           0.261     9.980
n14330.in[0] (.names)                                            1.014    10.993
n14330.out[0] (.names)                                           0.261    11.254
n14411.in[3] (.names)                                            1.014    12.268
n14411.out[0] (.names)                                           0.261    12.529
n14428.in[0] (.names)                                            1.014    13.543
n14428.out[0] (.names)                                           0.261    13.804
n14430.in[0] (.names)                                            1.014    14.818
n14430.out[0] (.names)                                           0.261    15.079
n14432.in[0] (.names)                                            1.014    16.093
n14432.out[0] (.names)                                           0.261    16.354
n14433.in[0] (.names)                                            1.014    17.367
n14433.out[0] (.names)                                           0.261    17.628
n14413.in[0] (.names)                                            1.014    18.642
n14413.out[0] (.names)                                           0.261    18.903
n14414.in[1] (.names)                                            1.014    19.917
n14414.out[0] (.names)                                           0.261    20.178
n14416.in[3] (.names)                                            1.014    21.192
n14416.out[0] (.names)                                           0.261    21.453
n14429.in[1] (.names)                                            1.014    22.467
n14429.out[0] (.names)                                           0.261    22.728
n14431.in[1] (.names)                                            1.014    23.742
n14431.out[0] (.names)                                           0.261    24.003
n14436.in[1] (.names)                                            1.014    25.016
n14436.out[0] (.names)                                           0.261    25.277
n14418.in[0] (.names)                                            1.014    26.291
n14418.out[0] (.names)                                           0.261    26.552
n14441.in[0] (.names)                                            1.014    27.566
n14441.out[0] (.names)                                           0.261    27.827
n14394.in[0] (.names)                                            1.014    28.841
n14394.out[0] (.names)                                           0.261    29.102
n14396.in[2] (.names)                                            1.014    30.116
n14396.out[0] (.names)                                           0.261    30.377
n14393.in[0] (.names)                                            1.014    31.390
n14393.out[0] (.names)                                           0.261    31.651
n14401.in[0] (.names)                                            1.014    32.665
n14401.out[0] (.names)                                           0.261    32.926
n14398.in[1] (.names)                                            1.014    33.940
n14398.out[0] (.names)                                           0.261    34.201
n14399.in[0] (.names)                                            1.014    35.215
n14399.out[0] (.names)                                           0.261    35.476
n14341.in[2] (.names)                                            1.014    36.490
n14341.out[0] (.names)                                           0.261    36.751
n14402.in[1] (.names)                                            1.014    37.765
n14402.out[0] (.names)                                           0.261    38.026
n14404.in[0] (.names)                                            1.014    39.039
n14404.out[0] (.names)                                           0.261    39.300
n14405.in[0] (.names)                                            1.014    40.314
n14405.out[0] (.names)                                           0.261    40.575
n158.in[2] (.names)                                              1.014    41.589
n158.out[0] (.names)                                             0.261    41.850
n14408.in[2] (.names)                                            1.014    42.864
n14408.out[0] (.names)                                           0.261    43.125
n14409.in[0] (.names)                                            1.014    44.139
n14409.out[0] (.names)                                           0.261    44.400
n14410.in[1] (.names)                                            1.014    45.413
n14410.out[0] (.names)                                           0.261    45.674
n14443.in[2] (.names)                                            1.014    46.688
n14443.out[0] (.names)                                           0.261    46.949
n13748.in[0] (.names)                                            1.014    47.963
n13748.out[0] (.names)                                           0.261    48.224
n13714.in[0] (.names)                                            1.014    49.238
n13714.out[0] (.names)                                           0.261    49.499
n13715.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13715.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n8686.Q[0] (.latch clocked by pclk)
Endpoint  : n9941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8686.clk[0] (.latch)                                            1.014     1.014
n8686.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9766.in[0] (.names)                                             1.014     2.070
n9766.out[0] (.names)                                            0.261     2.331
n9951.in[2] (.names)                                             1.014     3.344
n9951.out[0] (.names)                                            0.261     3.605
n9963.in[1] (.names)                                             1.014     4.619
n9963.out[0] (.names)                                            0.261     4.880
n9838.in[0] (.names)                                             1.014     5.894
n9838.out[0] (.names)                                            0.261     6.155
n9840.in[3] (.names)                                             1.014     7.169
n9840.out[0] (.names)                                            0.261     7.430
n9841.in[0] (.names)                                             1.014     8.444
n9841.out[0] (.names)                                            0.261     8.705
n9848.in[0] (.names)                                             1.014     9.719
n9848.out[0] (.names)                                            0.261     9.980
n9842.in[2] (.names)                                             1.014    10.993
n9842.out[0] (.names)                                            0.261    11.254
n9944.in[0] (.names)                                             1.014    12.268
n9944.out[0] (.names)                                            0.261    12.529
n9909.in[2] (.names)                                             1.014    13.543
n9909.out[0] (.names)                                            0.261    13.804
n9912.in[2] (.names)                                             1.014    14.818
n9912.out[0] (.names)                                            0.261    15.079
n9913.in[0] (.names)                                             1.014    16.093
n9913.out[0] (.names)                                            0.261    16.354
n9917.in[0] (.names)                                             1.014    17.367
n9917.out[0] (.names)                                            0.261    17.628
n9914.in[0] (.names)                                             1.014    18.642
n9914.out[0] (.names)                                            0.261    18.903
n9915.in[0] (.names)                                             1.014    19.917
n9915.out[0] (.names)                                            0.261    20.178
n9916.in[1] (.names)                                             1.014    21.192
n9916.out[0] (.names)                                            0.261    21.453
n9918.in[1] (.names)                                             1.014    22.467
n9918.out[0] (.names)                                            0.261    22.728
n9919.in[0] (.names)                                             1.014    23.742
n9919.out[0] (.names)                                            0.261    24.003
n9893.in[0] (.names)                                             1.014    25.016
n9893.out[0] (.names)                                            0.261    25.277
n9920.in[1] (.names)                                             1.014    26.291
n9920.out[0] (.names)                                            0.261    26.552
n9927.in[1] (.names)                                             1.014    27.566
n9927.out[0] (.names)                                            0.261    27.827
n9928.in[0] (.names)                                             1.014    28.841
n9928.out[0] (.names)                                            0.261    29.102
n9929.in[0] (.names)                                             1.014    30.116
n9929.out[0] (.names)                                            0.261    30.377
n9931.in[2] (.names)                                             1.014    31.390
n9931.out[0] (.names)                                            0.261    31.651
n9932.in[0] (.names)                                             1.014    32.665
n9932.out[0] (.names)                                            0.261    32.926
n9933.in[0] (.names)                                             1.014    33.940
n9933.out[0] (.names)                                            0.261    34.201
n9934.in[0] (.names)                                             1.014    35.215
n9934.out[0] (.names)                                            0.261    35.476
n9935.in[0] (.names)                                             1.014    36.490
n9935.out[0] (.names)                                            0.261    36.751
n9937.in[0] (.names)                                             1.014    37.765
n9937.out[0] (.names)                                            0.261    38.026
n9921.in[0] (.names)                                             1.014    39.039
n9921.out[0] (.names)                                            0.261    39.300
n9923.in[0] (.names)                                             1.014    40.314
n9923.out[0] (.names)                                            0.261    40.575
n178.in[1] (.names)                                              1.014    41.589
n178.out[0] (.names)                                             0.261    41.850
n9938.in[3] (.names)                                             1.014    42.864
n9938.out[0] (.names)                                            0.261    43.125
n9939.in[1] (.names)                                             1.014    44.139
n9939.out[0] (.names)                                            0.261    44.400
n9940.in[2] (.names)                                             1.014    45.413
n9940.out[0] (.names)                                            0.261    45.674
n200.in[0] (.names)                                              1.014    46.688
n200.out[0] (.names)                                             0.261    46.949
n9943.in[0] (.names)                                             1.014    47.963
n9943.out[0] (.names)                                            0.261    48.224
n8695.in[0] (.names)                                             1.014    49.238
n8695.out[0] (.names)                                            0.261    49.499
n9941.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9941.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n8686.Q[0] (.latch clocked by pclk)
Endpoint  : n8696.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8686.clk[0] (.latch)                                            1.014     1.014
n8686.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9766.in[0] (.names)                                             1.014     2.070
n9766.out[0] (.names)                                            0.261     2.331
n9951.in[2] (.names)                                             1.014     3.344
n9951.out[0] (.names)                                            0.261     3.605
n9963.in[1] (.names)                                             1.014     4.619
n9963.out[0] (.names)                                            0.261     4.880
n9838.in[0] (.names)                                             1.014     5.894
n9838.out[0] (.names)                                            0.261     6.155
n9840.in[3] (.names)                                             1.014     7.169
n9840.out[0] (.names)                                            0.261     7.430
n9841.in[0] (.names)                                             1.014     8.444
n9841.out[0] (.names)                                            0.261     8.705
n9848.in[0] (.names)                                             1.014     9.719
n9848.out[0] (.names)                                            0.261     9.980
n9842.in[2] (.names)                                             1.014    10.993
n9842.out[0] (.names)                                            0.261    11.254
n9944.in[0] (.names)                                             1.014    12.268
n9944.out[0] (.names)                                            0.261    12.529
n9909.in[2] (.names)                                             1.014    13.543
n9909.out[0] (.names)                                            0.261    13.804
n9912.in[2] (.names)                                             1.014    14.818
n9912.out[0] (.names)                                            0.261    15.079
n9913.in[0] (.names)                                             1.014    16.093
n9913.out[0] (.names)                                            0.261    16.354
n9917.in[0] (.names)                                             1.014    17.367
n9917.out[0] (.names)                                            0.261    17.628
n9914.in[0] (.names)                                             1.014    18.642
n9914.out[0] (.names)                                            0.261    18.903
n9915.in[0] (.names)                                             1.014    19.917
n9915.out[0] (.names)                                            0.261    20.178
n9916.in[1] (.names)                                             1.014    21.192
n9916.out[0] (.names)                                            0.261    21.453
n9918.in[1] (.names)                                             1.014    22.467
n9918.out[0] (.names)                                            0.261    22.728
n9919.in[0] (.names)                                             1.014    23.742
n9919.out[0] (.names)                                            0.261    24.003
n9893.in[0] (.names)                                             1.014    25.016
n9893.out[0] (.names)                                            0.261    25.277
n9920.in[1] (.names)                                             1.014    26.291
n9920.out[0] (.names)                                            0.261    26.552
n9927.in[1] (.names)                                             1.014    27.566
n9927.out[0] (.names)                                            0.261    27.827
n9928.in[0] (.names)                                             1.014    28.841
n9928.out[0] (.names)                                            0.261    29.102
n9929.in[0] (.names)                                             1.014    30.116
n9929.out[0] (.names)                                            0.261    30.377
n9931.in[2] (.names)                                             1.014    31.390
n9931.out[0] (.names)                                            0.261    31.651
n9932.in[0] (.names)                                             1.014    32.665
n9932.out[0] (.names)                                            0.261    32.926
n9933.in[0] (.names)                                             1.014    33.940
n9933.out[0] (.names)                                            0.261    34.201
n9934.in[0] (.names)                                             1.014    35.215
n9934.out[0] (.names)                                            0.261    35.476
n9935.in[0] (.names)                                             1.014    36.490
n9935.out[0] (.names)                                            0.261    36.751
n9937.in[0] (.names)                                             1.014    37.765
n9937.out[0] (.names)                                            0.261    38.026
n9921.in[0] (.names)                                             1.014    39.039
n9921.out[0] (.names)                                            0.261    39.300
n9923.in[0] (.names)                                             1.014    40.314
n9923.out[0] (.names)                                            0.261    40.575
n178.in[1] (.names)                                              1.014    41.589
n178.out[0] (.names)                                             0.261    41.850
n9938.in[3] (.names)                                             1.014    42.864
n9938.out[0] (.names)                                            0.261    43.125
n9939.in[1] (.names)                                             1.014    44.139
n9939.out[0] (.names)                                            0.261    44.400
n9940.in[2] (.names)                                             1.014    45.413
n9940.out[0] (.names)                                            0.261    45.674
n200.in[0] (.names)                                              1.014    46.688
n200.out[0] (.names)                                             0.261    46.949
n9943.in[0] (.names)                                             1.014    47.963
n9943.out[0] (.names)                                            0.261    48.224
n8695.in[0] (.names)                                             1.014    49.238
n8695.out[0] (.names)                                            0.261    49.499
n8696.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8696.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n12629.Q[0] (.latch clocked by pclk)
Endpoint  : n12631.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12629.clk[0] (.latch)                                           1.014     1.014
n12629.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12895.in[0] (.names)                                            1.014     2.070
n12895.out[0] (.names)                                           0.261     2.331
n12896.in[0] (.names)                                            1.014     3.344
n12896.out[0] (.names)                                           0.261     3.605
n12899.in[0] (.names)                                            1.014     4.619
n12899.out[0] (.names)                                           0.261     4.880
n12900.in[1] (.names)                                            1.014     5.894
n12900.out[0] (.names)                                           0.261     6.155
n12901.in[0] (.names)                                            1.014     7.169
n12901.out[0] (.names)                                           0.261     7.430
n12902.in[0] (.names)                                            1.014     8.444
n12902.out[0] (.names)                                           0.261     8.705
n12918.in[2] (.names)                                            1.014     9.719
n12918.out[0] (.names)                                           0.261     9.980
n12919.in[1] (.names)                                            1.014    10.993
n12919.out[0] (.names)                                           0.261    11.254
n12920.in[0] (.names)                                            1.014    12.268
n12920.out[0] (.names)                                           0.261    12.529
n12922.in[0] (.names)                                            1.014    13.543
n12922.out[0] (.names)                                           0.261    13.804
n12917.in[0] (.names)                                            1.014    14.818
n12917.out[0] (.names)                                           0.261    15.079
n12904.in[0] (.names)                                            1.014    16.093
n12904.out[0] (.names)                                           0.261    16.354
n12916.in[0] (.names)                                            1.014    17.367
n12916.out[0] (.names)                                           0.261    17.628
n12923.in[2] (.names)                                            1.014    18.642
n12923.out[0] (.names)                                           0.261    18.903
n12924.in[1] (.names)                                            1.014    19.917
n12924.out[0] (.names)                                           0.261    20.178
n12925.in[1] (.names)                                            1.014    21.192
n12925.out[0] (.names)                                           0.261    21.453
n12926.in[0] (.names)                                            1.014    22.467
n12926.out[0] (.names)                                           0.261    22.728
n12928.in[0] (.names)                                            1.014    23.742
n12928.out[0] (.names)                                           0.261    24.003
n12914.in[1] (.names)                                            1.014    25.016
n12914.out[0] (.names)                                           0.261    25.277
n13094.in[1] (.names)                                            1.014    26.291
n13094.out[0] (.names)                                           0.261    26.552
n13077.in[0] (.names)                                            1.014    27.566
n13077.out[0] (.names)                                           0.261    27.827
n13078.in[2] (.names)                                            1.014    28.841
n13078.out[0] (.names)                                           0.261    29.102
n13079.in[0] (.names)                                            1.014    30.116
n13079.out[0] (.names)                                           0.261    30.377
n13084.in[0] (.names)                                            1.014    31.390
n13084.out[0] (.names)                                           0.261    31.651
n13086.in[0] (.names)                                            1.014    32.665
n13086.out[0] (.names)                                           0.261    32.926
n13088.in[0] (.names)                                            1.014    33.940
n13088.out[0] (.names)                                           0.261    34.201
n13089.in[0] (.names)                                            1.014    35.215
n13089.out[0] (.names)                                           0.261    35.476
n13101.in[2] (.names)                                            1.014    36.490
n13101.out[0] (.names)                                           0.261    36.751
n13102.in[1] (.names)                                            1.014    37.765
n13102.out[0] (.names)                                           0.261    38.026
n13112.in[3] (.names)                                            1.014    39.039
n13112.out[0] (.names)                                           0.261    39.300
n13114.in[1] (.names)                                            1.014    40.314
n13114.out[0] (.names)                                           0.261    40.575
n13106.in[1] (.names)                                            1.014    41.589
n13106.out[0] (.names)                                           0.261    41.850
n13107.in[2] (.names)                                            1.014    42.864
n13107.out[0] (.names)                                           0.261    43.125
n13109.in[1] (.names)                                            1.014    44.139
n13109.out[0] (.names)                                           0.261    44.400
n13110.in[0] (.names)                                            1.014    45.413
n13110.out[0] (.names)                                           0.261    45.674
n13111.in[0] (.names)                                            1.014    46.688
n13111.out[0] (.names)                                           0.261    46.949
n12660.in[1] (.names)                                            1.014    47.963
n12660.out[0] (.names)                                           0.261    48.224
n12630.in[0] (.names)                                            1.014    49.238
n12630.out[0] (.names)                                           0.261    49.499
n12631.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12631.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n12222.Q[0] (.latch clocked by pclk)
Endpoint  : n8559.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12222.clk[0] (.latch)                                           1.014     1.014
n12222.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12223.in[0] (.names)                                            1.014     2.070
n12223.out[0] (.names)                                           0.261     2.331
n12220.in[1] (.names)                                            1.014     3.344
n12220.out[0] (.names)                                           0.261     3.605
n12221.in[0] (.names)                                            1.014     4.619
n12221.out[0] (.names)                                           0.261     4.880
n12225.in[0] (.names)                                            1.014     5.894
n12225.out[0] (.names)                                           0.261     6.155
n12228.in[0] (.names)                                            1.014     7.169
n12228.out[0] (.names)                                           0.261     7.430
n12229.in[0] (.names)                                            1.014     8.444
n12229.out[0] (.names)                                           0.261     8.705
n12230.in[0] (.names)                                            1.014     9.719
n12230.out[0] (.names)                                           0.261     9.980
n12231.in[0] (.names)                                            1.014    10.993
n12231.out[0] (.names)                                           0.261    11.254
n12233.in[2] (.names)                                            1.014    12.268
n12233.out[0] (.names)                                           0.261    12.529
n12243.in[2] (.names)                                            1.014    13.543
n12243.out[0] (.names)                                           0.261    13.804
n12282.in[0] (.names)                                            1.014    14.818
n12282.out[0] (.names)                                           0.261    15.079
n12283.in[0] (.names)                                            1.014    16.093
n12283.out[0] (.names)                                           0.261    16.354
n12284.in[0] (.names)                                            1.014    17.367
n12284.out[0] (.names)                                           0.261    17.628
n12257.in[0] (.names)                                            1.014    18.642
n12257.out[0] (.names)                                           0.261    18.903
n12266.in[0] (.names)                                            1.014    19.917
n12266.out[0] (.names)                                           0.261    20.178
n12267.in[1] (.names)                                            1.014    21.192
n12267.out[0] (.names)                                           0.261    21.453
n12256.in[1] (.names)                                            1.014    22.467
n12256.out[0] (.names)                                           0.261    22.728
n12258.in[0] (.names)                                            1.014    23.742
n12258.out[0] (.names)                                           0.261    24.003
n12259.in[0] (.names)                                            1.014    25.016
n12259.out[0] (.names)                                           0.261    25.277
n12260.in[0] (.names)                                            1.014    26.291
n12260.out[0] (.names)                                           0.261    26.552
n12261.in[0] (.names)                                            1.014    27.566
n12261.out[0] (.names)                                           0.261    27.827
n12242.in[0] (.names)                                            1.014    28.841
n12242.out[0] (.names)                                           0.261    29.102
n12203.in[1] (.names)                                            1.014    30.116
n12203.out[0] (.names)                                           0.261    30.377
n11824.in[0] (.names)                                            1.014    31.390
n11824.out[0] (.names)                                           0.261    31.651
n11825.in[1] (.names)                                            1.014    32.665
n11825.out[0] (.names)                                           0.261    32.926
n11822.in[0] (.names)                                            1.014    33.940
n11822.out[0] (.names)                                           0.261    34.201
n11826.in[0] (.names)                                            1.014    35.215
n11826.out[0] (.names)                                           0.261    35.476
n11827.in[0] (.names)                                            1.014    36.490
n11827.out[0] (.names)                                           0.261    36.751
n11835.in[0] (.names)                                            1.014    37.765
n11835.out[0] (.names)                                           0.261    38.026
n11830.in[0] (.names)                                            1.014    39.039
n11830.out[0] (.names)                                           0.261    39.300
n11831.in[0] (.names)                                            1.014    40.314
n11831.out[0] (.names)                                           0.261    40.575
n11834.in[2] (.names)                                            1.014    41.589
n11834.out[0] (.names)                                           0.261    41.850
n11843.in[0] (.names)                                            1.014    42.864
n11843.out[0] (.names)                                           0.261    43.125
n11845.in[2] (.names)                                            1.014    44.139
n11845.out[0] (.names)                                           0.261    44.400
n11846.in[3] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11847.in[1] (.names)                                            1.014    46.688
n11847.out[0] (.names)                                           0.261    46.949
n11848.in[1] (.names)                                            1.014    47.963
n11848.out[0] (.names)                                           0.261    48.224
n8558.in[1] (.names)                                             1.014    49.238
n8558.out[0] (.names)                                            0.261    49.499
n8559.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8559.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n8577.Q[0] (.latch clocked by pclk)
Endpoint  : n13561.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8577.clk[0] (.latch)                                            1.014     1.014
n8577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13460.in[0] (.names)                                            1.014     2.070
n13460.out[0] (.names)                                           0.261     2.331
n13461.in[0] (.names)                                            1.014     3.344
n13461.out[0] (.names)                                           0.261     3.605
n13462.in[1] (.names)                                            1.014     4.619
n13462.out[0] (.names)                                           0.261     4.880
n13463.in[1] (.names)                                            1.014     5.894
n13463.out[0] (.names)                                           0.261     6.155
n13466.in[0] (.names)                                            1.014     7.169
n13466.out[0] (.names)                                           0.261     7.430
n12589.in[1] (.names)                                            1.014     8.444
n12589.out[0] (.names)                                           0.261     8.705
n13517.in[1] (.names)                                            1.014     9.719
n13517.out[0] (.names)                                           0.261     9.980
n13519.in[0] (.names)                                            1.014    10.993
n13519.out[0] (.names)                                           0.261    11.254
n13520.in[0] (.names)                                            1.014    12.268
n13520.out[0] (.names)                                           0.261    12.529
n13522.in[1] (.names)                                            1.014    13.543
n13522.out[0] (.names)                                           0.261    13.804
n13523.in[0] (.names)                                            1.014    14.818
n13523.out[0] (.names)                                           0.261    15.079
n13566.in[1] (.names)                                            1.014    16.093
n13566.out[0] (.names)                                           0.261    16.354
n13564.in[1] (.names)                                            1.014    17.367
n13564.out[0] (.names)                                           0.261    17.628
n13565.in[0] (.names)                                            1.014    18.642
n13565.out[0] (.names)                                           0.261    18.903
n13501.in[2] (.names)                                            1.014    19.917
n13501.out[0] (.names)                                           0.261    20.178
n13568.in[0] (.names)                                            1.014    21.192
n13568.out[0] (.names)                                           0.261    21.453
n13526.in[1] (.names)                                            1.014    22.467
n13526.out[0] (.names)                                           0.261    22.728
n13527.in[1] (.names)                                            1.014    23.742
n13527.out[0] (.names)                                           0.261    24.003
n13532.in[0] (.names)                                            1.014    25.016
n13532.out[0] (.names)                                           0.261    25.277
n13533.in[0] (.names)                                            1.014    26.291
n13533.out[0] (.names)                                           0.261    26.552
n13534.in[2] (.names)                                            1.014    27.566
n13534.out[0] (.names)                                           0.261    27.827
n13529.in[0] (.names)                                            1.014    28.841
n13529.out[0] (.names)                                           0.261    29.102
n13542.in[0] (.names)                                            1.014    30.116
n13542.out[0] (.names)                                           0.261    30.377
n13544.in[0] (.names)                                            1.014    31.390
n13544.out[0] (.names)                                           0.261    31.651
n13547.in[0] (.names)                                            1.014    32.665
n13547.out[0] (.names)                                           0.261    32.926
n13553.in[2] (.names)                                            1.014    33.940
n13553.out[0] (.names)                                           0.261    34.201
n13549.in[1] (.names)                                            1.014    35.215
n13549.out[0] (.names)                                           0.261    35.476
n13550.in[2] (.names)                                            1.014    36.490
n13550.out[0] (.names)                                           0.261    36.751
n13551.in[1] (.names)                                            1.014    37.765
n13551.out[0] (.names)                                           0.261    38.026
n13556.in[0] (.names)                                            1.014    39.039
n13556.out[0] (.names)                                           0.261    39.300
n13557.in[0] (.names)                                            1.014    40.314
n13557.out[0] (.names)                                           0.261    40.575
n13558.in[1] (.names)                                            1.014    41.589
n13558.out[0] (.names)                                           0.261    41.850
n13562.in[2] (.names)                                            1.014    42.864
n13562.out[0] (.names)                                           0.261    43.125
n13563.in[1] (.names)                                            1.014    44.139
n13563.out[0] (.names)                                           0.261    44.400
n13559.in[0] (.names)                                            1.014    45.413
n13559.out[0] (.names)                                           0.261    45.674
n13528.in[0] (.names)                                            1.014    46.688
n13528.out[0] (.names)                                           0.261    46.949
n13560.in[1] (.names)                                            1.014    47.963
n13560.out[0] (.names)                                           0.261    48.224
n12606.in[0] (.names)                                            1.014    49.238
n12606.out[0] (.names)                                           0.261    49.499
n13561.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13561.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n8577.Q[0] (.latch clocked by pclk)
Endpoint  : n12607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8577.clk[0] (.latch)                                            1.014     1.014
n8577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13460.in[0] (.names)                                            1.014     2.070
n13460.out[0] (.names)                                           0.261     2.331
n13461.in[0] (.names)                                            1.014     3.344
n13461.out[0] (.names)                                           0.261     3.605
n13462.in[1] (.names)                                            1.014     4.619
n13462.out[0] (.names)                                           0.261     4.880
n13463.in[1] (.names)                                            1.014     5.894
n13463.out[0] (.names)                                           0.261     6.155
n13466.in[0] (.names)                                            1.014     7.169
n13466.out[0] (.names)                                           0.261     7.430
n12589.in[1] (.names)                                            1.014     8.444
n12589.out[0] (.names)                                           0.261     8.705
n13517.in[1] (.names)                                            1.014     9.719
n13517.out[0] (.names)                                           0.261     9.980
n13519.in[0] (.names)                                            1.014    10.993
n13519.out[0] (.names)                                           0.261    11.254
n13520.in[0] (.names)                                            1.014    12.268
n13520.out[0] (.names)                                           0.261    12.529
n13522.in[1] (.names)                                            1.014    13.543
n13522.out[0] (.names)                                           0.261    13.804
n13523.in[0] (.names)                                            1.014    14.818
n13523.out[0] (.names)                                           0.261    15.079
n13566.in[1] (.names)                                            1.014    16.093
n13566.out[0] (.names)                                           0.261    16.354
n13564.in[1] (.names)                                            1.014    17.367
n13564.out[0] (.names)                                           0.261    17.628
n13565.in[0] (.names)                                            1.014    18.642
n13565.out[0] (.names)                                           0.261    18.903
n13501.in[2] (.names)                                            1.014    19.917
n13501.out[0] (.names)                                           0.261    20.178
n13568.in[0] (.names)                                            1.014    21.192
n13568.out[0] (.names)                                           0.261    21.453
n13526.in[1] (.names)                                            1.014    22.467
n13526.out[0] (.names)                                           0.261    22.728
n13527.in[1] (.names)                                            1.014    23.742
n13527.out[0] (.names)                                           0.261    24.003
n13532.in[0] (.names)                                            1.014    25.016
n13532.out[0] (.names)                                           0.261    25.277
n13533.in[0] (.names)                                            1.014    26.291
n13533.out[0] (.names)                                           0.261    26.552
n13534.in[2] (.names)                                            1.014    27.566
n13534.out[0] (.names)                                           0.261    27.827
n13529.in[0] (.names)                                            1.014    28.841
n13529.out[0] (.names)                                           0.261    29.102
n13542.in[0] (.names)                                            1.014    30.116
n13542.out[0] (.names)                                           0.261    30.377
n13544.in[0] (.names)                                            1.014    31.390
n13544.out[0] (.names)                                           0.261    31.651
n13547.in[0] (.names)                                            1.014    32.665
n13547.out[0] (.names)                                           0.261    32.926
n13553.in[2] (.names)                                            1.014    33.940
n13553.out[0] (.names)                                           0.261    34.201
n13549.in[1] (.names)                                            1.014    35.215
n13549.out[0] (.names)                                           0.261    35.476
n13550.in[2] (.names)                                            1.014    36.490
n13550.out[0] (.names)                                           0.261    36.751
n13551.in[1] (.names)                                            1.014    37.765
n13551.out[0] (.names)                                           0.261    38.026
n13556.in[0] (.names)                                            1.014    39.039
n13556.out[0] (.names)                                           0.261    39.300
n13557.in[0] (.names)                                            1.014    40.314
n13557.out[0] (.names)                                           0.261    40.575
n13558.in[1] (.names)                                            1.014    41.589
n13558.out[0] (.names)                                           0.261    41.850
n13562.in[2] (.names)                                            1.014    42.864
n13562.out[0] (.names)                                           0.261    43.125
n13563.in[1] (.names)                                            1.014    44.139
n13563.out[0] (.names)                                           0.261    44.400
n13559.in[0] (.names)                                            1.014    45.413
n13559.out[0] (.names)                                           0.261    45.674
n13528.in[0] (.names)                                            1.014    46.688
n13528.out[0] (.names)                                           0.261    46.949
n13560.in[1] (.names)                                            1.014    47.963
n13560.out[0] (.names)                                           0.261    48.224
n12606.in[0] (.names)                                            1.014    49.238
n12606.out[0] (.names)                                           0.261    49.499
n12607.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12607.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n8577.Q[0] (.latch clocked by pclk)
Endpoint  : n10774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8577.clk[0] (.latch)                                            1.014     1.014
n8577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13460.in[0] (.names)                                            1.014     2.070
n13460.out[0] (.names)                                           0.261     2.331
n13461.in[0] (.names)                                            1.014     3.344
n13461.out[0] (.names)                                           0.261     3.605
n13462.in[1] (.names)                                            1.014     4.619
n13462.out[0] (.names)                                           0.261     4.880
n13463.in[1] (.names)                                            1.014     5.894
n13463.out[0] (.names)                                           0.261     6.155
n13466.in[0] (.names)                                            1.014     7.169
n13466.out[0] (.names)                                           0.261     7.430
n12589.in[1] (.names)                                            1.014     8.444
n12589.out[0] (.names)                                           0.261     8.705
n13517.in[1] (.names)                                            1.014     9.719
n13517.out[0] (.names)                                           0.261     9.980
n13519.in[0] (.names)                                            1.014    10.993
n13519.out[0] (.names)                                           0.261    11.254
n13520.in[0] (.names)                                            1.014    12.268
n13520.out[0] (.names)                                           0.261    12.529
n13522.in[1] (.names)                                            1.014    13.543
n13522.out[0] (.names)                                           0.261    13.804
n13523.in[0] (.names)                                            1.014    14.818
n13523.out[0] (.names)                                           0.261    15.079
n13566.in[1] (.names)                                            1.014    16.093
n13566.out[0] (.names)                                           0.261    16.354
n13564.in[1] (.names)                                            1.014    17.367
n13564.out[0] (.names)                                           0.261    17.628
n13565.in[0] (.names)                                            1.014    18.642
n13565.out[0] (.names)                                           0.261    18.903
n13501.in[2] (.names)                                            1.014    19.917
n13501.out[0] (.names)                                           0.261    20.178
n13502.in[1] (.names)                                            1.014    21.192
n13502.out[0] (.names)                                           0.261    21.453
n13506.in[1] (.names)                                            1.014    22.467
n13506.out[0] (.names)                                           0.261    22.728
n13490.in[1] (.names)                                            1.014    23.742
n13490.out[0] (.names)                                           0.261    24.003
n13491.in[2] (.names)                                            1.014    25.016
n13491.out[0] (.names)                                           0.261    25.277
n13499.in[1] (.names)                                            1.014    26.291
n13499.out[0] (.names)                                           0.261    26.552
n12548.in[0] (.names)                                            1.014    27.566
n12548.out[0] (.names)                                           0.261    27.827
n12532.in[3] (.names)                                            1.014    28.841
n12532.out[0] (.names)                                           0.261    29.102
n12533.in[2] (.names)                                            1.014    30.116
n12533.out[0] (.names)                                           0.261    30.377
n12534.in[1] (.names)                                            1.014    31.390
n12534.out[0] (.names)                                           0.261    31.651
n12524.in[1] (.names)                                            1.014    32.665
n12524.out[0] (.names)                                           0.261    32.926
n12525.in[1] (.names)                                            1.014    33.940
n12525.out[0] (.names)                                           0.261    34.201
n12526.in[0] (.names)                                            1.014    35.215
n12526.out[0] (.names)                                           0.261    35.476
n12527.in[0] (.names)                                            1.014    36.490
n12527.out[0] (.names)                                           0.261    36.751
n12528.in[0] (.names)                                            1.014    37.765
n12528.out[0] (.names)                                           0.261    38.026
n12529.in[0] (.names)                                            1.014    39.039
n12529.out[0] (.names)                                           0.261    39.300
n12530.in[0] (.names)                                            1.014    40.314
n12530.out[0] (.names)                                           0.261    40.575
n12536.in[0] (.names)                                            1.014    41.589
n12536.out[0] (.names)                                           0.261    41.850
n12538.in[0] (.names)                                            1.014    42.864
n12538.out[0] (.names)                                           0.261    43.125
n12539.in[0] (.names)                                            1.014    44.139
n12539.out[0] (.names)                                           0.261    44.400
n12541.in[1] (.names)                                            1.014    45.413
n12541.out[0] (.names)                                           0.261    45.674
n12542.in[0] (.names)                                            1.014    46.688
n12542.out[0] (.names)                                           0.261    46.949
n12545.in[1] (.names)                                            1.014    47.963
n12545.out[0] (.names)                                           0.261    48.224
n10773.in[0] (.names)                                            1.014    49.238
n10773.out[0] (.names)                                           0.261    49.499
n10774.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10774.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n12151.Q[0] (.latch clocked by pclk)
Endpoint  : n8525.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12151.clk[0] (.latch)                                           1.014     1.014
n12151.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12152.in[0] (.names)                                            1.014     2.070
n12152.out[0] (.names)                                           0.261     2.331
n12153.in[0] (.names)                                            1.014     3.344
n12153.out[0] (.names)                                           0.261     3.605
n12147.in[0] (.names)                                            1.014     4.619
n12147.out[0] (.names)                                           0.261     4.880
n12148.in[0] (.names)                                            1.014     5.894
n12148.out[0] (.names)                                           0.261     6.155
n12063.in[0] (.names)                                            1.014     7.169
n12063.out[0] (.names)                                           0.261     7.430
n12149.in[0] (.names)                                            1.014     8.444
n12149.out[0] (.names)                                           0.261     8.705
n11957.in[1] (.names)                                            1.014     9.719
n11957.out[0] (.names)                                           0.261     9.980
n11950.in[1] (.names)                                            1.014    10.993
n11950.out[0] (.names)                                           0.261    11.254
n11916.in[1] (.names)                                            1.014    12.268
n11916.out[0] (.names)                                           0.261    12.529
n12003.in[0] (.names)                                            1.014    13.543
n12003.out[0] (.names)                                           0.261    13.804
n12004.in[0] (.names)                                            1.014    14.818
n12004.out[0] (.names)                                           0.261    15.079
n12005.in[0] (.names)                                            1.014    16.093
n12005.out[0] (.names)                                           0.261    16.354
n11965.in[0] (.names)                                            1.014    17.367
n11965.out[0] (.names)                                           0.261    17.628
n11966.in[0] (.names)                                            1.014    18.642
n11966.out[0] (.names)                                           0.261    18.903
n11967.in[3] (.names)                                            1.014    19.917
n11967.out[0] (.names)                                           0.261    20.178
n11968.in[3] (.names)                                            1.014    21.192
n11968.out[0] (.names)                                           0.261    21.453
n11969.in[2] (.names)                                            1.014    22.467
n11969.out[0] (.names)                                           0.261    22.728
n11972.in[1] (.names)                                            1.014    23.742
n11972.out[0] (.names)                                           0.261    24.003
n11973.in[0] (.names)                                            1.014    25.016
n11973.out[0] (.names)                                           0.261    25.277
n11981.in[0] (.names)                                            1.014    26.291
n11981.out[0] (.names)                                           0.261    26.552
n11975.in[0] (.names)                                            1.014    27.566
n11975.out[0] (.names)                                           0.261    27.827
n11974.in[0] (.names)                                            1.014    28.841
n11974.out[0] (.names)                                           0.261    29.102
n11976.in[0] (.names)                                            1.014    30.116
n11976.out[0] (.names)                                           0.261    30.377
n11979.in[1] (.names)                                            1.014    31.390
n11979.out[0] (.names)                                           0.261    31.651
n11980.in[0] (.names)                                            1.014    32.665
n11980.out[0] (.names)                                           0.261    32.926
n11982.in[1] (.names)                                            1.014    33.940
n11982.out[0] (.names)                                           0.261    34.201
n11986.in[2] (.names)                                            1.014    35.215
n11986.out[0] (.names)                                           0.261    35.476
n11987.in[1] (.names)                                            1.014    36.490
n11987.out[0] (.names)                                           0.261    36.751
n11988.in[0] (.names)                                            1.014    37.765
n11988.out[0] (.names)                                           0.261    38.026
n11989.in[0] (.names)                                            1.014    39.039
n11989.out[0] (.names)                                           0.261    39.300
n11990.in[0] (.names)                                            1.014    40.314
n11990.out[0] (.names)                                           0.261    40.575
n11991.in[1] (.names)                                            1.014    41.589
n11991.out[0] (.names)                                           0.261    41.850
n11992.in[1] (.names)                                            1.014    42.864
n11992.out[0] (.names)                                           0.261    43.125
n10809.in[0] (.names)                                            1.014    44.139
n10809.out[0] (.names)                                           0.261    44.400
n11993.in[0] (.names)                                            1.014    45.413
n11993.out[0] (.names)                                           0.261    45.674
n11994.in[0] (.names)                                            1.014    46.688
n11994.out[0] (.names)                                           0.261    46.949
n8591.in[0] (.names)                                             1.014    47.963
n8591.out[0] (.names)                                            0.261    48.224
n8524.in[0] (.names)                                             1.014    49.238
n8524.out[0] (.names)                                            0.261    49.499
n8525.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8525.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n11631.Q[0] (.latch clocked by pclk)
Endpoint  : n10872.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11631.clk[0] (.latch)                                           1.014     1.014
n11631.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11632.in[0] (.names)                                            1.014     2.070
n11632.out[0] (.names)                                           0.261     2.331
n11723.in[2] (.names)                                            1.014     3.344
n11723.out[0] (.names)                                           0.261     3.605
n11724.in[0] (.names)                                            1.014     4.619
n11724.out[0] (.names)                                           0.261     4.880
n11725.in[0] (.names)                                            1.014     5.894
n11725.out[0] (.names)                                           0.261     6.155
n11685.in[0] (.names)                                            1.014     7.169
n11685.out[0] (.names)                                           0.261     7.430
n11683.in[0] (.names)                                            1.014     8.444
n11683.out[0] (.names)                                           0.261     8.705
n11686.in[0] (.names)                                            1.014     9.719
n11686.out[0] (.names)                                           0.261     9.980
n11687.in[0] (.names)                                            1.014    10.993
n11687.out[0] (.names)                                           0.261    11.254
n11688.in[0] (.names)                                            1.014    12.268
n11688.out[0] (.names)                                           0.261    12.529
n11689.in[1] (.names)                                            1.014    13.543
n11689.out[0] (.names)                                           0.261    13.804
n11682.in[1] (.names)                                            1.014    14.818
n11682.out[0] (.names)                                           0.261    15.079
n11684.in[1] (.names)                                            1.014    16.093
n11684.out[0] (.names)                                           0.261    16.354
n11655.in[0] (.names)                                            1.014    17.367
n11655.out[0] (.names)                                           0.261    17.628
n11647.in[0] (.names)                                            1.014    18.642
n11647.out[0] (.names)                                           0.261    18.903
n11648.in[1] (.names)                                            1.014    19.917
n11648.out[0] (.names)                                           0.261    20.178
n11650.in[1] (.names)                                            1.014    21.192
n11650.out[0] (.names)                                           0.261    21.453
n11651.in[0] (.names)                                            1.014    22.467
n11651.out[0] (.names)                                           0.261    22.728
n11658.in[0] (.names)                                            1.014    23.742
n11658.out[0] (.names)                                           0.261    24.003
n11666.in[1] (.names)                                            1.014    25.016
n11666.out[0] (.names)                                           0.261    25.277
n11660.in[0] (.names)                                            1.014    26.291
n11660.out[0] (.names)                                           0.261    26.552
n11662.in[0] (.names)                                            1.014    27.566
n11662.out[0] (.names)                                           0.261    27.827
n11659.in[0] (.names)                                            1.014    28.841
n11659.out[0] (.names)                                           0.261    29.102
n11661.in[0] (.names)                                            1.014    30.116
n11661.out[0] (.names)                                           0.261    30.377
n11663.in[0] (.names)                                            1.014    31.390
n11663.out[0] (.names)                                           0.261    31.651
n11664.in[0] (.names)                                            1.014    32.665
n11664.out[0] (.names)                                           0.261    32.926
n11671.in[1] (.names)                                            1.014    33.940
n11671.out[0] (.names)                                           0.261    34.201
n11672.in[1] (.names)                                            1.014    35.215
n11672.out[0] (.names)                                           0.261    35.476
n11668.in[1] (.names)                                            1.014    36.490
n11668.out[0] (.names)                                           0.261    36.751
n11669.in[0] (.names)                                            1.014    37.765
n11669.out[0] (.names)                                           0.261    38.026
n11674.in[0] (.names)                                            1.014    39.039
n11674.out[0] (.names)                                           0.261    39.300
n11675.in[0] (.names)                                            1.014    40.314
n11675.out[0] (.names)                                           0.261    40.575
n11676.in[0] (.names)                                            1.014    41.589
n11676.out[0] (.names)                                           0.261    41.850
n11677.in[0] (.names)                                            1.014    42.864
n11677.out[0] (.names)                                           0.261    43.125
n10865.in[0] (.names)                                            1.014    44.139
n10865.out[0] (.names)                                           0.261    44.400
n11678.in[0] (.names)                                            1.014    45.413
n11678.out[0] (.names)                                           0.261    45.674
n10833.in[0] (.names)                                            1.014    46.688
n10833.out[0] (.names)                                           0.261    46.949
n10823.in[1] (.names)                                            1.014    47.963
n10823.out[0] (.names)                                           0.261    48.224
n10871.in[0] (.names)                                            1.014    49.238
n10871.out[0] (.names)                                           0.261    49.499
n10872.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10872.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n11178.Q[0] (.latch clocked by pclk)
Endpoint  : n11252.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11178.clk[0] (.latch)                                           1.014     1.014
n11178.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11169.in[0] (.names)                                            1.014     2.070
n11169.out[0] (.names)                                           0.261     2.331
n11179.in[0] (.names)                                            1.014     3.344
n11179.out[0] (.names)                                           0.261     3.605
n11181.in[0] (.names)                                            1.014     4.619
n11181.out[0] (.names)                                           0.261     4.880
n11185.in[0] (.names)                                            1.014     5.894
n11185.out[0] (.names)                                           0.261     6.155
n11186.in[2] (.names)                                            1.014     7.169
n11186.out[0] (.names)                                           0.261     7.430
n11187.in[1] (.names)                                            1.014     8.444
n11187.out[0] (.names)                                           0.261     8.705
n11191.in[0] (.names)                                            1.014     9.719
n11191.out[0] (.names)                                           0.261     9.980
n11192.in[1] (.names)                                            1.014    10.993
n11192.out[0] (.names)                                           0.261    11.254
n11144.in[0] (.names)                                            1.014    12.268
n11144.out[0] (.names)                                           0.261    12.529
n11146.in[0] (.names)                                            1.014    13.543
n11146.out[0] (.names)                                           0.261    13.804
n11154.in[2] (.names)                                            1.014    14.818
n11154.out[0] (.names)                                           0.261    15.079
n11087.in[0] (.names)                                            1.014    16.093
n11087.out[0] (.names)                                           0.261    16.354
n11196.in[0] (.names)                                            1.014    17.367
n11196.out[0] (.names)                                           0.261    17.628
n11206.in[3] (.names)                                            1.014    18.642
n11206.out[0] (.names)                                           0.261    18.903
n11207.in[0] (.names)                                            1.014    19.917
n11207.out[0] (.names)                                           0.261    20.178
n11208.in[0] (.names)                                            1.014    21.192
n11208.out[0] (.names)                                           0.261    21.453
n11209.in[1] (.names)                                            1.014    22.467
n11209.out[0] (.names)                                           0.261    22.728
n11211.in[0] (.names)                                            1.014    23.742
n11211.out[0] (.names)                                           0.261    24.003
n11182.in[0] (.names)                                            1.014    25.016
n11182.out[0] (.names)                                           0.261    25.277
n11212.in[2] (.names)                                            1.014    26.291
n11212.out[0] (.names)                                           0.261    26.552
n11214.in[1] (.names)                                            1.014    27.566
n11214.out[0] (.names)                                           0.261    27.827
n11199.in[0] (.names)                                            1.014    28.841
n11199.out[0] (.names)                                           0.261    29.102
n11215.in[0] (.names)                                            1.014    30.116
n11215.out[0] (.names)                                           0.261    30.377
n11167.in[0] (.names)                                            1.014    31.390
n11167.out[0] (.names)                                           0.261    31.651
n11223.in[1] (.names)                                            1.014    32.665
n11223.out[0] (.names)                                           0.261    32.926
n11224.in[2] (.names)                                            1.014    33.940
n11224.out[0] (.names)                                           0.261    34.201
n11225.in[0] (.names)                                            1.014    35.215
n11225.out[0] (.names)                                           0.261    35.476
n11227.in[1] (.names)                                            1.014    36.490
n11227.out[0] (.names)                                           0.261    36.751
n11246.in[2] (.names)                                            1.014    37.765
n11246.out[0] (.names)                                           0.261    38.026
n11247.in[0] (.names)                                            1.014    39.039
n11247.out[0] (.names)                                           0.261    39.300
n11244.in[0] (.names)                                            1.014    40.314
n11244.out[0] (.names)                                           0.261    40.575
n11248.in[0] (.names)                                            1.014    41.589
n11248.out[0] (.names)                                           0.261    41.850
n10857.in[0] (.names)                                            1.014    42.864
n10857.out[0] (.names)                                           0.261    43.125
n11251.in[0] (.names)                                            1.014    44.139
n11251.out[0] (.names)                                           0.261    44.400
n10819.in[0] (.names)                                            1.014    45.413
n10819.out[0] (.names)                                           0.261    45.674
n10815.in[0] (.names)                                            1.014    46.688
n10815.out[0] (.names)                                           0.261    46.949
n11249.in[1] (.names)                                            1.014    47.963
n11249.out[0] (.names)                                           0.261    48.224
n11250.in[0] (.names)                                            1.014    49.238
n11250.out[0] (.names)                                           0.261    49.499
n11252.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11252.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n10470.Q[0] (.latch clocked by pclk)
Endpoint  : n10690.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10470.clk[0] (.latch)                                           1.014     1.014
n10470.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10459.in[0] (.names)                                            1.014     2.070
n10459.out[0] (.names)                                           0.261     2.331
n10454.in[0] (.names)                                            1.014     3.344
n10454.out[0] (.names)                                           0.261     3.605
n10764.in[0] (.names)                                            1.014     4.619
n10764.out[0] (.names)                                           0.261     4.880
n10766.in[0] (.names)                                            1.014     5.894
n10766.out[0] (.names)                                           0.261     6.155
n10735.in[2] (.names)                                            1.014     7.169
n10735.out[0] (.names)                                           0.261     7.430
n10743.in[1] (.names)                                            1.014     8.444
n10743.out[0] (.names)                                           0.261     8.705
n10769.in[1] (.names)                                            1.014     9.719
n10769.out[0] (.names)                                           0.261     9.980
n10771.in[1] (.names)                                            1.014    10.993
n10771.out[0] (.names)                                           0.261    11.254
n10652.in[1] (.names)                                            1.014    12.268
n10652.out[0] (.names)                                           0.261    12.529
n10653.in[1] (.names)                                            1.014    13.543
n10653.out[0] (.names)                                           0.261    13.804
n10646.in[0] (.names)                                            1.014    14.818
n10646.out[0] (.names)                                           0.261    15.079
n10659.in[0] (.names)                                            1.014    16.093
n10659.out[0] (.names)                                           0.261    16.354
n10647.in[0] (.names)                                            1.014    17.367
n10647.out[0] (.names)                                           0.261    17.628
n10672.in[3] (.names)                                            1.014    18.642
n10672.out[0] (.names)                                           0.261    18.903
n10673.in[3] (.names)                                            1.014    19.917
n10673.out[0] (.names)                                           0.261    20.178
n10675.in[1] (.names)                                            1.014    21.192
n10675.out[0] (.names)                                           0.261    21.453
n10676.in[0] (.names)                                            1.014    22.467
n10676.out[0] (.names)                                           0.261    22.728
n10661.in[0] (.names)                                            1.014    23.742
n10661.out[0] (.names)                                           0.261    24.003
n10677.in[0] (.names)                                            1.014    25.016
n10677.out[0] (.names)                                           0.261    25.277
n10679.in[1] (.names)                                            1.014    26.291
n10679.out[0] (.names)                                           0.261    26.552
n10680.in[0] (.names)                                            1.014    27.566
n10680.out[0] (.names)                                           0.261    27.827
n10691.in[1] (.names)                                            1.014    28.841
n10691.out[0] (.names)                                           0.261    29.102
n10693.in[0] (.names)                                            1.014    30.116
n10693.out[0] (.names)                                           0.261    30.377
n10694.in[0] (.names)                                            1.014    31.390
n10694.out[0] (.names)                                           0.261    31.651
n10668.in[0] (.names)                                            1.014    32.665
n10668.out[0] (.names)                                           0.261    32.926
n10695.in[0] (.names)                                            1.014    33.940
n10695.out[0] (.names)                                           0.261    34.201
n10697.in[0] (.names)                                            1.014    35.215
n10697.out[0] (.names)                                           0.261    35.476
n10698.in[0] (.names)                                            1.014    36.490
n10698.out[0] (.names)                                           0.261    36.751
n10702.in[1] (.names)                                            1.014    37.765
n10702.out[0] (.names)                                           0.261    38.026
n10699.in[0] (.names)                                            1.014    39.039
n10699.out[0] (.names)                                           0.261    39.300
n10700.in[0] (.names)                                            1.014    40.314
n10700.out[0] (.names)                                           0.261    40.575
n10703.in[0] (.names)                                            1.014    41.589
n10703.out[0] (.names)                                           0.261    41.850
n10704.in[1] (.names)                                            1.014    42.864
n10704.out[0] (.names)                                           0.261    43.125
n10705.in[0] (.names)                                            1.014    44.139
n10705.out[0] (.names)                                           0.261    44.400
n10706.in[0] (.names)                                            1.014    45.413
n10706.out[0] (.names)                                           0.261    45.674
n10708.in[0] (.names)                                            1.014    46.688
n10708.out[0] (.names)                                           0.261    46.949
n10710.in[1] (.names)                                            1.014    47.963
n10710.out[0] (.names)                                           0.261    48.224
n8572.in[0] (.names)                                             1.014    49.238
n8572.out[0] (.names)                                            0.261    49.499
n10690.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10690.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n10470.Q[0] (.latch clocked by pclk)
Endpoint  : n8573.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10470.clk[0] (.latch)                                           1.014     1.014
n10470.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10459.in[0] (.names)                                            1.014     2.070
n10459.out[0] (.names)                                           0.261     2.331
n10454.in[0] (.names)                                            1.014     3.344
n10454.out[0] (.names)                                           0.261     3.605
n10764.in[0] (.names)                                            1.014     4.619
n10764.out[0] (.names)                                           0.261     4.880
n10766.in[0] (.names)                                            1.014     5.894
n10766.out[0] (.names)                                           0.261     6.155
n10735.in[2] (.names)                                            1.014     7.169
n10735.out[0] (.names)                                           0.261     7.430
n10743.in[1] (.names)                                            1.014     8.444
n10743.out[0] (.names)                                           0.261     8.705
n10769.in[1] (.names)                                            1.014     9.719
n10769.out[0] (.names)                                           0.261     9.980
n10771.in[1] (.names)                                            1.014    10.993
n10771.out[0] (.names)                                           0.261    11.254
n10652.in[1] (.names)                                            1.014    12.268
n10652.out[0] (.names)                                           0.261    12.529
n10653.in[1] (.names)                                            1.014    13.543
n10653.out[0] (.names)                                           0.261    13.804
n10646.in[0] (.names)                                            1.014    14.818
n10646.out[0] (.names)                                           0.261    15.079
n10659.in[0] (.names)                                            1.014    16.093
n10659.out[0] (.names)                                           0.261    16.354
n10647.in[0] (.names)                                            1.014    17.367
n10647.out[0] (.names)                                           0.261    17.628
n10672.in[3] (.names)                                            1.014    18.642
n10672.out[0] (.names)                                           0.261    18.903
n10673.in[3] (.names)                                            1.014    19.917
n10673.out[0] (.names)                                           0.261    20.178
n10675.in[1] (.names)                                            1.014    21.192
n10675.out[0] (.names)                                           0.261    21.453
n10676.in[0] (.names)                                            1.014    22.467
n10676.out[0] (.names)                                           0.261    22.728
n10661.in[0] (.names)                                            1.014    23.742
n10661.out[0] (.names)                                           0.261    24.003
n10677.in[0] (.names)                                            1.014    25.016
n10677.out[0] (.names)                                           0.261    25.277
n10679.in[1] (.names)                                            1.014    26.291
n10679.out[0] (.names)                                           0.261    26.552
n10680.in[0] (.names)                                            1.014    27.566
n10680.out[0] (.names)                                           0.261    27.827
n10691.in[1] (.names)                                            1.014    28.841
n10691.out[0] (.names)                                           0.261    29.102
n10693.in[0] (.names)                                            1.014    30.116
n10693.out[0] (.names)                                           0.261    30.377
n10694.in[0] (.names)                                            1.014    31.390
n10694.out[0] (.names)                                           0.261    31.651
n10668.in[0] (.names)                                            1.014    32.665
n10668.out[0] (.names)                                           0.261    32.926
n10695.in[0] (.names)                                            1.014    33.940
n10695.out[0] (.names)                                           0.261    34.201
n10697.in[0] (.names)                                            1.014    35.215
n10697.out[0] (.names)                                           0.261    35.476
n10698.in[0] (.names)                                            1.014    36.490
n10698.out[0] (.names)                                           0.261    36.751
n10702.in[1] (.names)                                            1.014    37.765
n10702.out[0] (.names)                                           0.261    38.026
n10699.in[0] (.names)                                            1.014    39.039
n10699.out[0] (.names)                                           0.261    39.300
n10700.in[0] (.names)                                            1.014    40.314
n10700.out[0] (.names)                                           0.261    40.575
n10703.in[0] (.names)                                            1.014    41.589
n10703.out[0] (.names)                                           0.261    41.850
n10704.in[1] (.names)                                            1.014    42.864
n10704.out[0] (.names)                                           0.261    43.125
n10705.in[0] (.names)                                            1.014    44.139
n10705.out[0] (.names)                                           0.261    44.400
n10706.in[0] (.names)                                            1.014    45.413
n10706.out[0] (.names)                                           0.261    45.674
n10708.in[0] (.names)                                            1.014    46.688
n10708.out[0] (.names)                                           0.261    46.949
n10710.in[1] (.names)                                            1.014    47.963
n10710.out[0] (.names)                                           0.261    48.224
n8572.in[0] (.names)                                             1.014    49.238
n8572.out[0] (.names)                                            0.261    49.499
n8573.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8573.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n8644.Q[0] (.latch clocked by pclk)
Endpoint  : n8686.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8644.clk[0] (.latch)                                            1.014     1.014
n8644.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9224.in[0] (.names)                                             1.014     2.070
n9224.out[0] (.names)                                            0.261     2.331
n9225.in[2] (.names)                                             1.014     3.344
n9225.out[0] (.names)                                            0.261     3.605
n9226.in[0] (.names)                                             1.014     4.619
n9226.out[0] (.names)                                            0.261     4.880
n9227.in[0] (.names)                                             1.014     5.894
n9227.out[0] (.names)                                            0.261     6.155
n9228.in[0] (.names)                                             1.014     7.169
n9228.out[0] (.names)                                            0.261     7.430
n9229.in[0] (.names)                                             1.014     8.444
n9229.out[0] (.names)                                            0.261     8.705
n9230.in[1] (.names)                                             1.014     9.719
n9230.out[0] (.names)                                            0.261     9.980
n9276.in[2] (.names)                                             1.014    10.993
n9276.out[0] (.names)                                            0.261    11.254
n9277.in[3] (.names)                                             1.014    12.268
n9277.out[0] (.names)                                            0.261    12.529
n9280.in[1] (.names)                                             1.014    13.543
n9280.out[0] (.names)                                            0.261    13.804
n9282.in[0] (.names)                                             1.014    14.818
n9282.out[0] (.names)                                            0.261    15.079
n9285.in[1] (.names)                                             1.014    16.093
n9285.out[0] (.names)                                            0.261    16.354
n9284.in[0] (.names)                                             1.014    17.367
n9284.out[0] (.names)                                            0.261    17.628
n9294.in[1] (.names)                                             1.014    18.642
n9294.out[0] (.names)                                            0.261    18.903
n9307.in[0] (.names)                                             1.014    19.917
n9307.out[0] (.names)                                            0.261    20.178
n9309.in[1] (.names)                                             1.014    21.192
n9309.out[0] (.names)                                            0.261    21.453
n9311.in[0] (.names)                                             1.014    22.467
n9311.out[0] (.names)                                            0.261    22.728
n9312.in[0] (.names)                                             1.014    23.742
n9312.out[0] (.names)                                            0.261    24.003
n9313.in[0] (.names)                                             1.014    25.016
n9313.out[0] (.names)                                            0.261    25.277
n9297.in[1] (.names)                                             1.014    26.291
n9297.out[0] (.names)                                            0.261    26.552
n9298.in[2] (.names)                                             1.014    27.566
n9298.out[0] (.names)                                            0.261    27.827
n9303.in[0] (.names)                                             1.014    28.841
n9303.out[0] (.names)                                            0.261    29.102
n9316.in[0] (.names)                                             1.014    30.116
n9316.out[0] (.names)                                            0.261    30.377
n8976.in[0] (.names)                                             1.014    31.390
n8976.out[0] (.names)                                            0.261    31.651
n8977.in[1] (.names)                                             1.014    32.665
n8977.out[0] (.names)                                            0.261    32.926
n8978.in[2] (.names)                                             1.014    33.940
n8978.out[0] (.names)                                            0.261    34.201
n8979.in[1] (.names)                                             1.014    35.215
n8979.out[0] (.names)                                            0.261    35.476
n8980.in[0] (.names)                                             1.014    36.490
n8980.out[0] (.names)                                            0.261    36.751
n8981.in[0] (.names)                                             1.014    37.765
n8981.out[0] (.names)                                            0.261    38.026
n8989.in[1] (.names)                                             1.014    39.039
n8989.out[0] (.names)                                            0.261    39.300
n8990.in[0] (.names)                                             1.014    40.314
n8990.out[0] (.names)                                            0.261    40.575
n8985.in[0] (.names)                                             1.014    41.589
n8985.out[0] (.names)                                            0.261    41.850
n8987.in[0] (.names)                                             1.014    42.864
n8987.out[0] (.names)                                            0.261    43.125
n8991.in[2] (.names)                                             1.014    44.139
n8991.out[0] (.names)                                            0.261    44.400
n8992.in[0] (.names)                                             1.014    45.413
n8992.out[0] (.names)                                            0.261    45.674
n8994.in[0] (.names)                                             1.014    46.688
n8994.out[0] (.names)                                            0.261    46.949
n8587.in[2] (.names)                                             1.014    47.963
n8587.out[0] (.names)                                            0.261    48.224
n8685.in[0] (.names)                                             1.014    49.238
n8685.out[0] (.names)                                            0.261    49.499
n8686.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8686.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n10058.Q[0] (.latch clocked by pclk)
Endpoint  : n8624.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10058.clk[0] (.latch)                                           1.014     1.014
n10058.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10174.in[0] (.names)                                            1.014     2.070
n10174.out[0] (.names)                                           0.261     2.331
n10175.in[2] (.names)                                            1.014     3.344
n10175.out[0] (.names)                                           0.261     3.605
n10176.in[0] (.names)                                            1.014     4.619
n10176.out[0] (.names)                                           0.261     4.880
n10177.in[0] (.names)                                            1.014     5.894
n10177.out[0] (.names)                                           0.261     6.155
n10057.in[0] (.names)                                            1.014     7.169
n10057.out[0] (.names)                                           0.261     7.430
n10047.in[3] (.names)                                            1.014     8.444
n10047.out[0] (.names)                                           0.261     8.705
n10104.in[0] (.names)                                            1.014     9.719
n10104.out[0] (.names)                                           0.261     9.980
n10107.in[0] (.names)                                            1.014    10.993
n10107.out[0] (.names)                                           0.261    11.254
n10108.in[1] (.names)                                            1.014    12.268
n10108.out[0] (.names)                                           0.261    12.529
n10109.in[0] (.names)                                            1.014    13.543
n10109.out[0] (.names)                                           0.261    13.804
n10111.in[0] (.names)                                            1.014    14.818
n10111.out[0] (.names)                                           0.261    15.079
n10112.in[0] (.names)                                            1.014    16.093
n10112.out[0] (.names)                                           0.261    16.354
n10114.in[1] (.names)                                            1.014    17.367
n10114.out[0] (.names)                                           0.261    17.628
n10115.in[0] (.names)                                            1.014    18.642
n10115.out[0] (.names)                                           0.261    18.903
n10061.in[0] (.names)                                            1.014    19.917
n10061.out[0] (.names)                                           0.261    20.178
n10062.in[2] (.names)                                            1.014    21.192
n10062.out[0] (.names)                                           0.261    21.453
n10048.in[3] (.names)                                            1.014    22.467
n10048.out[0] (.names)                                           0.261    22.728
n10063.in[0] (.names)                                            1.014    23.742
n10063.out[0] (.names)                                           0.261    24.003
n10065.in[0] (.names)                                            1.014    25.016
n10065.out[0] (.names)                                           0.261    25.277
n10067.in[0] (.names)                                            1.014    26.291
n10067.out[0] (.names)                                           0.261    26.552
n10068.in[1] (.names)                                            1.014    27.566
n10068.out[0] (.names)                                           0.261    27.827
n10069.in[1] (.names)                                            1.014    28.841
n10069.out[0] (.names)                                           0.261    29.102
n10070.in[0] (.names)                                            1.014    30.116
n10070.out[0] (.names)                                           0.261    30.377
n10071.in[1] (.names)                                            1.014    31.390
n10071.out[0] (.names)                                           0.261    31.651
n10072.in[0] (.names)                                            1.014    32.665
n10072.out[0] (.names)                                           0.261    32.926
n10075.in[0] (.names)                                            1.014    33.940
n10075.out[0] (.names)                                           0.261    34.201
n10077.in[0] (.names)                                            1.014    35.215
n10077.out[0] (.names)                                           0.261    35.476
n10078.in[0] (.names)                                            1.014    36.490
n10078.out[0] (.names)                                           0.261    36.751
n10079.in[2] (.names)                                            1.014    37.765
n10079.out[0] (.names)                                           0.261    38.026
n10083.in[0] (.names)                                            1.014    39.039
n10083.out[0] (.names)                                           0.261    39.300
n10084.in[1] (.names)                                            1.014    40.314
n10084.out[0] (.names)                                           0.261    40.575
n10089.in[0] (.names)                                            1.014    41.589
n10089.out[0] (.names)                                           0.261    41.850
n10090.in[0] (.names)                                            1.014    42.864
n10090.out[0] (.names)                                           0.261    43.125
n10091.in[0] (.names)                                            1.014    44.139
n10091.out[0] (.names)                                           0.261    44.400
n10092.in[0] (.names)                                            1.014    45.413
n10092.out[0] (.names)                                           0.261    45.674
n10093.in[0] (.names)                                            1.014    46.688
n10093.out[0] (.names)                                           0.261    46.949
n10073.in[0] (.names)                                            1.014    47.963
n10073.out[0] (.names)                                           0.261    48.224
n8623.in[0] (.names)                                             1.014    49.238
n8623.out[0] (.names)                                            0.261    49.499
n8624.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8624.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n10058.Q[0] (.latch clocked by pclk)
Endpoint  : n10095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10058.clk[0] (.latch)                                           1.014     1.014
n10058.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10174.in[0] (.names)                                            1.014     2.070
n10174.out[0] (.names)                                           0.261     2.331
n10175.in[2] (.names)                                            1.014     3.344
n10175.out[0] (.names)                                           0.261     3.605
n10176.in[0] (.names)                                            1.014     4.619
n10176.out[0] (.names)                                           0.261     4.880
n10177.in[0] (.names)                                            1.014     5.894
n10177.out[0] (.names)                                           0.261     6.155
n10057.in[0] (.names)                                            1.014     7.169
n10057.out[0] (.names)                                           0.261     7.430
n10047.in[3] (.names)                                            1.014     8.444
n10047.out[0] (.names)                                           0.261     8.705
n10104.in[0] (.names)                                            1.014     9.719
n10104.out[0] (.names)                                           0.261     9.980
n10107.in[0] (.names)                                            1.014    10.993
n10107.out[0] (.names)                                           0.261    11.254
n10108.in[1] (.names)                                            1.014    12.268
n10108.out[0] (.names)                                           0.261    12.529
n10109.in[0] (.names)                                            1.014    13.543
n10109.out[0] (.names)                                           0.261    13.804
n10111.in[0] (.names)                                            1.014    14.818
n10111.out[0] (.names)                                           0.261    15.079
n10112.in[0] (.names)                                            1.014    16.093
n10112.out[0] (.names)                                           0.261    16.354
n10114.in[1] (.names)                                            1.014    17.367
n10114.out[0] (.names)                                           0.261    17.628
n10115.in[0] (.names)                                            1.014    18.642
n10115.out[0] (.names)                                           0.261    18.903
n10061.in[0] (.names)                                            1.014    19.917
n10061.out[0] (.names)                                           0.261    20.178
n10062.in[2] (.names)                                            1.014    21.192
n10062.out[0] (.names)                                           0.261    21.453
n10048.in[3] (.names)                                            1.014    22.467
n10048.out[0] (.names)                                           0.261    22.728
n10063.in[0] (.names)                                            1.014    23.742
n10063.out[0] (.names)                                           0.261    24.003
n10065.in[0] (.names)                                            1.014    25.016
n10065.out[0] (.names)                                           0.261    25.277
n10067.in[0] (.names)                                            1.014    26.291
n10067.out[0] (.names)                                           0.261    26.552
n10068.in[1] (.names)                                            1.014    27.566
n10068.out[0] (.names)                                           0.261    27.827
n10069.in[1] (.names)                                            1.014    28.841
n10069.out[0] (.names)                                           0.261    29.102
n10070.in[0] (.names)                                            1.014    30.116
n10070.out[0] (.names)                                           0.261    30.377
n10071.in[1] (.names)                                            1.014    31.390
n10071.out[0] (.names)                                           0.261    31.651
n10072.in[0] (.names)                                            1.014    32.665
n10072.out[0] (.names)                                           0.261    32.926
n10075.in[0] (.names)                                            1.014    33.940
n10075.out[0] (.names)                                           0.261    34.201
n10077.in[0] (.names)                                            1.014    35.215
n10077.out[0] (.names)                                           0.261    35.476
n10078.in[0] (.names)                                            1.014    36.490
n10078.out[0] (.names)                                           0.261    36.751
n10079.in[2] (.names)                                            1.014    37.765
n10079.out[0] (.names)                                           0.261    38.026
n10083.in[0] (.names)                                            1.014    39.039
n10083.out[0] (.names)                                           0.261    39.300
n10084.in[1] (.names)                                            1.014    40.314
n10084.out[0] (.names)                                           0.261    40.575
n10089.in[0] (.names)                                            1.014    41.589
n10089.out[0] (.names)                                           0.261    41.850
n10090.in[0] (.names)                                            1.014    42.864
n10090.out[0] (.names)                                           0.261    43.125
n10091.in[0] (.names)                                            1.014    44.139
n10091.out[0] (.names)                                           0.261    44.400
n10092.in[0] (.names)                                            1.014    45.413
n10092.out[0] (.names)                                           0.261    45.674
n10093.in[0] (.names)                                            1.014    46.688
n10093.out[0] (.names)                                           0.261    46.949
n10094.in[0] (.names)                                            1.014    47.963
n10094.out[0] (.names)                                           0.261    48.224
n8526.in[1] (.names)                                             1.014    49.238
n8526.out[0] (.names)                                            0.261    49.499
n10095.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10095.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n10058.Q[0] (.latch clocked by pclk)
Endpoint  : n8527.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10058.clk[0] (.latch)                                           1.014     1.014
n10058.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10174.in[0] (.names)                                            1.014     2.070
n10174.out[0] (.names)                                           0.261     2.331
n10175.in[2] (.names)                                            1.014     3.344
n10175.out[0] (.names)                                           0.261     3.605
n10176.in[0] (.names)                                            1.014     4.619
n10176.out[0] (.names)                                           0.261     4.880
n10177.in[0] (.names)                                            1.014     5.894
n10177.out[0] (.names)                                           0.261     6.155
n10057.in[0] (.names)                                            1.014     7.169
n10057.out[0] (.names)                                           0.261     7.430
n10047.in[3] (.names)                                            1.014     8.444
n10047.out[0] (.names)                                           0.261     8.705
n10104.in[0] (.names)                                            1.014     9.719
n10104.out[0] (.names)                                           0.261     9.980
n10107.in[0] (.names)                                            1.014    10.993
n10107.out[0] (.names)                                           0.261    11.254
n10108.in[1] (.names)                                            1.014    12.268
n10108.out[0] (.names)                                           0.261    12.529
n10109.in[0] (.names)                                            1.014    13.543
n10109.out[0] (.names)                                           0.261    13.804
n10111.in[0] (.names)                                            1.014    14.818
n10111.out[0] (.names)                                           0.261    15.079
n10112.in[0] (.names)                                            1.014    16.093
n10112.out[0] (.names)                                           0.261    16.354
n10114.in[1] (.names)                                            1.014    17.367
n10114.out[0] (.names)                                           0.261    17.628
n10115.in[0] (.names)                                            1.014    18.642
n10115.out[0] (.names)                                           0.261    18.903
n10061.in[0] (.names)                                            1.014    19.917
n10061.out[0] (.names)                                           0.261    20.178
n10062.in[2] (.names)                                            1.014    21.192
n10062.out[0] (.names)                                           0.261    21.453
n10048.in[3] (.names)                                            1.014    22.467
n10048.out[0] (.names)                                           0.261    22.728
n10063.in[0] (.names)                                            1.014    23.742
n10063.out[0] (.names)                                           0.261    24.003
n10065.in[0] (.names)                                            1.014    25.016
n10065.out[0] (.names)                                           0.261    25.277
n10067.in[0] (.names)                                            1.014    26.291
n10067.out[0] (.names)                                           0.261    26.552
n10068.in[1] (.names)                                            1.014    27.566
n10068.out[0] (.names)                                           0.261    27.827
n10069.in[1] (.names)                                            1.014    28.841
n10069.out[0] (.names)                                           0.261    29.102
n10070.in[0] (.names)                                            1.014    30.116
n10070.out[0] (.names)                                           0.261    30.377
n10071.in[1] (.names)                                            1.014    31.390
n10071.out[0] (.names)                                           0.261    31.651
n10072.in[0] (.names)                                            1.014    32.665
n10072.out[0] (.names)                                           0.261    32.926
n10075.in[0] (.names)                                            1.014    33.940
n10075.out[0] (.names)                                           0.261    34.201
n10077.in[0] (.names)                                            1.014    35.215
n10077.out[0] (.names)                                           0.261    35.476
n10078.in[0] (.names)                                            1.014    36.490
n10078.out[0] (.names)                                           0.261    36.751
n10079.in[2] (.names)                                            1.014    37.765
n10079.out[0] (.names)                                           0.261    38.026
n10083.in[0] (.names)                                            1.014    39.039
n10083.out[0] (.names)                                           0.261    39.300
n10084.in[1] (.names)                                            1.014    40.314
n10084.out[0] (.names)                                           0.261    40.575
n10089.in[0] (.names)                                            1.014    41.589
n10089.out[0] (.names)                                           0.261    41.850
n10090.in[0] (.names)                                            1.014    42.864
n10090.out[0] (.names)                                           0.261    43.125
n10091.in[0] (.names)                                            1.014    44.139
n10091.out[0] (.names)                                           0.261    44.400
n10092.in[0] (.names)                                            1.014    45.413
n10092.out[0] (.names)                                           0.261    45.674
n10093.in[0] (.names)                                            1.014    46.688
n10093.out[0] (.names)                                           0.261    46.949
n10094.in[0] (.names)                                            1.014    47.963
n10094.out[0] (.names)                                           0.261    48.224
n8526.in[1] (.names)                                             1.014    49.238
n8526.out[0] (.names)                                            0.261    49.499
n8527.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8527.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n8630.Q[0] (.latch clocked by pclk)
Endpoint  : n8632.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8630.clk[0] (.latch)                                            1.014     1.014
n8630.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9003.in[0] (.names)                                             1.014     2.070
n9003.out[0] (.names)                                            0.261     2.331
n9005.in[0] (.names)                                             1.014     3.344
n9005.out[0] (.names)                                            0.261     3.605
n9010.in[0] (.names)                                             1.014     4.619
n9010.out[0] (.names)                                            0.261     4.880
n9004.in[2] (.names)                                             1.014     5.894
n9004.out[0] (.names)                                            0.261     6.155
n8952.in[0] (.names)                                             1.014     7.169
n8952.out[0] (.names)                                            0.261     7.430
n8953.in[0] (.names)                                             1.014     8.444
n8953.out[0] (.names)                                            0.261     8.705
n8954.in[0] (.names)                                             1.014     9.719
n8954.out[0] (.names)                                            0.261     9.980
n8956.in[3] (.names)                                             1.014    10.993
n8956.out[0] (.names)                                            0.261    11.254
n8957.in[0] (.names)                                             1.014    12.268
n8957.out[0] (.names)                                            0.261    12.529
n8958.in[0] (.names)                                             1.014    13.543
n8958.out[0] (.names)                                            0.261    13.804
n8959.in[0] (.names)                                             1.014    14.818
n8959.out[0] (.names)                                            0.261    15.079
n8961.in[0] (.names)                                             1.014    16.093
n8961.out[0] (.names)                                            0.261    16.354
n8963.in[0] (.names)                                             1.014    17.367
n8963.out[0] (.names)                                            0.261    17.628
n8964.in[0] (.names)                                             1.014    18.642
n8964.out[0] (.names)                                            0.261    18.903
n8967.in[0] (.names)                                             1.014    19.917
n8967.out[0] (.names)                                            0.261    20.178
n8968.in[1] (.names)                                             1.014    21.192
n8968.out[0] (.names)                                            0.261    21.453
n8969.in[2] (.names)                                             1.014    22.467
n8969.out[0] (.names)                                            0.261    22.728
n8883.in[0] (.names)                                             1.014    23.742
n8883.out[0] (.names)                                            0.261    24.003
n8972.in[0] (.names)                                             1.014    25.016
n8972.out[0] (.names)                                            0.261    25.277
n9250.in[0] (.names)                                             1.014    26.291
n9250.out[0] (.names)                                            0.261    26.552
n9251.in[1] (.names)                                             1.014    27.566
n9251.out[0] (.names)                                            0.261    27.827
n9252.in[0] (.names)                                             1.014    28.841
n9252.out[0] (.names)                                            0.261    29.102
n9253.in[3] (.names)                                             1.014    30.116
n9253.out[0] (.names)                                            0.261    30.377
n9255.in[0] (.names)                                             1.014    31.390
n9255.out[0] (.names)                                            0.261    31.651
n9257.in[0] (.names)                                             1.014    32.665
n9257.out[0] (.names)                                            0.261    32.926
n9259.in[1] (.names)                                             1.014    33.940
n9259.out[0] (.names)                                            0.261    34.201
n9260.in[0] (.names)                                             1.014    35.215
n9260.out[0] (.names)                                            0.261    35.476
n9263.in[2] (.names)                                             1.014    36.490
n9263.out[0] (.names)                                            0.261    36.751
n9266.in[0] (.names)                                             1.014    37.765
n9266.out[0] (.names)                                            0.261    38.026
n9267.in[1] (.names)                                             1.014    39.039
n9267.out[0] (.names)                                            0.261    39.300
n9268.in[0] (.names)                                             1.014    40.314
n9268.out[0] (.names)                                            0.261    40.575
n9269.in[1] (.names)                                             1.014    41.589
n9269.out[0] (.names)                                            0.261    41.850
n9270.in[0] (.names)                                             1.014    42.864
n9270.out[0] (.names)                                            0.261    43.125
n9271.in[1] (.names)                                             1.014    44.139
n9271.out[0] (.names)                                            0.261    44.400
n9273.in[0] (.names)                                             1.014    45.413
n9273.out[0] (.names)                                            0.261    45.674
n9274.in[1] (.names)                                             1.014    46.688
n9274.out[0] (.names)                                            0.261    46.949
n8707.in[1] (.names)                                             1.014    47.963
n8707.out[0] (.names)                                            0.261    48.224
n8631.in[0] (.names)                                             1.014    49.238
n8631.out[0] (.names)                                            0.261    49.499
n8632.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8632.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n8630.Q[0] (.latch clocked by pclk)
Endpoint  : n8668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8630.clk[0] (.latch)                                            1.014     1.014
n8630.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9003.in[0] (.names)                                             1.014     2.070
n9003.out[0] (.names)                                            0.261     2.331
n9005.in[0] (.names)                                             1.014     3.344
n9005.out[0] (.names)                                            0.261     3.605
n9010.in[0] (.names)                                             1.014     4.619
n9010.out[0] (.names)                                            0.261     4.880
n9004.in[2] (.names)                                             1.014     5.894
n9004.out[0] (.names)                                            0.261     6.155
n8952.in[0] (.names)                                             1.014     7.169
n8952.out[0] (.names)                                            0.261     7.430
n8953.in[0] (.names)                                             1.014     8.444
n8953.out[0] (.names)                                            0.261     8.705
n8954.in[0] (.names)                                             1.014     9.719
n8954.out[0] (.names)                                            0.261     9.980
n8956.in[3] (.names)                                             1.014    10.993
n8956.out[0] (.names)                                            0.261    11.254
n8957.in[0] (.names)                                             1.014    12.268
n8957.out[0] (.names)                                            0.261    12.529
n8958.in[0] (.names)                                             1.014    13.543
n8958.out[0] (.names)                                            0.261    13.804
n8959.in[0] (.names)                                             1.014    14.818
n8959.out[0] (.names)                                            0.261    15.079
n8961.in[0] (.names)                                             1.014    16.093
n8961.out[0] (.names)                                            0.261    16.354
n8963.in[0] (.names)                                             1.014    17.367
n8963.out[0] (.names)                                            0.261    17.628
n8964.in[0] (.names)                                             1.014    18.642
n8964.out[0] (.names)                                            0.261    18.903
n8967.in[0] (.names)                                             1.014    19.917
n8967.out[0] (.names)                                            0.261    20.178
n8968.in[1] (.names)                                             1.014    21.192
n8968.out[0] (.names)                                            0.261    21.453
n8969.in[2] (.names)                                             1.014    22.467
n8969.out[0] (.names)                                            0.261    22.728
n8883.in[0] (.names)                                             1.014    23.742
n8883.out[0] (.names)                                            0.261    24.003
n8884.in[3] (.names)                                             1.014    25.016
n8884.out[0] (.names)                                            0.261    25.277
n8938.in[0] (.names)                                             1.014    26.291
n8938.out[0] (.names)                                            0.261    26.552
n8939.in[0] (.names)                                             1.014    27.566
n8939.out[0] (.names)                                            0.261    27.827
n8940.in[1] (.names)                                             1.014    28.841
n8940.out[0] (.names)                                            0.261    29.102
n8942.in[1] (.names)                                             1.014    30.116
n8942.out[0] (.names)                                            0.261    30.377
n8929.in[0] (.names)                                             1.014    31.390
n8929.out[0] (.names)                                            0.261    31.651
n8944.in[1] (.names)                                             1.014    32.665
n8944.out[0] (.names)                                            0.261    32.926
n8945.in[0] (.names)                                             1.014    33.940
n8945.out[0] (.names)                                            0.261    34.201
n8921.in[0] (.names)                                             1.014    35.215
n8921.out[0] (.names)                                            0.261    35.476
n8922.in[0] (.names)                                             1.014    36.490
n8922.out[0] (.names)                                            0.261    36.751
n8923.in[0] (.names)                                             1.014    37.765
n8923.out[0] (.names)                                            0.261    38.026
n8924.in[0] (.names)                                             1.014    39.039
n8924.out[0] (.names)                                            0.261    39.300
n8925.in[0] (.names)                                             1.014    40.314
n8925.out[0] (.names)                                            0.261    40.575
n8926.in[0] (.names)                                             1.014    41.589
n8926.out[0] (.names)                                            0.261    41.850
n10024.in[0] (.names)                                            1.014    42.864
n10024.out[0] (.names)                                           0.261    43.125
n10025.in[1] (.names)                                            1.014    44.139
n10025.out[0] (.names)                                           0.261    44.400
n10026.in[0] (.names)                                            1.014    45.413
n10026.out[0] (.names)                                           0.261    45.674
n10027.in[0] (.names)                                            1.014    46.688
n10027.out[0] (.names)                                           0.261    46.949
n10029.in[2] (.names)                                            1.014    47.963
n10029.out[0] (.names)                                           0.261    48.224
n8667.in[0] (.names)                                             1.014    49.238
n8667.out[0] (.names)                                            0.261    49.499
n8668.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n8577.Q[0] (.latch clocked by pclk)
Endpoint  : n10800.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8577.clk[0] (.latch)                                            1.014     1.014
n8577.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13460.in[0] (.names)                                            1.014     2.070
n13460.out[0] (.names)                                           0.261     2.331
n13461.in[0] (.names)                                            1.014     3.344
n13461.out[0] (.names)                                           0.261     3.605
n13462.in[1] (.names)                                            1.014     4.619
n13462.out[0] (.names)                                           0.261     4.880
n13463.in[1] (.names)                                            1.014     5.894
n13463.out[0] (.names)                                           0.261     6.155
n13466.in[0] (.names)                                            1.014     7.169
n13466.out[0] (.names)                                           0.261     7.430
n12589.in[1] (.names)                                            1.014     8.444
n12589.out[0] (.names)                                           0.261     8.705
n13517.in[1] (.names)                                            1.014     9.719
n13517.out[0] (.names)                                           0.261     9.980
n13519.in[0] (.names)                                            1.014    10.993
n13519.out[0] (.names)                                           0.261    11.254
n13520.in[0] (.names)                                            1.014    12.268
n13520.out[0] (.names)                                           0.261    12.529
n13522.in[1] (.names)                                            1.014    13.543
n13522.out[0] (.names)                                           0.261    13.804
n13523.in[0] (.names)                                            1.014    14.818
n13523.out[0] (.names)                                           0.261    15.079
n13566.in[1] (.names)                                            1.014    16.093
n13566.out[0] (.names)                                           0.261    16.354
n13564.in[1] (.names)                                            1.014    17.367
n13564.out[0] (.names)                                           0.261    17.628
n13565.in[0] (.names)                                            1.014    18.642
n13565.out[0] (.names)                                           0.261    18.903
n13501.in[2] (.names)                                            1.014    19.917
n13501.out[0] (.names)                                           0.261    20.178
n13502.in[1] (.names)                                            1.014    21.192
n13502.out[0] (.names)                                           0.261    21.453
n13506.in[1] (.names)                                            1.014    22.467
n13506.out[0] (.names)                                           0.261    22.728
n13490.in[1] (.names)                                            1.014    23.742
n13490.out[0] (.names)                                           0.261    24.003
n13491.in[2] (.names)                                            1.014    25.016
n13491.out[0] (.names)                                           0.261    25.277
n13499.in[1] (.names)                                            1.014    26.291
n13499.out[0] (.names)                                           0.261    26.552
n12548.in[0] (.names)                                            1.014    27.566
n12548.out[0] (.names)                                           0.261    27.827
n12532.in[3] (.names)                                            1.014    28.841
n12532.out[0] (.names)                                           0.261    29.102
n12533.in[2] (.names)                                            1.014    30.116
n12533.out[0] (.names)                                           0.261    30.377
n12534.in[1] (.names)                                            1.014    31.390
n12534.out[0] (.names)                                           0.261    31.651
n12524.in[1] (.names)                                            1.014    32.665
n12524.out[0] (.names)                                           0.261    32.926
n12525.in[1] (.names)                                            1.014    33.940
n12525.out[0] (.names)                                           0.261    34.201
n12526.in[0] (.names)                                            1.014    35.215
n12526.out[0] (.names)                                           0.261    35.476
n12527.in[0] (.names)                                            1.014    36.490
n12527.out[0] (.names)                                           0.261    36.751
n12528.in[0] (.names)                                            1.014    37.765
n12528.out[0] (.names)                                           0.261    38.026
n12529.in[0] (.names)                                            1.014    39.039
n12529.out[0] (.names)                                           0.261    39.300
n12530.in[0] (.names)                                            1.014    40.314
n12530.out[0] (.names)                                           0.261    40.575
n12536.in[0] (.names)                                            1.014    41.589
n12536.out[0] (.names)                                           0.261    41.850
n12538.in[0] (.names)                                            1.014    42.864
n12538.out[0] (.names)                                           0.261    43.125
n12539.in[0] (.names)                                            1.014    44.139
n12539.out[0] (.names)                                           0.261    44.400
n12541.in[1] (.names)                                            1.014    45.413
n12541.out[0] (.names)                                           0.261    45.674
n12542.in[0] (.names)                                            1.014    46.688
n12542.out[0] (.names)                                           0.261    46.949
n12545.in[1] (.names)                                            1.014    47.963
n12545.out[0] (.names)                                           0.261    48.224
n10799.in[0] (.names)                                            1.014    49.238
n10799.out[0] (.names)                                           0.261    49.499
n10800.D[0] (.latch)                                             1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10800.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n8575.Q[0] (.latch clocked by pclk)
Endpoint  : out:n142.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8575.clk[0] (.latch)                                            1.014     1.014
n8575.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14312.in[0] (.names)                                            1.014     2.070
n14312.out[0] (.names)                                           0.261     2.331
n14055.in[0] (.names)                                            1.014     3.344
n14055.out[0] (.names)                                           0.261     3.605
n14056.in[1] (.names)                                            1.014     4.619
n14056.out[0] (.names)                                           0.261     4.880
n14059.in[1] (.names)                                            1.014     5.894
n14059.out[0] (.names)                                           0.261     6.155
n14060.in[0] (.names)                                            1.014     7.169
n14060.out[0] (.names)                                           0.261     7.430
n14061.in[1] (.names)                                            1.014     8.444
n14061.out[0] (.names)                                           0.261     8.705
n14063.in[2] (.names)                                            1.014     9.719
n14063.out[0] (.names)                                           0.261     9.980
n14064.in[0] (.names)                                            1.014    10.993
n14064.out[0] (.names)                                           0.261    11.254
n14069.in[2] (.names)                                            1.014    12.268
n14069.out[0] (.names)                                           0.261    12.529
n14070.in[1] (.names)                                            1.014    13.543
n14070.out[0] (.names)                                           0.261    13.804
n14072.in[1] (.names)                                            1.014    14.818
n14072.out[0] (.names)                                           0.261    15.079
n14067.in[0] (.names)                                            1.014    16.093
n14067.out[0] (.names)                                           0.261    16.354
n14068.in[1] (.names)                                            1.014    17.367
n14068.out[0] (.names)                                           0.261    17.628
n14016.in[3] (.names)                                            1.014    18.642
n14016.out[0] (.names)                                           0.261    18.903
n14174.in[0] (.names)                                            1.014    19.917
n14174.out[0] (.names)                                           0.261    20.178
n14175.in[2] (.names)                                            1.014    21.192
n14175.out[0] (.names)                                           0.261    21.453
n14177.in[1] (.names)                                            1.014    22.467
n14177.out[0] (.names)                                           0.261    22.728
n14179.in[1] (.names)                                            1.014    23.742
n14179.out[0] (.names)                                           0.261    24.003
n14188.in[1] (.names)                                            1.014    25.016
n14188.out[0] (.names)                                           0.261    25.277
n14189.in[0] (.names)                                            1.014    26.291
n14189.out[0] (.names)                                           0.261    26.552
n14182.in[1] (.names)                                            1.014    27.566
n14182.out[0] (.names)                                           0.261    27.827
n14018.in[0] (.names)                                            1.014    28.841
n14018.out[0] (.names)                                           0.261    29.102
n14113.in[2] (.names)                                            1.014    30.116
n14113.out[0] (.names)                                           0.261    30.377
n14115.in[1] (.names)                                            1.014    31.390
n14115.out[0] (.names)                                           0.261    31.651
n14116.in[1] (.names)                                            1.014    32.665
n14116.out[0] (.names)                                           0.261    32.926
n14117.in[0] (.names)                                            1.014    33.940
n14117.out[0] (.names)                                           0.261    34.201
n14118.in[1] (.names)                                            1.014    35.215
n14118.out[0] (.names)                                           0.261    35.476
n14120.in[3] (.names)                                            1.014    36.490
n14120.out[0] (.names)                                           0.261    36.751
n14121.in[3] (.names)                                            1.014    37.765
n14121.out[0] (.names)                                           0.261    38.026
n14124.in[1] (.names)                                            1.014    39.039
n14124.out[0] (.names)                                           0.261    39.300
n14126.in[0] (.names)                                            1.014    40.314
n14126.out[0] (.names)                                           0.261    40.575
n14128.in[0] (.names)                                            1.014    41.589
n14128.out[0] (.names)                                           0.261    41.850
n14129.in[0] (.names)                                            1.014    42.864
n14129.out[0] (.names)                                           0.261    43.125
n14130.in[0] (.names)                                            1.014    44.139
n14130.out[0] (.names)                                           0.261    44.400
n14131.in[0] (.names)                                            1.014    45.413
n14131.out[0] (.names)                                           0.261    45.674
n8520.in[1] (.names)                                             1.014    46.688
n8520.out[0] (.names)                                            0.261    46.949
n142.in[0] (.names)                                              1.014    47.963
n142.out[0] (.names)                                             0.261    48.224
out:n142.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 81
Startpoint: n25.inpad[0] (.input clocked by pclk)
Endpoint  : n8577.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n25.inpad[0] (.input)                                            0.000     0.000
n9748.in[0] (.names)                                             1.014     1.014
n9748.out[0] (.names)                                            0.261     1.275
n9980.in[2] (.names)                                             1.014     2.289
n9980.out[0] (.names)                                            0.261     2.550
n9981.in[1] (.names)                                             1.014     3.563
n9981.out[0] (.names)                                            0.261     3.824
n9983.in[1] (.names)                                             1.014     4.838
n9983.out[0] (.names)                                            0.261     5.099
n9984.in[2] (.names)                                             1.014     6.113
n9984.out[0] (.names)                                            0.261     6.374
n9986.in[0] (.names)                                             1.014     7.388
n9986.out[0] (.names)                                            0.261     7.649
n9965.in[0] (.names)                                             1.014     8.663
n9965.out[0] (.names)                                            0.261     8.924
n9966.in[0] (.names)                                             1.014     9.938
n9966.out[0] (.names)                                            0.261    10.199
n9968.in[0] (.names)                                             1.014    11.212
n9968.out[0] (.names)                                            0.261    11.473
n9955.in[0] (.names)                                             1.014    12.487
n9955.out[0] (.names)                                            0.261    12.748
n9850.in[0] (.names)                                             1.014    13.762
n9850.out[0] (.names)                                            0.261    14.023
n9851.in[1] (.names)                                             1.014    15.037
n9851.out[0] (.names)                                            0.261    15.298
n9854.in[0] (.names)                                             1.014    16.312
n9854.out[0] (.names)                                            0.261    16.573
n9855.in[1] (.names)                                             1.014    17.586
n9855.out[0] (.names)                                            0.261    17.847
n9843.in[1] (.names)                                             1.014    18.861
n9843.out[0] (.names)                                            0.261    19.122
n9844.in[1] (.names)                                             1.014    20.136
n9844.out[0] (.names)                                            0.261    20.397
n9857.in[0] (.names)                                             1.014    21.411
n9857.out[0] (.names)                                            0.261    21.672
n9859.in[1] (.names)                                             1.014    22.686
n9859.out[0] (.names)                                            0.261    22.947
n9862.in[2] (.names)                                             1.014    23.961
n9862.out[0] (.names)                                            0.261    24.222
n9869.in[1] (.names)                                             1.014    25.235
n9869.out[0] (.names)                                            0.261    25.496
n9870.in[0] (.names)                                             1.014    26.510
n9870.out[0] (.names)                                            0.261    26.771
n9863.in[1] (.names)                                             1.014    27.785
n9863.out[0] (.names)                                            0.261    28.046
n9873.in[0] (.names)                                             1.014    29.060
n9873.out[0] (.names)                                            0.261    29.321
n9876.in[2] (.names)                                             1.014    30.335
n9876.out[0] (.names)                                            0.261    30.596
n9883.in[2] (.names)                                             1.014    31.609
n9883.out[0] (.names)                                            0.261    31.870
n9894.in[0] (.names)                                             1.014    32.884
n9894.out[0] (.names)                                            0.261    33.145
n9895.in[0] (.names)                                             1.014    34.159
n9895.out[0] (.names)                                            0.261    34.420
n9896.in[2] (.names)                                             1.014    35.434
n9896.out[0] (.names)                                            0.261    35.695
n9897.in[0] (.names)                                             1.014    36.709
n9897.out[0] (.names)                                            0.261    36.970
n9899.in[0] (.names)                                             1.014    37.984
n9899.out[0] (.names)                                            0.261    38.245
n9900.in[0] (.names)                                             1.014    39.258
n9900.out[0] (.names)                                            0.261    39.519
n9901.in[0] (.names)                                             1.014    40.533
n9901.out[0] (.names)                                            0.261    40.794
n9903.in[0] (.names)                                             1.014    41.808
n9903.out[0] (.names)                                            0.261    42.069
n9904.in[2] (.names)                                             1.014    43.083
n9904.out[0] (.names)                                            0.261    43.344
n9906.in[0] (.names)                                             1.014    44.358
n9906.out[0] (.names)                                            0.261    44.619
n9907.in[1] (.names)                                             1.014    45.632
n9907.out[0] (.names)                                            0.261    45.893
n9908.in[0] (.names)                                             1.014    46.907
n9908.out[0] (.names)                                            0.261    47.168
n8576.in[0] (.names)                                             1.014    48.182
n8576.out[0] (.names)                                            0.261    48.443
n8577.D[0] (.latch)                                              1.014    49.457
data arrival time                                                         49.457

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8577.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.509


#Path 82
Startpoint: n5874.Q[0] (.latch clocked by pclk)
Endpoint  : n5856.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5874.clk[0] (.latch)                                            1.014     1.014
n5874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5919.in[0] (.names)                                             1.014     2.070
n5919.out[0] (.names)                                            0.261     2.331
n5923.in[0] (.names)                                             1.014     3.344
n5923.out[0] (.names)                                            0.261     3.605
n5921.in[0] (.names)                                             1.014     4.619
n5921.out[0] (.names)                                            0.261     4.880
n5926.in[0] (.names)                                             1.014     5.894
n5926.out[0] (.names)                                            0.261     6.155
n5927.in[0] (.names)                                             1.014     7.169
n5927.out[0] (.names)                                            0.261     7.430
n5929.in[1] (.names)                                             1.014     8.444
n5929.out[0] (.names)                                            0.261     8.705
n5930.in[0] (.names)                                             1.014     9.719
n5930.out[0] (.names)                                            0.261     9.980
n5931.in[1] (.names)                                             1.014    10.993
n5931.out[0] (.names)                                            0.261    11.254
n5933.in[2] (.names)                                             1.014    12.268
n5933.out[0] (.names)                                            0.261    12.529
n5920.in[0] (.names)                                             1.014    13.543
n5920.out[0] (.names)                                            0.261    13.804
n5922.in[0] (.names)                                             1.014    14.818
n5922.out[0] (.names)                                            0.261    15.079
n5928.in[1] (.names)                                             1.014    16.093
n5928.out[0] (.names)                                            0.261    16.354
n5942.in[2] (.names)                                             1.014    17.367
n5942.out[0] (.names)                                            0.261    17.628
n5943.in[2] (.names)                                             1.014    18.642
n5943.out[0] (.names)                                            0.261    18.903
n6130.in[0] (.names)                                             1.014    19.917
n6130.out[0] (.names)                                            0.261    20.178
n6131.in[3] (.names)                                             1.014    21.192
n6131.out[0] (.names)                                            0.261    21.453
n6136.in[1] (.names)                                             1.014    22.467
n6136.out[0] (.names)                                            0.261    22.728
n6137.in[0] (.names)                                             1.014    23.742
n6137.out[0] (.names)                                            0.261    24.003
n6133.in[2] (.names)                                             1.014    25.016
n6133.out[0] (.names)                                            0.261    25.277
n6135.in[0] (.names)                                             1.014    26.291
n6135.out[0] (.names)                                            0.261    26.552
n6139.in[1] (.names)                                             1.014    27.566
n6139.out[0] (.names)                                            0.261    27.827
n6143.in[1] (.names)                                             1.014    28.841
n6143.out[0] (.names)                                            0.261    29.102
n6144.in[0] (.names)                                             1.014    30.116
n6144.out[0] (.names)                                            0.261    30.377
n6140.in[3] (.names)                                             1.014    31.390
n6140.out[0] (.names)                                            0.261    31.651
n6147.in[1] (.names)                                             1.014    32.665
n6147.out[0] (.names)                                            0.261    32.926
n6145.in[0] (.names)                                             1.014    33.940
n6145.out[0] (.names)                                            0.261    34.201
n6146.in[0] (.names)                                             1.014    35.215
n6146.out[0] (.names)                                            0.261    35.476
n6148.in[1] (.names)                                             1.014    36.490
n6148.out[0] (.names)                                            0.261    36.751
n6153.in[0] (.names)                                             1.014    37.765
n6153.out[0] (.names)                                            0.261    38.026
n6154.in[0] (.names)                                             1.014    39.039
n6154.out[0] (.names)                                            0.261    39.300
n6155.in[0] (.names)                                             1.014    40.314
n6155.out[0] (.names)                                            0.261    40.575
n6156.in[0] (.names)                                             1.014    41.589
n6156.out[0] (.names)                                            0.261    41.850
n6157.in[2] (.names)                                             1.014    42.864
n6157.out[0] (.names)                                            0.261    43.125
n6158.in[0] (.names)                                             1.014    44.139
n6158.out[0] (.names)                                            0.261    44.400
n6159.in[1] (.names)                                             1.014    45.413
n6159.out[0] (.names)                                            0.261    45.674
n5826.in[1] (.names)                                             1.014    46.688
n5826.out[0] (.names)                                            0.261    46.949
n5855.in[0] (.names)                                             1.014    47.963
n5855.out[0] (.names)                                            0.261    48.224
n5856.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5856.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 83
Startpoint: n130.Q[0] (.latch clocked by pclk)
Endpoint  : n2009.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n130.clk[0] (.latch)                                             1.014     1.014
n130.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2805.in[0] (.names)                                             1.014     2.070
n2805.out[0] (.names)                                            0.261     2.331
n2807.in[0] (.names)                                             1.014     3.344
n2807.out[0] (.names)                                            0.261     3.605
n2708.in[0] (.names)                                             1.014     4.619
n2708.out[0] (.names)                                            0.261     4.880
n2745.in[0] (.names)                                             1.014     5.894
n2745.out[0] (.names)                                            0.261     6.155
n2747.in[1] (.names)                                             1.014     7.169
n2747.out[0] (.names)                                            0.261     7.430
n2748.in[0] (.names)                                             1.014     8.444
n2748.out[0] (.names)                                            0.261     8.705
n2749.in[2] (.names)                                             1.014     9.719
n2749.out[0] (.names)                                            0.261     9.980
n2750.in[0] (.names)                                             1.014    10.993
n2750.out[0] (.names)                                            0.261    11.254
n2751.in[0] (.names)                                             1.014    12.268
n2751.out[0] (.names)                                            0.261    12.529
n2752.in[1] (.names)                                             1.014    13.543
n2752.out[0] (.names)                                            0.261    13.804
n2753.in[0] (.names)                                             1.014    14.818
n2753.out[0] (.names)                                            0.261    15.079
n2709.in[0] (.names)                                             1.014    16.093
n2709.out[0] (.names)                                            0.261    16.354
n2711.in[1] (.names)                                             1.014    17.367
n2711.out[0] (.names)                                            0.261    17.628
n2713.in[0] (.names)                                             1.014    18.642
n2713.out[0] (.names)                                            0.261    18.903
n2723.in[0] (.names)                                             1.014    19.917
n2723.out[0] (.names)                                            0.261    20.178
n2725.in[1] (.names)                                             1.014    21.192
n2725.out[0] (.names)                                            0.261    21.453
n2726.in[1] (.names)                                             1.014    22.467
n2726.out[0] (.names)                                            0.261    22.728
n2727.in[0] (.names)                                             1.014    23.742
n2727.out[0] (.names)                                            0.261    24.003
n2731.in[1] (.names)                                             1.014    25.016
n2731.out[0] (.names)                                            0.261    25.277
n2732.in[0] (.names)                                             1.014    26.291
n2732.out[0] (.names)                                            0.261    26.552
n2729.in[0] (.names)                                             1.014    27.566
n2729.out[0] (.names)                                            0.261    27.827
n2734.in[0] (.names)                                             1.014    28.841
n2734.out[0] (.names)                                            0.261    29.102
n2735.in[0] (.names)                                             1.014    30.116
n2735.out[0] (.names)                                            0.261    30.377
n2736.in[0] (.names)                                             1.014    31.390
n2736.out[0] (.names)                                            0.261    31.651
n2737.in[0] (.names)                                             1.014    32.665
n2737.out[0] (.names)                                            0.261    32.926
n2715.in[1] (.names)                                             1.014    33.940
n2715.out[0] (.names)                                            0.261    34.201
n2716.in[1] (.names)                                             1.014    35.215
n2716.out[0] (.names)                                            0.261    35.476
n2718.in[2] (.names)                                             1.014    36.490
n2718.out[0] (.names)                                            0.261    36.751
n2024.in[1] (.names)                                             1.014    37.765
n2024.out[0] (.names)                                            0.261    38.026
n2719.in[1] (.names)                                             1.014    39.039
n2719.out[0] (.names)                                            0.261    39.300
n2720.in[0] (.names)                                             1.014    40.314
n2720.out[0] (.names)                                            0.261    40.575
n2738.in[0] (.names)                                             1.014    41.589
n2738.out[0] (.names)                                            0.261    41.850
n2739.in[0] (.names)                                             1.014    42.864
n2739.out[0] (.names)                                            0.261    43.125
n1697.in[0] (.names)                                             1.014    44.139
n1697.out[0] (.names)                                            0.261    44.400
n2741.in[0] (.names)                                             1.014    45.413
n2741.out[0] (.names)                                            0.261    45.674
n2743.in[2] (.names)                                             1.014    46.688
n2743.out[0] (.names)                                            0.261    46.949
n2008.in[0] (.names)                                             1.014    47.963
n2008.out[0] (.names)                                            0.261    48.224
n2009.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2009.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 84
Startpoint: n130.Q[0] (.latch clocked by pclk)
Endpoint  : n2740.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n130.clk[0] (.latch)                                             1.014     1.014
n130.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2805.in[0] (.names)                                             1.014     2.070
n2805.out[0] (.names)                                            0.261     2.331
n2807.in[0] (.names)                                             1.014     3.344
n2807.out[0] (.names)                                            0.261     3.605
n2708.in[0] (.names)                                             1.014     4.619
n2708.out[0] (.names)                                            0.261     4.880
n2745.in[0] (.names)                                             1.014     5.894
n2745.out[0] (.names)                                            0.261     6.155
n2747.in[1] (.names)                                             1.014     7.169
n2747.out[0] (.names)                                            0.261     7.430
n2748.in[0] (.names)                                             1.014     8.444
n2748.out[0] (.names)                                            0.261     8.705
n2749.in[2] (.names)                                             1.014     9.719
n2749.out[0] (.names)                                            0.261     9.980
n2750.in[0] (.names)                                             1.014    10.993
n2750.out[0] (.names)                                            0.261    11.254
n2751.in[0] (.names)                                             1.014    12.268
n2751.out[0] (.names)                                            0.261    12.529
n2752.in[1] (.names)                                             1.014    13.543
n2752.out[0] (.names)                                            0.261    13.804
n2753.in[0] (.names)                                             1.014    14.818
n2753.out[0] (.names)                                            0.261    15.079
n2709.in[0] (.names)                                             1.014    16.093
n2709.out[0] (.names)                                            0.261    16.354
n2711.in[1] (.names)                                             1.014    17.367
n2711.out[0] (.names)                                            0.261    17.628
n2713.in[0] (.names)                                             1.014    18.642
n2713.out[0] (.names)                                            0.261    18.903
n2723.in[0] (.names)                                             1.014    19.917
n2723.out[0] (.names)                                            0.261    20.178
n2725.in[1] (.names)                                             1.014    21.192
n2725.out[0] (.names)                                            0.261    21.453
n2726.in[1] (.names)                                             1.014    22.467
n2726.out[0] (.names)                                            0.261    22.728
n2727.in[0] (.names)                                             1.014    23.742
n2727.out[0] (.names)                                            0.261    24.003
n2731.in[1] (.names)                                             1.014    25.016
n2731.out[0] (.names)                                            0.261    25.277
n2732.in[0] (.names)                                             1.014    26.291
n2732.out[0] (.names)                                            0.261    26.552
n2729.in[0] (.names)                                             1.014    27.566
n2729.out[0] (.names)                                            0.261    27.827
n2734.in[0] (.names)                                             1.014    28.841
n2734.out[0] (.names)                                            0.261    29.102
n2735.in[0] (.names)                                             1.014    30.116
n2735.out[0] (.names)                                            0.261    30.377
n2736.in[0] (.names)                                             1.014    31.390
n2736.out[0] (.names)                                            0.261    31.651
n2737.in[0] (.names)                                             1.014    32.665
n2737.out[0] (.names)                                            0.261    32.926
n2715.in[1] (.names)                                             1.014    33.940
n2715.out[0] (.names)                                            0.261    34.201
n2716.in[1] (.names)                                             1.014    35.215
n2716.out[0] (.names)                                            0.261    35.476
n2718.in[2] (.names)                                             1.014    36.490
n2718.out[0] (.names)                                            0.261    36.751
n2024.in[1] (.names)                                             1.014    37.765
n2024.out[0] (.names)                                            0.261    38.026
n2719.in[1] (.names)                                             1.014    39.039
n2719.out[0] (.names)                                            0.261    39.300
n2720.in[0] (.names)                                             1.014    40.314
n2720.out[0] (.names)                                            0.261    40.575
n2738.in[0] (.names)                                             1.014    41.589
n2738.out[0] (.names)                                            0.261    41.850
n2739.in[0] (.names)                                             1.014    42.864
n2739.out[0] (.names)                                            0.261    43.125
n1697.in[0] (.names)                                             1.014    44.139
n1697.out[0] (.names)                                            0.261    44.400
n2741.in[0] (.names)                                             1.014    45.413
n2741.out[0] (.names)                                            0.261    45.674
n2743.in[2] (.names)                                             1.014    46.688
n2743.out[0] (.names)                                            0.261    46.949
n2008.in[0] (.names)                                             1.014    47.963
n2008.out[0] (.names)                                            0.261    48.224
n2740.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2740.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 85
Startpoint: n130.Q[0] (.latch clocked by pclk)
Endpoint  : n2011.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n130.clk[0] (.latch)                                             1.014     1.014
n130.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2805.in[0] (.names)                                             1.014     2.070
n2805.out[0] (.names)                                            0.261     2.331
n2807.in[0] (.names)                                             1.014     3.344
n2807.out[0] (.names)                                            0.261     3.605
n2708.in[0] (.names)                                             1.014     4.619
n2708.out[0] (.names)                                            0.261     4.880
n2745.in[0] (.names)                                             1.014     5.894
n2745.out[0] (.names)                                            0.261     6.155
n2747.in[1] (.names)                                             1.014     7.169
n2747.out[0] (.names)                                            0.261     7.430
n2748.in[0] (.names)                                             1.014     8.444
n2748.out[0] (.names)                                            0.261     8.705
n2749.in[2] (.names)                                             1.014     9.719
n2749.out[0] (.names)                                            0.261     9.980
n2750.in[0] (.names)                                             1.014    10.993
n2750.out[0] (.names)                                            0.261    11.254
n2751.in[0] (.names)                                             1.014    12.268
n2751.out[0] (.names)                                            0.261    12.529
n2752.in[1] (.names)                                             1.014    13.543
n2752.out[0] (.names)                                            0.261    13.804
n2753.in[0] (.names)                                             1.014    14.818
n2753.out[0] (.names)                                            0.261    15.079
n2709.in[0] (.names)                                             1.014    16.093
n2709.out[0] (.names)                                            0.261    16.354
n2744.in[0] (.names)                                             1.014    17.367
n2744.out[0] (.names)                                            0.261    17.628
n2768.in[0] (.names)                                             1.014    18.642
n2768.out[0] (.names)                                            0.261    18.903
n2772.in[2] (.names)                                             1.014    19.917
n2772.out[0] (.names)                                            0.261    20.178
n2775.in[2] (.names)                                             1.014    21.192
n2775.out[0] (.names)                                            0.261    21.453
n2777.in[1] (.names)                                             1.014    22.467
n2777.out[0] (.names)                                            0.261    22.728
n2778.in[0] (.names)                                             1.014    23.742
n2778.out[0] (.names)                                            0.261    24.003
n2779.in[0] (.names)                                             1.014    25.016
n2779.out[0] (.names)                                            0.261    25.277
n2780.in[0] (.names)                                             1.014    26.291
n2780.out[0] (.names)                                            0.261    26.552
n2790.in[1] (.names)                                             1.014    27.566
n2790.out[0] (.names)                                            0.261    27.827
n2792.in[1] (.names)                                             1.014    28.841
n2792.out[0] (.names)                                            0.261    29.102
n2793.in[0] (.names)                                             1.014    30.116
n2793.out[0] (.names)                                            0.261    30.377
n2794.in[0] (.names)                                             1.014    31.390
n2794.out[0] (.names)                                            0.261    31.651
n2795.in[0] (.names)                                             1.014    32.665
n2795.out[0] (.names)                                            0.261    32.926
n2796.in[0] (.names)                                             1.014    33.940
n2796.out[0] (.names)                                            0.261    34.201
n2797.in[0] (.names)                                             1.014    35.215
n2797.out[0] (.names)                                            0.261    35.476
n2798.in[0] (.names)                                             1.014    36.490
n2798.out[0] (.names)                                            0.261    36.751
n2799.in[0] (.names)                                             1.014    37.765
n2799.out[0] (.names)                                            0.261    38.026
n2308.in[0] (.names)                                             1.014    39.039
n2308.out[0] (.names)                                            0.261    39.300
n2800.in[0] (.names)                                             1.014    40.314
n2800.out[0] (.names)                                            0.261    40.575
n2802.in[1] (.names)                                             1.014    41.589
n2802.out[0] (.names)                                            0.261    41.850
n2803.in[0] (.names)                                             1.014    42.864
n2803.out[0] (.names)                                            0.261    43.125
n1734.in[0] (.names)                                             1.014    44.139
n1734.out[0] (.names)                                            0.261    44.400
n2804.in[0] (.names)                                             1.014    45.413
n2804.out[0] (.names)                                            0.261    45.674
n2263.in[0] (.names)                                             1.014    46.688
n2263.out[0] (.names)                                            0.261    46.949
n2010.in[0] (.names)                                             1.014    47.963
n2010.out[0] (.names)                                            0.261    48.224
n2011.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2011.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 86
Startpoint: n5148.Q[0] (.latch clocked by pclk)
Endpoint  : n5276.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5148.clk[0] (.latch)                                            1.014     1.014
n5148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5149.in[0] (.names)                                             1.014     2.070
n5149.out[0] (.names)                                            0.261     2.331
n5151.in[3] (.names)                                             1.014     3.344
n5151.out[0] (.names)                                            0.261     3.605
n5152.in[0] (.names)                                             1.014     4.619
n5152.out[0] (.names)                                            0.261     4.880
n5153.in[2] (.names)                                             1.014     5.894
n5153.out[0] (.names)                                            0.261     6.155
n5154.in[1] (.names)                                             1.014     7.169
n5154.out[0] (.names)                                            0.261     7.430
n5155.in[0] (.names)                                             1.014     8.444
n5155.out[0] (.names)                                            0.261     8.705
n5297.in[1] (.names)                                             1.014     9.719
n5297.out[0] (.names)                                            0.261     9.980
n5310.in[0] (.names)                                             1.014    10.993
n5310.out[0] (.names)                                            0.261    11.254
n5311.in[0] (.names)                                             1.014    12.268
n5311.out[0] (.names)                                            0.261    12.529
n5316.in[2] (.names)                                             1.014    13.543
n5316.out[0] (.names)                                            0.261    13.804
n5299.in[0] (.names)                                             1.014    14.818
n5299.out[0] (.names)                                            0.261    15.079
n5251.in[0] (.names)                                             1.014    16.093
n5251.out[0] (.names)                                            0.261    16.354
n5252.in[2] (.names)                                             1.014    17.367
n5252.out[0] (.names)                                            0.261    17.628
n5255.in[0] (.names)                                             1.014    18.642
n5255.out[0] (.names)                                            0.261    18.903
n5258.in[2] (.names)                                             1.014    19.917
n5258.out[0] (.names)                                            0.261    20.178
n5259.in[1] (.names)                                             1.014    21.192
n5259.out[0] (.names)                                            0.261    21.453
n5260.in[0] (.names)                                             1.014    22.467
n5260.out[0] (.names)                                            0.261    22.728
n5261.in[0] (.names)                                             1.014    23.742
n5261.out[0] (.names)                                            0.261    24.003
n5253.in[0] (.names)                                             1.014    25.016
n5253.out[0] (.names)                                            0.261    25.277
n5254.in[0] (.names)                                             1.014    26.291
n5254.out[0] (.names)                                            0.261    26.552
n5263.in[0] (.names)                                             1.014    27.566
n5263.out[0] (.names)                                            0.261    27.827
n5264.in[1] (.names)                                             1.014    28.841
n5264.out[0] (.names)                                            0.261    29.102
n5265.in[0] (.names)                                             1.014    30.116
n5265.out[0] (.names)                                            0.261    30.377
n5266.in[2] (.names)                                             1.014    31.390
n5266.out[0] (.names)                                            0.261    31.651
n5267.in[1] (.names)                                             1.014    32.665
n5267.out[0] (.names)                                            0.261    32.926
n5268.in[0] (.names)                                             1.014    33.940
n5268.out[0] (.names)                                            0.261    34.201
n5279.in[2] (.names)                                             1.014    35.215
n5279.out[0] (.names)                                            0.261    35.476
n5280.in[1] (.names)                                             1.014    36.490
n5280.out[0] (.names)                                            0.261    36.751
n5270.in[1] (.names)                                             1.014    37.765
n5270.out[0] (.names)                                            0.261    38.026
n5282.in[0] (.names)                                             1.014    39.039
n5282.out[0] (.names)                                            0.261    39.300
n5283.in[0] (.names)                                             1.014    40.314
n5283.out[0] (.names)                                            0.261    40.575
n5274.in[2] (.names)                                             1.014    41.589
n5274.out[0] (.names)                                            0.261    41.850
n5285.in[0] (.names)                                             1.014    42.864
n5285.out[0] (.names)                                            0.261    43.125
n5272.in[0] (.names)                                             1.014    44.139
n5272.out[0] (.names)                                            0.261    44.400
n182.in[3] (.names)                                              1.014    45.413
n182.out[0] (.names)                                             0.261    45.674
n4909.in[1] (.names)                                             1.014    46.688
n4909.out[0] (.names)                                            0.261    46.949
n5275.in[3] (.names)                                             1.014    47.963
n5275.out[0] (.names)                                            0.261    48.224
n5276.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5276.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 87
Startpoint: n5148.Q[0] (.latch clocked by pclk)
Endpoint  : n150.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5148.clk[0] (.latch)                                            1.014     1.014
n5148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5149.in[0] (.names)                                             1.014     2.070
n5149.out[0] (.names)                                            0.261     2.331
n5358.in[0] (.names)                                             1.014     3.344
n5358.out[0] (.names)                                            0.261     3.605
n5364.in[1] (.names)                                             1.014     4.619
n5364.out[0] (.names)                                            0.261     4.880
n5365.in[1] (.names)                                             1.014     5.894
n5365.out[0] (.names)                                            0.261     6.155
n5359.in[1] (.names)                                             1.014     7.169
n5359.out[0] (.names)                                            0.261     7.430
n5319.in[0] (.names)                                             1.014     8.444
n5319.out[0] (.names)                                            0.261     8.705
n5320.in[2] (.names)                                             1.014     9.719
n5320.out[0] (.names)                                            0.261     9.980
n5351.in[0] (.names)                                             1.014    10.993
n5351.out[0] (.names)                                            0.261    11.254
n5352.in[0] (.names)                                             1.014    12.268
n5352.out[0] (.names)                                            0.261    12.529
n5347.in[1] (.names)                                             1.014    13.543
n5347.out[0] (.names)                                            0.261    13.804
n5356.in[1] (.names)                                             1.014    14.818
n5356.out[0] (.names)                                            0.261    15.079
n5323.in[0] (.names)                                             1.014    16.093
n5323.out[0] (.names)                                            0.261    16.354
n5360.in[3] (.names)                                             1.014    17.367
n5360.out[0] (.names)                                            0.261    17.628
n5372.in[2] (.names)                                             1.014    18.642
n5372.out[0] (.names)                                            0.261    18.903
n5379.in[1] (.names)                                             1.014    19.917
n5379.out[0] (.names)                                            0.261    20.178
n5373.in[1] (.names)                                             1.014    21.192
n5373.out[0] (.names)                                            0.261    21.453
n5374.in[0] (.names)                                             1.014    22.467
n5374.out[0] (.names)                                            0.261    22.728
n5381.in[0] (.names)                                             1.014    23.742
n5381.out[0] (.names)                                            0.261    24.003
n5383.in[1] (.names)                                             1.014    25.016
n5383.out[0] (.names)                                            0.261    25.277
n5384.in[2] (.names)                                             1.014    26.291
n5384.out[0] (.names)                                            0.261    26.552
n5387.in[1] (.names)                                             1.014    27.566
n5387.out[0] (.names)                                            0.261    27.827
n5388.in[1] (.names)                                             1.014    28.841
n5388.out[0] (.names)                                            0.261    29.102
n5389.in[0] (.names)                                             1.014    30.116
n5389.out[0] (.names)                                            0.261    30.377
n5391.in[1] (.names)                                             1.014    31.390
n5391.out[0] (.names)                                            0.261    31.651
n5392.in[1] (.names)                                             1.014    32.665
n5392.out[0] (.names)                                            0.261    32.926
n186.in[0] (.names)                                              1.014    33.940
n186.out[0] (.names)                                             0.261    34.201
n5394.in[0] (.names)                                             1.014    35.215
n5394.out[0] (.names)                                            0.261    35.476
n5395.in[0] (.names)                                             1.014    36.490
n5395.out[0] (.names)                                            0.261    36.751
n5396.in[0] (.names)                                             1.014    37.765
n5396.out[0] (.names)                                            0.261    38.026
n5398.in[1] (.names)                                             1.014    39.039
n5398.out[0] (.names)                                            0.261    39.300
n5400.in[3] (.names)                                             1.014    40.314
n5400.out[0] (.names)                                            0.261    40.575
n5401.in[0] (.names)                                             1.014    41.589
n5401.out[0] (.names)                                            0.261    41.850
n5402.in[0] (.names)                                             1.014    42.864
n5402.out[0] (.names)                                            0.261    43.125
n5403.in[0] (.names)                                             1.014    44.139
n5403.out[0] (.names)                                            0.261    44.400
n4869.in[2] (.names)                                             1.014    45.413
n4869.out[0] (.names)                                            0.261    45.674
n5405.in[2] (.names)                                             1.014    46.688
n5405.out[0] (.names)                                            0.261    46.949
n174.in[0] (.names)                                              1.014    47.963
n174.out[0] (.names)                                             0.261    48.224
n150.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n150.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 88
Startpoint: n5562.Q[0] (.latch clocked by pclk)
Endpoint  : n4866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5562.clk[0] (.latch)                                            1.014     1.014
n5562.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5563.in[0] (.names)                                             1.014     2.070
n5563.out[0] (.names)                                            0.261     2.331
n5564.in[2] (.names)                                             1.014     3.344
n5564.out[0] (.names)                                            0.261     3.605
n5565.in[1] (.names)                                             1.014     4.619
n5565.out[0] (.names)                                            0.261     4.880
n5566.in[1] (.names)                                             1.014     5.894
n5566.out[0] (.names)                                            0.261     6.155
n5567.in[0] (.names)                                             1.014     7.169
n5567.out[0] (.names)                                            0.261     7.430
n5574.in[0] (.names)                                             1.014     8.444
n5574.out[0] (.names)                                            0.261     8.705
n5575.in[3] (.names)                                             1.014     9.719
n5575.out[0] (.names)                                            0.261     9.980
n5576.in[1] (.names)                                             1.014    10.993
n5576.out[0] (.names)                                            0.261    11.254
n5577.in[0] (.names)                                             1.014    12.268
n5577.out[0] (.names)                                            0.261    12.529
n5578.in[1] (.names)                                             1.014    13.543
n5578.out[0] (.names)                                            0.261    13.804
n5584.in[0] (.names)                                             1.014    14.818
n5584.out[0] (.names)                                            0.261    15.079
n5579.in[0] (.names)                                             1.014    16.093
n5579.out[0] (.names)                                            0.261    16.354
n5425.in[0] (.names)                                             1.014    17.367
n5425.out[0] (.names)                                            0.261    17.628
n5426.in[0] (.names)                                             1.014    18.642
n5426.out[0] (.names)                                            0.261    18.903
n5429.in[1] (.names)                                             1.014    19.917
n5429.out[0] (.names)                                            0.261    20.178
n5430.in[2] (.names)                                             1.014    21.192
n5430.out[0] (.names)                                            0.261    21.453
n5433.in[0] (.names)                                             1.014    22.467
n5433.out[0] (.names)                                            0.261    22.728
n5434.in[0] (.names)                                             1.014    23.742
n5434.out[0] (.names)                                            0.261    24.003
n5435.in[0] (.names)                                             1.014    25.016
n5435.out[0] (.names)                                            0.261    25.277
n5436.in[1] (.names)                                             1.014    26.291
n5436.out[0] (.names)                                            0.261    26.552
n5441.in[1] (.names)                                             1.014    27.566
n5441.out[0] (.names)                                            0.261    27.827
n5442.in[1] (.names)                                             1.014    28.841
n5442.out[0] (.names)                                            0.261    29.102
n5443.in[0] (.names)                                             1.014    30.116
n5443.out[0] (.names)                                            0.261    30.377
n5444.in[0] (.names)                                             1.014    31.390
n5444.out[0] (.names)                                            0.261    31.651
n5445.in[2] (.names)                                             1.014    32.665
n5445.out[0] (.names)                                            0.261    32.926
n5453.in[0] (.names)                                             1.014    33.940
n5453.out[0] (.names)                                            0.261    34.201
n5454.in[0] (.names)                                             1.014    35.215
n5454.out[0] (.names)                                            0.261    35.476
n5455.in[2] (.names)                                             1.014    36.490
n5455.out[0] (.names)                                            0.261    36.751
n5456.in[0] (.names)                                             1.014    37.765
n5456.out[0] (.names)                                            0.261    38.026
n5457.in[0] (.names)                                             1.014    39.039
n5457.out[0] (.names)                                            0.261    39.300
n5460.in[0] (.names)                                             1.014    40.314
n5460.out[0] (.names)                                            0.261    40.575
n5461.in[0] (.names)                                             1.014    41.589
n5461.out[0] (.names)                                            0.261    41.850
n5462.in[1] (.names)                                             1.014    42.864
n5462.out[0] (.names)                                            0.261    43.125
n5463.in[0] (.names)                                             1.014    44.139
n5463.out[0] (.names)                                            0.261    44.400
n5465.in[0] (.names)                                             1.014    45.413
n5465.out[0] (.names)                                            0.261    45.674
n5447.in[0] (.names)                                             1.014    46.688
n5447.out[0] (.names)                                            0.261    46.949
n4865.in[0] (.names)                                             1.014    47.963
n4865.out[0] (.names)                                            0.261    48.224
n4866.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4866.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 89
Startpoint: n5562.Q[0] (.latch clocked by pclk)
Endpoint  : n4882.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5562.clk[0] (.latch)                                            1.014     1.014
n5562.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5563.in[0] (.names)                                             1.014     2.070
n5563.out[0] (.names)                                            0.261     2.331
n5564.in[2] (.names)                                             1.014     3.344
n5564.out[0] (.names)                                            0.261     3.605
n5565.in[1] (.names)                                             1.014     4.619
n5565.out[0] (.names)                                            0.261     4.880
n5566.in[1] (.names)                                             1.014     5.894
n5566.out[0] (.names)                                            0.261     6.155
n5567.in[0] (.names)                                             1.014     7.169
n5567.out[0] (.names)                                            0.261     7.430
n5669.in[0] (.names)                                             1.014     8.444
n5669.out[0] (.names)                                            0.261     8.705
n5670.in[0] (.names)                                             1.014     9.719
n5670.out[0] (.names)                                            0.261     9.980
n5671.in[2] (.names)                                             1.014    10.993
n5671.out[0] (.names)                                            0.261    11.254
n5673.in[0] (.names)                                             1.014    12.268
n5673.out[0] (.names)                                            0.261    12.529
n5674.in[1] (.names)                                             1.014    13.543
n5674.out[0] (.names)                                            0.261    13.804
n5676.in[0] (.names)                                             1.014    14.818
n5676.out[0] (.names)                                            0.261    15.079
n5677.in[1] (.names)                                             1.014    16.093
n5677.out[0] (.names)                                            0.261    16.354
n5678.in[0] (.names)                                             1.014    17.367
n5678.out[0] (.names)                                            0.261    17.628
n5680.in[1] (.names)                                             1.014    18.642
n5680.out[0] (.names)                                            0.261    18.903
n5683.in[0] (.names)                                             1.014    19.917
n5683.out[0] (.names)                                            0.261    20.178
n5634.in[0] (.names)                                             1.014    21.192
n5634.out[0] (.names)                                            0.261    21.453
n5597.in[0] (.names)                                             1.014    22.467
n5597.out[0] (.names)                                            0.261    22.728
n5596.in[2] (.names)                                             1.014    23.742
n5596.out[0] (.names)                                            0.261    24.003
n5599.in[1] (.names)                                             1.014    25.016
n5599.out[0] (.names)                                            0.261    25.277
n5608.in[1] (.names)                                             1.014    26.291
n5608.out[0] (.names)                                            0.261    26.552
n5610.in[2] (.names)                                             1.014    27.566
n5610.out[0] (.names)                                            0.261    27.827
n5611.in[0] (.names)                                             1.014    28.841
n5611.out[0] (.names)                                            0.261    29.102
n5612.in[1] (.names)                                             1.014    30.116
n5612.out[0] (.names)                                            0.261    30.377
n5613.in[0] (.names)                                             1.014    31.390
n5613.out[0] (.names)                                            0.261    31.651
n5614.in[0] (.names)                                             1.014    32.665
n5614.out[0] (.names)                                            0.261    32.926
n5616.in[0] (.names)                                             1.014    33.940
n5616.out[0] (.names)                                            0.261    34.201
n5617.in[0] (.names)                                             1.014    35.215
n5617.out[0] (.names)                                            0.261    35.476
n5622.in[1] (.names)                                             1.014    36.490
n5622.out[0] (.names)                                            0.261    36.751
n5623.in[1] (.names)                                             1.014    37.765
n5623.out[0] (.names)                                            0.261    38.026
n5624.in[0] (.names)                                             1.014    39.039
n5624.out[0] (.names)                                            0.261    39.300
n5625.in[0] (.names)                                             1.014    40.314
n5625.out[0] (.names)                                            0.261    40.575
n5626.in[0] (.names)                                             1.014    41.589
n5626.out[0] (.names)                                            0.261    41.850
n5627.in[0] (.names)                                             1.014    42.864
n5627.out[0] (.names)                                            0.261    43.125
n5628.in[0] (.names)                                             1.014    44.139
n5628.out[0] (.names)                                            0.261    44.400
n217.in[0] (.names)                                              1.014    45.413
n217.out[0] (.names)                                             0.261    45.674
n5629.in[0] (.names)                                             1.014    46.688
n5629.out[0] (.names)                                            0.261    46.949
n4881.in[2] (.names)                                             1.014    47.963
n4881.out[0] (.names)                                            0.261    48.224
n4882.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4882.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 90
Startpoint: n5874.Q[0] (.latch clocked by pclk)
Endpoint  : n7112.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5874.clk[0] (.latch)                                            1.014     1.014
n5874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5919.in[0] (.names)                                             1.014     2.070
n5919.out[0] (.names)                                            0.261     2.331
n5923.in[0] (.names)                                             1.014     3.344
n5923.out[0] (.names)                                            0.261     3.605
n5921.in[0] (.names)                                             1.014     4.619
n5921.out[0] (.names)                                            0.261     4.880
n5926.in[0] (.names)                                             1.014     5.894
n5926.out[0] (.names)                                            0.261     6.155
n5927.in[0] (.names)                                             1.014     7.169
n5927.out[0] (.names)                                            0.261     7.430
n5929.in[1] (.names)                                             1.014     8.444
n5929.out[0] (.names)                                            0.261     8.705
n5930.in[0] (.names)                                             1.014     9.719
n5930.out[0] (.names)                                            0.261     9.980
n5931.in[1] (.names)                                             1.014    10.993
n5931.out[0] (.names)                                            0.261    11.254
n5933.in[2] (.names)                                             1.014    12.268
n5933.out[0] (.names)                                            0.261    12.529
n5920.in[0] (.names)                                             1.014    13.543
n5920.out[0] (.names)                                            0.261    13.804
n5922.in[0] (.names)                                             1.014    14.818
n5922.out[0] (.names)                                            0.261    15.079
n5928.in[1] (.names)                                             1.014    16.093
n5928.out[0] (.names)                                            0.261    16.354
n5942.in[2] (.names)                                             1.014    17.367
n5942.out[0] (.names)                                            0.261    17.628
n5943.in[2] (.names)                                             1.014    18.642
n5943.out[0] (.names)                                            0.261    18.903
n5946.in[2] (.names)                                             1.014    19.917
n5946.out[0] (.names)                                            0.261    20.178
n5950.in[1] (.names)                                             1.014    21.192
n5950.out[0] (.names)                                            0.261    21.453
n7498.in[0] (.names)                                             1.014    22.467
n7498.out[0] (.names)                                            0.261    22.728
n7504.in[1] (.names)                                             1.014    23.742
n7504.out[0] (.names)                                            0.261    24.003
n7505.in[1] (.names)                                             1.014    25.016
n7505.out[0] (.names)                                            0.261    25.277
n7506.in[0] (.names)                                             1.014    26.291
n7506.out[0] (.names)                                            0.261    26.552
n7507.in[1] (.names)                                             1.014    27.566
n7507.out[0] (.names)                                            0.261    27.827
n7508.in[0] (.names)                                             1.014    28.841
n7508.out[0] (.names)                                            0.261    29.102
n7510.in[0] (.names)                                             1.014    30.116
n7510.out[0] (.names)                                            0.261    30.377
n7512.in[0] (.names)                                             1.014    31.390
n7512.out[0] (.names)                                            0.261    31.651
n7514.in[0] (.names)                                             1.014    32.665
n7514.out[0] (.names)                                            0.261    32.926
n7515.in[0] (.names)                                             1.014    33.940
n7515.out[0] (.names)                                            0.261    34.201
n7516.in[0] (.names)                                             1.014    35.215
n7516.out[0] (.names)                                            0.261    35.476
n7517.in[0] (.names)                                             1.014    36.490
n7517.out[0] (.names)                                            0.261    36.751
n7518.in[0] (.names)                                             1.014    37.765
n7518.out[0] (.names)                                            0.261    38.026
n7541.in[0] (.names)                                             1.014    39.039
n7541.out[0] (.names)                                            0.261    39.300
n7547.in[0] (.names)                                             1.014    40.314
n7547.out[0] (.names)                                            0.261    40.575
n7548.in[2] (.names)                                             1.014    41.589
n7548.out[0] (.names)                                            0.261    41.850
n7546.in[0] (.names)                                             1.014    42.864
n7546.out[0] (.names)                                            0.261    43.125
n7545.in[0] (.names)                                             1.014    44.139
n7545.out[0] (.names)                                            0.261    44.400
n7103.in[0] (.names)                                             1.014    45.413
n7103.out[0] (.names)                                            0.261    45.674
n7542.in[0] (.names)                                             1.014    46.688
n7542.out[0] (.names)                                            0.261    46.949
n7111.in[0] (.names)                                             1.014    47.963
n7111.out[0] (.names)                                            0.261    48.224
n7112.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7112.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 91
Startpoint: n5874.Q[0] (.latch clocked by pclk)
Endpoint  : n7521.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5874.clk[0] (.latch)                                            1.014     1.014
n5874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5919.in[0] (.names)                                             1.014     2.070
n5919.out[0] (.names)                                            0.261     2.331
n5923.in[0] (.names)                                             1.014     3.344
n5923.out[0] (.names)                                            0.261     3.605
n5921.in[0] (.names)                                             1.014     4.619
n5921.out[0] (.names)                                            0.261     4.880
n5926.in[0] (.names)                                             1.014     5.894
n5926.out[0] (.names)                                            0.261     6.155
n5927.in[0] (.names)                                             1.014     7.169
n5927.out[0] (.names)                                            0.261     7.430
n5929.in[1] (.names)                                             1.014     8.444
n5929.out[0] (.names)                                            0.261     8.705
n5930.in[0] (.names)                                             1.014     9.719
n5930.out[0] (.names)                                            0.261     9.980
n5931.in[1] (.names)                                             1.014    10.993
n5931.out[0] (.names)                                            0.261    11.254
n5933.in[2] (.names)                                             1.014    12.268
n5933.out[0] (.names)                                            0.261    12.529
n5920.in[0] (.names)                                             1.014    13.543
n5920.out[0] (.names)                                            0.261    13.804
n5922.in[0] (.names)                                             1.014    14.818
n5922.out[0] (.names)                                            0.261    15.079
n5928.in[1] (.names)                                             1.014    16.093
n5928.out[0] (.names)                                            0.261    16.354
n5942.in[2] (.names)                                             1.014    17.367
n5942.out[0] (.names)                                            0.261    17.628
n5943.in[2] (.names)                                             1.014    18.642
n5943.out[0] (.names)                                            0.261    18.903
n5946.in[2] (.names)                                             1.014    19.917
n5946.out[0] (.names)                                            0.261    20.178
n5950.in[1] (.names)                                             1.014    21.192
n5950.out[0] (.names)                                            0.261    21.453
n7498.in[0] (.names)                                             1.014    22.467
n7498.out[0] (.names)                                            0.261    22.728
n7504.in[1] (.names)                                             1.014    23.742
n7504.out[0] (.names)                                            0.261    24.003
n7505.in[1] (.names)                                             1.014    25.016
n7505.out[0] (.names)                                            0.261    25.277
n7506.in[0] (.names)                                             1.014    26.291
n7506.out[0] (.names)                                            0.261    26.552
n7507.in[1] (.names)                                             1.014    27.566
n7507.out[0] (.names)                                            0.261    27.827
n7508.in[0] (.names)                                             1.014    28.841
n7508.out[0] (.names)                                            0.261    29.102
n7510.in[0] (.names)                                             1.014    30.116
n7510.out[0] (.names)                                            0.261    30.377
n7512.in[0] (.names)                                             1.014    31.390
n7512.out[0] (.names)                                            0.261    31.651
n7514.in[0] (.names)                                             1.014    32.665
n7514.out[0] (.names)                                            0.261    32.926
n7515.in[0] (.names)                                             1.014    33.940
n7515.out[0] (.names)                                            0.261    34.201
n7516.in[0] (.names)                                             1.014    35.215
n7516.out[0] (.names)                                            0.261    35.476
n7517.in[0] (.names)                                             1.014    36.490
n7517.out[0] (.names)                                            0.261    36.751
n7518.in[0] (.names)                                             1.014    37.765
n7518.out[0] (.names)                                            0.261    38.026
n7541.in[0] (.names)                                             1.014    39.039
n7541.out[0] (.names)                                            0.261    39.300
n7547.in[0] (.names)                                             1.014    40.314
n7547.out[0] (.names)                                            0.261    40.575
n7548.in[2] (.names)                                             1.014    41.589
n7548.out[0] (.names)                                            0.261    41.850
n7546.in[0] (.names)                                             1.014    42.864
n7546.out[0] (.names)                                            0.261    43.125
n7545.in[0] (.names)                                             1.014    44.139
n7545.out[0] (.names)                                            0.261    44.400
n7103.in[0] (.names)                                             1.014    45.413
n7103.out[0] (.names)                                            0.261    45.674
n7542.in[0] (.names)                                             1.014    46.688
n7542.out[0] (.names)                                            0.261    46.949
n7111.in[0] (.names)                                             1.014    47.963
n7111.out[0] (.names)                                            0.261    48.224
n7521.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7521.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 92
Startpoint: n8652.Q[0] (.latch clocked by pclk)
Endpoint  : n10470.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8652.clk[0] (.latch)                                            1.014     1.014
n8652.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10413.in[0] (.names)                                            1.014     2.070
n10413.out[0] (.names)                                           0.261     2.331
n10424.in[1] (.names)                                            1.014     3.344
n10424.out[0] (.names)                                           0.261     3.605
n10428.in[0] (.names)                                            1.014     4.619
n10428.out[0] (.names)                                           0.261     4.880
n10414.in[0] (.names)                                            1.014     5.894
n10414.out[0] (.names)                                           0.261     6.155
n10429.in[0] (.names)                                            1.014     7.169
n10429.out[0] (.names)                                           0.261     7.430
n10430.in[2] (.names)                                            1.014     8.444
n10430.out[0] (.names)                                           0.261     8.705
n10431.in[0] (.names)                                            1.014     9.719
n10431.out[0] (.names)                                           0.261     9.980
n10432.in[1] (.names)                                            1.014    10.993
n10432.out[0] (.names)                                           0.261    11.254
n10433.in[0] (.names)                                            1.014    12.268
n10433.out[0] (.names)                                           0.261    12.529
n10434.in[1] (.names)                                            1.014    13.543
n10434.out[0] (.names)                                           0.261    13.804
n10435.in[0] (.names)                                            1.014    14.818
n10435.out[0] (.names)                                           0.261    15.079
n10436.in[0] (.names)                                            1.014    16.093
n10436.out[0] (.names)                                           0.261    16.354
n10420.in[1] (.names)                                            1.014    17.367
n10420.out[0] (.names)                                           0.261    17.628
n10422.in[0] (.names)                                            1.014    18.642
n10422.out[0] (.names)                                           0.261    18.903
n10438.in[1] (.names)                                            1.014    19.917
n10438.out[0] (.names)                                           0.261    20.178
n8653.in[0] (.names)                                             1.014    21.192
n8653.out[0] (.names)                                            0.261    21.453
n10440.in[1] (.names)                                            1.014    22.467
n10440.out[0] (.names)                                           0.261    22.728
n10474.in[1] (.names)                                            1.014    23.742
n10474.out[0] (.names)                                           0.261    24.003
n10475.in[0] (.names)                                            1.014    25.016
n10475.out[0] (.names)                                           0.261    25.277
n10476.in[0] (.names)                                            1.014    26.291
n10476.out[0] (.names)                                           0.261    26.552
n10478.in[0] (.names)                                            1.014    27.566
n10478.out[0] (.names)                                           0.261    27.827
n10483.in[0] (.names)                                            1.014    28.841
n10483.out[0] (.names)                                           0.261    29.102
n10484.in[0] (.names)                                            1.014    30.116
n10484.out[0] (.names)                                           0.261    30.377
n10481.in[0] (.names)                                            1.014    31.390
n10481.out[0] (.names)                                           0.261    31.651
n10482.in[0] (.names)                                            1.014    32.665
n10482.out[0] (.names)                                           0.261    32.926
n10485.in[1] (.names)                                            1.014    33.940
n10485.out[0] (.names)                                           0.261    34.201
n10486.in[0] (.names)                                            1.014    35.215
n10486.out[0] (.names)                                           0.261    35.476
n10487.in[0] (.names)                                            1.014    36.490
n10487.out[0] (.names)                                           0.261    36.751
n10488.in[0] (.names)                                            1.014    37.765
n10488.out[0] (.names)                                           0.261    38.026
n10489.in[0] (.names)                                            1.014    39.039
n10489.out[0] (.names)                                           0.261    39.300
n8659.in[1] (.names)                                             1.014    40.314
n8659.out[0] (.names)                                            0.261    40.575
n10465.in[0] (.names)                                            1.014    41.589
n10465.out[0] (.names)                                           0.261    41.850
n10466.in[2] (.names)                                            1.014    42.864
n10466.out[0] (.names)                                           0.261    43.125
n10467.in[2] (.names)                                            1.014    44.139
n10467.out[0] (.names)                                           0.261    44.400
n10468.in[0] (.names)                                            1.014    45.413
n10468.out[0] (.names)                                           0.261    45.674
n128.in[0] (.names)                                              1.014    46.688
n128.out[0] (.names)                                             0.261    46.949
n10469.in[0] (.names)                                            1.014    47.963
n10469.out[0] (.names)                                           0.261    48.224
n10470.D[0] (.latch)                                             1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10470.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 93
Startpoint: n5874.Q[0] (.latch clocked by pclk)
Endpoint  : n5838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5874.clk[0] (.latch)                                            1.014     1.014
n5874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5919.in[0] (.names)                                             1.014     2.070
n5919.out[0] (.names)                                            0.261     2.331
n5923.in[0] (.names)                                             1.014     3.344
n5923.out[0] (.names)                                            0.261     3.605
n5921.in[0] (.names)                                             1.014     4.619
n5921.out[0] (.names)                                            0.261     4.880
n5926.in[0] (.names)                                             1.014     5.894
n5926.out[0] (.names)                                            0.261     6.155
n5927.in[0] (.names)                                             1.014     7.169
n5927.out[0] (.names)                                            0.261     7.430
n5929.in[1] (.names)                                             1.014     8.444
n5929.out[0] (.names)                                            0.261     8.705
n5930.in[0] (.names)                                             1.014     9.719
n5930.out[0] (.names)                                            0.261     9.980
n5931.in[1] (.names)                                             1.014    10.993
n5931.out[0] (.names)                                            0.261    11.254
n5933.in[2] (.names)                                             1.014    12.268
n5933.out[0] (.names)                                            0.261    12.529
n5920.in[0] (.names)                                             1.014    13.543
n5920.out[0] (.names)                                            0.261    13.804
n5922.in[0] (.names)                                             1.014    14.818
n5922.out[0] (.names)                                            0.261    15.079
n6320.in[0] (.names)                                             1.014    16.093
n6320.out[0] (.names)                                            0.261    16.354
n6315.in[0] (.names)                                             1.014    17.367
n6315.out[0] (.names)                                            0.261    17.628
n6316.in[1] (.names)                                             1.014    18.642
n6316.out[0] (.names)                                            0.261    18.903
n6317.in[0] (.names)                                             1.014    19.917
n6317.out[0] (.names)                                            0.261    20.178
n6318.in[0] (.names)                                             1.014    21.192
n6318.out[0] (.names)                                            0.261    21.453
n6298.in[1] (.names)                                             1.014    22.467
n6298.out[0] (.names)                                            0.261    22.728
n6348.in[0] (.names)                                             1.014    23.742
n6348.out[0] (.names)                                            0.261    24.003
n6349.in[0] (.names)                                             1.014    25.016
n6349.out[0] (.names)                                            0.261    25.277
n6342.in[0] (.names)                                             1.014    26.291
n6342.out[0] (.names)                                            0.261    26.552
n6343.in[2] (.names)                                             1.014    27.566
n6343.out[0] (.names)                                            0.261    27.827
n6344.in[1] (.names)                                             1.014    28.841
n6344.out[0] (.names)                                            0.261    29.102
n6345.in[0] (.names)                                             1.014    30.116
n6345.out[0] (.names)                                            0.261    30.377
n6350.in[0] (.names)                                             1.014    31.390
n6350.out[0] (.names)                                            0.261    31.651
n6351.in[1] (.names)                                             1.014    32.665
n6351.out[0] (.names)                                            0.261    32.926
n6352.in[0] (.names)                                             1.014    33.940
n6352.out[0] (.names)                                            0.261    34.201
n6353.in[0] (.names)                                             1.014    35.215
n6353.out[0] (.names)                                            0.261    35.476
n6326.in[0] (.names)                                             1.014    36.490
n6326.out[0] (.names)                                            0.261    36.751
n6327.in[3] (.names)                                             1.014    37.765
n6327.out[0] (.names)                                            0.261    38.026
n6328.in[1] (.names)                                             1.014    39.039
n6328.out[0] (.names)                                            0.261    39.300
n6330.in[0] (.names)                                             1.014    40.314
n6330.out[0] (.names)                                            0.261    40.575
n6331.in[1] (.names)                                             1.014    41.589
n6331.out[0] (.names)                                            0.261    41.850
n5814.in[1] (.names)                                             1.014    42.864
n5814.out[0] (.names)                                            0.261    43.125
n6339.in[1] (.names)                                             1.014    44.139
n6339.out[0] (.names)                                            0.261    44.400
n6340.in[0] (.names)                                             1.014    45.413
n6340.out[0] (.names)                                            0.261    45.674
n6337.in[0] (.names)                                             1.014    46.688
n6337.out[0] (.names)                                            0.261    46.949
n5837.in[0] (.names)                                             1.014    47.963
n5837.out[0] (.names)                                            0.261    48.224
n5838.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5838.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 94
Startpoint: n6410.Q[0] (.latch clocked by pclk)
Endpoint  : n5892.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6410.clk[0] (.latch)                                            1.014     1.014
n6410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6412.in[0] (.names)                                             1.014     2.070
n6412.out[0] (.names)                                            0.261     2.331
n6413.in[0] (.names)                                             1.014     3.344
n6413.out[0] (.names)                                            0.261     3.605
n6098.in[0] (.names)                                             1.014     4.619
n6098.out[0] (.names)                                            0.261     4.880
n6099.in[1] (.names)                                             1.014     5.894
n6099.out[0] (.names)                                            0.261     6.155
n6100.in[2] (.names)                                             1.014     7.169
n6100.out[0] (.names)                                            0.261     7.430
n6101.in[0] (.names)                                             1.014     8.444
n6101.out[0] (.names)                                            0.261     8.705
n6106.in[1] (.names)                                             1.014     9.719
n6106.out[0] (.names)                                            0.261     9.980
n6103.in[0] (.names)                                             1.014    10.993
n6103.out[0] (.names)                                            0.261    11.254
n6104.in[0] (.names)                                             1.014    12.268
n6104.out[0] (.names)                                            0.261    12.529
n6108.in[2] (.names)                                             1.014    13.543
n6108.out[0] (.names)                                            0.261    13.804
n6109.in[0] (.names)                                             1.014    14.818
n6109.out[0] (.names)                                            0.261    15.079
n6111.in[0] (.names)                                             1.014    16.093
n6111.out[0] (.names)                                            0.261    16.354
n6112.in[0] (.names)                                             1.014    17.367
n6112.out[0] (.names)                                            0.261    17.628
n6118.in[0] (.names)                                             1.014    18.642
n6118.out[0] (.names)                                            0.261    18.903
n6120.in[1] (.names)                                             1.014    19.917
n6120.out[0] (.names)                                            0.261    20.178
n6121.in[0] (.names)                                             1.014    21.192
n6121.out[0] (.names)                                            0.261    21.453
n6113.in[0] (.names)                                             1.014    22.467
n6113.out[0] (.names)                                            0.261    22.728
n6114.in[1] (.names)                                             1.014    23.742
n6114.out[0] (.names)                                            0.261    24.003
n6115.in[0] (.names)                                             1.014    25.016
n6115.out[0] (.names)                                            0.261    25.277
n6116.in[0] (.names)                                             1.014    26.291
n6116.out[0] (.names)                                            0.261    26.552
n5895.in[2] (.names)                                             1.014    27.566
n5895.out[0] (.names)                                            0.261    27.827
n6235.in[1] (.names)                                             1.014    28.841
n6235.out[0] (.names)                                            0.261    29.102
n6236.in[0] (.names)                                             1.014    30.116
n6236.out[0] (.names)                                            0.261    30.377
n6237.in[0] (.names)                                             1.014    31.390
n6237.out[0] (.names)                                            0.261    31.651
n6238.in[0] (.names)                                             1.014    32.665
n6238.out[0] (.names)                                            0.261    32.926
n6239.in[0] (.names)                                             1.014    33.940
n6239.out[0] (.names)                                            0.261    34.201
n6240.in[0] (.names)                                             1.014    35.215
n6240.out[0] (.names)                                            0.261    35.476
n6269.in[0] (.names)                                             1.014    36.490
n6269.out[0] (.names)                                            0.261    36.751
n6272.in[1] (.names)                                             1.014    37.765
n6272.out[0] (.names)                                            0.261    38.026
n6278.in[0] (.names)                                             1.014    39.039
n6278.out[0] (.names)                                            0.261    39.300
n6279.in[0] (.names)                                             1.014    40.314
n6279.out[0] (.names)                                            0.261    40.575
n6274.in[0] (.names)                                             1.014    41.589
n6274.out[0] (.names)                                            0.261    41.850
n6273.in[1] (.names)                                             1.014    42.864
n6273.out[0] (.names)                                            0.261    43.125
n6275.in[0] (.names)                                             1.014    44.139
n6275.out[0] (.names)                                            0.261    44.400
n6276.in[0] (.names)                                             1.014    45.413
n6276.out[0] (.names)                                            0.261    45.674
n6277.in[0] (.names)                                             1.014    46.688
n6277.out[0] (.names)                                            0.261    46.949
n5891.in[1] (.names)                                             1.014    47.963
n5891.out[0] (.names)                                            0.261    48.224
n5892.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5892.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 95
Startpoint: n4850.Q[0] (.latch clocked by pclk)
Endpoint  : n4898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4850.clk[0] (.latch)                                            1.014     1.014
n4850.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8381.in[0] (.names)                                             1.014     2.070
n8381.out[0] (.names)                                            0.261     2.331
n8382.in[0] (.names)                                             1.014     3.344
n8382.out[0] (.names)                                            0.261     3.605
n8384.in[1] (.names)                                             1.014     4.619
n8384.out[0] (.names)                                            0.261     4.880
n8385.in[1] (.names)                                             1.014     5.894
n8385.out[0] (.names)                                            0.261     6.155
n8386.in[0] (.names)                                             1.014     7.169
n8386.out[0] (.names)                                            0.261     7.430
n8387.in[1] (.names)                                             1.014     8.444
n8387.out[0] (.names)                                            0.261     8.705
n8388.in[0] (.names)                                             1.014     9.719
n8388.out[0] (.names)                                            0.261     9.980
n8368.in[1] (.names)                                             1.014    10.993
n8368.out[0] (.names)                                            0.261    11.254
n8369.in[2] (.names)                                             1.014    12.268
n8369.out[0] (.names)                                            0.261    12.529
n8370.in[2] (.names)                                             1.014    13.543
n8370.out[0] (.names)                                            0.261    13.804
n8371.in[0] (.names)                                             1.014    14.818
n8371.out[0] (.names)                                            0.261    15.079
n8372.in[1] (.names)                                             1.014    16.093
n8372.out[0] (.names)                                            0.261    16.354
n8373.in[0] (.names)                                             1.014    17.367
n8373.out[0] (.names)                                            0.261    17.628
n8374.in[0] (.names)                                             1.014    18.642
n8374.out[0] (.names)                                            0.261    18.903
n8375.in[2] (.names)                                             1.014    19.917
n8375.out[0] (.names)                                            0.261    20.178
n8378.in[1] (.names)                                             1.014    21.192
n8378.out[0] (.names)                                            0.261    21.453
n8376.in[0] (.names)                                             1.014    22.467
n8376.out[0] (.names)                                            0.261    22.728
n8416.in[1] (.names)                                             1.014    23.742
n8416.out[0] (.names)                                            0.261    24.003
n8415.in[0] (.names)                                             1.014    25.016
n8415.out[0] (.names)                                            0.261    25.277
n8303.in[0] (.names)                                             1.014    26.291
n8303.out[0] (.names)                                            0.261    26.552
n8421.in[0] (.names)                                             1.014    27.566
n8421.out[0] (.names)                                            0.261    27.827
n8425.in[1] (.names)                                             1.014    28.841
n8425.out[0] (.names)                                            0.261    29.102
n8426.in[0] (.names)                                             1.014    30.116
n8426.out[0] (.names)                                            0.261    30.377
n8427.in[1] (.names)                                             1.014    31.390
n8427.out[0] (.names)                                            0.261    31.651
n5132.in[0] (.names)                                             1.014    32.665
n5132.out[0] (.names)                                            0.261    32.926
n4849.in[2] (.names)                                             1.014    33.940
n4849.out[0] (.names)                                            0.261    34.201
n5133.in[0] (.names)                                             1.014    35.215
n5133.out[0] (.names)                                            0.261    35.476
n5135.in[0] (.names)                                             1.014    36.490
n5135.out[0] (.names)                                            0.261    36.751
n5137.in[0] (.names)                                             1.014    37.765
n5137.out[0] (.names)                                            0.261    38.026
n5138.in[2] (.names)                                             1.014    39.039
n5138.out[0] (.names)                                            0.261    39.300
n5139.in[0] (.names)                                             1.014    40.314
n5139.out[0] (.names)                                            0.261    40.575
n5129.in[0] (.names)                                             1.014    41.589
n5129.out[0] (.names)                                            0.261    41.850
n5140.in[0] (.names)                                             1.014    42.864
n5140.out[0] (.names)                                            0.261    43.125
n5142.in[0] (.names)                                             1.014    44.139
n5142.out[0] (.names)                                            0.261    44.400
n5146.in[0] (.names)                                             1.014    45.413
n5146.out[0] (.names)                                            0.261    45.674
n5145.in[0] (.names)                                             1.014    46.688
n5145.out[0] (.names)                                            0.261    46.949
n4897.in[0] (.names)                                             1.014    47.963
n4897.out[0] (.names)                                            0.261    48.224
n4898.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4898.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 96
Startpoint: n4850.Q[0] (.latch clocked by pclk)
Endpoint  : n5115.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4850.clk[0] (.latch)                                            1.014     1.014
n4850.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8381.in[0] (.names)                                             1.014     2.070
n8381.out[0] (.names)                                            0.261     2.331
n8382.in[0] (.names)                                             1.014     3.344
n8382.out[0] (.names)                                            0.261     3.605
n8384.in[1] (.names)                                             1.014     4.619
n8384.out[0] (.names)                                            0.261     4.880
n8385.in[1] (.names)                                             1.014     5.894
n8385.out[0] (.names)                                            0.261     6.155
n8386.in[0] (.names)                                             1.014     7.169
n8386.out[0] (.names)                                            0.261     7.430
n8387.in[1] (.names)                                             1.014     8.444
n8387.out[0] (.names)                                            0.261     8.705
n8388.in[0] (.names)                                             1.014     9.719
n8388.out[0] (.names)                                            0.261     9.980
n8368.in[1] (.names)                                             1.014    10.993
n8368.out[0] (.names)                                            0.261    11.254
n8369.in[2] (.names)                                             1.014    12.268
n8369.out[0] (.names)                                            0.261    12.529
n8370.in[2] (.names)                                             1.014    13.543
n8370.out[0] (.names)                                            0.261    13.804
n8371.in[0] (.names)                                             1.014    14.818
n8371.out[0] (.names)                                            0.261    15.079
n8372.in[1] (.names)                                             1.014    16.093
n8372.out[0] (.names)                                            0.261    16.354
n8373.in[0] (.names)                                             1.014    17.367
n8373.out[0] (.names)                                            0.261    17.628
n8374.in[0] (.names)                                             1.014    18.642
n8374.out[0] (.names)                                            0.261    18.903
n8375.in[2] (.names)                                             1.014    19.917
n8375.out[0] (.names)                                            0.261    20.178
n8378.in[1] (.names)                                             1.014    21.192
n8378.out[0] (.names)                                            0.261    21.453
n8376.in[0] (.names)                                             1.014    22.467
n8376.out[0] (.names)                                            0.261    22.728
n8416.in[1] (.names)                                             1.014    23.742
n8416.out[0] (.names)                                            0.261    24.003
n8415.in[0] (.names)                                             1.014    25.016
n8415.out[0] (.names)                                            0.261    25.277
n8303.in[0] (.names)                                             1.014    26.291
n8303.out[0] (.names)                                            0.261    26.552
n8421.in[0] (.names)                                             1.014    27.566
n8421.out[0] (.names)                                            0.261    27.827
n8425.in[1] (.names)                                             1.014    28.841
n8425.out[0] (.names)                                            0.261    29.102
n8426.in[0] (.names)                                             1.014    30.116
n8426.out[0] (.names)                                            0.261    30.377
n8427.in[1] (.names)                                             1.014    31.390
n8427.out[0] (.names)                                            0.261    31.651
n5132.in[0] (.names)                                             1.014    32.665
n5132.out[0] (.names)                                            0.261    32.926
n4849.in[2] (.names)                                             1.014    33.940
n4849.out[0] (.names)                                            0.261    34.201
n5133.in[0] (.names)                                             1.014    35.215
n5133.out[0] (.names)                                            0.261    35.476
n5135.in[0] (.names)                                             1.014    36.490
n5135.out[0] (.names)                                            0.261    36.751
n5137.in[0] (.names)                                             1.014    37.765
n5137.out[0] (.names)                                            0.261    38.026
n5138.in[2] (.names)                                             1.014    39.039
n5138.out[0] (.names)                                            0.261    39.300
n5139.in[0] (.names)                                             1.014    40.314
n5139.out[0] (.names)                                            0.261    40.575
n5129.in[0] (.names)                                             1.014    41.589
n5129.out[0] (.names)                                            0.261    41.850
n5140.in[0] (.names)                                             1.014    42.864
n5140.out[0] (.names)                                            0.261    43.125
n5142.in[0] (.names)                                             1.014    44.139
n5142.out[0] (.names)                                            0.261    44.400
n5146.in[0] (.names)                                             1.014    45.413
n5146.out[0] (.names)                                            0.261    45.674
n5145.in[0] (.names)                                             1.014    46.688
n5145.out[0] (.names)                                            0.261    46.949
n4897.in[0] (.names)                                             1.014    47.963
n4897.out[0] (.names)                                            0.261    48.224
n5115.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5115.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 97
Startpoint: n8652.Q[0] (.latch clocked by pclk)
Endpoint  : n10495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8652.clk[0] (.latch)                                            1.014     1.014
n8652.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10413.in[0] (.names)                                            1.014     2.070
n10413.out[0] (.names)                                           0.261     2.331
n10424.in[1] (.names)                                            1.014     3.344
n10424.out[0] (.names)                                           0.261     3.605
n10428.in[0] (.names)                                            1.014     4.619
n10428.out[0] (.names)                                           0.261     4.880
n10414.in[0] (.names)                                            1.014     5.894
n10414.out[0] (.names)                                           0.261     6.155
n10429.in[0] (.names)                                            1.014     7.169
n10429.out[0] (.names)                                           0.261     7.430
n10430.in[2] (.names)                                            1.014     8.444
n10430.out[0] (.names)                                           0.261     8.705
n10431.in[0] (.names)                                            1.014     9.719
n10431.out[0] (.names)                                           0.261     9.980
n10432.in[1] (.names)                                            1.014    10.993
n10432.out[0] (.names)                                           0.261    11.254
n10433.in[0] (.names)                                            1.014    12.268
n10433.out[0] (.names)                                           0.261    12.529
n10434.in[1] (.names)                                            1.014    13.543
n10434.out[0] (.names)                                           0.261    13.804
n10435.in[0] (.names)                                            1.014    14.818
n10435.out[0] (.names)                                           0.261    15.079
n10436.in[0] (.names)                                            1.014    16.093
n10436.out[0] (.names)                                           0.261    16.354
n10420.in[1] (.names)                                            1.014    17.367
n10420.out[0] (.names)                                           0.261    17.628
n10422.in[0] (.names)                                            1.014    18.642
n10422.out[0] (.names)                                           0.261    18.903
n10438.in[1] (.names)                                            1.014    19.917
n10438.out[0] (.names)                                           0.261    20.178
n8653.in[0] (.names)                                             1.014    21.192
n8653.out[0] (.names)                                            0.261    21.453
n10440.in[1] (.names)                                            1.014    22.467
n10440.out[0] (.names)                                           0.261    22.728
n10474.in[1] (.names)                                            1.014    23.742
n10474.out[0] (.names)                                           0.261    24.003
n10475.in[0] (.names)                                            1.014    25.016
n10475.out[0] (.names)                                           0.261    25.277
n10476.in[0] (.names)                                            1.014    26.291
n10476.out[0] (.names)                                           0.261    26.552
n10478.in[0] (.names)                                            1.014    27.566
n10478.out[0] (.names)                                           0.261    27.827
n10483.in[0] (.names)                                            1.014    28.841
n10483.out[0] (.names)                                           0.261    29.102
n10484.in[0] (.names)                                            1.014    30.116
n10484.out[0] (.names)                                           0.261    30.377
n10481.in[0] (.names)                                            1.014    31.390
n10481.out[0] (.names)                                           0.261    31.651
n10482.in[0] (.names)                                            1.014    32.665
n10482.out[0] (.names)                                           0.261    32.926
n10485.in[1] (.names)                                            1.014    33.940
n10485.out[0] (.names)                                           0.261    34.201
n10486.in[0] (.names)                                            1.014    35.215
n10486.out[0] (.names)                                           0.261    35.476
n10487.in[0] (.names)                                            1.014    36.490
n10487.out[0] (.names)                                           0.261    36.751
n10488.in[0] (.names)                                            1.014    37.765
n10488.out[0] (.names)                                           0.261    38.026
n10489.in[0] (.names)                                            1.014    39.039
n10489.out[0] (.names)                                           0.261    39.300
n8659.in[1] (.names)                                             1.014    40.314
n8659.out[0] (.names)                                            0.261    40.575
n10465.in[0] (.names)                                            1.014    41.589
n10465.out[0] (.names)                                           0.261    41.850
n10466.in[2] (.names)                                            1.014    42.864
n10466.out[0] (.names)                                           0.261    43.125
n10467.in[2] (.names)                                            1.014    44.139
n10467.out[0] (.names)                                           0.261    44.400
n10468.in[0] (.names)                                            1.014    45.413
n10468.out[0] (.names)                                           0.261    45.674
n128.in[0] (.names)                                              1.014    46.688
n128.out[0] (.names)                                             0.261    46.949
n187.in[1] (.names)                                              1.014    47.963
n187.out[0] (.names)                                             0.261    48.224
n10495.D[0] (.latch)                                             1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10495.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n5840.Q[0] (.latch clocked by pclk)
Endpoint  : n8332.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5840.clk[0] (.latch)                                            1.014     1.014
n5840.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8155.in[0] (.names)                                             1.014     2.070
n8155.out[0] (.names)                                            0.261     2.331
n8156.in[0] (.names)                                             1.014     3.344
n8156.out[0] (.names)                                            0.261     3.605
n8157.in[0] (.names)                                             1.014     4.619
n8157.out[0] (.names)                                            0.261     4.880
n8158.in[0] (.names)                                             1.014     5.894
n8158.out[0] (.names)                                            0.261     6.155
n8160.in[2] (.names)                                             1.014     7.169
n8160.out[0] (.names)                                            0.261     7.430
n8161.in[0] (.names)                                             1.014     8.444
n8161.out[0] (.names)                                            0.261     8.705
n8162.in[0] (.names)                                             1.014     9.719
n8162.out[0] (.names)                                            0.261     9.980
n8163.in[1] (.names)                                             1.014    10.993
n8163.out[0] (.names)                                            0.261    11.254
n8164.in[0] (.names)                                             1.014    12.268
n8164.out[0] (.names)                                            0.261    12.529
n8169.in[0] (.names)                                             1.014    13.543
n8169.out[0] (.names)                                            0.261    13.804
n8170.in[0] (.names)                                             1.014    14.818
n8170.out[0] (.names)                                            0.261    15.079
n8173.in[2] (.names)                                             1.014    16.093
n8173.out[0] (.names)                                            0.261    16.354
n8174.in[0] (.names)                                             1.014    17.367
n8174.out[0] (.names)                                            0.261    17.628
n8180.in[0] (.names)                                             1.014    18.642
n8180.out[0] (.names)                                            0.261    18.903
n8181.in[0] (.names)                                             1.014    19.917
n8181.out[0] (.names)                                            0.261    20.178
n8182.in[0] (.names)                                             1.014    21.192
n8182.out[0] (.names)                                            0.261    21.453
n8183.in[0] (.names)                                             1.014    22.467
n8183.out[0] (.names)                                            0.261    22.728
n8176.in[0] (.names)                                             1.014    23.742
n8176.out[0] (.names)                                            0.261    24.003
n8184.in[1] (.names)                                             1.014    25.016
n8184.out[0] (.names)                                            0.261    25.277
n8185.in[0] (.names)                                             1.014    26.291
n8185.out[0] (.names)                                            0.261    26.552
n8187.in[0] (.names)                                             1.014    27.566
n8187.out[0] (.names)                                            0.261    27.827
n8188.in[1] (.names)                                             1.014    28.841
n8188.out[0] (.names)                                            0.261    29.102
n8189.in[0] (.names)                                             1.014    30.116
n8189.out[0] (.names)                                            0.261    30.377
n8190.in[0] (.names)                                             1.014    31.390
n8190.out[0] (.names)                                            0.261    31.651
n8285.in[2] (.names)                                             1.014    32.665
n8285.out[0] (.names)                                            0.261    32.926
n8286.in[2] (.names)                                             1.014    33.940
n8286.out[0] (.names)                                            0.261    34.201
n8306.in[2] (.names)                                             1.014    35.215
n8306.out[0] (.names)                                            0.261    35.476
n8307.in[2] (.names)                                             1.014    36.490
n8307.out[0] (.names)                                            0.261    36.751
n8308.in[0] (.names)                                             1.014    37.765
n8308.out[0] (.names)                                            0.261    38.026
n8309.in[0] (.names)                                             1.014    39.039
n8309.out[0] (.names)                                            0.261    39.300
n8310.in[0] (.names)                                             1.014    40.314
n8310.out[0] (.names)                                            0.261    40.575
n8311.in[0] (.names)                                             1.014    41.589
n8311.out[0] (.names)                                            0.261    41.850
n8312.in[0] (.names)                                             1.014    42.864
n8312.out[0] (.names)                                            0.261    43.125
n4851.in[0] (.names)                                             1.014    44.139
n4851.out[0] (.names)                                            0.261    44.400
n8314.in[0] (.names)                                             1.014    45.413
n8314.out[0] (.names)                                            0.261    45.674
n224.in[0] (.names)                                              1.014    46.688
n224.out[0] (.names)                                             0.261    46.949
n8315.in[0] (.names)                                             1.014    47.963
n8315.out[0] (.names)                                            0.261    48.224
n8332.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8332.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n8652.Q[0] (.latch clocked by pclk)
Endpoint  : n188.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8652.clk[0] (.latch)                                            1.014     1.014
n8652.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10413.in[0] (.names)                                            1.014     2.070
n10413.out[0] (.names)                                           0.261     2.331
n10424.in[1] (.names)                                            1.014     3.344
n10424.out[0] (.names)                                           0.261     3.605
n10428.in[0] (.names)                                            1.014     4.619
n10428.out[0] (.names)                                           0.261     4.880
n10414.in[0] (.names)                                            1.014     5.894
n10414.out[0] (.names)                                           0.261     6.155
n10429.in[0] (.names)                                            1.014     7.169
n10429.out[0] (.names)                                           0.261     7.430
n10430.in[2] (.names)                                            1.014     8.444
n10430.out[0] (.names)                                           0.261     8.705
n10431.in[0] (.names)                                            1.014     9.719
n10431.out[0] (.names)                                           0.261     9.980
n10432.in[1] (.names)                                            1.014    10.993
n10432.out[0] (.names)                                           0.261    11.254
n10433.in[0] (.names)                                            1.014    12.268
n10433.out[0] (.names)                                           0.261    12.529
n10434.in[1] (.names)                                            1.014    13.543
n10434.out[0] (.names)                                           0.261    13.804
n10435.in[0] (.names)                                            1.014    14.818
n10435.out[0] (.names)                                           0.261    15.079
n10436.in[0] (.names)                                            1.014    16.093
n10436.out[0] (.names)                                           0.261    16.354
n10420.in[1] (.names)                                            1.014    17.367
n10420.out[0] (.names)                                           0.261    17.628
n10422.in[0] (.names)                                            1.014    18.642
n10422.out[0] (.names)                                           0.261    18.903
n10438.in[1] (.names)                                            1.014    19.917
n10438.out[0] (.names)                                           0.261    20.178
n8653.in[0] (.names)                                             1.014    21.192
n8653.out[0] (.names)                                            0.261    21.453
n10440.in[1] (.names)                                            1.014    22.467
n10440.out[0] (.names)                                           0.261    22.728
n10474.in[1] (.names)                                            1.014    23.742
n10474.out[0] (.names)                                           0.261    24.003
n10475.in[0] (.names)                                            1.014    25.016
n10475.out[0] (.names)                                           0.261    25.277
n10476.in[0] (.names)                                            1.014    26.291
n10476.out[0] (.names)                                           0.261    26.552
n10478.in[0] (.names)                                            1.014    27.566
n10478.out[0] (.names)                                           0.261    27.827
n10483.in[0] (.names)                                            1.014    28.841
n10483.out[0] (.names)                                           0.261    29.102
n10484.in[0] (.names)                                            1.014    30.116
n10484.out[0] (.names)                                           0.261    30.377
n10481.in[0] (.names)                                            1.014    31.390
n10481.out[0] (.names)                                           0.261    31.651
n10482.in[0] (.names)                                            1.014    32.665
n10482.out[0] (.names)                                           0.261    32.926
n10485.in[1] (.names)                                            1.014    33.940
n10485.out[0] (.names)                                           0.261    34.201
n10486.in[0] (.names)                                            1.014    35.215
n10486.out[0] (.names)                                           0.261    35.476
n10487.in[0] (.names)                                            1.014    36.490
n10487.out[0] (.names)                                           0.261    36.751
n10488.in[0] (.names)                                            1.014    37.765
n10488.out[0] (.names)                                           0.261    38.026
n10489.in[0] (.names)                                            1.014    39.039
n10489.out[0] (.names)                                           0.261    39.300
n8659.in[1] (.names)                                             1.014    40.314
n8659.out[0] (.names)                                            0.261    40.575
n10465.in[0] (.names)                                            1.014    41.589
n10465.out[0] (.names)                                           0.261    41.850
n10466.in[2] (.names)                                            1.014    42.864
n10466.out[0] (.names)                                           0.261    43.125
n10467.in[2] (.names)                                            1.014    44.139
n10467.out[0] (.names)                                           0.261    44.400
n10468.in[0] (.names)                                            1.014    45.413
n10468.out[0] (.names)                                           0.261    45.674
n128.in[0] (.names)                                              1.014    46.688
n128.out[0] (.names)                                             0.261    46.949
n187.in[1] (.names)                                              1.014    47.963
n187.out[0] (.names)                                             0.261    48.224
n188.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n188.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n8588.Q[0] (.latch clocked by pclk)
Endpoint  : n12617.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8588.clk[0] (.latch)                                            1.014     1.014
n8588.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12710.in[0] (.names)                                            1.014     2.070
n12710.out[0] (.names)                                           0.261     2.331
n12712.in[1] (.names)                                            1.014     3.344
n12712.out[0] (.names)                                           0.261     3.605
n12713.in[0] (.names)                                            1.014     4.619
n12713.out[0] (.names)                                           0.261     4.880
n12708.in[1] (.names)                                            1.014     5.894
n12708.out[0] (.names)                                           0.261     6.155
n12706.in[0] (.names)                                            1.014     7.169
n12706.out[0] (.names)                                           0.261     7.430
n12709.in[0] (.names)                                            1.014     8.444
n12709.out[0] (.names)                                           0.261     8.705
n12714.in[1] (.names)                                            1.014     9.719
n12714.out[0] (.names)                                           0.261     9.980
n12715.in[0] (.names)                                            1.014    10.993
n12715.out[0] (.names)                                           0.261    11.254
n12720.in[0] (.names)                                            1.014    12.268
n12720.out[0] (.names)                                           0.261    12.529
n12722.in[1] (.names)                                            1.014    13.543
n12722.out[0] (.names)                                           0.261    13.804
n12726.in[1] (.names)                                            1.014    14.818
n12726.out[0] (.names)                                           0.261    15.079
n12728.in[0] (.names)                                            1.014    16.093
n12728.out[0] (.names)                                           0.261    16.354
n12723.in[1] (.names)                                            1.014    17.367
n12723.out[0] (.names)                                           0.261    17.628
n12724.in[1] (.names)                                            1.014    18.642
n12724.out[0] (.names)                                           0.261    18.903
n12725.in[0] (.names)                                            1.014    19.917
n12725.out[0] (.names)                                           0.261    20.178
n12727.in[1] (.names)                                            1.014    21.192
n12727.out[0] (.names)                                           0.261    21.453
n12732.in[1] (.names)                                            1.014    22.467
n12732.out[0] (.names)                                           0.261    22.728
n12735.in[2] (.names)                                            1.014    23.742
n12735.out[0] (.names)                                           0.261    24.003
n13383.in[0] (.names)                                            1.014    25.016
n13383.out[0] (.names)                                           0.261    25.277
n13384.in[0] (.names)                                            1.014    26.291
n13384.out[0] (.names)                                           0.261    26.552
n13387.in[3] (.names)                                            1.014    27.566
n13387.out[0] (.names)                                           0.261    27.827
n13389.in[2] (.names)                                            1.014    28.841
n13389.out[0] (.names)                                           0.261    29.102
n13390.in[0] (.names)                                            1.014    30.116
n13390.out[0] (.names)                                           0.261    30.377
n13391.in[0] (.names)                                            1.014    31.390
n13391.out[0] (.names)                                           0.261    31.651
n13392.in[1] (.names)                                            1.014    32.665
n13392.out[0] (.names)                                           0.261    32.926
n13393.in[2] (.names)                                            1.014    33.940
n13393.out[0] (.names)                                           0.261    34.201
n13394.in[0] (.names)                                            1.014    35.215
n13394.out[0] (.names)                                           0.261    35.476
n13396.in[2] (.names)                                            1.014    36.490
n13396.out[0] (.names)                                           0.261    36.751
n13397.in[0] (.names)                                            1.014    37.765
n13397.out[0] (.names)                                           0.261    38.026
n13378.in[0] (.names)                                            1.014    39.039
n13378.out[0] (.names)                                           0.261    39.300
n13379.in[1] (.names)                                            1.014    40.314
n13379.out[0] (.names)                                           0.261    40.575
n13380.in[2] (.names)                                            1.014    41.589
n13380.out[0] (.names)                                           0.261    41.850
n13341.in[0] (.names)                                            1.014    42.864
n13341.out[0] (.names)                                           0.261    43.125
n13381.in[1] (.names)                                            1.014    44.139
n13381.out[0] (.names)                                           0.261    44.400
n12614.in[0] (.names)                                            1.014    45.413
n12614.out[0] (.names)                                           0.261    45.674
n13382.in[0] (.names)                                            1.014    46.688
n13382.out[0] (.names)                                           0.261    46.949
n12616.in[1] (.names)                                            1.014    47.963
n12616.out[0] (.names)                                           0.261    48.224
n12617.D[0] (.latch)                                             1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12617.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
