$date
	Sun Jan 19 15:23:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_level_tb $end
$var wire 1 ! t2 $end
$var wire 1 " t1 $end
$var wire 1 # f $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$scope module LUT $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 # f $end
$var wire 1 " t1 $end
$var wire 1 ! t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
1#
0"
1!
$end
#10
0!
1'
#20
0'
1&
#30
1'
#40
