# Notes on requirements for bit allocations

* 2: SUBVL
* 2: elwidth
* 2: twin-predication (src, dest) elwidth
* 1: select INT or CR predication
* 3: predicate selection and inversion (QTY 2 for tpred)
* 4x2 or 3x3: src1/2/3/dest Vector/Scalar reg

totals: 22 bits leaving 2 spare for further modes.

http://lists.libre-soc.org/pipermail/libre-soc-dev/2020-December/001434.html
