$date
	Sat Oct 31 02:30:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 1 # enable $end
$scope module B1 $end
$var wire 4 $ A [3:0] $end
$var wire 1 # enable $end
$var wire 4 % Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
bx "
bx !
$end
#1
b10 !
b10 %
b10 "
b10 $
1#
#2
b1110 !
b1110 %
b1110 "
b1110 $
#3
b1111 !
b1111 %
b1111 "
b1111 $
#4
bz !
bz %
b1011 "
b1011 $
0#
#5
b1 !
b1 %
b1 "
b1 $
1#
#6
bz !
bz %
b1010 "
b1010 $
0#
#7
b101 !
b101 %
b101 "
b101 $
1#
#8
b1101 !
b1101 %
b1101 "
b1101 $
#9
