<<<
[#insns-c_zext_w,reftext="Zero extend word, 16-bit encoding"]
=== c.zext.w

Synopsis::
Zero extend word, 16-bit encoding

Mnemonic::
c.zext.w _rsd'_

Encoding (RV64, RV128)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x0, attr: ['OP=C0'] },
    { bits:  3, name: 0x4, attr: ['C.ZEXT.W'] },
    { bits:  2, name: 0x0, attr: ['FUNCT2'] },
    { bits:  3, name: 'rsd\'', attr: ['SRCDST'] },
    { bits:  6, name: 0x20, attr: ['FUNCT6'] },
],config:{bits:16}}
....

Description::
This instruction takes a single source/destination operand, from the 8-register set x8-x15. It zero-extends the least-significant word of the operand to XLEN by inserting 0â€™s into all of
the bits more significant than 31.


Prerequisites::
The C-extension must also be configured.
 
32-bit equivalent::
[source,sail]
--
add.uw rd, rs1, zero
--

Operation::
[source,sail]
--
X(rsdc) = EXTZ(X(rsdc)[31..0]);
--

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

|Zcee (<<Zcee>>)
|0.52
|Stable
|===
