
centos-preinstalled/ssh-keygen:     file format elf32-littlearm


Disassembly of section .init:

00003a24 <_init@@Base>:
    3a24:	push	{r3, lr}
    3a28:	bl	a33c <__printf_chk@plt+0x5b9c>
    3a2c:	pop	{r3, pc}

Disassembly of section .plt:

00003a30 <RSA_blinding_on@plt-0x14>:
    3a30:	push	{lr}		; (str lr, [sp, #-4]!)
    3a34:	ldr	lr, [pc, #4]	; 3a40 <_init@@Base+0x1c>
    3a38:	add	lr, pc, lr
    3a3c:	ldr	pc, [lr, #8]!
    3a40:	ldrdeq	r3, [r7], -ip

00003a44 <RSA_blinding_on@plt>:
    3a44:	add	ip, pc, #0, 12
    3a48:	add	ip, ip, #471040	; 0x73000
    3a4c:	ldr	pc, [ip, #220]!	; 0xdc

00003a50 <EC_GROUP_cmp@plt>:
    3a50:	add	ip, pc, #0, 12
    3a54:	add	ip, ip, #471040	; 0x73000
    3a58:	ldr	pc, [ip, #212]!	; 0xd4

00003a5c <EVP_CIPHER_CTX_free@plt>:
    3a5c:	add	ip, pc, #0, 12
    3a60:	add	ip, ip, #471040	; 0x73000
    3a64:	ldr	pc, [ip, #204]!	; 0xcc

00003a68 <PEM_write_EC_PUBKEY@plt>:
    3a68:	add	ip, pc, #0, 12
    3a6c:	add	ip, ip, #471040	; 0x73000
    3a70:	ldr	pc, [ip, #196]!	; 0xc4

00003a74 <getpwnam@plt>:
    3a74:	add	ip, pc, #0, 12
    3a78:	add	ip, ip, #471040	; 0x73000
    3a7c:	ldr	pc, [ip, #188]!	; 0xbc

00003a80 <seteuid@plt>:
    3a80:	add	ip, pc, #0, 12
    3a84:	add	ip, ip, #471040	; 0x73000
    3a88:	ldr	pc, [ip, #180]!	; 0xb4

00003a8c <EC_POINT_mul@plt>:
    3a8c:	add	ip, pc, #0, 12
    3a90:	add	ip, ip, #471040	; 0x73000
    3a94:	ldr	pc, [ip, #172]!	; 0xac

00003a98 <PEM_write_RSAPrivateKey@plt>:
    3a98:	add	ip, pc, #0, 12
    3a9c:	add	ip, ip, #471040	; 0x73000
    3aa0:	ldr	pc, [ip, #164]!	; 0xa4

00003aa4 <fscanf@plt>:
    3aa4:	add	ip, pc, #0, 12
    3aa8:	add	ip, ip, #471040	; 0x73000
    3aac:	ldr	pc, [ip, #156]!	; 0x9c

00003ab0 <DSA_do_sign@plt>:
    3ab0:	add	ip, pc, #0, 12
    3ab4:	add	ip, ip, #471040	; 0x73000
    3ab8:	ldr	pc, [ip, #148]!	; 0x94

00003abc <PEM_write_DSA_PUBKEY@plt>:
    3abc:	add	ip, pc, #0, 12
    3ac0:	add	ip, ip, #471040	; 0x73000
    3ac4:	ldr	pc, [ip, #140]!	; 0x8c

00003ac8 <RSAPublicKey_dup@plt>:
    3ac8:	add	ip, pc, #0, 12
    3acc:	add	ip, ip, #471040	; 0x73000
    3ad0:	ldr	pc, [ip, #132]!	; 0x84

00003ad4 <getpid@plt>:
    3ad4:	add	ip, pc, #0, 12
    3ad8:	add	ip, ip, #471040	; 0x73000
    3adc:	ldr	pc, [ip, #124]!	; 0x7c

00003ae0 <BIO_ctrl@plt>:
    3ae0:	add	ip, pc, #0, 12
    3ae4:	add	ip, ip, #471040	; 0x73000
    3ae8:	ldr	pc, [ip, #116]!	; 0x74

00003aec <EVP_PKEY_free@plt>:
    3aec:	add	ip, pc, #0, 12
    3af0:	add	ip, ip, #471040	; 0x73000
    3af4:	ldr	pc, [ip, #108]!	; 0x6c

00003af8 <__memcpy_chk@plt>:
    3af8:	add	ip, pc, #0, 12
    3afc:	add	ip, ip, #471040	; 0x73000
    3b00:	ldr	pc, [ip, #100]!	; 0x64

00003b04 <EVP_DigestFinal_ex@plt>:
    3b04:	add	ip, pc, #0, 12
    3b08:	add	ip, ip, #471040	; 0x73000
    3b0c:	ldr	pc, [ip, #92]!	; 0x5c

00003b10 <dlerror@plt>:
    3b10:	add	ip, pc, #0, 12
    3b14:	add	ip, ip, #471040	; 0x73000
    3b18:	ldr	pc, [ip, #84]!	; 0x54

00003b1c <gettimeofday@plt>:
    3b1c:	add	ip, pc, #0, 12
    3b20:	add	ip, ip, #471040	; 0x73000
    3b24:	ldr	pc, [ip, #76]!	; 0x4c

00003b28 <setegid@plt>:
    3b28:	add	ip, pc, #0, 12
    3b2c:	add	ip, ip, #471040	; 0x73000
    3b30:	ldr	pc, [ip, #68]!	; 0x44

00003b34 <EC_KEY_set_asn1_flag@plt>:
    3b34:	add	ip, pc, #0, 12
    3b38:	add	ip, ip, #471040	; 0x73000
    3b3c:	ldr	pc, [ip, #60]!	; 0x3c

00003b40 <BN_print_fp@plt>:
    3b40:	add	ip, pc, #0, 12
    3b44:	add	ip, ip, #471040	; 0x73000
    3b48:	ldr	pc, [ip, #52]!	; 0x34

00003b4c <EVP_CipherInit@plt>:
    3b4c:	add	ip, pc, #0, 12
    3b50:	add	ip, ip, #471040	; 0x73000
    3b54:	ldr	pc, [ip, #44]!	; 0x2c

00003b58 <EC_POINT_is_at_infinity@plt>:
    3b58:	add	ip, pc, #0, 12
    3b5c:	add	ip, ip, #471040	; 0x73000
    3b60:	ldr	pc, [ip, #36]!	; 0x24

00003b64 <setresgid@plt>:
    3b64:	add	ip, pc, #0, 12
    3b68:	add	ip, ip, #471040	; 0x73000
    3b6c:	ldr	pc, [ip, #28]!

00003b70 <OPENSSL_add_all_algorithms_noconf@plt>:
    3b70:	add	ip, pc, #0, 12
    3b74:	add	ip, ip, #471040	; 0x73000
    3b78:	ldr	pc, [ip, #20]!

00003b7c <getsockopt@plt>:
    3b7c:	add	ip, pc, #0, 12
    3b80:	add	ip, ip, #471040	; 0x73000
    3b84:	ldr	pc, [ip, #12]!

00003b88 <strcasecmp@plt>:
    3b88:	add	ip, pc, #0, 12
    3b8c:	add	ip, ip, #471040	; 0x73000
    3b90:	ldr	pc, [ip, #4]!

00003b94 <BIO_write@plt>:
    3b94:	add	ip, pc, #0, 12
    3b98:	add	ip, ip, #466944	; 0x72000
    3b9c:	ldr	pc, [ip, #4092]!	; 0xffc

00003ba0 <fdopen@plt>:
    3ba0:	add	ip, pc, #0, 12
    3ba4:	add	ip, ip, #466944	; 0x72000
    3ba8:	ldr	pc, [ip, #4084]!	; 0xff4

00003bac <getsid@plt>:
    3bac:	add	ip, pc, #0, 12
    3bb0:	add	ip, ip, #466944	; 0x72000
    3bb4:	ldr	pc, [ip, #4076]!	; 0xfec

00003bb8 <freeaddrinfo@plt>:
    3bb8:	add	ip, pc, #0, 12
    3bbc:	add	ip, ip, #466944	; 0x72000
    3bc0:	ldr	pc, [ip, #4068]!	; 0xfe4

00003bc4 <EC_KEY_set_private_key@plt>:
    3bc4:	add	ip, pc, #0, 12
    3bc8:	add	ip, ip, #466944	; 0x72000
    3bcc:	ldr	pc, [ip, #4060]!	; 0xfdc

00003bd0 <strtol@plt>:
    3bd0:	add	ip, pc, #0, 12
    3bd4:	add	ip, ip, #466944	; 0x72000
    3bd8:	ldr	pc, [ip, #4052]!	; 0xfd4

00003bdc <free@plt>:
    3bdc:	add	ip, pc, #0, 12
    3be0:	add	ip, ip, #466944	; 0x72000
    3be4:	ldr	pc, [ip, #4044]!	; 0xfcc

00003be8 <EVP_aes_128_cbc@plt>:
    3be8:	add	ip, pc, #0, 12
    3bec:	add	ip, ip, #466944	; 0x72000
    3bf0:	ldr	pc, [ip, #4036]!	; 0xfc4

00003bf4 <PEM_write_ECPrivateKey@plt>:
    3bf4:	add	ip, pc, #0, 12
    3bf8:	add	ip, ip, #466944	; 0x72000
    3bfc:	ldr	pc, [ip, #4028]!	; 0xfbc

00003c00 <getaddrinfo@plt>:
    3c00:	add	ip, pc, #0, 12
    3c04:	add	ip, ip, #466944	; 0x72000
    3c08:	ldr	pc, [ip, #4020]!	; 0xfb4

00003c0c <EVP_CIPHER_CTX_iv_length@plt>:
    3c0c:	add	ip, pc, #0, 12
    3c10:	add	ip, ip, #466944	; 0x72000
    3c14:	ldr	pc, [ip, #4012]!	; 0xfac

00003c18 <fseek@plt>:
    3c18:	add	ip, pc, #0, 12
    3c1c:	add	ip, ip, #466944	; 0x72000
    3c20:	ldr	pc, [ip, #4004]!	; 0xfa4

00003c24 <RAND_load_file@plt>:
    3c24:	add	ip, pc, #0, 12
    3c28:	add	ip, ip, #466944	; 0x72000
    3c2c:	ldr	pc, [ip, #3996]!	; 0xf9c

00003c30 <BN_hex2bn@plt>:
    3c30:	add	ip, pc, #0, 12
    3c34:	add	ip, ip, #466944	; 0x72000
    3c38:	ldr	pc, [ip, #3988]!	; 0xf94

00003c3c <BN_dup@plt>:
    3c3c:	add	ip, pc, #0, 12
    3c40:	add	ip, ip, #466944	; 0x72000
    3c44:	ldr	pc, [ip, #3980]!	; 0xf8c

00003c48 <__res_state@plt>:
    3c48:	add	ip, pc, #0, 12
    3c4c:	add	ip, ip, #466944	; 0x72000
    3c50:	ldr	pc, [ip, #3972]!	; 0xf84

00003c54 <EVP_MD_block_size@plt>:
    3c54:	add	ip, pc, #0, 12
    3c58:	add	ip, ip, #466944	; 0x72000
    3c5c:	ldr	pc, [ip, #3964]!	; 0xf7c

00003c60 <EC_KEY_set_public_key@plt>:
    3c60:	add	ip, pc, #0, 12
    3c64:	add	ip, ip, #466944	; 0x72000
    3c68:	ldr	pc, [ip, #3956]!	; 0xf74

00003c6c <__xstat64@plt>:
    3c6c:	add	ip, pc, #0, 12
    3c70:	add	ip, ip, #466944	; 0x72000
    3c74:	ldr	pc, [ip, #3948]!	; 0xf6c

00003c78 <EC_KEY_generate_key@plt>:
    3c78:	add	ip, pc, #0, 12
    3c7c:	add	ip, ip, #466944	; 0x72000
    3c80:	ldr	pc, [ip, #3940]!	; 0xf64

00003c84 <EVP_CIPHER_CTX_ctrl@plt>:
    3c84:	add	ip, pc, #0, 12
    3c88:	add	ip, ip, #466944	; 0x72000
    3c8c:	ldr	pc, [ip, #3932]!	; 0xf5c

00003c90 <EC_POINT_get_affine_coordinates_GFp@plt>:
    3c90:	add	ip, pc, #0, 12
    3c94:	add	ip, ip, #466944	; 0x72000
    3c98:	ldr	pc, [ip, #3924]!	; 0xf54

00003c9c <strncmp@plt>:
    3c9c:	add	ip, pc, #0, 12
    3ca0:	add	ip, ip, #466944	; 0x72000
    3ca4:	ldr	pc, [ip, #3916]!	; 0xf4c

00003ca8 <getppid@plt>:
    3ca8:	add	ip, pc, #0, 12
    3cac:	add	ip, ip, #466944	; 0x72000
    3cb0:	ldr	pc, [ip, #3908]!	; 0xf44

00003cb4 <BN_bn2bin@plt>:
    3cb4:	add	ip, pc, #0, 12
    3cb8:	add	ip, ip, #466944	; 0x72000
    3cbc:	ldr	pc, [ip, #3900]!	; 0xf3c

00003cc0 <fgetc@plt>:
    3cc0:	add	ip, pc, #0, 12
    3cc4:	add	ip, ip, #466944	; 0x72000
    3cc8:	ldr	pc, [ip, #3892]!	; 0xf34

00003ccc <BN_CTX_get@plt>:
    3ccc:	add	ip, pc, #0, 12
    3cd0:	add	ip, ip, #466944	; 0x72000
    3cd4:	ldr	pc, [ip, #3884]!	; 0xf2c

00003cd8 <_getlong@plt>:
    3cd8:	add	ip, pc, #0, 12
    3cdc:	add	ip, ip, #466944	; 0x72000
    3ce0:	ldr	pc, [ip, #3876]!	; 0xf24

00003ce4 <RSA_get_ex_data@plt>:
    3ce4:	add	ip, pc, #0, 12
    3ce8:	add	ip, ip, #466944	; 0x72000
    3cec:	ldr	pc, [ip, #3868]!	; 0xf1c

00003cf0 <ENGINE_register_all_complete@plt>:
    3cf0:	add	ip, pc, #0, 12
    3cf4:	add	ip, ip, #466944	; 0x72000
    3cf8:	ldr	pc, [ip, #3860]!	; 0xf14

00003cfc <BN_set_bit@plt>:
    3cfc:	add	ip, pc, #0, 12
    3d00:	add	ip, ip, #466944	; 0x72000
    3d04:	ldr	pc, [ip, #3852]!	; 0xf0c

00003d08 <EC_POINT_free@plt>:
    3d08:	add	ip, pc, #0, 12
    3d0c:	add	ip, ip, #466944	; 0x72000
    3d10:	ldr	pc, [ip, #3844]!	; 0xf04

00003d14 <RSA_public_encrypt@plt>:
    3d14:	add	ip, pc, #0, 12
    3d18:	add	ip, ip, #466944	; 0x72000
    3d1c:	ldr	pc, [ip, #3836]!	; 0xefc

00003d20 <exit@plt>:
    3d20:	add	ip, pc, #0, 12
    3d24:	add	ip, ip, #466944	; 0x72000
    3d28:	ldr	pc, [ip, #3828]!	; 0xef4

00003d2c <getegid@plt>:
    3d2c:	add	ip, pc, #0, 12
    3d30:	add	ip, ip, #466944	; 0x72000
    3d34:	ldr	pc, [ip, #3820]!	; 0xeec

00003d38 <strerror@plt>:
    3d38:	add	ip, pc, #0, 12
    3d3c:	add	ip, ip, #466944	; 0x72000
    3d40:	ldr	pc, [ip, #3812]!	; 0xee4

00003d44 <initgroups@plt>:
    3d44:	add	ip, pc, #0, 12
    3d48:	add	ip, ip, #466944	; 0x72000
    3d4c:	ldr	pc, [ip, #3804]!	; 0xedc

00003d50 <RSA_private_decrypt@plt>:
    3d50:	add	ip, pc, #0, 12
    3d54:	add	ip, ip, #466944	; 0x72000
    3d58:	ldr	pc, [ip, #3796]!	; 0xed4

00003d5c <__vsnprintf_chk@plt>:
    3d5c:	add	ip, pc, #0, 12
    3d60:	add	ip, ip, #466944	; 0x72000
    3d64:	ldr	pc, [ip, #3788]!	; 0xecc

00003d68 <dlclose@plt>:
    3d68:	add	ip, pc, #0, 12
    3d6c:	add	ip, ip, #466944	; 0x72000
    3d70:	ldr	pc, [ip, #3780]!	; 0xec4

00003d74 <EC_KEY_get0_public_key@plt>:
    3d74:	add	ip, pc, #0, 12
    3d78:	add	ip, ip, #466944	; 0x72000
    3d7c:	ldr	pc, [ip, #3772]!	; 0xebc

00003d80 <BN_free@plt>:
    3d80:	add	ip, pc, #0, 12
    3d84:	add	ip, ip, #466944	; 0x72000
    3d88:	ldr	pc, [ip, #3764]!	; 0xeb4

00003d8c <BIO_free@plt>:
    3d8c:	add	ip, pc, #0, 12
    3d90:	add	ip, ip, #466944	; 0x72000
    3d94:	ldr	pc, [ip, #3756]!	; 0xeac

00003d98 <BN_bn2dec@plt>:
    3d98:	add	ip, pc, #0, 12
    3d9c:	add	ip, ip, #466944	; 0x72000
    3da0:	ldr	pc, [ip, #3748]!	; 0xea4

00003da4 <feof@plt>:
    3da4:	add	ip, pc, #0, 12
    3da8:	add	ip, ip, #466944	; 0x72000
    3dac:	ldr	pc, [ip, #3740]!	; 0xe9c

00003db0 <puts@plt>:
    3db0:	add	ip, pc, #0, 12
    3db4:	add	ip, ip, #466944	; 0x72000
    3db8:	ldr	pc, [ip, #3732]!	; 0xe94

00003dbc <perror@plt>:
    3dbc:	add	ip, pc, #0, 12
    3dc0:	add	ip, ip, #466944	; 0x72000
    3dc4:	ldr	pc, [ip, #3724]!	; 0xe8c

00003dc8 <strtoll@plt>:
    3dc8:	add	ip, pc, #0, 12
    3dcc:	add	ip, ip, #466944	; 0x72000
    3dd0:	ldr	pc, [ip, #3716]!	; 0xe84

00003dd4 <BN_add@plt>:
    3dd4:	add	ip, pc, #0, 12
    3dd8:	add	ip, ip, #466944	; 0x72000
    3ddc:	ldr	pc, [ip, #3708]!	; 0xe7c

00003de0 <EVP_PKEY_get1_RSA@plt>:
    3de0:	add	ip, pc, #0, 12
    3de4:	add	ip, ip, #466944	; 0x72000
    3de8:	ldr	pc, [ip, #3700]!	; 0xe74

00003dec <getpwuid@plt>:
    3dec:	add	ip, pc, #0, 12
    3df0:	add	ip, ip, #466944	; 0x72000
    3df4:	ldr	pc, [ip, #3692]!	; 0xe6c

00003df8 <__fprintf_chk@plt>:
    3df8:	add	ip, pc, #0, 12
    3dfc:	add	ip, ip, #466944	; 0x72000
    3e00:	ldr	pc, [ip, #3684]!	; 0xe64

00003e04 <ECDSA_do_sign@plt>:
    3e04:	add	ip, pc, #0, 12
    3e08:	add	ip, ip, #466944	; 0x72000
    3e0c:	ldr	pc, [ip, #3676]!	; 0xe5c

00003e10 <EVP_CIPHER_CTX_set_app_data@plt>:
    3e10:	add	ip, pc, #0, 12
    3e14:	add	ip, ip, #466944	; 0x72000
    3e18:	ldr	pc, [ip, #3668]!	; 0xe54

00003e1c <link@plt>:
    3e1c:	add	ip, pc, #0, 12
    3e20:	add	ip, ip, #466944	; 0x72000
    3e24:	ldr	pc, [ip, #3660]!	; 0xe4c

00003e28 <strtoul@plt>:
    3e28:	add	ip, pc, #0, 12
    3e2c:	add	ip, ip, #466944	; 0x72000
    3e30:	ldr	pc, [ip, #3652]!	; 0xe44

00003e34 <nanosleep@plt>:
    3e34:	add	ip, pc, #0, 12
    3e38:	add	ip, ip, #466944	; 0x72000
    3e3c:	ldr	pc, [ip, #3644]!	; 0xe3c

00003e40 <ECDSA_SIG_free@plt>:
    3e40:	add	ip, pc, #0, 12
    3e44:	add	ip, ip, #466944	; 0x72000
    3e48:	ldr	pc, [ip, #3636]!	; 0xe34

00003e4c <strftime@plt>:
    3e4c:	add	ip, pc, #0, 12
    3e50:	add	ip, ip, #466944	; 0x72000
    3e54:	ldr	pc, [ip, #3628]!	; 0xe2c

00003e58 <putchar@plt>:
    3e58:	add	ip, pc, #0, 12
    3e5c:	add	ip, ip, #466944	; 0x72000
    3e60:	ldr	pc, [ip, #3620]!	; 0xe24

00003e64 <EVP_CIPHER_CTX_get_app_data@plt>:
    3e64:	add	ip, pc, #0, 12
    3e68:	add	ip, ip, #466944	; 0x72000
    3e6c:	ldr	pc, [ip, #3612]!	; 0xe1c

00003e70 <memset@plt>:
    3e70:	add	ip, pc, #0, 12
    3e74:	add	ip, ip, #466944	; 0x72000
    3e78:	ldr	pc, [ip, #3604]!	; 0xe14

00003e7c <__res_init@plt>:
    3e7c:	add	ip, pc, #0, 12
    3e80:	add	ip, ip, #466944	; 0x72000
    3e84:	ldr	pc, [ip, #3596]!	; 0xe0c

00003e88 <__fxstat64@plt>:
    3e88:	add	ip, pc, #0, 12
    3e8c:	add	ip, ip, #466944	; 0x72000
    3e90:	ldr	pc, [ip, #3588]!	; 0xe04

00003e94 <closelog@plt>:
    3e94:	add	ip, pc, #0, 12
    3e98:	add	ip, ip, #466944	; 0x72000
    3e9c:	ldr	pc, [ip, #3580]!	; 0xdfc

00003ea0 <strspn@plt>:
    3ea0:	add	ip, pc, #0, 12
    3ea4:	add	ip, ip, #466944	; 0x72000
    3ea8:	ldr	pc, [ip, #3572]!	; 0xdf4

00003eac <X509_new@plt>:
    3eac:	add	ip, pc, #0, 12
    3eb0:	add	ip, ip, #466944	; 0x72000
    3eb4:	ldr	pc, [ip, #3564]!	; 0xdec

00003eb8 <DSA_SIG_free@plt>:
    3eb8:	add	ip, pc, #0, 12
    3ebc:	add	ip, ip, #466944	; 0x72000
    3ec0:	ldr	pc, [ip, #3556]!	; 0xde4

00003ec4 <EVP_MD_CTX_md@plt>:
    3ec4:	add	ip, pc, #0, 12
    3ec8:	add	ip, ip, #466944	; 0x72000
    3ecc:	ldr	pc, [ip, #3548]!	; 0xddc

00003ed0 <fcntl@plt>:
    3ed0:	add	ip, pc, #0, 12
    3ed4:	add	ip, ip, #466944	; 0x72000
    3ed8:	ldr	pc, [ip, #3540]!	; 0xdd4

00003edc <EC_GROUP_get_curve_name@plt>:
    3edc:	add	ip, pc, #0, 12
    3ee0:	add	ip, ip, #466944	; 0x72000
    3ee4:	ldr	pc, [ip, #3532]!	; 0xdcc

00003ee8 <getgroups@plt>:
    3ee8:	add	ip, pc, #0, 12
    3eec:	add	ip, ip, #466944	; 0x72000
    3ef0:	ldr	pc, [ip, #3524]!	; 0xdc4

00003ef4 <listen@plt>:
    3ef4:	add	ip, pc, #0, 12
    3ef8:	add	ip, ip, #466944	; 0x72000
    3efc:	ldr	pc, [ip, #3516]!	; 0xdbc

00003f00 <snprintf@plt>:
    3f00:	add	ip, pc, #0, 12
    3f04:	add	ip, ip, #466944	; 0x72000
    3f08:	ldr	pc, [ip, #3508]!	; 0xdb4

00003f0c <EVP_CIPHER_CTX_init@plt>:
    3f0c:	add	ip, pc, #0, 12
    3f10:	add	ip, ip, #466944	; 0x72000
    3f14:	ldr	pc, [ip, #3500]!	; 0xdac

00003f18 <__strdup@plt>:
    3f18:	add	ip, pc, #0, 12
    3f1c:	add	ip, ip, #466944	; 0x72000
    3f20:	ldr	pc, [ip, #3492]!	; 0xda4

00003f24 <close@plt>:
    3f24:	add	ip, pc, #0, 12
    3f28:	add	ip, ip, #466944	; 0x72000
    3f2c:	ldr	pc, [ip, #3484]!	; 0xd9c

00003f30 <gmtime@plt>:
    3f30:	add	ip, pc, #0, 12
    3f34:	add	ip, ip, #466944	; 0x72000
    3f38:	ldr	pc, [ip, #3476]!	; 0xd94

00003f3c <BN_mod_word@plt>:
    3f3c:	add	ip, pc, #0, 12
    3f40:	add	ip, ip, #466944	; 0x72000
    3f44:	ldr	pc, [ip, #3468]!	; 0xd8c

00003f48 <ECDSA_SIG_new@plt>:
    3f48:	add	ip, pc, #0, 12
    3f4c:	add	ip, ip, #466944	; 0x72000
    3f50:	ldr	pc, [ip, #3460]!	; 0xd84

00003f54 <EC_KEY_get0_private_key@plt>:
    3f54:	add	ip, pc, #0, 12
    3f58:	add	ip, ip, #466944	; 0x72000
    3f5c:	ldr	pc, [ip, #3452]!	; 0xd7c

00003f60 <read@plt>:
    3f60:	add	ip, pc, #0, 12
    3f64:	add	ip, ip, #466944	; 0x72000
    3f68:	ldr	pc, [ip, #3444]!	; 0xd74

00003f6c <BN_sub@plt>:
    3f6c:	add	ip, pc, #0, 12
    3f70:	add	ip, ip, #466944	; 0x72000
    3f74:	ldr	pc, [ip, #3436]!	; 0xd6c

00003f78 <abort@plt>:
    3f78:	add	ip, pc, #0, 12
    3f7c:	add	ip, ip, #466944	; 0x72000
    3f80:	ldr	pc, [ip, #3428]!	; 0xd64

00003f84 <EC_KEY_set_group@plt>:
    3f84:	add	ip, pc, #0, 12
    3f88:	add	ip, ip, #466944	; 0x72000
    3f8c:	ldr	pc, [ip, #3420]!	; 0xd5c

00003f90 <poll@plt>:
    3f90:	add	ip, pc, #0, 12
    3f94:	add	ip, ip, #466944	; 0x72000
    3f98:	ldr	pc, [ip, #3412]!	; 0xd54

00003f9c <BN_add_word@plt>:
    3f9c:	add	ip, pc, #0, 12
    3fa0:	add	ip, ip, #466944	; 0x72000
    3fa4:	ldr	pc, [ip, #3404]!	; 0xd4c

00003fa8 <RSA_set_ex_data@plt>:
    3fa8:	add	ip, pc, #0, 12
    3fac:	add	ip, ip, #466944	; 0x72000
    3fb0:	ldr	pc, [ip, #3396]!	; 0xd44

00003fb4 <EVP_des_cbc@plt>:
    3fb4:	add	ip, pc, #0, 12
    3fb8:	add	ip, ip, #466944	; 0x72000
    3fbc:	ldr	pc, [ip, #3388]!	; 0xd3c

00003fc0 <BN_div@plt>:
    3fc0:	add	ip, pc, #0, 12
    3fc4:	add	ip, ip, #466944	; 0x72000
    3fc8:	ldr	pc, [ip, #3380]!	; 0xd34

00003fcc <_getshort@plt>:
    3fcc:	add	ip, pc, #0, 12
    3fd0:	add	ip, ip, #466944	; 0x72000
    3fd4:	ldr	pc, [ip, #3372]!	; 0xd2c

00003fd8 <__ctype_toupper_loc@plt>:
    3fd8:	add	ip, pc, #0, 12
    3fdc:	add	ip, ip, #466944	; 0x72000
    3fe0:	ldr	pc, [ip, #3364]!	; 0xd24

00003fe4 <memmove@plt>:
    3fe4:	add	ip, pc, #0, 12
    3fe8:	add	ip, ip, #466944	; 0x72000
    3fec:	ldr	pc, [ip, #3356]!	; 0xd1c

00003ff0 <EVP_CIPHER_CTX_set_key_length@plt>:
    3ff0:	add	ip, pc, #0, 12
    3ff4:	add	ip, ip, #466944	; 0x72000
    3ff8:	ldr	pc, [ip, #3348]!	; 0xd14

00003ffc <strpbrk@plt>:
    3ffc:	add	ip, pc, #0, 12
    4000:	add	ip, ip, #466944	; 0x72000
    4004:	ldr	pc, [ip, #3340]!	; 0xd0c

00004008 <ctime@plt>:
    4008:	add	ip, pc, #0, 12
    400c:	add	ip, ip, #466944	; 0x72000
    4010:	ldr	pc, [ip, #3332]!	; 0xd04

00004014 <BN_CTX_new@plt>:
    4014:	add	ip, pc, #0, 12
    4018:	add	ip, ip, #466944	; 0x72000
    401c:	ldr	pc, [ip, #3324]!	; 0xcfc

00004020 <unlink@plt>:
    4020:	add	ip, pc, #0, 12
    4024:	add	ip, ip, #466944	; 0x72000
    4028:	ldr	pc, [ip, #3316]!	; 0xcf4

0000402c <RSA_set_method@plt>:
    402c:	add	ip, pc, #0, 12
    4030:	add	ip, ip, #466944	; 0x72000
    4034:	ldr	pc, [ip, #3308]!	; 0xcec

00004038 <PEM_write_bio_RSAPrivateKey@plt>:
    4038:	add	ip, pc, #0, 12
    403c:	add	ip, ip, #466944	; 0x72000
    4040:	ldr	pc, [ip, #3300]!	; 0xce4

00004044 <RSA_new@plt>:
    4044:	add	ip, pc, #0, 12
    4048:	add	ip, ip, #466944	; 0x72000
    404c:	ldr	pc, [ip, #3292]!	; 0xcdc

00004050 <dlopen@plt>:
    4050:	add	ip, pc, #0, 12
    4054:	add	ip, ip, #466944	; 0x72000
    4058:	ldr	pc, [ip, #3284]!	; 0xcd4

0000405c <kill@plt>:
    405c:	add	ip, pc, #0, 12
    4060:	add	ip, ip, #466944	; 0x72000
    4064:	ldr	pc, [ip, #3276]!	; 0xccc

00004068 <ioctl@plt>:
    4068:	add	ip, pc, #0, 12
    406c:	add	ip, ip, #466944	; 0x72000
    4070:	ldr	pc, [ip, #3268]!	; 0xcc4

00004074 <dup2@plt>:
    4074:	add	ip, pc, #0, 12
    4078:	add	ip, ip, #466944	; 0x72000
    407c:	ldr	pc, [ip, #3260]!	; 0xcbc

00004080 <localtime@plt>:
    4080:	add	ip, pc, #0, 12
    4084:	add	ip, ip, #466944	; 0x72000
    4088:	ldr	pc, [ip, #3252]!	; 0xcb4

0000408c <EVP_PKEY_get1_DSA@plt>:
    408c:	add	ip, pc, #0, 12
    4090:	add	ip, ip, #466944	; 0x72000
    4094:	ldr	pc, [ip, #3244]!	; 0xcac

00004098 <clock_gettime@plt>:
    4098:	add	ip, pc, #0, 12
    409c:	add	ip, ip, #466944	; 0x72000
    40a0:	ldr	pc, [ip, #3236]!	; 0xca4

000040a4 <realloc@plt>:
    40a4:	add	ip, pc, #0, 12
    40a8:	add	ip, ip, #466944	; 0x72000
    40ac:	ldr	pc, [ip, #3228]!	; 0xc9c

000040b0 <setresuid@plt>:
    40b0:	add	ip, pc, #0, 12
    40b4:	add	ip, ip, #466944	; 0x72000
    40b8:	ldr	pc, [ip, #3220]!	; 0xc94

000040bc <BN_dec2bn@plt>:
    40bc:	add	ip, pc, #0, 12
    40c0:	add	ip, ip, #466944	; 0x72000
    40c4:	ldr	pc, [ip, #3212]!	; 0xc8c

000040c8 <open64@plt>:
    40c8:	add	ip, pc, #0, 12
    40cc:	add	ip, ip, #466944	; 0x72000
    40d0:	ldr	pc, [ip, #3204]!	; 0xc84

000040d4 <BN_clear_free@plt>:
    40d4:	add	ip, pc, #0, 12
    40d8:	add	ip, ip, #466944	; 0x72000
    40dc:	ldr	pc, [ip, #3196]!	; 0xc7c

000040e0 <EC_GROUP_method_of@plt>:
    40e0:	add	ip, pc, #0, 12
    40e4:	add	ip, ip, #466944	; 0x72000
    40e8:	ldr	pc, [ip, #3188]!	; 0xc74

000040ec <EVP_CIPHER_CTX_cleanup@plt>:
    40ec:	add	ip, pc, #0, 12
    40f0:	add	ip, ip, #466944	; 0x72000
    40f4:	ldr	pc, [ip, #3180]!	; 0xc6c

000040f8 <BN_bn2hex@plt>:
    40f8:	add	ip, pc, #0, 12
    40fc:	add	ip, ip, #466944	; 0x72000
    4100:	ldr	pc, [ip, #3172]!	; 0xc64

00004104 <bind@plt>:
    4104:	add	ip, pc, #0, 12
    4108:	add	ip, ip, #466944	; 0x72000
    410c:	ldr	pc, [ip, #3164]!	; 0xc5c

00004110 <waitpid@plt>:
    4110:	add	ip, pc, #0, 12
    4114:	add	ip, ip, #466944	; 0x72000
    4118:	ldr	pc, [ip, #3156]!	; 0xc54

0000411c <RSA_free@plt>:
    411c:	add	ip, pc, #0, 12
    4120:	add	ip, ip, #466944	; 0x72000
    4124:	ldr	pc, [ip, #3148]!	; 0xc4c

00004128 <ECDSA_do_verify@plt>:
    4128:	add	ip, pc, #0, 12
    412c:	add	ip, ip, #466944	; 0x72000
    4130:	ldr	pc, [ip, #3140]!	; 0xc44

00004134 <BIO_new@plt>:
    4134:	add	ip, pc, #0, 12
    4138:	add	ip, ip, #466944	; 0x72000
    413c:	ldr	pc, [ip, #3132]!	; 0xc3c

00004140 <rewind@plt>:
    4140:	add	ip, pc, #0, 12
    4144:	add	ip, ip, #466944	; 0x72000
    4148:	ldr	pc, [ip, #3124]!	; 0xc34

0000414c <PEM_write_RSAPublicKey@plt>:
    414c:	add	ip, pc, #0, 12
    4150:	add	ip, ip, #466944	; 0x72000
    4154:	ldr	pc, [ip, #3116]!	; 0xc2c

00004158 <EVP_Cipher@plt>:
    4158:	add	ip, pc, #0, 12
    415c:	add	ip, ip, #466944	; 0x72000
    4160:	ldr	pc, [ip, #3108]!	; 0xc24

00004164 <tcsetattr@plt>:
    4164:	add	ip, pc, #0, 12
    4168:	add	ip, ip, #466944	; 0x72000
    416c:	ldr	pc, [ip, #3100]!	; 0xc1c

00004170 <BN_bin2bn@plt>:
    4170:	add	ip, pc, #0, 12
    4174:	add	ip, ip, #466944	; 0x72000
    4178:	ldr	pc, [ip, #3092]!	; 0xc14

0000417c <setgroups@plt>:
    417c:	add	ip, pc, #0, 12
    4180:	add	ip, ip, #466944	; 0x72000
    4184:	ldr	pc, [ip, #3084]!	; 0xc0c

00004188 <ungetc@plt>:
    4188:	add	ip, pc, #0, 12
    418c:	add	ip, ip, #466944	; 0x72000
    4190:	ldr	pc, [ip, #3076]!	; 0xc04

00004194 <DSA_generate_key@plt>:
    4194:	add	ip, pc, #0, 12
    4198:	add	ip, ip, #466944	; 0x72000
    419c:	ldr	pc, [ip, #3068]!	; 0xbfc

000041a0 <setgid@plt>:
    41a0:	add	ip, pc, #0, 12
    41a4:	add	ip, ip, #466944	; 0x72000
    41a8:	ldr	pc, [ip, #3060]!	; 0xbf4

000041ac <__syslog_chk@plt>:
    41ac:	add	ip, pc, #0, 12
    41b0:	add	ip, ip, #466944	; 0x72000
    41b4:	ldr	pc, [ip, #3052]!	; 0xbec

000041b8 <__stack_chk_fail@plt>:
    41b8:	add	ip, pc, #0, 12
    41bc:	add	ip, ip, #466944	; 0x72000
    41c0:	ldr	pc, [ip, #3044]!	; 0xbe4

000041c4 <EC_GROUP_get_order@plt>:
    41c4:	add	ip, pc, #0, 12
    41c8:	add	ip, ip, #466944	; 0x72000
    41cc:	ldr	pc, [ip, #3036]!	; 0xbdc

000041d0 <DSA_generate_parameters_ex@plt>:
    41d0:	add	ip, pc, #0, 12
    41d4:	add	ip, ip, #466944	; 0x72000
    41d8:	ldr	pc, [ip, #3028]!	; 0xbd4

000041dc <fork@plt>:
    41dc:	add	ip, pc, #0, 12
    41e0:	add	ip, ip, #466944	; 0x72000
    41e4:	ldr	pc, [ip, #3020]!	; 0xbcc

000041e8 <socket@plt>:
    41e8:	add	ip, pc, #0, 12
    41ec:	add	ip, ip, #466944	; 0x72000
    41f0:	ldr	pc, [ip, #3012]!	; 0xbc4

000041f4 <EC_METHOD_get_field_type@plt>:
    41f4:	add	ip, pc, #0, 12
    41f8:	add	ip, ip, #466944	; 0x72000
    41fc:	ldr	pc, [ip, #3004]!	; 0xbbc

00004200 <BN_set_word@plt>:
    4200:	add	ip, pc, #0, 12
    4204:	add	ip, ip, #466944	; 0x72000
    4208:	ldr	pc, [ip, #2996]!	; 0xbb4

0000420c <isatty@plt>:
    420c:	add	ip, pc, #0, 12
    4210:	add	ip, ip, #466944	; 0x72000
    4214:	ldr	pc, [ip, #2988]!	; 0xbac

00004218 <__h_errno_location@plt>:
    4218:	add	ip, pc, #0, 12
    421c:	add	ip, ip, #466944	; 0x72000
    4220:	ldr	pc, [ip, #2980]!	; 0xba4

00004224 <EC_GROUP_free@plt>:
    4224:	add	ip, pc, #0, 12
    4228:	add	ip, ip, #466944	; 0x72000
    422c:	ldr	pc, [ip, #2972]!	; 0xb9c

00004230 <strptime@plt>:
    4230:	add	ip, pc, #0, 12
    4234:	add	ip, ip, #466944	; 0x72000
    4238:	ldr	pc, [ip, #2964]!	; 0xb94

0000423c <mkdir@plt>:
    423c:	add	ip, pc, #0, 12
    4240:	add	ip, ip, #466944	; 0x72000
    4244:	ldr	pc, [ip, #2956]!	; 0xb8c

00004248 <PEM_write_DSAPrivateKey@plt>:
    4248:	add	ip, pc, #0, 12
    424c:	add	ip, ip, #466944	; 0x72000
    4250:	ldr	pc, [ip, #2948]!	; 0xb84

00004254 <__cxa_atexit@plt>:
    4254:	add	ip, pc, #0, 12
    4258:	add	ip, ip, #466944	; 0x72000
    425c:	ldr	pc, [ip, #2940]!	; 0xb7c

00004260 <strstr@plt>:
    4260:	add	ip, pc, #0, 12
    4264:	add	ip, ip, #466944	; 0x72000
    4268:	ldr	pc, [ip, #2932]!	; 0xb74

0000426c <EC_GROUP_set_asn1_flag@plt>:
    426c:	add	ip, pc, #0, 12
    4270:	add	ip, ip, #466944	; 0x72000
    4274:	ldr	pc, [ip, #2924]!	; 0xb6c

00004278 <PEM_write_bio_DSAPrivateKey@plt>:
    4278:	add	ip, pc, #0, 12
    427c:	add	ip, ip, #466944	; 0x72000
    4280:	ldr	pc, [ip, #2916]!	; 0xb64

00004284 <OPENSSL_config@plt>:
    4284:	add	ip, pc, #0, 12
    4288:	add	ip, ip, #466944	; 0x72000
    428c:	ldr	pc, [ip, #2908]!	; 0xb5c

00004290 <CRYPTO_free@plt>:
    4290:	add	ip, pc, #0, 12
    4294:	add	ip, ip, #466944	; 0x72000
    4298:	ldr	pc, [ip, #2900]!	; 0xb54

0000429c <FIPS_mode@plt>:
    429c:	add	ip, pc, #0, 12
    42a0:	add	ip, ip, #466944	; 0x72000
    42a4:	ldr	pc, [ip, #2892]!	; 0xb4c

000042a8 <EC_POINT_point2oct@plt>:
    42a8:	add	ip, pc, #0, 12
    42ac:	add	ip, ip, #466944	; 0x72000
    42b0:	ldr	pc, [ip, #2884]!	; 0xb44

000042b4 <EVP_MD_CTX_cleanup@plt>:
    42b4:	add	ip, pc, #0, 12
    42b8:	add	ip, ip, #466944	; 0x72000
    42bc:	ldr	pc, [ip, #2876]!	; 0xb3c

000042c0 <strncasecmp@plt>:
    42c0:	add	ip, pc, #0, 12
    42c4:	add	ip, ip, #466944	; 0x72000
    42c8:	ldr	pc, [ip, #2868]!	; 0xb34

000042cc <ERR_get_error@plt>:
    42cc:	add	ip, pc, #0, 12
    42d0:	add	ip, ip, #466944	; 0x72000
    42d4:	ldr	pc, [ip, #2860]!	; 0xb2c

000042d8 <__asprintf_chk@plt>:
    42d8:	add	ip, pc, #0, 12
    42dc:	add	ip, ip, #466944	; 0x72000
    42e0:	ldr	pc, [ip, #2852]!	; 0xb24

000042e4 <SSLeay@plt>:
    42e4:	add	ip, pc, #0, 12
    42e8:	add	ip, ip, #466944	; 0x72000
    42ec:	ldr	pc, [ip, #2844]!	; 0xb1c

000042f0 <setsockopt@plt>:
    42f0:	add	ip, pc, #0, 12
    42f4:	add	ip, ip, #466944	; 0x72000
    42f8:	ldr	pc, [ip, #2836]!	; 0xb14

000042fc <gethostname@plt>:
    42fc:	add	ip, pc, #0, 12
    4300:	add	ip, ip, #466944	; 0x72000
    4304:	ldr	pc, [ip, #2828]!	; 0xb0c

00004308 <EC_KEY_get0_group@plt>:
    4308:	add	ip, pc, #0, 12
    430c:	add	ip, ip, #466944	; 0x72000
    4310:	ldr	pc, [ip, #2820]!	; 0xb04

00004314 <raise@plt>:
    4314:	add	ip, pc, #0, 12
    4318:	add	ip, ip, #466944	; 0x72000
    431c:	ldr	pc, [ip, #2812]!	; 0xafc

00004320 <setuid@plt>:
    4320:	add	ip, pc, #0, 12
    4324:	add	ip, ip, #466944	; 0x72000
    4328:	ldr	pc, [ip, #2804]!	; 0xaf4

0000432c <__ctype_b_loc@plt>:
    432c:	add	ip, pc, #0, 12
    4330:	add	ip, ip, #466944	; 0x72000
    4334:	ldr	pc, [ip, #2796]!	; 0xaec

00004338 <RAND_bytes@plt>:
    4338:	add	ip, pc, #0, 12
    433c:	add	ip, ip, #466944	; 0x72000
    4340:	ldr	pc, [ip, #2788]!	; 0xae4

00004344 <getuid@plt>:
    4344:	add	ip, pc, #0, 12
    4348:	add	ip, ip, #466944	; 0x72000
    434c:	ldr	pc, [ip, #2780]!	; 0xadc

00004350 <X509_free@plt>:
    4350:	add	ip, pc, #0, 12
    4354:	add	ip, ip, #466944	; 0x72000
    4358:	ldr	pc, [ip, #2772]!	; 0xad4

0000435c <strtoull@plt>:
    435c:	add	ip, pc, #0, 12
    4360:	add	ip, ip, #466944	; 0x72000
    4364:	ldr	pc, [ip, #2764]!	; 0xacc

00004368 <execlp@plt>:
    4368:	add	ip, pc, #0, 12
    436c:	add	ip, ip, #466944	; 0x72000
    4370:	ldr	pc, [ip, #2756]!	; 0xac4

00004374 <sigaction@plt>:
    4374:	add	ip, pc, #0, 12
    4378:	add	ip, ip, #466944	; 0x72000
    437c:	ldr	pc, [ip, #2748]!	; 0xabc

00004380 <calloc@plt>:
    4380:	add	ip, pc, #0, 12
    4384:	add	ip, ip, #466944	; 0x72000
    4388:	ldr	pc, [ip, #2740]!	; 0xab4

0000438c <fgets@plt>:
    438c:	add	ip, pc, #0, 12
    4390:	add	ip, ip, #466944	; 0x72000
    4394:	ldr	pc, [ip, #2732]!	; 0xaac

00004398 <RSA_public_decrypt@plt>:
    4398:	add	ip, pc, #0, 12
    439c:	add	ip, ip, #466944	; 0x72000
    43a0:	ldr	pc, [ip, #2724]!	; 0xaa4

000043a4 <BN_cmp@plt>:
    43a4:	add	ip, pc, #0, 12
    43a8:	add	ip, ip, #466944	; 0x72000
    43ac:	ldr	pc, [ip, #2716]!	; 0xa9c

000043b0 <fputc@plt>:
    43b0:	add	ip, pc, #0, 12
    43b4:	add	ip, ip, #466944	; 0x72000
    43b8:	ldr	pc, [ip, #2708]!	; 0xa94

000043bc <BN_rand@plt>:
    43bc:	add	ip, pc, #0, 12
    43c0:	add	ip, ip, #466944	; 0x72000
    43c4:	ldr	pc, [ip, #2700]!	; 0xa8c

000043c8 <PEM_read_PUBKEY@plt>:
    43c8:	add	ip, pc, #0, 12
    43cc:	add	ip, ip, #466944	; 0x72000
    43d0:	ldr	pc, [ip, #2692]!	; 0xa84

000043d4 <fwrite@plt>:
    43d4:	add	ip, pc, #0, 12
    43d8:	add	ip, ip, #466944	; 0x72000
    43dc:	ldr	pc, [ip, #2684]!	; 0xa7c

000043e0 <BN_num_bits@plt>:
    43e0:	add	ip, pc, #0, 12
    43e4:	add	ip, ip, #466944	; 0x72000
    43e8:	ldr	pc, [ip, #2676]!	; 0xa74

000043ec <EVP_CIPHER_CTX_new@plt>:
    43ec:	add	ip, pc, #0, 12
    43f0:	add	ip, ip, #466944	; 0x72000
    43f4:	ldr	pc, [ip, #2668]!	; 0xa6c

000043f8 <memcpy@plt>:
    43f8:	add	ip, pc, #0, 12
    43fc:	add	ip, ip, #466944	; 0x72000
    4400:	ldr	pc, [ip, #2660]!	; 0xa64

00004404 <umask@plt>:
    4404:	add	ip, pc, #0, 12
    4408:	add	ip, ip, #466944	; 0x72000
    440c:	ldr	pc, [ip, #2652]!	; 0xa5c

00004410 <d2i_X509@plt>:
    4410:	add	ip, pc, #0, 12
    4414:	add	ip, ip, #466944	; 0x72000
    4418:	ldr	pc, [ip, #2644]!	; 0xa54

0000441c <BN_CTX_start@plt>:
    441c:	add	ip, pc, #0, 12
    4420:	add	ip, ip, #466944	; 0x72000
    4424:	ldr	pc, [ip, #2636]!	; 0xa4c

00004428 <geteuid@plt>:
    4428:	add	ip, pc, #0, 12
    442c:	add	ip, ip, #466944	; 0x72000
    4430:	ldr	pc, [ip, #2628]!	; 0xa44

00004434 <getgid@plt>:
    4434:	add	ip, pc, #0, 12
    4438:	add	ip, ip, #466944	; 0x72000
    443c:	ldr	pc, [ip, #2620]!	; 0xa3c

00004440 <malloc@plt>:
    4440:	add	ip, pc, #0, 12
    4444:	add	ip, ip, #466944	; 0x72000
    4448:	ldr	pc, [ip, #2612]!	; 0xa34

0000444c <DSA_free@plt>:
    444c:	add	ip, pc, #0, 12
    4450:	add	ip, ip, #466944	; 0x72000
    4454:	ldr	pc, [ip, #2604]!	; 0xa2c

00004458 <strlen@plt>:
    4458:	add	ip, pc, #0, 12
    445c:	add	ip, ip, #466944	; 0x72000
    4460:	ldr	pc, [ip, #2596]!	; 0xa24

00004464 <PEM_read_bio_PrivateKey@plt>:
    4464:	add	ip, pc, #0, 12
    4468:	add	ip, ip, #466944	; 0x72000
    446c:	ldr	pc, [ip, #2588]!	; 0xa1c

00004470 <__snprintf_chk@plt>:
    4470:	add	ip, pc, #0, 12
    4474:	add	ip, ip, #466944	; 0x72000
    4478:	ldr	pc, [ip, #2580]!	; 0xa14

0000447c <__memmove_chk@plt>:
    447c:	add	ip, pc, #0, 12
    4480:	add	ip, ip, #466944	; 0x72000
    4484:	ldr	pc, [ip, #2572]!	; 0xa0c

00004488 <EVP_bf_cbc@plt>:
    4488:	add	ip, pc, #0, 12
    448c:	add	ip, ip, #466944	; 0x72000
    4490:	ldr	pc, [ip, #2564]!	; 0xa04

00004494 <PEM_read_RSAPublicKey@plt>:
    4494:	add	ip, pc, #0, 12
    4498:	add	ip, ip, #466944	; 0x72000
    449c:	ldr	pc, [ip, #2556]!	; 0x9fc

000044a0 <fclose@plt>:
    44a0:	add	ip, pc, #0, 12
    44a4:	add	ip, ip, #466944	; 0x72000
    44a8:	ldr	pc, [ip, #2548]!	; 0x9f4

000044ac <write@plt>:
    44ac:	add	ip, pc, #0, 12
    44b0:	add	ip, ip, #466944	; 0x72000
    44b4:	ldr	pc, [ip, #2540]!	; 0x9ec

000044b8 <RSA_get_default_method@plt>:
    44b8:	add	ip, pc, #0, 12
    44bc:	add	ip, ip, #466944	; 0x72000
    44c0:	ldr	pc, [ip, #2532]!	; 0x9e4

000044c4 <PEM_write_RSA_PUBKEY@plt>:
    44c4:	add	ip, pc, #0, 12
    44c8:	add	ip, ip, #466944	; 0x72000
    44cc:	ldr	pc, [ip, #2524]!	; 0x9dc

000044d0 <EC_KEY_free@plt>:
    44d0:	add	ip, pc, #0, 12
    44d4:	add	ip, ip, #466944	; 0x72000
    44d8:	ldr	pc, [ip, #2516]!	; 0x9d4

000044dc <EVP_PKEY_type@plt>:
    44dc:	add	ip, pc, #0, 12
    44e0:	add	ip, ip, #466944	; 0x72000
    44e4:	ldr	pc, [ip, #2508]!	; 0x9cc

000044e8 <RSA_sign@plt>:
    44e8:	add	ip, pc, #0, 12
    44ec:	add	ip, ip, #466944	; 0x72000
    44f0:	ldr	pc, [ip, #2500]!	; 0x9c4

000044f4 <DSA_SIG_new@plt>:
    44f4:	add	ip, pc, #0, 12
    44f8:	add	ip, ip, #466944	; 0x72000
    44fc:	ldr	pc, [ip, #2492]!	; 0x9bc

00004500 <PEM_write_bio_ECPrivateKey@plt>:
    4500:	add	ip, pc, #0, 12
    4504:	add	ip, ip, #466944	; 0x72000
    4508:	ldr	pc, [ip, #2484]!	; 0x9b4

0000450c <BN_is_prime_ex@plt>:
    450c:	add	ip, pc, #0, 12
    4510:	add	ip, ip, #466944	; 0x72000
    4514:	ldr	pc, [ip, #2476]!	; 0x9ac

00004518 <EC_POINT_oct2point@plt>:
    4518:	add	ip, pc, #0, 12
    451c:	add	ip, ip, #466944	; 0x72000
    4520:	ldr	pc, [ip, #2468]!	; 0x9a4

00004524 <ENGINE_load_builtin_engines@plt>:
    4524:	add	ip, pc, #0, 12
    4528:	add	ip, ip, #466944	; 0x72000
    452c:	ldr	pc, [ip, #2460]!	; 0x99c

00004530 <BN_rshift@plt>:
    4530:	add	ip, pc, #0, 12
    4534:	add	ip, ip, #466944	; 0x72000
    4538:	ldr	pc, [ip, #2452]!	; 0x994

0000453c <_exit@plt>:
    453c:	add	ip, pc, #0, 12
    4540:	add	ip, ip, #466944	; 0x72000
    4544:	ldr	pc, [ip, #2444]!	; 0x98c

00004548 <EVP_DigestUpdate@plt>:
    4548:	add	ip, pc, #0, 12
    454c:	add	ip, ip, #466944	; 0x72000
    4550:	ldr	pc, [ip, #2436]!	; 0x984

00004554 <EVP_Digest@plt>:
    4554:	add	ip, pc, #0, 12
    4558:	add	ip, ip, #466944	; 0x72000
    455c:	ldr	pc, [ip, #2428]!	; 0x97c

00004560 <EC_POINT_new@plt>:
    4560:	add	ip, pc, #0, 12
    4564:	add	ip, ip, #466944	; 0x72000
    4568:	ldr	pc, [ip, #2420]!	; 0x974

0000456c <EC_GROUP_new_by_curve_name@plt>:
    456c:	add	ip, pc, #0, 12
    4570:	add	ip, ip, #466944	; 0x72000
    4574:	ldr	pc, [ip, #2412]!	; 0x96c

00004578 <EC_KEY_new_by_curve_name@plt>:
    4578:	add	ip, pc, #0, 12
    457c:	add	ip, ip, #466944	; 0x72000
    4580:	ldr	pc, [ip, #2404]!	; 0x964

00004584 <RSA_generate_key_ex@plt>:
    4584:	add	ip, pc, #0, 12
    4588:	add	ip, ip, #466944	; 0x72000
    458c:	ldr	pc, [ip, #2396]!	; 0x95c

00004590 <strcmp@plt>:
    4590:	add	ip, pc, #0, 12
    4594:	add	ip, ip, #466944	; 0x72000
    4598:	ldr	pc, [ip, #2388]!	; 0x954

0000459c <BN_value_one@plt>:
    459c:	add	ip, pc, #0, 12
    45a0:	add	ip, ip, #466944	; 0x72000
    45a4:	ldr	pc, [ip, #2380]!	; 0x94c

000045a8 <time@plt>:
    45a8:	add	ip, pc, #0, 12
    45ac:	add	ip, ip, #466944	; 0x72000
    45b0:	ldr	pc, [ip, #2372]!	; 0x944

000045b4 <EVP_MD_CTX_init@plt>:
    45b4:	add	ip, pc, #0, 12
    45b8:	add	ip, ip, #466944	; 0x72000
    45bc:	ldr	pc, [ip, #2364]!	; 0x93c

000045c0 <tcgetattr@plt>:
    45c0:	add	ip, pc, #0, 12
    45c4:	add	ip, ip, #466944	; 0x72000
    45c8:	ldr	pc, [ip, #2356]!	; 0x934

000045cc <__errno_location@plt>:
    45cc:	add	ip, pc, #0, 12
    45d0:	add	ip, ip, #466944	; 0x72000
    45d4:	ldr	pc, [ip, #2348]!	; 0x92c

000045d8 <memchr@plt>:
    45d8:	add	ip, pc, #0, 12
    45dc:	add	ip, ip, #466944	; 0x72000
    45e0:	ldr	pc, [ip, #2340]!	; 0x924

000045e4 <X509_get_pubkey@plt>:
    45e4:	add	ip, pc, #0, 12
    45e8:	add	ip, ip, #466944	; 0x72000
    45ec:	ldr	pc, [ip, #2332]!	; 0x91c

000045f0 <EVP_PKEY_get1_EC_KEY@plt>:
    45f0:	add	ip, pc, #0, 12
    45f4:	add	ip, ip, #466944	; 0x72000
    45f8:	ldr	pc, [ip, #2324]!	; 0x914

000045fc <__lxstat64@plt>:
    45fc:	add	ip, pc, #0, 12
    4600:	add	ip, ip, #466944	; 0x72000
    4604:	ldr	pc, [ip, #2316]!	; 0x90c

00004608 <fflush@plt>:
    4608:	add	ip, pc, #0, 12
    460c:	add	ip, ip, #466944	; 0x72000
    4610:	ldr	pc, [ip, #2308]!	; 0x904

00004614 <__dn_expand@plt>:
    4614:	add	ip, pc, #0, 12
    4618:	add	ip, ip, #466944	; 0x72000
    461c:	ldr	pc, [ip, #2300]!	; 0x8fc

00004620 <EVP_CIPHER_CTX_key_length@plt>:
    4620:	add	ip, pc, #0, 12
    4624:	add	ip, ip, #466944	; 0x72000
    4628:	ldr	pc, [ip, #2292]!	; 0x8f4

0000462c <fopen64@plt>:
    462c:	add	ip, pc, #0, 12
    4630:	add	ip, ip, #466944	; 0x72000
    4634:	ldr	pc, [ip, #2284]!	; 0x8ec

00004638 <memcmp@plt>:
    4638:	add	ip, pc, #0, 12
    463c:	add	ip, ip, #466944	; 0x72000
    4640:	ldr	pc, [ip, #2276]!	; 0x8e4

00004644 <gai_strerror@plt>:
    4644:	add	ip, pc, #0, 12
    4648:	add	ip, ip, #466944	; 0x72000
    464c:	ldr	pc, [ip, #2268]!	; 0x8dc

00004650 <BN_CTX_free@plt>:
    4650:	add	ip, pc, #0, 12
    4654:	add	ip, ip, #466944	; 0x72000
    4658:	ldr	pc, [ip, #2260]!	; 0x8d4

0000465c <RAND_status@plt>:
    465c:	add	ip, pc, #0, 12
    4660:	add	ip, ip, #466944	; 0x72000
    4664:	ldr	pc, [ip, #2252]!	; 0x8cc

00004668 <sigemptyset@plt>:
    4668:	add	ip, pc, #0, 12
    466c:	add	ip, ip, #466944	; 0x72000
    4670:	ldr	pc, [ip, #2244]!	; 0x8c4

00004674 <strrchr@plt>:
    4674:	add	ip, pc, #0, 12
    4678:	add	ip, ip, #466944	; 0x72000
    467c:	ldr	pc, [ip, #2236]!	; 0x8bc

00004680 <RSA_size@plt>:
    4680:	add	ip, pc, #0, 12
    4684:	add	ip, ip, #466944	; 0x72000
    4688:	ldr	pc, [ip, #2228]!	; 0x8b4

0000468c <__vasprintf_chk@plt>:
    468c:	add	ip, pc, #0, 12
    4690:	add	ip, ip, #466944	; 0x72000
    4694:	ldr	pc, [ip, #2220]!	; 0x8ac

00004698 <__res_query@plt>:
    4698:	add	ip, pc, #0, 12
    469c:	add	ip, ip, #466944	; 0x72000
    46a0:	ldr	pc, [ip, #2212]!	; 0x8a4

000046a4 <__ctype_tolower_loc@plt>:
    46a4:	add	ip, pc, #0, 12
    46a8:	add	ip, ip, #466944	; 0x72000
    46ac:	ldr	pc, [ip, #2204]!	; 0x89c

000046b0 <BN_copy@plt>:
    46b0:	add	ip, pc, #0, 12
    46b4:	add	ip, ip, #466944	; 0x72000
    46b8:	ldr	pc, [ip, #2196]!	; 0x894

000046bc <mktime@plt>:
    46bc:	add	ip, pc, #0, 12
    46c0:	add	ip, ip, #466944	; 0x72000
    46c4:	ldr	pc, [ip, #2188]!	; 0x88c

000046c8 <openlog@plt>:
    46c8:	add	ip, pc, #0, 12
    46cc:	add	ip, ip, #466944	; 0x72000
    46d0:	ldr	pc, [ip, #2180]!	; 0x884

000046d4 <DSA_new@plt>:
    46d4:	add	ip, pc, #0, 12
    46d8:	add	ip, ip, #466944	; 0x72000
    46dc:	ldr	pc, [ip, #2172]!	; 0x87c

000046e0 <getenv@plt>:
    46e0:	add	ip, pc, #0, 12
    46e4:	add	ip, ip, #466944	; 0x72000
    46e8:	ldr	pc, [ip, #2164]!	; 0x874

000046ec <__libc_start_main@plt>:
    46ec:	add	ip, pc, #0, 12
    46f0:	add	ip, ip, #466944	; 0x72000
    46f4:	ldr	pc, [ip, #2156]!	; 0x86c

000046f8 <dlsym@plt>:
    46f8:	add	ip, pc, #0, 12
    46fc:	add	ip, ip, #466944	; 0x72000
    4700:	ldr	pc, [ip, #2148]!	; 0x864

00004704 <__gmon_start__@plt>:
    4704:	add	ip, pc, #0, 12
    4708:	add	ip, ip, #466944	; 0x72000
    470c:	ldr	pc, [ip, #2140]!	; 0x85c

00004710 <EVP_MD_CTX_copy_ex@plt>:
    4710:	add	ip, pc, #0, 12
    4714:	add	ip, ip, #466944	; 0x72000
    4718:	ldr	pc, [ip, #2132]!	; 0x854

0000471c <EC_POINT_cmp@plt>:
    471c:	add	ip, pc, #0, 12
    4720:	add	ip, ip, #466944	; 0x72000
    4724:	ldr	pc, [ip, #2124]!	; 0x84c

00004728 <rename@plt>:
    4728:	add	ip, pc, #0, 12
    472c:	add	ip, ip, #466944	; 0x72000
    4730:	ldr	pc, [ip, #2116]!	; 0x844

00004734 <getgrnam@plt>:
    4734:	add	ip, pc, #0, 12
    4738:	add	ip, ip, #466944	; 0x72000
    473c:	ldr	pc, [ip, #2108]!	; 0x83c

00004740 <BN_new@plt>:
    4740:	add	ip, pc, #0, 12
    4744:	add	ip, ip, #466944	; 0x72000
    4748:	ldr	pc, [ip, #2100]!	; 0x834

0000474c <strchr@plt>:
    474c:	add	ip, pc, #0, 12
    4750:	add	ip, ip, #466944	; 0x72000
    4754:	ldr	pc, [ip, #2092]!	; 0x82c

00004758 <__cxa_finalize@plt>:
    4758:	add	ip, pc, #0, 12
    475c:	add	ip, ip, #466944	; 0x72000
    4760:	ldr	pc, [ip, #2084]!	; 0x824

00004764 <EVP_DigestInit_ex@plt>:
    4764:	add	ip, pc, #0, 12
    4768:	add	ip, ip, #466944	; 0x72000
    476c:	ldr	pc, [ip, #2076]!	; 0x81c

00004770 <BN_lshift@plt>:
    4770:	add	ip, pc, #0, 12
    4774:	add	ip, ip, #466944	; 0x72000
    4778:	ldr	pc, [ip, #2068]!	; 0x814

0000477c <DSA_do_verify@plt>:
    477c:	add	ip, pc, #0, 12
    4780:	add	ip, ip, #466944	; 0x72000
    4784:	ldr	pc, [ip, #2060]!	; 0x80c

00004788 <BIO_s_mem@plt>:
    4788:	add	ip, pc, #0, 12
    478c:	add	ip, ip, #466944	; 0x72000
    4790:	ldr	pc, [ip, #2052]!	; 0x804

00004794 <pipe@plt>:
    4794:	add	ip, pc, #0, 12
    4798:	add	ip, ip, #466944	; 0x72000
    479c:	ldr	pc, [ip, #2044]!	; 0x7fc

000047a0 <__printf_chk@plt>:
    47a0:	stmia	r6!, {}
    47a2:	b.n	4cc4 <__printf_chk@plt+0x524>
    47a4:	ldmia	r2!, {r1, r4, r5, r6}
    47a6:	b.n	4cc2 <__printf_chk@plt+0x522>
    47a8:	blx	ffbf9324 <__bss_end__@@Base+0xffb80f0c>

Disassembly of section .text:

000047b0 <__libc_csu_init@@Base-0x3e73c>:
    47b0:	push	{r3, r4, r5, lr}
    47b4:	mov	r4, r0
    47b8:	mov	r0, #0
    47bc:	bl	ea70 <__printf_chk@plt+0xa2d0>
    47c0:	subs	r5, r0, #0
    47c4:	bne	47d4 <__printf_chk@plt+0x34>
    47c8:	ldr	r0, [pc, #84]	; 4824 <__printf_chk@plt+0x84>
    47cc:	add	r0, pc, r0
    47d0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    47d4:	mov	r1, r4
    47d8:	bl	12860 <__printf_chk@plt+0xe0c0>
    47dc:	cmp	r0, #0
    47e0:	mov	r0, r5
    47e4:	beq	481c <__printf_chk@plt+0x7c>
    47e8:	bl	e818 <__printf_chk@plt+0xa078>
    47ec:	mov	r0, #10
    47f0:	bl	ea70 <__printf_chk@plt+0xa2d0>
    47f4:	subs	r5, r0, #0
    47f8:	beq	47c8 <__printf_chk@plt+0x28>
    47fc:	mov	r1, r4
    4800:	bl	12860 <__printf_chk@plt+0xe0c0>
    4804:	cmp	r0, #0
    4808:	mov	r0, r5
    480c:	beq	4820 <__printf_chk@plt+0x80>
    4810:	bl	e818 <__printf_chk@plt+0xa078>
    4814:	mov	r0, #0
    4818:	pop	{r3, r4, r5, pc}
    481c:	pop	{r3, r4, r5, pc}
    4820:	pop	{r3, r4, r5, pc}
    4824:	andeq	r1, r4, r0, lsr #31
    4828:	ldr	r3, [pc, #276]	; 4944 <__printf_chk@plt+0x1a4>
    482c:	ldr	ip, [pc, #276]	; 4948 <__printf_chk@plt+0x1a8>
    4830:	add	r3, pc, r3
    4834:	push	{r4, r5, r6, r7, lr}
    4838:	sub	sp, sp, #12
    483c:	ldr	r6, [r3, ip]
    4840:	mov	r7, r1
    4844:	mov	r1, sp
    4848:	mov	r4, r0
    484c:	ldr	r3, [r6]
    4850:	str	r3, [sp, #4]
    4854:	bl	14cf8 <__printf_chk@plt+0x10558>
    4858:	cmp	r0, #0
    485c:	beq	4880 <__printf_chk@plt+0xe0>
    4860:	bl	c22c <__printf_chk@plt+0x7a8c>
    4864:	ldr	r1, [pc, #224]	; 494c <__printf_chk@plt+0x1ac>
    4868:	add	r1, pc, r1
    486c:	add	r1, r1, #16
    4870:	mov	r2, r0
    4874:	ldr	r0, [pc, #212]	; 4950 <__printf_chk@plt+0x1b0>
    4878:	add	r0, pc, r0
    487c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4880:	mov	r0, r4
    4884:	ldr	r5, [sp]
    4888:	bl	cfb0 <__printf_chk@plt+0x8810>
    488c:	add	r5, r5, #7
    4890:	lsr	r5, r5, #3
    4894:	cmp	r5, r0
    4898:	mov	r0, r4
    489c:	bls	48c4 <__printf_chk@plt+0x124>
    48a0:	bl	cfb0 <__printf_chk@plt+0x8810>
    48a4:	ldr	r1, [pc, #168]	; 4954 <__printf_chk@plt+0x1b4>
    48a8:	mov	r2, r5
    48ac:	add	r1, pc, r1
    48b0:	add	r1, r1, #16
    48b4:	mov	r3, r0
    48b8:	ldr	r0, [pc, #152]	; 4958 <__printf_chk@plt+0x1b8>
    48bc:	add	r0, pc, r0
    48c0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    48c4:	bl	d150 <__printf_chk@plt+0x89b0>
    48c8:	mov	r1, r5
    48cc:	mov	r2, r7
    48d0:	bl	4170 <BN_bin2bn@plt>
    48d4:	cmp	r0, #0
    48d8:	bne	48f4 <__printf_chk@plt+0x154>
    48dc:	ldr	r1, [pc, #120]	; 495c <__printf_chk@plt+0x1bc>
    48e0:	ldr	r0, [pc, #120]	; 4960 <__printf_chk@plt+0x1c0>
    48e4:	add	r1, pc, r1
    48e8:	add	r0, pc, r0
    48ec:	add	r1, r1, #16
    48f0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    48f4:	mov	r0, r4
    48f8:	mov	r1, r5
    48fc:	bl	d4d4 <__printf_chk@plt+0x8d34>
    4900:	cmp	r0, #0
    4904:	beq	4928 <__printf_chk@plt+0x188>
    4908:	bl	c22c <__printf_chk@plt+0x7a8c>
    490c:	ldr	r1, [pc, #80]	; 4964 <__printf_chk@plt+0x1c4>
    4910:	add	r1, pc, r1
    4914:	add	r1, r1, #16
    4918:	mov	r2, r0
    491c:	ldr	r0, [pc, #68]	; 4968 <__printf_chk@plt+0x1c8>
    4920:	add	r0, pc, r0
    4924:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4928:	ldr	r2, [sp, #4]
    492c:	ldr	r3, [r6]
    4930:	cmp	r2, r3
    4934:	beq	493c <__printf_chk@plt+0x19c>
    4938:	bl	41b8 <__stack_chk_fail@plt>
    493c:	add	sp, sp, #12
    4940:	pop	{r4, r5, r6, r7, pc}
    4944:	andeq	r2, r7, r4, ror #5
    4948:	andeq	r0, r0, r8, lsl #9
    494c:	andeq	lr, r3, ip, lsl r7
    4950:	strdeq	lr, [r3], -r8
    4954:	ldrdeq	lr, [r3], -r8
    4958:	andeq	lr, r3, ip, asr #17
    495c:	andeq	lr, r3, r0, lsr #13
    4960:	ldrdeq	lr, [r3], -r0
    4964:	andeq	lr, r3, r4, ror r6
    4968:	andeq	lr, r3, r0, asr r8
    496c:	ldr	r3, [pc, #624]	; 4be4 <__printf_chk@plt+0x444>
    4970:	mov	r2, #0
    4974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4978:	mov	r7, r1
    497c:	ldr	r1, [pc, #612]	; 4be8 <__printf_chk@plt+0x448>
    4980:	add	r3, pc, r3
    4984:	sub	sp, sp, #28
    4988:	ldr	r3, [r3, r1]
    498c:	str	r2, [sp, #16]
    4990:	ldr	r2, [r3]
    4994:	str	r3, [sp, #4]
    4998:	str	r2, [sp, #20]
    499c:	bl	cad0 <__printf_chk@plt+0x8330>
    49a0:	subs	r4, r0, #0
    49a4:	bne	49c0 <__printf_chk@plt+0x220>
    49a8:	ldr	r1, [pc, #572]	; 4bec <__printf_chk@plt+0x44c>
    49ac:	ldr	r0, [pc, #572]	; 4bf0 <__printf_chk@plt+0x450>
    49b0:	add	r1, pc, r1
    49b4:	add	r0, pc, r0
    49b8:	add	r1, r1, #40	; 0x28
    49bc:	bl	1c8d4 <__printf_chk@plt+0x18134>
    49c0:	ldr	r6, [pc, #556]	; 4bf4 <__printf_chk@plt+0x454>
    49c4:	ldr	sl, [pc, #556]	; 4bf8 <__printf_chk@plt+0x458>
    49c8:	ldr	r9, [pc, #556]	; 4bfc <__printf_chk@plt+0x45c>
    49cc:	add	r6, pc, r6
    49d0:	ldr	fp, [pc, #552]	; 4c00 <__printf_chk@plt+0x460>
    49d4:	add	sl, pc, sl
    49d8:	ldr	r8, [pc, #548]	; 4c04 <__printf_chk@plt+0x464>
    49dc:	add	r9, pc, r9
    49e0:	ldr	r3, [pc, #544]	; 4c08 <__printf_chk@plt+0x468>
    49e4:	add	fp, pc, fp
    49e8:	add	r8, pc, r8
    49ec:	add	r3, pc, r3
    49f0:	str	r3, [sp]
    49f4:	mov	r0, r4
    49f8:	bl	cfb0 <__printf_chk@plt+0x8810>
    49fc:	cmp	r0, #0
    4a00:	ldr	r0, [sp, #16]
    4a04:	beq	4bb8 <__printf_chk@plt+0x418>
    4a08:	bl	c9c0 <__printf_chk@plt+0x8220>
    4a0c:	mov	r3, #0
    4a10:	mov	r2, r3
    4a14:	mov	r0, r4
    4a18:	add	r1, sp, #8
    4a1c:	str	r3, [sp, #16]
    4a20:	bl	1501c <__printf_chk@plt+0x1087c>
    4a24:	cmp	r0, #0
    4a28:	bne	4a40 <__printf_chk@plt+0x2a0>
    4a2c:	mov	r0, r4
    4a30:	add	r1, sp, #16
    4a34:	bl	15750 <__printf_chk@plt+0x10fb0>
    4a38:	cmp	r0, #0
    4a3c:	beq	4a60 <__printf_chk@plt+0x2c0>
    4a40:	bl	c22c <__printf_chk@plt+0x7a8c>
    4a44:	ldr	r1, [pc, #448]	; 4c0c <__printf_chk@plt+0x46c>
    4a48:	add	r1, pc, r1
    4a4c:	add	r1, r1, #40	; 0x28
    4a50:	mov	r2, r0
    4a54:	ldr	r0, [pc, #436]	; 4c10 <__printf_chk@plt+0x470>
    4a58:	add	r0, pc, r0
    4a5c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4a60:	mov	r0, #1
    4a64:	mov	r1, r6
    4a68:	ldr	r2, [sp, #8]
    4a6c:	bl	47a0 <__printf_chk@plt>
    4a70:	ldr	r5, [sp, #8]
    4a74:	cmp	r7, #0
    4a78:	mov	r0, r5
    4a7c:	bne	4afc <__printf_chk@plt+0x35c>
    4a80:	mov	r1, r8
    4a84:	bl	4590 <strcmp@plt>
    4a88:	cmp	r0, #0
    4a8c:	beq	4af0 <__printf_chk@plt+0x350>
    4a90:	ldr	r1, [pc, #380]	; 4c14 <__printf_chk@plt+0x474>
    4a94:	mov	r0, r5
    4a98:	add	r1, pc, r1
    4a9c:	bl	4590 <strcmp@plt>
    4aa0:	cmp	r0, #0
    4aa4:	beq	4af0 <__printf_chk@plt+0x350>
    4aa8:	ldr	r1, [pc, #360]	; 4c18 <__printf_chk@plt+0x478>
    4aac:	mov	r0, r5
    4ab0:	add	r1, pc, r1
    4ab4:	bl	4590 <strcmp@plt>
    4ab8:	cmp	r0, #0
    4abc:	beq	4af0 <__printf_chk@plt+0x350>
    4ac0:	ldr	r1, [pc, #340]	; 4c1c <__printf_chk@plt+0x47c>
    4ac4:	mov	r0, r5
    4ac8:	add	r1, pc, r1
    4acc:	bl	4590 <strcmp@plt>
    4ad0:	cmp	r0, #0
    4ad4:	beq	4af0 <__printf_chk@plt+0x350>
    4ad8:	ldr	r1, [pc, #320]	; 4c20 <__printf_chk@plt+0x480>
    4adc:	mov	r0, r5
    4ae0:	add	r1, pc, r1
    4ae4:	bl	4590 <strcmp@plt>
    4ae8:	cmp	r0, #0
    4aec:	bne	4b74 <__printf_chk@plt+0x3d4>
    4af0:	mov	r0, #10
    4af4:	bl	3e58 <putchar@plt>
    4af8:	b	4b94 <__printf_chk@plt+0x3f4>
    4afc:	mov	r1, r9
    4b00:	bl	4590 <strcmp@plt>
    4b04:	cmp	r0, #0
    4b08:	beq	4b20 <__printf_chk@plt+0x380>
    4b0c:	mov	r0, r5
    4b10:	mov	r1, fp
    4b14:	bl	4590 <strcmp@plt>
    4b18:	cmp	r0, #0
    4b1c:	bne	4b74 <__printf_chk@plt+0x3d4>
    4b20:	ldr	r0, [sp, #16]
    4b24:	add	r1, sp, #12
    4b28:	mov	r2, #0
    4b2c:	bl	1501c <__printf_chk@plt+0x1087c>
    4b30:	cmp	r0, #0
    4b34:	beq	4b58 <__printf_chk@plt+0x3b8>
    4b38:	bl	c22c <__printf_chk@plt+0x7a8c>
    4b3c:	ldr	r1, [pc, #224]	; 4c24 <__printf_chk@plt+0x484>
    4b40:	add	r1, pc, r1
    4b44:	add	r1, r1, #40	; 0x28
    4b48:	mov	r2, r0
    4b4c:	ldr	r0, [pc, #212]	; 4c28 <__printf_chk@plt+0x488>
    4b50:	add	r0, pc, r0
    4b54:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4b58:	ldr	r1, [sp]
    4b5c:	mov	r0, #1
    4b60:	ldr	r2, [sp, #12]
    4b64:	bl	47a0 <__printf_chk@plt>
    4b68:	ldr	r0, [sp, #12]
    4b6c:	bl	3bdc <free@plt>
    4b70:	b	4b94 <__printf_chk@plt+0x3f4>
    4b74:	ldr	r0, [sp, #16]
    4b78:	bl	cfb0 <__printf_chk@plt+0x8810>
    4b7c:	mov	r1, sl
    4b80:	mov	r2, r0
    4b84:	mov	r0, #1
    4b88:	bl	47a0 <__printf_chk@plt>
    4b8c:	ldr	r0, [sp, #16]
    4b90:	bl	cd24 <__printf_chk@plt+0x8584>
    4b94:	ldr	r0, [sp, #8]
    4b98:	bl	3bdc <free@plt>
    4b9c:	ldr	r0, [sp, #16]
    4ba0:	bl	cfb0 <__printf_chk@plt+0x8810>
    4ba4:	cmp	r0, #0
    4ba8:	beq	49f4 <__printf_chk@plt+0x254>
    4bac:	ldr	r0, [pc, #120]	; 4c2c <__printf_chk@plt+0x48c>
    4bb0:	add	r0, pc, r0
    4bb4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4bb8:	bl	c9c0 <__printf_chk@plt+0x8220>
    4bbc:	mov	r0, r4
    4bc0:	bl	c9c0 <__printf_chk@plt+0x8220>
    4bc4:	ldr	r1, [sp, #4]
    4bc8:	ldr	r2, [sp, #20]
    4bcc:	ldr	r3, [r1]
    4bd0:	cmp	r2, r3
    4bd4:	beq	4bdc <__printf_chk@plt+0x43c>
    4bd8:	bl	41b8 <__stack_chk_fail@plt>
    4bdc:	add	sp, sp, #28
    4be0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4be4:	muleq	r7, r4, r1
    4be8:	andeq	r0, r0, r8, lsl #9
    4bec:	ldrdeq	lr, [r3], -r4
    4bf0:	andeq	lr, r3, ip, asr #27
    4bf4:	andeq	lr, r3, ip, asr #27
    4bf8:	andeq	lr, r3, ip, asr lr
    4bfc:	andeq	lr, r3, r4, lsr lr
    4c00:	andeq	lr, r3, ip, lsr lr
    4c04:	andeq	lr, r3, r4, asr #27
    4c08:	muleq	r4, r4, r6
    4c0c:	andeq	lr, r3, ip, lsr r5
    4c10:	andeq	lr, r3, r8, lsl r7
    4c14:	andeq	lr, r3, ip, lsr #26
    4c18:	andeq	lr, r3, ip, lsr #26
    4c1c:	andeq	lr, r3, ip, lsr #26
    4c20:	andeq	lr, r3, r0, lsr #26
    4c24:	andeq	lr, r3, r4, asr #8
    4c28:	andeq	lr, r3, r0, lsr #12
    4c2c:	muleq	r3, ip, ip
    4c30:	ldr	r3, [pc, #232]	; 4d20 <__printf_chk@plt+0x580>
    4c34:	push	{r4, r5, r6, r7, r8, lr}
    4c38:	add	r3, pc, r3
    4c3c:	mov	r7, r1
    4c40:	sub	sp, sp, #8
    4c44:	ldr	r2, [r3, #8]
    4c48:	mov	r4, r0
    4c4c:	cmp	r2, #0
    4c50:	movne	r1, #2
    4c54:	movne	r2, #3
    4c58:	ldreq	r3, [pc, #196]	; 4d24 <__printf_chk@plt+0x584>
    4c5c:	ldreq	r1, [pc, r3]
    4c60:	mov	r0, r4
    4c64:	bl	f278 <__printf_chk@plt+0xaad8>
    4c68:	ldr	r3, [pc, #184]	; 4d28 <__printf_chk@plt+0x588>
    4c6c:	mov	r2, #4
    4c70:	add	r3, pc, r3
    4c74:	ldr	r1, [r3]
    4c78:	mov	r5, r0
    4c7c:	mov	r0, r4
    4c80:	bl	f278 <__printf_chk@plt+0xaad8>
    4c84:	cmp	r5, #0
    4c88:	cmpne	r0, #0
    4c8c:	mov	r6, r0
    4c90:	bne	4cac <__printf_chk@plt+0x50c>
    4c94:	ldr	r1, [pc, #144]	; 4d2c <__printf_chk@plt+0x58c>
    4c98:	ldr	r0, [pc, #144]	; 4d30 <__printf_chk@plt+0x590>
    4c9c:	add	r1, pc, r1
    4ca0:	add	r0, pc, r0
    4ca4:	add	r1, r1, #56	; 0x38
    4ca8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4cac:	mov	r0, r4
    4cb0:	bl	e39c <__printf_chk@plt+0x9bfc>
    4cb4:	cmp	r7, #0
    4cb8:	mov	r8, r0
    4cbc:	ldreq	r7, [pc, #112]	; 4d34 <__printf_chk@plt+0x594>
    4cc0:	addeq	r7, pc, r7
    4cc4:	mov	r0, r4
    4cc8:	bl	def4 <__printf_chk@plt+0x9754>
    4ccc:	ldr	r1, [pc, #100]	; 4d38 <__printf_chk@plt+0x598>
    4cd0:	mov	r3, r5
    4cd4:	str	r7, [sp]
    4cd8:	mov	r2, r8
    4cdc:	add	r1, pc, r1
    4ce0:	str	r0, [sp, #4]
    4ce4:	mov	r0, #1
    4ce8:	bl	47a0 <__printf_chk@plt>
    4cec:	ldr	r3, [pc, #72]	; 4d3c <__printf_chk@plt+0x59c>
    4cf0:	add	r3, pc, r3
    4cf4:	ldr	r3, [r3, #4]
    4cf8:	cmp	r3, #3
    4cfc:	ble	4d08 <__printf_chk@plt+0x568>
    4d00:	mov	r0, r6
    4d04:	bl	3db0 <puts@plt>
    4d08:	mov	r0, r6
    4d0c:	bl	3bdc <free@plt>
    4d10:	mov	r0, r5
    4d14:	add	sp, sp, #8
    4d18:	pop	{r4, r5, r6, r7, r8, lr}
    4d1c:	b	3bdc <free@plt>
    4d20:	andeq	r2, r7, r8, lsl #9
    4d24:	andeq	r2, r7, r4, lsr #7
    4d28:	muleq	r7, r0, r3
    4d2c:	andeq	lr, r3, r8, ror #5
    4d30:	andeq	lr, r3, r4, lsr ip
    4d34:	andeq	lr, r3, r8, lsl #24
    4d38:	andeq	lr, r3, r8, lsl ip
    4d3c:	andeq	r2, r7, r0, lsl r3
    4d40:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    4d44:	sub	sp, sp, #8192	; 0x2000
    4d48:	ldr	r4, [pc, #1140]	; 51c4 <__printf_chk@plt+0xa24>
    4d4c:	sub	sp, sp, #32
    4d50:	ldr	r3, [pc, #1136]	; 51c8 <__printf_chk@plt+0xa28>
    4d54:	mov	r6, r1
    4d58:	add	r4, pc, r4
    4d5c:	ldr	r5, [pc, #1128]	; 51cc <__printf_chk@plt+0xa2c>
    4d60:	ldr	r3, [r4, r3]
    4d64:	add	r5, pc, r5
    4d68:	ldr	r2, [r5, #36]	; 0x24
    4d6c:	ldr	r3, [r3]
    4d70:	cmp	r2, #0
    4d74:	add	r2, sp, #8192	; 0x2000
    4d78:	str	r3, [r2, #28]
    4d7c:	bne	4dcc <__printf_chk@plt+0x62c>
    4d80:	ldr	r1, [r0]
    4d84:	ldr	r0, [pc, #1092]	; 51d0 <__printf_chk@plt+0xa30>
    4d88:	add	r0, pc, r0
    4d8c:	bl	23fb0 <__printf_chk@plt+0x1f810>
    4d90:	mov	r2, #1024	; 0x400
    4d94:	mov	r1, r0
    4d98:	mov	r7, r0
    4d9c:	ldr	r0, [pc, #1072]	; 51d4 <__printf_chk@plt+0xa34>
    4da0:	add	r0, pc, r0
    4da4:	bl	40c28 <__printf_chk@plt+0x3c488>
    4da8:	cmp	r0, #1024	; 0x400
    4dac:	bcc	4dbc <__printf_chk@plt+0x61c>
    4db0:	ldr	r0, [pc, #1056]	; 51d8 <__printf_chk@plt+0xa38>
    4db4:	add	r0, pc, r0
    4db8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4dbc:	mov	r0, r7
    4dc0:	bl	3bdc <free@plt>
    4dc4:	mov	r3, #1
    4dc8:	str	r3, [r5, #36]	; 0x24
    4dcc:	add	r7, sp, #32
    4dd0:	mov	r1, #0
    4dd4:	sub	r5, r7, #24
    4dd8:	mov	r2, #20
    4ddc:	mov	r0, r5
    4de0:	bl	3e70 <memset@plt>
    4de4:	ldr	r1, [pc, #1008]	; 51dc <__printf_chk@plt+0xa3c>
    4de8:	ldr	r2, [pc, #1008]	; 51e0 <__printf_chk@plt+0xa40>
    4dec:	add	ip, sp, #8192	; 0x2000
    4df0:	movw	r3, #57320	; 0xdfe8
    4df4:	add	ip, ip, #32
    4df8:	ldr	r0, [r4, r1]
    4dfc:	add	r2, pc, r2
    4e00:	movt	r3, #65535	; 0xffff
    4e04:	ldr	r1, [r2, #4]
    4e08:	str	r6, [ip, r3]
    4e0c:	ldr	r3, [r0]
    4e10:	cmp	r1, #0
    4e14:	str	r3, [r5, #4]
    4e18:	bne	4f38 <__printf_chk@plt+0x798>
    4e1c:	ldr	r3, [r2, #20]
    4e20:	cmp	r3, #0
    4e24:	bne	4e34 <__printf_chk@plt+0x694>
    4e28:	ldr	r4, [r2, #12]
    4e2c:	cmp	r4, #0
    4e30:	beq	4f3c <__printf_chk@plt+0x79c>
    4e34:	ldr	r9, [pc, #936]	; 51e4 <__printf_chk@plt+0xa44>
    4e38:	sub	r8, r7, #4
    4e3c:	mov	r2, #4096	; 0x1000
    4e40:	movw	r4, #4095	; 0xfff
    4e44:	add	r9, pc, r9
    4e48:	mov	r0, r8
    4e4c:	mov	r1, r9
    4e50:	bl	40c28 <__printf_chk@plt+0x3c488>
    4e54:	cmp	r0, r4
    4e58:	bls	4e68 <__printf_chk@plt+0x6c8>
    4e5c:	ldr	r0, [pc, #900]	; 51e8 <__printf_chk@plt+0xa48>
    4e60:	add	r0, pc, r0
    4e64:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4e68:	ldr	r1, [pc, #892]	; 51ec <__printf_chk@plt+0xa4c>
    4e6c:	mov	r0, r8
    4e70:	mov	r2, #4096	; 0x1000
    4e74:	add	r1, pc, r1
    4e78:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    4e7c:	cmp	r0, r4
    4e80:	bhi	4e5c <__printf_chk@plt+0x6bc>
    4e84:	add	sl, sp, #4096	; 0x1000
    4e88:	mov	r1, r9
    4e8c:	add	sl, sl, #28
    4e90:	mov	r2, #4096	; 0x1000
    4e94:	mov	r0, sl
    4e98:	bl	40c28 <__printf_chk@plt+0x3c488>
    4e9c:	cmp	r0, r4
    4ea0:	bhi	4e5c <__printf_chk@plt+0x6bc>
    4ea4:	ldr	r1, [pc, #836]	; 51f0 <__printf_chk@plt+0xa50>
    4ea8:	mov	r0, sl
    4eac:	mov	r2, #4096	; 0x1000
    4eb0:	add	r1, pc, r1
    4eb4:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    4eb8:	cmp	r0, r4
    4ebc:	bhi	4e5c <__printf_chk@plt+0x6bc>
    4ec0:	mov	r0, #63	; 0x3f
    4ec4:	bl	4404 <umask@plt>
    4ec8:	mov	r0, r8
    4ecc:	bl	403ac <__printf_chk@plt+0x3bc0c>
    4ed0:	cmn	r0, #1
    4ed4:	bne	4ef4 <__printf_chk@plt+0x754>
    4ed8:	bl	45cc <__errno_location@plt>
    4edc:	ldr	r0, [r0]
    4ee0:	bl	3d38 <strerror@plt>
    4ee4:	mov	r1, r0
    4ee8:	ldr	r0, [pc, #772]	; 51f4 <__printf_chk@plt+0xa54>
    4eec:	add	r0, pc, r0
    4ef0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4ef4:	ldr	r1, [pc, #764]	; 51f8 <__printf_chk@plt+0xa58>
    4ef8:	add	r1, pc, r1
    4efc:	bl	3ba0 <fdopen@plt>
    4f00:	cmp	r0, #0
    4f04:	str	r0, [r5, #4]
    4f08:	movne	r4, #1
    4f0c:	bne	4f3c <__printf_chk@plt+0x79c>
    4f10:	bl	45cc <__errno_location@plt>
    4f14:	ldr	r4, [r0]
    4f18:	mov	r0, r8
    4f1c:	bl	4020 <unlink@plt>
    4f20:	mov	r0, r4
    4f24:	bl	3d38 <strerror@plt>
    4f28:	mov	r1, r0
    4f2c:	ldr	r0, [pc, #712]	; 51fc <__printf_chk@plt+0xa5c>
    4f30:	add	r0, pc, r0
    4f34:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4f38:	mov	r4, #0
    4f3c:	ldr	r3, [pc, #700]	; 5200 <__printf_chk@plt+0xa60>
    4f40:	add	r3, pc, r3
    4f44:	ldr	r0, [r3, #24]
    4f48:	ldr	r2, [r3, #20]
    4f4c:	cmp	r0, #0
    4f50:	ldr	r1, [r3, #4]
    4f54:	movne	r3, #2
    4f58:	moveq	r3, #0
    4f5c:	cmp	r1, #0
    4f60:	orrne	r3, r3, #1
    4f64:	cmp	r2, #0
    4f68:	ldrne	r1, [pc, #660]	; 5204 <__printf_chk@plt+0xa64>
    4f6c:	addne	r1, pc, r1
    4f70:	ldreq	r1, [pc, #656]	; 5208 <__printf_chk@plt+0xa68>
    4f74:	addeq	r1, pc, r1
    4f78:	ldr	r0, [pc, #652]	; 520c <__printf_chk@plt+0xa6c>
    4f7c:	mov	r2, r5
    4f80:	str	r3, [sp, #4]
    4f84:	mov	r3, #0
    4f88:	add	r0, pc, r0
    4f8c:	str	r3, [sp]
    4f90:	mov	r3, r6
    4f94:	bl	1d674 <__printf_chk@plt+0x18ed4>
    4f98:	subs	r8, r0, #0
    4f9c:	beq	4fd4 <__printf_chk@plt+0x834>
    4fa0:	cmp	r4, #0
    4fa4:	beq	4fb0 <__printf_chk@plt+0x810>
    4fa8:	sub	r0, r7, #4
    4fac:	bl	4020 <unlink@plt>
    4fb0:	mov	r0, r8
    4fb4:	bl	c22c <__printf_chk@plt+0x7a8c>
    4fb8:	ldr	r1, [pc, #592]	; 5210 <__printf_chk@plt+0xa70>
    4fbc:	add	r1, pc, r1
    4fc0:	add	r1, r1, #96	; 0x60
    4fc4:	mov	r2, r0
    4fc8:	ldr	r0, [pc, #580]	; 5214 <__printf_chk@plt+0xa74>
    4fcc:	add	r0, pc, r0
    4fd0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    4fd4:	cmp	r4, #0
    4fd8:	beq	4fe4 <__printf_chk@plt+0x844>
    4fdc:	ldr	r0, [r5, #4]
    4fe0:	bl	44a0 <fclose@plt>
    4fe4:	ldr	r3, [r5, #16]
    4fe8:	cmp	r3, #0
    4fec:	beq	5028 <__printf_chk@plt+0x888>
    4ff0:	ldr	r0, [pc, #544]	; 5218 <__printf_chk@plt+0xa78>
    4ff4:	ldr	r1, [pc, #544]	; 521c <__printf_chk@plt+0xa7c>
    4ff8:	add	r0, pc, r0
    4ffc:	add	r1, pc, r1
    5000:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    5004:	cmp	r4, #0
    5008:	beq	5020 <__printf_chk@plt+0x880>
    500c:	ldr	r0, [pc, #524]	; 5220 <__printf_chk@plt+0xa80>
    5010:	add	r0, pc, r0
    5014:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    5018:	sub	r0, r7, #4
    501c:	bl	4020 <unlink@plt>
    5020:	mov	r0, #1
    5024:	bl	3d20 <exit@plt>
    5028:	ldr	r3, [pc, #500]	; 5224 <__printf_chk@plt+0xa84>
    502c:	add	r3, pc, r3
    5030:	ldr	r3, [r3, #12]
    5034:	cmp	r3, #0
    5038:	beq	5074 <__printf_chk@plt+0x8d4>
    503c:	ldr	r3, [r5, #12]
    5040:	cmp	r3, #0
    5044:	bne	5074 <__printf_chk@plt+0x8d4>
    5048:	ldr	r0, [pc, #472]	; 5228 <__printf_chk@plt+0xa88>
    504c:	mov	r1, r6
    5050:	ldr	r2, [pc, #468]	; 522c <__printf_chk@plt+0xa8c>
    5054:	add	r0, pc, r0
    5058:	add	r2, pc, r2
    505c:	bl	1eefc <__printf_chk@plt+0x1a75c>
    5060:	cmp	r4, #0
    5064:	beq	51a0 <__printf_chk@plt+0xa00>
    5068:	sub	r0, r7, #4
    506c:	bl	4020 <unlink@plt>
    5070:	b	51a0 <__printf_chk@plt+0xa00>
    5074:	cmp	r4, #0
    5078:	beq	51a0 <__printf_chk@plt+0xa00>
    507c:	add	r4, sp, #4096	; 0x1000
    5080:	add	r4, r4, #28
    5084:	mov	r0, r4
    5088:	bl	4020 <unlink@plt>
    508c:	cmn	r0, #1
    5090:	bne	50bc <__printf_chk@plt+0x91c>
    5094:	bl	45cc <__errno_location@plt>
    5098:	ldr	r0, [r0]
    509c:	cmp	r0, #2
    50a0:	beq	50bc <__printf_chk@plt+0x91c>
    50a4:	bl	3d38 <strerror@plt>
    50a8:	mov	r1, r4
    50ac:	mov	r2, r0
    50b0:	ldr	r0, [pc, #376]	; 5230 <__printf_chk@plt+0xa90>
    50b4:	add	r0, pc, r0
    50b8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    50bc:	ldr	r6, [pc, #368]	; 5234 <__printf_chk@plt+0xa94>
    50c0:	mov	r1, r4
    50c4:	add	r6, pc, r6
    50c8:	mov	r0, r6
    50cc:	bl	3e1c <link@plt>
    50d0:	cmn	r0, #1
    50d4:	bne	50fc <__printf_chk@plt+0x95c>
    50d8:	bl	45cc <__errno_location@plt>
    50dc:	ldr	r0, [r0]
    50e0:	bl	3d38 <strerror@plt>
    50e4:	mov	r1, r6
    50e8:	mov	r2, r4
    50ec:	mov	r3, r0
    50f0:	ldr	r0, [pc, #320]	; 5238 <__printf_chk@plt+0xa98>
    50f4:	add	r0, pc, r0
    50f8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    50fc:	sub	r7, r7, #4
    5100:	mov	r1, r6
    5104:	mov	r0, r7
    5108:	bl	4728 <rename@plt>
    510c:	cmn	r0, #1
    5110:	bne	5150 <__printf_chk@plt+0x9b0>
    5114:	bl	45cc <__errno_location@plt>
    5118:	ldr	r0, [r0]
    511c:	bl	3d38 <strerror@plt>
    5120:	mov	r2, r6
    5124:	mov	r1, r7
    5128:	mov	r3, r0
    512c:	ldr	r0, [pc, #264]	; 523c <__printf_chk@plt+0xa9c>
    5130:	add	r0, pc, r0
    5134:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    5138:	mov	r0, r7
    513c:	bl	4020 <unlink@plt>
    5140:	mov	r0, r4
    5144:	bl	4020 <unlink@plt>
    5148:	mov	r0, #1
    514c:	bl	3d20 <exit@plt>
    5150:	ldr	r1, [pc, #232]	; 5240 <__printf_chk@plt+0xaa0>
    5154:	mov	r2, r6
    5158:	mov	r0, #1
    515c:	add	r1, pc, r1
    5160:	bl	47a0 <__printf_chk@plt>
    5164:	ldr	r1, [pc, #216]	; 5244 <__printf_chk@plt+0xaa4>
    5168:	mov	r0, #1
    516c:	mov	r2, r4
    5170:	add	r1, pc, r1
    5174:	bl	47a0 <__printf_chk@plt>
    5178:	ldr	r3, [r5, #8]
    517c:	cmp	r3, #0
    5180:	beq	51a0 <__printf_chk@plt+0xa00>
    5184:	ldr	r0, [pc, #188]	; 5248 <__printf_chk@plt+0xaa8>
    5188:	mov	r1, r4
    518c:	add	r0, pc, r0
    5190:	bl	1eefc <__printf_chk@plt+0x1a75c>
    5194:	ldr	r0, [pc, #176]	; 524c <__printf_chk@plt+0xaac>
    5198:	add	r0, pc, r0
    519c:	bl	1eefc <__printf_chk@plt+0x1a75c>
    51a0:	ldr	r3, [pc, #168]	; 5250 <__printf_chk@plt+0xab0>
    51a4:	add	r3, pc, r3
    51a8:	ldr	r0, [r3, #4]
    51ac:	cmp	r0, #0
    51b0:	beq	51c0 <__printf_chk@plt+0xa20>
    51b4:	ldr	r0, [r5, #12]
    51b8:	rsbs	r0, r0, #1
    51bc:	movcc	r0, #0
    51c0:	bl	3d20 <exit@plt>
    51c4:			; <UNDEFINED> instruction: 0x00071dbc
    51c8:	andeq	r0, r0, r8, lsl #9
    51cc:	andeq	r2, r7, ip, asr r3
    51d0:	andeq	lr, r3, r0, lsr ip
    51d4:	andeq	r2, r7, ip, asr lr
    51d8:	andeq	lr, r3, r8, lsl ip
    51dc:	andeq	r0, r0, r8, asr #9
    51e0:	andeq	r2, r7, r4, asr #5
    51e4:			; <UNDEFINED> instruction: 0x00072db8
    51e8:	muleq	r3, r0, fp
    51ec:	muleq	r3, r8, fp
    51f0:	andeq	lr, r3, r8, ror #22
    51f4:	andeq	r1, r4, ip, asr #18
    51f8:	andeq	lr, r3, r8, lsr #22
    51fc:	andeq	pc, r3, r4, asr #28
    5200:	andeq	r2, r7, r0, lsl #3
    5204:	andeq	r5, r0, r8, lsl r8
    5208:	andeq	r5, r0, r4, ror #20
    520c:	andeq	r2, r7, r4, ror ip
    5210:	andeq	sp, r3, r8, asr #31
    5214:	andeq	lr, r3, r8, asr sl
    5218:	andeq	lr, r3, ip, asr #20
    521c:	andeq	r2, r7, r0, lsl #24
    5220:	andeq	lr, r3, r8, asr sl
    5224:	muleq	r7, r4, r0
    5228:	andeq	lr, r3, r0, asr sl
    522c:	andeq	r2, r7, r4, lsr #23
    5230:			; <UNDEFINED> instruction: 0x000417bc
    5234:	andeq	r2, r7, r8, lsr fp
    5238:	muleq	r4, r4, r7
    523c:	andeq	lr, r3, ip, lsl #19
    5240:	andeq	lr, r3, r8, ror r9
    5244:	andeq	lr, r3, r4, ror r9
    5248:	andeq	lr, r3, ip, ror r9
    524c:	muleq	r3, r8, r9
    5250:	andeq	r1, r7, ip, lsl pc
    5254:	push	{r4, r5, r6, r7, r8, lr}
    5258:	mov	r4, r0
    525c:	ldr	r5, [pc, #448]	; 5424 <__printf_chk@plt+0xc84>
    5260:	sub	sp, sp, #1040	; 0x410
    5264:	ldr	r3, [pc, #444]	; 5428 <__printf_chk@plt+0xc88>
    5268:	sub	sp, sp, #8
    526c:	add	r5, pc, r5
    5270:	ldr	r2, [pc, #436]	; 542c <__printf_chk@plt+0xc8c>
    5274:	mov	r8, r1
    5278:	ldr	r3, [r5, r3]
    527c:	add	r2, pc, r2
    5280:	ldr	r0, [r2, #40]	; 0x28
    5284:	ldr	r2, [r3]
    5288:	mov	r7, r3
    528c:	cmp	r0, #0
    5290:	str	r2, [sp, #1044]	; 0x414
    5294:	beq	5308 <__printf_chk@plt+0xb68>
    5298:	bl	e0a8 <__printf_chk@plt+0x9908>
    529c:	cmp	r0, #8
    52a0:	addls	pc, pc, r0, lsl #2
    52a4:	b	52fc <__printf_chk@plt+0xb5c>
    52a8:	b	52cc <__printf_chk@plt+0xb2c>
    52ac:	b	52e4 <__printf_chk@plt+0xb44>
    52b0:	b	5314 <__printf_chk@plt+0xb74>
    52b4:	b	52d8 <__printf_chk@plt+0xb38>
    52b8:	b	52f0 <__printf_chk@plt+0xb50>
    52bc:	b	52e4 <__printf_chk@plt+0xb44>
    52c0:	b	5314 <__printf_chk@plt+0xb74>
    52c4:	b	52d8 <__printf_chk@plt+0xb38>
    52c8:	b	52f0 <__printf_chk@plt+0xb50>
    52cc:	ldr	r0, [pc, #348]	; 5430 <__printf_chk@plt+0xc90>
    52d0:	add	r0, pc, r0
    52d4:	b	531c <__printf_chk@plt+0xb7c>
    52d8:	ldr	r0, [pc, #340]	; 5434 <__printf_chk@plt+0xc94>
    52dc:	add	r0, pc, r0
    52e0:	b	531c <__printf_chk@plt+0xb7c>
    52e4:	ldr	r0, [pc, #332]	; 5438 <__printf_chk@plt+0xc98>
    52e8:	add	r0, pc, r0
    52ec:	b	531c <__printf_chk@plt+0xb7c>
    52f0:	ldr	r0, [pc, #324]	; 543c <__printf_chk@plt+0xc9c>
    52f4:	add	r0, pc, r0
    52f8:	b	531c <__printf_chk@plt+0xb7c>
    52fc:	ldr	r0, [pc, #316]	; 5440 <__printf_chk@plt+0xca0>
    5300:	add	r0, pc, r0
    5304:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5308:	ldr	r0, [pc, #308]	; 5444 <__printf_chk@plt+0xca4>
    530c:	add	r0, pc, r0
    5310:	b	531c <__printf_chk@plt+0xb7c>
    5314:	ldr	r0, [pc, #300]	; 5448 <__printf_chk@plt+0xca8>
    5318:	add	r0, pc, r0
    531c:	ldr	r6, [pc, #296]	; 544c <__printf_chk@plt+0xcac>
    5320:	mov	r1, #1024	; 0x400
    5324:	ldr	lr, [r4]
    5328:	mov	r3, r1
    532c:	add	r6, pc, r6
    5330:	ldr	ip, [pc, #280]	; 5450 <__printf_chk@plt+0xcb0>
    5334:	mov	r2, #1
    5338:	str	r0, [sp, #8]
    533c:	add	ip, pc, ip
    5340:	str	lr, [sp, #4]
    5344:	str	ip, [sp]
    5348:	mov	r0, r6
    534c:	bl	4470 <__snprintf_chk@plt>
    5350:	ldr	r1, [pc, #252]	; 5454 <__printf_chk@plt+0xcb4>
    5354:	mov	r2, r8
    5358:	mov	r3, r6
    535c:	add	r1, pc, r1
    5360:	mov	r0, #1
    5364:	bl	47a0 <__printf_chk@plt>
    5368:	ldr	r3, [pc, #232]	; 5458 <__printf_chk@plt+0xcb8>
    536c:	add	r4, sp, #20
    5370:	ldr	r3, [r5, r3]
    5374:	ldr	r0, [r3]
    5378:	bl	4608 <fflush@plt>
    537c:	ldr	r3, [pc, #216]	; 545c <__printf_chk@plt+0xcbc>
    5380:	mov	r0, r4
    5384:	mov	r1, #1024	; 0x400
    5388:	ldr	r3, [r5, r3]
    538c:	ldr	r2, [r3]
    5390:	bl	438c <fgets@plt>
    5394:	cmp	r0, #0
    5398:	movne	r3, #0
    539c:	bne	53b4 <__printf_chk@plt+0xc14>
    53a0:	mov	r0, #1
    53a4:	bl	3d20 <exit@plt>
    53a8:	cmp	r2, #10
    53ac:	beq	53c0 <__printf_chk@plt+0xc20>
    53b0:	add	r3, r3, #1
    53b4:	ldrb	r2, [r4, r3]
    53b8:	cmp	r2, #0
    53bc:	bne	53a8 <__printf_chk@plt+0xc08>
    53c0:	add	r2, sp, #1040	; 0x410
    53c4:	add	r2, r2, #8
    53c8:	add	r3, r2, r3
    53cc:	mov	r2, #0
    53d0:	strb	r2, [r3, #-1028]	; 0xfffffbfc
    53d4:	ldrb	r3, [sp, #20]
    53d8:	cmp	r3, r2
    53dc:	beq	53f4 <__printf_chk@plt+0xc54>
    53e0:	ldr	r0, [pc, #120]	; 5460 <__printf_chk@plt+0xcc0>
    53e4:	mov	r1, r4
    53e8:	mov	r2, #1024	; 0x400
    53ec:	add	r0, pc, r0
    53f0:	bl	40c28 <__printf_chk@plt+0x3c488>
    53f4:	ldr	r0, [sp, #1044]	; 0x414
    53f8:	mov	r2, #1
    53fc:	ldr	r1, [r7]
    5400:	ldr	r3, [pc, #92]	; 5464 <__printf_chk@plt+0xcc4>
    5404:	cmp	r0, r1
    5408:	add	r3, pc, r3
    540c:	str	r2, [r3, #36]	; 0x24
    5410:	beq	5418 <__printf_chk@plt+0xc78>
    5414:	bl	41b8 <__stack_chk_fail@plt>
    5418:	add	sp, sp, #1040	; 0x410
    541c:	add	sp, sp, #8
    5420:	pop	{r4, r5, r6, r7, r8, pc}
    5424:	andeq	r1, r7, r8, lsr #17
    5428:	andeq	r0, r0, r8, lsl #9
    542c:	andeq	r1, r7, r4, asr #28
    5430:	muleq	r3, ip, r8
    5434:	andeq	lr, r3, ip, lsr #17
    5438:	andeq	lr, r3, r8, ror r8
    543c:	andeq	lr, r3, r4, lsr #17
    5440:	andeq	lr, r3, r8, lsr #17
    5444:	andeq	lr, r3, r4, asr r8
    5448:	andeq	lr, r3, r4, ror #16
    544c:	ldrdeq	r2, [r7], -r0
    5450:	andeq	lr, r3, ip, ror r8
    5454:	andeq	lr, r3, r4, ror #16
    5458:	andeq	r0, r0, r8, asr #9
    545c:	andeq	r0, r0, r4, lsl #9
    5460:	andeq	r2, r7, r0, lsl r8
    5464:			; <UNDEFINED> instruction: 0x00071cb8
    5468:	ldr	r3, [pc, #756]	; 5764 <__printf_chk@plt+0xfc4>
    546c:	ldr	r1, [pc, #756]	; 5768 <__printf_chk@plt+0xfc8>
    5470:	add	r3, pc, r3
    5474:	ldr	r2, [pc, #752]	; 576c <__printf_chk@plt+0xfcc>
    5478:	push	{r4, r5, r6, r7, lr}
    547c:	add	r2, pc, r2
    5480:	ldr	r3, [r3, r1]
    5484:	sub	sp, sp, #140	; 0x8c
    5488:	ldr	r2, [r2, #36]	; 0x24
    548c:	ldr	r3, [r3]
    5490:	cmp	r2, #0
    5494:	str	r3, [sp, #132]	; 0x84
    5498:	bne	54ac <__printf_chk@plt+0xd0c>
    549c:	ldr	r1, [pc, #716]	; 5770 <__printf_chk@plt+0xfd0>
    54a0:	add	r0, r0, #20
    54a4:	add	r1, pc, r1
    54a8:	bl	5254 <__printf_chk@plt+0xab4>
    54ac:	ldr	r4, [pc, #704]	; 5774 <__printf_chk@plt+0xfd4>
    54b0:	mov	r0, #3
    54b4:	add	r2, sp, #24
    54b8:	add	r4, pc, r4
    54bc:	mov	r1, r4
    54c0:	bl	3c6c <__xstat64@plt>
    54c4:	cmp	r0, #0
    54c8:	bge	54ec <__printf_chk@plt+0xd4c>
    54cc:	bl	45cc <__errno_location@plt>
    54d0:	ldr	r0, [r0]
    54d4:	bl	3d38 <strerror@plt>
    54d8:	mov	r1, r4
    54dc:	mov	r2, r0
    54e0:	ldr	r0, [pc, #656]	; 5778 <__printf_chk@plt+0xfd8>
    54e4:	add	r0, pc, r0
    54e8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    54ec:	add	r6, sp, #20
    54f0:	add	r5, sp, #16
    54f4:	ldr	r1, [pc, #640]	; 577c <__printf_chk@plt+0xfdc>
    54f8:	mov	r0, r4
    54fc:	mov	r2, r6
    5500:	mov	r3, r5
    5504:	add	r1, pc, r1
    5508:	bl	1afa8 <__printf_chk@plt+0x16808>
    550c:	cmn	r0, #43	; 0x2b
    5510:	mov	r4, r0
    5514:	bne	558c <__printf_chk@plt+0xdec>
    5518:	ldr	r3, [pc, #608]	; 5780 <__printf_chk@plt+0xfe0>
    551c:	ldr	r0, [pc, r3]
    5520:	cmp	r0, #0
    5524:	beq	5534 <__printf_chk@plt+0xd94>
    5528:	bl	21878 <__printf_chk@plt+0x1d0d8>
    552c:	mov	r7, r0
    5530:	b	5548 <__printf_chk@plt+0xda8>
    5534:	ldr	r0, [pc, #584]	; 5784 <__printf_chk@plt+0xfe4>
    5538:	mov	r1, #2
    553c:	add	r0, pc, r0
    5540:	bl	20ef0 <__printf_chk@plt+0x1c750>
    5544:	mov	r7, r0
    5548:	ldr	r0, [pc, #568]	; 5788 <__printf_chk@plt+0xfe8>
    554c:	mov	r2, r6
    5550:	mov	r3, r5
    5554:	mov	r1, r7
    5558:	add	r0, pc, r0
    555c:	bl	1afa8 <__printf_chk@plt+0x16808>
    5560:	mov	r4, r0
    5564:	mov	r0, r7
    5568:	bl	4458 <strlen@plt>
    556c:	mov	r1, r0
    5570:	mov	r0, r7
    5574:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5578:	mov	r0, r7
    557c:	bl	3bdc <free@plt>
    5580:	cmp	r4, #0
    5584:	bne	5594 <__printf_chk@plt+0xdf4>
    5588:	b	55b4 <__printf_chk@plt+0xe14>
    558c:	cmp	r0, #0
    5590:	beq	55b4 <__printf_chk@plt+0xe14>
    5594:	mov	r0, r4
    5598:	bl	c22c <__printf_chk@plt+0x7a8c>
    559c:	ldr	r1, [pc, #488]	; 578c <__printf_chk@plt+0xfec>
    55a0:	add	r1, pc, r1
    55a4:	mov	r2, r0
    55a8:	ldr	r0, [pc, #480]	; 5790 <__printf_chk@plt+0xff0>
    55ac:	add	r0, pc, r0
    55b0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    55b4:	ldr	r2, [sp, #16]
    55b8:	cmp	r2, #0
    55bc:	beq	55d0 <__printf_chk@plt+0xe30>
    55c0:	ldr	r1, [pc, #460]	; 5794 <__printf_chk@plt+0xff4>
    55c4:	mov	r0, #1
    55c8:	add	r1, pc, r1
    55cc:	bl	47a0 <__printf_chk@plt>
    55d0:	ldr	r3, [pc, #448]	; 5798 <__printf_chk@plt+0xff8>
    55d4:	add	r3, pc, r3
    55d8:	ldr	r0, [r3, #44]	; 0x2c
    55dc:	cmp	r0, #0
    55e0:	beq	55f0 <__printf_chk@plt+0xe50>
    55e4:	bl	21878 <__printf_chk@plt+0x1d0d8>
    55e8:	mov	r4, r0
    55ec:	b	5694 <__printf_chk@plt+0xef4>
    55f0:	ldr	r0, [pc, #420]	; 579c <__printf_chk@plt+0xffc>
    55f4:	mov	r1, #2
    55f8:	add	r0, pc, r0
    55fc:	bl	20ef0 <__printf_chk@plt+0x1c750>
    5600:	mov	r1, #2
    5604:	mov	r4, r0
    5608:	ldr	r0, [pc, #400]	; 57a0 <__printf_chk@plt+0x1000>
    560c:	add	r0, pc, r0
    5610:	bl	20ef0 <__printf_chk@plt+0x1c750>
    5614:	mov	r5, r0
    5618:	mov	r0, r4
    561c:	mov	r1, r5
    5620:	bl	4590 <strcmp@plt>
    5624:	cmp	r0, #0
    5628:	beq	5678 <__printf_chk@plt+0xed8>
    562c:	mov	r0, r4
    5630:	bl	4458 <strlen@plt>
    5634:	mov	r1, r0
    5638:	mov	r0, r4
    563c:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5640:	mov	r0, r5
    5644:	bl	4458 <strlen@plt>
    5648:	mov	r1, r0
    564c:	mov	r0, r5
    5650:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5654:	mov	r0, r4
    5658:	bl	3bdc <free@plt>
    565c:	mov	r0, r5
    5660:	bl	3bdc <free@plt>
    5664:	ldr	r0, [pc, #312]	; 57a4 <__printf_chk@plt+0x1004>
    5668:	add	r0, pc, r0
    566c:	bl	3db0 <puts@plt>
    5670:	mov	r0, #1
    5674:	bl	3d20 <exit@plt>
    5678:	mov	r0, r5
    567c:	bl	4458 <strlen@plt>
    5680:	mov	r1, r0
    5684:	mov	r0, r5
    5688:	bl	4160c <__printf_chk@plt+0x3ce6c>
    568c:	mov	r0, r5
    5690:	bl	3bdc <free@plt>
    5694:	ldr	r3, [pc, #268]	; 57a8 <__printf_chk@plt+0x1008>
    5698:	mov	r2, r4
    569c:	ldr	r5, [pc, #264]	; 57ac <__printf_chk@plt+0x100c>
    56a0:	add	r3, pc, r3
    56a4:	ldr	r0, [sp, #20]
    56a8:	add	r5, pc, r5
    56ac:	ldr	lr, [r3, #48]	; 0x30
    56b0:	ldr	ip, [r3, #52]	; 0x34
    56b4:	mov	r1, r5
    56b8:	ldr	r3, [r3, #56]	; 0x38
    56bc:	str	lr, [sp]
    56c0:	str	ip, [sp, #4]
    56c4:	str	r3, [sp, #8]
    56c8:	ldr	r3, [sp, #16]
    56cc:	bl	1aa1c <__printf_chk@plt+0x1627c>
    56d0:	subs	r6, r0, #0
    56d4:	beq	5724 <__printf_chk@plt+0xf84>
    56d8:	bl	c22c <__printf_chk@plt+0x7a8c>
    56dc:	mov	r1, r5
    56e0:	mov	r2, r0
    56e4:	ldr	r0, [pc, #196]	; 57b0 <__printf_chk@plt+0x1010>
    56e8:	add	r0, pc, r0
    56ec:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    56f0:	mov	r0, r4
    56f4:	bl	4458 <strlen@plt>
    56f8:	mov	r1, r0
    56fc:	mov	r0, r4
    5700:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5704:	mov	r0, r4
    5708:	bl	3bdc <free@plt>
    570c:	ldr	r0, [sp, #20]
    5710:	bl	e818 <__printf_chk@plt+0xa078>
    5714:	ldr	r0, [sp, #16]
    5718:	bl	3bdc <free@plt>
    571c:	mov	r0, #1
    5720:	bl	3d20 <exit@plt>
    5724:	mov	r0, r4
    5728:	bl	4458 <strlen@plt>
    572c:	mov	r1, r0
    5730:	mov	r0, r4
    5734:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5738:	mov	r0, r4
    573c:	bl	3bdc <free@plt>
    5740:	ldr	r0, [sp, #20]
    5744:	bl	e818 <__printf_chk@plt+0xa078>
    5748:	ldr	r0, [sp, #16]
    574c:	bl	3bdc <free@plt>
    5750:	ldr	r0, [pc, #92]	; 57b4 <__printf_chk@plt+0x1014>
    5754:	add	r0, pc, r0
    5758:	bl	3db0 <puts@plt>
    575c:	mov	r0, r6
    5760:	bl	3d20 <exit@plt>
    5764:	andeq	r1, r7, r4, lsr #13
    5768:	andeq	r0, r0, r8, lsl #9
    576c:	andeq	r1, r7, r4, asr #24
    5770:	andeq	lr, r3, r0, lsr r7
    5774:	andeq	r2, r7, r4, asr #14
    5778:	andeq	lr, r3, r4, lsl r7
    577c:	andeq	r0, r4, ip, lsr r4
    5780:	andeq	r1, r7, r4, lsr #23
    5784:	andeq	lr, r3, r8, asr #16
    5788:	andeq	r2, r7, r4, lsr #13
    578c:	andeq	r2, r7, ip, asr r6
    5790:	strdeq	lr, [r3], -r0
    5794:	strdeq	lr, [r3], -r0
    5798:	andeq	r1, r7, ip, ror #21
    579c:	ldrdeq	lr, [r3], -r8
    57a0:	strdeq	lr, [r3], -r8
    57a4:			; <UNDEFINED> instruction: 0x0003e7bc
    57a8:	andeq	r1, r7, r0, lsr #20
    57ac:	andeq	r2, r7, r4, asr r5
    57b0:	andeq	lr, r3, r4, ror #14
    57b4:	andeq	lr, r3, r4, lsl r7
    57b8:	push	{r4, r5, r6, r7, r8, r9, lr}
    57bc:	sub	sp, sp, #1168	; 0x490
    57c0:	ldr	r6, [pc, #1068]	; 5bf4 <__printf_chk@plt+0x1454>
    57c4:	sub	sp, sp, #4
    57c8:	ldr	r3, [pc, #1064]	; 5bf8 <__printf_chk@plt+0x1458>
    57cc:	add	r6, pc, r6
    57d0:	ldr	r2, [pc, #1060]	; 5bfc <__printf_chk@plt+0x145c>
    57d4:	ldr	r3, [r6, r3]
    57d8:	add	r2, pc, r2
    57dc:	ldr	r2, [r2, #36]	; 0x24
    57e0:	ldr	r3, [r3]
    57e4:	cmp	r2, #0
    57e8:	str	r3, [sp, #1164]	; 0x48c
    57ec:	bne	5800 <__printf_chk@plt+0x1060>
    57f0:	ldr	r1, [pc, #1032]	; 5c00 <__printf_chk@plt+0x1460>
    57f4:	add	r0, r0, #20
    57f8:	add	r1, pc, r1
    57fc:	bl	5254 <__printf_chk@plt+0xab4>
    5800:	ldr	r5, [pc, #1020]	; 5c04 <__printf_chk@plt+0x1464>
    5804:	add	r4, sp, #32
    5808:	mov	r0, #3
    580c:	add	r5, pc, r5
    5810:	mov	r2, r4
    5814:	mov	r1, r5
    5818:	bl	3c6c <__xstat64@plt>
    581c:	cmp	r0, #0
    5820:	bge	5844 <__printf_chk@plt+0x10a4>
    5824:	bl	45cc <__errno_location@plt>
    5828:	ldr	r0, [r0]
    582c:	bl	3d38 <strerror@plt>
    5830:	mov	r1, r5
    5834:	mov	r2, r0
    5838:	ldr	r0, [pc, #968]	; 5c08 <__printf_chk@plt+0x1468>
    583c:	add	r0, pc, r0
    5840:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5844:	ldr	r9, [pc, #960]	; 5c0c <__printf_chk@plt+0x146c>
    5848:	sub	r8, r4, #8
    584c:	sub	r7, r4, #12
    5850:	mov	r0, r5
    5854:	add	r9, pc, r9
    5858:	mov	r2, r8
    585c:	mov	r3, r7
    5860:	mov	r1, r9
    5864:	bl	1afa8 <__printf_chk@plt+0x16808>
    5868:	subs	r3, r0, #0
    586c:	bne	5880 <__printf_chk@plt+0x10e0>
    5870:	mov	r0, r9
    5874:	bl	21878 <__printf_chk@plt+0x1d0d8>
    5878:	mov	r5, r0
    587c:	b	593c <__printf_chk@plt+0x119c>
    5880:	cmn	r3, #43	; 0x2b
    5884:	beq	58a0 <__printf_chk@plt+0x1100>
    5888:	bl	c22c <__printf_chk@plt+0x7a8c>
    588c:	mov	r1, r5
    5890:	mov	r2, r0
    5894:	ldr	r0, [pc, #884]	; 5c10 <__printf_chk@plt+0x1470>
    5898:	add	r0, pc, r0
    589c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    58a0:	ldr	r3, [pc, #876]	; 5c14 <__printf_chk@plt+0x1474>
    58a4:	add	r3, pc, r3
    58a8:	ldr	r0, [r3]
    58ac:	cmp	r0, #0
    58b0:	bne	58c0 <__printf_chk@plt+0x1120>
    58b4:	ldr	r0, [r3, #44]	; 0x2c
    58b8:	cmp	r0, #0
    58bc:	beq	58cc <__printf_chk@plt+0x112c>
    58c0:	bl	21878 <__printf_chk@plt+0x1d0d8>
    58c4:	mov	r5, r0
    58c8:	b	58e0 <__printf_chk@plt+0x1140>
    58cc:	ldr	r0, [pc, #836]	; 5c18 <__printf_chk@plt+0x1478>
    58d0:	mov	r1, #2
    58d4:	add	r0, pc, r0
    58d8:	bl	20ef0 <__printf_chk@plt+0x1c750>
    58dc:	mov	r5, r0
    58e0:	ldr	r9, [pc, #820]	; 5c1c <__printf_chk@plt+0x147c>
    58e4:	mov	r3, r7
    58e8:	mov	r2, r8
    58ec:	mov	r1, r5
    58f0:	add	r9, pc, r9
    58f4:	mov	r0, r9
    58f8:	bl	1afa8 <__printf_chk@plt+0x16808>
    58fc:	subs	r7, r0, #0
    5900:	beq	593c <__printf_chk@plt+0x119c>
    5904:	mov	r0, r5
    5908:	bl	4458 <strlen@plt>
    590c:	mov	r1, r0
    5910:	mov	r0, r5
    5914:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5918:	mov	r0, r5
    591c:	bl	3bdc <free@plt>
    5920:	mov	r0, r7
    5924:	bl	c22c <__printf_chk@plt+0x7a8c>
    5928:	mov	r1, r9
    592c:	mov	r2, r0
    5930:	ldr	r0, [pc, #744]	; 5c20 <__printf_chk@plt+0x1480>
    5934:	add	r0, pc, r0
    5938:	bl	1c8d4 <__printf_chk@plt+0x18134>
    593c:	ldr	r3, [sp, #24]
    5940:	ldr	r3, [r3]
    5944:	bics	r2, r3, #4
    5948:	beq	5970 <__printf_chk@plt+0x11d0>
    594c:	ldr	r3, [pc, #720]	; 5c24 <__printf_chk@plt+0x1484>
    5950:	add	r3, pc, r3
    5954:	ldr	r3, [r3, #48]	; 0x30
    5958:	cmp	r3, #0
    595c:	bne	5970 <__printf_chk@plt+0x11d0>
    5960:	ldr	r0, [pc, #704]	; 5c28 <__printf_chk@plt+0x1488>
    5964:	add	r0, pc, r0
    5968:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    596c:	b	59f4 <__printf_chk@plt+0x1254>
    5970:	ldr	r1, [pc, #692]	; 5c2c <__printf_chk@plt+0x148c>
    5974:	mov	r0, #1
    5978:	ldr	r2, [sp, #20]
    597c:	add	r7, sp, #140	; 0x8c
    5980:	add	r1, pc, r1
    5984:	bl	47a0 <__printf_chk@plt>
    5988:	ldr	r3, [pc, #672]	; 5c30 <__printf_chk@plt+0x1490>
    598c:	add	r3, pc, r3
    5990:	ldr	r8, [r3, #60]	; 0x3c
    5994:	cmp	r8, #0
    5998:	beq	59b0 <__printf_chk@plt+0x1210>
    599c:	mov	r1, r8
    59a0:	mov	r0, r7
    59a4:	mov	r2, #1024	; 0x400
    59a8:	bl	40c28 <__printf_chk@plt+0x3c488>
    59ac:	b	5a40 <__printf_chk@plt+0x12a0>
    59b0:	ldr	r1, [pc, #636]	; 5c34 <__printf_chk@plt+0x1494>
    59b4:	mov	r0, #1
    59b8:	add	r1, pc, r1
    59bc:	bl	47a0 <__printf_chk@plt>
    59c0:	ldr	r3, [pc, #624]	; 5c38 <__printf_chk@plt+0x1498>
    59c4:	ldr	r3, [r6, r3]
    59c8:	ldr	r0, [r3]
    59cc:	bl	4608 <fflush@plt>
    59d0:	ldr	r3, [pc, #612]	; 5c3c <__printf_chk@plt+0x149c>
    59d4:	mov	r0, r7
    59d8:	mov	r1, #1024	; 0x400
    59dc:	ldr	r3, [r6, r3]
    59e0:	ldr	r2, [r3]
    59e4:	bl	438c <fgets@plt>
    59e8:	cmp	r0, #0
    59ec:	movne	r1, r8
    59f0:	bne	5a24 <__printf_chk@plt+0x1284>
    59f4:	mov	r0, r5
    59f8:	bl	4458 <strlen@plt>
    59fc:	mov	r1, r0
    5a00:	mov	r0, r5
    5a04:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5a08:	ldr	r0, [sp, #24]
    5a0c:	bl	e818 <__printf_chk@plt+0xa078>
    5a10:	mov	r0, #1
    5a14:	bl	3d20 <exit@plt>
    5a18:	cmp	r2, #10
    5a1c:	beq	5a30 <__printf_chk@plt+0x1290>
    5a20:	add	r1, r1, #1
    5a24:	ldrb	r2, [r7, r1]
    5a28:	cmp	r2, #0
    5a2c:	bne	5a18 <__printf_chk@plt+0x1278>
    5a30:	add	r3, sp, #1168	; 0x490
    5a34:	add	r1, r3, r1
    5a38:	mov	r3, #0
    5a3c:	strb	r3, [r1, #-1028]	; 0xfffffbfc
    5a40:	ldr	ip, [pc, #504]	; 5c40 <__printf_chk@plt+0x14a0>
    5a44:	mov	r2, r5
    5a48:	ldr	r6, [pc, #500]	; 5c44 <__printf_chk@plt+0x14a4>
    5a4c:	mov	r3, r7
    5a50:	add	ip, pc, ip
    5a54:	ldr	r0, [sp, #24]
    5a58:	add	r6, pc, r6
    5a5c:	ldr	r8, [ip, #48]	; 0x30
    5a60:	ldr	lr, [ip, #52]	; 0x34
    5a64:	mov	r1, r6
    5a68:	ldr	ip, [ip, #56]	; 0x38
    5a6c:	stm	sp, {r8, lr}
    5a70:	str	ip, [sp, #8]
    5a74:	bl	1aa1c <__printf_chk@plt+0x1627c>
    5a78:	cmp	r0, #0
    5a7c:	beq	5acc <__printf_chk@plt+0x132c>
    5a80:	bl	c22c <__printf_chk@plt+0x7a8c>
    5a84:	mov	r1, r6
    5a88:	mov	r2, r0
    5a8c:	ldr	r0, [pc, #436]	; 5c48 <__printf_chk@plt+0x14a8>
    5a90:	add	r0, pc, r0
    5a94:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    5a98:	mov	r0, r5
    5a9c:	bl	4458 <strlen@plt>
    5aa0:	mov	r1, r0
    5aa4:	mov	r0, r5
    5aa8:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5aac:	mov	r0, r5
    5ab0:	bl	3bdc <free@plt>
    5ab4:	ldr	r0, [sp, #24]
    5ab8:	bl	e818 <__printf_chk@plt+0xa078>
    5abc:	ldr	r0, [sp, #20]
    5ac0:	bl	3bdc <free@plt>
    5ac4:	mov	r0, #1
    5ac8:	bl	3d20 <exit@plt>
    5acc:	mov	r0, r5
    5ad0:	bl	4458 <strlen@plt>
    5ad4:	mov	r1, r0
    5ad8:	mov	r0, r5
    5adc:	bl	4160c <__printf_chk@plt+0x3ce6c>
    5ae0:	mov	r0, r5
    5ae4:	bl	3bdc <free@plt>
    5ae8:	sub	r1, r4, #4
    5aec:	ldr	r0, [sp, #24]
    5af0:	bl	102c4 <__printf_chk@plt+0xbb24>
    5af4:	cmp	r0, #0
    5af8:	beq	5b10 <__printf_chk@plt+0x1370>
    5afc:	bl	c22c <__printf_chk@plt+0x7a8c>
    5b00:	mov	r1, r0
    5b04:	ldr	r0, [pc, #320]	; 5c4c <__printf_chk@plt+0x14ac>
    5b08:	add	r0, pc, r0
    5b0c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5b10:	ldr	r0, [sp, #24]
    5b14:	bl	e818 <__printf_chk@plt+0xa078>
    5b18:	ldr	r1, [pc, #304]	; 5c50 <__printf_chk@plt+0x14b0>
    5b1c:	mov	r2, #1024	; 0x400
    5b20:	mov	r0, r6
    5b24:	add	r1, pc, r1
    5b28:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    5b2c:	mov	r0, r6
    5b30:	movw	r1, #577	; 0x241
    5b34:	mov	r2, #420	; 0x1a4
    5b38:	bl	40c8 <open64@plt>
    5b3c:	cmn	r0, #1
    5b40:	bne	5b54 <__printf_chk@plt+0x13b4>
    5b44:	ldr	r0, [pc, #264]	; 5c54 <__printf_chk@plt+0x14b4>
    5b48:	mov	r1, r6
    5b4c:	add	r0, pc, r0
    5b50:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5b54:	ldr	r1, [pc, #252]	; 5c58 <__printf_chk@plt+0x14b8>
    5b58:	add	r1, pc, r1
    5b5c:	bl	3ba0 <fdopen@plt>
    5b60:	subs	r4, r0, #0
    5b64:	bne	5b88 <__printf_chk@plt+0x13e8>
    5b68:	bl	45cc <__errno_location@plt>
    5b6c:	ldr	r0, [r0]
    5b70:	bl	3d38 <strerror@plt>
    5b74:	mov	r1, r6
    5b78:	mov	r2, r0
    5b7c:	ldr	r0, [pc, #216]	; 5c5c <__printf_chk@plt+0x14bc>
    5b80:	add	r0, pc, r0
    5b84:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5b88:	ldr	r0, [sp, #28]
    5b8c:	mov	r1, r4
    5b90:	bl	fc84 <__printf_chk@plt+0xb4e4>
    5b94:	subs	r5, r0, #0
    5b98:	beq	5bb0 <__printf_chk@plt+0x1410>
    5b9c:	bl	c22c <__printf_chk@plt+0x7a8c>
    5ba0:	mov	r1, r0
    5ba4:	ldr	r0, [pc, #180]	; 5c60 <__printf_chk@plt+0x14c0>
    5ba8:	add	r0, pc, r0
    5bac:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5bb0:	ldr	r0, [sp, #28]
    5bb4:	bl	e818 <__printf_chk@plt+0xa078>
    5bb8:	ldr	r2, [pc, #164]	; 5c64 <__printf_chk@plt+0x14c4>
    5bbc:	mov	r3, r7
    5bc0:	mov	r1, #1
    5bc4:	add	r2, pc, r2
    5bc8:	mov	r0, r4
    5bcc:	bl	3df8 <__fprintf_chk@plt>
    5bd0:	mov	r0, r4
    5bd4:	bl	44a0 <fclose@plt>
    5bd8:	ldr	r0, [sp, #20]
    5bdc:	bl	3bdc <free@plt>
    5be0:	ldr	r0, [pc, #128]	; 5c68 <__printf_chk@plt+0x14c8>
    5be4:	add	r0, pc, r0
    5be8:	bl	3db0 <puts@plt>
    5bec:	mov	r0, r5
    5bf0:	bl	3d20 <exit@plt>
    5bf4:	andeq	r1, r7, r8, asr #6
    5bf8:	andeq	r0, r0, r8, lsl #9
    5bfc:	andeq	r1, r7, r8, ror #17
    5c00:	ldrdeq	lr, [r3], -ip
    5c04:	strdeq	r2, [r7], -r0
    5c08:			; <UNDEFINED> instruction: 0x0003e3bc
    5c0c:	andeq	r0, r4, ip, ror #1
    5c10:	andeq	lr, r3, ip, lsl #12
    5c14:	andeq	r1, r7, ip, lsl r8
    5c18:	andeq	sp, r3, r8, lsl #17
    5c1c:	andeq	r2, r7, ip, lsl #6
    5c20:	andeq	lr, r3, r0, ror r5
    5c24:	andeq	r1, r7, r0, ror r7
    5c28:	andeq	lr, r3, r4, ror #10
    5c2c:	muleq	r3, r4, r5
    5c30:	andeq	r1, r7, r4, lsr r7
    5c34:	andeq	lr, r3, r8, ror r5
    5c38:	andeq	r0, r0, r8, asr #9
    5c3c:	andeq	r0, r0, r4, lsl #9
    5c40:	andeq	r1, r7, r0, ror r6
    5c44:	andeq	r2, r7, r4, lsr #3
    5c48:			; <UNDEFINED> instruction: 0x0003e4b4
    5c4c:	andeq	lr, r3, r8, asr r4
    5c50:	andeq	lr, r3, r8, asr r4
    5c54:	andeq	lr, r3, r8, lsr r4
    5c58:	andeq	sp, r3, r8, asr #29
    5c5c:	andeq	lr, r3, ip, lsr #8
    5c60:	andeq	lr, r3, ip, lsl r4
    5c64:			; <UNDEFINED> instruction: 0x0003f4bc
    5c68:	strdeq	lr, [r3], -r8
    5c6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5c70:	mov	r1, #0
    5c74:	ldr	sl, [pc, #448]	; 5e3c <__printf_chk@plt+0x169c>
    5c78:	sub	sp, sp, #36	; 0x24
    5c7c:	ldr	r2, [pc, #444]	; 5e40 <__printf_chk@plt+0x16a0>
    5c80:	add	sl, pc, sl
    5c84:	ldr	r3, [pc, #440]	; 5e44 <__printf_chk@plt+0x16a4>
    5c88:	ldr	r2, [sl, r2]
    5c8c:	add	r3, pc, r3
    5c90:	str	r1, [sp, #24]
    5c94:	ldr	r3, [r3, #8]
    5c98:	ldr	r2, [r2]
    5c9c:	cmp	r3, r1
    5ca0:	str	r2, [sp, #28]
    5ca4:	bne	5cc0 <__printf_chk@plt+0x1520>
    5ca8:	ldr	r2, [pc, #408]	; 5e48 <__printf_chk@plt+0x16a8>
    5cac:	str	r3, [sp, #12]
    5cb0:	add	r2, pc, r2
    5cb4:	ldr	r3, [r2]
    5cb8:	str	r3, [sp, #16]
    5cbc:	b	5cd0 <__printf_chk@plt+0x1530>
    5cc0:	mov	r3, #2
    5cc4:	str	r3, [sp, #16]
    5cc8:	mov	r3, #3
    5ccc:	str	r3, [sp, #12]
    5cd0:	ldr	r7, [pc, #372]	; 5e4c <__printf_chk@plt+0x16ac>
    5cd4:	mov	r0, #0
    5cd8:	bl	27b20 <__printf_chk@plt+0x23380>
    5cdc:	mov	r1, #0
    5ce0:	add	r7, pc, r7
    5ce4:	add	r2, sp, #24
    5ce8:	ldr	r0, [r7, #64]	; 0x40
    5cec:	bl	27c18 <__printf_chk@plt+0x23478>
    5cf0:	subs	r8, r0, #0
    5cf4:	bgt	5d04 <__printf_chk@plt+0x1564>
    5cf8:	ldr	r0, [pc, #336]	; 5e50 <__printf_chk@plt+0x16b0>
    5cfc:	add	r0, pc, r0
    5d00:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5d04:	ldr	r9, [pc, #328]	; 5e54 <__printf_chk@plt+0x16b4>
    5d08:	mov	r4, #0
    5d0c:	ldr	r3, [pc, #324]	; 5e58 <__printf_chk@plt+0x16b8>
    5d10:	mov	r5, r4
    5d14:	add	r9, pc, r9
    5d18:	add	r3, pc, r3
    5d1c:	str	r3, [sp, #20]
    5d20:	ldr	r3, [r7, #24]
    5d24:	ldr	r2, [sp, #24]
    5d28:	cmp	r3, #0
    5d2c:	beq	5de0 <__printf_chk@plt+0x1640>
    5d30:	ldr	r0, [r2, r4]
    5d34:	ldr	r1, [sp, #16]
    5d38:	ldr	r2, [sp, #12]
    5d3c:	bl	f278 <__printf_chk@plt+0xaad8>
    5d40:	ldr	r3, [sp, #24]
    5d44:	mov	r2, #4
    5d48:	ldr	r1, [r9]
    5d4c:	mov	r6, r0
    5d50:	ldr	r0, [r3, r4]
    5d54:	bl	f278 <__printf_chk@plt+0xaad8>
    5d58:	cmp	r6, #0
    5d5c:	cmpne	r0, #0
    5d60:	mov	fp, r0
    5d64:	bne	5d80 <__printf_chk@plt+0x15e0>
    5d68:	ldr	r1, [pc, #236]	; 5e5c <__printf_chk@plt+0x16bc>
    5d6c:	ldr	r0, [pc, #236]	; 5e60 <__printf_chk@plt+0x16c0>
    5d70:	add	r1, pc, r1
    5d74:	add	r0, pc, r0
    5d78:	add	r1, r1, #124	; 0x7c
    5d7c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5d80:	ldr	r3, [sp, #24]
    5d84:	ldr	r0, [r3, r4]
    5d88:	bl	e39c <__printf_chk@plt+0x9bfc>
    5d8c:	ldr	r3, [sp, #24]
    5d90:	mov	r2, r0
    5d94:	ldr	r0, [r3, r4]
    5d98:	str	r2, [sp, #8]
    5d9c:	bl	def4 <__printf_chk@plt+0x9754>
    5da0:	mov	r3, r6
    5da4:	ldr	r2, [sp, #8]
    5da8:	ldr	r1, [sp, #20]
    5dac:	str	r0, [sp]
    5db0:	mov	r0, #1
    5db4:	bl	47a0 <__printf_chk@plt>
    5db8:	ldr	r3, [r9, #4]
    5dbc:	cmp	r3, #3
    5dc0:	ble	5dcc <__printf_chk@plt+0x162c>
    5dc4:	mov	r0, fp
    5dc8:	bl	3db0 <puts@plt>
    5dcc:	mov	r0, fp
    5dd0:	bl	3bdc <free@plt>
    5dd4:	mov	r0, r6
    5dd8:	bl	3bdc <free@plt>
    5ddc:	b	5e00 <__printf_chk@plt+0x1660>
    5de0:	ldr	r3, [pc, #124]	; 5e64 <__printf_chk@plt+0x16c4>
    5de4:	ldr	r0, [r2, r4]
    5de8:	ldr	r6, [sl, r3]
    5dec:	ldr	r1, [r6]
    5df0:	bl	fc84 <__printf_chk@plt+0xb4e4>
    5df4:	ldr	r1, [r6]
    5df8:	mov	r0, #10
    5dfc:	bl	43b0 <fputc@plt>
    5e00:	ldr	r3, [sp, #24]
    5e04:	ldr	r0, [r3, r4]
    5e08:	add	r4, r4, #4
    5e0c:	bl	e818 <__printf_chk@plt+0xa078>
    5e10:	mov	r0, r5
    5e14:	mov	r1, #1
    5e18:	bl	42320 <__printf_chk@plt+0x3db80>
    5e1c:	cmp	r0, r8
    5e20:	mov	r5, r0
    5e24:	bne	5d20 <__printf_chk@plt+0x1580>
    5e28:	ldr	r0, [sp, #24]
    5e2c:	bl	3bdc <free@plt>
    5e30:	bl	27b4c <__printf_chk@plt+0x233ac>
    5e34:	mov	r0, #0
    5e38:	bl	3d20 <exit@plt>
    5e3c:	muleq	r7, r4, lr
    5e40:	andeq	r0, r0, r8, lsl #9
    5e44:	andeq	r1, r7, r4, lsr r4
    5e48:	andeq	r1, r7, r0, asr r3
    5e4c:	andeq	r1, r7, r0, ror #7
    5e50:	andeq	lr, r3, r0, lsl r3
    5e54:	andeq	r1, r7, ip, ror #5
    5e58:	andeq	lr, r3, r8, lsl r3
    5e5c:	andeq	sp, r3, r4, lsl r2
    5e60:	andeq	sp, r3, ip, ror #29
    5e64:	andeq	r0, r0, r8, asr #9
    5e68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5e6c:	sub	sp, sp, #17152	; 0x4300
    5e70:	ldr	r4, [pc, #2300]	; 6774 <__printf_chk@plt+0x1fd4>
    5e74:	sub	sp, sp, #172	; 0xac
    5e78:	ldr	r3, [pc, #2296]	; 6778 <__printf_chk@plt+0x1fd8>
    5e7c:	mov	r9, r1
    5e80:	add	r4, pc, r4
    5e84:	str	r0, [sp, #32]
    5e88:	ldr	r5, [pc, #2284]	; 677c <__printf_chk@plt+0x1fdc>
    5e8c:	ldr	r3, [r4, r3]
    5e90:	add	r5, pc, r5
    5e94:	ldr	r1, [pc, #2276]	; 6780 <__printf_chk@plt+0x1fe0>
    5e98:	ldr	r2, [r3]
    5e9c:	add	r1, pc, r1
    5ea0:	str	r3, [sp, #36]	; 0x24
    5ea4:	add	r3, sp, #16384	; 0x4000
    5ea8:	mov	r0, r5
    5eac:	str	r2, [r3, #932]	; 0x3a4
    5eb0:	bl	462c <fopen64@plt>
    5eb4:	subs	r6, r0, #0
    5eb8:	bne	5eec <__printf_chk@plt+0x174c>
    5ebc:	ldr	r3, [pc, #2240]	; 6784 <__printf_chk@plt+0x1fe4>
    5ec0:	ldr	r3, [r4, r3]
    5ec4:	ldr	r4, [r3]
    5ec8:	bl	45cc <__errno_location@plt>
    5ecc:	ldr	r0, [r0]
    5ed0:	bl	3d38 <strerror@plt>
    5ed4:	mov	r1, r4
    5ed8:	mov	r2, r5
    5edc:	mov	r3, r0
    5ee0:	ldr	r0, [pc, #2208]	; 6788 <__printf_chk@plt+0x1fe8>
    5ee4:	add	r0, pc, r0
    5ee8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5eec:	add	r8, sp, #17152	; 0x4300
    5ef0:	movw	r2, #57436	; 0xe05c
    5ef4:	add	r8, r8, #168	; 0xa8
    5ef8:	movt	r2, #65535	; 0xffff
    5efc:	ldr	sl, [pc, #2184]	; 678c <__printf_chk@plt+0x1fec>
    5f00:	add	r4, sp, #168	; 0xa8
    5f04:	mov	r3, #0
    5f08:	ldr	ip, [pc, #2176]	; 6790 <__printf_chk@plt+0x1ff0>
    5f0c:	strb	r3, [r8, r2]
    5f10:	sub	r5, r4, #68	; 0x44
    5f14:	str	r3, [sp, #40]	; 0x28
    5f18:	add	sl, pc, sl
    5f1c:	ldr	r3, [pc, #2160]	; 6794 <__printf_chk@plt+0x1ff4>
    5f20:	add	ip, pc, ip
    5f24:	ldr	r8, [pc, #2156]	; 6798 <__printf_chk@plt+0x1ff8>
    5f28:	add	r3, pc, r3
    5f2c:	str	ip, [sp, #24]
    5f30:	add	r8, pc, r8
    5f34:	str	r3, [sp, #28]
    5f38:	str	r8, [sp, #44]	; 0x2c
    5f3c:	add	ip, sp, #17152	; 0x4300
    5f40:	mov	r1, #0
    5f44:	movw	r2, #48316	; 0xbcbc
    5f48:	add	ip, ip, #168	; 0xa8
    5f4c:	movt	r2, #65535	; 0xffff
    5f50:	sub	r8, r4, #69	; 0x45
    5f54:	mov	fp, r1
    5f58:	movw	r7, #1023	; 0x3ff
    5f5c:	strb	r1, [ip, r2]
    5f60:	mov	r0, r6
    5f64:	bl	3cc0 <fgetc@plt>
    5f68:	cmn	r0, #1
    5f6c:	bne	5f90 <__printf_chk@plt+0x17f0>
    5f70:	add	r7, sp, #9216	; 0x2400
    5f74:	add	r7, r7, #4
    5f78:	mov	r0, r7
    5f7c:	bl	4458 <strlen@plt>
    5f80:	and	r3, r0, #3
    5f84:	cmp	r3, #3
    5f88:	bne	6048 <__printf_chk@plt+0x18a8>
    5f8c:	b	6008 <__printf_chk@plt+0x1868>
    5f90:	cmp	fp, r7
    5f94:	bne	5fa4 <__printf_chk@plt+0x1804>
    5f98:	ldr	r0, [pc, #2044]	; 679c <__printf_chk@plt+0x1ffc>
    5f9c:	add	r0, pc, r0
    5fa0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5fa4:	cmp	r0, #10
    5fa8:	beq	669c <__printf_chk@plt+0x1efc>
    5fac:	cmp	r0, #13
    5fb0:	bne	5ff4 <__printf_chk@plt+0x1854>
    5fb4:	mov	r0, r6
    5fb8:	bl	3cc0 <fgetc@plt>
    5fbc:	cmp	r0, #10
    5fc0:	cmnne	r0, #1
    5fc4:	beq	669c <__printf_chk@plt+0x1efc>
    5fc8:	mov	r1, r6
    5fcc:	bl	4188 <ungetc@plt>
    5fd0:	cmn	r0, #1
    5fd4:	bne	669c <__printf_chk@plt+0x1efc>
    5fd8:	bl	45cc <__errno_location@plt>
    5fdc:	ldr	r0, [r0]
    5fe0:	bl	3d38 <strerror@plt>
    5fe4:	mov	r1, r0
    5fe8:	ldr	r0, [pc, #1968]	; 67a0 <__printf_chk@plt+0x2000>
    5fec:	add	r0, pc, r0
    5ff0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    5ff4:	strb	r0, [r8, #1]!
    5ff8:	add	fp, fp, #1
    5ffc:	mov	r0, #0
    6000:	strb	r0, [r8, #1]
    6004:	b	5f60 <__printf_chk@plt+0x17c0>
    6008:	add	r1, sp, #17152	; 0x4300
    600c:	add	r1, r1, #168	; 0xa8
    6010:	add	r3, r1, r0
    6014:	sub	r3, r3, #8064	; 0x1f80
    6018:	sub	r3, r3, #36	; 0x24
    601c:	ldrb	r2, [r3, #-1]
    6020:	cmp	r2, #61	; 0x3d
    6024:	bne	6048 <__printf_chk@plt+0x18a8>
    6028:	ldrb	r3, [r3, #-2]
    602c:	cmp	r3, #61	; 0x3d
    6030:	bne	6048 <__printf_chk@plt+0x18a8>
    6034:	sub	r0, r0, #3
    6038:	ldrb	r3, [r7, r0]
    603c:	cmp	r3, #61	; 0x3d
    6040:	moveq	r3, #0
    6044:	strbeq	r3, [r7, r0]
    6048:	add	r5, sp, #1120	; 0x460
    604c:	mov	r0, r7
    6050:	add	r5, r5, #4
    6054:	movw	r2, #8096	; 0x1fa0
    6058:	mov	r1, r5
    605c:	bl	22f8c <__printf_chk@plt+0x1e7ec>
    6060:	subs	ip, r0, #0
    6064:	bge	6074 <__printf_chk@plt+0x18d4>
    6068:	ldr	r0, [pc, #1844]	; 67a4 <__printf_chk@plt+0x2004>
    606c:	add	r0, pc, r0
    6070:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6074:	ldr	r3, [r9]
    6078:	cmp	r3, #0
    607c:	beq	664c <__printf_chk@plt+0x1eac>
    6080:	ldr	r2, [pc, #1824]	; 67a8 <__printf_chk@plt+0x2008>
    6084:	add	r3, sp, #88	; 0x58
    6088:	add	r8, sp, #17152	; 0x4300
    608c:	movw	lr, #48276	; 0xbc94
    6090:	add	r2, pc, r2
    6094:	movt	lr, #65535	; 0xffff
    6098:	add	r8, r8, #168	; 0xa8
    609c:	mov	fp, r3
    60a0:	ldm	r2, {r0, r1, r2}
    60a4:	mov	r7, #0
    60a8:	mov	sl, lr
    60ac:	str	r7, [r8, lr]
    60b0:	lsr	lr, r2, #16
    60b4:	stmia	r3!, {r0, r1}
    60b8:	mov	r0, r5
    60bc:	mov	r1, ip
    60c0:	strh	r2, [r3], #2
    60c4:	strb	lr, [r3]
    60c8:	bl	c798 <__printf_chk@plt+0x7ff8>
    60cc:	subs	r5, r0, #0
    60d0:	bne	60ec <__printf_chk@plt+0x194c>
    60d4:	ldr	r1, [pc, #1744]	; 67ac <__printf_chk@plt+0x200c>
    60d8:	ldr	r0, [pc, #1744]	; 67b0 <__printf_chk@plt+0x2010>
    60dc:	add	r1, pc, r1
    60e0:	add	r0, pc, r0
    60e4:	add	r1, r1, #220	; 0xdc
    60e8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    60ec:	sub	r1, r4, #104	; 0x68
    60f0:	bl	14cf8 <__printf_chk@plt+0x10558>
    60f4:	subs	r7, r0, #0
    60f8:	beq	611c <__printf_chk@plt+0x197c>
    60fc:	bl	c22c <__printf_chk@plt+0x7a8c>
    6100:	ldr	r1, [pc, #1708]	; 67b4 <__printf_chk@plt+0x2014>
    6104:	add	r1, pc, r1
    6108:	add	r1, r1, #220	; 0xdc
    610c:	mov	r2, r0
    6110:	ldr	r0, [pc, #1696]	; 67b8 <__printf_chk@plt+0x2018>
    6114:	add	r0, pc, r0
    6118:	bl	1c8d4 <__printf_chk@plt+0x18134>
    611c:	add	ip, sp, #17152	; 0x4300
    6120:	movw	r3, #48280	; 0xbc98
    6124:	add	ip, ip, #168	; 0xa8
    6128:	movt	r3, #65535	; 0xffff
    612c:	movw	r2, #63979	; 0xf9eb
    6130:	movt	r2, #16239	; 0x3f6f
    6134:	ldr	r1, [ip, r3]
    6138:	cmp	r1, r2
    613c:	beq	6158 <__printf_chk@plt+0x19b8>
    6140:	ldr	r0, [pc, #1652]	; 67bc <__printf_chk@plt+0x201c>
    6144:	add	r0, pc, r0
    6148:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    614c:	mov	r0, r5
    6150:	bl	c9c0 <__printf_chk@plt+0x8220>
    6154:	b	6640 <__printf_chk@plt+0x1ea0>
    6158:	mov	r0, r5
    615c:	sub	r1, r4, #100	; 0x64
    6160:	bl	14cf8 <__printf_chk@plt+0x10558>
    6164:	subs	r7, r0, #0
    6168:	bne	61d8 <__printf_chk@plt+0x1a38>
    616c:	mov	r2, r7
    6170:	mov	r0, r5
    6174:	sub	r1, r4, #116	; 0x74
    6178:	bl	1501c <__printf_chk@plt+0x1087c>
    617c:	subs	r7, r0, #0
    6180:	bne	61d8 <__printf_chk@plt+0x1a38>
    6184:	mov	r2, r7
    6188:	mov	r0, r5
    618c:	sub	r1, r4, #112	; 0x70
    6190:	bl	1501c <__printf_chk@plt+0x1087c>
    6194:	subs	r7, r0, #0
    6198:	bne	61d8 <__printf_chk@plt+0x1a38>
    619c:	mov	r0, r5
    61a0:	sub	r1, r4, #96	; 0x60
    61a4:	bl	14cf8 <__printf_chk@plt+0x10558>
    61a8:	subs	r7, r0, #0
    61ac:	bne	61d8 <__printf_chk@plt+0x1a38>
    61b0:	mov	r0, r5
    61b4:	sub	r1, r4, #92	; 0x5c
    61b8:	bl	14cf8 <__printf_chk@plt+0x10558>
    61bc:	subs	r7, r0, #0
    61c0:	bne	61d8 <__printf_chk@plt+0x1a38>
    61c4:	mov	r0, r5
    61c8:	sub	r1, r4, #88	; 0x58
    61cc:	bl	14cf8 <__printf_chk@plt+0x10558>
    61d0:	subs	r7, r0, #0
    61d4:	beq	61fc <__printf_chk@plt+0x1a5c>
    61d8:	mov	r0, r7
    61dc:	bl	c22c <__printf_chk@plt+0x7a8c>
    61e0:	ldr	r1, [pc, #1496]	; 67c0 <__printf_chk@plt+0x2020>
    61e4:	add	r1, pc, r1
    61e8:	add	r1, r1, #220	; 0xdc
    61ec:	mov	r2, r0
    61f0:	ldr	r0, [pc, #1484]	; 67c4 <__printf_chk@plt+0x2024>
    61f4:	add	r0, pc, r0
    61f8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    61fc:	add	r8, sp, #17152	; 0x4300
    6200:	movw	r3, #48296	; 0xbca8
    6204:	add	r8, r8, #168	; 0xa8
    6208:	movt	r3, #65535	; 0xffff
    620c:	add	ip, sp, #17152	; 0x4300
    6210:	movw	r1, #48284	; 0xbc9c
    6214:	ldr	r0, [r8, r3]
    6218:	add	ip, ip, #168	; 0xa8
    621c:	movw	r2, #48288	; 0xbca0
    6220:	movt	r1, #65535	; 0xffff
    6224:	movt	r2, #65535	; 0xffff
    6228:	movw	r3, #48292	; 0xbca4
    622c:	str	r0, [sp]
    6230:	movt	r3, #65535	; 0xffff
    6234:	ldr	r0, [pc, #1420]	; 67c8 <__printf_chk@plt+0x2028>
    6238:	movw	r9, #48272	; 0xbc90
    623c:	ldr	r1, [r8, r1]
    6240:	movt	r9, #65535	; 0xffff
    6244:	ldr	r3, [ip, r3]
    6248:	add	r0, pc, r0
    624c:	ldr	r2, [ip, r2]
    6250:	movw	r8, #48268	; 0xbc8c
    6254:	bl	1efcc <__printf_chk@plt+0x1a82c>
    6258:	add	r0, sp, #17152	; 0x4300
    625c:	add	r0, r0, #168	; 0xa8
    6260:	ldr	r1, [pc, #1380]	; 67cc <__printf_chk@plt+0x202c>
    6264:	movt	r8, #65535	; 0xffff
    6268:	ldr	r3, [r0, r9]
    626c:	add	r1, pc, r1
    6270:	mov	r0, r3
    6274:	str	r3, [sp, #20]
    6278:	bl	4590 <strcmp@plt>
    627c:	ldr	r3, [sp, #20]
    6280:	cmp	r0, #0
    6284:	beq	62c4 <__printf_chk@plt+0x1b24>
    6288:	ldr	r0, [pc, #1344]	; 67d0 <__printf_chk@plt+0x2030>
    628c:	mov	r1, r3
    6290:	add	r0, pc, r0
    6294:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    6298:	add	r1, sp, #17152	; 0x4300
    629c:	add	r1, r1, #168	; 0xa8
    62a0:	ldr	r0, [r1, r9]
    62a4:	bl	3bdc <free@plt>
    62a8:	mov	r0, r5
    62ac:	bl	c9c0 <__printf_chk@plt+0x8220>
    62b0:	add	r2, sp, #17152	; 0x4300
    62b4:	add	r2, r2, #168	; 0xa8
    62b8:	ldr	r0, [r2, r8]
    62bc:	bl	3bdc <free@plt>
    62c0:	b	6640 <__printf_chk@plt+0x1ea0>
    62c4:	mov	r0, r3
    62c8:	bl	3bdc <free@plt>
    62cc:	add	r3, sp, #17152	; 0x4300
    62d0:	add	r3, r3, #168	; 0xa8
    62d4:	ldr	r1, [pc, #1272]	; 67d4 <__printf_chk@plt+0x2034>
    62d8:	ldr	r7, [r3, r8]
    62dc:	add	r1, pc, r1
    62e0:	mov	r0, r7
    62e4:	bl	4260 <strstr@plt>
    62e8:	cmp	r0, #0
    62ec:	movne	r0, #2
    62f0:	bne	632c <__printf_chk@plt+0x1b8c>
    62f4:	ldr	r1, [pc, #1244]	; 67d8 <__printf_chk@plt+0x2038>
    62f8:	mov	r0, r7
    62fc:	add	r1, pc, r1
    6300:	bl	4260 <strstr@plt>
    6304:	subs	r7, r0, #0
    6308:	movne	r0, #1
    630c:	bne	632c <__printf_chk@plt+0x1b8c>
    6310:	mov	r0, r5
    6314:	bl	c9c0 <__printf_chk@plt+0x8220>
    6318:	add	ip, sp, #17152	; 0x4300
    631c:	add	ip, ip, #168	; 0xa8
    6320:	ldr	r0, [ip, r8]
    6324:	bl	3bdc <free@plt>
    6328:	b	6640 <__printf_chk@plt+0x1ea0>
    632c:	bl	ec14 <__printf_chk@plt+0xa474>
    6330:	subs	r7, r0, #0
    6334:	bne	6344 <__printf_chk@plt+0x1ba4>
    6338:	ldr	r0, [pc, #1180]	; 67dc <__printf_chk@plt+0x203c>
    633c:	add	r0, pc, r0
    6340:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6344:	add	r1, sp, #17152	; 0x4300
    6348:	add	r1, r1, #168	; 0xa8
    634c:	ldr	r0, [r1, r8]
    6350:	bl	3bdc <free@plt>
    6354:	ldr	r3, [r7]
    6358:	cmp	r3, #1
    635c:	beq	63bc <__printf_chk@plt+0x1c1c>
    6360:	cmp	r3, #2
    6364:	bne	6588 <__printf_chk@plt+0x1de8>
    6368:	ldr	r3, [r7, #12]
    636c:	mov	r0, r5
    6370:	ldr	r1, [r3, #12]
    6374:	bl	4828 <__printf_chk@plt+0x88>
    6378:	ldr	r3, [r7, #12]
    637c:	mov	r0, r5
    6380:	ldr	r1, [r3, #20]
    6384:	bl	4828 <__printf_chk@plt+0x88>
    6388:	ldr	r3, [r7, #12]
    638c:	mov	r0, r5
    6390:	ldr	r1, [r3, #16]
    6394:	bl	4828 <__printf_chk@plt+0x88>
    6398:	ldr	r3, [r7, #12]
    639c:	mov	r0, r5
    63a0:	ldr	r1, [r3, #24]
    63a4:	bl	4828 <__printf_chk@plt+0x88>
    63a8:	ldr	r3, [r7, #12]
    63ac:	mov	r0, r5
    63b0:	ldr	r1, [r3, #28]
    63b4:	bl	4828 <__printf_chk@plt+0x88>
    63b8:	b	6588 <__printf_chk@plt+0x1de8>
    63bc:	mov	r0, r5
    63c0:	sub	r1, r4, #119	; 0x77
    63c4:	bl	14da4 <__printf_chk@plt+0x10604>
    63c8:	cmp	r0, #0
    63cc:	bne	643c <__printf_chk@plt+0x1c9c>
    63d0:	add	r8, sp, #17152	; 0x4300
    63d4:	movw	r3, #48265	; 0xbc89
    63d8:	add	r8, r8, #168	; 0xa8
    63dc:	movt	r3, #65535	; 0xffff
    63e0:	ldrb	r8, [r8, r3]
    63e4:	uxtb	r2, r8
    63e8:	mov	r8, r3
    63ec:	cmp	r2, #29
    63f0:	bls	6410 <__printf_chk@plt+0x1c70>
    63f4:	add	ip, sp, #17152	; 0x4300
    63f8:	add	ip, ip, #168	; 0xa8
    63fc:	ldrb	ip, [ip, r8]
    6400:	uxtb	r3, ip
    6404:	cmp	r3, #29
    6408:	bls	6428 <__printf_chk@plt+0x1c88>
    640c:	b	645c <__printf_chk@plt+0x1cbc>
    6410:	mov	r0, r5
    6414:	sub	r1, r4, #118	; 0x76
    6418:	bl	14da4 <__printf_chk@plt+0x10604>
    641c:	cmp	r0, #0
    6420:	beq	63f4 <__printf_chk@plt+0x1c54>
    6424:	b	643c <__printf_chk@plt+0x1c9c>
    6428:	mov	r0, r5
    642c:	sub	r1, r4, #117	; 0x75
    6430:	bl	14da4 <__printf_chk@plt+0x10604>
    6434:	cmp	r0, #0
    6438:	beq	645c <__printf_chk@plt+0x1cbc>
    643c:	bl	c22c <__printf_chk@plt+0x7a8c>
    6440:	ldr	r1, [pc, #920]	; 67e0 <__printf_chk@plt+0x2040>
    6444:	add	r1, pc, r1
    6448:	add	r1, r1, #220	; 0xdc
    644c:	mov	r2, r0
    6450:	ldr	r0, [pc, #908]	; 67e4 <__printf_chk@plt+0x2044>
    6454:	add	r0, pc, r0
    6458:	bl	1c8d4 <__printf_chk@plt+0x18134>
    645c:	add	r0, sp, #17152	; 0x4300
    6460:	ldr	r3, [pc, #896]	; 67e8 <__printf_chk@plt+0x2048>
    6464:	add	r0, r0, #168	; 0xa8
    6468:	add	r3, pc, r3
    646c:	ldrb	r8, [r0, r8]
    6470:	mov	r0, r3
    6474:	str	r3, [sp, #20]
    6478:	uxtb	r8, r8
    647c:	mov	r1, r8
    6480:	bl	1efcc <__printf_chk@plt+0x1a82c>
    6484:	cmp	r8, #29
    6488:	ldr	r3, [sp, #20]
    648c:	bhi	64e4 <__printf_chk@plt+0x1d44>
    6490:	add	r1, sp, #17152	; 0x4300
    6494:	movw	r2, #48266	; 0xbc8a
    6498:	add	r1, r1, #168	; 0xa8
    649c:	movt	r2, #65535	; 0xffff
    64a0:	mov	r0, r3
    64a4:	ldrb	r2, [r1, r2]
    64a8:	uxtb	r2, r2
    64ac:	add	r8, r2, r8, lsl #8
    64b0:	mov	r1, r8
    64b4:	bl	1efcc <__printf_chk@plt+0x1a82c>
    64b8:	add	ip, sp, #17152	; 0x4300
    64bc:	movw	r2, #48267	; 0xbc8b
    64c0:	add	ip, ip, #168	; 0xa8
    64c4:	movt	r2, #65535	; 0xffff
    64c8:	ldr	r3, [sp, #20]
    64cc:	ldrb	r2, [ip, r2]
    64d0:	mov	r0, r3
    64d4:	uxtb	r3, r2
    64d8:	add	r8, r3, r8, lsl #8
    64dc:	mov	r1, r8
    64e0:	bl	1efcc <__printf_chk@plt+0x1a82c>
    64e4:	ldr	r3, [r7, #8]
    64e8:	mov	r1, r8
    64ec:	ldr	r0, [r3, #20]
    64f0:	bl	4200 <BN_set_word@plt>
    64f4:	subs	r8, r0, #0
    64f8:	bne	6514 <__printf_chk@plt+0x1d74>
    64fc:	mov	r0, r5
    6500:	bl	c9c0 <__printf_chk@plt+0x8220>
    6504:	mov	r0, r7
    6508:	bl	e818 <__printf_chk@plt+0xa078>
    650c:	mov	r7, r8
    6510:	b	6640 <__printf_chk@plt+0x1ea0>
    6514:	ldr	r3, [r7, #8]
    6518:	mov	r0, r5
    651c:	ldr	r1, [r3, #24]
    6520:	bl	4828 <__printf_chk@plt+0x88>
    6524:	ldr	r3, [r7, #8]
    6528:	mov	r0, r5
    652c:	ldr	r1, [r3, #16]
    6530:	bl	4828 <__printf_chk@plt+0x88>
    6534:	ldr	r3, [r7, #8]
    6538:	mov	r0, r5
    653c:	ldr	r1, [r3, #44]	; 0x2c
    6540:	bl	4828 <__printf_chk@plt+0x88>
    6544:	ldr	r3, [r7, #8]
    6548:	mov	r0, r5
    654c:	ldr	r1, [r3, #32]
    6550:	bl	4828 <__printf_chk@plt+0x88>
    6554:	ldr	r3, [r7, #8]
    6558:	mov	r0, r5
    655c:	ldr	r1, [r3, #28]
    6560:	bl	4828 <__printf_chk@plt+0x88>
    6564:	ldr	r0, [r7, #8]
    6568:	bl	216bc <__printf_chk@plt+0x1cf1c>
    656c:	cmp	r0, #0
    6570:	beq	6588 <__printf_chk@plt+0x1de8>
    6574:	bl	c22c <__printf_chk@plt+0x7a8c>
    6578:	mov	r1, r0
    657c:	ldr	r0, [pc, #616]	; 67ec <__printf_chk@plt+0x204c>
    6580:	add	r0, pc, r0
    6584:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6588:	mov	r0, r5
    658c:	bl	cfb0 <__printf_chk@plt+0x8810>
    6590:	subs	r1, r0, #0
    6594:	beq	65a4 <__printf_chk@plt+0x1e04>
    6598:	ldr	r0, [pc, #592]	; 67f0 <__printf_chk@plt+0x2050>
    659c:	add	r0, pc, r0
    65a0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    65a4:	mov	r0, r5
    65a8:	mov	r5, #11
    65ac:	bl	c9c0 <__printf_chk@plt+0x8220>
    65b0:	mov	r3, #0
    65b4:	str	r5, [sp]
    65b8:	mov	r0, r7
    65bc:	str	r3, [sp, #4]
    65c0:	sub	r1, r4, #108	; 0x6c
    65c4:	str	r3, [sp, #8]
    65c8:	sub	r2, r4, #84	; 0x54
    65cc:	mov	r3, fp
    65d0:	bl	10698 <__printf_chk@plt+0xbef8>
    65d4:	cmp	r0, #0
    65d8:	beq	65fc <__printf_chk@plt+0x1e5c>
    65dc:	mov	r0, r7
    65e0:	mov	r7, #0
    65e4:	bl	e818 <__printf_chk@plt+0xa078>
    65e8:	add	r1, sp, #17152	; 0x4300
    65ec:	add	r1, r1, #168	; 0xa8
    65f0:	ldr	r0, [r1, sl]
    65f4:	bl	3bdc <free@plt>
    65f8:	b	6640 <__printf_chk@plt+0x1ea0>
    65fc:	add	r8, sp, #17152	; 0x4300
    6600:	movw	r2, #48300	; 0xbcac
    6604:	add	r8, r8, #168	; 0xa8
    6608:	movt	r2, #65535	; 0xffff
    660c:	str	r0, [sp, #4]
    6610:	mov	r3, fp
    6614:	str	r5, [sp]
    6618:	mov	r0, r7
    661c:	ldr	r2, [r8, r2]
    6620:	ldr	r1, [r8, sl]
    6624:	bl	10750 <__printf_chk@plt+0xbfb0>
    6628:	cmp	r0, #0
    662c:	bne	65dc <__printf_chk@plt+0x1e3c>
    6630:	add	ip, sp, #17152	; 0x4300
    6634:	add	ip, ip, #168	; 0xa8
    6638:	ldr	r0, [ip, sl]
    663c:	bl	3bdc <free@plt>
    6640:	ldr	r8, [sp, #32]
    6644:	str	r7, [r8]
    6648:	b	6678 <__printf_chk@plt+0x1ed8>
    664c:	mov	r0, r5
    6650:	mov	r1, ip
    6654:	ldr	r2, [sp, #32]
    6658:	bl	12824 <__printf_chk@plt+0xe084>
    665c:	cmp	r0, #0
    6660:	beq	6678 <__printf_chk@plt+0x1ed8>
    6664:	bl	c22c <__printf_chk@plt+0x7a8c>
    6668:	mov	r1, r0
    666c:	ldr	r0, [pc, #384]	; 67f4 <__printf_chk@plt+0x2054>
    6670:	add	r0, pc, r0
    6674:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6678:	mov	r0, r6
    667c:	bl	44a0 <fclose@plt>
    6680:	ldr	r8, [sp, #36]	; 0x24
    6684:	add	ip, sp, #16384	; 0x4000
    6688:	ldr	r2, [ip, #932]	; 0x3a4
    668c:	ldr	r3, [r8]
    6690:	cmp	r2, r3
    6694:	beq	6768 <__printf_chk@plt+0x1fc8>
    6698:	bl	41b8 <__stack_chk_fail@plt>
    669c:	cmp	fp, #0
    66a0:	beq	66d4 <__printf_chk@plt+0x1f34>
    66a4:	add	ip, sp, #17152	; 0x4300
    66a8:	add	ip, ip, #168	; 0xa8
    66ac:	add	r3, ip, fp
    66b0:	sub	r3, r3, #17152	; 0x4300
    66b4:	sub	r3, r3, #68	; 0x44
    66b8:	ldrb	r3, [r3, #-1]
    66bc:	cmp	r3, #92	; 0x5c
    66c0:	bne	66d4 <__printf_chk@plt+0x1f34>
    66c4:	ldr	r0, [sp, #40]	; 0x28
    66c8:	mov	r1, #1
    66cc:	bl	42320 <__printf_chk@plt+0x3db80>
    66d0:	str	r0, [sp, #40]	; 0x28
    66d4:	mov	r0, r5
    66d8:	mov	r1, sl
    66dc:	mov	r2, #4
    66e0:	bl	3c9c <strncmp@plt>
    66e4:	cmp	r0, #0
    66e8:	beq	6700 <__printf_chk@plt+0x1f60>
    66ec:	mov	r0, r5
    66f0:	ldr	r1, [sp, #44]	; 0x2c
    66f4:	bl	4260 <strstr@plt>
    66f8:	cmp	r0, #0
    66fc:	beq	6730 <__printf_chk@plt+0x1f90>
    6700:	ldr	r1, [sp, #24]
    6704:	mov	r0, r5
    6708:	bl	4260 <strstr@plt>
    670c:	ldr	r1, [sp, #28]
    6710:	cmp	r0, #0
    6714:	mov	r0, r5
    6718:	movne	r3, #1
    671c:	strne	r3, [r9]
    6720:	bl	4260 <strstr@plt>
    6724:	cmp	r0, #0
    6728:	bne	5f70 <__printf_chk@plt+0x17d0>
    672c:	b	5f3c <__printf_chk@plt+0x179c>
    6730:	ldr	r3, [sp, #40]	; 0x28
    6734:	cmp	r3, #0
    6738:	beq	6750 <__printf_chk@plt+0x1fb0>
    673c:	mov	r0, r3
    6740:	mvn	r1, #0
    6744:	bl	42320 <__printf_chk@plt+0x3db80>
    6748:	str	r0, [sp, #40]	; 0x28
    674c:	b	5f3c <__printf_chk@plt+0x179c>
    6750:	add	r0, sp, #9216	; 0x2400
    6754:	mov	r1, r5
    6758:	movw	r2, #8096	; 0x1fa0
    675c:	add	r0, r0, #4
    6760:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    6764:	b	5f3c <__printf_chk@plt+0x179c>
    6768:	add	sp, sp, #17152	; 0x4300
    676c:	add	sp, sp, #172	; 0xac
    6770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6774:	muleq	r7, r4, ip
    6778:	andeq	r0, r0, r8, lsl #9
    677c:	andeq	r1, r7, ip, ror #26
    6780:	andeq	lr, r3, r8, ror #14
    6784:	muleq	r0, r0, r4
    6788:	andeq	sp, r3, r0, lsl sp
    678c:	ldrdeq	lr, [r3], -r0
    6790:	ldrdeq	lr, [r3], -r0
    6794:	strdeq	lr, [r3], -r4
    6798:	andeq	sp, r3, r8, ror #28
    679c:	andeq	lr, r3, r8, lsl #5
    67a0:	andeq	lr, r3, r0, asr r2
    67a4:	ldrdeq	lr, [r3], -ip
    67a8:	andeq	lr, r3, ip, asr #5
    67ac:	andeq	ip, r3, r8, lsr #29
    67b0:	andeq	lr, r3, ip, ror r1
    67b4:	andeq	ip, r3, r0, lsl #29
    67b8:	andeq	sp, r3, ip, asr r0
    67bc:	andeq	lr, r3, r0, lsr r1
    67c0:	andeq	ip, r3, r0, lsr #27
    67c4:	andeq	ip, r3, ip, ror pc
    67c8:	andeq	lr, r3, r4, asr #32
    67cc:	andeq	lr, r3, r8, lsr r0
    67d0:	andeq	lr, r3, ip, lsl r0
    67d4:	andeq	sp, r3, r8, lsr #17
    67d8:	ldrdeq	pc, [r3], -r8
    67dc:	andeq	sp, r3, r8, lsl #31
    67e0:	andeq	ip, r3, r0, asr #22
    67e4:	andeq	ip, r3, ip, lsl sp
    67e8:	andeq	r1, r4, r4, lsl ip
    67ec:	andeq	sp, r3, ip, asr sp
    67f0:	andeq	sp, r3, r4, ror #26
    67f4:	ldrdeq	sp, [r3], -r4
    67f8:	push	{r3, lr}
    67fc:	mov	r1, #0
    6800:	mov	r0, #11
    6804:	bl	3d028 <__printf_chk@plt+0x38888>
    6808:	mov	r0, #11
    680c:	bl	4314 <raise@plt>
    6810:	mvn	r0, #0
    6814:	pop	{r3, pc}
    6818:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    681c:	sub	sp, sp, #21760	; 0x5500
    6820:	ldr	fp, [pc, #3836]	; 7724 <__printf_chk@plt+0x2f84>
    6824:	sub	sp, sp, #92	; 0x5c
    6828:	ldr	r2, [pc, #3832]	; 7728 <__printf_chk@plt+0x2f88>
    682c:	mov	r5, r0
    6830:	add	fp, pc, fp
    6834:	add	r0, sp, #21760	; 0x5500
    6838:	add	r0, r0, #88	; 0x58
    683c:	movw	r3, #43824	; 0xab30
    6840:	ldr	r2, [fp, r2]
    6844:	movt	r3, #65535	; 0xffff
    6848:	mov	r6, #0
    684c:	mov	r4, r1
    6850:	str	r6, [r0, r3]
    6854:	add	r1, sp, #24576	; 0x6000
    6858:	ldr	r3, [r2]
    685c:	str	r2, [sp, #116]	; 0x74
    6860:	str	r3, [r1, #-2732]	; 0xfffff554
    6864:	bl	21794 <__printf_chk@plt+0x1cff4>
    6868:	bl	244d0 <__printf_chk@plt+0x1fd30>
    686c:	ldr	r0, [r4]
    6870:	bl	3cfdc <__printf_chk@plt+0x3883c>
    6874:	ldr	r3, [pc, #3760]	; 772c <__printf_chk@plt+0x2f8c>
    6878:	ldr	r3, [fp, r3]
    687c:	str	r3, [sp, #60]	; 0x3c
    6880:	str	r0, [r3]
    6884:	bl	3d150 <__printf_chk@plt+0x389b0>
    6888:	mov	r2, #1
    688c:	mov	r1, #3
    6890:	mov	r3, r2
    6894:	ldr	r0, [r4]
    6898:	bl	1e9e4 <__printf_chk@plt+0x1a244>
    689c:	bl	26dc0 <__printf_chk@plt+0x22620>
    68a0:	bl	4344 <getuid@plt>
    68a4:	bl	3dec <getpwuid@plt>
    68a8:	cmp	r0, #0
    68ac:	str	r0, [sp, #80]	; 0x50
    68b0:	beq	a178 <__printf_chk@plt+0x59d8>
    68b4:	ldr	r0, [pc, #3700]	; 7730 <__printf_chk@plt+0x2f90>
    68b8:	movw	r1, #1025	; 0x401
    68bc:	add	r0, pc, r0
    68c0:	bl	42fc <gethostname@plt>
    68c4:	cmp	r0, #0
    68c8:	blt	a238 <__printf_chk@plt+0x5a98>
    68cc:	ldr	r8, [pc, #3680]	; 7734 <__printf_chk@plt+0x2f94>
    68d0:	mov	sl, r6
    68d4:	ldr	ip, [pc, #3676]	; 7738 <__printf_chk@plt+0x2f98>
    68d8:	add	r8, pc, r8
    68dc:	str	r8, [sp, #88]	; 0x58
    68e0:	add	ip, pc, ip
    68e4:	ldr	r8, [pc, #3664]	; 773c <__printf_chk@plt+0x2f9c>
    68e8:	str	ip, [sp, #96]	; 0x60
    68ec:	ldr	ip, [pc, #3660]	; 7740 <__printf_chk@plt+0x2fa0>
    68f0:	add	r8, pc, r8
    68f4:	str	r8, [sp, #100]	; 0x64
    68f8:	add	ip, pc, ip
    68fc:	ldr	r8, [pc, #3648]	; 7744 <__printf_chk@plt+0x2fa4>
    6900:	str	ip, [sp, #104]	; 0x68
    6904:	ldr	ip, [pc, #3644]	; 7748 <__printf_chk@plt+0x2fa8>
    6908:	add	r8, pc, r8
    690c:	str	r6, [sp, #92]	; 0x5c
    6910:	add	ip, pc, ip
    6914:	str	r6, [sp, #56]	; 0x38
    6918:	str	r6, [sp, #84]	; 0x54
    691c:	str	r6, [sp, #76]	; 0x4c
    6920:	str	r6, [sp, #72]	; 0x48
    6924:	str	r6, [sp, #68]	; 0x44
    6928:	str	r6, [sp, #52]	; 0x34
    692c:	str	r6, [sp, #48]	; 0x30
    6930:	str	r6, [sp, #64]	; 0x40
    6934:	str	r8, [sp, #108]	; 0x6c
    6938:	str	ip, [sp, #112]	; 0x70
    693c:	str	r6, [sp, #120]	; 0x78
    6940:	ldr	r2, [pc, #3588]	; 774c <__printf_chk@plt+0x2fac>
    6944:	mov	r0, r5
    6948:	mov	r1, r4
    694c:	add	r2, pc, r2
    6950:	bl	3f2e4 <__printf_chk@plt+0x3ab44>
    6954:	cmn	r0, #1
    6958:	beq	7360 <__printf_chk@plt+0x2bc0>
    695c:	sub	r0, r0, #65	; 0x41
    6960:	cmp	r0, #57	; 0x39
    6964:	addls	pc, pc, r0, lsl #2
    6968:	b	735c <__printf_chk@plt+0x2bbc>
    696c:	b	7344 <__printf_chk@plt+0x2ba4>
    6970:	b	7330 <__printf_chk@plt+0x2b90>
    6974:	b	7314 <__printf_chk@plt+0x2b74>
    6978:	b	72f8 <__printf_chk@plt+0x2b58>
    697c:	b	72c4 <__printf_chk@plt+0x2b24>
    6980:	b	72a4 <__printf_chk@plt+0x2b04>
    6984:	b	7274 <__printf_chk@plt+0x2ad4>
    6988:	b	7260 <__printf_chk@plt+0x2ac0>
    698c:	b	7244 <__printf_chk@plt+0x2aa4>
    6990:	b	7224 <__printf_chk@plt+0x2a84>
    6994:	b	71f8 <__printf_chk@plt+0x2a58>
    6998:	b	71e4 <__printf_chk@plt+0x2a44>
    699c:	b	7188 <__printf_chk@plt+0x29e8>
    69a0:	b	716c <__printf_chk@plt+0x29cc>
    69a4:	b	700c <__printf_chk@plt+0x286c>
    69a8:	b	6ff0 <__printf_chk@plt+0x2850>
    69ac:	b	6fe4 <__printf_chk@plt+0x2844>
    69b0:	b	6fc4 <__printf_chk@plt+0x2824>
    69b4:	b	6f9c <__printf_chk@plt+0x27fc>
    69b8:	b	6f6c <__printf_chk@plt+0x27cc>
    69bc:	b	735c <__printf_chk@plt+0x2bbc>
    69c0:	b	6e8c <__printf_chk@plt+0x26ec>
    69c4:	b	6e30 <__printf_chk@plt+0x2690>
    69c8:	b	6e1c <__printf_chk@plt+0x267c>
    69cc:	b	735c <__printf_chk@plt+0x2bbc>
    69d0:	b	6e00 <__printf_chk@plt+0x2660>
    69d4:	b	735c <__printf_chk@plt+0x2bbc>
    69d8:	b	735c <__printf_chk@plt+0x2bbc>
    69dc:	b	735c <__printf_chk@plt+0x2bbc>
    69e0:	b	735c <__printf_chk@plt+0x2bbc>
    69e4:	b	735c <__printf_chk@plt+0x2bbc>
    69e8:	b	735c <__printf_chk@plt+0x2bbc>
    69ec:	b	6d9c <__printf_chk@plt+0x25fc>
    69f0:	b	6d38 <__printf_chk@plt+0x2598>
    69f4:	b	6d24 <__printf_chk@plt+0x2584>
    69f8:	b	735c <__printf_chk@plt+0x2bbc>
    69fc:	b	6d10 <__printf_chk@plt+0x2570>
    6a00:	b	6cd8 <__printf_chk@plt+0x2538>
    6a04:	b	6cc4 <__printf_chk@plt+0x2524>
    6a08:	b	6ca8 <__printf_chk@plt+0x2508>
    6a0c:	b	6e1c <__printf_chk@plt+0x267c>
    6a10:	b	6c88 <__printf_chk@plt+0x24e8>
    6a14:	b	6c7c <__printf_chk@plt+0x24dc>
    6a18:	b	6c68 <__printf_chk@plt+0x24c8>
    6a1c:	b	6be8 <__printf_chk@plt+0x2448>
    6a20:	b	6bcc <__printf_chk@plt+0x242c>
    6a24:	b	6bb8 <__printf_chk@plt+0x2418>
    6a28:	b	6ba4 <__printf_chk@plt+0x2404>
    6a2c:	b	6b90 <__printf_chk@plt+0x23f0>
    6a30:	b	6b80 <__printf_chk@plt+0x23e0>
    6a34:	b	6b64 <__printf_chk@plt+0x23c4>
    6a38:	b	6b48 <__printf_chk@plt+0x23a8>
    6a3c:	b	6b3c <__printf_chk@plt+0x239c>
    6a40:	b	6b04 <__printf_chk@plt+0x2364>
    6a44:	b	735c <__printf_chk@plt+0x2bbc>
    6a48:	b	6d10 <__printf_chk@plt+0x2570>
    6a4c:	b	6af0 <__printf_chk@plt+0x2350>
    6a50:	b	6a54 <__printf_chk@plt+0x22b4>
    6a54:	bl	45cc <__errno_location@plt>
    6a58:	ldr	r3, [pc, #3312]	; 7750 <__printf_chk@plt+0x2fb0>
    6a5c:	mov	r2, #0
    6a60:	add	r1, sp, #128	; 0x80
    6a64:	str	r2, [r0]
    6a68:	mov	r8, r0
    6a6c:	ldr	r7, [fp, r3]
    6a70:	mov	r2, #10
    6a74:	ldr	r0, [r7]
    6a78:	bl	435c <strtoull@plt>
    6a7c:	ldr	ip, [r7]
    6a80:	ldr	r9, [sp, #88]	; 0x58
    6a84:	mov	r3, r1
    6a88:	mov	r2, r0
    6a8c:	strd	r2, [r9, #128]	; 0x80
    6a90:	ldrb	r1, [ip]
    6a94:	sub	r1, r1, #48	; 0x30
    6a98:	cmp	r1, #9
    6a9c:	bhi	6ae0 <__printf_chk@plt+0x2340>
    6aa0:	add	lr, sp, #21760	; 0x5500
    6aa4:	movw	r1, #43816	; 0xab28
    6aa8:	add	lr, lr, #88	; 0x58
    6aac:	movt	r1, #65535	; 0xffff
    6ab0:	ldr	r1, [lr, r1]
    6ab4:	ldrb	r1, [r1]
    6ab8:	cmp	r1, #0
    6abc:	bne	6ae0 <__printf_chk@plt+0x2340>
    6ac0:	ldr	r1, [r8]
    6ac4:	cmp	r1, #34	; 0x22
    6ac8:	bne	6940 <__printf_chk@plt+0x21a0>
    6acc:	mvn	r0, #0
    6ad0:	mvn	r1, #0
    6ad4:	cmp	r3, r1
    6ad8:	cmpeq	r2, r0
    6adc:	bne	6940 <__printf_chk@plt+0x21a0>
    6ae0:	ldr	r0, [pc, #3180]	; 7754 <__printf_chk@plt+0x2fb4>
    6ae4:	mov	r1, ip
    6ae8:	add	r0, pc, r0
    6aec:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6af0:	ldr	r3, [pc, #3168]	; 7758 <__printf_chk@plt+0x2fb8>
    6af4:	mov	r2, #1
    6af8:	add	r3, pc, r3
    6afc:	str	r2, [r3, #108]	; 0x6c
    6b00:	b	6940 <__printf_chk@plt+0x21a0>
    6b04:	ldr	r7, [pc, #3152]	; 775c <__printf_chk@plt+0x2fbc>
    6b08:	add	r7, pc, r7
    6b0c:	ldr	r0, [r7, #4]
    6b10:	cmp	r0, #3
    6b14:	moveq	r3, #5
    6b18:	streq	r3, [r7, #4]
    6b1c:	beq	6940 <__printf_chk@plt+0x21a0>
    6b20:	sub	r3, r0, #5
    6b24:	cmp	r3, #1
    6b28:	bhi	6940 <__printf_chk@plt+0x21a0>
    6b2c:	mov	r1, #1
    6b30:	bl	42320 <__printf_chk@plt+0x3db80>
    6b34:	str	r0, [r7, #4]
    6b38:	b	6940 <__printf_chk@plt+0x21a0>
    6b3c:	mov	r9, #1
    6b40:	str	r9, [sp, #52]	; 0x34
    6b44:	b	6940 <__printf_chk@plt+0x21a0>
    6b48:	ldr	r2, [pc, #3072]	; 7750 <__printf_chk@plt+0x2fb0>
    6b4c:	ldr	r3, [pc, #3084]	; 7760 <__printf_chk@plt+0x2fc0>
    6b50:	ldr	r2, [fp, r2]
    6b54:	add	r3, pc, r3
    6b58:	ldr	r2, [r2]
    6b5c:	str	r2, [r3, #40]	; 0x28
    6b60:	b	6940 <__printf_chk@plt+0x21a0>
    6b64:	ldr	r2, [pc, #3044]	; 7750 <__printf_chk@plt+0x2fb0>
    6b68:	ldr	r3, [pc, #3060]	; 7764 <__printf_chk@plt+0x2fc4>
    6b6c:	ldr	r2, [fp, r2]
    6b70:	add	r3, pc, r3
    6b74:	ldr	r2, [r2]
    6b78:	str	r2, [r3, #112]	; 0x70
    6b7c:	b	6940 <__printf_chk@plt+0x21a0>
    6b80:	ldr	r3, [pc, #3016]	; 7750 <__printf_chk@plt+0x2fb0>
    6b84:	ldr	r3, [fp, r3]
    6b88:	ldr	sl, [r3]
    6b8c:	b	6940 <__printf_chk@plt+0x21a0>
    6b90:	ldr	r3, [pc, #3024]	; 7768 <__printf_chk@plt+0x2fc8>
    6b94:	mov	r2, #1
    6b98:	add	r3, pc, r3
    6b9c:	str	r2, [r3, #16]
    6ba0:	b	6940 <__printf_chk@plt+0x21a0>
    6ba4:	ldr	r3, [pc, #3008]	; 776c <__printf_chk@plt+0x2fcc>
    6ba8:	mov	r2, #1
    6bac:	add	r3, pc, r3
    6bb0:	str	r2, [r3, #92]	; 0x5c
    6bb4:	b	6940 <__printf_chk@plt+0x21a0>
    6bb8:	ldr	r3, [pc, #2992]	; 7770 <__printf_chk@plt+0x2fd0>
    6bbc:	mov	r2, #1
    6bc0:	add	r3, pc, r3
    6bc4:	str	r2, [r3, #48]	; 0x30
    6bc8:	b	6940 <__printf_chk@plt+0x21a0>
    6bcc:	ldr	r2, [pc, #2940]	; 7750 <__printf_chk@plt+0x2fb0>
    6bd0:	ldr	r3, [pc, #2972]	; 7774 <__printf_chk@plt+0x2fd4>
    6bd4:	ldr	r2, [fp, r2]
    6bd8:	add	r3, pc, r3
    6bdc:	ldr	r2, [r2]
    6be0:	str	r2, [r3, #88]	; 0x58
    6be4:	b	6940 <__printf_chk@plt+0x21a0>
    6be8:	ldr	r3, [pc, #2912]	; 7750 <__printf_chk@plt+0x2fb0>
    6bec:	ldr	r1, [pc, #2948]	; 7778 <__printf_chk@plt+0x2fd8>
    6bf0:	ldr	r3, [fp, r3]
    6bf4:	add	r1, pc, r1
    6bf8:	ldr	r7, [r3]
    6bfc:	mov	r0, r7
    6c00:	bl	3b88 <strcasecmp@plt>
    6c04:	cmp	r0, #0
    6c08:	beq	7568 <__printf_chk@plt+0x2dc8>
    6c0c:	ldr	r1, [pc, #2920]	; 777c <__printf_chk@plt+0x2fdc>
    6c10:	mov	r0, r7
    6c14:	add	r1, pc, r1
    6c18:	bl	3b88 <strcasecmp@plt>
    6c1c:	cmp	r0, #0
    6c20:	beq	7568 <__printf_chk@plt+0x2dc8>
    6c24:	ldr	r1, [pc, #2900]	; 7780 <__printf_chk@plt+0x2fe0>
    6c28:	mov	r0, r7
    6c2c:	add	r1, pc, r1
    6c30:	bl	3b88 <strcasecmp@plt>
    6c34:	cmp	r0, #0
    6c38:	beq	7ca8 <__printf_chk@plt+0x3508>
    6c3c:	ldr	r1, [pc, #2880]	; 7784 <__printf_chk@plt+0x2fe4>
    6c40:	mov	r0, r7
    6c44:	add	r1, pc, r1
    6c48:	bl	3b88 <strcasecmp@plt>
    6c4c:	cmp	r0, #0
    6c50:	bne	a0dc <__printf_chk@plt+0x593c>
    6c54:	ldr	r3, [pc, #2860]	; 7788 <__printf_chk@plt+0x2fe8>
    6c58:	mov	r2, #2
    6c5c:	add	r3, pc, r3
    6c60:	str	r2, [r3, #68]	; 0x44
    6c64:	b	6940 <__printf_chk@plt+0x21a0>
    6c68:	ldr	r3, [pc, #2844]	; 778c <__printf_chk@plt+0x2fec>
    6c6c:	mov	r2, #1
    6c70:	add	r3, pc, r3
    6c74:	str	r2, [r3, #24]
    6c78:	b	6940 <__printf_chk@plt+0x21a0>
    6c7c:	mov	r8, #1
    6c80:	str	r8, [sp, #48]	; 0x30
    6c84:	b	6940 <__printf_chk@plt+0x21a0>
    6c88:	ldr	r3, [pc, #2752]	; 7750 <__printf_chk@plt+0x2fb0>
    6c8c:	mov	r1, #0
    6c90:	mov	r2, #10
    6c94:	ldr	r3, [fp, r3]
    6c98:	ldr	r0, [r3]
    6c9c:	bl	3e28 <strtoul@plt>
    6ca0:	str	r0, [sp, #92]	; 0x5c
    6ca4:	b	6940 <__printf_chk@plt+0x21a0>
    6ca8:	ldr	r3, [pc, #2784]	; 7790 <__printf_chk@plt+0x2ff0>
    6cac:	mov	r1, #2
    6cb0:	mov	r2, #0
    6cb4:	add	r3, pc, r3
    6cb8:	str	r1, [r3, #12]
    6cbc:	str	r2, [r3, #8]
    6cc0:	b	6940 <__printf_chk@plt+0x21a0>
    6cc4:	ldr	r3, [pc, #2760]	; 7794 <__printf_chk@plt+0x2ff4>
    6cc8:	mov	r2, #1
    6ccc:	add	r3, pc, r3
    6cd0:	str	r2, [r3, #72]	; 0x48
    6cd4:	b	6940 <__printf_chk@plt+0x21a0>
    6cd8:	ldr	r3, [pc, #2672]	; 7750 <__printf_chk@plt+0x2fb0>
    6cdc:	mov	r2, #1024	; 0x400
    6ce0:	ldr	r0, [pc, #2736]	; 7798 <__printf_chk@plt+0x2ff8>
    6ce4:	ldr	r3, [fp, r3]
    6ce8:	add	r0, pc, r0
    6cec:	ldr	r1, [r3]
    6cf0:	bl	40c28 <__printf_chk@plt+0x3c488>
    6cf4:	cmp	r0, #1024	; 0x400
    6cf8:	bcs	883c <__printf_chk@plt+0x409c>
    6cfc:	ldr	r3, [pc, #2712]	; 779c <__printf_chk@plt+0x2ffc>
    6d00:	mov	r2, #1
    6d04:	add	r3, pc, r3
    6d08:	str	r2, [r3, #36]	; 0x24
    6d0c:	b	6940 <__printf_chk@plt+0x21a0>
    6d10:	ldr	r3, [pc, #2696]	; 77a0 <__printf_chk@plt+0x3000>
    6d14:	mov	r2, #1
    6d18:	add	r3, pc, r3
    6d1c:	str	r2, [r3, #100]	; 0x64
    6d20:	b	6940 <__printf_chk@plt+0x21a0>
    6d24:	ldr	r3, [pc, #2680]	; 77a4 <__printf_chk@plt+0x3004>
    6d28:	mov	r2, #1
    6d2c:	add	r3, pc, r3
    6d30:	str	r2, [r3, #96]	; 0x60
    6d34:	b	6940 <__printf_chk@plt+0x21a0>
    6d38:	ldr	r1, [pc, #2576]	; 7750 <__printf_chk@plt+0x2fb0>
    6d3c:	mov	r2, #32768	; 0x8000
    6d40:	mov	r3, #0
    6d44:	ldr	r7, [fp, r1]
    6d48:	add	r1, sp, #132	; 0x84
    6d4c:	strd	r2, [sp]
    6d50:	mov	r2, #256	; 0x100
    6d54:	mov	r3, #0
    6d58:	str	r1, [sp, #8]
    6d5c:	ldr	r0, [r7]
    6d60:	bl	40c98 <__printf_chk@plt+0x3c4f8>
    6d64:	add	lr, sp, #21760	; 0x5500
    6d68:	movw	r3, #43820	; 0xab2c
    6d6c:	add	lr, lr, #88	; 0x58
    6d70:	movt	r3, #65535	; 0xffff
    6d74:	ldr	r1, [pc, #2604]	; 77a8 <__printf_chk@plt+0x3008>
    6d78:	ldr	r2, [lr, r3]
    6d7c:	add	r1, pc, r1
    6d80:	cmp	r2, #0
    6d84:	str	r0, [r1, #76]	; 0x4c
    6d88:	beq	6940 <__printf_chk@plt+0x21a0>
    6d8c:	ldr	r0, [pc, #2584]	; 77ac <__printf_chk@plt+0x300c>
    6d90:	ldr	r1, [r7]
    6d94:	add	r0, pc, r0
    6d98:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6d9c:	ldr	r1, [pc, #2476]	; 7750 <__printf_chk@plt+0x2fb0>
    6da0:	mvn	r2, #-2147483648	; 0x80000000
    6da4:	mov	r3, #0
    6da8:	ldr	r7, [fp, r1]
    6dac:	add	r1, sp, #132	; 0x84
    6db0:	strd	r2, [sp]
    6db4:	mov	r2, #1
    6db8:	mov	r3, #0
    6dbc:	str	r1, [sp, #8]
    6dc0:	ldr	r0, [r7]
    6dc4:	bl	40c98 <__printf_chk@plt+0x3c4f8>
    6dc8:	add	ip, sp, #21760	; 0x5500
    6dcc:	movw	r3, #43820	; 0xab2c
    6dd0:	add	ip, ip, #88	; 0x58
    6dd4:	movt	r3, #65535	; 0xffff
    6dd8:	ldr	r1, [pc, #2512]	; 77b0 <__printf_chk@plt+0x3010>
    6ddc:	ldr	r2, [ip, r3]
    6de0:	add	r1, pc, r1
    6de4:	cmp	r2, #0
    6de8:	str	r0, [r1, #56]	; 0x38
    6dec:	beq	6940 <__printf_chk@plt+0x21a0>
    6df0:	ldr	r0, [pc, #2492]	; 77b4 <__printf_chk@plt+0x3014>
    6df4:	ldr	r1, [r7]
    6df8:	add	r0, pc, r0
    6dfc:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6e00:	ldr	r2, [pc, #2376]	; 7750 <__printf_chk@plt+0x2fb0>
    6e04:	ldr	r3, [pc, #2476]	; 77b8 <__printf_chk@plt+0x3018>
    6e08:	ldr	r2, [fp, r2]
    6e0c:	add	r3, pc, r3
    6e10:	ldr	r2, [r2]
    6e14:	str	r2, [r3, #52]	; 0x34
    6e18:	b	6940 <__printf_chk@plt+0x21a0>
    6e1c:	ldr	r3, [pc, #2456]	; 77bc <__printf_chk@plt+0x301c>
    6e20:	mov	r2, #1
    6e24:	add	r3, pc, r3
    6e28:	str	r2, [r3, #104]	; 0x68
    6e2c:	b	6940 <__printf_chk@plt+0x21a0>
    6e30:	ldr	r1, [pc, #2328]	; 7750 <__printf_chk@plt+0x2fb0>
    6e34:	mvn	r2, #0
    6e38:	mov	r3, #0
    6e3c:	add	r9, sp, #21760	; 0x5500
    6e40:	add	r9, r9, #88	; 0x58
    6e44:	ldr	r7, [fp, r1]
    6e48:	add	r1, sp, #132	; 0x84
    6e4c:	strd	r2, [sp]
    6e50:	mov	r2, #1
    6e54:	mov	r3, #0
    6e58:	str	r1, [sp, #8]
    6e5c:	ldr	r0, [r7]
    6e60:	bl	40c98 <__printf_chk@plt+0x3c4f8>
    6e64:	movw	r3, #43820	; 0xab2c
    6e68:	movt	r3, #65535	; 0xffff
    6e6c:	ldr	r2, [r9, r3]
    6e70:	cmp	r2, #0
    6e74:	str	r0, [sp, #76]	; 0x4c
    6e78:	beq	6940 <__printf_chk@plt+0x21a0>
    6e7c:	ldr	r0, [pc, #2364]	; 77c0 <__printf_chk@plt+0x3020>
    6e80:	ldr	r1, [r7]
    6e84:	add	r0, pc, r0
    6e88:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6e8c:	ldr	r3, [pc, #2236]	; 7750 <__printf_chk@plt+0x2fb0>
    6e90:	mov	r0, #0
    6e94:	ldr	r3, [fp, r3]
    6e98:	ldr	r7, [r3]
    6e9c:	bl	45a8 <time@plt>
    6ea0:	ldrb	r3, [r7]
    6ea4:	cmp	r3, #43	; 0x2b
    6ea8:	str	r0, [sp, #40]	; 0x28
    6eac:	beq	7598 <__printf_chk@plt+0x2df8>
    6eb0:	mov	r0, r7
    6eb4:	bl	21878 <__printf_chk@plt+0x1d0d8>
    6eb8:	mov	r1, #58	; 0x3a
    6ebc:	mov	r8, r0
    6ec0:	bl	474c <strchr@plt>
    6ec4:	cmp	r0, #0
    6ec8:	cmpne	r8, r0
    6ecc:	mov	r3, r0
    6ed0:	movne	r2, #0
    6ed4:	moveq	r2, #1
    6ed8:	beq	a228 <__printf_chk@plt+0x5a88>
    6edc:	ldrb	r1, [r0, #1]
    6ee0:	cmp	r1, #0
    6ee4:	beq	a228 <__printf_chk@plt+0x5a88>
    6ee8:	strb	r2, [r0]
    6eec:	add	r7, r0, #1
    6ef0:	ldrb	r2, [r8]
    6ef4:	mov	r0, r8
    6ef8:	cmp	r2, #45	; 0x2d
    6efc:	cmpne	r2, #43	; 0x2b
    6f00:	bne	757c <__printf_chk@plt+0x2ddc>
    6f04:	ldr	r1, [sp, #40]	; 0x28
    6f08:	str	r3, [sp, #28]
    6f0c:	bl	a4c0 <__printf_chk@plt+0x5d20>
    6f10:	ldr	ip, [sp, #108]	; 0x6c
    6f14:	strd	r0, [ip, #120]	; 0x78
    6f18:	ldr	r3, [sp, #28]
    6f1c:	ldrb	r3, [r3, #1]
    6f20:	mov	r0, r7
    6f24:	cmp	r3, #45	; 0x2d
    6f28:	cmpne	r3, #43	; 0x2b
    6f2c:	bne	761c <__printf_chk@plt+0x2e7c>
    6f30:	ldr	r1, [sp, #40]	; 0x28
    6f34:	bl	a4c0 <__printf_chk@plt+0x5d20>
    6f38:	ldr	r9, [sp, #104]	; 0x68
    6f3c:	strd	r0, [r9, #16]
    6f40:	ldr	r1, [pc, #2172]	; 77c4 <__printf_chk@plt+0x3024>
    6f44:	ldr	r9, [sp, #96]	; 0x60
    6f48:	add	r1, pc, r1
    6f4c:	ldrd	r2, [r9, #16]
    6f50:	ldrd	r0, [r1, #120]	; 0x78
    6f54:	cmp	r3, r1
    6f58:	cmpeq	r2, r0
    6f5c:	bls	a0c0 <__printf_chk@plt+0x5920>
    6f60:	mov	r0, r8
    6f64:	bl	3bdc <free@plt>
    6f68:	b	6940 <__printf_chk@plt+0x21a0>
    6f6c:	ldr	r3, [pc, #2012]	; 7750 <__printf_chk@plt+0x2fb0>
    6f70:	add	r0, sp, #1360	; 0x550
    6f74:	add	r0, r0, #4
    6f78:	mov	r2, #4096	; 0x1000
    6f7c:	ldr	r3, [fp, r3]
    6f80:	ldr	r1, [r3]
    6f84:	bl	40c28 <__printf_chk@plt+0x3c488>
    6f88:	cmp	r0, #4096	; 0x1000
    6f8c:	bcs	a21c <__printf_chk@plt+0x5a7c>
    6f90:	mov	r8, #1
    6f94:	str	r8, [sp, #56]	; 0x38
    6f98:	b	6940 <__printf_chk@plt+0x21a0>
    6f9c:	ldr	r3, [pc, #1964]	; 7750 <__printf_chk@plt+0x2fb0>
    6fa0:	add	r0, sp, #136	; 0x88
    6fa4:	ldr	r3, [fp, r3]
    6fa8:	ldr	r1, [r3]
    6fac:	bl	3c30 <BN_hex2bn@plt>
    6fb0:	cmp	r0, #0
    6fb4:	bne	6940 <__printf_chk@plt+0x21a0>
    6fb8:	ldr	r0, [pc, #2056]	; 77c8 <__printf_chk@plt+0x3028>
    6fbc:	add	r0, pc, r0
    6fc0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    6fc4:	ldr	r2, [pc, #2048]	; 77cc <__printf_chk@plt+0x302c>
    6fc8:	mov	r1, #1
    6fcc:	ldr	r3, [pc, #1916]	; 7750 <__printf_chk@plt+0x2fb0>
    6fd0:	add	r2, pc, r2
    6fd4:	str	r1, [r2, #12]
    6fd8:	ldr	r3, [fp, r3]
    6fdc:	ldr	sl, [r3]
    6fe0:	b	6940 <__printf_chk@plt+0x21a0>
    6fe4:	mov	r8, #1
    6fe8:	str	r8, [sp, #120]	; 0x78
    6fec:	b	6940 <__printf_chk@plt+0x21a0>
    6ff0:	ldr	r2, [pc, #1880]	; 7750 <__printf_chk@plt+0x2fb0>
    6ff4:	ldr	r3, [pc, #2004]	; 77d0 <__printf_chk@plt+0x3030>
    6ff8:	ldr	r2, [fp, r2]
    6ffc:	add	r3, pc, r3
    7000:	ldr	r2, [r2]
    7004:	str	r2, [r3]
    7008:	b	6940 <__printf_chk@plt+0x21a0>
    700c:	ldr	r3, [pc, #1852]	; 7750 <__printf_chk@plt+0x2fb0>
    7010:	ldr	r1, [pc, #1980]	; 77d4 <__printf_chk@plt+0x3034>
    7014:	ldr	r3, [fp, r3]
    7018:	add	r1, pc, r1
    701c:	ldr	r7, [r3]
    7020:	mov	r0, r7
    7024:	bl	3b88 <strcasecmp@plt>
    7028:	cmp	r0, #0
    702c:	beq	760c <__printf_chk@plt+0x2e6c>
    7030:	ldr	r1, [pc, #1952]	; 77d8 <__printf_chk@plt+0x3038>
    7034:	mov	r0, r7
    7038:	add	r1, pc, r1
    703c:	bl	3b88 <strcasecmp@plt>
    7040:	cmp	r0, #0
    7044:	beq	7d44 <__printf_chk@plt+0x35a4>
    7048:	ldr	r1, [pc, #1932]	; 77dc <__printf_chk@plt+0x303c>
    704c:	mov	r0, r7
    7050:	add	r1, pc, r1
    7054:	bl	3b88 <strcasecmp@plt>
    7058:	cmp	r0, #0
    705c:	beq	7c58 <__printf_chk@plt+0x34b8>
    7060:	ldr	r1, [pc, #1912]	; 77e0 <__printf_chk@plt+0x3040>
    7064:	mov	r0, r7
    7068:	add	r1, pc, r1
    706c:	bl	3b88 <strcasecmp@plt>
    7070:	cmp	r0, #0
    7074:	beq	8784 <__printf_chk@plt+0x3fe4>
    7078:	ldr	r1, [pc, #1892]	; 77e4 <__printf_chk@plt+0x3044>
    707c:	mov	r0, r7
    7080:	add	r1, pc, r1
    7084:	bl	3b88 <strcasecmp@plt>
    7088:	cmp	r0, #0
    708c:	beq	8660 <__printf_chk@plt+0x3ec0>
    7090:	ldr	r1, [pc, #1872]	; 77e8 <__printf_chk@plt+0x3048>
    7094:	mov	r0, r7
    7098:	add	r1, pc, r1
    709c:	bl	3b88 <strcasecmp@plt>
    70a0:	cmp	r0, #0
    70a4:	beq	87b4 <__printf_chk@plt+0x4014>
    70a8:	ldr	r1, [pc, #1852]	; 77ec <__printf_chk@plt+0x304c>
    70ac:	mov	r0, r7
    70b0:	add	r1, pc, r1
    70b4:	bl	3b88 <strcasecmp@plt>
    70b8:	cmp	r0, #0
    70bc:	beq	879c <__printf_chk@plt+0x3ffc>
    70c0:	ldr	r1, [pc, #1832]	; 77f0 <__printf_chk@plt+0x3050>
    70c4:	mov	r0, r7
    70c8:	add	r1, pc, r1
    70cc:	bl	3b88 <strcasecmp@plt>
    70d0:	cmp	r0, #0
    70d4:	beq	8814 <__printf_chk@plt+0x4074>
    70d8:	ldr	r1, [pc, #1812]	; 77f4 <__printf_chk@plt+0x3054>
    70dc:	mov	r0, r7
    70e0:	add	r1, pc, r1
    70e4:	bl	3b88 <strcasecmp@plt>
    70e8:	cmp	r0, #0
    70ec:	beq	87fc <__printf_chk@plt+0x405c>
    70f0:	ldr	r1, [pc, #1792]	; 77f8 <__printf_chk@plt+0x3058>
    70f4:	mov	r0, r7
    70f8:	add	r1, pc, r1
    70fc:	bl	3b88 <strcasecmp@plt>
    7100:	cmp	r0, #0
    7104:	beq	87e4 <__printf_chk@plt+0x4044>
    7108:	ldr	r1, [pc, #1772]	; 77fc <__printf_chk@plt+0x305c>
    710c:	mov	r0, r7
    7110:	add	r1, pc, r1
    7114:	bl	3b88 <strcasecmp@plt>
    7118:	cmp	r0, #0
    711c:	beq	87cc <__printf_chk@plt+0x402c>
    7120:	ldr	r1, [pc, #1752]	; 7800 <__printf_chk@plt+0x3060>
    7124:	mov	r0, r7
    7128:	mov	r2, #14
    712c:	add	r1, pc, r1
    7130:	bl	42c0 <strncasecmp@plt>
    7134:	cmp	r0, #0
    7138:	bne	8b68 <__printf_chk@plt+0x43c8>
    713c:	ldrb	r3, [r7, #14]
    7140:	add	r0, r7, #14
    7144:	cmp	r3, #0
    7148:	beq	8b5c <__printf_chk@plt+0x43bc>
    714c:	ldr	r8, [pc, #1712]	; 7804 <__printf_chk@plt+0x3064>
    7150:	add	r8, pc, r8
    7154:	ldr	r3, [r8, #28]
    7158:	cmp	r3, #0
    715c:	bne	8bc8 <__printf_chk@plt+0x4428>
    7160:	bl	21878 <__printf_chk@plt+0x1d0d8>
    7164:	str	r0, [r8, #28]
    7168:	b	6940 <__printf_chk@plt+0x21a0>
    716c:	ldr	r2, [pc, #1500]	; 7750 <__printf_chk@plt+0x2fb0>
    7170:	ldr	r3, [pc, #1680]	; 7808 <__printf_chk@plt+0x3068>
    7174:	ldr	r2, [fp, r2]
    7178:	add	r3, pc, r3
    717c:	ldr	r2, [r2]
    7180:	str	r2, [r3, #44]	; 0x2c
    7184:	b	6940 <__printf_chk@plt+0x21a0>
    7188:	ldr	r1, [pc, #1472]	; 7750 <__printf_chk@plt+0x2fb0>
    718c:	mvn	r2, #0
    7190:	mov	r3, #0
    7194:	ldr	r7, [fp, r1]
    7198:	add	r1, sp, #132	; 0x84
    719c:	strd	r2, [sp]
    71a0:	mov	r3, #0
    71a4:	str	r1, [sp, #8]
    71a8:	mov	r2, #1
    71ac:	ldr	r0, [r7]
    71b0:	bl	40c98 <__printf_chk@plt+0x3c4f8>
    71b4:	movw	r3, #43820	; 0xab2c
    71b8:	movt	r3, #65535	; 0xffff
    71bc:	str	r0, [sp, #72]	; 0x48
    71c0:	add	r0, sp, #21760	; 0x5500
    71c4:	add	r0, r0, #88	; 0x58
    71c8:	ldr	r1, [r0, r3]
    71cc:	cmp	r1, #0
    71d0:	beq	6940 <__printf_chk@plt+0x21a0>
    71d4:	ldr	r0, [pc, #1584]	; 780c <__printf_chk@plt+0x306c>
    71d8:	ldr	r2, [r7]
    71dc:	add	r0, pc, r0
    71e0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    71e4:	ldr	r3, [pc, #1572]	; 7810 <__printf_chk@plt+0x3070>
    71e8:	mov	r2, #1
    71ec:	add	r3, pc, r3
    71f0:	str	r2, [r3, #84]	; 0x54
    71f4:	b	6940 <__printf_chk@plt+0x21a0>
    71f8:	ldr	r3, [pc, #1360]	; 7750 <__printf_chk@plt+0x2fb0>
    71fc:	ldr	r3, [fp, r3]
    7200:	ldr	r7, [r3]
    7204:	mov	r0, r7
    7208:	bl	4458 <strlen@plt>
    720c:	cmp	r0, #4096	; 0x1000
    7210:	bcs	a254 <__printf_chk@plt+0x5ab4>
    7214:	mov	r0, r7
    7218:	bl	21878 <__printf_chk@plt+0x1d0d8>
    721c:	str	r0, [sp, #68]	; 0x44
    7220:	b	6940 <__printf_chk@plt+0x21a0>
    7224:	ldr	r3, [pc, #1316]	; 7750 <__printf_chk@plt+0x2fb0>
    7228:	mov	r1, #0
    722c:	mov	r2, #10
    7230:	ldr	r3, [fp, r3]
    7234:	ldr	r0, [r3]
    7238:	bl	3e28 <strtoul@plt>
    723c:	mov	r6, r0
    7240:	b	6940 <__printf_chk@plt+0x21a0>
    7244:	ldr	r2, [pc, #1284]	; 7750 <__printf_chk@plt+0x2fb0>
    7248:	ldr	r3, [pc, #1476]	; 7814 <__printf_chk@plt+0x3074>
    724c:	ldr	r2, [fp, r2]
    7250:	add	r3, pc, r3
    7254:	ldr	r2, [r2]
    7258:	str	r2, [r3, #80]	; 0x50
    725c:	b	6940 <__printf_chk@plt+0x21a0>
    7260:	ldr	r3, [pc, #1456]	; 7818 <__printf_chk@plt+0x3078>
    7264:	mov	r2, #1
    7268:	add	r3, pc, r3
    726c:	str	r2, [r3, #20]
    7270:	b	6940 <__printf_chk@plt+0x21a0>
    7274:	ldr	r3, [pc, #1236]	; 7750 <__printf_chk@plt+0x2fb0>
    7278:	add	r0, sp, #1360	; 0x550
    727c:	add	r0, r0, #4
    7280:	mov	r2, #4096	; 0x1000
    7284:	ldr	r3, [fp, r3]
    7288:	ldr	r1, [r3]
    728c:	bl	40c28 <__printf_chk@plt+0x3c488>
    7290:	cmp	r0, #4096	; 0x1000
    7294:	bcs	a21c <__printf_chk@plt+0x5a7c>
    7298:	mov	r9, #1
    729c:	str	r9, [sp, #84]	; 0x54
    72a0:	b	6940 <__printf_chk@plt+0x21a0>
    72a4:	ldr	r2, [pc, #1392]	; 781c <__printf_chk@plt+0x307c>
    72a8:	mov	r1, #1
    72ac:	ldr	r3, [pc, #1180]	; 7750 <__printf_chk@plt+0x2fb0>
    72b0:	add	r2, pc, r2
    72b4:	str	r1, [r2, #4]
    72b8:	ldr	r3, [fp, r3]
    72bc:	ldr	sl, [r3]
    72c0:	b	6940 <__printf_chk@plt+0x21a0>
    72c4:	ldr	r3, [pc, #1156]	; 7750 <__printf_chk@plt+0x2fb0>
    72c8:	ldr	r7, [fp, r3]
    72cc:	ldr	r0, [r7]
    72d0:	bl	28ab0 <__printf_chk@plt+0x24310>
    72d4:	ldr	r3, [pc, #1348]	; 7820 <__printf_chk@plt+0x3080>
    72d8:	add	r3, pc, r3
    72dc:	cmn	r0, #1
    72e0:	str	r0, [r3]
    72e4:	bne	6940 <__printf_chk@plt+0x21a0>
    72e8:	ldr	r0, [pc, #1332]	; 7824 <__printf_chk@plt+0x3084>
    72ec:	ldr	r1, [r7]
    72f0:	add	r0, pc, r0
    72f4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    72f8:	ldr	r2, [pc, #1104]	; 7750 <__printf_chk@plt+0x2fb0>
    72fc:	ldr	r3, [pc, #1316]	; 7828 <__printf_chk@plt+0x3088>
    7300:	ldr	r2, [fp, r2]
    7304:	add	r3, pc, r3
    7308:	ldr	r2, [r2]
    730c:	str	r2, [r3, #64]	; 0x40
    7310:	b	6940 <__printf_chk@plt+0x21a0>
    7314:	ldr	r2, [pc, #1076]	; 7750 <__printf_chk@plt+0x2fb0>
    7318:	ldr	r3, [pc, #1292]	; 782c <__printf_chk@plt+0x308c>
    731c:	ldr	r2, [fp, r2]
    7320:	add	r3, pc, r3
    7324:	ldr	r2, [r2]
    7328:	str	r2, [r3, #60]	; 0x3c
    732c:	b	6940 <__printf_chk@plt+0x21a0>
    7330:	ldr	r3, [pc, #1272]	; 7830 <__printf_chk@plt+0x3090>
    7334:	mov	r2, #1
    7338:	add	r3, pc, r3
    733c:	str	r2, [r3, #8]
    7340:	b	6940 <__printf_chk@plt+0x21a0>
    7344:	mov	ip, #1
    7348:	str	ip, [sp, #64]	; 0x40
    734c:	b	6940 <__printf_chk@plt+0x21a0>
    7350:	ldr	r0, [pc, #1244]	; 7834 <__printf_chk@plt+0x3094>
    7354:	add	r0, pc, r0
    7358:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    735c:	bl	a714 <__printf_chk@plt+0x5f74>
    7360:	ldr	r1, [pc, #1232]	; 7838 <__printf_chk@plt+0x3098>
    7364:	mov	r2, #1
    7368:	mov	r3, r2
    736c:	ldr	r0, [r4]
    7370:	add	r1, pc, r1
    7374:	ldr	r9, [sp, #120]	; 0x78
    7378:	ldr	r1, [r1, #4]
    737c:	bl	1e9e4 <__printf_chk@plt+0x1a244>
    7380:	ldr	r3, [pc, #1204]	; 783c <__printf_chk@plt+0x309c>
    7384:	mov	r0, r5
    7388:	ldr	r3, [fp, r3]
    738c:	ldr	r3, [r3]
    7390:	mov	r1, r3
    7394:	add	r4, r4, r3, lsl #2
    7398:	str	r4, [sp, #40]	; 0x28
    739c:	bl	423b4 <__printf_chk@plt+0x3dc14>
    73a0:	ldr	r3, [pc, #1176]	; 7840 <__printf_chk@plt+0x30a0>
    73a4:	add	r3, pc, r3
    73a8:	str	r0, [sp, #88]	; 0x58
    73ac:	ldr	r0, [r3, #112]	; 0x70
    73b0:	cmp	r0, #0
    73b4:	beq	7c70 <__printf_chk@plt+0x34d0>
    73b8:	ldr	ip, [sp, #48]	; 0x30
    73bc:	ldr	r4, [sp, #88]	; 0x58
    73c0:	eor	r3, ip, #1
    73c4:	cmp	r4, #0
    73c8:	movgt	r3, #0
    73cc:	andle	r3, r3, #1
    73d0:	cmp	r3, #0
    73d4:	bne	7350 <__printf_chk@plt+0x2bb0>
    73d8:	ldr	r3, [pc, #1124]	; 7844 <__printf_chk@plt+0x30a4>
    73dc:	add	r3, pc, r3
    73e0:	ldr	r2, [r3, #92]	; 0x5c
    73e4:	cmp	r2, #0
    73e8:	beq	73f8 <__printf_chk@plt+0x2c58>
    73ec:	ldr	r3, [r3, #96]	; 0x60
    73f0:	cmp	r3, #0
    73f4:	bne	882c <__printf_chk@plt+0x408c>
    73f8:	ldr	r3, [pc, #1096]	; 7848 <__printf_chk@plt+0x30a8>
    73fc:	add	r3, pc, r3
    7400:	ldr	r1, [r3, #24]
    7404:	cmp	r1, #0
    7408:	beq	7424 <__printf_chk@plt+0x2c84>
    740c:	ldr	ip, [r3, #12]
    7410:	cmp	ip, #0
    7414:	bne	8848 <__printf_chk@plt+0x40a8>
    7418:	ldr	r3, [r3, #20]
    741c:	cmp	r3, #0
    7420:	bne	8848 <__printf_chk@plt+0x40a8>
    7424:	ldr	ip, [sp, #48]	; 0x30
    7428:	cmp	ip, #0
    742c:	bne	7d68 <__printf_chk@plt+0x35c8>
    7430:	cmp	r9, #0
    7434:	bne	8858 <__printf_chk@plt+0x40b8>
    7438:	cmp	r0, #0
    743c:	beq	8684 <__printf_chk@plt+0x3ee4>
    7440:	ldr	r4, [pc, #1028]	; 784c <__printf_chk@plt+0x30ac>
    7444:	add	r4, pc, r4
    7448:	ldr	r3, [r4, #80]	; 0x50
    744c:	cmp	r3, #0
    7450:	beq	8778 <__printf_chk@plt+0x3fd8>
    7454:	mov	r0, #1
    7458:	bl	27b20 <__printf_chk@plt+0x23380>
    745c:	ldr	r5, [sp, #80]	; 0x50
    7460:	ldr	r0, [r4, #112]	; 0x70
    7464:	ldr	r1, [r5, #8]
    7468:	bl	23fb0 <__printf_chk@plt+0x1f810>
    746c:	ldr	r3, [r4, #64]	; 0x40
    7470:	cmp	r3, #0
    7474:	mov	r6, r0
    7478:	beq	876c <__printf_chk@plt+0x3fcc>
    747c:	add	r8, sp, #21760	; 0x5500
    7480:	movw	r5, #43844	; 0xab44
    7484:	add	r7, sp, #344	; 0x158
    7488:	movt	r5, #65535	; 0xffff
    748c:	add	r8, r8, #88	; 0x58
    7490:	sub	r1, r7, #112	; 0x70
    7494:	mov	r2, r9
    7498:	str	r9, [r8, r5]
    749c:	bl	1b058 <__printf_chk@plt+0x168b8>
    74a0:	cmp	r0, #0
    74a4:	bne	8884 <__printf_chk@plt+0x40e4>
    74a8:	ldr	r1, [r4]
    74ac:	sub	r2, r7, #188	; 0xbc
    74b0:	ldr	r0, [r4, #64]	; 0x40
    74b4:	bl	27c18 <__printf_chk@plt+0x23478>
    74b8:	ldr	r1, [pc, #912]	; 7850 <__printf_chk@plt+0x30b0>
    74bc:	add	r1, pc, r1
    74c0:	add	r1, r1, #340	; 0x154
    74c4:	mov	r4, r0
    74c8:	mov	r2, r0
    74cc:	ldr	r0, [pc, #896]	; 7854 <__printf_chk@plt+0x30b4>
    74d0:	add	r0, pc, r0
    74d4:	bl	1f09c <__printf_chk@plt+0x1a8fc>
    74d8:	cmp	r4, #0
    74dc:	ble	8878 <__printf_chk@plt+0x40d8>
    74e0:	add	ip, sp, #21760	; 0x5500
    74e4:	movw	r7, #43920	; 0xab90
    74e8:	add	ip, ip, #88	; 0x58
    74ec:	mov	r8, r9
    74f0:	movt	r7, #65535	; 0xffff
    74f4:	ldr	sl, [ip, r5]
    74f8:	b	7528 <__printf_chk@plt+0x2d88>
    74fc:	add	r0, sp, #21760	; 0x5500
    7500:	add	r0, r0, #88	; 0x58
    7504:	ldr	r3, [r0, r5]
    7508:	ldr	r8, [r3, r9, lsl #2]
    750c:	mov	sl, r3
    7510:	mov	r0, r9
    7514:	mov	r1, #1
    7518:	bl	42320 <__printf_chk@plt+0x3db80>
    751c:	cmp	r0, r4
    7520:	mov	r9, r0
    7524:	beq	762c <__printf_chk@plt+0x2e8c>
    7528:	add	lr, sp, #21760	; 0x5500
    752c:	ldr	r1, [sl, r9, lsl #2]
    7530:	add	lr, lr, #88	; 0x58
    7534:	ldr	r0, [lr, r7]
    7538:	bl	ec44 <__printf_chk@plt+0xa4a4>
    753c:	cmp	r0, #0
    7540:	bne	74fc <__printf_chk@plt+0x2d5c>
    7544:	add	r1, sp, #21760	; 0x5500
    7548:	add	r1, r1, #88	; 0x58
    754c:	ldr	r3, [r1, r5]
    7550:	ldr	r0, [r3, r9, lsl #2]
    7554:	bl	e818 <__printf_chk@plt+0xa078>
    7558:	add	r2, sp, #21760	; 0x5500
    755c:	add	r2, r2, #88	; 0x58
    7560:	ldr	sl, [r2, r5]
    7564:	b	7510 <__printf_chk@plt+0x2d70>
    7568:	ldr	r3, [pc, #744]	; 7858 <__printf_chk@plt+0x30b8>
    756c:	mov	r2, #0
    7570:	add	r3, pc, r3
    7574:	str	r2, [r3, #68]	; 0x44
    7578:	b	6940 <__printf_chk@plt+0x21a0>
    757c:	str	r3, [sp, #28]
    7580:	bl	ac28 <__printf_chk@plt+0x6488>
    7584:	ldr	r2, [pc, #720]	; 785c <__printf_chk@plt+0x30bc>
    7588:	add	r2, pc, r2
    758c:	strd	r0, [r2, #120]	; 0x78
    7590:	ldr	r3, [sp, #28]
    7594:	b	6f1c <__printf_chk@plt+0x277c>
    7598:	mov	r0, r7
    759c:	mov	r1, #58	; 0x3a
    75a0:	bl	474c <strchr@plt>
    75a4:	cmp	r0, #0
    75a8:	bne	6eb0 <__printf_chk@plt+0x2710>
    75ac:	add	r0, r7, #1
    75b0:	bl	2380c <__printf_chk@plt+0x1f06c>
    75b4:	cmn	r0, #1
    75b8:	asr	r1, r0, #31
    75bc:	beq	a0cc <__printf_chk@plt+0x592c>
    75c0:	ldr	r8, [sp, #40]	; 0x28
    75c4:	asr	r9, r8, #31
    75c8:	mov	r2, r8
    75cc:	mov	r3, r9
    75d0:	bl	42360 <__printf_chk@plt+0x3dbc0>
    75d4:	ldr	r3, [pc, #644]	; 7860 <__printf_chk@plt+0x30c0>
    75d8:	add	r3, pc, r3
    75dc:	strd	r0, [r3, #16]
    75e0:	mvn	r1, #58	; 0x3a
    75e4:	ldr	r0, [sp, #40]	; 0x28
    75e8:	bl	42320 <__printf_chk@plt+0x3db80>
    75ec:	mov	r1, #60	; 0x3c
    75f0:	bl	41cdc <__printf_chk@plt+0x3d53c>
    75f4:	mov	r1, #60	; 0x3c
    75f8:	bl	423f4 <__printf_chk@plt+0x3dc54>
    75fc:	ldr	r9, [sp, #112]	; 0x70
    7600:	asr	r1, r0, #31
    7604:	strd	r0, [r9, #120]	; 0x78
    7608:	b	6940 <__printf_chk@plt+0x21a0>
    760c:	ldr	r3, [pc, #592]	; 7864 <__printf_chk@plt+0x30c4>
    7610:	add	r3, pc, r3
    7614:	str	r0, [r3, #8]
    7618:	b	6940 <__printf_chk@plt+0x21a0>
    761c:	bl	ac28 <__printf_chk@plt+0x6488>
    7620:	ldr	ip, [sp, #100]	; 0x64
    7624:	strd	r0, [ip, #16]
    7628:	b	6f40 <__printf_chk@plt+0x27a0>
    762c:	mov	r0, sl
    7630:	add	r4, sp, #21760	; 0x5500
    7634:	bl	3bdc <free@plt>
    7638:	add	r4, r4, #88	; 0x58
    763c:	movw	r3, #43920	; 0xab90
    7640:	movt	r3, #65535	; 0xffff
    7644:	ldr	r0, [r4, r3]
    7648:	bl	e818 <__printf_chk@plt+0xa078>
    764c:	cmp	r8, #0
    7650:	beq	a160 <__printf_chk@plt+0x59c0>
    7654:	ldr	r4, [pc, #524]	; 7868 <__printf_chk@plt+0x30c8>
    7658:	mov	r0, r6
    765c:	bl	3bdc <free@plt>
    7660:	add	r4, pc, r4
    7664:	ldr	r0, [r4, #40]	; 0x28
    7668:	cmp	r0, #0
    766c:	beq	769c <__printf_chk@plt+0x2efc>
    7670:	bl	e0a8 <__printf_chk@plt+0x9908>
    7674:	ldr	r3, [r8]
    7678:	cmp	r0, r3
    767c:	beq	769c <__printf_chk@plt+0x2efc>
    7680:	mov	r0, r8
    7684:	bl	dfa8 <__printf_chk@plt+0x9808>
    7688:	ldr	r2, [r4, #40]	; 0x28
    768c:	mov	r1, r0
    7690:	ldr	r0, [pc, #468]	; 786c <__printf_chk@plt+0x30cc>
    7694:	add	r0, pc, r0
    7698:	bl	1c8d4 <__printf_chk@plt+0x18134>
    769c:	ldr	fp, [pc, #460]	; 7870 <__printf_chk@plt+0x30d0>
    76a0:	mov	r4, #0
    76a4:	ldr	r5, [pc, #456]	; 7874 <__printf_chk@plt+0x30d4>
    76a8:	ldr	r6, [pc, #456]	; 7878 <__printf_chk@plt+0x30d8>
    76ac:	add	fp, pc, fp
    76b0:	ldr	r9, [pc, #452]	; 787c <__printf_chk@plt+0x30dc>
    76b4:	add	r5, pc, r5
    76b8:	ldr	ip, [pc, #448]	; 7880 <__printf_chk@plt+0x30e0>
    76bc:	add	r6, pc, r6
    76c0:	add	r9, pc, r9
    76c4:	str	r5, [sp, #68]	; 0x44
    76c8:	add	ip, pc, ip
    76cc:	str	r4, [sp, #48]	; 0x30
    76d0:	str	r6, [sp, #52]	; 0x34
    76d4:	str	r9, [sp, #72]	; 0x48
    76d8:	str	ip, [sp, #56]	; 0x38
    76dc:	str	r8, [sp, #60]	; 0x3c
    76e0:	ldr	r5, [sp, #88]	; 0x58
    76e4:	ldr	r6, [sp, #48]	; 0x30
    76e8:	cmp	r5, r6
    76ec:	ble	89d8 <__printf_chk@plt+0x4238>
    76f0:	ldr	r5, [sp, #68]	; 0x44
    76f4:	ldr	r0, [r5, #88]	; 0x58
    76f8:	cmp	r0, #0
    76fc:	beq	862c <__printf_chk@plt+0x3e8c>
    7700:	bl	21878 <__printf_chk@plt+0x1d0d8>
    7704:	subs	sl, r0, #0
    7708:	beq	8678 <__printf_chk@plt+0x3ed8>
    770c:	mov	r4, #0
    7710:	mov	r7, sl
    7714:	mov	r6, r4
    7718:	mov	r5, r4
    771c:	mov	r9, r4
    7720:	b	7984 <__printf_chk@plt+0x31e4>
    7724:	andeq	r0, r7, r4, ror #5
    7728:	andeq	r0, r0, r8, lsl #9
    772c:	muleq	r0, r0, r4
    7730:	andeq	r1, r7, r0, asr #14
    7734:	andeq	r0, r7, r8, ror #15
    7738:	andeq	r0, r7, r0, lsr #14
    773c:	andeq	r0, r7, r0, lsl r7
    7740:	andeq	r0, r7, r8, lsl #14
    7744:			; <UNDEFINED> instruction: 0x000707b8
    7748:			; <UNDEFINED> instruction: 0x000707b0
    774c:	andeq	sp, r3, ip, lsr pc
    7750:	ldrdeq	r0, [r0], -r8
    7754:	strdeq	sp, [r3], -r4
    7758:	andeq	r0, r7, r8, asr #11
    775c:	strdeq	r0, [r7], -r8
    7760:	andeq	r0, r7, ip, ror #10
    7764:	andeq	r0, r7, r0, asr r5
    7768:	andeq	r0, r7, r8, lsr #10
    776c:	andeq	r0, r7, r4, lsl r5
    7770:	andeq	r0, r7, r0, lsl #10
    7774:	andeq	r0, r7, r8, ror #9
    7778:			; <UNDEFINED> instruction: 0x0003d9b0
    777c:	muleq	r3, r8, r9
    7780:	andeq	sp, r3, r8, lsl #19
    7784:	andeq	sp, r3, r8, ror r9
    7788:	andeq	r0, r7, r4, ror #8
    778c:	andeq	r0, r7, r0, asr r4
    7790:	andeq	r0, r7, ip, asr #6
    7794:	strdeq	r0, [r7], -r4
    7798:	andeq	r0, r7, r4, lsl pc
    779c:			; <UNDEFINED> instruction: 0x000703bc
    77a0:	andeq	r0, r7, r8, lsr #7
    77a4:	muleq	r7, r4, r3
    77a8:	andeq	r0, r7, r4, asr #6
    77ac:	ldrdeq	sp, [r3], -r8
    77b0:	andeq	r0, r7, r0, ror #5
    77b4:	andeq	sp, r3, r4, asr r9
    77b8:			; <UNDEFINED> instruction: 0x000702b4
    77bc:	muleq	r7, ip, r2
    77c0:	andeq	sp, r3, r0, ror #19
    77c4:	andeq	r0, r7, r8, ror r1
    77c8:	muleq	r3, r0, r8
    77cc:	strdeq	r0, [r7], -r0	; <UNPREDICTABLE>
    77d0:	andeq	r0, r7, r4, asr #1
    77d4:	andeq	sp, r3, r8, ror #11
    77d8:	ldrdeq	sp, [r3], -r0
    77dc:	andeq	sp, r3, ip, asr #11
    77e0:	andeq	sp, r3, ip, asr #11
    77e4:	andeq	ip, r3, r4, asr #14
    77e8:			; <UNDEFINED> instruction: 0x0003d5b0
    77ec:	andeq	ip, r3, ip, lsr #14
    77f0:	muleq	r3, r4, r5
    77f4:	andeq	ip, r3, r4, lsl r7
    77f8:	andeq	sp, r3, ip, ror #10
    77fc:	strdeq	ip, [r3], -r0
    7800:	andeq	sp, r3, r4, asr #10
    7804:	andeq	pc, r6, r0, ror pc	; <UNPREDICTABLE>
    7808:	andeq	pc, r6, r8, asr #30
    780c:	andeq	sp, r3, r8, asr r6
    7810:	ldrdeq	pc, [r6], -r4
    7814:	andeq	pc, r6, r0, ror lr	; <UNPREDICTABLE>
    7818:	andeq	pc, r6, r8, asr lr	; <UNPREDICTABLE>
    781c:	andeq	pc, r6, r0, lsl lr	; <UNPREDICTABLE>
    7820:	andeq	pc, r6, r8, lsr #26
    7824:	muleq	r3, r8, r2
    7828:			; <UNDEFINED> instruction: 0x0006fdbc
    782c:	andeq	pc, r6, r0, lsr #27
    7830:	andeq	pc, r6, r8, lsl #27
    7834:	andeq	sp, r3, r4, lsl #11
    7838:	muleq	r6, r0, ip
    783c:	andeq	r0, r0, ip, lsl #9
    7840:	andeq	pc, r6, ip, lsl sp	; <UNPREDICTABLE>
    7844:	andeq	pc, r6, r4, ror #25
    7848:	andeq	pc, r6, r4, asr #25
    784c:	andeq	pc, r6, ip, ror ip	; <UNPREDICTABLE>
    7850:	andeq	fp, r3, r8, asr #21
    7854:	andeq	sp, r3, ip, asr #14
    7858:	andeq	pc, r6, r0, asr fp	; <UNPREDICTABLE>
    785c:	andeq	pc, r6, r8, lsr fp	; <UNPREDICTABLE>
    7860:	andeq	pc, r6, r8, lsr #20
    7864:	strdeq	pc, [r6], -r0
    7868:	andeq	pc, r6, r0, ror #20
    786c:			; <UNDEFINED> instruction: 0x0003d5b8
    7870:	andeq	pc, r6, r4, lsl sl	; <UNPREDICTABLE>
    7874:	andeq	pc, r6, ip, lsl #20
    7878:	andeq	pc, r6, r4, asr #18
    787c:			; <UNDEFINED> instruction: 0x0003c8bc
    7880:	andeq	lr, r3, r8, ror r2
    7884:	ldrdeq	sp, [r3], -ip
    7888:	andeq	fp, r3, r4, lsl #29
    788c:	ldrdeq	pc, [r6], -r4
    7890:	andeq	sp, r3, ip, lsl #9
    7894:	andeq	pc, r6, r4, lsr #7
    7898:	andeq	ip, r3, r0, asr ip
    789c:	andeq	pc, r6, r0, lsl r4	; <UNPREDICTABLE>
    78a0:	andeq	ip, r3, r8, lsl r8
    78a4:	andeq	sp, r3, r8, ror r0
    78a8:			; <UNDEFINED> instruction: 0x0006f2b8
    78ac:	andeq	ip, r3, r8, lsl pc
    78b0:	andeq	pc, r6, r4, lsl #29
    78b4:	andeq	pc, r6, r8, lsl #6
    78b8:	ldrdeq	ip, [r3], -r4
    78bc:			; <UNDEFINED> instruction: 0x0006f2bc
    78c0:	muleq	r6, r0, r2
    78c4:	andeq	ip, r3, r8, ror r7
    78c8:	andeq	ip, r3, r4, asr #22
    78cc:	andeq	ip, r3, r0, asr fp
    78d0:	andeq	r0, r0, r4, lsl #9
    78d4:	andeq	pc, r6, r4, ror r1	; <UNPREDICTABLE>
    78d8:	andeq	ip, r3, ip, lsl #21
    78dc:	andeq	ip, r3, ip, asr #22
    78e0:	andeq	ip, r3, r4, lsr #23
    78e4:	andeq	ip, r3, r4, lsr #23
    78e8:	andeq	sl, r3, ip, lsl #28
    78ec:	andeq	ip, r3, r4, lsr r9
    78f0:	andeq	sl, r3, ip, asr sp
    78f4:	andeq	ip, r3, r8, ror #17
    78f8:	strdeq	ip, [r3], -r8
    78fc:	andeq	ip, r3, ip, lsr #13
    7900:	andeq	pc, r6, ip, lsr r7	; <UNPREDICTABLE>
    7904:	andeq	r0, r0, r4, asr #9
    7908:	ldrdeq	ip, [r3], -r0
    790c:	andeq	fp, r3, ip, lsr #12
    7910:	andeq	ip, r3, r0, ror #6
    7914:	andeq	ip, r3, r8, ror #6
    7918:	muleq	r6, ip, r9
    791c:	andeq	lr, r6, r8, lsr sl
    7920:	ldrdeq	lr, [r6], -r8
    7924:	andeq	pc, r6, r4, asr #9
    7928:	muleq	r3, r4, r4
    792c:	andeq	ip, r3, ip, asr #8
    7930:	andeq	lr, r6, r8, ror r8
    7934:	andeq	lr, r6, r0, ror #16
    7938:	andeq	lr, r6, r8, asr #16
    793c:	andeq	lr, r6, r0, lsr r8
    7940:	andeq	lr, r6, r8, lsl r8
    7944:	andeq	lr, r6, r0, lsl #16
    7948:	andeq	lr, r6, r8, ror #15
    794c:	ldrdeq	ip, [r3], -r0
    7950:	andeq	fp, r3, r4, lsr #27
    7954:	ldrdeq	ip, [r3], -r4
    7958:	andeq	pc, r6, r0, lsr #7
    795c:	andeq	ip, r3, r4, lsl r3
    7960:	muleq	r3, r0, r7
    7964:	andeq	ip, r3, r0, ror #6
    7968:	andeq	fp, r3, r0, lsl #25
    796c:	strdeq	lr, [r3], -ip
    7970:	andeq	sp, r3, ip, ror r0
    7974:	andeq	ip, r3, r8, ror #18
    7978:	andeq	ip, r3, r0, asr r9
    797c:	muleq	r3, r0, pc	; <UNPREDICTABLE>
    7980:	mov	r7, r8
    7984:	mov	r0, r7
    7988:	mov	r1, #44	; 0x2c
    798c:	bl	474c <strchr@plt>
    7990:	cmp	r0, #0
    7994:	moveq	r8, r0
    7998:	addne	r8, r0, #1
    799c:	strbne	r9, [r0]
    79a0:	add	r5, r5, #1
    79a4:	mov	r0, r4
    79a8:	mov	r2, #4
    79ac:	mov	r1, r5
    79b0:	bl	21848 <__printf_chk@plt+0x1d0a8>
    79b4:	mov	r4, r0
    79b8:	mov	r0, r7
    79bc:	bl	21878 <__printf_chk@plt+0x1d0d8>
    79c0:	str	r0, [r4, r6]
    79c4:	ldrb	r3, [r0]
    79c8:	cmp	r3, #0
    79cc:	beq	7d5c <__printf_chk@plt+0x35bc>
    79d0:	cmp	r8, #0
    79d4:	add	r6, r6, #4
    79d8:	bne	7980 <__printf_chk@plt+0x31e0>
    79dc:	mov	r0, sl
    79e0:	bl	3bdc <free@plt>
    79e4:	ldr	r6, [sp, #48]	; 0x30
    79e8:	add	r7, sp, #344	; 0x158
    79ec:	ldr	r8, [sp, #40]	; 0x28
    79f0:	ldr	r9, [sp, #80]	; 0x50
    79f4:	ldr	r0, [r8, r6, lsl #2]
    79f8:	ldr	r1, [r9, #8]
    79fc:	bl	23fb0 <__printf_chk@plt+0x1f810>
    7a00:	sub	r1, r7, #192	; 0xc0
    7a04:	sub	r2, r7, #112	; 0x70
    7a08:	mov	r6, r0
    7a0c:	bl	1b058 <__printf_chk@plt+0x168b8>
    7a10:	cmp	r0, #0
    7a14:	bne	a13c <__printf_chk@plt+0x599c>
    7a18:	add	ip, sp, #21760	; 0x5500
    7a1c:	movw	r9, #43840	; 0xab40
    7a20:	add	ip, ip, #88	; 0x58
    7a24:	movt	r9, #65535	; 0xffff
    7a28:	ldr	r0, [ip, r9]
    7a2c:	ldr	r3, [r0]
    7a30:	sub	r3, r3, #1
    7a34:	cmp	r3, #3
    7a38:	bhi	a118 <__printf_chk@plt+0x5978>
    7a3c:	bl	10a58 <__printf_chk@plt+0xc2b8>
    7a40:	cmp	r0, #0
    7a44:	bne	a100 <__printf_chk@plt+0x5960>
    7a48:	add	lr, sp, #21760	; 0x5500
    7a4c:	ldr	r8, [sp, #52]	; 0x34
    7a50:	add	lr, lr, #88	; 0x58
    7a54:	ldr	r0, [fp, #80]	; 0x50
    7a58:	ldr	r1, [lr, r9]
    7a5c:	ldr	r2, [r8, #12]
    7a60:	add	r8, sp, #21760	; 0x5500
    7a64:	add	r8, r8, #88	; 0x58
    7a68:	ldr	r3, [r1, #32]
    7a6c:	str	r2, [r3, #4]
    7a70:	ldrd	r2, [fp, #128]	; 0x80
    7a74:	ldr	ip, [r1, #32]
    7a78:	strd	r2, [ip, #8]
    7a7c:	ldr	sl, [r1, #32]
    7a80:	bl	21878 <__printf_chk@plt+0x1d0d8>
    7a84:	ldr	r3, [sp, #52]	; 0x34
    7a88:	mov	r1, #1
    7a8c:	ldrd	r2, [r3, #16]
    7a90:	strd	r2, [sp, #32]
    7a94:	ldrd	r2, [fp, #120]	; 0x78
    7a98:	str	r0, [sl, #16]
    7a9c:	ldr	r0, [r8, r9]
    7aa0:	add	r8, sp, #21760	; 0x5500
    7aa4:	add	r8, r8, #88	; 0x58
    7aa8:	ldr	ip, [r0, #32]
    7aac:	str	r5, [ip, #20]
    7ab0:	add	r5, sp, #21760	; 0x5500
    7ab4:	ldr	ip, [r0, #32]
    7ab8:	add	r5, r5, #88	; 0x58
    7abc:	str	r4, [ip, #24]
    7ac0:	ldr	ip, [r0, #32]
    7ac4:	strd	r2, [ip, #32]
    7ac8:	ldrd	r2, [sp, #32]
    7acc:	ldr	ip, [r0, #32]
    7ad0:	strd	r2, [ip, #40]	; 0x28
    7ad4:	ldr	r3, [r0, #32]
    7ad8:	ldr	r0, [r3, #48]	; 0x30
    7adc:	bl	ae90 <__printf_chk@plt+0x66f0>
    7ae0:	ldr	r3, [r5, r9]
    7ae4:	mov	r1, #2
    7ae8:	ldr	r3, [r3, #32]
    7aec:	ldr	r0, [r3, #52]	; 0x34
    7af0:	bl	ae90 <__printf_chk@plt+0x66f0>
    7af4:	ldr	r3, [r8, r9]
    7af8:	ldr	r0, [sp, #60]	; 0x3c
    7afc:	ldr	r1, [r3, #32]
    7b00:	add	r1, r1, #56	; 0x38
    7b04:	bl	102c4 <__printf_chk@plt+0xbb24>
    7b08:	cmp	r0, #0
    7b0c:	bne	a0ec <__printf_chk@plt+0x594c>
    7b10:	add	ip, sp, #21760	; 0x5500
    7b14:	ldr	r1, [sp, #60]	; 0x3c
    7b18:	add	ip, ip, #88	; 0x58
    7b1c:	ldr	r2, [fp, #40]	; 0x28
    7b20:	ldr	r0, [ip, r9]
    7b24:	bl	10b8c <__printf_chk@plt+0xc3ec>
    7b28:	cmp	r0, #0
    7b2c:	bne	a204 <__printf_chk@plt+0x5a64>
    7b30:	mov	r0, r6
    7b34:	mov	r1, #46	; 0x2e
    7b38:	bl	4674 <strrchr@plt>
    7b3c:	subs	r5, r0, #0
    7b40:	beq	7b54 <__printf_chk@plt+0x33b4>
    7b44:	ldr	r1, [sp, #72]	; 0x48
    7b48:	bl	4590 <strcmp@plt>
    7b4c:	cmp	r0, #0
    7b50:	strbeq	r0, [r5]
    7b54:	ldr	r1, [pc, #-728]	; 7884 <__printf_chk@plt+0x30e4>
    7b58:	mov	r2, r6
    7b5c:	sub	r0, r7, #188	; 0xbc
    7b60:	movw	r5, #43844	; 0xab44
    7b64:	add	r1, pc, r1
    7b68:	movt	r5, #65535	; 0xffff
    7b6c:	bl	218a8 <__printf_chk@plt+0x1d108>
    7b70:	mov	r0, r6
    7b74:	bl	3bdc <free@plt>
    7b78:	add	lr, sp, #21760	; 0x5500
    7b7c:	add	lr, lr, #88	; 0x58
    7b80:	movw	r1, #577	; 0x241
    7b84:	mov	r2, #420	; 0x1a4
    7b88:	ldr	r0, [lr, r5]
    7b8c:	bl	40c8 <open64@plt>
    7b90:	cmn	r0, #1
    7b94:	beq	a1d8 <__printf_chk@plt+0x5a38>
    7b98:	ldr	r1, [pc, #-792]	; 7888 <__printf_chk@plt+0x30e8>
    7b9c:	add	r1, pc, r1
    7ba0:	bl	3ba0 <fdopen@plt>
    7ba4:	subs	r9, r0, #0
    7ba8:	beq	a1b0 <__printf_chk@plt+0x5a10>
    7bac:	add	r2, sp, #21760	; 0x5500
    7bb0:	movw	r6, #43840	; 0xab40
    7bb4:	add	r2, r2, #88	; 0x58
    7bb8:	movt	r6, #65535	; 0xffff
    7bbc:	mov	r1, r9
    7bc0:	ldr	r0, [r2, r6]
    7bc4:	bl	fc84 <__printf_chk@plt+0xb4e4>
    7bc8:	cmp	r0, #0
    7bcc:	bne	a18c <__printf_chk@plt+0x59ec>
    7bd0:	add	r8, sp, #21760	; 0x5500
    7bd4:	movw	r3, #43920	; 0xab90
    7bd8:	ldr	r7, [pc, #-852]	; 788c <__printf_chk@plt+0x30ec>
    7bdc:	movt	r3, #65535	; 0xffff
    7be0:	add	r8, r8, #88	; 0x58
    7be4:	ldr	r2, [pc, #-860]	; 7890 <__printf_chk@plt+0x30f0>
    7be8:	mov	r1, #1
    7bec:	add	r7, pc, r7
    7bf0:	ldr	r3, [r8, r3]
    7bf4:	add	r2, pc, r2
    7bf8:	mov	r0, r9
    7bfc:	bl	3df8 <__fprintf_chk@plt>
    7c00:	mov	r0, r9
    7c04:	bl	44a0 <fclose@plt>
    7c08:	ldr	r3, [r7, #16]
    7c0c:	cmp	r3, #0
    7c10:	beq	7cbc <__printf_chk@plt+0x351c>
    7c14:	add	r1, sp, #21760	; 0x5500
    7c18:	movw	r3, #43840	; 0xab40
    7c1c:	add	r1, r1, #88	; 0x58
    7c20:	movt	r3, #65535	; 0xffff
    7c24:	ldr	r0, [r1, r3]
    7c28:	bl	e818 <__printf_chk@plt+0xa078>
    7c2c:	add	r2, sp, #21760	; 0x5500
    7c30:	add	r2, r2, #88	; 0x58
    7c34:	movw	r3, #43844	; 0xab44
    7c38:	movt	r3, #65535	; 0xffff
    7c3c:	ldr	r0, [r2, r3]
    7c40:	bl	3bdc <free@plt>
    7c44:	ldr	r0, [sp, #48]	; 0x30
    7c48:	mov	r1, #1
    7c4c:	bl	42320 <__printf_chk@plt+0x3db80>
    7c50:	str	r0, [sp, #48]	; 0x30
    7c54:	b	76e0 <__printf_chk@plt+0x2f40>
    7c58:	ldr	r3, [pc, #-972]	; 7894 <__printf_chk@plt+0x30f4>
    7c5c:	add	r3, pc, r3
    7c60:	ldr	r2, [r3, #8]
    7c64:	orr	r2, r2, #1
    7c68:	str	r2, [r3, #8]
    7c6c:	b	6940 <__printf_chk@plt+0x21a0>
    7c70:	ldr	r5, [sp, #48]	; 0x30
    7c74:	ldr	r8, [sp, #88]	; 0x58
    7c78:	eor	r3, r5, #1
    7c7c:	cmp	r8, #0
    7c80:	movle	r3, #0
    7c84:	andgt	r3, r3, #1
    7c88:	cmp	r3, #0
    7c8c:	beq	73d8 <__printf_chk@plt+0x2c38>
    7c90:	cmp	r9, #0
    7c94:	bne	73d8 <__printf_chk@plt+0x2c38>
    7c98:	ldr	r0, [pc, #-1032]	; 7898 <__printf_chk@plt+0x30f8>
    7c9c:	add	r0, pc, r0
    7ca0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    7ca4:	bl	a714 <__printf_chk@plt+0x5f74>
    7ca8:	ldr	r3, [pc, #-1044]	; 789c <__printf_chk@plt+0x30fc>
    7cac:	mov	r2, #1
    7cb0:	add	r3, pc, r3
    7cb4:	str	r2, [r3, #68]	; 0x44
    7cb8:	b	6940 <__printf_chk@plt+0x21a0>
    7cbc:	add	r9, sp, #21760	; 0x5500
    7cc0:	mov	r2, #64	; 0x40
    7cc4:	add	r9, r9, #88	; 0x58
    7cc8:	ldr	r3, [r9, r6]
    7ccc:	add	r9, sp, #5440	; 0x1540
    7cd0:	add	r9, r9, #20
    7cd4:	ldr	r0, [r3, #32]
    7cd8:	mov	r1, r9
    7cdc:	bl	111ec <__printf_chk@plt+0xca4c>
    7ce0:	add	ip, sp, #21760	; 0x5500
    7ce4:	add	ip, ip, #88	; 0x58
    7ce8:	ldr	r0, [ip, r6]
    7cec:	bl	fec8 <__printf_chk@plt+0xb728>
    7cf0:	add	lr, sp, #21760	; 0x5500
    7cf4:	add	lr, lr, #88	; 0x58
    7cf8:	ldr	ip, [r7, #88]	; 0x58
    7cfc:	ldr	r3, [lr, r6]
    7d00:	cmp	ip, #0
    7d04:	ldr	r2, [lr, r5]
    7d08:	mov	r1, r0
    7d0c:	ldr	r0, [r3, #32]
    7d10:	ldr	r3, [r0, #16]
    7d14:	ldrd	r6, [r0, #8]
    7d18:	beq	8bd4 <__printf_chk@plt+0x4434>
    7d1c:	ldr	lr, [pc, #-1156]	; 78a0 <__printf_chk@plt+0x3100>
    7d20:	add	lr, pc, lr
    7d24:	ldr	r0, [pc, #-1160]	; 78a4 <__printf_chk@plt+0x3104>
    7d28:	strd	r6, [sp]
    7d2c:	str	lr, [sp, #8]
    7d30:	add	r0, pc, r0
    7d34:	str	ip, [sp, #12]
    7d38:	str	r9, [sp, #16]
    7d3c:	bl	1eefc <__printf_chk@plt+0x1a75c>
    7d40:	b	7c14 <__printf_chk@plt+0x3474>
    7d44:	ldr	r3, [pc, #-1188]	; 78a8 <__printf_chk@plt+0x3108>
    7d48:	add	r3, pc, r3
    7d4c:	ldr	r2, [r3, #8]
    7d50:	bic	r2, r2, #1
    7d54:	str	r2, [r3, #8]
    7d58:	b	6940 <__printf_chk@plt+0x21a0>
    7d5c:	ldr	r0, [pc, #-1208]	; 78ac <__printf_chk@plt+0x310c>
    7d60:	add	r0, pc, r0
    7d64:	bl	1c8d4 <__printf_chk@plt+0x18134>
    7d68:	ldr	r4, [pc, #-1216]	; 78b0 <__printf_chk@plt+0x3110>
    7d6c:	add	lr, sp, #21760	; 0x5500
    7d70:	mov	r1, #0
    7d74:	movw	r3, #43832	; 0xab38
    7d78:	add	r4, pc, r4
    7d7c:	movt	r3, #65535	; 0xffff
    7d80:	add	lr, lr, #88	; 0x58
    7d84:	ldrb	r2, [r4]
    7d88:	str	r1, [lr, r3]
    7d8c:	cmp	r2, r1
    7d90:	beq	a260 <__printf_chk@plt+0x5ac0>
    7d94:	add	r5, sp, #344	; 0x158
    7d98:	mov	r0, #3
    7d9c:	sub	r2, r5, #112	; 0x70
    7da0:	mov	r1, r4
    7da4:	str	r5, [sp, #56]	; 0x38
    7da8:	bl	3c6c <__xstat64@plt>
    7dac:	cmn	r0, #1
    7db0:	beq	8600 <__printf_chk@plt+0x3e60>
    7db4:	ldr	r3, [pc, #-1288]	; 78b4 <__printf_chk@plt+0x3114>
    7db8:	add	r3, pc, r3
    7dbc:	ldr	r4, [r3, #112]	; 0x70
    7dc0:	cmp	r4, #0
    7dc4:	beq	8a20 <__printf_chk@plt+0x4280>
    7dc8:	ldr	r1, [pc, #-1304]	; 78b8 <__printf_chk@plt+0x3118>
    7dcc:	mov	r0, r4
    7dd0:	add	r1, pc, r1
    7dd4:	bl	3b88 <strcasecmp@plt>
    7dd8:	cmp	r0, #0
    7ddc:	moveq	ip, #1
    7de0:	streq	ip, [sp, #68]	; 0x44
    7de4:	bne	89e4 <__printf_chk@plt+0x4244>
    7de8:	ldr	r4, [sp, #52]	; 0x34
    7dec:	cmp	r4, #0
    7df0:	beq	8634 <__printf_chk@plt+0x3e94>
    7df4:	ldr	r5, [sp, #56]	; 0x38
    7df8:	sub	r0, r5, #204	; 0xcc
    7dfc:	bl	c144 <__printf_chk@plt+0x79a4>
    7e00:	ldr	r3, [pc, #-1356]	; 78bc <__printf_chk@plt+0x311c>
    7e04:	add	r3, pc, r3
    7e08:	ldrd	r2, [r3, #128]	; 0x80
    7e0c:	orrs	r8, r2, r3
    7e10:	beq	7e2c <__printf_chk@plt+0x368c>
    7e14:	add	r9, sp, #21760	; 0x5500
    7e18:	movw	r1, #43828	; 0xab34
    7e1c:	add	r9, r9, #88	; 0x58
    7e20:	movt	r1, #65535	; 0xffff
    7e24:	ldr	r0, [r9, r1]
    7e28:	bl	17ea8 <__printf_chk@plt+0x13708>
    7e2c:	ldr	r3, [pc, #-1396]	; 78c0 <__printf_chk@plt+0x3120>
    7e30:	add	r3, pc, r3
    7e34:	ldr	r1, [r3, #60]	; 0x3c
    7e38:	cmp	r1, #0
    7e3c:	beq	7e58 <__printf_chk@plt+0x36b8>
    7e40:	add	ip, sp, #21760	; 0x5500
    7e44:	movw	r3, #43828	; 0xab34
    7e48:	add	ip, ip, #88	; 0x58
    7e4c:	movt	r3, #65535	; 0xffff
    7e50:	ldr	r0, [ip, r3]
    7e54:	bl	17eb0 <__printf_chk@plt+0x13710>
    7e58:	ldr	r4, [sp, #88]	; 0x58
    7e5c:	cmp	r4, #0
    7e60:	ble	847c <__printf_chk@plt+0x3cdc>
    7e64:	ldr	r6, [sp, #40]	; 0x28
    7e68:	mov	r9, #0
    7e6c:	ldr	r5, [pc, #-1456]	; 78c4 <__printf_chk@plt+0x3124>
    7e70:	mov	r7, r9
    7e74:	sub	r6, r6, #4
    7e78:	str	r6, [sp, #100]	; 0x64
    7e7c:	add	r6, sp, #5440	; 0x1540
    7e80:	ldr	r8, [pc, #-1472]	; 78c8 <__printf_chk@plt+0x3128>
    7e84:	ldr	ip, [pc, #-1472]	; 78cc <__printf_chk@plt+0x312c>
    7e88:	add	r6, r6, #20
    7e8c:	add	r5, pc, r5
    7e90:	add	r8, pc, r8
    7e94:	str	r5, [sp, #112]	; 0x70
    7e98:	add	ip, pc, ip
    7e9c:	movw	r4, #43836	; 0xab3c
    7ea0:	add	r5, sp, #148	; 0x94
    7ea4:	movt	r4, #65535	; 0xffff
    7ea8:	str	r8, [sp, #120]	; 0x78
    7eac:	str	r9, [sp, #92]	; 0x5c
    7eb0:	str	ip, [sp, #124]	; 0x7c
    7eb4:	str	r4, [sp, #104]	; 0x68
    7eb8:	str	r5, [sp, #48]	; 0x30
    7ebc:	str	fp, [sp, #108]	; 0x6c
    7ec0:	ldr	r8, [sp, #100]	; 0x64
    7ec4:	add	ip, sp, #21760	; 0x5500
    7ec8:	add	ip, ip, #88	; 0x58
    7ecc:	movw	r2, #43832	; 0xab38
    7ed0:	movw	r3, #43828	; 0xab34
    7ed4:	movt	r2, #65535	; 0xffff
    7ed8:	movt	r3, #65535	; 0xffff
    7edc:	ldr	r9, [sp, #80]	; 0x50
    7ee0:	ldr	r0, [r8, #4]!
    7ee4:	mov	r5, #0
    7ee8:	ldr	r3, [ip, r3]
    7eec:	ldr	r2, [ip, r2]
    7ef0:	ldr	r4, [sp, #104]	; 0x68
    7ef4:	ldr	r1, [r9, #8]
    7ef8:	str	r8, [sp, #100]	; 0x64
    7efc:	str	r3, [sp, #64]	; 0x40
    7f00:	str	r2, [sp, #52]	; 0x34
    7f04:	str	r5, [ip, r4]
    7f08:	bl	23fb0 <__printf_chk@plt+0x1f810>
    7f0c:	ldrb	r3, [r0]
    7f10:	mov	r8, r0
    7f14:	cmp	r3, #45	; 0x2d
    7f18:	bne	85a8 <__printf_chk@plt+0x3e08>
    7f1c:	ldrb	r3, [r0, #1]
    7f20:	cmp	r3, r5
    7f24:	bne	85a8 <__printf_chk@plt+0x3e08>
    7f28:	ldr	r8, [sp, #108]	; 0x6c
    7f2c:	ldr	r3, [pc, #-1636]	; 78d0 <__printf_chk@plt+0x3130>
    7f30:	ldr	r3, [r8, r3]
    7f34:	ldr	sl, [r3]
    7f38:	bl	3bdc <free@plt>
    7f3c:	ldr	r0, [sp, #120]	; 0x78
    7f40:	bl	21878 <__printf_chk@plt+0x1d0d8>
    7f44:	mov	r8, r0
    7f48:	ldr	r3, [pc, #-1660]	; 78d4 <__printf_chk@plt+0x3134>
    7f4c:	add	r3, pc, r3
    7f50:	ldr	r3, [r3, #16]
    7f54:	cmp	r3, #0
    7f58:	beq	85ec <__printf_chk@plt+0x3e4c>
    7f5c:	ldr	r4, [pc, #-1676]	; 78d8 <__printf_chk@plt+0x3138>
    7f60:	movw	r9, #43840	; 0xab40
    7f64:	movw	ip, #43844	; 0xab44
    7f68:	ldr	r5, [pc, #-1684]	; 78dc <__printf_chk@plt+0x313c>
    7f6c:	movt	ip, #65535	; 0xffff
    7f70:	add	r4, pc, r4
    7f74:	str	ip, [sp, #72]	; 0x48
    7f78:	movt	r9, #65535	; 0xffff
    7f7c:	str	r4, [sp, #60]	; 0x3c
    7f80:	add	r5, pc, r5
    7f84:	ldr	ip, [pc, #-1708]	; 78e0 <__printf_chk@plt+0x3140>
    7f88:	ldr	r4, [pc, #-1708]	; 78e4 <__printf_chk@plt+0x3144>
    7f8c:	add	ip, pc, ip
    7f90:	str	r5, [sp, #76]	; 0x4c
    7f94:	add	r4, pc, r4
    7f98:	str	ip, [sp, #84]	; 0x54
    7f9c:	str	r4, [sp, #96]	; 0x60
    7fa0:	add	r0, sp, #148	; 0x94
    7fa4:	mov	r1, r8
    7fa8:	str	r0, [sp]
    7fac:	mov	r2, r6
    7fb0:	mov	r0, sl
    7fb4:	mov	r3, #16384	; 0x4000
    7fb8:	bl	243f8 <__printf_chk@plt+0x1fc58>
    7fbc:	cmp	r0, #0
    7fc0:	bne	8440 <__printf_chk@plt+0x3ca0>
    7fc4:	mov	r2, r6
    7fc8:	mov	r4, r2
    7fcc:	add	r2, r2, #1
    7fd0:	ldrb	r3, [r4]
    7fd4:	cmp	r3, #32
    7fd8:	beq	7fc8 <__printf_chk@plt+0x3828>
    7fdc:	cmp	r3, #9
    7fe0:	beq	7fc8 <__printf_chk@plt+0x3828>
    7fe4:	add	r5, sp, #21760	; 0x5500
    7fe8:	cmp	r3, #0
    7fec:	add	r5, r5, #88	; 0x58
    7ff0:	str	r4, [r5, r9]
    7ff4:	beq	7fa0 <__printf_chk@plt+0x3800>
    7ff8:	cmp	r3, #10
    7ffc:	cmpne	r3, #35	; 0x23
    8000:	movne	r0, #0
    8004:	moveq	r0, #1
    8008:	movne	r5, r2
    800c:	mvnne	fp, #0
    8010:	bne	8024 <__printf_chk@plt+0x3884>
    8014:	b	8188 <__printf_chk@plt+0x39e8>
    8018:	cmp	r3, #35	; 0x23
    801c:	cmpne	r3, #10
    8020:	beq	8190 <__printf_chk@plt+0x39f0>
    8024:	cmp	r3, #32
    8028:	cmpne	r3, #9
    802c:	mvnne	fp, #0
    8030:	bne	803c <__printf_chk@plt+0x389c>
    8034:	cmn	fp, #1
    8038:	moveq	fp, r0
    803c:	mov	r1, #1
    8040:	bl	42320 <__printf_chk@plt+0x3db80>
    8044:	mov	r2, r5
    8048:	ldrb	r3, [r5], #1
    804c:	cmp	r3, #0
    8050:	bne	8018 <__printf_chk@plt+0x3878>
    8054:	cmn	fp, #1
    8058:	strbne	r7, [r4, fp]
    805c:	ldrb	r3, [r4]
    8060:	cmp	r3, #0
    8064:	beq	7fa0 <__printf_chk@plt+0x3800>
    8068:	mov	r0, r4
    806c:	ldr	r1, [sp, #60]	; 0x3c
    8070:	mov	r2, #7
    8074:	bl	42c0 <strncasecmp@plt>
    8078:	cmp	r0, #0
    807c:	bne	8198 <__printf_chk@plt+0x39f8>
    8080:	ldr	ip, [sp, #68]	; 0x44
    8084:	ldr	r5, [sp, #52]	; 0x34
    8088:	eor	r3, ip, #1
    808c:	cmp	r5, #0
    8090:	movne	r3, #0
    8094:	andeq	r3, r3, #1
    8098:	cmp	r3, #0
    809c:	bne	8a40 <__printf_chk@plt+0x42a0>
    80a0:	add	ip, sp, #21760	; 0x5500
    80a4:	add	r4, r4, #7
    80a8:	add	ip, ip, #88	; 0x58
    80ac:	str	r4, [ip, r9]
    80b0:	mov	r5, r4
    80b4:	add	r4, r4, #1
    80b8:	ldrb	r3, [r5]
    80bc:	cmp	r3, #32
    80c0:	beq	80b0 <__printf_chk@plt+0x3910>
    80c4:	cmp	r3, #9
    80c8:	beq	80b0 <__printf_chk@plt+0x3910>
    80cc:	add	r4, sp, #21760	; 0x5500
    80d0:	ldr	r3, [sp, #56]	; 0x38
    80d4:	add	r4, r4, #88	; 0x58
    80d8:	sub	r3, r3, #188	; 0xbc
    80dc:	str	r3, [sp, #24]
    80e0:	str	r5, [r4, r9]
    80e4:	bl	45cc <__errno_location@plt>
    80e8:	mov	r2, #0
    80ec:	add	r1, sp, #156	; 0x9c
    80f0:	str	r7, [r0]
    80f4:	mov	fp, r0
    80f8:	mov	r0, r5
    80fc:	add	r5, sp, #21760	; 0x5500
    8100:	bl	435c <strtoull@plt>
    8104:	add	r5, r5, #88	; 0x58
    8108:	ldr	r3, [r5, r9]
    810c:	ldrb	r2, [r3]
    8110:	cmp	r2, #0
    8114:	strd	r0, [sp, #40]	; 0x28
    8118:	beq	8ab4 <__printf_chk@plt+0x4314>
    811c:	add	lr, sp, #21760	; 0x5500
    8120:	ldr	ip, [sp, #72]	; 0x48
    8124:	add	lr, lr, #88	; 0x58
    8128:	ldr	r0, [lr, ip]
    812c:	ldrb	r1, [r0]
    8130:	cmp	r1, #45	; 0x2d
    8134:	cmpne	r1, #0
    8138:	bne	8ab4 <__printf_chk@plt+0x4314>
    813c:	ldr	r3, [fp]
    8140:	cmp	r3, #34	; 0x22
    8144:	beq	8398 <__printf_chk@plt+0x3bf8>
    8148:	cmp	r1, #45	; 0x2d
    814c:	beq	82e4 <__printf_chk@plt+0x3b44>
    8150:	ldrd	r4, [sp, #40]	; 0x28
    8154:	strd	r4, [sp]
    8158:	ldrd	r2, [sp, #40]	; 0x28
    815c:	ldr	r0, [sp, #64]	; 0x40
    8160:	ldr	r1, [sp, #52]	; 0x34
    8164:	bl	17ee0 <__printf_chk@plt+0x13740>
    8168:	cmp	r0, #0
    816c:	beq	7fa0 <__printf_chk@plt+0x3800>
    8170:	ldr	r1, [pc, #-2192]	; 78e8 <__printf_chk@plt+0x3148>
    8174:	ldr	r0, [pc, #-2192]	; 78ec <__printf_chk@plt+0x314c>
    8178:	add	r1, pc, r1
    817c:	add	r0, pc, r0
    8180:	add	r1, r1, #316	; 0x13c
    8184:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8188:	mov	r2, r4
    818c:	mvn	fp, #0
    8190:	strb	r7, [r2]
    8194:	b	8054 <__printf_chk@plt+0x38b4>
    8198:	mov	r0, r4
    819c:	ldr	r1, [sp, #76]	; 0x4c
    81a0:	mov	r2, #3
    81a4:	bl	42c0 <strncasecmp@plt>
    81a8:	cmp	r0, #0
    81ac:	bne	8238 <__printf_chk@plt+0x3a98>
    81b0:	ldr	ip, [sp, #68]	; 0x44
    81b4:	ldr	r5, [sp, #52]	; 0x34
    81b8:	eor	r3, ip, #1
    81bc:	cmp	r5, #0
    81c0:	movne	r3, #0
    81c4:	andeq	r3, r3, #1
    81c8:	cmp	r3, #0
    81cc:	bne	8a4c <__printf_chk@plt+0x42ac>
    81d0:	add	ip, sp, #21760	; 0x5500
    81d4:	add	r4, r4, #3
    81d8:	add	ip, ip, #88	; 0x58
    81dc:	str	r4, [ip, r9]
    81e0:	mov	ip, r4
    81e4:	add	r4, r4, #1
    81e8:	ldrb	r3, [ip]
    81ec:	cmp	r3, #32
    81f0:	beq	81e0 <__printf_chk@plt+0x3a40>
    81f4:	cmp	r3, #9
    81f8:	beq	81e0 <__printf_chk@plt+0x3a40>
    81fc:	add	lr, sp, #21760	; 0x5500
    8200:	mov	r2, ip
    8204:	add	lr, lr, #88	; 0x58
    8208:	ldr	r0, [sp, #64]	; 0x40
    820c:	ldr	r1, [sp, #52]	; 0x34
    8210:	str	ip, [lr, r9]
    8214:	bl	18460 <__printf_chk@plt+0x13cc0>
    8218:	cmp	r0, #0
    821c:	beq	7fa0 <__printf_chk@plt+0x3800>
    8220:	ldr	r1, [pc, #-2360]	; 78f0 <__printf_chk@plt+0x3150>
    8224:	ldr	r0, [pc, #-2360]	; 78f4 <__printf_chk@plt+0x3154>
    8228:	add	r1, pc, r1
    822c:	add	r0, pc, r0
    8230:	add	r1, r1, #316	; 0x13c
    8234:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8238:	mov	r0, r4
    823c:	ldr	r1, [sp, #84]	; 0x54
    8240:	mov	r2, #4
    8244:	bl	42c0 <strncasecmp@plt>
    8248:	cmp	r0, #0
    824c:	bne	83cc <__printf_chk@plt+0x3c2c>
    8250:	add	r0, sp, #21760	; 0x5500
    8254:	add	r4, r4, #4
    8258:	add	r0, r0, #88	; 0x58
    825c:	str	r4, [r0, r9]
    8260:	mov	r2, r4
    8264:	add	r4, r4, #1
    8268:	ldrb	r3, [r2]
    826c:	cmp	r3, #32
    8270:	beq	8260 <__printf_chk@plt+0x3ac0>
    8274:	cmp	r3, #9
    8278:	beq	8260 <__printf_chk@plt+0x3ac0>
    827c:	add	r1, sp, #21760	; 0x5500
    8280:	mov	fp, #0
    8284:	add	r1, r1, #88	; 0x58
    8288:	mov	r5, #1
    828c:	str	r2, [r1, r9]
    8290:	mov	r0, #10
    8294:	bl	ea70 <__printf_chk@plt+0xa2d0>
    8298:	subs	r4, r0, #0
    829c:	beq	8aa8 <__printf_chk@plt+0x4308>
    82a0:	ldr	ip, [sp, #56]	; 0x38
    82a4:	sub	r1, ip, #192	; 0xc0
    82a8:	bl	12860 <__printf_chk@plt+0xe0c0>
    82ac:	cmp	r0, #0
    82b0:	bne	8a78 <__printf_chk@plt+0x42d8>
    82b4:	cmp	r5, #0
    82b8:	ldr	r0, [sp, #64]	; 0x40
    82bc:	mov	r1, r4
    82c0:	bne	8438 <__printf_chk@plt+0x3c98>
    82c4:	cmp	fp, #0
    82c8:	beq	8430 <__printf_chk@plt+0x3c90>
    82cc:	bl	1883c <__printf_chk@plt+0x1409c>
    82d0:	cmp	r0, #0
    82d4:	bne	8a58 <__printf_chk@plt+0x42b8>
    82d8:	mov	r0, r4
    82dc:	bl	e818 <__printf_chk@plt+0xa078>
    82e0:	b	7fa0 <__printf_chk@plt+0x3800>
    82e4:	add	r3, r0, #1
    82e8:	add	r4, sp, #21760	; 0x5500
    82ec:	add	r4, r4, #88	; 0x58
    82f0:	str	r7, [fp]
    82f4:	mov	r0, r3
    82f8:	add	r1, sp, #156	; 0x9c
    82fc:	mov	r2, #0
    8300:	str	r3, [r4, r9]
    8304:	bl	435c <strtoull@plt>
    8308:	add	ip, sp, #21760	; 0x5500
    830c:	add	ip, ip, #88	; 0x58
    8310:	mov	r4, r0
    8314:	ldr	r0, [ip, r9]
    8318:	mov	r5, r1
    831c:	ldrb	r3, [r0]
    8320:	cmp	r3, #0
    8324:	beq	8ad8 <__printf_chk@plt+0x4338>
    8328:	add	lr, sp, #21760	; 0x5500
    832c:	ldr	ip, [sp, #72]	; 0x48
    8330:	add	lr, lr, #88	; 0x58
    8334:	ldr	r3, [lr, ip]
    8338:	ldrb	r3, [r3]
    833c:	cmp	r3, #0
    8340:	bne	8ad8 <__printf_chk@plt+0x4338>
    8344:	ldr	r3, [fp]
    8348:	cmp	r3, #34	; 0x22
    834c:	beq	8578 <__printf_chk@plt+0x3dd8>
    8350:	ldrd	r0, [sp, #40]	; 0x28
    8354:	cmp	r1, r5
    8358:	cmpeq	r0, r4
    835c:	bcc	8154 <__printf_chk@plt+0x39b4>
    8360:	mov	r2, r4
    8364:	mov	r3, r5
    8368:	ldrd	r4, [sp, #40]	; 0x28
    836c:	movw	r0, #43836	; 0xab3c
    8370:	movt	r0, #65535	; 0xffff
    8374:	strd	r2, [sp, #8]
    8378:	mov	r1, r8
    837c:	strd	r4, [sp]
    8380:	add	r5, sp, #21760	; 0x5500
    8384:	add	r5, r5, #88	; 0x58
    8388:	ldr	r2, [r5, r0]
    838c:	ldr	r0, [pc, #-2716]	; 78f8 <__printf_chk@plt+0x3158>
    8390:	add	r0, pc, r0
    8394:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8398:	ldrd	r4, [sp, #40]	; 0x28
    839c:	mvn	r2, #0
    83a0:	mvn	r3, #0
    83a4:	cmp	r5, r3
    83a8:	cmpeq	r4, r2
    83ac:	bne	8148 <__printf_chk@plt+0x39a8>
    83b0:	movw	r3, #43836	; 0xab3c
    83b4:	ldr	r0, [pc, #-2752]	; 78fc <__printf_chk@plt+0x315c>
    83b8:	movt	r3, #65535	; 0xffff
    83bc:	mov	r1, r8
    83c0:	add	r0, pc, r0
    83c4:	ldr	r2, [lr, r3]
    83c8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    83cc:	mov	r0, r4
    83d0:	ldr	r1, [sp, #96]	; 0x60
    83d4:	mov	r2, #5
    83d8:	bl	42c0 <strncasecmp@plt>
    83dc:	cmp	r0, #0
    83e0:	movne	fp, #0
    83e4:	movne	r5, fp
    83e8:	bne	8290 <__printf_chk@plt+0x3af0>
    83ec:	add	r2, sp, #21760	; 0x5500
    83f0:	add	r4, r4, #5
    83f4:	add	r2, r2, #88	; 0x58
    83f8:	str	r4, [r2, r9]
    83fc:	mov	r2, r4
    8400:	add	r4, r4, #1
    8404:	ldrb	r3, [r2]
    8408:	cmp	r3, #32
    840c:	beq	83fc <__printf_chk@plt+0x3c5c>
    8410:	cmp	r3, #9
    8414:	beq	83fc <__printf_chk@plt+0x3c5c>
    8418:	add	r3, sp, #21760	; 0x5500
    841c:	mov	fp, #1
    8420:	add	r3, r3, #88	; 0x58
    8424:	mov	r5, #0
    8428:	str	r2, [r3, r9]
    842c:	b	8290 <__printf_chk@plt+0x3af0>
    8430:	bl	188dc <__printf_chk@plt+0x1413c>
    8434:	b	82d0 <__printf_chk@plt+0x3b30>
    8438:	bl	187a4 <__printf_chk@plt+0x14004>
    843c:	b	82d0 <__printf_chk@plt+0x3b30>
    8440:	ldrb	r3, [r8]
    8444:	cmp	r3, #45	; 0x2d
    8448:	beq	85dc <__printf_chk@plt+0x3e3c>
    844c:	mov	r0, sl
    8450:	bl	44a0 <fclose@plt>
    8454:	mov	r0, r8
    8458:	bl	3bdc <free@plt>
    845c:	ldr	r0, [sp, #92]	; 0x5c
    8460:	mov	r1, #1
    8464:	bl	42320 <__printf_chk@plt+0x3db80>
    8468:	ldr	r4, [sp, #88]	; 0x58
    846c:	cmp	r0, r4
    8470:	str	r0, [sp, #92]	; 0x5c
    8474:	bne	7ec0 <__printf_chk@plt+0x3720>
    8478:	ldr	fp, [sp, #108]	; 0x6c
    847c:	bl	c728 <__printf_chk@plt+0x7f88>
    8480:	subs	r4, r0, #0
    8484:	beq	8b50 <__printf_chk@plt+0x43b0>
    8488:	add	r5, sp, #21760	; 0x5500
    848c:	movw	r6, #43828	; 0xab34
    8490:	add	r5, r5, #88	; 0x58
    8494:	movt	r6, #65535	; 0xffff
    8498:	mov	r2, #0
    849c:	mov	r1, r4
    84a0:	ldr	r0, [r5, r6]
    84a4:	mov	r3, r2
    84a8:	bl	18950 <__printf_chk@plt+0x141b0>
    84ac:	subs	r5, r0, #0
    84b0:	bne	8b44 <__printf_chk@plt+0x43a4>
    84b4:	ldr	r7, [pc, #-3004]	; 7900 <__printf_chk@plt+0x3160>
    84b8:	movw	r1, #577	; 0x241
    84bc:	mov	r2, #420	; 0x1a4
    84c0:	add	r7, pc, r7
    84c4:	mov	r0, r7
    84c8:	bl	40c8 <open64@plt>
    84cc:	cmn	r0, #1
    84d0:	mov	r8, r0
    84d4:	beq	8b24 <__printf_chk@plt+0x4384>
    84d8:	mov	r0, r4
    84dc:	bl	d150 <__printf_chk@plt+0x89b0>
    84e0:	mov	r9, r0
    84e4:	mov	r0, r4
    84e8:	bl	cfb0 <__printf_chk@plt+0x8810>
    84ec:	ldr	ip, [pc, #-3056]	; 7904 <__printf_chk@plt+0x3164>
    84f0:	mov	r2, r9
    84f4:	mov	r1, r8
    84f8:	mov	r3, r0
    84fc:	ldr	r0, [fp, ip]
    8500:	bl	22590 <__printf_chk@plt+0x1ddf0>
    8504:	mov	r9, r0
    8508:	mov	r0, r4
    850c:	bl	cfb0 <__printf_chk@plt+0x8810>
    8510:	cmp	r9, r0
    8514:	bne	8b04 <__printf_chk@plt+0x4364>
    8518:	mov	r0, r8
    851c:	add	r8, sp, #21760	; 0x5500
    8520:	add	r8, r8, #88	; 0x58
    8524:	bl	3f24 <close@plt>
    8528:	mov	r0, r4
    852c:	add	r9, sp, #21760	; 0x5500
    8530:	bl	c9c0 <__printf_chk@plt+0x8220>
    8534:	ldr	r0, [r8, r6]
    8538:	bl	17884 <__printf_chk@plt+0x130e4>
    853c:	add	r9, r9, #88	; 0x58
    8540:	movw	r3, #43832	; 0xab38
    8544:	movt	r3, #65535	; 0xffff
    8548:	ldr	r0, [r9, r3]
    854c:	bl	e818 <__printf_chk@plt+0xa078>
    8550:	ldr	r8, [sp, #116]	; 0x74
    8554:	add	r6, sp, #24576	; 0x6000
    8558:	mov	r0, r5
    855c:	ldr	r2, [r6, #-2732]	; 0xfffff554
    8560:	ldr	r3, [r8]
    8564:	cmp	r2, r3
    8568:	bne	8b00 <__printf_chk@plt+0x4360>
    856c:	add	sp, sp, #21760	; 0x5500
    8570:	add	sp, sp, #92	; 0x5c
    8574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8578:	mvn	r2, #0
    857c:	mvn	r3, #0
    8580:	cmp	r5, r3
    8584:	cmpeq	r4, r2
    8588:	bne	8350 <__printf_chk@plt+0x3bb0>
    858c:	movw	r3, #43836	; 0xab3c
    8590:	ldr	r0, [pc, #-3216]	; 7908 <__printf_chk@plt+0x3168>
    8594:	movt	r3, #65535	; 0xffff
    8598:	mov	r1, r8
    859c:	add	r0, pc, r0
    85a0:	ldr	r2, [lr, r3]
    85a4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    85a8:	mov	r0, r8
    85ac:	ldr	r1, [sp, #112]	; 0x70
    85b0:	bl	462c <fopen64@plt>
    85b4:	subs	sl, r0, #0
    85b8:	bne	7f48 <__printf_chk@plt+0x37a8>
    85bc:	bl	45cc <__errno_location@plt>
    85c0:	ldr	r0, [r0]
    85c4:	bl	3d38 <strerror@plt>
    85c8:	mov	r1, r8
    85cc:	mov	r2, r0
    85d0:	ldr	r0, [pc, #-3276]	; 790c <__printf_chk@plt+0x316c>
    85d4:	add	r0, pc, r0
    85d8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    85dc:	ldrb	r3, [r8, #1]
    85e0:	cmp	r3, #0
    85e4:	beq	8454 <__printf_chk@plt+0x3cb4>
    85e8:	b	844c <__printf_chk@plt+0x3cac>
    85ec:	ldr	r1, [sp, #124]	; 0x7c
    85f0:	mov	r2, r8
    85f4:	mov	r0, #1
    85f8:	bl	47a0 <__printf_chk@plt>
    85fc:	b	7f5c <__printf_chk@plt+0x37bc>
    8600:	bl	45cc <__errno_location@plt>
    8604:	ldr	r0, [r0]
    8608:	cmp	r0, #2
    860c:	bne	a26c <__printf_chk@plt+0x5acc>
    8610:	ldr	r6, [sp, #52]	; 0x34
    8614:	cmp	r6, #0
    8618:	beq	7db4 <__printf_chk@plt+0x3614>
    861c:	ldr	r0, [pc, #-3348]	; 7910 <__printf_chk@plt+0x3170>
    8620:	mov	r1, r4
    8624:	add	r0, pc, r0
    8628:	bl	1c8d4 <__printf_chk@plt+0x18134>
    862c:	mov	r5, r0
    8630:	b	79e4 <__printf_chk@plt+0x3244>
    8634:	bl	17850 <__printf_chk@plt+0x130b0>
    8638:	add	r6, sp, #21760	; 0x5500
    863c:	movw	r3, #43828	; 0xab34
    8640:	add	r6, r6, #88	; 0x58
    8644:	movt	r3, #65535	; 0xffff
    8648:	cmp	r0, #0
    864c:	str	r0, [r6, r3]
    8650:	bne	7e00 <__printf_chk@plt+0x3660>
    8654:	ldr	r0, [pc, #-3400]	; 7914 <__printf_chk@plt+0x3174>
    8658:	add	r0, pc, r0
    865c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8660:	ldr	r3, [pc, #-3408]	; 7918 <__printf_chk@plt+0x3178>
    8664:	add	r3, pc, r3
    8668:	ldr	r2, [r3, #8]
    866c:	orr	r2, r2, #2
    8670:	str	r2, [r3, #8]
    8674:	b	6940 <__printf_chk@plt+0x21a0>
    8678:	mov	r4, sl
    867c:	mov	r5, sl
    8680:	b	79dc <__printf_chk@plt+0x323c>
    8684:	ldr	r3, [pc, #-3440]	; 791c <__printf_chk@plt+0x317c>
    8688:	add	r3, pc, r3
    868c:	ldr	r0, [r3, #84]	; 0x54
    8690:	cmp	r0, #0
    8694:	bne	9dd4 <__printf_chk@plt+0x5634>
    8698:	ldr	r0, [r3, #12]
    869c:	cmp	r0, #0
    86a0:	bne	9dc4 <__printf_chk@plt+0x5624>
    86a4:	ldr	r0, [r3, #20]
    86a8:	cmp	r0, #0
    86ac:	bne	9dc4 <__printf_chk@plt+0x5624>
    86b0:	ldr	r0, [r3, #4]
    86b4:	cmp	r0, #0
    86b8:	bne	9dc4 <__printf_chk@plt+0x5624>
    86bc:	ldr	r0, [r3, #64]	; 0x40
    86c0:	cmp	r0, #0
    86c4:	bne	95b8 <__printf_chk@plt+0x4e18>
    86c8:	cmp	r1, #0
    86cc:	bne	93d4 <__printf_chk@plt+0x4c34>
    86d0:	ldr	r3, [r3, #8]
    86d4:	cmp	r3, #0
    86d8:	bne	93d4 <__printf_chk@plt+0x4c34>
    86dc:	cmp	r2, #0
    86e0:	bne	9d94 <__printf_chk@plt+0x55f4>
    86e4:	ldr	r4, [pc, #-3532]	; 7920 <__printf_chk@plt+0x3180>
    86e8:	add	r4, pc, r4
    86ec:	ldr	r3, [r4, #96]	; 0x60
    86f0:	cmp	r3, #0
    86f4:	bne	9d8c <__printf_chk@plt+0x55ec>
    86f8:	ldr	r3, [r4, #100]	; 0x64
    86fc:	cmp	r3, #0
    8700:	bne	9d9c <__printf_chk@plt+0x55fc>
    8704:	ldr	r3, [r4, #104]	; 0x68
    8708:	cmp	r3, #0
    870c:	bne	92d4 <__printf_chk@plt+0x4b34>
    8710:	ldr	r3, [r4, #108]	; 0x6c
    8714:	cmp	r3, #0
    8718:	bne	8c14 <__printf_chk@plt+0x4474>
    871c:	cmp	sl, #0
    8720:	beq	8d0c <__printf_chk@plt+0x456c>
    8724:	ldr	r3, [r4, #36]	; 0x24
    8728:	cmp	r3, #0
    872c:	beq	8ca8 <__printf_chk@plt+0x4508>
    8730:	ldr	r4, [pc, #-3604]	; 7924 <__printf_chk@plt+0x3184>
    8734:	mov	r1, sl
    8738:	add	r4, pc, r4
    873c:	mov	r0, r4
    8740:	bl	b9ac <__printf_chk@plt+0x720c>
    8744:	cmp	r0, #0
    8748:	bne	8ca0 <__printf_chk@plt+0x4500>
    874c:	bl	45cc <__errno_location@plt>
    8750:	ldr	r0, [r0]
    8754:	bl	3d38 <strerror@plt>
    8758:	mov	r1, r4
    875c:	mov	r2, r0
    8760:	ldr	r0, [pc, #-3648]	; 7928 <__printf_chk@plt+0x3188>
    8764:	add	r0, pc, r0
    8768:	bl	1c8d4 <__printf_chk@plt+0x18134>
    876c:	bl	a574 <__printf_chk@plt+0x5dd4>
    8770:	mov	r8, r0
    8774:	b	7654 <__printf_chk@plt+0x2eb4>
    8778:	ldr	r0, [pc, #-3668]	; 792c <__printf_chk@plt+0x318c>
    877c:	add	r0, pc, r0
    8780:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8784:	ldr	r3, [pc, #-3676]	; 7930 <__printf_chk@plt+0x3190>
    8788:	add	r3, pc, r3
    878c:	ldr	r2, [r3, #8]
    8790:	bic	r2, r2, #2
    8794:	str	r2, [r3, #8]
    8798:	b	6940 <__printf_chk@plt+0x21a0>
    879c:	ldr	r3, [pc, #-3696]	; 7934 <__printf_chk@plt+0x3194>
    87a0:	add	r3, pc, r3
    87a4:	ldr	r2, [r3, #8]
    87a8:	orr	r2, r2, #4
    87ac:	str	r2, [r3, #8]
    87b0:	b	6940 <__printf_chk@plt+0x21a0>
    87b4:	ldr	r3, [pc, #-3716]	; 7938 <__printf_chk@plt+0x3198>
    87b8:	add	r3, pc, r3
    87bc:	ldr	r2, [r3, #8]
    87c0:	bic	r2, r2, #4
    87c4:	str	r2, [r3, #8]
    87c8:	b	6940 <__printf_chk@plt+0x21a0>
    87cc:	ldr	r3, [pc, #-3736]	; 793c <__printf_chk@plt+0x319c>
    87d0:	add	r3, pc, r3
    87d4:	ldr	r2, [r3, #8]
    87d8:	orr	r2, r2, #16
    87dc:	str	r2, [r3, #8]
    87e0:	b	6940 <__printf_chk@plt+0x21a0>
    87e4:	ldr	r3, [pc, #-3756]	; 7940 <__printf_chk@plt+0x31a0>
    87e8:	add	r3, pc, r3
    87ec:	ldr	r2, [r3, #8]
    87f0:	bic	r2, r2, #16
    87f4:	str	r2, [r3, #8]
    87f8:	b	6940 <__printf_chk@plt+0x21a0>
    87fc:	ldr	r3, [pc, #-3776]	; 7944 <__printf_chk@plt+0x31a4>
    8800:	add	r3, pc, r3
    8804:	ldr	r2, [r3, #8]
    8808:	orr	r2, r2, #8
    880c:	str	r2, [r3, #8]
    8810:	b	6940 <__printf_chk@plt+0x21a0>
    8814:	ldr	r3, [pc, #-3796]	; 7948 <__printf_chk@plt+0x31a8>
    8818:	add	r3, pc, r3
    881c:	ldr	r2, [r3, #8]
    8820:	bic	r2, r2, #8
    8824:	str	r2, [r3, #8]
    8828:	b	6940 <__printf_chk@plt+0x21a0>
    882c:	ldr	r0, [pc, #-3816]	; 794c <__printf_chk@plt+0x31ac>
    8830:	add	r0, pc, r0
    8834:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    8838:	bl	a714 <__printf_chk@plt+0x5f74>
    883c:	ldr	r0, [pc, #-3828]	; 7950 <__printf_chk@plt+0x31b0>
    8840:	add	r0, pc, r0
    8844:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8848:	ldr	r0, [pc, #-3836]	; 7954 <__printf_chk@plt+0x31b4>
    884c:	add	r0, pc, r0
    8850:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    8854:	bl	a714 <__printf_chk@plt+0x5f74>
    8858:	ldr	r3, [pc, #-3848]	; 7958 <__printf_chk@plt+0x31b8>
    885c:	add	r3, pc, r3
    8860:	ldrb	r3, [r3]
    8864:	cmp	r3, #0
    8868:	bne	889c <__printf_chk@plt+0x40fc>
    886c:	ldr	r0, [pc, #-3864]	; 795c <__printf_chk@plt+0x31bc>
    8870:	add	r0, pc, r0
    8874:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8878:	ldr	r0, [pc, #-3872]	; 7960 <__printf_chk@plt+0x31c0>
    887c:	add	r0, pc, r0
    8880:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8884:	bl	c22c <__printf_chk@plt+0x7a8c>
    8888:	mov	r1, r6
    888c:	mov	r2, r0
    8890:	ldr	r0, [pc, #-3892]	; 7964 <__printf_chk@plt+0x31c4>
    8894:	add	r0, pc, r0
    8898:	bl	1c8d4 <__printf_chk@plt+0x18134>
    889c:	ldr	r5, [sp, #48]	; 0x30
    88a0:	add	r0, sp, #156	; 0x9c
    88a4:	ldr	r9, [pc, #-3908]	; 7968 <__printf_chk@plt+0x31c8>
    88a8:	add	ip, sp, #344	; 0x158
    88ac:	ldr	r8, [pc, #-3912]	; 796c <__printf_chk@plt+0x31cc>
    88b0:	ldr	r7, [pc, #-3912]	; 7970 <__printf_chk@plt+0x31d0>
    88b4:	add	r9, pc, r9
    88b8:	ldr	sl, [pc, #-3916]	; 7974 <__printf_chk@plt+0x31d4>
    88bc:	add	r8, pc, r8
    88c0:	ldr	fp, [pc, #-3920]	; 7978 <__printf_chk@plt+0x31d8>
    88c4:	add	r7, pc, r7
    88c8:	str	ip, [sp, #56]	; 0x38
    88cc:	add	sl, pc, sl
    88d0:	ldr	r4, [sp, #40]	; 0x28
    88d4:	add	fp, pc, fp
    88d8:	bl	c144 <__printf_chk@plt+0x79a4>
    88dc:	ldr	ip, [pc, #-3944]	; 797c <__printf_chk@plt+0x31dc>
    88e0:	mov	r6, r5
    88e4:	add	ip, pc, ip
    88e8:	str	ip, [sp, #48]	; 0x30
    88ec:	ldr	ip, [sp, #88]	; 0x58
    88f0:	cmp	ip, r6
    88f4:	ble	a2c4 <__printf_chk@plt+0x5b24>
    88f8:	ldr	ip, [sp, #56]	; 0x38
    88fc:	ldr	r0, [r4]
    8900:	sub	r1, ip, #112	; 0x70
    8904:	sub	r2, ip, #192	; 0xc0
    8908:	str	r4, [sp, #28]
    890c:	bl	1b058 <__printf_chk@plt+0x168b8>
    8910:	add	r4, r4, #4
    8914:	ldr	r3, [sp, #28]
    8918:	cmp	r0, #0
    891c:	bne	a2a8 <__printf_chk@plt+0x5b08>
    8920:	add	lr, sp, #21760	; 0x5500
    8924:	movw	r2, #43844	; 0xab44
    8928:	add	lr, lr, #88	; 0x58
    892c:	movt	r2, #65535	; 0xffff
    8930:	movw	r3, #43920	; 0xab90
    8934:	movt	r3, #65535	; 0xffff
    8938:	ldr	r0, [lr, r2]
    893c:	ldr	r1, [lr, r3]
    8940:	bl	194a0 <__printf_chk@plt+0x14d00>
    8944:	add	r1, sp, #21760	; 0x5500
    8948:	add	r1, r1, #88	; 0x58
    894c:	movw	r3, #43840	; 0xab40
    8950:	movt	r3, #65535	; 0xffff
    8954:	ldr	r2, [r4, #-4]
    8958:	ldr	ip, [r1, r3]
    895c:	ldrb	r3, [ip]
    8960:	cmp	r3, #0
    8964:	moveq	r3, r7
    8968:	moveq	r1, r7
    896c:	movne	r3, r9
    8970:	movne	r1, r8
    8974:	cmp	r0, #0
    8978:	bne	a284 <__printf_chk@plt+0x5ae4>
    897c:	stmib	sp, {r1, sl}
    8980:	mov	r0, #1
    8984:	ldr	r1, [pc, #4048]	; 995c <__printf_chk@plt+0x51bc>
    8988:	str	ip, [sp]
    898c:	add	r1, pc, r1
    8990:	bl	47a0 <__printf_chk@plt>
    8994:	add	r2, sp, #21760	; 0x5500
    8998:	movw	r3, #43920	; 0xab90
    899c:	add	r2, r2, #88	; 0x58
    89a0:	movt	r3, #65535	; 0xffff
    89a4:	ldr	r0, [r2, r3]
    89a8:	bl	e818 <__printf_chk@plt+0xa078>
    89ac:	add	ip, sp, #21760	; 0x5500
    89b0:	add	ip, ip, #88	; 0x58
    89b4:	movw	r3, #43840	; 0xab40
    89b8:	movt	r3, #65535	; 0xffff
    89bc:	ldr	r0, [ip, r3]
    89c0:	bl	3bdc <free@plt>
    89c4:	mov	r0, r6
    89c8:	mov	r1, #1
    89cc:	bl	42320 <__printf_chk@plt+0x3db80>
    89d0:	mov	r6, r0
    89d4:	b	88ec <__printf_chk@plt+0x414c>
    89d8:	bl	27b4c <__printf_chk@plt+0x233ac>
    89dc:	mov	r0, #0
    89e0:	bl	3d20 <exit@plt>
    89e4:	ldr	r8, [sp, #80]	; 0x50
    89e8:	mov	r0, r4
    89ec:	ldr	r1, [r8, #8]
    89f0:	bl	23fb0 <__printf_chk@plt+0x1f810>
    89f4:	ldr	r9, [sp, #56]	; 0x38
    89f8:	mov	r2, #0
    89fc:	sub	r1, r9, #200	; 0xc8
    8a00:	mov	r4, r0
    8a04:	bl	1b058 <__printf_chk@plt+0x168b8>
    8a08:	subs	r3, r0, #0
    8a0c:	bne	8a28 <__printf_chk@plt+0x4288>
    8a10:	mov	r0, r4
    8a14:	str	r3, [sp, #68]	; 0x44
    8a18:	bl	3bdc <free@plt>
    8a1c:	b	7de8 <__printf_chk@plt+0x3648>
    8a20:	str	r4, [sp, #68]	; 0x44
    8a24:	b	7de8 <__printf_chk@plt+0x3648>
    8a28:	bl	c22c <__printf_chk@plt+0x7a8c>
    8a2c:	mov	r1, r4
    8a30:	mov	r2, r0
    8a34:	ldr	r0, [pc, #3876]	; 9960 <__printf_chk@plt+0x51c0>
    8a38:	add	r0, pc, r0
    8a3c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8a40:	ldr	r0, [pc, #3868]	; 9964 <__printf_chk@plt+0x51c4>
    8a44:	add	r0, pc, r0
    8a48:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8a4c:	ldr	r0, [pc, #3860]	; 9968 <__printf_chk@plt+0x51c8>
    8a50:	add	r0, pc, r0
    8a54:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8a58:	bl	c22c <__printf_chk@plt+0x7a8c>
    8a5c:	ldr	r1, [pc, #3848]	; 996c <__printf_chk@plt+0x51cc>
    8a60:	add	r1, pc, r1
    8a64:	add	r1, r1, #316	; 0x13c
    8a68:	mov	r2, r0
    8a6c:	ldr	r0, [pc, #3836]	; 9970 <__printf_chk@plt+0x51d0>
    8a70:	add	r0, pc, r0
    8a74:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8a78:	add	lr, sp, #21760	; 0x5500
    8a7c:	movw	r3, #43836	; 0xab3c
    8a80:	add	lr, lr, #88	; 0x58
    8a84:	movt	r3, #65535	; 0xffff
    8a88:	ldr	r4, [lr, r3]
    8a8c:	bl	c22c <__printf_chk@plt+0x7a8c>
    8a90:	mov	r1, r8
    8a94:	mov	r2, r4
    8a98:	mov	r3, r0
    8a9c:	ldr	r0, [pc, #3792]	; 9974 <__printf_chk@plt+0x51d4>
    8aa0:	add	r0, pc, r0
    8aa4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8aa8:	ldr	r0, [pc, #3784]	; 9978 <__printf_chk@plt+0x51d8>
    8aac:	add	r0, pc, r0
    8ab0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8ab4:	add	r6, sp, #21760	; 0x5500
    8ab8:	movw	r2, #43836	; 0xab3c
    8abc:	add	r6, r6, #88	; 0x58
    8ac0:	movt	r2, #65535	; 0xffff
    8ac4:	ldr	r0, [pc, #3760]	; 997c <__printf_chk@plt+0x51dc>
    8ac8:	mov	r1, r8
    8acc:	ldr	r2, [r6, r2]
    8ad0:	add	r0, pc, r0
    8ad4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8ad8:	add	lr, sp, #21760	; 0x5500
    8adc:	movw	r2, #43836	; 0xab3c
    8ae0:	mov	r3, r0
    8ae4:	movt	r2, #65535	; 0xffff
    8ae8:	add	lr, lr, #88	; 0x58
    8aec:	ldr	r0, [pc, #3724]	; 9980 <__printf_chk@plt+0x51e0>
    8af0:	mov	r1, r8
    8af4:	ldr	r2, [lr, r2]
    8af8:	add	r0, pc, r0
    8afc:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8b00:	bl	41b8 <__stack_chk_fail@plt>
    8b04:	bl	45cc <__errno_location@plt>
    8b08:	ldr	r0, [r0]
    8b0c:	bl	3d38 <strerror@plt>
    8b10:	mov	r1, r7
    8b14:	mov	r2, r0
    8b18:	ldr	r0, [pc, #3684]	; 9984 <__printf_chk@plt+0x51e4>
    8b1c:	add	r0, pc, r0
    8b20:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8b24:	bl	45cc <__errno_location@plt>
    8b28:	ldr	r0, [r0]
    8b2c:	bl	3d38 <strerror@plt>
    8b30:	mov	r1, r7
    8b34:	mov	r2, r0
    8b38:	ldr	r0, [pc, #3656]	; 9988 <__printf_chk@plt+0x51e8>
    8b3c:	add	r0, pc, r0
    8b40:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8b44:	ldr	r0, [pc, #3648]	; 998c <__printf_chk@plt+0x51ec>
    8b48:	add	r0, pc, r0
    8b4c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8b50:	ldr	r0, [pc, #3640]	; 9990 <__printf_chk@plt+0x51f0>
    8b54:	add	r0, pc, r0
    8b58:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8b5c:	ldr	r0, [pc, #3632]	; 9994 <__printf_chk@plt+0x51f4>
    8b60:	add	r0, pc, r0
    8b64:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8b68:	ldr	r1, [pc, #3624]	; 9998 <__printf_chk@plt+0x51f8>
    8b6c:	mov	r0, r7
    8b70:	mov	r2, #15
    8b74:	add	r1, pc, r1
    8b78:	bl	42c0 <strncasecmp@plt>
    8b7c:	cmp	r0, #0
    8b80:	bne	8c04 <__printf_chk@plt+0x4464>
    8b84:	ldrb	r3, [r7, #15]
    8b88:	add	r7, r7, #15
    8b8c:	cmp	r3, #0
    8b90:	beq	8bf8 <__printf_chk@plt+0x4458>
    8b94:	ldr	r8, [pc, #3584]	; 999c <__printf_chk@plt+0x51fc>
    8b98:	add	r8, pc, r8
    8b9c:	ldr	r3, [r8, #32]
    8ba0:	cmp	r3, #0
    8ba4:	bne	8bec <__printf_chk@plt+0x444c>
    8ba8:	mov	r1, r7
    8bac:	bl	221f4 <__printf_chk@plt+0x1da54>
    8bb0:	cmp	r0, #0
    8bb4:	bne	8be0 <__printf_chk@plt+0x4440>
    8bb8:	mov	r0, r7
    8bbc:	bl	21878 <__printf_chk@plt+0x1d0d8>
    8bc0:	str	r0, [r8, #32]
    8bc4:	b	6940 <__printf_chk@plt+0x21a0>
    8bc8:	ldr	r0, [pc, #3536]	; 99a0 <__printf_chk@plt+0x5200>
    8bcc:	add	r0, pc, r0
    8bd0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8bd4:	ldr	lr, [sp, #56]	; 0x38
    8bd8:	mov	ip, lr
    8bdc:	b	7d24 <__printf_chk@plt+0x3584>
    8be0:	ldr	r0, [pc, #3516]	; 99a4 <__printf_chk@plt+0x5204>
    8be4:	add	r0, pc, r0
    8be8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8bec:	ldr	r0, [pc, #3508]	; 99a8 <__printf_chk@plt+0x5208>
    8bf0:	add	r0, pc, r0
    8bf4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8bf8:	ldr	r0, [pc, #3500]	; 99ac <__printf_chk@plt+0x520c>
    8bfc:	add	r0, pc, r0
    8c00:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8c04:	ldr	r0, [pc, #3492]	; 99b0 <__printf_chk@plt+0x5210>
    8c08:	mov	r1, r7
    8c0c:	add	r0, pc, r0
    8c10:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8c14:	ldr	r3, [r4, #36]	; 0x24
    8c18:	cmp	r3, #0
    8c1c:	bne	8c34 <__printf_chk@plt+0x4494>
    8c20:	ldr	r4, [sp, #80]	; 0x50
    8c24:	ldr	r1, [pc, #3464]	; 99b4 <__printf_chk@plt+0x5214>
    8c28:	add	r0, r4, #20
    8c2c:	add	r1, pc, r1
    8c30:	bl	5254 <__printf_chk@plt+0xab4>
    8c34:	ldr	r4, [pc, #3452]	; 99b8 <__printf_chk@plt+0x5218>
    8c38:	mov	r0, #3
    8c3c:	add	r2, sp, #232	; 0xe8
    8c40:	add	r4, pc, r4
    8c44:	mov	r1, r4
    8c48:	bl	3c6c <__xstat64@plt>
    8c4c:	cmp	r0, #0
    8c50:	blt	9d24 <__printf_chk@plt+0x5584>
    8c54:	mov	r0, r4
    8c58:	bl	a574 <__printf_chk@plt+0x5dd4>
    8c5c:	ldr	r3, [pc, #3416]	; 99bc <__printf_chk@plt+0x521c>
    8c60:	ldr	r4, [fp, r3]
    8c64:	ldr	r1, [r4]
    8c68:	mov	r5, r0
    8c6c:	bl	fc84 <__printf_chk@plt+0xb4e4>
    8c70:	cmp	r0, #0
    8c74:	beq	8c8c <__printf_chk@plt+0x44ec>
    8c78:	bl	c22c <__printf_chk@plt+0x7a8c>
    8c7c:	mov	r1, r0
    8c80:	ldr	r0, [pc, #3384]	; 99c0 <__printf_chk@plt+0x5220>
    8c84:	add	r0, pc, r0
    8c88:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    8c8c:	mov	r0, r5
    8c90:	bl	e818 <__printf_chk@plt+0xa078>
    8c94:	ldr	r1, [r4]
    8c98:	mov	r0, #10
    8c9c:	bl	43b0 <fputc@plt>
    8ca0:	mov	r0, #0
    8ca4:	bl	3d20 <exit@plt>
    8ca8:	ldr	r0, [pc, #3348]	; 99c4 <__printf_chk@plt+0x5224>
    8cac:	mov	r1, sl
    8cb0:	add	r0, pc, r0
    8cb4:	bl	b9ac <__printf_chk@plt+0x720c>
    8cb8:	mov	r1, sl
    8cbc:	mov	r4, r0
    8cc0:	ldr	r0, [pc, #3328]	; 99c8 <__printf_chk@plt+0x5228>
    8cc4:	add	r0, pc, r0
    8cc8:	bl	b9ac <__printf_chk@plt+0x720c>
    8ccc:	mov	r1, sl
    8cd0:	add	r4, r0, r4
    8cd4:	ldr	r0, [pc, #3312]	; 99cc <__printf_chk@plt+0x522c>
    8cd8:	add	r0, pc, r0
    8cdc:	bl	b9ac <__printf_chk@plt+0x720c>
    8ce0:	mov	r1, sl
    8ce4:	add	r4, r4, r0
    8ce8:	ldr	r0, [pc, #3296]	; 99d0 <__printf_chk@plt+0x5230>
    8cec:	add	r0, pc, r0
    8cf0:	bl	b9ac <__printf_chk@plt+0x720c>
    8cf4:	add	r0, r4, r0
    8cf8:	cmp	r0, #0
    8cfc:	bne	8ca0 <__printf_chk@plt+0x4500>
    8d00:	ldr	r0, [pc, #3276]	; 99d4 <__printf_chk@plt+0x5234>
    8d04:	add	r0, pc, r0
    8d08:	bl	1c8d4 <__printf_chk@plt+0x18134>
    8d0c:	ldr	r5, [sp, #84]	; 0x54
    8d10:	cmp	r5, #0
    8d14:	bne	966c <__printf_chk@plt+0x4ecc>
    8d18:	ldr	r8, [sp, #56]	; 0x38
    8d1c:	cmp	r8, #0
    8d20:	bne	96d8 <__printf_chk@plt+0x4f38>
    8d24:	ldr	r5, [sp, #64]	; 0x40
    8d28:	cmp	r5, #0
    8d2c:	bne	92dc <__printf_chk@plt+0x4b3c>
    8d30:	ldr	r3, [r4, #40]	; 0x28
    8d34:	cmp	r3, #0
    8d38:	bne	8d50 <__printf_chk@plt+0x45b0>
    8d3c:	ldr	r3, [pc, #3220]	; 99d8 <__printf_chk@plt+0x5238>
    8d40:	ldr	r2, [pc, #3220]	; 99dc <__printf_chk@plt+0x523c>
    8d44:	add	r3, pc, r3
    8d48:	add	r2, pc, r2
    8d4c:	str	r2, [r3, #40]	; 0x28
    8d50:	ldr	r4, [pc, #3208]	; 99e0 <__printf_chk@plt+0x5240>
    8d54:	add	r4, pc, r4
    8d58:	ldr	r0, [r4, #40]	; 0x28
    8d5c:	bl	e0a8 <__printf_chk@plt+0x9908>
    8d60:	ldr	r1, [r4, #40]	; 0x28
    8d64:	mov	r5, r0
    8d68:	bl	bf84 <__printf_chk@plt+0x77e4>
    8d6c:	ldr	r3, [r4, #16]
    8d70:	cmp	r3, #0
    8d74:	bne	8d8c <__printf_chk@plt+0x45ec>
    8d78:	ldr	r1, [pc, #3172]	; 99e4 <__printf_chk@plt+0x5244>
    8d7c:	mov	r0, #1
    8d80:	ldr	r2, [r4, #40]	; 0x28
    8d84:	add	r1, pc, r1
    8d88:	bl	47a0 <__printf_chk@plt>
    8d8c:	ldr	r4, [pc, #3156]	; 99e8 <__printf_chk@plt+0x5248>
    8d90:	mov	r0, r5
    8d94:	add	r2, sp, #152	; 0x98
    8d98:	add	ip, sp, #344	; 0x158
    8d9c:	add	r4, pc, r4
    8da0:	str	ip, [sp, #56]	; 0x38
    8da4:	ldr	r1, [r4, #76]	; 0x4c
    8da8:	bl	10040 <__printf_chk@plt+0xb8a0>
    8dac:	cmp	r0, #0
    8db0:	bne	9620 <__printf_chk@plt+0x4e80>
    8db4:	add	r6, sp, #21760	; 0x5500
    8db8:	ldr	r5, [sp, #56]	; 0x38
    8dbc:	movw	r3, #43840	; 0xab40
    8dc0:	add	r6, r6, #88	; 0x58
    8dc4:	movt	r3, #65535	; 0xffff
    8dc8:	sub	r1, r5, #188	; 0xbc
    8dcc:	ldr	r0, [r6, r3]
    8dd0:	bl	102c4 <__printf_chk@plt+0xbb24>
    8dd4:	cmp	r0, #0
    8dd8:	bne	95dc <__printf_chk@plt+0x4e3c>
    8ddc:	ldr	r3, [r4, #36]	; 0x24
    8de0:	cmp	r3, #0
    8de4:	bne	8dfc <__printf_chk@plt+0x465c>
    8de8:	ldr	r8, [sp, #80]	; 0x50
    8dec:	ldr	r1, [pc, #3064]	; 99ec <__printf_chk@plt+0x524c>
    8df0:	add	r0, r8, #20
    8df4:	add	r1, pc, r1
    8df8:	bl	5254 <__printf_chk@plt+0xab4>
    8dfc:	ldr	r9, [sp, #80]	; 0x50
    8e00:	add	r4, sp, #5440	; 0x1540
    8e04:	ldr	r2, [pc, #3044]	; 99f0 <__printf_chk@plt+0x5250>
    8e08:	add	r4, r4, #20
    8e0c:	ldr	lr, [pc, #3040]	; 99f4 <__printf_chk@plt+0x5254>
    8e10:	mov	r1, #4096	; 0x1000
    8e14:	add	r2, pc, r2
    8e18:	str	r2, [sp]
    8e1c:	ldr	ip, [r9, #20]
    8e20:	add	lr, pc, lr
    8e24:	mov	r3, r1
    8e28:	mov	r2, #1
    8e2c:	mov	r0, r4
    8e30:	stmib	sp, {ip, lr}
    8e34:	bl	4470 <__snprintf_chk@plt>
    8e38:	ldr	r0, [pc, #3000]	; 99f8 <__printf_chk@plt+0x5258>
    8e3c:	mov	r1, r4
    8e40:	add	r0, pc, r0
    8e44:	bl	4260 <strstr@plt>
    8e48:	cmp	r0, #0
    8e4c:	addeq	r5, sp, #232	; 0xe8
    8e50:	beq	8e74 <__printf_chk@plt+0x46d4>
    8e54:	ldr	ip, [sp, #56]	; 0x38
    8e58:	mov	r0, #3
    8e5c:	mov	r1, r4
    8e60:	sub	r5, ip, #112	; 0x70
    8e64:	mov	r2, r5
    8e68:	bl	3c6c <__xstat64@plt>
    8e6c:	cmp	r0, #0
    8e70:	blt	95f0 <__printf_chk@plt+0x4e50>
    8e74:	ldr	r4, [pc, #2944]	; 99fc <__printf_chk@plt+0x525c>
    8e78:	mov	r2, r5
    8e7c:	mov	r0, #3
    8e80:	add	r4, pc, r4
    8e84:	mov	r1, r4
    8e88:	bl	3c6c <__xstat64@plt>
    8e8c:	cmp	r0, #0
    8e90:	addlt	r5, sp, #340	; 0x154
    8e94:	blt	8f18 <__printf_chk@plt+0x4778>
    8e98:	ldr	r1, [pc, #2912]	; 9a00 <__printf_chk@plt+0x5260>
    8e9c:	mov	r2, r4
    8ea0:	mov	r0, #1
    8ea4:	ldr	r4, [sp, #56]	; 0x38
    8ea8:	add	r1, pc, r1
    8eac:	bl	47a0 <__printf_chk@plt>
    8eb0:	ldr	r1, [pc, #2892]	; 9a04 <__printf_chk@plt+0x5264>
    8eb4:	mov	r0, #1
    8eb8:	sub	r5, r4, #4
    8ebc:	add	r1, pc, r1
    8ec0:	bl	47a0 <__printf_chk@plt>
    8ec4:	ldr	r3, [pc, #2800]	; 99bc <__printf_chk@plt+0x521c>
    8ec8:	ldr	r3, [fp, r3]
    8ecc:	ldr	r0, [r3]
    8ed0:	bl	4608 <fflush@plt>
    8ed4:	ldr	r3, [pc, #2860]	; 9a08 <__printf_chk@plt+0x5268>
    8ed8:	mov	r0, r5
    8edc:	mov	r1, #3
    8ee0:	ldr	r3, [fp, r3]
    8ee4:	ldr	r2, [r3]
    8ee8:	bl	438c <fgets@plt>
    8eec:	cmp	r0, #0
    8ef0:	beq	91f8 <__printf_chk@plt+0x4a58>
    8ef4:	add	r6, sp, #21760	; 0x5500
    8ef8:	movw	r3, #44028	; 0xabfc
    8efc:	add	r6, r6, #88	; 0x58
    8f00:	movt	r3, #65535	; 0xffff
    8f04:	ldrb	r3, [r6, r3]
    8f08:	uxtb	r3, r3
    8f0c:	and	r3, r3, #223	; 0xdf
    8f10:	cmp	r3, #89	; 0x59
    8f14:	bne	91f8 <__printf_chk@plt+0x4a58>
    8f18:	ldr	r3, [pc, #2796]	; 9a0c <__printf_chk@plt+0x526c>
    8f1c:	add	r3, pc, r3
    8f20:	ldr	r0, [r3]
    8f24:	cmp	r0, #0
    8f28:	beq	9238 <__printf_chk@plt+0x4a98>
    8f2c:	bl	21878 <__printf_chk@plt+0x1d0d8>
    8f30:	mov	r4, r0
    8f34:	ldr	r3, [pc, #2772]	; 9a10 <__printf_chk@plt+0x5270>
    8f38:	add	r3, pc, r3
    8f3c:	ldr	r1, [r3, #60]	; 0x3c
    8f40:	cmp	r1, #0
    8f44:	beq	9200 <__printf_chk@plt+0x4a60>
    8f48:	mov	r0, r5
    8f4c:	mov	r2, #1024	; 0x400
    8f50:	bl	40c28 <__printf_chk@plt+0x3c488>
    8f54:	ldr	r6, [pc, #2744]	; 9a14 <__printf_chk@plt+0x5274>
    8f58:	add	r9, sp, #21760	; 0x5500
    8f5c:	ldr	r7, [pc, #2740]	; 9a18 <__printf_chk@plt+0x5278>
    8f60:	movw	r8, #43840	; 0xab40
    8f64:	add	r6, pc, r6
    8f68:	movt	r8, #65535	; 0xffff
    8f6c:	add	r7, pc, r7
    8f70:	add	r9, r9, #88	; 0x58
    8f74:	ldr	r0, [r6, #56]	; 0x38
    8f78:	mov	r2, r4
    8f7c:	ldr	lr, [r6, #48]	; 0x30
    8f80:	mov	r3, r5
    8f84:	ldr	ip, [r6, #52]	; 0x34
    8f88:	mov	r1, r7
    8f8c:	str	r0, [sp, #8]
    8f90:	str	lr, [sp]
    8f94:	str	ip, [sp, #4]
    8f98:	ldr	r0, [r9, r8]
    8f9c:	bl	1aa1c <__printf_chk@plt+0x1627c>
    8fa0:	cmp	r0, #0
    8fa4:	bne	91c4 <__printf_chk@plt+0x4a24>
    8fa8:	mov	r0, r4
    8fac:	bl	4458 <strlen@plt>
    8fb0:	mov	r1, r0
    8fb4:	mov	r0, r4
    8fb8:	bl	4160c <__printf_chk@plt+0x3ce6c>
    8fbc:	mov	r0, r4
    8fc0:	bl	3bdc <free@plt>
    8fc4:	add	ip, sp, #21760	; 0x5500
    8fc8:	add	ip, ip, #88	; 0x58
    8fcc:	ldr	r0, [ip, r8]
    8fd0:	bl	e818 <__printf_chk@plt+0xa078>
    8fd4:	ldr	r3, [r6, #16]
    8fd8:	cmp	r3, #0
    8fdc:	bne	8ff4 <__printf_chk@plt+0x4854>
    8fe0:	ldr	r1, [pc, #2612]	; 9a1c <__printf_chk@plt+0x527c>
    8fe4:	mov	r2, r7
    8fe8:	mov	r0, #1
    8fec:	add	r1, pc, r1
    8ff0:	bl	47a0 <__printf_chk@plt>
    8ff4:	ldr	r4, [pc, #2596]	; 9a20 <__printf_chk@plt+0x5280>
    8ff8:	mov	r2, #1024	; 0x400
    8ffc:	ldr	r1, [pc, #2592]	; 9a24 <__printf_chk@plt+0x5284>
    9000:	add	r4, pc, r4
    9004:	add	r1, pc, r1
    9008:	mov	r0, r4
    900c:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    9010:	mov	r0, r4
    9014:	movw	r1, #577	; 0x241
    9018:	mov	r2, #420	; 0x1a4
    901c:	bl	40c8 <open64@plt>
    9020:	cmn	r0, #1
    9024:	beq	91a4 <__printf_chk@plt+0x4a04>
    9028:	ldr	r1, [pc, #2552]	; 9a28 <__printf_chk@plt+0x5288>
    902c:	add	r1, pc, r1
    9030:	bl	3ba0 <fdopen@plt>
    9034:	subs	r6, r0, #0
    9038:	beq	9104 <__printf_chk@plt+0x4964>
    903c:	add	lr, sp, #21760	; 0x5500
    9040:	movw	r3, #43844	; 0xab44
    9044:	add	lr, lr, #88	; 0x58
    9048:	movt	r3, #65535	; 0xffff
    904c:	mov	r1, r6
    9050:	ldr	r0, [lr, r3]
    9054:	bl	fc84 <__printf_chk@plt+0xb4e4>
    9058:	cmp	r0, #0
    905c:	beq	9074 <__printf_chk@plt+0x48d4>
    9060:	bl	c22c <__printf_chk@plt+0x7a8c>
    9064:	mov	r1, r0
    9068:	ldr	r0, [pc, #2492]	; 9a2c <__printf_chk@plt+0x528c>
    906c:	add	r0, pc, r0
    9070:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9074:	ldr	r2, [pc, #2484]	; 9a30 <__printf_chk@plt+0x5290>
    9078:	mov	r3, r5
    907c:	mov	r1, #1
    9080:	mov	r0, r6
    9084:	add	r2, pc, r2
    9088:	bl	3df8 <__fprintf_chk@plt>
    908c:	mov	r0, r6
    9090:	bl	44a0 <fclose@plt>
    9094:	ldr	r3, [pc, #2456]	; 9a34 <__printf_chk@plt+0x5294>
    9098:	add	r3, pc, r3
    909c:	ldr	r2, [r3, #16]
    90a0:	cmp	r2, #0
    90a4:	bne	9184 <__printf_chk@plt+0x49e4>
    90a8:	ldr	r7, [pc, #2440]	; 9a38 <__printf_chk@plt+0x5298>
    90ac:	add	r1, sp, #21760	; 0x5500
    90b0:	add	r1, r1, #88	; 0x58
    90b4:	movw	r6, #43844	; 0xab44
    90b8:	add	r7, pc, r7
    90bc:	movt	r6, #65535	; 0xffff
    90c0:	ldr	r0, [r1, r6]
    90c4:	ldr	r1, [r7]
    90c8:	bl	f278 <__printf_chk@plt+0xaad8>
    90cc:	add	r3, sp, #21760	; 0x5500
    90d0:	add	r3, r3, #88	; 0x58
    90d4:	ldr	r1, [r7]
    90d8:	mov	r2, #4
    90dc:	mov	r4, r0
    90e0:	ldr	r0, [r3, r6]
    90e4:	bl	f278 <__printf_chk@plt+0xaad8>
    90e8:	cmp	r4, #0
    90ec:	cmpne	r0, #0
    90f0:	mov	r6, r0
    90f4:	bne	9124 <__printf_chk@plt+0x4984>
    90f8:	ldr	r0, [pc, #2364]	; 9a3c <__printf_chk@plt+0x529c>
    90fc:	add	r0, pc, r0
    9100:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9104:	bl	45cc <__errno_location@plt>
    9108:	ldr	r0, [r0]
    910c:	bl	3d38 <strerror@plt>
    9110:	mov	r1, r4
    9114:	mov	r2, r0
    9118:	ldr	r0, [pc, #2336]	; 9a40 <__printf_chk@plt+0x52a0>
    911c:	add	r0, pc, r0
    9120:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9124:	ldr	r1, [pc, #2328]	; 9a44 <__printf_chk@plt+0x52a4>
    9128:	mov	r0, #1
    912c:	ldr	r2, [pc, #2324]	; 9a48 <__printf_chk@plt+0x52a8>
    9130:	add	r1, pc, r1
    9134:	add	r2, pc, r2
    9138:	bl	47a0 <__printf_chk@plt>
    913c:	ldr	r0, [pc, #2312]	; 9a4c <__printf_chk@plt+0x52ac>
    9140:	add	r0, pc, r0
    9144:	bl	3db0 <puts@plt>
    9148:	ldr	r1, [pc, #2304]	; 9a50 <__printf_chk@plt+0x52b0>
    914c:	mov	r3, r5
    9150:	mov	r2, r4
    9154:	add	r1, pc, r1
    9158:	mov	r0, #1
    915c:	bl	47a0 <__printf_chk@plt>
    9160:	ldr	r0, [pc, #2284]	; 9a54 <__printf_chk@plt+0x52b4>
    9164:	add	r0, pc, r0
    9168:	bl	3db0 <puts@plt>
    916c:	mov	r0, r6
    9170:	bl	3db0 <puts@plt>
    9174:	mov	r0, r6
    9178:	bl	3bdc <free@plt>
    917c:	mov	r0, r4
    9180:	bl	3bdc <free@plt>
    9184:	add	r4, sp, #21760	; 0x5500
    9188:	movw	r3, #43844	; 0xab44
    918c:	add	r4, r4, #88	; 0x58
    9190:	movt	r3, #65535	; 0xffff
    9194:	ldr	r0, [r4, r3]
    9198:	bl	e818 <__printf_chk@plt+0xa078>
    919c:	mov	r0, #0
    91a0:	bl	3d20 <exit@plt>
    91a4:	bl	45cc <__errno_location@plt>
    91a8:	ldr	r0, [r0]
    91ac:	bl	3d38 <strerror@plt>
    91b0:	mov	r1, r4
    91b4:	mov	r2, r0
    91b8:	ldr	r0, [pc, #2200]	; 9a58 <__printf_chk@plt+0x52b8>
    91bc:	add	r0, pc, r0
    91c0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    91c4:	bl	c22c <__printf_chk@plt+0x7a8c>
    91c8:	mov	r1, r7
    91cc:	mov	r2, r0
    91d0:	ldr	r0, [pc, #2180]	; 9a5c <__printf_chk@plt+0x52bc>
    91d4:	add	r0, pc, r0
    91d8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    91dc:	mov	r0, r4
    91e0:	bl	4458 <strlen@plt>
    91e4:	mov	r1, r0
    91e8:	mov	r0, r4
    91ec:	bl	4160c <__printf_chk@plt+0x3ce6c>
    91f0:	mov	r0, r4
    91f4:	bl	3bdc <free@plt>
    91f8:	mov	r0, #1
    91fc:	bl	3d20 <exit@plt>
    9200:	ldr	r8, [sp, #80]	; 0x50
    9204:	mov	r1, #1024	; 0x400
    9208:	ldr	ip, [pc, #2128]	; 9a60 <__printf_chk@plt+0x52c0>
    920c:	mov	r3, r1
    9210:	ldr	lr, [pc, #2124]	; 9a64 <__printf_chk@plt+0x52c4>
    9214:	mov	r0, r5
    9218:	add	ip, pc, ip
    921c:	str	ip, [sp]
    9220:	ldr	ip, [r8]
    9224:	add	lr, pc, lr
    9228:	mov	r2, #1
    922c:	stmib	sp, {ip, lr}
    9230:	bl	4470 <__snprintf_chk@plt>
    9234:	b	8f54 <__printf_chk@plt+0x47b4>
    9238:	ldr	r0, [r3, #44]	; 0x2c
    923c:	cmp	r0, #0
    9240:	bne	8f2c <__printf_chk@plt+0x478c>
    9244:	ldr	r9, [pc, #2076]	; 9a68 <__printf_chk@plt+0x52c8>
    9248:	ldr	r8, [pc, #2076]	; 9a6c <__printf_chk@plt+0x52cc>
    924c:	ldr	r7, [pc, #2076]	; 9a70 <__printf_chk@plt+0x52d0>
    9250:	add	r9, pc, r9
    9254:	add	r8, pc, r8
    9258:	add	r7, pc, r7
    925c:	mov	r1, #2
    9260:	mov	r0, r9
    9264:	bl	20ef0 <__printf_chk@plt+0x1c750>
    9268:	mov	r1, #2
    926c:	mov	r4, r0
    9270:	mov	r0, r8
    9274:	bl	20ef0 <__printf_chk@plt+0x1c750>
    9278:	mov	r6, r0
    927c:	mov	r0, r4
    9280:	mov	r1, r6
    9284:	bl	4590 <strcmp@plt>
    9288:	cmp	r0, #0
    928c:	beq	9da4 <__printf_chk@plt+0x5604>
    9290:	mov	r0, r4
    9294:	bl	4458 <strlen@plt>
    9298:	mov	r1, r0
    929c:	mov	r0, r4
    92a0:	bl	4160c <__printf_chk@plt+0x3ce6c>
    92a4:	mov	r0, r6
    92a8:	bl	4458 <strlen@plt>
    92ac:	mov	r1, r0
    92b0:	mov	r0, r6
    92b4:	bl	4160c <__printf_chk@plt+0x3ce6c>
    92b8:	mov	r0, r4
    92bc:	bl	3bdc <free@plt>
    92c0:	mov	r0, r6
    92c4:	bl	3bdc <free@plt>
    92c8:	mov	r0, r7
    92cc:	bl	3db0 <puts@plt>
    92d0:	b	925c <__printf_chk@plt+0x4abc>
    92d4:	ldr	r0, [sp, #80]	; 0x50
    92d8:	bl	bae0 <__printf_chk@plt+0x7340>
    92dc:	ldr	r1, [pc, #1936]	; 9a74 <__printf_chk@plt+0x52d4>
    92e0:	add	r3, sp, #160	; 0xa0
    92e4:	mov	r2, #72	; 0x48
    92e8:	add	r6, sp, #344	; 0x158
    92ec:	add	r1, pc, r1
    92f0:	mov	r0, r3
    92f4:	add	r1, r1, #24
    92f8:	add	r3, sp, #168	; 0xa8
    92fc:	ldr	r4, [sp, #56]	; 0x38
    9300:	str	r3, [sp, #48]	; 0x30
    9304:	bl	43f8 <memcpy@plt>
    9308:	ldr	sl, [pc, #1896]	; 9a78 <__printf_chk@plt+0x52d8>
    930c:	str	r6, [sp, #56]	; 0x38
    9310:	ldr	r6, [pc, #1892]	; 9a7c <__printf_chk@plt+0x52dc>
    9314:	add	sl, pc, sl
    9318:	ldr	r8, [pc, #1888]	; 9a80 <__printf_chk@plt+0x52e0>
    931c:	ldr	r9, [pc, #1888]	; 9a84 <__printf_chk@plt+0x52e4>
    9320:	add	r6, pc, r6
    9324:	ldr	ip, [pc, #1884]	; 9a88 <__printf_chk@plt+0x52e8>
    9328:	add	r8, pc, r8
    932c:	ldr	r5, [pc, #1880]	; 9a8c <__printf_chk@plt+0x52ec>
    9330:	add	r9, pc, r9
    9334:	add	ip, pc, ip
    9338:	str	r8, [sp, #40]	; 0x28
    933c:	add	r5, pc, r5
    9340:	str	r9, [sp, #52]	; 0x34
    9344:	str	ip, [sp, #64]	; 0x40
    9348:	str	r5, [sp, #68]	; 0x44
    934c:	ldr	r9, [sp, #48]	; 0x30
    9350:	ldr	r8, [r9, #-8]
    9354:	cmp	r8, #0
    9358:	beq	93bc <__printf_chk@plt+0x4c1c>
    935c:	ldr	r9, [sp, #48]	; 0x30
    9360:	mov	r0, #3
    9364:	ldr	ip, [sp, #56]	; 0x38
    9368:	ldr	r7, [r9]
    936c:	sub	r2, ip, #112	; 0x70
    9370:	mov	r1, r7
    9374:	bl	3c6c <__xstat64@plt>
    9378:	cmp	r0, #0
    937c:	beq	93ac <__printf_chk@plt+0x4c0c>
    9380:	bl	45cc <__errno_location@plt>
    9384:	ldr	r0, [r0]
    9388:	cmp	r0, #2
    938c:	beq	9784 <__printf_chk@plt+0x4fe4>
    9390:	bl	3d38 <strerror@plt>
    9394:	mov	r1, r7
    9398:	mov	r4, #0
    939c:	mov	r2, r0
    93a0:	ldr	r0, [pc, #1768]	; 9a90 <__printf_chk@plt+0x52f0>
    93a4:	add	r0, pc, r0
    93a8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    93ac:	ldr	r5, [sp, #48]	; 0x30
    93b0:	add	r5, r5, #12
    93b4:	str	r5, [sp, #48]	; 0x30
    93b8:	b	934c <__printf_chk@plt+0x4bac>
    93bc:	cmp	r4, #0
    93c0:	beq	93cc <__printf_chk@plt+0x4c2c>
    93c4:	mov	r0, #10
    93c8:	bl	3e58 <putchar@plt>
    93cc:	mov	r5, #0
    93d0:	b	8550 <__printf_chk@plt+0x3db0>
    93d4:	ldr	r2, [pc, #1720]	; 9a94 <__printf_chk@plt+0x52f4>
    93d8:	add	r9, sp, #21760	; 0x5500
    93dc:	mov	r1, #0
    93e0:	movw	r3, #43836	; 0xab3c
    93e4:	add	r2, pc, r2
    93e8:	movt	r3, #65535	; 0xffff
    93ec:	add	r9, r9, #88	; 0x58
    93f0:	ldr	r2, [r2, #36]	; 0x24
    93f4:	str	r1, [r9, r3]
    93f8:	cmp	r2, r1
    93fc:	bne	9414 <__printf_chk@plt+0x4c74>
    9400:	ldr	ip, [sp, #80]	; 0x50
    9404:	ldr	r1, [pc, #1676]	; 9a98 <__printf_chk@plt+0x52f8>
    9408:	add	r0, ip, #20
    940c:	add	r1, pc, r1
    9410:	bl	5254 <__printf_chk@plt+0xab4>
    9414:	ldr	r3, [pc, #1664]	; 9a9c <__printf_chk@plt+0x52fc>
    9418:	add	r3, pc, r3
    941c:	ldrb	r2, [r3]
    9420:	cmp	r2, #45	; 0x2d
    9424:	bne	9ddc <__printf_chk@plt+0x563c>
    9428:	ldrb	r3, [r3, #1]
    942c:	cmp	r3, #0
    9430:	bne	9ddc <__printf_chk@plt+0x563c>
    9434:	ldr	r3, [pc, #1484]	; 9a08 <__printf_chk@plt+0x5268>
    9438:	ldr	r4, [pc, #1632]	; 9aa0 <__printf_chk@plt+0x5300>
    943c:	ldr	r3, [fp, r3]
    9440:	add	r4, pc, r4
    9444:	ldr	r5, [r3]
    9448:	add	r9, sp, #5440	; 0x1540
    944c:	add	fp, sp, #5440	; 0x1540
    9450:	add	r8, sp, #344	; 0x158
    9454:	add	r9, r9, #20
    9458:	add	ip, sp, #148	; 0x94
    945c:	str	r8, [sp, #56]	; 0x38
    9460:	str	r9, [sp, #52]	; 0x34
    9464:	add	fp, fp, #19
    9468:	str	ip, [sp, #40]	; 0x28
    946c:	mov	r7, #1
    9470:	ldr	r8, [pc, #1580]	; 9aa4 <__printf_chk@plt+0x5304>
    9474:	mov	r6, #0
    9478:	ldr	r9, [pc, #1576]	; 9aa8 <__printf_chk@plt+0x5308>
    947c:	ldr	ip, [pc, #1576]	; 9aac <__printf_chk@plt+0x530c>
    9480:	add	r8, pc, r8
    9484:	add	r9, pc, r9
    9488:	str	r8, [sp, #48]	; 0x30
    948c:	add	ip, pc, ip
    9490:	str	r9, [sp, #60]	; 0x3c
    9494:	str	ip, [sp, #64]	; 0x40
    9498:	movw	r8, #43828	; 0xab34
    949c:	movt	r8, #65535	; 0xffff
    94a0:	add	r1, sp, #148	; 0x94
    94a4:	mov	r0, r5
    94a8:	str	r1, [sp]
    94ac:	mov	r3, #16384	; 0x4000
    94b0:	mov	r1, r4
    94b4:	ldr	r2, [sp, #52]	; 0x34
    94b8:	bl	243f8 <__printf_chk@plt+0x1fc58>
    94bc:	cmp	r0, #0
    94c0:	bne	95bc <__printf_chk@plt+0x4e1c>
    94c4:	mov	r3, fp
    94c8:	ldrb	r2, [r3, #1]
    94cc:	add	r3, r3, #1
    94d0:	cmp	r2, #0
    94d4:	beq	94e0 <__printf_chk@plt+0x4d40>
    94d8:	cmp	r2, #10
    94dc:	bne	94c8 <__printf_chk@plt+0x4d28>
    94e0:	mov	r2, #0
    94e4:	strb	r2, [r3]
    94e8:	mov	r2, fp
    94ec:	ldrb	r3, [r2, #1]
    94f0:	add	r2, r2, #1
    94f4:	cmp	r3, #32
    94f8:	beq	94ec <__printf_chk@plt+0x4d4c>
    94fc:	cmp	r3, #9
    9500:	beq	94ec <__printf_chk@plt+0x4d4c>
    9504:	add	r9, sp, #21760	; 0x5500
    9508:	cmp	r3, #35	; 0x23
    950c:	cmpne	r3, #0
    9510:	add	r9, r9, #88	; 0x58
    9514:	str	r2, [r9, r8]
    9518:	beq	94a0 <__printf_chk@plt+0x4d00>
    951c:	movw	r3, #43836	; 0xab3c
    9520:	movt	r3, #65535	; 0xffff
    9524:	mov	r0, r2
    9528:	ldr	r3, [r9, r3]
    952c:	cmp	r3, #1
    9530:	bne	9560 <__printf_chk@plt+0x4dc0>
    9534:	ldr	ip, [sp, #48]	; 0x30
    9538:	ldrb	r3, [ip]
    953c:	cmp	r3, #45	; 0x2d
    9540:	bne	9550 <__printf_chk@plt+0x4db0>
    9544:	ldrb	r3, [ip, #1]
    9548:	cmp	r3, #0
    954c:	beq	9560 <__printf_chk@plt+0x4dc0>
    9550:	ldr	r1, [sp, #60]	; 0x3c
    9554:	bl	4260 <strstr@plt>
    9558:	cmp	r0, #0
    955c:	bne	9e28 <__printf_chk@plt+0x5688>
    9560:	ldr	r9, [sp, #56]	; 0x38
    9564:	sub	r8, r9, #204	; 0xcc
    9568:	mov	r0, r8
    956c:	bl	47b0 <__printf_chk@plt+0x10>
    9570:	subs	r9, r0, #0
    9574:	beq	9f88 <__printf_chk@plt+0x57e8>
    9578:	movw	r1, #43828	; 0xab34
    957c:	movt	r1, #65535	; 0xffff
    9580:	add	r0, sp, #21760	; 0x5500
    9584:	add	r0, r0, #88	; 0x58
    9588:	ldr	sl, [r0, r1]
    958c:	ldrb	r2, [sl]
    9590:	cmp	r2, #32
    9594:	cmpne	r2, #9
    9598:	movne	r7, #0
    959c:	moveq	r7, #1
    95a0:	bne	9f60 <__printf_chk@plt+0x57c0>
    95a4:	add	lr, sp, #21760	; 0x5500
    95a8:	add	sl, sl, #1
    95ac:	add	lr, lr, #88	; 0x58
    95b0:	str	sl, [lr, r1]
    95b4:	b	9580 <__printf_chk@plt+0x4de0>
    95b8:	bl	5c6c <__printf_chk@plt+0x14cc>
    95bc:	mov	r0, r5
    95c0:	bl	44a0 <fclose@plt>
    95c4:	cmp	r7, #0
    95c8:	beq	8ca0 <__printf_chk@plt+0x4500>
    95cc:	ldr	r0, [pc, #1244]	; 9ab0 <__printf_chk@plt+0x5310>
    95d0:	mov	r1, r4
    95d4:	add	r0, pc, r0
    95d8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    95dc:	bl	c22c <__printf_chk@plt+0x7a8c>
    95e0:	mov	r1, r0
    95e4:	ldr	r0, [pc, #1224]	; 9ab4 <__printf_chk@plt+0x5314>
    95e8:	add	r0, pc, r0
    95ec:	bl	1c8d4 <__printf_chk@plt+0x18134>
    95f0:	bl	45cc <__errno_location@plt>
    95f4:	mov	r6, r0
    95f8:	ldr	r0, [r0]
    95fc:	cmp	r0, #2
    9600:	beq	962c <__printf_chk@plt+0x4e8c>
    9604:	bl	3d38 <strerror@plt>
    9608:	mov	r1, r4
    960c:	mov	r2, r0
    9610:	ldr	r0, [pc, #1184]	; 9ab8 <__printf_chk@plt+0x5318>
    9614:	add	r0, pc, r0
    9618:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    961c:	b	8e74 <__printf_chk@plt+0x46d4>
    9620:	ldr	r0, [pc, #1172]	; 9abc <__printf_chk@plt+0x531c>
    9624:	add	r0, pc, r0
    9628:	bl	1c8d4 <__printf_chk@plt+0x18134>
    962c:	mov	r0, r4
    9630:	mov	r1, #448	; 0x1c0
    9634:	bl	423c <mkdir@plt>
    9638:	cmp	r0, #0
    963c:	blt	9d44 <__printf_chk@plt+0x55a4>
    9640:	ldr	r3, [pc, #1144]	; 9ac0 <__printf_chk@plt+0x5320>
    9644:	add	r3, pc, r3
    9648:	ldr	r3, [r3, #16]
    964c:	cmp	r3, #0
    9650:	bne	8e74 <__printf_chk@plt+0x46d4>
    9654:	ldr	r1, [pc, #1128]	; 9ac4 <__printf_chk@plt+0x5324>
    9658:	mov	r2, r4
    965c:	mov	r0, #1
    9660:	add	r1, pc, r1
    9664:	bl	47a0 <__printf_chk@plt>
    9668:	b	8e74 <__printf_chk@plt+0x46d4>
    966c:	add	r6, sp, #1360	; 0x550
    9670:	ldr	r1, [pc, #1104]	; 9ac8 <__printf_chk@plt+0x5328>
    9674:	add	r6, r6, #4
    9678:	add	r1, pc, r1
    967c:	mov	r0, r6
    9680:	bl	462c <fopen64@plt>
    9684:	cmp	r0, #0
    9688:	beq	9d64 <__printf_chk@plt+0x55c4>
    968c:	ldr	r3, [r4, #76]	; 0x4c
    9690:	add	r6, sp, #21760	; 0x5500
    9694:	ldr	r2, [pc, #1072]	; 9acc <__printf_chk@plt+0x532c>
    9698:	add	r6, r6, #88	; 0x58
    969c:	cmp	r3, #0
    96a0:	ldr	r1, [sp, #72]	; 0x48
    96a4:	add	r2, pc, r2
    96a8:	moveq	r3, #2048	; 0x800
    96ac:	streq	r3, [r4, #76]	; 0x4c
    96b0:	movw	r3, #43824	; 0xab30
    96b4:	movt	r3, #65535	; 0xffff
    96b8:	ldr	r2, [r2, #76]	; 0x4c
    96bc:	ldr	r3, [r6, r3]
    96c0:	bl	1fe40 <__printf_chk@plt+0x1b6a0>
    96c4:	cmp	r0, #0
    96c8:	beq	93cc <__printf_chk@plt+0x4c2c>
    96cc:	ldr	r0, [pc, #1020]	; 9ad0 <__printf_chk@plt+0x5330>
    96d0:	add	r0, pc, r0
    96d4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    96d8:	add	r5, sp, #1360	; 0x550
    96dc:	ldr	r1, [pc, #1008]	; 9ad4 <__printf_chk@plt+0x5334>
    96e0:	add	r5, r5, #4
    96e4:	add	r1, pc, r1
    96e8:	mov	r0, r5
    96ec:	bl	462c <fopen64@plt>
    96f0:	ldr	r3, [r4, #36]	; 0x24
    96f4:	cmp	r3, #0
    96f8:	mov	r7, r0
    96fc:	beq	9728 <__printf_chk@plt+0x4f88>
    9700:	ldr	r3, [pc, #976]	; 9ad8 <__printf_chk@plt+0x5338>
    9704:	add	r3, pc, r3
    9708:	ldrb	r3, [r3]
    970c:	cmp	r3, #45	; 0x2d
    9710:	bne	9834 <__printf_chk@plt+0x5094>
    9714:	ldr	r3, [pc, #960]	; 9adc <__printf_chk@plt+0x533c>
    9718:	add	r3, pc, r3
    971c:	ldrb	r3, [r3, #1]
    9720:	cmp	r3, #0
    9724:	bne	9834 <__printf_chk@plt+0x5094>
    9728:	ldr	r3, [pc, #728]	; 9a08 <__printf_chk@plt+0x5268>
    972c:	ldr	r3, [fp, r3]
    9730:	ldr	r0, [r3]
    9734:	cmp	r7, #0
    9738:	beq	9d04 <__printf_chk@plt+0x5564>
    973c:	ldr	r2, [pc, #924]	; 9ae0 <__printf_chk@plt+0x5340>
    9740:	mov	r1, r7
    9744:	ldr	r9, [sp, #68]	; 0x44
    9748:	ldr	ip, [sp, #92]	; 0x5c
    974c:	add	r2, pc, r2
    9750:	ldr	r3, [sp, #76]	; 0x4c
    9754:	str	r9, [sp]
    9758:	str	ip, [sp, #4]
    975c:	ldr	r2, [r2, #56]	; 0x38
    9760:	str	r6, [sp, #8]
    9764:	cmp	r2, #0
    9768:	moveq	r2, #100	; 0x64
    976c:	bl	205d8 <__printf_chk@plt+0x1be38>
    9770:	cmp	r0, #0
    9774:	beq	93cc <__printf_chk@plt+0x4c2c>
    9778:	ldr	r0, [pc, #868]	; 9ae4 <__printf_chk@plt+0x5344>
    977c:	add	r0, pc, r0
    9780:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9784:	cmp	r4, #0
    9788:	bne	97a8 <__printf_chk@plt+0x5008>
    978c:	ldr	r4, [sp, #60]	; 0x3c
    9790:	mov	r0, #1
    9794:	ldr	r1, [pc, #844]	; 9ae8 <__printf_chk@plt+0x5348>
    9798:	ldr	r2, [r4]
    979c:	add	r1, pc, r1
    97a0:	mov	r4, r0
    97a4:	bl	47a0 <__printf_chk@plt>
    97a8:	ldr	r5, [sp, #48]	; 0x30
    97ac:	mov	r0, #1
    97b0:	ldr	r1, [sp, #40]	; 0x28
    97b4:	ldr	r2, [r5, #-4]
    97b8:	mov	r5, #0
    97bc:	bl	47a0 <__printf_chk@plt>
    97c0:	ldr	r3, [pc, #500]	; 99bc <__printf_chk@plt+0x521c>
    97c4:	ldr	r3, [fp, r3]
    97c8:	ldr	r0, [r3]
    97cc:	bl	4608 <fflush@plt>
    97d0:	mov	r0, r8
    97d4:	bl	e0a8 <__printf_chk@plt+0x9908>
    97d8:	mov	r2, #1024	; 0x400
    97dc:	mov	r1, r7
    97e0:	mov	r8, r0
    97e4:	mov	r0, sl
    97e8:	bl	40c28 <__printf_chk@plt+0x3c488>
    97ec:	mov	r0, r8
    97f0:	mov	r1, r5
    97f4:	str	r5, [r6, #76]	; 0x4c
    97f8:	bl	bf84 <__printf_chk@plt+0x77e4>
    97fc:	mov	r0, r8
    9800:	ldr	r8, [sp, #56]	; 0x38
    9804:	ldr	r1, [r6, #76]	; 0x4c
    9808:	sub	r2, r8, #192	; 0xc0
    980c:	bl	10040 <__printf_chk@plt+0xb8a0>
    9810:	cmp	r0, r5
    9814:	beq	9874 <__printf_chk@plt+0x50d4>
    9818:	bl	c22c <__printf_chk@plt+0x7a8c>
    981c:	mov	r4, r5
    9820:	mov	r1, r0
    9824:	ldr	r0, [pc, #704]	; 9aec <__printf_chk@plt+0x534c>
    9828:	add	r0, pc, r0
    982c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9830:	b	93ac <__printf_chk@plt+0x4c0c>
    9834:	ldr	r4, [pc, #692]	; 9af0 <__printf_chk@plt+0x5350>
    9838:	ldr	r1, [pc, #692]	; 9af4 <__printf_chk@plt+0x5354>
    983c:	add	r4, pc, r4
    9840:	add	r1, pc, r1
    9844:	mov	r0, r4
    9848:	bl	462c <fopen64@plt>
    984c:	cmp	r0, #0
    9850:	bne	9734 <__printf_chk@plt+0x4f94>
    9854:	bl	45cc <__errno_location@plt>
    9858:	ldr	r0, [r0]
    985c:	bl	3d38 <strerror@plt>
    9860:	mov	r1, r4
    9864:	mov	r2, r0
    9868:	ldr	r0, [pc, #648]	; 9af8 <__printf_chk@plt+0x5358>
    986c:	add	r0, pc, r0
    9870:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9874:	add	lr, sp, #21760	; 0x5500
    9878:	ldr	ip, [sp, #56]	; 0x38
    987c:	add	lr, lr, #88	; 0x58
    9880:	movw	r9, #43840	; 0xab40
    9884:	movt	r9, #65535	; 0xffff
    9888:	sub	r1, ip, #188	; 0xbc
    988c:	ldr	r0, [lr, r9]
    9890:	bl	102c4 <__printf_chk@plt+0xbb24>
    9894:	subs	r5, r0, #0
    9898:	bne	9c54 <__printf_chk@plt+0x54b4>
    989c:	ldr	r8, [sp, #52]	; 0x34
    98a0:	add	r7, sp, #5440	; 0x1540
    98a4:	ldr	ip, [sp, #80]	; 0x50
    98a8:	add	r7, r7, #20
    98ac:	mov	r1, #1024	; 0x400
    98b0:	str	r8, [sp]
    98b4:	mov	r3, r1
    98b8:	ldr	r2, [ip]
    98bc:	mov	r0, r7
    98c0:	ldr	ip, [pc, #564]	; 9afc <__printf_chk@plt+0x535c>
    98c4:	str	r2, [sp, #4]
    98c8:	add	ip, pc, ip
    98cc:	mov	r2, #1
    98d0:	str	ip, [sp, #8]
    98d4:	bl	4470 <__snprintf_chk@plt>
    98d8:	ldr	ip, [r6, #48]	; 0x30
    98dc:	add	lr, sp, #21760	; 0x5500
    98e0:	mov	r3, r7
    98e4:	add	lr, lr, #88	; 0x58
    98e8:	mov	r1, sl
    98ec:	ldr	r2, [sp, #64]	; 0x40
    98f0:	ldr	r0, [lr, r9]
    98f4:	str	ip, [sp]
    98f8:	ldr	ip, [r6, #52]	; 0x34
    98fc:	str	ip, [sp, #4]
    9900:	ldr	ip, [r6, #56]	; 0x38
    9904:	str	ip, [sp, #8]
    9908:	bl	1aa1c <__printf_chk@plt+0x1627c>
    990c:	subs	r8, r0, #0
    9910:	beq	9bac <__printf_chk@plt+0x540c>
    9914:	bl	c22c <__printf_chk@plt+0x7a8c>
    9918:	mov	r1, sl
    991c:	mov	r4, r5
    9920:	mov	r2, r0
    9924:	ldr	r0, [pc, #468]	; 9b00 <__printf_chk@plt+0x5360>
    9928:	add	r0, pc, r0
    992c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9930:	add	r1, sp, #21760	; 0x5500
    9934:	add	r1, r1, #88	; 0x58
    9938:	ldr	r0, [r1, r9]
    993c:	bl	e818 <__printf_chk@plt+0xa078>
    9940:	add	r2, sp, #21760	; 0x5500
    9944:	add	r2, r2, #88	; 0x58
    9948:	movw	r3, #43844	; 0xab44
    994c:	movt	r3, #65535	; 0xffff
    9950:	ldr	r0, [r2, r3]
    9954:	bl	e818 <__printf_chk@plt+0xa078>
    9958:	b	93ac <__printf_chk@plt+0x4c0c>
    995c:	muleq	r3, r8, r8
    9960:	andeq	fp, r3, r4, ror #30
    9964:	andeq	fp, r3, r0, asr #31
    9968:	andeq	ip, r3, r0, lsl #1
    996c:	andeq	sl, r3, r4, lsr #10
    9970:	ldrdeq	ip, [r3], -r0
    9974:	andeq	fp, r3, r8, ror r1
    9978:	andeq	fp, r3, r4, ror #2
    997c:	andeq	fp, r3, r0, lsl #31
    9980:	andeq	fp, r3, r8, asr pc
    9984:	andeq	ip, r3, r8, asr r0
    9988:			; <UNDEFINED> instruction: 0x0003b9bc
    998c:	andeq	ip, r3, r4, lsl r0
    9990:	andeq	sl, r3, r0, asr lr
    9994:	andeq	fp, r3, r0, lsr #22
    9998:	andeq	fp, r3, r8, asr #22
    999c:	andeq	lr, r6, r8, lsr #10
    99a0:	ldrdeq	fp, [r3], -r0
    99a4:	andeq	fp, r3, r8, lsr #22
    99a8:	strdeq	fp, [r3], -r8
    99ac:	ldrdeq	fp, [r3], -r0
    99b0:	andeq	fp, r3, ip, lsl fp
    99b4:	andeq	sl, r3, r8, lsr #31
    99b8:			; <UNDEFINED> instruction: 0x0006efbc
    99bc:	andeq	r0, r0, r8, asr #9
    99c0:	andeq	ip, r3, r8, ror #3
    99c4:	ldrdeq	ip, [r3], -r4
    99c8:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    99cc:	andeq	ip, r3, r4, ror #3
    99d0:	andeq	ip, r3, ip, ror #3
    99d4:	strdeq	ip, [r3], -r4
    99d8:	andeq	lr, r6, ip, ror r3
    99dc:	andeq	ip, r3, ip, lsl #31
    99e0:	andeq	lr, r6, ip, ror #6
    99e4:	andeq	ip, r3, r8, lsr #5
    99e8:	andeq	lr, r6, r4, lsr #6
    99ec:	muleq	r3, r4, r2
    99f0:	andeq	sl, r3, r4, lsr #27
    99f4:	andeq	ip, r3, ip, lsl #5
    99f8:			; <UNDEFINED> instruction: 0x0006edbc
    99fc:	andeq	lr, r6, ip, ror sp
    9a00:	andeq	ip, r3, ip, asr #4
    9a04:	andeq	ip, r3, ip, asr #4
    9a08:	andeq	r0, r0, r4, lsl #9
    9a0c:	andeq	lr, r6, r4, lsr #3
    9a10:	andeq	lr, r6, r8, lsl #3
    9a14:	andeq	lr, r6, ip, asr r1
    9a18:	muleq	r6, r0, ip
    9a1c:	andeq	ip, r3, r8, lsl #3
    9a20:	strdeq	lr, [r6], -ip
    9a24:	andeq	sl, r3, r8, ror pc
    9a28:	strdeq	sl, [r3], -r4
    9a2c:	andeq	sl, r3, r8, asr pc
    9a30:	strdeq	fp, [r3], -ip
    9a34:	andeq	lr, r6, r8, lsr #32
    9a38:	andeq	sp, r6, r8, asr #30
    9a3c:	ldrdeq	sl, [r3], -ip
    9a40:	muleq	r3, r0, lr
    9a44:	muleq	r3, r4, r0
    9a48:	andeq	lr, r6, r8, asr #21
    9a4c:	andeq	ip, r3, ip, lsr #1
    9a50:	andeq	sl, r3, ip, ror fp
    9a54:	andeq	ip, r3, r0, lsr #1
    9a58:	andeq	fp, r3, r4, ror #31
    9a5c:	andeq	sl, r3, r0, ror sp
    9a60:	strdeq	fp, [r3], -r8
    9a64:	ldrdeq	lr, [r6], -r8
    9a68:	andeq	fp, r3, ip, asr #29
    9a6c:			; <UNDEFINED> instruction: 0x0003abb0
    9a70:	strdeq	fp, [r3], -r4
    9a74:	andeq	sp, r6, r4, lsl sp
    9a78:	andeq	lr, r6, r8, ror #17
    9a7c:	andeq	sp, r6, r0, lsr #27
    9a80:	andeq	fp, r3, ip, lsr #25
    9a84:	andeq	fp, r3, r0, ror #25
    9a88:	andeq	ip, r3, ip, lsl #12
    9a8c:	andeq	sl, r3, r0, asr #24
    9a90:	strdeq	fp, [r3], -r8
    9a94:	ldrdeq	sp, [r6], -ip
    9a98:	andeq	sl, r3, r8, asr #15
    9a9c:	andeq	lr, r6, r4, ror #15
    9aa0:	andeq	sl, r3, ip, lsl #15
    9aa4:	andeq	lr, r6, ip, ror r7
    9aa8:	andeq	fp, r3, r8, asr r9
    9aac:	andeq	fp, r3, r4, lsr #19
    9ab0:	andeq	fp, r3, r8, ror r8
    9ab4:	andeq	fp, r3, r0, lsl #21
    9ab8:	andeq	fp, r3, r8, lsl #19
    9abc:	andeq	fp, r3, r0, lsr sl
    9ac0:	andeq	sp, r6, ip, ror sl
    9ac4:	andeq	fp, r3, r8, ror sl
    9ac8:	andeq	sl, r3, r8, lsr #7
    9acc:	andeq	sp, r6, ip, lsl sl
    9ad0:	andeq	fp, r3, r8, ror #16
    9ad4:			; <UNDEFINED> instruction: 0x0003a4b0
    9ad8:	strdeq	lr, [r6], -r8
    9adc:	andeq	lr, r6, r4, ror #9
    9ae0:	andeq	sp, r6, r4, ror r9
    9ae4:	andeq	fp, r3, r4, lsl #16
    9ae8:	andeq	fp, r3, r8, lsl r8
    9aec:			; <UNDEFINED> instruction: 0x0003b7b0
    9af0:	andeq	lr, r6, r0, asr #7
    9af4:	andeq	sl, r3, r4, asr #27
    9af8:	muleq	r3, ip, r6
    9afc:	andeq	lr, r6, r4, lsr r7
    9b00:	andeq	sl, r3, ip, lsl r6
    9b04:	andeq	r9, r3, r4, lsr lr
    9b08:	muleq	r3, r4, r3
    9b0c:	muleq	r3, r0, r3
    9b10:	andeq	fp, r3, r8, lsl #8
    9b14:	andeq	fp, r3, ip, ror #6
    9b18:	andeq	sl, r3, r0, lsr #5
    9b1c:	andeq	fp, r3, r0, asr #4
    9b20:			; <UNDEFINED> instruction: 0x00039ebc
    9b24:	andeq	fp, r3, ip, asr r3
    9b28:	andeq	fp, r3, r8, lsl #3
    9b2c:	andeq	sp, r6, r8, lsl lr
    9b30:	andeq	sl, r3, ip, lsl r8
    9b34:	ldrdeq	r9, [r3], -r4
    9b38:	andeq	sp, r6, r8, lsr #27
    9b3c:	andeq	sl, r3, r0, asr #30
    9b40:	andeq	r9, r3, r8, asr #25
    9b44:			; <UNDEFINED> instruction: 0x0003aeb8
    9b48:	andeq	sl, r3, r0, asr #29
    9b4c:	strdeq	sl, [r3], -r4
    9b50:	muleq	r3, r0, r6
    9b54:	ldrdeq	sl, [r3], -ip
    9b58:	andeq	sl, r3, ip, lsl #24
    9b5c:	andeq	sl, r3, r8, asr #23
    9b60:	andeq	r8, r3, r0, ror #28
    9b64:	andeq	sl, r3, r8, ror fp
    9b68:	andeq	r8, r3, ip, lsr lr
    9b6c:	andeq	sl, r3, r8, lsr fp
    9b70:	andeq	ip, r6, r8, asr pc
    9b74:			; <UNDEFINED> instruction: 0x0003aabc
    9b78:			; <UNDEFINED> instruction: 0x0003a3bc
    9b7c:	ldrdeq	sl, [r3], -r8
    9b80:	andeq	r8, r3, r4, asr #27
    9b84:	andeq	sl, r3, r0, lsr #23
    9b88:	andeq	sl, r3, r0, asr fp
    9b8c:	andeq	sl, r3, r0, lsl fp
    9b90:	ldrdeq	sl, [r3], -r8
    9b94:	andeq	sl, r3, ip, asr r5
    9b98:	andeq	sl, r3, r0, lsl r3
    9b9c:			; <UNDEFINED> instruction: 0x0003a5bc
    9ba0:	ldrdeq	sl, [r3], -ip
    9ba4:	andeq	sl, r3, ip, ror #13
    9ba8:	andeq	sl, r3, ip, ror #17
    9bac:	add	r3, sp, #21760	; 0x5500
    9bb0:	add	r3, r3, #88	; 0x58
    9bb4:	ldr	r0, [r3, r9]
    9bb8:	bl	e818 <__printf_chk@plt+0xa078>
    9bbc:	ldr	r1, [sp, #68]	; 0x44
    9bc0:	mov	r2, #1024	; 0x400
    9bc4:	mov	r0, sl
    9bc8:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    9bcc:	mov	r0, sl
    9bd0:	movw	r1, #577	; 0x241
    9bd4:	mov	r2, #420	; 0x1a4
    9bd8:	bl	40c8 <open64@plt>
    9bdc:	cmn	r0, #1
    9be0:	mov	r9, r0
    9be4:	beq	9cd4 <__printf_chk@plt+0x5534>
    9be8:	ldr	r1, [pc, #-236]	; 9b04 <__printf_chk@plt+0x5364>
    9bec:	add	r1, pc, r1
    9bf0:	bl	3ba0 <fdopen@plt>
    9bf4:	subs	r5, r0, #0
    9bf8:	beq	9c9c <__printf_chk@plt+0x54fc>
    9bfc:	add	ip, sp, #21760	; 0x5500
    9c00:	movw	r9, #43844	; 0xab44
    9c04:	add	ip, ip, #88	; 0x58
    9c08:	movt	r9, #65535	; 0xffff
    9c0c:	mov	r1, r5
    9c10:	ldr	r0, [ip, r9]
    9c14:	bl	fc84 <__printf_chk@plt+0xb4e4>
    9c18:	cmp	r0, #0
    9c1c:	beq	9c68 <__printf_chk@plt+0x54c8>
    9c20:	bl	c22c <__printf_chk@plt+0x7a8c>
    9c24:	mov	r4, r8
    9c28:	mov	r1, r0
    9c2c:	ldr	r0, [pc, #-300]	; 9b08 <__printf_chk@plt+0x5368>
    9c30:	add	r0, pc, r0
    9c34:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9c38:	mov	r0, r5
    9c3c:	bl	44a0 <fclose@plt>
    9c40:	add	lr, sp, #21760	; 0x5500
    9c44:	add	lr, lr, #88	; 0x58
    9c48:	ldr	r0, [lr, r9]
    9c4c:	bl	e818 <__printf_chk@plt+0xa078>
    9c50:	b	93ac <__printf_chk@plt+0x4c0c>
    9c54:	bl	c22c <__printf_chk@plt+0x7a8c>
    9c58:	mov	r1, r0
    9c5c:	ldr	r0, [pc, #-344]	; 9b0c <__printf_chk@plt+0x536c>
    9c60:	add	r0, pc, r0
    9c64:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9c68:	ldr	r2, [pc, #-352]	; 9b10 <__printf_chk@plt+0x5370>
    9c6c:	mov	r3, r7
    9c70:	mov	r1, #1
    9c74:	mov	r0, r5
    9c78:	add	r2, pc, r2
    9c7c:	bl	3df8 <__fprintf_chk@plt>
    9c80:	mov	r0, r5
    9c84:	bl	44a0 <fclose@plt>
    9c88:	add	r1, sp, #21760	; 0x5500
    9c8c:	add	r1, r1, #88	; 0x58
    9c90:	ldr	r0, [r1, r9]
    9c94:	bl	e818 <__printf_chk@plt+0xa078>
    9c98:	b	93ac <__printf_chk@plt+0x4c0c>
    9c9c:	ldr	r0, [pc, #-400]	; 9b14 <__printf_chk@plt+0x5374>
    9ca0:	mov	r1, sl
    9ca4:	add	r8, sp, #21760	; 0x5500
    9ca8:	mov	r4, r5
    9cac:	add	r0, pc, r0
    9cb0:	add	r8, r8, #88	; 0x58
    9cb4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9cb8:	mov	r0, r9
    9cbc:	bl	3f24 <close@plt>
    9cc0:	movw	r3, #43844	; 0xab44
    9cc4:	movt	r3, #65535	; 0xffff
    9cc8:	ldr	r0, [r8, r3]
    9ccc:	bl	e818 <__printf_chk@plt+0xa078>
    9cd0:	b	93ac <__printf_chk@plt+0x4c0c>
    9cd4:	ldr	r0, [pc, #-452]	; 9b18 <__printf_chk@plt+0x5378>
    9cd8:	mov	r1, sl
    9cdc:	add	r5, sp, #21760	; 0x5500
    9ce0:	mov	r4, r8
    9ce4:	add	r0, pc, r0
    9ce8:	add	r5, r5, #88	; 0x58
    9cec:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9cf0:	movw	r3, #43844	; 0xab44
    9cf4:	movt	r3, #65535	; 0xffff
    9cf8:	ldr	r0, [r5, r3]
    9cfc:	bl	e818 <__printf_chk@plt+0xa078>
    9d00:	b	93ac <__printf_chk@plt+0x4c0c>
    9d04:	bl	45cc <__errno_location@plt>
    9d08:	ldr	r0, [r0]
    9d0c:	bl	3d38 <strerror@plt>
    9d10:	mov	r1, r5
    9d14:	mov	r2, r0
    9d18:	ldr	r0, [pc, #-516]	; 9b1c <__printf_chk@plt+0x537c>
    9d1c:	add	r0, pc, r0
    9d20:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9d24:	bl	45cc <__errno_location@plt>
    9d28:	ldr	r0, [r0]
    9d2c:	bl	3d38 <strerror@plt>
    9d30:	mov	r1, r4
    9d34:	mov	r2, r0
    9d38:	ldr	r0, [pc, #-544]	; 9b20 <__printf_chk@plt+0x5380>
    9d3c:	add	r0, pc, r0
    9d40:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9d44:	ldr	r0, [r6]
    9d48:	bl	3d38 <strerror@plt>
    9d4c:	mov	r1, r4
    9d50:	mov	r2, r0
    9d54:	ldr	r0, [pc, #-568]	; 9b24 <__printf_chk@plt+0x5384>
    9d58:	add	r0, pc, r0
    9d5c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9d60:	b	8e74 <__printf_chk@plt+0x46d4>
    9d64:	bl	45cc <__errno_location@plt>
    9d68:	mov	r5, #1
    9d6c:	ldr	r0, [r0]
    9d70:	bl	3d38 <strerror@plt>
    9d74:	mov	r1, r6
    9d78:	mov	r2, r0
    9d7c:	ldr	r0, [pc, #-604]	; 9b28 <__printf_chk@plt+0x5388>
    9d80:	add	r0, pc, r0
    9d84:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    9d88:	b	8550 <__printf_chk@plt+0x3db0>
    9d8c:	ldr	r0, [sp, #80]	; 0x50
    9d90:	bl	57b8 <__printf_chk@plt+0x1018>
    9d94:	ldr	r0, [sp, #80]	; 0x50
    9d98:	bl	5468 <__printf_chk@plt+0xcc8>
    9d9c:	ldr	r0, [sp, #80]	; 0x50
    9da0:	bl	b5fc <__printf_chk@plt+0x6e5c>
    9da4:	mov	r0, r6
    9da8:	bl	4458 <strlen@plt>
    9dac:	mov	r1, r0
    9db0:	mov	r0, r6
    9db4:	bl	4160c <__printf_chk@plt+0x3ce6c>
    9db8:	mov	r0, r6
    9dbc:	bl	3bdc <free@plt>
    9dc0:	b	8f34 <__printf_chk@plt+0x4794>
    9dc4:	ldr	r8, [sp, #80]	; 0x50
    9dc8:	mov	r1, sl
    9dcc:	add	r0, r8, #8
    9dd0:	bl	4d40 <__printf_chk@plt+0x5a0>
    9dd4:	ldr	r0, [sp, #80]	; 0x50
    9dd8:	bl	b010 <__printf_chk@plt+0x6870>
    9ddc:	ldr	r4, [pc, #-696]	; 9b2c <__printf_chk@plt+0x538c>
    9de0:	ldr	r1, [pc, #-696]	; 9b30 <__printf_chk@plt+0x5390>
    9de4:	add	r4, pc, r4
    9de8:	add	r1, pc, r1
    9dec:	mov	r0, r4
    9df0:	bl	462c <fopen64@plt>
    9df4:	subs	r5, r0, #0
    9df8:	bne	9448 <__printf_chk@plt+0x4ca8>
    9dfc:	bl	45cc <__errno_location@plt>
    9e00:	ldr	r6, [sp, #60]	; 0x3c
    9e04:	ldr	r5, [r6]
    9e08:	ldr	r0, [r0]
    9e0c:	bl	3d38 <strerror@plt>
    9e10:	mov	r1, r5
    9e14:	mov	r2, r4
    9e18:	mov	r3, r0
    9e1c:	ldr	r0, [pc, #-752]	; 9b34 <__printf_chk@plt+0x5394>
    9e20:	add	r0, pc, r0
    9e24:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9e28:	mov	r0, r5
    9e2c:	add	r8, sp, #21760	; 0x5500
    9e30:	bl	44a0 <fclose@plt>
    9e34:	ldr	r6, [sp, #56]	; 0x38
    9e38:	ldr	r1, [pc, #-776]	; 9b38 <__printf_chk@plt+0x5398>
    9e3c:	add	r8, r8, #88	; 0x58
    9e40:	movw	ip, #43840	; 0xab40
    9e44:	movw	r3, #43844	; 0xab44
    9e48:	movt	ip, #65535	; 0xffff
    9e4c:	movt	r3, #65535	; 0xffff
    9e50:	mov	r0, #3
    9e54:	add	r1, pc, r1
    9e58:	sub	r2, r6, #112	; 0x70
    9e5c:	mov	r5, #0
    9e60:	str	r5, [r8, ip]
    9e64:	str	r5, [r8, r3]
    9e68:	bl	3c6c <__xstat64@plt>
    9e6c:	cmp	r0, r5
    9e70:	blt	9f18 <__printf_chk@plt+0x5778>
    9e74:	ldr	r9, [sp, #56]	; 0x38
    9e78:	mov	r0, r4
    9e7c:	sub	r7, r9, #188	; 0xbc
    9e80:	sub	r6, r9, #192	; 0xc0
    9e84:	mov	r1, r7
    9e88:	mov	r2, r6
    9e8c:	bl	1b058 <__printf_chk@plt+0x168b8>
    9e90:	cmp	r0, #0
    9e94:	beq	9ecc <__printf_chk@plt+0x572c>
    9e98:	bl	c22c <__printf_chk@plt+0x7a8c>
    9e9c:	mov	r1, r4
    9ea0:	mov	r2, r0
    9ea4:	ldr	r0, [pc, #-880]	; 9b3c <__printf_chk@plt+0x539c>
    9ea8:	add	r0, pc, r0
    9eac:	bl	1efcc <__printf_chk@plt+0x1a82c>
    9eb0:	mov	r0, r4
    9eb4:	mov	r1, r5
    9eb8:	mov	r2, r7
    9ebc:	mov	r3, r6
    9ec0:	bl	1afa8 <__printf_chk@plt+0x16808>
    9ec4:	cmp	r0, #0
    9ec8:	bne	9f38 <__printf_chk@plt+0x5798>
    9ecc:	add	ip, sp, #21760	; 0x5500
    9ed0:	movw	r5, #43844	; 0xab44
    9ed4:	add	ip, ip, #88	; 0x58
    9ed8:	movt	r5, #65535	; 0xffff
    9edc:	movw	r4, #43840	; 0xab40
    9ee0:	movt	r4, #65535	; 0xffff
    9ee4:	ldr	r0, [ip, r5]
    9ee8:	ldr	r1, [ip, r4]
    9eec:	bl	4c30 <__printf_chk@plt+0x490>
    9ef0:	add	lr, sp, #21760	; 0x5500
    9ef4:	add	lr, lr, #88	; 0x58
    9ef8:	ldr	r0, [lr, r5]
    9efc:	bl	e818 <__printf_chk@plt+0xa078>
    9f00:	add	r1, sp, #21760	; 0x5500
    9f04:	add	r1, r1, #88	; 0x58
    9f08:	ldr	r0, [r1, r4]
    9f0c:	bl	3bdc <free@plt>
    9f10:	mov	r0, #0
    9f14:	bl	3d20 <exit@plt>
    9f18:	bl	45cc <__errno_location@plt>
    9f1c:	ldr	r0, [r0]
    9f20:	bl	3d38 <strerror@plt>
    9f24:	mov	r1, r4
    9f28:	mov	r2, r0
    9f2c:	ldr	r0, [pc, #-1012]	; 9b40 <__printf_chk@plt+0x53a0>
    9f30:	add	r0, pc, r0
    9f34:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9f38:	bl	c22c <__printf_chk@plt+0x7a8c>
    9f3c:	mov	r1, r4
    9f40:	mov	r2, r0
    9f44:	ldr	r0, [pc, #-1032]	; 9b44 <__printf_chk@plt+0x53a4>
    9f48:	add	r0, pc, r0
    9f4c:	bl	1efcc <__printf_chk@plt+0x1a82c>
    9f50:	ldr	r0, [pc, #-1040]	; 9b48 <__printf_chk@plt+0x53a8>
    9f54:	mov	r1, r4
    9f58:	add	r0, pc, r0
    9f5c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    9f60:	cmp	r2, #35	; 0x23
    9f64:	cmpne	r2, #0
    9f68:	mov	r0, r9
    9f6c:	moveq	sl, r6
    9f70:	mov	r1, sl
    9f74:	bl	4c30 <__printf_chk@plt+0x490>
    9f78:	mov	r0, r9
    9f7c:	bl	e818 <__printf_chk@plt+0xa078>
    9f80:	mov	r6, sl
    9f84:	b	9498 <__printf_chk@plt+0x4cf8>
    9f88:	add	lr, sp, #21760	; 0x5500
    9f8c:	ldr	ip, [sp, #56]	; 0x38
    9f90:	add	lr, lr, #88	; 0x58
    9f94:	movw	r3, #43828	; 0xab34
    9f98:	movt	r3, #65535	; 0xffff
    9f9c:	sub	r1, ip, #200	; 0xc8
    9fa0:	mov	r2, #10
    9fa4:	ldr	r0, [lr, r3]
    9fa8:	bl	3bd0 <strtol@plt>
    9fac:	cmp	r0, #0
    9fb0:	beq	9fe0 <__printf_chk@plt+0x5840>
    9fb4:	add	r0, sp, #21760	; 0x5500
    9fb8:	movw	r3, #43832	; 0xab38
    9fbc:	add	r0, r0, #88	; 0x58
    9fc0:	movt	r3, #65535	; 0xffff
    9fc4:	ldr	r3, [r0, r3]
    9fc8:	cmp	r3, #0
    9fcc:	beq	9fe0 <__printf_chk@plt+0x5840>
    9fd0:	ldrb	r3, [r3]
    9fd4:	cmp	r3, #9
    9fd8:	cmpne	r3, #32
    9fdc:	beq	a06c <__printf_chk@plt+0x58cc>
    9fe0:	add	r1, sp, #21760	; 0x5500
    9fe4:	movw	ip, #43828	; 0xab34
    9fe8:	add	r1, r1, #88	; 0x58
    9fec:	movt	ip, #65535	; 0xffff
    9ff0:	mov	r0, #0
    9ff4:	ldr	sl, [r1, ip]
    9ff8:	add	r9, sp, #21760	; 0x5500
    9ffc:	movw	lr, #43828	; 0xab34
    a000:	add	r9, r9, #88	; 0x58
    a004:	movt	lr, #65535	; 0xffff
    a008:	ldr	r2, [r9, ip]
    a00c:	ldrb	r3, [r2]
    a010:	cmp	r3, #0
    a014:	beq	9f80 <__printf_chk@plt+0x57e0>
    a018:	cmp	r0, #0
    a01c:	bne	a02c <__printf_chk@plt+0x588c>
    a020:	cmp	r3, #9
    a024:	cmpne	r3, #32
    a028:	beq	a054 <__printf_chk@plt+0x58b4>
    a02c:	cmp	r3, #92	; 0x5c
    a030:	beq	a0a4 <__printf_chk@plt+0x5904>
    a034:	cmp	r3, #34	; 0x22
    a038:	eoreq	r0, r0, #1
    a03c:	add	r6, sp, #21760	; 0x5500
    a040:	add	r6, r6, #88	; 0x58
    a044:	ldr	r3, [r6, ip]
    a048:	add	r3, r3, #1
    a04c:	str	r3, [r6, ip]
    a050:	b	9ff8 <__printf_chk@plt+0x5858>
    a054:	add	r1, sp, #21760	; 0x5500
    a058:	mov	r6, sl
    a05c:	add	r1, r1, #88	; 0x58
    a060:	add	r3, r2, #1
    a064:	str	r3, [r1, lr]
    a068:	strb	r0, [r2]
    a06c:	mov	r0, r8
    a070:	bl	47b0 <__printf_chk@plt+0x10>
    a074:	subs	r9, r0, #0
    a078:	bne	9578 <__printf_chk@plt+0x4dd8>
    a07c:	add	ip, sp, #21760	; 0x5500
    a080:	movw	r3, #43836	; 0xab3c
    a084:	add	ip, ip, #88	; 0x58
    a088:	movt	r3, #65535	; 0xffff
    a08c:	ldr	r0, [sp, #64]	; 0x40
    a090:	mov	r1, r4
    a094:	ldr	r2, [ip, r3]
    a098:	mov	sl, r6
    a09c:	bl	1efcc <__printf_chk@plt+0x1a82c>
    a0a0:	b	9f80 <__printf_chk@plt+0x57e0>
    a0a4:	ldrb	r3, [r2, #1]
    a0a8:	cmp	r3, #34	; 0x22
    a0ac:	addeq	r3, sp, #21760	; 0x5500
    a0b0:	addeq	r2, r2, #1
    a0b4:	addeq	r3, r3, #88	; 0x58
    a0b8:	streq	r2, [r3, ip]
    a0bc:	b	a03c <__printf_chk@plt+0x589c>
    a0c0:	ldr	r0, [pc, #-1404]	; 9b4c <__printf_chk@plt+0x53ac>
    a0c4:	add	r0, pc, r0
    a0c8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a0cc:	ldr	r0, [pc, #-1412]	; 9b50 <__printf_chk@plt+0x53b0>
    a0d0:	mov	r1, r7
    a0d4:	add	r0, pc, r0
    a0d8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a0dc:	ldr	r0, [pc, #-1424]	; 9b54 <__printf_chk@plt+0x53b4>
    a0e0:	mov	r1, r7
    a0e4:	add	r0, pc, r0
    a0e8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a0ec:	bl	c22c <__printf_chk@plt+0x7a8c>
    a0f0:	mov	r1, r0
    a0f4:	ldr	r0, [pc, #-1444]	; 9b58 <__printf_chk@plt+0x53b8>
    a0f8:	add	r0, pc, r0
    a0fc:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a100:	bl	c22c <__printf_chk@plt+0x7a8c>
    a104:	mov	r1, r6
    a108:	mov	r2, r0
    a10c:	ldr	r0, [pc, #-1464]	; 9b5c <__printf_chk@plt+0x53bc>
    a110:	add	r0, pc, r0
    a114:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a118:	bl	def4 <__printf_chk@plt+0x9754>
    a11c:	ldr	r1, [pc, #-1476]	; 9b60 <__printf_chk@plt+0x53c0>
    a120:	mov	r2, r6
    a124:	add	r1, pc, r1
    a128:	add	r1, r1, #356	; 0x164
    a12c:	mov	r3, r0
    a130:	ldr	r0, [pc, #-1492]	; 9b64 <__printf_chk@plt+0x53c4>
    a134:	add	r0, pc, r0
    a138:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a13c:	bl	c22c <__printf_chk@plt+0x7a8c>
    a140:	ldr	r1, [pc, #-1504]	; 9b68 <__printf_chk@plt+0x53c8>
    a144:	mov	r2, r6
    a148:	add	r1, pc, r1
    a14c:	add	r1, r1, #356	; 0x164
    a150:	mov	r3, r0
    a154:	ldr	r0, [pc, #-1520]	; 9b6c <__printf_chk@plt+0x53cc>
    a158:	add	r0, pc, r0
    a15c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a160:	ldr	r3, [pc, #-1528]	; 9b70 <__printf_chk@plt+0x53d0>
    a164:	ldr	r0, [pc, #-1528]	; 9b74 <__printf_chk@plt+0x53d4>
    a168:	add	r3, pc, r3
    a16c:	add	r0, pc, r0
    a170:	ldr	r1, [r3, #112]	; 0x70
    a174:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a178:	bl	4344 <getuid@plt>
    a17c:	mov	r1, r0
    a180:	ldr	r0, [pc, #-1552]	; 9b78 <__printf_chk@plt+0x53d8>
    a184:	add	r0, pc, r0
    a188:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a18c:	add	r3, sp, #21760	; 0x5500
    a190:	add	r3, r3, #88	; 0x58
    a194:	ldr	r4, [r3, r5]
    a198:	bl	c22c <__printf_chk@plt+0x7a8c>
    a19c:	mov	r1, r4
    a1a0:	mov	r2, r0
    a1a4:	ldr	r0, [pc, #-1584]	; 9b7c <__printf_chk@plt+0x53dc>
    a1a8:	add	r0, pc, r0
    a1ac:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a1b0:	bl	45cc <__errno_location@plt>
    a1b4:	ldr	r0, [r0]
    a1b8:	bl	3d38 <strerror@plt>
    a1bc:	ldr	r1, [pc, #-1604]	; 9b80 <__printf_chk@plt+0x53e0>
    a1c0:	add	r1, pc, r1
    a1c4:	add	r1, r1, #356	; 0x164
    a1c8:	mov	r2, r0
    a1cc:	ldr	r0, [pc, #-1616]	; 9b84 <__printf_chk@plt+0x53e4>
    a1d0:	add	r0, pc, r0
    a1d4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a1d8:	bl	45cc <__errno_location@plt>
    a1dc:	add	r1, sp, #21760	; 0x5500
    a1e0:	add	r1, r1, #88	; 0x58
    a1e4:	ldr	r4, [r1, r5]
    a1e8:	ldr	r0, [r0]
    a1ec:	bl	3d38 <strerror@plt>
    a1f0:	mov	r1, r4
    a1f4:	mov	r2, r0
    a1f8:	ldr	r0, [pc, #-1656]	; 9b88 <__printf_chk@plt+0x53e8>
    a1fc:	add	r0, pc, r0
    a200:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a204:	bl	c22c <__printf_chk@plt+0x7a8c>
    a208:	mov	r1, r6
    a20c:	mov	r2, r0
    a210:	ldr	r0, [pc, #-1676]	; 9b8c <__printf_chk@plt+0x53ec>
    a214:	add	r0, pc, r0
    a218:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a21c:	ldr	r0, [pc, #-1684]	; 9b90 <__printf_chk@plt+0x53f0>
    a220:	add	r0, pc, r0
    a224:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a228:	ldr	r0, [pc, #-1692]	; 9b94 <__printf_chk@plt+0x53f4>
    a22c:	mov	r1, r7
    a230:	add	r0, pc, r0
    a234:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a238:	bl	45cc <__errno_location@plt>
    a23c:	ldr	r0, [r0]
    a240:	bl	3d38 <strerror@plt>
    a244:	mov	r1, r0
    a248:	ldr	r0, [pc, #-1720]	; 9b98 <__printf_chk@plt+0x53f8>
    a24c:	add	r0, pc, r0
    a250:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a254:	ldr	r0, [pc, #-1728]	; 9b9c <__printf_chk@plt+0x53fc>
    a258:	add	r0, pc, r0
    a25c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a260:	ldr	r0, [pc, #-1736]	; 9ba0 <__printf_chk@plt+0x5400>
    a264:	add	r0, pc, r0
    a268:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a26c:	bl	3d38 <strerror@plt>
    a270:	mov	r1, r4
    a274:	mov	r2, r0
    a278:	ldr	r0, [pc, #-1756]	; 9ba4 <__printf_chk@plt+0x5404>
    a27c:	add	r0, pc, r0
    a280:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a284:	str	ip, [sp]
    a288:	mov	r0, #1
    a28c:	ldr	ip, [sp, #48]	; 0x30
    a290:	mov	r5, r0
    a294:	str	r1, [sp, #4]
    a298:	mov	r1, fp
    a29c:	str	ip, [sp, #8]
    a2a0:	bl	47a0 <__printf_chk@plt>
    a2a4:	b	8994 <__printf_chk@plt+0x41f4>
    a2a8:	ldr	r4, [r3]
    a2ac:	bl	c22c <__printf_chk@plt+0x7a8c>
    a2b0:	mov	r1, r4
    a2b4:	mov	r2, r0
    a2b8:	ldr	r0, [pc, #-1816]	; 9ba8 <__printf_chk@plt+0x5408>
    a2bc:	add	r0, pc, r0
    a2c0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a2c4:	add	lr, sp, #21760	; 0x5500
    a2c8:	movw	r3, #43844	; 0xab44
    a2cc:	add	lr, lr, #88	; 0x58
    a2d0:	movt	r3, #65535	; 0xffff
    a2d4:	ldr	r0, [lr, r3]
    a2d8:	bl	17884 <__printf_chk@plt+0x130e4>
    a2dc:	mov	r0, r5
    a2e0:	bl	3d20 <exit@plt>
    a2e4:	mov	fp, #0
    a2e8:	mov	lr, #0
    a2ec:	pop	{r1}		; (ldr r1, [sp], #4)
    a2f0:	mov	r2, sp
    a2f4:	push	{r2}		; (str r2, [sp, #-4]!)
    a2f8:	push	{r0}		; (str r0, [sp, #-4]!)
    a2fc:	ldr	sl, [pc, #40]	; a32c <__printf_chk@plt+0x5b8c>
    a300:	add	r3, pc, #36	; 0x24
    a304:	add	sl, sl, r3
    a308:	ldr	ip, [pc, #32]	; a330 <__printf_chk@plt+0x5b90>
    a30c:	ldr	ip, [sl, ip]
    a310:	push	{ip}		; (str ip, [sp, #-4]!)
    a314:	ldr	r3, [pc, #24]	; a334 <__printf_chk@plt+0x5b94>
    a318:	ldr	r3, [sl, r3]
    a31c:	ldr	r0, [pc, #20]	; a338 <__printf_chk@plt+0x5b98>
    a320:	ldr	r0, [sl, r0]
    a324:	bl	46ec <__libc_start_main@plt>
    a328:	bl	3f78 <abort@plt>
    a32c:	strdeq	ip, [r6], -r0
    a330:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a334:	andeq	r0, r0, r0, asr #9
    a338:	muleq	r0, r4, r4
    a33c:	ldr	r3, [pc, #20]	; a358 <__printf_chk@plt+0x5bb8>
    a340:	ldr	r2, [pc, #20]	; a35c <__printf_chk@plt+0x5bbc>
    a344:	add	r3, pc, r3
    a348:	ldr	r2, [r3, r2]
    a34c:	cmp	r2, #0
    a350:	bxeq	lr
    a354:	b	4704 <__gmon_start__@plt>
    a358:	ldrdeq	ip, [r6], -r0
    a35c:	ldrdeq	r0, [r0], -r4
    a360:	ldr	r2, [pc, #60]	; a3a4 <__printf_chk@plt+0x5c04>
    a364:	ldr	r0, [pc, #60]	; a3a8 <__printf_chk@plt+0x5c08>
    a368:	add	r2, pc, r2
    a36c:	add	r0, pc, r0
    a370:	add	r2, r2, #3
    a374:	rsb	r2, r0, r2
    a378:	push	{r3, lr}
    a37c:	cmp	r2, #6
    a380:	ldr	r3, [pc, #36]	; a3ac <__printf_chk@plt+0x5c0c>
    a384:	add	r3, pc, r3
    a388:	popls	{r3, pc}
    a38c:	ldr	r2, [pc, #28]	; a3b0 <__printf_chk@plt+0x5c10>
    a390:	ldr	r3, [r3, r2]
    a394:	cmp	r3, #0
    a398:	popeq	{r3, pc}
    a39c:	blx	r3
    a3a0:	pop	{r3, pc}
    a3a4:	andeq	ip, r6, r0, asr sp
    a3a8:	andeq	ip, r6, ip, asr #26
    a3ac:	muleq	r6, r0, r7
    a3b0:	andeq	r0, r0, ip, asr #9
    a3b4:	push	{r3, lr}
    a3b8:	ldr	r0, [pc, #64]	; a400 <__printf_chk@plt+0x5c60>
    a3bc:	ldr	r3, [pc, #64]	; a404 <__printf_chk@plt+0x5c64>
    a3c0:	add	r0, pc, r0
    a3c4:	ldr	r2, [pc, #60]	; a408 <__printf_chk@plt+0x5c68>
    a3c8:	add	r3, pc, r3
    a3cc:	rsb	r3, r0, r3
    a3d0:	add	r2, pc, r2
    a3d4:	asr	r3, r3, #2
    a3d8:	add	r3, r3, r3, lsr #31
    a3dc:	asrs	r3, r3, #1
    a3e0:	popeq	{r3, pc}
    a3e4:	ldr	r1, [pc, #32]	; a40c <__printf_chk@plt+0x5c6c>
    a3e8:	ldr	r2, [r2, r1]
    a3ec:	cmp	r2, #0
    a3f0:	popeq	{r3, pc}
    a3f4:	mov	r1, r3
    a3f8:	blx	r2
    a3fc:	pop	{r3, pc}
    a400:	strdeq	ip, [r6], -r8
    a404:	strdeq	ip, [r6], -r0
    a408:	andeq	ip, r6, r4, asr #14
    a40c:	ldrdeq	r0, [r0], -ip
    a410:	ldr	r2, [pc, #76]	; a464 <__printf_chk@plt+0x5cc4>
    a414:	push	{r3, lr}
    a418:	add	r2, pc, r2
    a41c:	ldr	r3, [pc, #68]	; a468 <__printf_chk@plt+0x5cc8>
    a420:	ldrb	r2, [r2]
    a424:	add	r3, pc, r3
    a428:	cmp	r2, #0
    a42c:	popne	{r3, pc}
    a430:	ldr	r2, [pc, #52]	; a46c <__printf_chk@plt+0x5ccc>
    a434:	ldr	r3, [r3, r2]
    a438:	cmp	r3, #0
    a43c:	beq	a44c <__printf_chk@plt+0x5cac>
    a440:	ldr	r0, [pc, #40]	; a470 <__printf_chk@plt+0x5cd0>
    a444:	add	r0, pc, r0
    a448:	bl	4758 <__cxa_finalize@plt>
    a44c:	bl	a360 <__printf_chk@plt+0x5bc0>
    a450:	ldr	r3, [pc, #28]	; a474 <__printf_chk@plt+0x5cd4>
    a454:	mov	r2, #1
    a458:	add	r3, pc, r3
    a45c:	strb	r2, [r3]
    a460:	pop	{r3, pc}
    a464:	andeq	ip, r6, r0, lsr #25
    a468:	strdeq	ip, [r6], -r0
    a46c:	andeq	r0, r0, r0, ror #9
    a470:	andeq	ip, r6, r8, rrx
    a474:	andeq	ip, r6, r0, ror #24
    a478:	ldr	r0, [pc, #52]	; a4b4 <__printf_chk@plt+0x5d14>
    a47c:	push	{r3, lr}
    a480:	add	r0, pc, r0
    a484:	ldr	r3, [pc, #44]	; a4b8 <__printf_chk@plt+0x5d18>
    a488:	ldr	r2, [r0]
    a48c:	add	r3, pc, r3
    a490:	cmp	r2, #0
    a494:	beq	a4ac <__printf_chk@plt+0x5d0c>
    a498:	ldr	r2, [pc, #28]	; a4bc <__printf_chk@plt+0x5d1c>
    a49c:	ldr	r3, [r3, r2]
    a4a0:	cmp	r3, #0
    a4a4:	beq	a4ac <__printf_chk@plt+0x5d0c>
    a4a8:	blx	r3
    a4ac:	pop	{r3, lr}
    a4b0:	b	a3b4 <__printf_chk@plt+0x5c14>
    a4b4:	andeq	fp, r6, r0, lsl sp
    a4b8:	andeq	ip, r6, r8, lsl #13
    a4bc:			; <UNDEFINED> instruction: 0x000004b4
    a4c0:	push	{r4, r5, r6, r7, r8, lr}
    a4c4:	mov	r8, r0
    a4c8:	ldrb	r3, [r0]
    a4cc:	mov	r4, r1
    a4d0:	cmp	r3, #45	; 0x2d
    a4d4:	beq	a500 <__printf_chk@plt+0x5d60>
    a4d8:	add	r0, r0, #1
    a4dc:	bl	2380c <__printf_chk@plt+0x1f06c>
    a4e0:	cmn	r0, #1
    a4e4:	mov	r2, r0
    a4e8:	asr	r3, r0, #31
    a4ec:	beq	a55c <__printf_chk@plt+0x5dbc>
    a4f0:	mov	r0, #1
    a4f4:	mov	r1, #0
    a4f8:	asr	r5, r4, #31
    a4fc:	b	a53c <__printf_chk@plt+0x5d9c>
    a500:	add	r0, r0, #1
    a504:	mvn	r6, #0
    a508:	bl	2380c <__printf_chk@plt+0x1f06c>
    a50c:	mvn	r7, #0
    a510:	asr	r3, r0, #31
    a514:	mov	r2, r0
    a518:	cmp	r3, r7
    a51c:	cmpeq	r2, r6
    a520:	beq	a55c <__printf_chk@plt+0x5dbc>
    a524:	asr	r5, r4, #31
    a528:	cmp	r4, r2
    a52c:	sbcs	r1, r5, r3
    a530:	movge	r0, r6
    a534:	movge	r1, r7
    a538:	blt	a54c <__printf_chk@plt+0x5dac>
    a53c:	bl	42408 <__printf_chk@plt+0x3dc68>
    a540:	adds	r0, r0, r4
    a544:	adc	r1, r1, r5
    a548:	pop	{r4, r5, r6, r7, r8, pc}
    a54c:	ldr	r0, [pc, #24]	; a56c <__printf_chk@plt+0x5dcc>
    a550:	mov	r1, r8
    a554:	add	r0, pc, r0
    a558:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a55c:	ldr	r0, [pc, #12]	; a570 <__printf_chk@plt+0x5dd0>
    a560:	mov	r1, r8
    a564:	add	r0, pc, r0
    a568:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a56c:	andeq	r8, r3, r8, asr #23
    a570:	muleq	r3, r0, fp
    a574:	ldr	ip, [pc, #256]	; a67c <__printf_chk@plt+0x5edc>
    a578:	mov	r3, #0
    a57c:	push	{r4, r5, r6, r7, lr}
    a580:	add	ip, pc, ip
    a584:	ldr	lr, [pc, #244]	; a680 <__printf_chk@plt+0x5ee0>
    a588:	sub	sp, sp, #12
    a58c:	ldr	r1, [pc, #240]	; a684 <__printf_chk@plt+0x5ee4>
    a590:	mov	r7, r0
    a594:	mov	r2, sp
    a598:	ldr	r5, [ip, lr]
    a59c:	add	r1, pc, r1
    a5a0:	ldr	ip, [r5]
    a5a4:	str	ip, [sp, #4]
    a5a8:	bl	1afa8 <__printf_chk@plt+0x16808>
    a5ac:	subs	r3, r0, #0
    a5b0:	beq	a610 <__printf_chk@plt+0x5e70>
    a5b4:	cmn	r3, #43	; 0x2b
    a5b8:	bne	a648 <__printf_chk@plt+0x5ea8>
    a5bc:	ldr	r3, [pc, #196]	; a688 <__printf_chk@plt+0x5ee8>
    a5c0:	ldr	r0, [pc, r3]
    a5c4:	cmp	r0, #0
    a5c8:	beq	a62c <__printf_chk@plt+0x5e8c>
    a5cc:	bl	21878 <__printf_chk@plt+0x1d0d8>
    a5d0:	mov	r4, r0
    a5d4:	mov	r2, sp
    a5d8:	mov	r3, #0
    a5dc:	mov	r1, r4
    a5e0:	mov	r0, r7
    a5e4:	bl	1afa8 <__printf_chk@plt+0x16808>
    a5e8:	mov	r6, r0
    a5ec:	mov	r0, r4
    a5f0:	bl	4458 <strlen@plt>
    a5f4:	mov	r1, r0
    a5f8:	mov	r0, r4
    a5fc:	bl	4160c <__printf_chk@plt+0x3ce6c>
    a600:	mov	r0, r4
    a604:	bl	3bdc <free@plt>
    a608:	cmp	r6, #0
    a60c:	bne	a660 <__printf_chk@plt+0x5ec0>
    a610:	ldr	r2, [sp, #4]
    a614:	ldr	r3, [r5]
    a618:	ldr	r0, [sp]
    a61c:	cmp	r2, r3
    a620:	bne	a644 <__printf_chk@plt+0x5ea4>
    a624:	add	sp, sp, #12
    a628:	pop	{r4, r5, r6, r7, pc}
    a62c:	ldr	r0, [pc, #88]	; a68c <__printf_chk@plt+0x5eec>
    a630:	mov	r1, #2
    a634:	add	r0, pc, r0
    a638:	bl	20ef0 <__printf_chk@plt+0x1c750>
    a63c:	mov	r4, r0
    a640:	b	a5d4 <__printf_chk@plt+0x5e34>
    a644:	bl	41b8 <__stack_chk_fail@plt>
    a648:	bl	c22c <__printf_chk@plt+0x7a8c>
    a64c:	mov	r1, r7
    a650:	mov	r2, r0
    a654:	ldr	r0, [pc, #52]	; a690 <__printf_chk@plt+0x5ef0>
    a658:	add	r0, pc, r0
    a65c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a660:	mov	r0, r6
    a664:	bl	c22c <__printf_chk@plt+0x7a8c>
    a668:	mov	r1, r7
    a66c:	mov	r2, r0
    a670:	ldr	r0, [pc, #28]	; a694 <__printf_chk@plt+0x5ef4>
    a674:	add	r0, pc, r0
    a678:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a67c:	muleq	r6, r4, r5
    a680:	andeq	r0, r0, r8, lsl #9
    a684:	andeq	fp, r3, r4, lsr #7
    a688:	andeq	ip, r6, r0, lsl #22
    a68c:	andeq	r8, r3, r8, lsr #22
    a690:	strdeq	r8, [r3], -r0
    a694:	ldrdeq	r8, [r3], -r4
    a698:	push	{r3, r4, r5, lr}
    a69c:	mov	r2, r1
    a6a0:	mov	r4, r1
    a6a4:	mov	r5, r0
    a6a8:	ldr	r1, [pc, #84]	; a704 <__printf_chk@plt+0x5f64>
    a6ac:	ldr	r0, [pc, #84]	; a708 <__printf_chk@plt+0x5f68>
    a6b0:	add	r1, pc, r1
    a6b4:	add	r0, pc, r0
    a6b8:	bl	1f09c <__printf_chk@plt+0x1a8fc>
    a6bc:	mov	r1, r4
    a6c0:	mov	r0, r5
    a6c4:	bl	156dc <__printf_chk@plt+0x10f3c>
    a6c8:	subs	r1, r0, #0
    a6cc:	bne	a6e4 <__printf_chk@plt+0x5f44>
    a6d0:	mov	r2, r1
    a6d4:	mov	r0, r5
    a6d8:	bl	15618 <__printf_chk@plt+0x10e78>
    a6dc:	subs	r1, r0, #0
    a6e0:	popeq	{r3, r4, r5, pc}
    a6e4:	mov	r0, r1
    a6e8:	bl	c22c <__printf_chk@plt+0x7a8c>
    a6ec:	ldr	r1, [pc, #24]	; a70c <__printf_chk@plt+0x5f6c>
    a6f0:	add	r1, pc, r1
    a6f4:	mov	r2, r0
    a6f8:	ldr	r0, [pc, #16]	; a710 <__printf_chk@plt+0x5f70>
    a6fc:	add	r0, pc, r0
    a700:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a704:	ldrdeq	r8, [r3], -r4
    a708:	andeq	r9, r3, r4, asr #10
    a70c:	muleq	r3, r4, r8
    a710:	andeq	r8, r3, r4, ror sl
    a714:	ldr	r3, [pc, #92]	; a778 <__printf_chk@plt+0x5fd8>
    a718:	mov	r1, #1
    a71c:	ldr	ip, [pc, #88]	; a77c <__printf_chk@plt+0x5fdc>
    a720:	mov	r2, #540	; 0x21c
    a724:	add	r3, pc, r3
    a728:	ldr	r0, [pc, #80]	; a780 <__printf_chk@plt+0x5fe0>
    a72c:	push	{r4, lr}
    a730:	add	r0, pc, r0
    a734:	ldr	r4, [r3, ip]
    a738:	ldr	r3, [r4]
    a73c:	bl	43d4 <fwrite@plt>
    a740:	ldr	r0, [pc, #60]	; a784 <__printf_chk@plt+0x5fe4>
    a744:	ldr	r3, [r4]
    a748:	mov	r1, #1
    a74c:	mov	r2, #28
    a750:	add	r0, pc, r0
    a754:	bl	43d4 <fwrite@plt>
    a758:	ldr	r0, [pc, #40]	; a788 <__printf_chk@plt+0x5fe8>
    a75c:	ldr	r3, [r4]
    a760:	mov	r1, #1
    a764:	add	r0, pc, r0
    a768:	movw	r2, #781	; 0x30d
    a76c:	bl	43d4 <fwrite@plt>
    a770:	mov	r0, #1
    a774:	bl	3d20 <exit@plt>
    a778:	strdeq	ip, [r6], -r0
    a77c:			; <UNDEFINED> instruction: 0x000004b0
    a780:	andeq	r8, r3, r0, lsr #21
    a784:	andeq	r8, r3, r0, lsr #25
    a788:	andeq	r8, r3, ip, lsr #25
    a78c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a790:	mov	r5, r0
    a794:	ldr	r6, [r0, #24]
    a798:	sub	sp, sp, #12
    a79c:	mov	r7, r1
    a7a0:	cmp	r6, #0
    a7a4:	moveq	r4, r6
    a7a8:	beq	a814 <__printf_chk@plt+0x6074>
    a7ac:	ldrb	r4, [r6]
    a7b0:	cmp	r4, #0
    a7b4:	beq	a804 <__printf_chk@plt+0x6064>
    a7b8:	cmp	r4, #42	; 0x2a
    a7bc:	beq	a914 <__printf_chk@plt+0x6174>
    a7c0:	cmp	r4, #63	; 0x3f
    a7c4:	beq	a914 <__printf_chk@plt+0x6174>
    a7c8:	cmp	r4, #33	; 0x21
    a7cc:	beq	a914 <__printf_chk@plt+0x6174>
    a7d0:	mov	r2, r6
    a7d4:	mov	r4, #0
    a7d8:	b	a7f4 <__printf_chk@plt+0x6054>
    a7dc:	cmp	r3, #42	; 0x2a
    a7e0:	beq	a804 <__printf_chk@plt+0x6064>
    a7e4:	cmp	r3, #63	; 0x3f
    a7e8:	beq	a804 <__printf_chk@plt+0x6064>
    a7ec:	cmp	r3, #33	; 0x21
    a7f0:	beq	a804 <__printf_chk@plt+0x6064>
    a7f4:	ldrb	r3, [r2, #1]!
    a7f8:	add	r4, r4, #1
    a7fc:	cmp	r3, #0
    a800:	bne	a7dc <__printf_chk@plt+0x603c>
    a804:	mov	r0, r6
    a808:	bl	4458 <strlen@plt>
    a80c:	subs	r4, r0, r4
    a810:	movne	r4, #1
    a814:	ldr	r3, [r5, #8]
    a818:	cmp	r3, #1
    a81c:	beq	a8a8 <__printf_chk@plt+0x6108>
    a820:	bcc	a850 <__printf_chk@plt+0x60b0>
    a824:	cmp	r3, #3
    a828:	beq	a850 <__printf_chk@plt+0x60b0>
    a82c:	ldr	r2, [pc, #392]	; a9bc <__printf_chk@plt+0x621c>
    a830:	mov	r1, #1
    a834:	ldr	r0, [r7, #4]
    a838:	ldr	r3, [r5, #16]
    a83c:	add	r2, pc, r2
    a840:	bl	3df8 <__fprintf_chk@plt>
    a844:	mov	r0, #0
    a848:	add	sp, sp, #12
    a84c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a850:	ldr	r3, [r5, #12]
    a854:	tst	r3, #4
    a858:	bne	a8f0 <__printf_chk@plt+0x6150>
    a85c:	cmp	r4, #0
    a860:	beq	a8c0 <__printf_chk@plt+0x6120>
    a864:	ldr	r2, [pc, #340]	; a9c0 <__printf_chk@plt+0x6220>
    a868:	mov	r1, #1
    a86c:	ldr	r0, [r7, #4]
    a870:	add	r2, pc, r2
    a874:	ldr	r3, [r5, #16]
    a878:	bl	3df8 <__fprintf_chk@plt>
    a87c:	ldr	r3, [pc, #320]	; a9c4 <__printf_chk@plt+0x6224>
    a880:	add	r3, pc, r3
    a884:	ldr	r3, [r3, #4]
    a888:	cmp	r3, #0
    a88c:	bne	a844 <__printf_chk@plt+0x60a4>
    a890:	ldr	r0, [pc, #304]	; a9c8 <__printf_chk@plt+0x6228>
    a894:	ldm	r5, {r1, r2}
    a898:	add	r0, pc, r0
    a89c:	ldr	r3, [r5, #24]
    a8a0:	bl	1eefc <__printf_chk@plt+0x1a75c>
    a8a4:	b	a844 <__printf_chk@plt+0x60a4>
    a8a8:	ldr	r0, [pc, #284]	; a9cc <__printf_chk@plt+0x622c>
    a8ac:	str	r3, [r7, #16]
    a8b0:	add	r0, pc, r0
    a8b4:	ldm	r5, {r1, r2}
    a8b8:	bl	1eefc <__printf_chk@plt+0x1a75c>
    a8bc:	b	a82c <__printf_chk@plt+0x608c>
    a8c0:	ldr	sl, [r5, #20]
    a8c4:	cmp	sl, #1
    a8c8:	beq	a91c <__printf_chk@plt+0x617c>
    a8cc:	ldr	r2, [pc, #252]	; a9d0 <__printf_chk@plt+0x6230>
    a8d0:	mov	r1, #1
    a8d4:	ldr	r0, [r7, #4]
    a8d8:	ldr	r3, [r5, #16]
    a8dc:	add	r2, pc, r2
    a8e0:	bl	3df8 <__fprintf_chk@plt>
    a8e4:	mov	r0, #0
    a8e8:	add	sp, sp, #12
    a8ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a8f0:	ldr	r2, [pc, #220]	; a9d4 <__printf_chk@plt+0x6234>
    a8f4:	mov	r1, #1
    a8f8:	ldr	r0, [r7, #4]
    a8fc:	add	r2, pc, r2
    a900:	ldr	r3, [r5, #16]
    a904:	bl	3df8 <__fprintf_chk@plt>
    a908:	cmp	r4, #0
    a90c:	bne	a87c <__printf_chk@plt+0x60dc>
    a910:	b	a844 <__printf_chk@plt+0x60a4>
    a914:	mov	r4, #0
    a918:	b	a804 <__printf_chk@plt+0x6064>
    a91c:	mov	r0, r6
    a920:	bl	21878 <__printf_chk@plt+0x1d0d8>
    a924:	subs	fp, r0, #0
    a928:	beq	a9a4 <__printf_chk@plt+0x6204>
    a92c:	ldr	r9, [pc, #164]	; a9d8 <__printf_chk@plt+0x6238>
    a930:	mov	r6, fp
    a934:	add	r9, pc, r9
    a938:	b	a940 <__printf_chk@plt+0x61a0>
    a93c:	mov	r6, r8
    a940:	mov	r0, r6
    a944:	mov	r1, #44	; 0x2c
    a948:	bl	474c <strchr@plt>
    a94c:	cmp	r0, #0
    a950:	moveq	r8, r0
    a954:	addne	r8, r0, #1
    a958:	strbne	r4, [r0]
    a95c:	ldrb	r3, [r6]
    a960:	cmp	r3, #0
    a964:	beq	a9a4 <__printf_chk@plt+0x6204>
    a968:	mov	r1, #0
    a96c:	mov	r0, r6
    a970:	mov	r2, r1
    a974:	bl	1cf68 <__printf_chk@plt+0x187c8>
    a978:	subs	r3, r0, #0
    a97c:	beq	a9b0 <__printf_chk@plt+0x6210>
    a980:	ldr	ip, [r5, #28]
    a984:	mov	r1, #1
    a988:	ldr	r0, [r7, #4]
    a98c:	mov	r2, r9
    a990:	str	ip, [sp]
    a994:	bl	3df8 <__fprintf_chk@plt>
    a998:	cmp	r8, #0
    a99c:	str	sl, [r7, #8]
    a9a0:	bne	a93c <__printf_chk@plt+0x619c>
    a9a4:	mov	r0, fp
    a9a8:	bl	3bdc <free@plt>
    a9ac:	b	a844 <__printf_chk@plt+0x60a4>
    a9b0:	ldr	r0, [pc, #36]	; a9dc <__printf_chk@plt+0x623c>
    a9b4:	add	r0, pc, r0
    a9b8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    a9bc:	andeq	r8, r3, r4, ror #29
    a9c0:			; <UNDEFINED> instruction: 0x00038eb0
    a9c4:	andeq	ip, r6, r0, asr #16
    a9c8:	andeq	r8, r3, ip, lsl #29
    a9cc:			; <UNDEFINED> instruction: 0x00038eb8
    a9d0:	andeq	r8, r3, r4, asr #28
    a9d4:	andeq	r8, r3, r4, lsr #28
    a9d8:	muleq	r3, ip, r3
    a9dc:	andeq	r8, r3, r0, lsr #27
    a9e0:	ldr	r3, [pc, #516]	; abec <__printf_chk@plt+0x644c>
    a9e4:	push	{r4, r5, r6, r7, lr}
    a9e8:	add	r3, pc, r3
    a9ec:	sub	sp, sp, #12
    a9f0:	mov	r4, r0
    a9f4:	ldr	r2, [r3, #8]
    a9f8:	mov	r5, r1
    a9fc:	cmp	r2, #0
    aa00:	movne	r7, #2
    aa04:	movne	r6, #3
    aa08:	ldreq	r3, [pc, #480]	; abf0 <__printf_chk@plt+0x6450>
    aa0c:	moveq	r6, r2
    aa10:	addeq	r3, pc, r3
    aa14:	ldreq	r7, [r3]
    aa18:	ldr	r3, [r4, #8]
    aa1c:	cmp	r3, #3
    aa20:	beq	aa64 <__printf_chk@plt+0x62c4>
    aa24:	ldr	r2, [pc, #456]	; abf4 <__printf_chk@plt+0x6454>
    aa28:	add	r2, pc, r2
    aa2c:	ldr	r2, [r2, #12]
    aa30:	cmp	r2, #0
    aa34:	beq	aa58 <__printf_chk@plt+0x62b8>
    aa38:	cmp	r3, #1
    aa3c:	beq	ab74 <__printf_chk@plt+0x63d4>
    aa40:	ldr	r2, [pc, #432]	; abf8 <__printf_chk@plt+0x6458>
    aa44:	mov	r1, #1
    aa48:	ldr	r0, [r5, #4]
    aa4c:	ldr	r3, [r4, #16]
    aa50:	add	r2, pc, r2
    aa54:	bl	3df8 <__fprintf_chk@plt>
    aa58:	mov	r0, #0
    aa5c:	add	sp, sp, #12
    aa60:	pop	{r4, r5, r6, r7, pc}
    aa64:	ldr	r3, [pc, #400]	; abfc <__printf_chk@plt+0x645c>
    aa68:	add	r3, pc, r3
    aa6c:	ldr	r2, [r3, #12]
    aa70:	cmp	r2, #0
    aa74:	beq	aaac <__printf_chk@plt+0x630c>
    aa78:	ldr	r0, [r4, #20]
    aa7c:	cmp	r0, #1
    aa80:	bne	ab8c <__printf_chk@plt+0x63ec>
    aa84:	ldr	r3, [r3, #16]
    aa88:	str	r0, [r5, #12]
    aa8c:	cmp	r3, #0
    aa90:	bne	aa58 <__printf_chk@plt+0x62b8>
    aa94:	ldr	r1, [pc, #356]	; ac00 <__printf_chk@plt+0x6460>
    aa98:	ldr	r2, [r5]
    aa9c:	ldr	r3, [r4, #4]
    aaa0:	add	r1, pc, r1
    aaa4:	bl	47a0 <__printf_chk@plt>
    aaa8:	b	aa58 <__printf_chk@plt+0x62b8>
    aaac:	ldr	r2, [r3, #4]
    aab0:	cmp	r2, #0
    aab4:	beq	aa58 <__printf_chk@plt+0x62b8>
    aab8:	ldr	r3, [r3, #16]
    aabc:	mov	r2, #1
    aac0:	str	r2, [r5, #12]
    aac4:	cmp	r3, #0
    aac8:	bne	ab04 <__printf_chk@plt+0x6364>
    aacc:	ldr	r1, [r4, #20]
    aad0:	ldr	r2, [r5]
    aad4:	cmp	r1, #3
    aad8:	ldr	r3, [r4, #4]
    aadc:	beq	abd4 <__printf_chk@plt+0x6434>
    aae0:	cmp	r1, #2
    aae4:	beq	abe0 <__printf_chk@plt+0x6440>
    aae8:	ldr	r1, [pc, #276]	; ac04 <__printf_chk@plt+0x6464>
    aaec:	add	r1, pc, r1
    aaf0:	str	r1, [sp]
    aaf4:	mov	r0, #1
    aaf8:	ldr	r1, [pc, #264]	; ac08 <__printf_chk@plt+0x6468>
    aafc:	add	r1, pc, r1
    ab00:	bl	47a0 <__printf_chk@plt>
    ab04:	ldr	r3, [pc, #256]	; ac0c <__printf_chk@plt+0x646c>
    ab08:	add	r3, pc, r3
    ab0c:	ldr	r2, [r3, #20]
    ab10:	cmp	r2, #0
    ab14:	bne	abc4 <__printf_chk@plt+0x6424>
    ab18:	ldr	r3, [r3, #24]
    ab1c:	cmp	r3, #0
    ab20:	beq	aba8 <__printf_chk@plt+0x6408>
    ab24:	mov	r1, r7
    ab28:	mov	r2, r6
    ab2c:	ldr	r0, [r4, #36]	; 0x24
    ab30:	bl	f278 <__printf_chk@plt+0xaad8>
    ab34:	ldr	r5, [r5]
    ab38:	mov	r6, r0
    ab3c:	ldr	r0, [r4, #36]	; 0x24
    ab40:	bl	def4 <__printf_chk@plt+0x9754>
    ab44:	str	r6, [sp]
    ab48:	ldr	ip, [r4, #40]	; 0x28
    ab4c:	mov	r2, r5
    ab50:	ldr	r1, [pc, #184]	; ac10 <__printf_chk@plt+0x6470>
    ab54:	str	ip, [sp, #4]
    ab58:	add	r1, pc, r1
    ab5c:	mov	r3, r0
    ab60:	mov	r0, #1
    ab64:	bl	47a0 <__printf_chk@plt>
    ab68:	mov	r0, r6
    ab6c:	bl	3bdc <free@plt>
    ab70:	b	aa58 <__printf_chk@plt+0x62b8>
    ab74:	ldr	r0, [pc, #152]	; ac14 <__printf_chk@plt+0x6474>
    ab78:	str	r3, [r5, #16]
    ab7c:	add	r0, pc, r0
    ab80:	ldm	r4, {r1, r2}
    ab84:	bl	1eefc <__printf_chk@plt+0x1a75c>
    ab88:	b	aa40 <__printf_chk@plt+0x62a0>
    ab8c:	ldr	r2, [pc, #132]	; ac18 <__printf_chk@plt+0x6478>
    ab90:	mov	r1, #1
    ab94:	ldr	r0, [r5, #4]
    ab98:	ldr	r3, [r4, #16]
    ab9c:	add	r2, pc, r2
    aba0:	bl	3df8 <__fprintf_chk@plt>
    aba4:	b	aa58 <__printf_chk@plt+0x62b8>
    aba8:	ldr	r2, [pc, #108]	; ac1c <__printf_chk@plt+0x647c>
    abac:	mov	r1, #1
    abb0:	ldr	r0, [r5, #4]
    abb4:	ldr	r3, [r4, #16]
    abb8:	add	r2, pc, r2
    abbc:	bl	3df8 <__fprintf_chk@plt>
    abc0:	b	aa58 <__printf_chk@plt+0x62b8>
    abc4:	mov	r0, r4
    abc8:	mov	r1, r5
    abcc:	bl	a78c <__printf_chk@plt+0x5fec>
    abd0:	b	aa58 <__printf_chk@plt+0x62b8>
    abd4:	ldr	r1, [pc, #68]	; ac20 <__printf_chk@plt+0x6480>
    abd8:	add	r1, pc, r1
    abdc:	b	aaf0 <__printf_chk@plt+0x6350>
    abe0:	ldr	r1, [pc, #60]	; ac24 <__printf_chk@plt+0x6484>
    abe4:	add	r1, pc, r1
    abe8:	b	aaf0 <__printf_chk@plt+0x6350>
    abec:	ldrdeq	ip, [r6], -r8
    abf0:	strdeq	ip, [r6], -r0
    abf4:	muleq	r6, r8, r6
    abf8:	ldrdeq	r8, [r3], -r0
    abfc:	andeq	ip, r6, r8, asr r6
    ac00:	ldrdeq	r8, [r3], -ip
    ac04:	andeq	sl, r3, r4, asr lr
    ac08:	muleq	r3, ip, sp
    ac0c:			; <UNDEFINED> instruction: 0x0006c5b8
    ac10:	andeq	r8, r3, r0, ror #26
    ac14:	andeq	r8, r3, ip, ror #23
    ac18:	andeq	r8, r3, r4, lsl #23
    ac1c:	andeq	r8, r3, r8, ror #22
    ac20:	muleq	r3, r8, ip
    ac24:	muleq	r3, r0, ip
    ac28:	ldr	r3, [pc, #372]	; ada4 <__printf_chk@plt+0x6604>
    ac2c:	ldr	r2, [pc, #372]	; ada8 <__printf_chk@plt+0x6608>
    ac30:	add	r3, pc, r3
    ac34:	push	{r4, r5, r6, r7, lr}
    ac38:	sub	sp, sp, #116	; 0x74
    ac3c:	ldr	r5, [r3, r2]
    ac40:	mov	r4, r0
    ac44:	ldr	r3, [r5]
    ac48:	str	r3, [sp, #108]	; 0x6c
    ac4c:	bl	4458 <strlen@plt>
    ac50:	cmp	r0, #8
    ac54:	beq	ad3c <__printf_chk@plt+0x659c>
    ac58:	cmp	r0, #14
    ac5c:	bne	ad2c <__printf_chk@plt+0x658c>
    ac60:	ldr	r2, [pc, #324]	; adac <__printf_chk@plt+0x660c>
    ac64:	add	r6, sp, #76	; 0x4c
    ac68:	mov	r1, #32
    ac6c:	add	ip, r4, #4
    ac70:	add	r2, pc, r2
    ac74:	mov	r3, r1
    ac78:	str	r2, [sp]
    ac7c:	mov	r0, r6
    ac80:	add	r2, r4, #6
    ac84:	str	ip, [sp, #8]
    ac88:	str	r2, [sp, #12]
    ac8c:	add	ip, r4, #8
    ac90:	add	r2, r4, #10
    ac94:	str	ip, [sp, #16]
    ac98:	str	r2, [sp, #20]
    ac9c:	add	ip, r4, #12
    aca0:	str	r4, [sp, #4]
    aca4:	mov	r2, #1
    aca8:	str	ip, [sp, #24]
    acac:	bl	4470 <__snprintf_chk@plt>
    acb0:	ldr	r1, [pc, #248]	; adb0 <__printf_chk@plt+0x6610>
    acb4:	add	r1, pc, r1
    acb8:	add	r7, sp, #32
    acbc:	mov	r0, r6
    acc0:	mov	r3, #0
    acc4:	str	r3, [sp, #32]
    acc8:	mov	r2, r7
    accc:	str	r3, [sp, #36]	; 0x24
    acd0:	str	r3, [sp, #40]	; 0x28
    acd4:	str	r3, [sp, #44]	; 0x2c
    acd8:	str	r3, [sp, #48]	; 0x30
    acdc:	str	r3, [sp, #52]	; 0x34
    ace0:	str	r3, [sp, #56]	; 0x38
    ace4:	str	r3, [sp, #60]	; 0x3c
    ace8:	str	r3, [sp, #64]	; 0x40
    acec:	str	r3, [sp, #68]	; 0x44
    acf0:	str	r3, [sp, #72]	; 0x48
    acf4:	bl	4230 <strptime@plt>
    acf8:	cmp	r0, #0
    acfc:	beq	ad84 <__printf_chk@plt+0x65e4>
    ad00:	mov	r0, r7
    ad04:	bl	46bc <mktime@plt>
    ad08:	cmp	r0, #0
    ad0c:	blt	ad94 <__printf_chk@plt+0x65f4>
    ad10:	ldr	r2, [sp, #108]	; 0x6c
    ad14:	asr	r1, r0, #31
    ad18:	ldr	r3, [r5]
    ad1c:	cmp	r2, r3
    ad20:	bne	ad80 <__printf_chk@plt+0x65e0>
    ad24:	add	sp, sp, #116	; 0x74
    ad28:	pop	{r4, r5, r6, r7, pc}
    ad2c:	ldr	r0, [pc, #128]	; adb4 <__printf_chk@plt+0x6614>
    ad30:	mov	r1, r4
    ad34:	add	r0, pc, r0
    ad38:	bl	1c8d4 <__printf_chk@plt+0x18134>
    ad3c:	ldr	r2, [pc, #116]	; adb8 <__printf_chk@plt+0x6618>
    ad40:	add	r6, sp, #76	; 0x4c
    ad44:	mov	r1, #32
    ad48:	add	ip, r4, #4
    ad4c:	add	r2, pc, r2
    ad50:	mov	r3, r1
    ad54:	str	r2, [sp]
    ad58:	mov	r0, r6
    ad5c:	add	r2, r4, #6
    ad60:	str	r4, [sp, #4]
    ad64:	str	r2, [sp, #12]
    ad68:	mov	r2, #1
    ad6c:	str	ip, [sp, #8]
    ad70:	bl	4470 <__snprintf_chk@plt>
    ad74:	ldr	r1, [pc, #64]	; adbc <__printf_chk@plt+0x661c>
    ad78:	add	r1, pc, r1
    ad7c:	b	acb8 <__printf_chk@plt+0x6518>
    ad80:	bl	41b8 <__stack_chk_fail@plt>
    ad84:	ldr	r0, [pc, #52]	; adc0 <__printf_chk@plt+0x6620>
    ad88:	mov	r1, r4
    ad8c:	add	r0, pc, r0
    ad90:	bl	1c8d4 <__printf_chk@plt+0x18134>
    ad94:	ldr	r0, [pc, #40]	; adc4 <__printf_chk@plt+0x6624>
    ad98:	mov	r1, r4
    ad9c:	add	r0, pc, r0
    ada0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    ada4:	andeq	fp, r6, r4, ror #29
    ada8:	andeq	r0, r0, r8, lsl #9
    adac:	andeq	r8, r3, r4, asr #25
    adb0:	andeq	r8, r3, ip, asr ip
    adb4:	andeq	r8, r3, r0, lsr #24
    adb8:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    adbc:	andeq	r8, r3, ip, lsl #23
    adc0:	andeq	r8, r3, ip, ror #23
    adc4:	andeq	r8, r3, r0, lsl #7
    adc8:	push	{r4, r5, r6, r7, r8, lr}
    adcc:	mov	r6, r0
    add0:	ldr	r8, [pc, #164]	; ae7c <__printf_chk@plt+0x66dc>
    add4:	mov	r5, r2
    add8:	ldr	r0, [pc, #160]	; ae80 <__printf_chk@plt+0x66e0>
    addc:	mov	r2, r1
    ade0:	add	r8, pc, r8
    ade4:	mov	r3, r5
    ade8:	add	r8, r8, #76	; 0x4c
    adec:	add	r0, pc, r0
    adf0:	mov	r4, r1
    adf4:	mov	r1, r8
    adf8:	bl	1f09c <__printf_chk@plt+0x1a8fc>
    adfc:	bl	c728 <__printf_chk@plt+0x7f88>
    ae00:	subs	r7, r0, #0
    ae04:	beq	ae6c <__printf_chk@plt+0x66cc>
    ae08:	mov	r1, r5
    ae0c:	bl	156dc <__printf_chk@plt+0x10f3c>
    ae10:	cmp	r0, #0
    ae14:	bne	ae4c <__printf_chk@plt+0x66ac>
    ae18:	mov	r1, r4
    ae1c:	mov	r0, r6
    ae20:	bl	156dc <__printf_chk@plt+0x10f3c>
    ae24:	cmp	r0, #0
    ae28:	bne	ae4c <__printf_chk@plt+0x66ac>
    ae2c:	mov	r0, r6
    ae30:	mov	r1, r7
    ae34:	bl	1571c <__printf_chk@plt+0x10f7c>
    ae38:	cmp	r0, #0
    ae3c:	bne	ae4c <__printf_chk@plt+0x66ac>
    ae40:	mov	r0, r7
    ae44:	pop	{r4, r5, r6, r7, r8, lr}
    ae48:	b	c9c0 <__printf_chk@plt+0x8220>
    ae4c:	bl	c22c <__printf_chk@plt+0x7a8c>
    ae50:	ldr	r1, [pc, #44]	; ae84 <__printf_chk@plt+0x66e4>
    ae54:	add	r1, pc, r1
    ae58:	add	r1, r1, #76	; 0x4c
    ae5c:	mov	r2, r0
    ae60:	ldr	r0, [pc, #32]	; ae88 <__printf_chk@plt+0x66e8>
    ae64:	add	r0, pc, r0
    ae68:	bl	1c8d4 <__printf_chk@plt+0x18134>
    ae6c:	ldr	r0, [pc, #24]	; ae8c <__printf_chk@plt+0x66ec>
    ae70:	mov	r1, r8
    ae74:	add	r0, pc, r0
    ae78:	bl	1c8d4 <__printf_chk@plt+0x18134>
    ae7c:	andeq	r8, r3, r4, lsr #3
    ae80:	andeq	r8, r3, r8, lsr #23
    ae84:	andeq	r8, r3, r0, lsr r1
    ae88:	andeq	r8, r3, ip, lsl #6
    ae8c:	andeq	r8, r3, ip, lsr #22
    ae90:	push	{r4, r5, r6, lr}
    ae94:	mov	r4, r1
    ae98:	mov	r5, r0
    ae9c:	bl	cd24 <__printf_chk@plt+0x8584>
    aea0:	ands	r6, r4, #1
    aea4:	beq	aecc <__printf_chk@plt+0x672c>
    aea8:	ldr	r3, [pc, #300]	; afdc <__printf_chk@plt+0x683c>
    aeac:	add	r3, pc, r3
    aeb0:	ldr	r2, [r3, #28]
    aeb4:	cmp	r2, #0
    aeb8:	beq	aecc <__printf_chk@plt+0x672c>
    aebc:	ldr	r1, [pc, #284]	; afe0 <__printf_chk@plt+0x6840>
    aec0:	mov	r0, r5
    aec4:	add	r1, pc, r1
    aec8:	bl	adc8 <__printf_chk@plt+0x6628>
    aecc:	tst	r4, #2
    aed0:	beq	af08 <__printf_chk@plt+0x6768>
    aed4:	ldr	r4, [pc, #264]	; afe4 <__printf_chk@plt+0x6844>
    aed8:	add	r4, pc, r4
    aedc:	ldr	r3, [r4, #8]
    aee0:	tst	r3, #1
    aee4:	bne	af38 <__printf_chk@plt+0x6798>
    aee8:	tst	r3, #2
    aeec:	bne	af54 <__printf_chk@plt+0x67b4>
    aef0:	tst	r3, #4
    aef4:	bne	af78 <__printf_chk@plt+0x67d8>
    aef8:	tst	r3, #8
    aefc:	bne	af9c <__printf_chk@plt+0x67fc>
    af00:	tst	r3, #16
    af04:	bne	afc0 <__printf_chk@plt+0x6820>
    af08:	cmp	r6, #0
    af0c:	popeq	{r4, r5, r6, pc}
    af10:	ldr	r3, [pc, #208]	; afe8 <__printf_chk@plt+0x6848>
    af14:	add	r3, pc, r3
    af18:	ldr	r2, [r3, #32]
    af1c:	cmp	r2, #0
    af20:	popeq	{r4, r5, r6, pc}
    af24:	ldr	r1, [pc, #192]	; afec <__printf_chk@plt+0x684c>
    af28:	mov	r0, r5
    af2c:	pop	{r4, r5, r6, lr}
    af30:	add	r1, pc, r1
    af34:	b	adc8 <__printf_chk@plt+0x6628>
    af38:	ldr	r1, [pc, #176]	; aff0 <__printf_chk@plt+0x6850>
    af3c:	mov	r0, r5
    af40:	add	r1, pc, r1
    af44:	bl	a698 <__printf_chk@plt+0x5ef8>
    af48:	ldr	r3, [r4, #8]
    af4c:	tst	r3, #2
    af50:	beq	aef0 <__printf_chk@plt+0x6750>
    af54:	ldr	r1, [pc, #152]	; aff4 <__printf_chk@plt+0x6854>
    af58:	mov	r0, r5
    af5c:	add	r1, pc, r1
    af60:	bl	a698 <__printf_chk@plt+0x5ef8>
    af64:	ldr	r3, [pc, #140]	; aff8 <__printf_chk@plt+0x6858>
    af68:	add	r3, pc, r3
    af6c:	ldr	r3, [r3, #8]
    af70:	tst	r3, #4
    af74:	beq	aef8 <__printf_chk@plt+0x6758>
    af78:	ldr	r1, [pc, #124]	; affc <__printf_chk@plt+0x685c>
    af7c:	mov	r0, r5
    af80:	add	r1, pc, r1
    af84:	bl	a698 <__printf_chk@plt+0x5ef8>
    af88:	ldr	r3, [pc, #112]	; b000 <__printf_chk@plt+0x6860>
    af8c:	add	r3, pc, r3
    af90:	ldr	r3, [r3, #8]
    af94:	tst	r3, #8
    af98:	beq	af00 <__printf_chk@plt+0x6760>
    af9c:	ldr	r1, [pc, #96]	; b004 <__printf_chk@plt+0x6864>
    afa0:	mov	r0, r5
    afa4:	add	r1, pc, r1
    afa8:	bl	a698 <__printf_chk@plt+0x5ef8>
    afac:	ldr	r3, [pc, #84]	; b008 <__printf_chk@plt+0x6868>
    afb0:	add	r3, pc, r3
    afb4:	ldr	r3, [r3, #8]
    afb8:	tst	r3, #16
    afbc:	beq	af08 <__printf_chk@plt+0x6768>
    afc0:	ldr	r1, [pc, #68]	; b00c <__printf_chk@plt+0x686c>
    afc4:	mov	r0, r5
    afc8:	add	r1, pc, r1
    afcc:	bl	a698 <__printf_chk@plt+0x5ef8>
    afd0:	cmp	r6, #0
    afd4:	bne	af10 <__printf_chk@plt+0x6770>
    afd8:	pop	{r4, r5, r6, pc}
    afdc:	andeq	ip, r6, r4, lsl r2
    afe0:	andeq	r8, r3, ip, asr #18
    afe4:	andeq	ip, r6, r8, lsr #2
    afe8:	andeq	ip, r6, ip, lsr #3
    afec:	strdeq	r8, [r3], -r0
    aff0:	andeq	r8, r3, ip, ror #16
    aff4:	andeq	r8, r3, r8, ror #16
    aff8:	muleq	r6, r8, r0
    affc:	andeq	r8, r3, ip, asr r8
    b000:	andeq	ip, r6, r4, ror r0
    b004:	andeq	r8, r3, r0, asr r8
    b008:	andeq	ip, r6, r0, asr r0
    b00c:	andeq	r8, r3, r8, lsr r8
    b010:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b014:	sub	sp, sp, #16384	; 0x4000
    b018:	ldr	r4, [pc, #1360]	; b570 <__printf_chk@plt+0x6dd0>
    b01c:	sub	sp, sp, #236	; 0xec
    b020:	ldr	r1, [pc, #1356]	; b574 <__printf_chk@plt+0x6dd4>
    b024:	add	lr, sp, #16384	; 0x4000
    b028:	add	r4, pc, r4
    b02c:	ldr	r2, [pc, #1348]	; b578 <__printf_chk@plt+0x6dd8>
    b030:	movw	r3, #48972	; 0xbf4c
    b034:	add	lr, lr, #232	; 0xe8
    b038:	ldr	r1, [r4, r1]
    b03c:	add	r2, pc, r2
    b040:	movt	r3, #65535	; 0xffff
    b044:	mov	ip, #0
    b048:	ldr	r2, [r2, #36]	; 0x24
    b04c:	str	ip, [lr, r3]
    b050:	ldr	r3, [r1]
    b054:	cmp	r2, ip
    b058:	add	r2, sp, #16384	; 0x4000
    b05c:	str	r3, [r2, #228]	; 0xe4
    b060:	beq	b4f8 <__printf_chk@plt+0x6d58>
    b064:	ldr	r3, [pc, #1296]	; b57c <__printf_chk@plt+0x6ddc>
    b068:	add	r3, pc, r3
    b06c:	ldrb	r2, [r3]
    b070:	cmp	r2, #45	; 0x2d
    b074:	beq	b0ec <__printf_chk@plt+0x694c>
    b078:	ldr	r5, [pc, #1280]	; b580 <__printf_chk@plt+0x6de0>
    b07c:	mov	r0, #3
    b080:	add	r2, sp, #56	; 0x38
    b084:	add	r5, pc, r5
    b088:	mov	r1, r5
    b08c:	bl	3c6c <__xstat64@plt>
    b090:	cmp	r0, #0
    b094:	blt	b518 <__printf_chk@plt+0x6d78>
    b098:	ldrb	r3, [r5]
    b09c:	cmp	r3, #45	; 0x2d
    b0a0:	beq	b0f8 <__printf_chk@plt+0x6958>
    b0a4:	ldr	r6, [pc, #1240]	; b584 <__printf_chk@plt+0x6de4>
    b0a8:	ldr	r1, [pc, #1240]	; b588 <__printf_chk@plt+0x6de8>
    b0ac:	add	r6, pc, r6
    b0b0:	add	r1, pc, r1
    b0b4:	mov	r0, r6
    b0b8:	bl	462c <fopen64@plt>
    b0bc:	subs	r7, r0, #0
    b0c0:	movne	ip, #0
    b0c4:	strne	ip, [sp, #24]
    b0c8:	bne	b128 <__printf_chk@plt+0x6988>
    b0cc:	bl	45cc <__errno_location@plt>
    b0d0:	ldr	r0, [r0]
    b0d4:	bl	3d38 <strerror@plt>
    b0d8:	mov	r1, r6
    b0dc:	mov	r2, r0
    b0e0:	ldr	r0, [pc, #1188]	; b58c <__printf_chk@plt+0x6dec>
    b0e4:	add	r0, pc, r0
    b0e8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b0ec:	ldrb	r3, [r3, #1]
    b0f0:	cmp	r3, #0
    b0f4:	bne	b078 <__printf_chk@plt+0x68d8>
    b0f8:	ldr	r3, [pc, #1168]	; b590 <__printf_chk@plt+0x6df0>
    b0fc:	add	r3, pc, r3
    b100:	ldrb	r3, [r3, #1]
    b104:	cmp	r3, #0
    b108:	bne	b0a4 <__printf_chk@plt+0x6904>
    b10c:	ldr	r3, [pc, #1152]	; b594 <__printf_chk@plt+0x6df4>
    b110:	mov	ip, #1
    b114:	str	ip, [sp, #24]
    b118:	ldr	r6, [pc, #1144]	; b598 <__printf_chk@plt+0x6df8>
    b11c:	ldr	r3, [r4, r3]
    b120:	add	r6, pc, r6
    b124:	ldr	r7, [r3]
    b128:	add	ip, sp, #232	; 0xe8
    b12c:	str	ip, [sp, #12]
    b130:	ldr	ip, [pc, #1124]	; b59c <__printf_chk@plt+0x6dfc>
    b134:	mov	sl, #0
    b138:	add	r5, sp, #228	; 0xe4
    b13c:	add	r8, sp, #52	; 0x34
    b140:	add	ip, pc, ip
    b144:	str	ip, [sp, #16]
    b148:	ldr	ip, [pc, #1104]	; b5a0 <__printf_chk@plt+0x6e00>
    b14c:	mov	r4, sl
    b150:	add	ip, pc, ip
    b154:	str	ip, [sp, #28]
    b158:	ldr	ip, [pc, #1092]	; b5a4 <__printf_chk@plt+0x6e04>
    b15c:	add	ip, pc, ip
    b160:	str	ip, [sp, #32]
    b164:	ldr	ip, [pc, #1084]	; b5a8 <__printf_chk@plt+0x6e08>
    b168:	add	ip, pc, ip
    b16c:	str	ip, [sp, #40]	; 0x28
    b170:	ldr	ip, [pc, #1076]	; b5ac <__printf_chk@plt+0x6e0c>
    b174:	add	ip, pc, ip
    b178:	str	ip, [sp, #44]	; 0x2c
    b17c:	ldr	ip, [pc, #1068]	; b5b0 <__printf_chk@plt+0x6e10>
    b180:	add	ip, pc, ip
    b184:	str	ip, [sp, #36]	; 0x24
    b188:	movw	r9, #48968	; 0xbf48
    b18c:	movt	r9, #65535	; 0xffff
    b190:	str	r8, [sp]
    b194:	mov	r0, r7
    b198:	mov	r1, r6
    b19c:	mov	r2, r5
    b1a0:	mov	r3, #16384	; 0x4000
    b1a4:	bl	243f8 <__printf_chk@plt+0x1fc58>
    b1a8:	cmp	r0, #0
    b1ac:	mov	r0, r4
    b1b0:	bne	b498 <__printf_chk@plt+0x6cf8>
    b1b4:	bl	e818 <__printf_chk@plt+0xa078>
    b1b8:	mov	r3, r5
    b1bc:	mov	r2, r3
    b1c0:	ldrb	ip, [r3], #1
    b1c4:	cmp	ip, #32
    b1c8:	beq	b1bc <__printf_chk@plt+0x6a1c>
    b1cc:	cmp	ip, #9
    b1d0:	beq	b1bc <__printf_chk@plt+0x6a1c>
    b1d4:	add	lr, sp, #16384	; 0x4000
    b1d8:	cmp	ip, #35	; 0x23
    b1dc:	cmpne	ip, #0
    b1e0:	add	lr, lr, #232	; 0xe8
    b1e4:	str	r2, [lr, r9]
    b1e8:	moveq	r4, #0
    b1ec:	beq	b190 <__printf_chk@plt+0x69f0>
    b1f0:	mov	r0, #10
    b1f4:	bl	ea70 <__printf_chk@plt+0xa2d0>
    b1f8:	subs	r4, r0, #0
    b1fc:	beq	b50c <__printf_chk@plt+0x6d6c>
    b200:	add	r1, sp, #48	; 0x30
    b204:	bl	12860 <__printf_chk@plt+0xe0c0>
    b208:	cmp	r0, #0
    b20c:	beq	b244 <__printf_chk@plt+0x6aa4>
    b210:	add	ip, sp, #16384	; 0x4000
    b214:	movw	r3, #48972	; 0xbf4c
    b218:	add	ip, ip, #232	; 0xe8
    b21c:	movt	r3, #65535	; 0xffff
    b220:	ldr	r9, [ip, r3]
    b224:	bl	c22c <__printf_chk@plt+0x7a8c>
    b228:	mov	r1, r6
    b22c:	mov	r2, r9
    b230:	mov	r3, r0
    b234:	ldr	r0, [pc, #888]	; b5b4 <__printf_chk@plt+0x6e14>
    b238:	add	r0, pc, r0
    b23c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    b240:	b	b188 <__printf_chk@plt+0x69e8>
    b244:	mov	r0, r4
    b248:	bl	e4c0 <__printf_chk@plt+0x9d20>
    b24c:	cmp	r0, #0
    b250:	beq	b4ac <__printf_chk@plt+0x6d0c>
    b254:	ldr	ip, [sp, #24]
    b258:	movw	r3, #48972	; 0xbf4c
    b25c:	movt	r3, #65535	; 0xffff
    b260:	cmp	ip, #0
    b264:	bne	b4dc <__printf_chk@plt+0x6d3c>
    b268:	add	lr, sp, #16384	; 0x4000
    b26c:	add	lr, lr, #232	; 0xe8
    b270:	ldr	r0, [lr, r3]
    b274:	cmp	r0, #1
    b278:	movne	r3, r0
    b27c:	beq	b548 <__printf_chk@plt+0x6da8>
    b280:	ldr	r1, [pc, #816]	; b5b8 <__printf_chk@plt+0x6e18>
    b284:	mov	r0, #1
    b288:	mov	r2, r6
    b28c:	add	r1, pc, r1
    b290:	bl	47a0 <__printf_chk@plt>
    b294:	ldr	ip, [sp, #16]
    b298:	mov	r2, #0
    b29c:	mov	r0, r4
    b2a0:	ldr	r1, [ip]
    b2a4:	bl	f278 <__printf_chk@plt+0xaad8>
    b2a8:	ldr	ip, [sp, #16]
    b2ac:	ldr	r3, [r4, #32]
    b2b0:	mov	r2, #0
    b2b4:	ldr	r1, [ip]
    b2b8:	mov	r9, r0
    b2bc:	ldr	r0, [r3, #56]	; 0x38
    b2c0:	bl	f278 <__printf_chk@plt+0xaad8>
    b2c4:	cmp	r9, #0
    b2c8:	cmpne	r0, #0
    b2cc:	mov	sl, r0
    b2d0:	movne	ip, #0
    b2d4:	moveq	ip, #1
    b2d8:	str	ip, [sp, #20]
    b2dc:	beq	b558 <__printf_chk@plt+0x6db8>
    b2e0:	add	ip, sp, #164	; 0xa4
    b2e4:	mov	r2, #64	; 0x40
    b2e8:	ldr	r0, [r4, #32]
    b2ec:	mov	r1, ip
    b2f0:	mov	fp, ip
    b2f4:	bl	111ec <__printf_chk@plt+0xca4c>
    b2f8:	mov	r0, r4
    b2fc:	bl	dfa8 <__printf_chk@plt+0x9808>
    b300:	mov	r2, r0
    b304:	mov	r0, r4
    b308:	str	r2, [sp, #8]
    b30c:	bl	fec8 <__printf_chk@plt+0xb728>
    b310:	ldr	r2, [sp, #8]
    b314:	ldr	r1, [sp, #28]
    b318:	mov	r3, r0
    b31c:	mov	r0, #1
    b320:	bl	47a0 <__printf_chk@plt>
    b324:	mov	r0, r4
    b328:	bl	def4 <__printf_chk@plt+0x9754>
    b32c:	ldr	r1, [pc, #648]	; b5bc <__printf_chk@plt+0x6e1c>
    b330:	mov	r3, r9
    b334:	add	r1, pc, r1
    b338:	mov	r2, r0
    b33c:	mov	r0, #1
    b340:	bl	47a0 <__printf_chk@plt>
    b344:	ldr	r3, [r4, #32]
    b348:	ldr	r0, [r3, #56]	; 0x38
    b34c:	bl	def4 <__printf_chk@plt+0x9754>
    b350:	ldr	r1, [pc, #616]	; b5c0 <__printf_chk@plt+0x6e20>
    b354:	mov	r3, sl
    b358:	add	r1, pc, r1
    b35c:	mov	r2, r0
    b360:	mov	r0, #1
    b364:	bl	47a0 <__printf_chk@plt>
    b368:	ldr	r3, [r4, #32]
    b36c:	ldr	r1, [pc, #592]	; b5c4 <__printf_chk@plt+0x6e24>
    b370:	mov	r0, #1
    b374:	ldr	r2, [r3, #16]
    b378:	add	r1, pc, r1
    b37c:	bl	47a0 <__printf_chk@plt>
    b380:	ldr	r3, [r4, #32]
    b384:	ldr	r1, [pc, #572]	; b5c8 <__printf_chk@plt+0x6e28>
    b388:	mov	r0, #1
    b38c:	ldrd	r2, [r3, #8]
    b390:	add	r1, pc, r1
    b394:	bl	47a0 <__printf_chk@plt>
    b398:	ldr	r1, [pc, #556]	; b5cc <__printf_chk@plt+0x6e2c>
    b39c:	mov	r2, fp
    b3a0:	mov	r0, #1
    b3a4:	add	r1, pc, r1
    b3a8:	bl	47a0 <__printf_chk@plt>
    b3ac:	ldr	r1, [pc, #540]	; b5d0 <__printf_chk@plt+0x6e30>
    b3b0:	mov	r0, #1
    b3b4:	add	r1, pc, r1
    b3b8:	bl	47a0 <__printf_chk@plt>
    b3bc:	ldr	r3, [r4, #32]
    b3c0:	ldr	r2, [r3, #20]
    b3c4:	cmp	r2, #0
    b3c8:	beq	b4ec <__printf_chk@plt+0x6d4c>
    b3cc:	ldr	r9, [pc, #512]	; b5d4 <__printf_chk@plt+0x6e34>
    b3d0:	ldr	fp, [sp, #20]
    b3d4:	add	r9, pc, r9
    b3d8:	ldr	r3, [r3, #24]
    b3dc:	mov	r0, #1
    b3e0:	mov	r1, r9
    b3e4:	ldr	r2, [r3, fp, lsl #2]
    b3e8:	add	fp, fp, r0
    b3ec:	bl	47a0 <__printf_chk@plt>
    b3f0:	ldr	r3, [r4, #32]
    b3f4:	ldr	r2, [r3, #20]
    b3f8:	cmp	fp, r2
    b3fc:	bcc	b3d8 <__printf_chk@plt+0x6c38>
    b400:	mov	r0, #10
    b404:	bl	3e58 <putchar@plt>
    b408:	ldr	r1, [pc, #456]	; b5d8 <__printf_chk@plt+0x6e38>
    b40c:	mov	r0, #1
    b410:	add	r1, pc, r1
    b414:	bl	47a0 <__printf_chk@plt>
    b418:	ldr	r3, [r4, #32]
    b41c:	ldr	r0, [r3, #48]	; 0x30
    b420:	bl	cfb0 <__printf_chk@plt+0x8810>
    b424:	cmp	r0, #0
    b428:	bne	b47c <__printf_chk@plt+0x6cdc>
    b42c:	ldr	r0, [pc, #424]	; b5dc <__printf_chk@plt+0x6e3c>
    b430:	add	r0, pc, r0
    b434:	bl	3db0 <puts@plt>
    b438:	ldr	r1, [pc, #416]	; b5e0 <__printf_chk@plt+0x6e40>
    b43c:	mov	r0, #1
    b440:	add	r1, pc, r1
    b444:	bl	47a0 <__printf_chk@plt>
    b448:	ldr	r3, [r4, #32]
    b44c:	ldr	r0, [r3, #52]	; 0x34
    b450:	bl	cfb0 <__printf_chk@plt+0x8810>
    b454:	cmp	r0, #0
    b458:	beq	b4d0 <__printf_chk@plt+0x6d30>
    b45c:	mov	r0, #10
    b460:	bl	3e58 <putchar@plt>
    b464:	ldr	r3, [r4, #32]
    b468:	mov	r1, #0
    b46c:	ldr	r0, [r3, #52]	; 0x34
    b470:	bl	496c <__printf_chk@plt+0x1cc>
    b474:	mov	sl, #1
    b478:	b	b188 <__printf_chk@plt+0x69e8>
    b47c:	mov	r0, #10
    b480:	bl	3e58 <putchar@plt>
    b484:	ldr	r3, [r4, #32]
    b488:	mov	r1, #1
    b48c:	ldr	r0, [r3, #48]	; 0x30
    b490:	bl	496c <__printf_chk@plt+0x1cc>
    b494:	b	b438 <__printf_chk@plt+0x6c98>
    b498:	bl	e818 <__printf_chk@plt+0xa078>
    b49c:	mov	r0, r7
    b4a0:	bl	44a0 <fclose@plt>
    b4a4:	eor	r0, sl, #1
    b4a8:	bl	3d20 <exit@plt>
    b4ac:	add	lr, sp, #16384	; 0x4000
    b4b0:	movw	r3, #48972	; 0xbf4c
    b4b4:	add	lr, lr, #232	; 0xe8
    b4b8:	movt	r3, #65535	; 0xffff
    b4bc:	ldr	r0, [sp, #36]	; 0x24
    b4c0:	mov	r1, r6
    b4c4:	ldr	r2, [lr, r3]
    b4c8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
    b4cc:	b	b188 <__printf_chk@plt+0x69e8>
    b4d0:	ldr	r0, [sp, #32]
    b4d4:	bl	3db0 <puts@plt>
    b4d8:	b	b474 <__printf_chk@plt+0x6cd4>
    b4dc:	add	r0, sp, #16384	; 0x4000
    b4e0:	add	r0, r0, #232	; 0xe8
    b4e4:	ldr	r3, [r0, r3]
    b4e8:	b	b280 <__printf_chk@plt+0x6ae0>
    b4ec:	ldr	r0, [sp, #40]	; 0x28
    b4f0:	bl	3db0 <puts@plt>
    b4f4:	b	b408 <__printf_chk@plt+0x6c68>
    b4f8:	ldr	r1, [pc, #228]	; b5e4 <__printf_chk@plt+0x6e44>
    b4fc:	add	r0, r0, #20
    b500:	add	r1, pc, r1
    b504:	bl	5254 <__printf_chk@plt+0xab4>
    b508:	b	b064 <__printf_chk@plt+0x68c4>
    b50c:	ldr	r0, [pc, #212]	; b5e8 <__printf_chk@plt+0x6e48>
    b510:	add	r0, pc, r0
    b514:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b518:	ldr	r3, [pc, #204]	; b5ec <__printf_chk@plt+0x6e4c>
    b51c:	ldr	r3, [r4, r3]
    b520:	ldr	r4, [r3]
    b524:	bl	45cc <__errno_location@plt>
    b528:	ldr	r0, [r0]
    b52c:	bl	3d38 <strerror@plt>
    b530:	mov	r1, r4
    b534:	mov	r2, r5
    b538:	mov	r3, r0
    b53c:	ldr	r0, [pc, #172]	; b5f0 <__printf_chk@plt+0x6e50>
    b540:	add	r0, pc, r0
    b544:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b548:	ldr	r1, [sp, #44]	; 0x2c
    b54c:	mov	r2, r6
    b550:	bl	47a0 <__printf_chk@plt>
    b554:	b	b294 <__printf_chk@plt+0x6af4>
    b558:	ldr	r1, [pc, #148]	; b5f4 <__printf_chk@plt+0x6e54>
    b55c:	ldr	r0, [pc, #148]	; b5f8 <__printf_chk@plt+0x6e58>
    b560:	add	r1, pc, r1
    b564:	add	r0, pc, r0
    b568:	add	r1, r1, #112	; 0x70
    b56c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b570:	andeq	fp, r6, ip, ror #21
    b574:	andeq	r0, r0, r8, lsl #9
    b578:	andeq	ip, r6, r4, lsl #1
    b57c:	muleq	r6, r4, fp
    b580:	andeq	ip, r6, r8, ror fp
    b584:	andeq	ip, r6, r0, asr fp
    b588:	andeq	r9, r3, r4, asr r5
    b58c:	andeq	r8, r3, ip, lsl fp
    b590:	andeq	ip, r6, r0, lsl #22
    b594:	andeq	r0, r0, r4, lsl #9
    b598:	andeq	r8, r3, ip, lsr #21
    b59c:	andeq	fp, r6, r0, asr #29
    b5a0:	andeq	r8, r3, ip, lsr #22
    b5a4:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    b5a8:	andeq	r8, r3, ip, asr #23
    b5ac:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    b5b0:			; <UNDEFINED> instruction: 0x00038ab0
    b5b4:	andeq	r8, r3, r0, ror #19
    b5b8:	andeq	r8, r3, r8, asr #19
    b5bc:	andeq	r8, r3, ip, ror #18
    b5c0:	andeq	r8, r3, r4, ror #18
    b5c4:	andeq	r8, r3, r0, ror #18
    b5c8:	andeq	r8, r3, r0, ror #18
    b5cc:	andeq	r8, r3, r4, ror #18
    b5d0:	andeq	r8, r3, r8, ror #18
    b5d4:	andeq	r8, r3, r8, ror #18
    b5d8:	andeq	r8, r3, r0, asr #18
    b5dc:	andeq	r8, r3, r4, lsl #18
    b5e0:	andeq	r8, r3, ip, lsr #18
    b5e4:	ldrdeq	r8, [r3], -r4
    b5e8:	andeq	r8, r3, r0, lsl #14
    b5ec:	muleq	r0, r0, r4
    b5f0:			; <UNDEFINED> instruction: 0x000386b4
    b5f4:	andeq	r7, r3, r4, lsr #20
    b5f8:	strdeq	r8, [r3], -ip
    b5fc:	push	{r4, r5, r6, r7, r8, lr}
    b600:	sub	sp, sp, #216	; 0xd8
    b604:	ldr	r4, [pc, #820]	; b940 <__printf_chk@plt+0x71a0>
    b608:	mov	r6, r0
    b60c:	ldr	r3, [pc, #816]	; b944 <__printf_chk@plt+0x71a4>
    b610:	add	r4, pc, r4
    b614:	ldr	r2, [pc, #812]	; b948 <__printf_chk@plt+0x71a8>
    b618:	ldr	r3, [r4, r3]
    b61c:	add	r2, pc, r2
    b620:	ldr	r2, [r2, #36]	; 0x24
    b624:	ldr	r3, [r3]
    b628:	cmp	r2, #0
    b62c:	str	r3, [sp, #212]	; 0xd4
    b630:	beq	b6c8 <__printf_chk@plt+0x6f28>
    b634:	ldr	r5, [pc, #784]	; b94c <__printf_chk@plt+0x71ac>
    b638:	mov	r0, #3
    b63c:	add	r2, sp, #40	; 0x28
    b640:	add	r5, pc, r5
    b644:	mov	r1, r5
    b648:	bl	3c6c <__xstat64@plt>
    b64c:	cmp	r0, #0
    b650:	blt	b6dc <__printf_chk@plt+0x6f3c>
    b654:	mov	r0, r5
    b658:	add	r1, sp, #28
    b65c:	mov	r2, #0
    b660:	bl	1b058 <__printf_chk@plt+0x168b8>
    b664:	cmp	r0, #0
    b668:	bne	b70c <__printf_chk@plt+0x6f6c>
    b66c:	ldr	r3, [pc, #732]	; b950 <__printf_chk@plt+0x71b0>
    b670:	add	r3, pc, r3
    b674:	ldr	r2, [r3, #68]	; 0x44
    b678:	cmp	r2, #1
    b67c:	beq	b758 <__printf_chk@plt+0x6fb8>
    b680:	bcc	b734 <__printf_chk@plt+0x6f94>
    b684:	cmp	r2, #2
    b688:	bne	b71c <__printf_chk@plt+0x6f7c>
    b68c:	ldr	r5, [sp, #28]
    b690:	ldr	r0, [r5]
    b694:	bl	e520 <__printf_chk@plt+0x9d80>
    b698:	cmp	r0, #1
    b69c:	bhi	b780 <__printf_chk@plt+0x6fe0>
    b6a0:	ldr	r3, [pc, #684]	; b954 <__printf_chk@plt+0x71b4>
    b6a4:	ldr	r1, [r5, #8]
    b6a8:	ldr	r3, [r4, r3]
    b6ac:	ldr	r0, [r3]
    b6b0:	bl	414c <PEM_write_RSAPublicKey@plt>
    b6b4:	cmp	r0, #0
    b6b8:	bne	b750 <__printf_chk@plt+0x6fb0>
    b6bc:	ldr	r0, [pc, #660]	; b958 <__printf_chk@plt+0x71b8>
    b6c0:	add	r0, pc, r0
    b6c4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b6c8:	ldr	r1, [pc, #652]	; b95c <__printf_chk@plt+0x71bc>
    b6cc:	add	r0, r0, #20
    b6d0:	add	r1, pc, r1
    b6d4:	bl	5254 <__printf_chk@plt+0xab4>
    b6d8:	b	b634 <__printf_chk@plt+0x6e94>
    b6dc:	ldr	r3, [pc, #636]	; b960 <__printf_chk@plt+0x71c0>
    b6e0:	ldr	r3, [r4, r3]
    b6e4:	ldr	r4, [r3]
    b6e8:	bl	45cc <__errno_location@plt>
    b6ec:	ldr	r0, [r0]
    b6f0:	bl	3d38 <strerror@plt>
    b6f4:	mov	r1, r4
    b6f8:	mov	r2, r5
    b6fc:	mov	r3, r0
    b700:	ldr	r0, [pc, #604]	; b964 <__printf_chk@plt+0x71c4>
    b704:	add	r0, pc, r0
    b708:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b70c:	mov	r0, r5
    b710:	bl	a574 <__printf_chk@plt+0x5dd4>
    b714:	str	r0, [sp, #28]
    b718:	b	b66c <__printf_chk@plt+0x6ecc>
    b71c:	ldr	r1, [pc, #580]	; b968 <__printf_chk@plt+0x71c8>
    b720:	ldr	r0, [pc, #580]	; b96c <__printf_chk@plt+0x71cc>
    b724:	add	r1, pc, r1
    b728:	add	r0, pc, r0
    b72c:	add	r1, r1, #176	; 0xb0
    b730:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b734:	ldr	r5, [sp, #28]
    b738:	ldr	r3, [r5]
    b73c:	cmp	r3, #0
    b740:	bne	b7a4 <__printf_chk@plt+0x7004>
    b744:	ldr	r0, [pc, #548]	; b970 <__printf_chk@plt+0x71d0>
    b748:	add	r0, pc, r0
    b74c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b750:	mov	r0, #0
    b754:	bl	3d20 <exit@plt>
    b758:	ldr	r5, [sp, #28]
    b75c:	ldr	r0, [r5]
    b760:	bl	e520 <__printf_chk@plt+0x9d80>
    b764:	cmp	r0, #3
    b768:	addls	pc, pc, r0, lsl #2
    b76c:	b	b91c <__printf_chk@plt+0x717c>
    b770:	b	b820 <__printf_chk@plt+0x7080>
    b774:	b	b820 <__printf_chk@plt+0x7080>
    b778:	b	b7f8 <__printf_chk@plt+0x7058>
    b77c:	b	b7d0 <__printf_chk@plt+0x7030>
    b780:	mov	r0, r5
    b784:	bl	def4 <__printf_chk@plt+0x9754>
    b788:	ldr	r1, [pc, #484]	; b974 <__printf_chk@plt+0x71d4>
    b78c:	add	r1, pc, r1
    b790:	add	r1, r1, #156	; 0x9c
    b794:	mov	r2, r0
    b798:	ldr	r0, [pc, #472]	; b978 <__printf_chk@plt+0x71d8>
    b79c:	add	r0, pc, r0
    b7a0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b7a4:	mov	r0, r5
    b7a8:	add	r1, sp, #36	; 0x24
    b7ac:	add	r2, sp, #32
    b7b0:	bl	f064 <__printf_chk@plt+0xa8c4>
    b7b4:	subs	r7, r0, #0
    b7b8:	beq	b848 <__printf_chk@plt+0x70a8>
    b7bc:	bl	c22c <__printf_chk@plt+0x7a8c>
    b7c0:	mov	r1, r0
    b7c4:	ldr	r0, [pc, #432]	; b97c <__printf_chk@plt+0x71dc>
    b7c8:	add	r0, pc, r0
    b7cc:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b7d0:	ldr	r3, [pc, #380]	; b954 <__printf_chk@plt+0x71b4>
    b7d4:	ldr	r1, [r5, #20]
    b7d8:	ldr	r3, [r4, r3]
    b7dc:	ldr	r0, [r3]
    b7e0:	bl	3a68 <PEM_write_EC_PUBKEY@plt>
    b7e4:	cmp	r0, #0
    b7e8:	bne	b750 <__printf_chk@plt+0x6fb0>
    b7ec:	ldr	r0, [pc, #396]	; b980 <__printf_chk@plt+0x71e0>
    b7f0:	add	r0, pc, r0
    b7f4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b7f8:	ldr	r3, [pc, #340]	; b954 <__printf_chk@plt+0x71b4>
    b7fc:	ldr	r1, [r5, #12]
    b800:	ldr	r3, [r4, r3]
    b804:	ldr	r0, [r3]
    b808:	bl	3abc <PEM_write_DSA_PUBKEY@plt>
    b80c:	cmp	r0, #0
    b810:	bne	b750 <__printf_chk@plt+0x6fb0>
    b814:	ldr	r0, [pc, #360]	; b984 <__printf_chk@plt+0x71e4>
    b818:	add	r0, pc, r0
    b81c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b820:	ldr	r3, [pc, #300]	; b954 <__printf_chk@plt+0x71b4>
    b824:	ldr	r1, [r5, #8]
    b828:	ldr	r3, [r4, r3]
    b82c:	ldr	r0, [r3]
    b830:	bl	44c4 <PEM_write_RSA_PUBKEY@plt>
    b834:	cmp	r0, #0
    b838:	bne	b750 <__printf_chk@plt+0x6fb0>
    b83c:	ldr	r0, [pc, #324]	; b988 <__printf_chk@plt+0x71e8>
    b840:	add	r0, pc, r0
    b844:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b848:	mov	r0, r5
    b84c:	bl	e39c <__printf_chk@plt+0x9bfc>
    b850:	mov	r8, r0
    b854:	mov	r0, r5
    b858:	bl	def4 <__printf_chk@plt+0x9754>
    b85c:	ldr	r6, [r6]
    b860:	ldr	lr, [pc, #292]	; b98c <__printf_chk@plt+0x71ec>
    b864:	mov	r1, #61	; 0x3d
    b868:	str	r8, [sp, #4]
    b86c:	add	r8, sp, #148	; 0x94
    b870:	ldr	ip, [pc, #280]	; b990 <__printf_chk@plt+0x71f0>
    b874:	add	lr, pc, lr
    b878:	mov	r3, r1
    b87c:	str	lr, [sp]
    b880:	add	ip, pc, ip
    b884:	mov	r2, #1
    b888:	str	ip, [sp, #16]
    b88c:	str	r6, [sp, #12]
    b890:	ldr	r6, [pc, #252]	; b994 <__printf_chk@plt+0x71f4>
    b894:	add	r6, pc, r6
    b898:	str	r0, [sp, #8]
    b89c:	mov	r0, r8
    b8a0:	bl	4470 <__snprintf_chk@plt>
    b8a4:	ldr	r0, [pc, #168]	; b954 <__printf_chk@plt+0x71b4>
    b8a8:	ldr	r3, [pc, #232]	; b998 <__printf_chk@plt+0x71f8>
    b8ac:	mov	r2, r6
    b8b0:	mov	r1, #1
    b8b4:	ldr	r4, [r4, r0]
    b8b8:	add	r3, pc, r3
    b8bc:	ldr	r0, [r4]
    b8c0:	bl	3df8 <__fprintf_chk@plt>
    b8c4:	ldr	r2, [pc, #208]	; b99c <__printf_chk@plt+0x71fc>
    b8c8:	mov	r3, r8
    b8cc:	mov	r1, #1
    b8d0:	add	r2, pc, r2
    b8d4:	ldr	r0, [r4]
    b8d8:	bl	3df8 <__fprintf_chk@plt>
    b8dc:	ldr	r0, [r4]
    b8e0:	ldr	r1, [sp, #36]	; 0x24
    b8e4:	ldr	r2, [sp, #32]
    b8e8:	bl	2302c <__printf_chk@plt+0x1e88c>
    b8ec:	ldr	r3, [pc, #172]	; b9a0 <__printf_chk@plt+0x7200>
    b8f0:	mov	r2, r6
    b8f4:	mov	r1, #1
    b8f8:	add	r3, pc, r3
    b8fc:	ldr	r0, [r4]
    b900:	bl	3df8 <__fprintf_chk@plt>
    b904:	mov	r0, r5
    b908:	bl	e818 <__printf_chk@plt+0xa078>
    b90c:	ldr	r0, [sp, #36]	; 0x24
    b910:	bl	3bdc <free@plt>
    b914:	mov	r0, r7
    b918:	bl	3d20 <exit@plt>
    b91c:	mov	r0, r5
    b920:	bl	def4 <__printf_chk@plt+0x9754>
    b924:	ldr	r1, [pc, #120]	; b9a4 <__printf_chk@plt+0x7204>
    b928:	add	r1, pc, r1
    b92c:	add	r1, r1, #136	; 0x88
    b930:	mov	r2, r0
    b934:	ldr	r0, [pc, #108]	; b9a8 <__printf_chk@plt+0x7208>
    b938:	add	r0, pc, r0
    b93c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    b940:	andeq	fp, r6, r4, lsl #10
    b944:	andeq	r0, r0, r8, lsl #9
    b948:	andeq	fp, r6, r4, lsr #21
    b94c:			; <UNDEFINED> instruction: 0x0006c5bc
    b950:	andeq	fp, r6, r0, asr sl
    b954:	andeq	r0, r0, r8, asr #9
    b958:			; <UNDEFINED> instruction: 0x00038ab0
    b95c:	andeq	r8, r3, r4, lsl #10
    b960:	muleq	r0, r0, r4
    b964:	strdeq	r8, [r3], -r0
    b968:	andeq	r7, r3, r0, ror #16
    b96c:	andeq	r8, r3, r8, ror #20
    b970:	andeq	r8, r3, r0, lsl #18
    b974:	strdeq	r7, [r3], -r8
    b978:			; <UNDEFINED> instruction: 0x000389b8
    b97c:	andeq	r8, r3, r4, lsr #17
    b980:	andeq	r8, r3, r8, asr #18
    b984:	andeq	r8, r3, r4, lsl #18
    b988:	andeq	r8, r3, r0, asr #17
    b98c:	andeq	r8, r3, r0, lsl r8
    b990:	andeq	ip, r6, ip, ror r7
    b994:	andeq	r7, r3, ip, lsl #29
    b998:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    b99c:	andeq	r8, r3, r0, lsl #16
    b9a0:	andeq	r8, r3, r8, ror #15
    b9a4:	andeq	r7, r3, ip, asr r6
    b9a8:	andeq	r8, r3, ip, lsl r8
    b9ac:	push	{r4, r5, r6, r7, r8, lr}
    b9b0:	subs	r6, r0, #0
    b9b4:	ldr	r4, [pc, #260]	; bac0 <__printf_chk@plt+0x7320>
    b9b8:	sub	sp, sp, #120	; 0x78
    b9bc:	ldr	r3, [pc, #256]	; bac4 <__printf_chk@plt+0x7324>
    b9c0:	mov	r7, #0
    b9c4:	add	r4, pc, r4
    b9c8:	mov	r8, r1
    b9cc:	ldr	r5, [r4, r3]
    b9d0:	str	r7, [sp, #4]
    b9d4:	ldr	r3, [r5]
    b9d8:	str	r3, [sp, #116]	; 0x74
    b9dc:	beq	ba90 <__printf_chk@plt+0x72f0>
    b9e0:	mov	r0, #3
    b9e4:	mov	r1, r6
    b9e8:	add	r2, sp, #8
    b9ec:	bl	3c6c <__xstat64@plt>
    b9f0:	cmp	r0, #0
    b9f4:	blt	ba60 <__printf_chk@plt+0x72c0>
    b9f8:	mov	r0, r6
    b9fc:	mov	r1, sp
    ba00:	add	r2, sp, #4
    ba04:	bl	1b058 <__printf_chk@plt+0x168b8>
    ba08:	cmp	r0, #0
    ba0c:	bne	baa8 <__printf_chk@plt+0x7308>
    ba10:	ldr	r2, [pc, #176]	; bac8 <__printf_chk@plt+0x7328>
    ba14:	mov	r0, r8
    ba18:	ldr	r3, [pc, #172]	; bacc <__printf_chk@plt+0x732c>
    ba1c:	ldr	r1, [sp]
    ba20:	ldr	r2, [r4, r2]
    ba24:	add	r3, pc, r3
    ba28:	ldr	r3, [r3, #72]	; 0x48
    ba2c:	ldr	r2, [r2]
    ba30:	bl	26bf4 <__printf_chk@plt+0x22454>
    ba34:	ldr	r0, [sp]
    ba38:	bl	e818 <__printf_chk@plt+0xa078>
    ba3c:	ldr	r0, [sp, #4]
    ba40:	bl	3bdc <free@plt>
    ba44:	mov	r0, #1
    ba48:	ldr	r2, [sp, #116]	; 0x74
    ba4c:	ldr	r3, [r5]
    ba50:	cmp	r2, r3
    ba54:	bne	ba8c <__printf_chk@plt+0x72ec>
    ba58:	add	sp, sp, #120	; 0x78
    ba5c:	pop	{r4, r5, r6, r7, r8, pc}
    ba60:	bl	45cc <__errno_location@plt>
    ba64:	ldr	r0, [r0]
    ba68:	cmp	r0, #2
    ba6c:	moveq	r0, r7
    ba70:	beq	ba48 <__printf_chk@plt+0x72a8>
    ba74:	bl	3d38 <strerror@plt>
    ba78:	mov	r1, r6
    ba7c:	mov	r2, r0
    ba80:	ldr	r0, [pc, #72]	; bad0 <__printf_chk@plt+0x7330>
    ba84:	add	r0, pc, r0
    ba88:	bl	1c8d4 <__printf_chk@plt+0x18134>
    ba8c:	bl	41b8 <__stack_chk_fail@plt>
    ba90:	ldr	r1, [pc, #60]	; bad4 <__printf_chk@plt+0x7334>
    ba94:	ldr	r0, [pc, #60]	; bad8 <__printf_chk@plt+0x7338>
    ba98:	add	r1, pc, r1
    ba9c:	add	r0, pc, r0
    baa0:	add	r1, r1, #192	; 0xc0
    baa4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    baa8:	bl	c22c <__printf_chk@plt+0x7a8c>
    baac:	mov	r1, r6
    bab0:	mov	r2, r0
    bab4:	ldr	r0, [pc, #32]	; badc <__printf_chk@plt+0x733c>
    bab8:	add	r0, pc, r0
    babc:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bac0:	andeq	fp, r6, r0, asr r1
    bac4:	andeq	r0, r0, r8, lsl #9
    bac8:	andeq	r0, r0, r8, asr #9
    bacc:	muleq	r6, ip, r6
    bad0:	andeq	r8, r3, r4, ror r1
    bad4:	andeq	r7, r3, ip, ror #9
    bad8:	andeq	r8, r3, r0, lsl r7
    badc:	andeq	r8, r3, r4, lsl #14
    bae0:	push	{r4, r5, r6, r7, r8, lr}
    bae4:	mov	r3, #0
    bae8:	ldr	r4, [pc, #1072]	; bf20 <__printf_chk@plt+0x7780>
    baec:	sub	sp, sp, #136	; 0x88
    baf0:	ldr	r2, [pc, #1068]	; bf24 <__printf_chk@plt+0x7784>
    baf4:	add	r4, pc, r4
    baf8:	ldr	r1, [pc, #1064]	; bf28 <__printf_chk@plt+0x7788>
    bafc:	ldr	r2, [r4, r2]
    bb00:	add	r1, pc, r1
    bb04:	str	r3, [sp, #16]
    bb08:	ldr	r1, [r1, #36]	; 0x24
    bb0c:	ldr	r2, [r2]
    bb10:	cmp	r1, r3
    bb14:	str	r3, [sp, #20]
    bb18:	str	r2, [sp, #132]	; 0x84
    bb1c:	beq	bc1c <__printf_chk@plt+0x747c>
    bb20:	ldr	r5, [pc, #1028]	; bf2c <__printf_chk@plt+0x778c>
    bb24:	mov	r0, #3
    bb28:	add	r2, sp, #24
    bb2c:	add	r5, pc, r5
    bb30:	mov	r1, r5
    bb34:	bl	3c6c <__xstat64@plt>
    bb38:	cmp	r0, #0
    bb3c:	blt	bd80 <__printf_chk@plt+0x75e0>
    bb40:	ldr	r3, [pc, #1000]	; bf30 <__printf_chk@plt+0x7790>
    bb44:	add	r3, pc, r3
    bb48:	ldr	r6, [r3, #68]	; 0x44
    bb4c:	cmp	r6, #1
    bb50:	beq	bc30 <__printf_chk@plt+0x7490>
    bb54:	bcc	bc0c <__printf_chk@plt+0x746c>
    bb58:	cmp	r6, #2
    bb5c:	bne	bcac <__printf_chk@plt+0x750c>
    bb60:	ldr	r1, [pc, #972]	; bf34 <__printf_chk@plt+0x7794>
    bb64:	mov	r0, r5
    bb68:	add	r1, pc, r1
    bb6c:	bl	462c <fopen64@plt>
    bb70:	subs	r6, r0, #0
    bb74:	beq	bef0 <__printf_chk@plt+0x7750>
    bb78:	mov	r1, #0
    bb7c:	mov	r2, r1
    bb80:	mov	r3, r1
    bb84:	bl	4494 <PEM_read_RSAPublicKey@plt>
    bb88:	subs	r5, r0, #0
    bb8c:	beq	beb0 <__printf_chk@plt+0x7710>
    bb90:	mov	r0, #10
    bb94:	bl	ea70 <__printf_chk@plt+0xa2d0>
    bb98:	cmp	r0, #0
    bb9c:	str	r0, [sp, #16]
    bba0:	beq	bec8 <__printf_chk@plt+0x7728>
    bba4:	mov	r2, #1
    bba8:	str	r2, [r0]
    bbac:	ldr	r3, [sp, #16]
    bbb0:	mov	r0, r6
    bbb4:	str	r5, [r3, #8]
    bbb8:	bl	44a0 <fclose@plt>
    bbbc:	ldr	r3, [sp, #20]
    bbc0:	cmp	r3, #0
    bbc4:	beq	bd54 <__printf_chk@plt+0x75b4>
    bbc8:	ldr	r1, [sp, #16]
    bbcc:	ldr	r3, [r1]
    bbd0:	cmp	r3, #2
    bbd4:	beq	bdb0 <__printf_chk@plt+0x7610>
    bbd8:	cmp	r3, #3
    bbdc:	beq	bde0 <__printf_chk@plt+0x7640>
    bbe0:	cmp	r3, #1
    bbe4:	beq	bcc8 <__printf_chk@plt+0x7528>
    bbe8:	mov	r0, r1
    bbec:	bl	def4 <__printf_chk@plt+0x9754>
    bbf0:	ldr	r1, [pc, #832]	; bf38 <__printf_chk@plt+0x7798>
    bbf4:	add	r1, pc, r1
    bbf8:	add	r1, r1, #300	; 0x12c
    bbfc:	mov	r2, r0
    bc00:	ldr	r0, [pc, #820]	; bf3c <__printf_chk@plt+0x779c>
    bc04:	add	r0, pc, r0
    bc08:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bc0c:	add	r0, sp, #16
    bc10:	add	r1, sp, #20
    bc14:	bl	5e68 <__printf_chk@plt+0x16c8>
    bc18:	b	bbbc <__printf_chk@plt+0x741c>
    bc1c:	ldr	r1, [pc, #796]	; bf40 <__printf_chk@plt+0x77a0>
    bc20:	add	r0, r0, #20
    bc24:	add	r1, pc, r1
    bc28:	bl	5254 <__printf_chk@plt+0xab4>
    bc2c:	b	bb20 <__printf_chk@plt+0x7380>
    bc30:	ldr	r1, [pc, #780]	; bf44 <__printf_chk@plt+0x77a4>
    bc34:	mov	r0, r5
    bc38:	add	r1, pc, r1
    bc3c:	bl	462c <fopen64@plt>
    bc40:	subs	r8, r0, #0
    bc44:	beq	be80 <__printf_chk@plt+0x76e0>
    bc48:	mov	r1, #0
    bc4c:	mov	r2, r1
    bc50:	mov	r3, r1
    bc54:	bl	43c8 <PEM_read_PUBKEY@plt>
    bc58:	subs	r7, r0, #0
    bc5c:	beq	bed4 <__printf_chk@plt+0x7734>
    bc60:	mov	r0, r8
    bc64:	bl	44a0 <fclose@plt>
    bc68:	ldr	r0, [r7]
    bc6c:	bl	44dc <EVP_PKEY_type@plt>
    bc70:	cmp	r0, #116	; 0x74
    bc74:	beq	bd0c <__printf_chk@plt+0x756c>
    bc78:	cmp	r0, #408	; 0x198
    bc7c:	beq	be3c <__printf_chk@plt+0x769c>
    bc80:	cmp	r0, #6
    bc84:	beq	be10 <__printf_chk@plt+0x7670>
    bc88:	ldr	r0, [r7]
    bc8c:	bl	44dc <EVP_PKEY_type@plt>
    bc90:	ldr	r1, [pc, #688]	; bf48 <__printf_chk@plt+0x77a8>
    bc94:	add	r1, pc, r1
    bc98:	add	r1, r1, #256	; 0x100
    bc9c:	mov	r2, r0
    bca0:	ldr	r0, [pc, #676]	; bf4c <__printf_chk@plt+0x77ac>
    bca4:	add	r0, pc, r0
    bca8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bcac:	ldr	r1, [pc, #668]	; bf50 <__printf_chk@plt+0x77b0>
    bcb0:	mov	r2, r6
    bcb4:	ldr	r0, [pc, #664]	; bf54 <__printf_chk@plt+0x77b4>
    bcb8:	add	r1, pc, r1
    bcbc:	add	r0, pc, r0
    bcc0:	add	r1, r1, #300	; 0x12c
    bcc4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bcc8:	ldr	r0, [pc, #648]	; bf58 <__printf_chk@plt+0x77b8>
    bccc:	mov	ip, #0
    bcd0:	mov	r2, ip
    bcd4:	mov	r3, ip
    bcd8:	ldr	r0, [r4, r0]
    bcdc:	str	ip, [sp]
    bce0:	str	ip, [sp, #4]
    bce4:	ldr	r0, [r0]
    bce8:	str	ip, [sp, #8]
    bcec:	ldr	r1, [r1, #8]
    bcf0:	bl	3a98 <PEM_write_RSAPrivateKey@plt>
    bcf4:	cmp	r0, #0
    bcf8:	beq	bd48 <__printf_chk@plt+0x75a8>
    bcfc:	ldr	r0, [sp, #16]
    bd00:	bl	e818 <__printf_chk@plt+0xa078>
    bd04:	mov	r0, #0
    bd08:	bl	3d20 <exit@plt>
    bd0c:	mov	r0, #10
    bd10:	bl	ea70 <__printf_chk@plt+0xa2d0>
    bd14:	cmp	r0, #0
    bd18:	mov	r3, r0
    bd1c:	str	r0, [sp, #16]
    bd20:	beq	bec8 <__printf_chk@plt+0x7728>
    bd24:	mov	r2, #2
    bd28:	mov	r0, r7
    bd2c:	str	r2, [r3]
    bd30:	ldr	r5, [sp, #16]
    bd34:	bl	408c <EVP_PKEY_get1_DSA@plt>
    bd38:	str	r0, [r5, #12]
    bd3c:	mov	r0, r7
    bd40:	bl	3aec <EVP_PKEY_free@plt>
    bd44:	b	bbbc <__printf_chk@plt+0x741c>
    bd48:	ldr	r0, [pc, #524]	; bf5c <__printf_chk@plt+0x77bc>
    bd4c:	add	r0, pc, r0
    bd50:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bd54:	ldr	r3, [pc, #508]	; bf58 <__printf_chk@plt+0x77b8>
    bd58:	ldr	r0, [sp, #16]
    bd5c:	ldr	r4, [r4, r3]
    bd60:	ldr	r1, [r4]
    bd64:	bl	fc84 <__printf_chk@plt+0xb4e4>
    bd68:	cmp	r0, #0
    bd6c:	bne	bd48 <__printf_chk@plt+0x75a8>
    bd70:	ldr	r1, [r4]
    bd74:	mov	r0, #10
    bd78:	bl	43b0 <fputc@plt>
    bd7c:	b	bcfc <__printf_chk@plt+0x755c>
    bd80:	ldr	r3, [pc, #472]	; bf60 <__printf_chk@plt+0x77c0>
    bd84:	ldr	r3, [r4, r3]
    bd88:	ldr	r4, [r3]
    bd8c:	bl	45cc <__errno_location@plt>
    bd90:	ldr	r0, [r0]
    bd94:	bl	3d38 <strerror@plt>
    bd98:	mov	r1, r4
    bd9c:	mov	r2, r5
    bda0:	mov	r3, r0
    bda4:	ldr	r0, [pc, #440]	; bf64 <__printf_chk@plt+0x77c4>
    bda8:	add	r0, pc, r0
    bdac:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bdb0:	ldr	r0, [pc, #416]	; bf58 <__printf_chk@plt+0x77b8>
    bdb4:	mov	ip, #0
    bdb8:	mov	r2, ip
    bdbc:	mov	r3, ip
    bdc0:	ldr	r0, [r4, r0]
    bdc4:	str	ip, [sp]
    bdc8:	str	ip, [sp, #4]
    bdcc:	ldr	r0, [r0]
    bdd0:	str	ip, [sp, #8]
    bdd4:	ldr	r1, [r1, #12]
    bdd8:	bl	4248 <PEM_write_DSAPrivateKey@plt>
    bddc:	b	bcf4 <__printf_chk@plt+0x7554>
    bde0:	ldr	r0, [pc, #368]	; bf58 <__printf_chk@plt+0x77b8>
    bde4:	mov	ip, #0
    bde8:	mov	r2, ip
    bdec:	mov	r3, ip
    bdf0:	ldr	r0, [r4, r0]
    bdf4:	str	ip, [sp]
    bdf8:	str	ip, [sp, #4]
    bdfc:	ldr	r0, [r0]
    be00:	str	ip, [sp, #8]
    be04:	ldr	r1, [r1, #20]
    be08:	bl	3bf4 <PEM_write_ECPrivateKey@plt>
    be0c:	b	bcf4 <__printf_chk@plt+0x7554>
    be10:	mov	r0, #10
    be14:	bl	ea70 <__printf_chk@plt+0xa2d0>
    be18:	cmp	r0, #0
    be1c:	str	r0, [sp, #16]
    be20:	beq	bec8 <__printf_chk@plt+0x7728>
    be24:	str	r6, [r0]
    be28:	mov	r0, r7
    be2c:	ldr	r5, [sp, #16]
    be30:	bl	3de0 <EVP_PKEY_get1_RSA@plt>
    be34:	str	r0, [r5, #8]
    be38:	b	bd3c <__printf_chk@plt+0x759c>
    be3c:	mov	r0, #10
    be40:	bl	ea70 <__printf_chk@plt+0xa2d0>
    be44:	cmp	r0, #0
    be48:	mov	r3, r0
    be4c:	str	r0, [sp, #16]
    be50:	beq	bec8 <__printf_chk@plt+0x7728>
    be54:	mov	r2, #3
    be58:	mov	r0, r7
    be5c:	str	r2, [r3]
    be60:	ldr	r6, [sp, #16]
    be64:	bl	45f0 <EVP_PKEY_get1_EC_KEY@plt>
    be68:	ldr	r5, [sp, #16]
    be6c:	str	r0, [r6, #20]
    be70:	ldr	r0, [r5, #20]
    be74:	bl	ff10 <__printf_chk@plt+0xb770>
    be78:	str	r0, [r5, #16]
    be7c:	b	bd3c <__printf_chk@plt+0x759c>
    be80:	ldr	r3, [pc, #216]	; bf60 <__printf_chk@plt+0x77c0>
    be84:	ldr	r3, [r4, r3]
    be88:	ldr	r4, [r3]
    be8c:	bl	45cc <__errno_location@plt>
    be90:	ldr	r0, [r0]
    be94:	bl	3d38 <strerror@plt>
    be98:	mov	r1, r4
    be9c:	mov	r2, r5
    bea0:	mov	r3, r0
    bea4:	ldr	r0, [pc, #188]	; bf68 <__printf_chk@plt+0x77c8>
    bea8:	add	r0, pc, r0
    beac:	bl	1c8d4 <__printf_chk@plt+0x18134>
    beb0:	ldr	r1, [pc, #180]	; bf6c <__printf_chk@plt+0x77cc>
    beb4:	ldr	r0, [pc, #180]	; bf70 <__printf_chk@plt+0x77d0>
    beb8:	add	r1, pc, r1
    bebc:	add	r0, pc, r0
    bec0:	add	r1, r1, #280	; 0x118
    bec4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bec8:	ldr	r0, [pc, #164]	; bf74 <__printf_chk@plt+0x77d4>
    becc:	add	r0, pc, r0
    bed0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bed4:	ldr	r1, [pc, #156]	; bf78 <__printf_chk@plt+0x77d8>
    bed8:	mov	r2, r5
    bedc:	ldr	r0, [pc, #152]	; bf7c <__printf_chk@plt+0x77dc>
    bee0:	add	r1, pc, r1
    bee4:	add	r0, pc, r0
    bee8:	add	r1, r1, #256	; 0x100
    beec:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bef0:	ldr	r3, [pc, #104]	; bf60 <__printf_chk@plt+0x77c0>
    bef4:	ldr	r3, [r4, r3]
    bef8:	ldr	r4, [r3]
    befc:	bl	45cc <__errno_location@plt>
    bf00:	ldr	r0, [r0]
    bf04:	bl	3d38 <strerror@plt>
    bf08:	mov	r1, r4
    bf0c:	mov	r2, r5
    bf10:	mov	r3, r0
    bf14:	ldr	r0, [pc, #100]	; bf80 <__printf_chk@plt+0x77e0>
    bf18:	add	r0, pc, r0
    bf1c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    bf20:	andeq	fp, r6, r0, lsr #32
    bf24:	andeq	r0, r0, r8, lsl #9
    bf28:	andeq	fp, r6, r0, asr #11
    bf2c:	ldrdeq	ip, [r6], -r0
    bf30:	andeq	fp, r6, ip, ror r5
    bf34:	muleq	r3, ip, sl
    bf38:	muleq	r3, r0, r3
    bf3c:	andeq	r8, r3, r0, asr r5
    bf40:			; <UNDEFINED> instruction: 0x00037fb0
    bf44:	andeq	r8, r3, ip, asr #19
    bf48:	strdeq	r7, [r3], -r0
    bf4c:	strdeq	r8, [r3], -r4
    bf50:	andeq	r7, r3, ip, asr #5
    bf54:	ldrdeq	r8, [r3], -r4
    bf58:	andeq	r0, r0, r8, asr #9
    bf5c:	muleq	r3, r4, r6
    bf60:	muleq	r0, r0, r4
    bf64:	andeq	r7, r3, ip, asr #28
    bf68:	andeq	r7, r3, ip, asr #26
    bf6c:	andeq	r7, r3, ip, asr #1
    bf70:	strdeq	r8, [r3], -ip
    bf74:	andeq	sl, r3, r0, lsr #17
    bf78:	andeq	r7, r3, r4, lsr #1
    bf7c:	andeq	r8, r3, r4, lsl #9
    bf80:	ldrdeq	r7, [r3], -ip
    bf84:	cmp	r0, #10
    bf88:	push	{r3, r4, r5, lr}
    bf8c:	mov	r4, r0
    bf90:	beq	c0dc <__printf_chk@plt+0x793c>
    bf94:	ldr	r5, [pc, #368]	; c10c <__printf_chk@plt+0x796c>
    bf98:	add	r5, pc, r5
    bf9c:	ldr	r3, [r5, #76]	; 0x4c
    bfa0:	cmp	r3, #0
    bfa4:	beq	c010 <__printf_chk@plt+0x7870>
    bfa8:	cmp	r0, #2
    bfac:	beq	c090 <__printf_chk@plt+0x78f0>
    bfb0:	mov	r1, #16384	; 0x4000
    bfb4:	ldr	r5, [pc, #340]	; c110 <__printf_chk@plt+0x7970>
    bfb8:	add	r5, pc, r5
    bfbc:	ldr	r3, [r5, #76]	; 0x4c
    bfc0:	cmp	r3, r1
    bfc4:	bhi	c0d0 <__printf_chk@plt+0x7930>
    bfc8:	bl	429c <FIPS_mode@plt>
    bfcc:	cmp	r0, #0
    bfd0:	beq	c070 <__printf_chk@plt+0x78d0>
    bfd4:	cmp	r4, #2
    bfd8:	beq	c0f4 <__printf_chk@plt+0x7954>
    bfdc:	cmp	r4, #4
    bfe0:	beq	c100 <__printf_chk@plt+0x7960>
    bfe4:	sub	r3, r4, #3
    bfe8:	cmp	r3, #1
    bfec:	bls	c098 <__printf_chk@plt+0x78f8>
    bff0:	ldr	r3, [pc, #284]	; c114 <__printf_chk@plt+0x7974>
    bff4:	add	r3, pc, r3
    bff8:	ldr	r3, [r3, #76]	; 0x4c
    bffc:	cmp	r3, #1024	; 0x400
    c000:	popcs	{r3, r4, r5, pc}
    c004:	ldr	r0, [pc, #268]	; c118 <__printf_chk@plt+0x7978>
    c008:	add	r0, pc, r0
    c00c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c010:	cmp	r0, #2
    c014:	moveq	r3, #1024	; 0x400
    c018:	streq	r3, [r5, #76]	; 0x4c
    c01c:	beq	c090 <__printf_chk@plt+0x78f0>
    c020:	cmp	r0, #3
    c024:	movne	r3, #2048	; 0x800
    c028:	strne	r3, [r5, #76]	; 0x4c
    c02c:	bne	bfb0 <__printf_chk@plt+0x7810>
    c030:	cmp	r1, #0
    c034:	beq	c05c <__printf_chk@plt+0x78bc>
    c038:	mov	r0, r1
    c03c:	bl	e11c <__printf_chk@plt+0x997c>
    c040:	cmp	r0, #0
    c044:	bne	c0c4 <__printf_chk@plt+0x7924>
    c048:	ldr	r3, [pc, #204]	; c11c <__printf_chk@plt+0x797c>
    c04c:	add	r3, pc, r3
    c050:	ldr	r3, [r3, #76]	; 0x4c
    c054:	cmp	r3, #0
    c058:	bne	bfb0 <__printf_chk@plt+0x7810>
    c05c:	ldr	r3, [pc, #188]	; c120 <__printf_chk@plt+0x7980>
    c060:	mov	r2, #256	; 0x100
    c064:	add	r3, pc, r3
    c068:	str	r2, [r3, #76]	; 0x4c
    c06c:	b	bfb0 <__printf_chk@plt+0x7810>
    c070:	cmp	r4, #2
    c074:	bne	bfe4 <__printf_chk@plt+0x7844>
    c078:	ldr	r3, [r5, #76]	; 0x4c
    c07c:	cmp	r3, #1024	; 0x400
    c080:	popeq	{r3, r4, r5, pc}
    c084:	ldr	r0, [pc, #152]	; c124 <__printf_chk@plt+0x7984>
    c088:	add	r0, pc, r0
    c08c:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c090:	movw	r1, #10000	; 0x2710
    c094:	b	bfb4 <__printf_chk@plt+0x7814>
    c098:	cmp	r4, #3
    c09c:	popne	{r3, r4, r5, pc}
    c0a0:	ldr	r3, [pc, #128]	; c128 <__printf_chk@plt+0x7988>
    c0a4:	add	r3, pc, r3
    c0a8:	ldr	r0, [r3, #76]	; 0x4c
    c0ac:	bl	e608 <__printf_chk@plt+0x9e68>
    c0b0:	cmn	r0, #1
    c0b4:	popne	{r3, r4, r5, pc}
    c0b8:	ldr	r0, [pc, #108]	; c12c <__printf_chk@plt+0x798c>
    c0bc:	add	r0, pc, r0
    c0c0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c0c4:	bl	e5d0 <__printf_chk@plt+0x9e30>
    c0c8:	str	r0, [r5, #76]	; 0x4c
    c0cc:	b	c048 <__printf_chk@plt+0x78a8>
    c0d0:	ldr	r0, [pc, #88]	; c130 <__printf_chk@plt+0x7990>
    c0d4:	add	r0, pc, r0
    c0d8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c0dc:	ldr	r3, [pc, #80]	; c134 <__printf_chk@plt+0x7994>
    c0e0:	ldr	r0, [pc, #80]	; c138 <__printf_chk@plt+0x7998>
    c0e4:	add	r3, pc, r3
    c0e8:	add	r0, pc, r0
    c0ec:	ldr	r1, [r3, #40]	; 0x28
    c0f0:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c0f4:	ldr	r0, [pc, #64]	; c13c <__printf_chk@plt+0x799c>
    c0f8:	add	r0, pc, r0
    c0fc:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c100:	ldr	r0, [pc, #56]	; c140 <__printf_chk@plt+0x79a0>
    c104:	add	r0, pc, r0
    c108:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c10c:	andeq	fp, r6, r8, lsr #2
    c110:	andeq	fp, r6, r8, lsl #2
    c114:	andeq	fp, r6, ip, asr #1
    c118:	andeq	r8, r3, ip, lsl #9
    c11c:	andeq	fp, r6, r4, ror r0
    c120:	andeq	fp, r6, ip, asr r0
    c124:	strdeq	r8, [r3], -r0
    c128:	andeq	fp, r6, ip, lsl r0
    c12c:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    c130:	andeq	r8, r3, r4, lsr r3
    c134:	ldrdeq	sl, [r6], -ip
    c138:	andeq	r8, r3, ip, lsl #6
    c13c:	andeq	r8, r3, ip, lsr #6
    c140:	andeq	r8, r3, r8, asr #6
    c144:	push	{r3, r4, r5, r6, r7, lr}
    c148:	mov	r5, r0
    c14c:	bl	c728 <__printf_chk@plt+0x7f88>
    c150:	subs	r4, r0, #0
    c154:	beq	c20c <__printf_chk@plt+0x7a6c>
    c158:	ldr	r7, [pc, #184]	; c218 <__printf_chk@plt+0x7a78>
    c15c:	mov	r1, #0
    c160:	add	r7, pc, r7
    c164:	mov	r0, r7
    c168:	bl	40c8 <open64@plt>
    c16c:	cmn	r0, #1
    c170:	mov	r6, r0
    c174:	beq	c1ec <__printf_chk@plt+0x7a4c>
    c178:	mov	r1, r4
    c17c:	bl	1ab2c <__printf_chk@plt+0x1638c>
    c180:	subs	r7, r0, #0
    c184:	bne	c1d8 <__printf_chk@plt+0x7a38>
    c188:	mov	r0, r6
    c18c:	bl	3f24 <close@plt>
    c190:	mov	r0, r4
    c194:	mov	r1, r5
    c198:	mov	r2, r7
    c19c:	mov	r3, r7
    c1a0:	bl	194fc <__printf_chk@plt+0x14d5c>
    c1a4:	cmp	r0, #0
    c1a8:	bne	c1c4 <__printf_chk@plt+0x7a24>
    c1ac:	ldr	r3, [r5]
    c1b0:	cmp	r3, #0
    c1b4:	beq	c1c4 <__printf_chk@plt+0x7a24>
    c1b8:	mov	r0, r4
    c1bc:	pop	{r3, r4, r5, r6, r7, lr}
    c1c0:	b	c9c0 <__printf_chk@plt+0x8220>
    c1c4:	bl	c22c <__printf_chk@plt+0x7a8c>
    c1c8:	mov	r1, r0
    c1cc:	ldr	r0, [pc, #72]	; c21c <__printf_chk@plt+0x7a7c>
    c1d0:	add	r0, pc, r0
    c1d4:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c1d8:	bl	c22c <__printf_chk@plt+0x7a8c>
    c1dc:	mov	r1, r0
    c1e0:	ldr	r0, [pc, #56]	; c220 <__printf_chk@plt+0x7a80>
    c1e4:	add	r0, pc, r0
    c1e8:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c1ec:	bl	45cc <__errno_location@plt>
    c1f0:	ldr	r0, [r0]
    c1f4:	bl	3d38 <strerror@plt>
    c1f8:	mov	r1, r7
    c1fc:	mov	r2, r0
    c200:	ldr	r0, [pc, #28]	; c224 <__printf_chk@plt+0x7a84>
    c204:	add	r0, pc, r0
    c208:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c20c:	ldr	r0, [pc, #20]	; c228 <__printf_chk@plt+0x7a88>
    c210:	add	r0, pc, r0
    c214:	bl	1c8d4 <__printf_chk@plt+0x18134>
    c218:	muleq	r6, ip, sl
    c21c:	andeq	r8, r3, ip, asr #6
    c220:	andeq	r8, r3, r0, lsr #6
    c224:	strdeq	r8, [r3], -r4
    c228:	muleq	r3, r4, r7
    c22c:	add	r0, r0, #55	; 0x37
    c230:	push	{r3, lr}
    c234:	cmp	r0, #55	; 0x37
    c238:	addls	pc, pc, r0, lsl #2
    c23c:	b	c5c4 <__printf_chk@plt+0x7e24>
    c240:	b	c5ac <__printf_chk@plt+0x7e0c>
    c244:	b	c5a0 <__printf_chk@plt+0x7e00>
    c248:	b	c594 <__printf_chk@plt+0x7df4>
    c24c:	b	c588 <__printf_chk@plt+0x7de8>
    c250:	b	c57c <__printf_chk@plt+0x7ddc>
    c254:	b	c570 <__printf_chk@plt+0x7dd0>
    c258:	b	c564 <__printf_chk@plt+0x7dc4>
    c25c:	b	c558 <__printf_chk@plt+0x7db8>
    c260:	b	c54c <__printf_chk@plt+0x7dac>
    c264:	b	c540 <__printf_chk@plt+0x7da0>
    c268:	b	c534 <__printf_chk@plt+0x7d94>
    c26c:	b	c528 <__printf_chk@plt+0x7d88>
    c270:	b	c51c <__printf_chk@plt+0x7d7c>
    c274:	b	c510 <__printf_chk@plt+0x7d70>
    c278:	b	c504 <__printf_chk@plt+0x7d64>
    c27c:	b	c4f8 <__printf_chk@plt+0x7d58>
    c280:	b	c4ec <__printf_chk@plt+0x7d4c>
    c284:	b	c4e0 <__printf_chk@plt+0x7d40>
    c288:	b	c4d4 <__printf_chk@plt+0x7d34>
    c28c:	b	c4c8 <__printf_chk@plt+0x7d28>
    c290:	b	c4bc <__printf_chk@plt+0x7d1c>
    c294:	b	c4b0 <__printf_chk@plt+0x7d10>
    c298:	b	c4a4 <__printf_chk@plt+0x7d04>
    c29c:	b	c498 <__printf_chk@plt+0x7cf8>
    c2a0:	b	c48c <__printf_chk@plt+0x7cec>
    c2a4:	b	c480 <__printf_chk@plt+0x7ce0>
    c2a8:	b	c474 <__printf_chk@plt+0x7cd4>
    c2ac:	b	c468 <__printf_chk@plt+0x7cc8>
    c2b0:	b	c45c <__printf_chk@plt+0x7cbc>
    c2b4:	b	c450 <__printf_chk@plt+0x7cb0>
    c2b8:	b	c444 <__printf_chk@plt+0x7ca4>
    c2bc:	b	c434 <__printf_chk@plt+0x7c94>
    c2c0:	b	c428 <__printf_chk@plt+0x7c88>
    c2c4:	b	c41c <__printf_chk@plt+0x7c7c>
    c2c8:	b	c410 <__printf_chk@plt+0x7c70>
    c2cc:	b	c404 <__printf_chk@plt+0x7c64>
    c2d0:	b	c3f8 <__printf_chk@plt+0x7c58>
    c2d4:	b	c3ec <__printf_chk@plt+0x7c4c>
    c2d8:	b	c3e0 <__printf_chk@plt+0x7c40>
    c2dc:	b	c3d4 <__printf_chk@plt+0x7c34>
    c2e0:	b	c3c8 <__printf_chk@plt+0x7c28>
    c2e4:	b	c3bc <__printf_chk@plt+0x7c1c>
    c2e8:	b	c3b0 <__printf_chk@plt+0x7c10>
    c2ec:	b	c3a4 <__printf_chk@plt+0x7c04>
    c2f0:	b	c398 <__printf_chk@plt+0x7bf8>
    c2f4:	b	c38c <__printf_chk@plt+0x7bec>
    c2f8:	b	c380 <__printf_chk@plt+0x7be0>
    c2fc:	b	c374 <__printf_chk@plt+0x7bd4>
    c300:	b	c368 <__printf_chk@plt+0x7bc8>
    c304:	b	c35c <__printf_chk@plt+0x7bbc>
    c308:	b	c350 <__printf_chk@plt+0x7bb0>
    c30c:	b	c344 <__printf_chk@plt+0x7ba4>
    c310:	b	c338 <__printf_chk@plt+0x7b98>
    c314:	b	c32c <__printf_chk@plt+0x7b8c>
    c318:	b	c320 <__printf_chk@plt+0x7b80>
    c31c:	b	c5b8 <__printf_chk@plt+0x7e18>
    c320:	ldr	r0, [pc, #680]	; c5d0 <__printf_chk@plt+0x7e30>
    c324:	add	r0, pc, r0
    c328:	pop	{r3, pc}
    c32c:	ldr	r0, [pc, #672]	; c5d4 <__printf_chk@plt+0x7e34>
    c330:	add	r0, pc, r0
    c334:	pop	{r3, pc}
    c338:	ldr	r0, [pc, #664]	; c5d8 <__printf_chk@plt+0x7e38>
    c33c:	add	r0, pc, r0
    c340:	pop	{r3, pc}
    c344:	ldr	r0, [pc, #656]	; c5dc <__printf_chk@plt+0x7e3c>
    c348:	add	r0, pc, r0
    c34c:	pop	{r3, pc}
    c350:	ldr	r0, [pc, #648]	; c5e0 <__printf_chk@plt+0x7e40>
    c354:	add	r0, pc, r0
    c358:	pop	{r3, pc}
    c35c:	ldr	r0, [pc, #640]	; c5e4 <__printf_chk@plt+0x7e44>
    c360:	add	r0, pc, r0
    c364:	pop	{r3, pc}
    c368:	ldr	r0, [pc, #632]	; c5e8 <__printf_chk@plt+0x7e48>
    c36c:	add	r0, pc, r0
    c370:	pop	{r3, pc}
    c374:	ldr	r0, [pc, #624]	; c5ec <__printf_chk@plt+0x7e4c>
    c378:	add	r0, pc, r0
    c37c:	pop	{r3, pc}
    c380:	ldr	r0, [pc, #616]	; c5f0 <__printf_chk@plt+0x7e50>
    c384:	add	r0, pc, r0
    c388:	pop	{r3, pc}
    c38c:	ldr	r0, [pc, #608]	; c5f4 <__printf_chk@plt+0x7e54>
    c390:	add	r0, pc, r0
    c394:	pop	{r3, pc}
    c398:	ldr	r0, [pc, #600]	; c5f8 <__printf_chk@plt+0x7e58>
    c39c:	add	r0, pc, r0
    c3a0:	pop	{r3, pc}
    c3a4:	ldr	r0, [pc, #592]	; c5fc <__printf_chk@plt+0x7e5c>
    c3a8:	add	r0, pc, r0
    c3ac:	pop	{r3, pc}
    c3b0:	ldr	r0, [pc, #584]	; c600 <__printf_chk@plt+0x7e60>
    c3b4:	add	r0, pc, r0
    c3b8:	pop	{r3, pc}
    c3bc:	ldr	r0, [pc, #576]	; c604 <__printf_chk@plt+0x7e64>
    c3c0:	add	r0, pc, r0
    c3c4:	pop	{r3, pc}
    c3c8:	ldr	r0, [pc, #568]	; c608 <__printf_chk@plt+0x7e68>
    c3cc:	add	r0, pc, r0
    c3d0:	pop	{r3, pc}
    c3d4:	ldr	r0, [pc, #560]	; c60c <__printf_chk@plt+0x7e6c>
    c3d8:	add	r0, pc, r0
    c3dc:	pop	{r3, pc}
    c3e0:	ldr	r0, [pc, #552]	; c610 <__printf_chk@plt+0x7e70>
    c3e4:	add	r0, pc, r0
    c3e8:	pop	{r3, pc}
    c3ec:	ldr	r0, [pc, #544]	; c614 <__printf_chk@plt+0x7e74>
    c3f0:	add	r0, pc, r0
    c3f4:	pop	{r3, pc}
    c3f8:	ldr	r0, [pc, #536]	; c618 <__printf_chk@plt+0x7e78>
    c3fc:	add	r0, pc, r0
    c400:	pop	{r3, pc}
    c404:	ldr	r0, [pc, #528]	; c61c <__printf_chk@plt+0x7e7c>
    c408:	add	r0, pc, r0
    c40c:	pop	{r3, pc}
    c410:	ldr	r0, [pc, #520]	; c620 <__printf_chk@plt+0x7e80>
    c414:	add	r0, pc, r0
    c418:	pop	{r3, pc}
    c41c:	ldr	r0, [pc, #512]	; c624 <__printf_chk@plt+0x7e84>
    c420:	add	r0, pc, r0
    c424:	pop	{r3, pc}
    c428:	ldr	r0, [pc, #504]	; c628 <__printf_chk@plt+0x7e88>
    c42c:	add	r0, pc, r0
    c430:	pop	{r3, pc}
    c434:	bl	45cc <__errno_location@plt>
    c438:	pop	{r3, lr}
    c43c:	ldr	r0, [r0]
    c440:	b	3d38 <strerror@plt>
    c444:	ldr	r0, [pc, #480]	; c62c <__printf_chk@plt+0x7e8c>
    c448:	add	r0, pc, r0
    c44c:	pop	{r3, pc}
    c450:	ldr	r0, [pc, #472]	; c630 <__printf_chk@plt+0x7e90>
    c454:	add	r0, pc, r0
    c458:	pop	{r3, pc}
    c45c:	ldr	r0, [pc, #464]	; c634 <__printf_chk@plt+0x7e94>
    c460:	add	r0, pc, r0
    c464:	pop	{r3, pc}
    c468:	ldr	r0, [pc, #456]	; c638 <__printf_chk@plt+0x7e98>
    c46c:	add	r0, pc, r0
    c470:	pop	{r3, pc}
    c474:	ldr	r0, [pc, #448]	; c63c <__printf_chk@plt+0x7e9c>
    c478:	add	r0, pc, r0
    c47c:	pop	{r3, pc}
    c480:	ldr	r0, [pc, #440]	; c640 <__printf_chk@plt+0x7ea0>
    c484:	add	r0, pc, r0
    c488:	pop	{r3, pc}
    c48c:	ldr	r0, [pc, #432]	; c644 <__printf_chk@plt+0x7ea4>
    c490:	add	r0, pc, r0
    c494:	pop	{r3, pc}
    c498:	ldr	r0, [pc, #424]	; c648 <__printf_chk@plt+0x7ea8>
    c49c:	add	r0, pc, r0
    c4a0:	pop	{r3, pc}
    c4a4:	ldr	r0, [pc, #416]	; c64c <__printf_chk@plt+0x7eac>
    c4a8:	add	r0, pc, r0
    c4ac:	pop	{r3, pc}
    c4b0:	ldr	r0, [pc, #408]	; c650 <__printf_chk@plt+0x7eb0>
    c4b4:	add	r0, pc, r0
    c4b8:	pop	{r3, pc}
    c4bc:	ldr	r0, [pc, #400]	; c654 <__printf_chk@plt+0x7eb4>
    c4c0:	add	r0, pc, r0
    c4c4:	pop	{r3, pc}
    c4c8:	ldr	r0, [pc, #392]	; c658 <__printf_chk@plt+0x7eb8>
    c4cc:	add	r0, pc, r0
    c4d0:	pop	{r3, pc}
    c4d4:	ldr	r0, [pc, #384]	; c65c <__printf_chk@plt+0x7ebc>
    c4d8:	add	r0, pc, r0
    c4dc:	pop	{r3, pc}
    c4e0:	ldr	r0, [pc, #376]	; c660 <__printf_chk@plt+0x7ec0>
    c4e4:	add	r0, pc, r0
    c4e8:	pop	{r3, pc}
    c4ec:	ldr	r0, [pc, #368]	; c664 <__printf_chk@plt+0x7ec4>
    c4f0:	add	r0, pc, r0
    c4f4:	pop	{r3, pc}
    c4f8:	ldr	r0, [pc, #360]	; c668 <__printf_chk@plt+0x7ec8>
    c4fc:	add	r0, pc, r0
    c500:	pop	{r3, pc}
    c504:	ldr	r0, [pc, #352]	; c66c <__printf_chk@plt+0x7ecc>
    c508:	add	r0, pc, r0
    c50c:	pop	{r3, pc}
    c510:	ldr	r0, [pc, #344]	; c670 <__printf_chk@plt+0x7ed0>
    c514:	add	r0, pc, r0
    c518:	pop	{r3, pc}
    c51c:	ldr	r0, [pc, #336]	; c674 <__printf_chk@plt+0x7ed4>
    c520:	add	r0, pc, r0
    c524:	pop	{r3, pc}
    c528:	ldr	r0, [pc, #328]	; c678 <__printf_chk@plt+0x7ed8>
    c52c:	add	r0, pc, r0
    c530:	pop	{r3, pc}
    c534:	ldr	r0, [pc, #320]	; c67c <__printf_chk@plt+0x7edc>
    c538:	add	r0, pc, r0
    c53c:	pop	{r3, pc}
    c540:	ldr	r0, [pc, #312]	; c680 <__printf_chk@plt+0x7ee0>
    c544:	add	r0, pc, r0
    c548:	pop	{r3, pc}
    c54c:	ldr	r0, [pc, #304]	; c684 <__printf_chk@plt+0x7ee4>
    c550:	add	r0, pc, r0
    c554:	pop	{r3, pc}
    c558:	ldr	r0, [pc, #296]	; c688 <__printf_chk@plt+0x7ee8>
    c55c:	add	r0, pc, r0
    c560:	pop	{r3, pc}
    c564:	ldr	r0, [pc, #288]	; c68c <__printf_chk@plt+0x7eec>
    c568:	add	r0, pc, r0
    c56c:	pop	{r3, pc}
    c570:	ldr	r0, [pc, #280]	; c690 <__printf_chk@plt+0x7ef0>
    c574:	add	r0, pc, r0
    c578:	pop	{r3, pc}
    c57c:	ldr	r0, [pc, #272]	; c694 <__printf_chk@plt+0x7ef4>
    c580:	add	r0, pc, r0
    c584:	pop	{r3, pc}
    c588:	ldr	r0, [pc, #264]	; c698 <__printf_chk@plt+0x7ef8>
    c58c:	add	r0, pc, r0
    c590:	pop	{r3, pc}
    c594:	ldr	r0, [pc, #256]	; c69c <__printf_chk@plt+0x7efc>
    c598:	add	r0, pc, r0
    c59c:	pop	{r3, pc}
    c5a0:	ldr	r0, [pc, #248]	; c6a0 <__printf_chk@plt+0x7f00>
    c5a4:	add	r0, pc, r0
    c5a8:	pop	{r3, pc}
    c5ac:	ldr	r0, [pc, #240]	; c6a4 <__printf_chk@plt+0x7f04>
    c5b0:	add	r0, pc, r0
    c5b4:	pop	{r3, pc}
    c5b8:	ldr	r0, [pc, #232]	; c6a8 <__printf_chk@plt+0x7f08>
    c5bc:	add	r0, pc, r0
    c5c0:	pop	{r3, pc}
    c5c4:	ldr	r0, [pc, #224]	; c6ac <__printf_chk@plt+0x7f0c>
    c5c8:	add	r0, pc, r0
    c5cc:	pop	{r3, pc}
    c5d0:	andeq	r8, r3, ip, asr pc
    c5d4:	andeq	r8, r3, ip, ror #30
    c5d8:	andeq	r8, r3, ip, ror pc
    c5dc:	andeq	fp, r3, r4, lsr #14
    c5e0:	andeq	r8, r3, r8, ror pc
    c5e4:	andeq	r8, r3, r0, lsl #31
    c5e8:	andeq	r8, r3, r8, lsl #31
    c5ec:	muleq	r3, r0, pc	; <UNPREDICTABLE>
    c5f0:	andeq	r8, r3, r8, lsr #31
    c5f4:			; <UNDEFINED> instruction: 0x00038fb8
    c5f8:	andeq	r8, r3, r0, asr #31
    c5fc:	andeq	r8, r3, ip, asr #31
    c600:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    c604:	andeq	r8, r3, r4, ror #31
    c608:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
    c60c:	andeq	r9, r3, ip
    c610:	andeq	r9, r3, r0, lsr r0
    c614:	andeq	r9, r3, r0, asr #32
    c618:	andeq	r9, r3, ip, asr r0
    c61c:	andeq	r9, r3, r0, ror r0
    c620:	andeq	r9, r3, r4, lsl #1
    c624:	andeq	r9, r3, ip, lsl #1
    c628:	muleq	r3, r4, r0
    c62c:	andeq	r9, r3, r0, lsr #1
    c630:	andeq	r9, r3, r8, lsr #1
    c634:	strheq	r9, [r3], -ip
    c638:	andeq	r9, r3, r8, asr #1
    c63c:	ldrdeq	r9, [r3], -r8
    c640:	ldrdeq	r9, [r3], -ip
    c644:	strdeq	r9, [r3], -r8
    c648:	andeq	r9, r3, r8, lsl #2
    c64c:	andeq	r9, r3, r4, lsl r1
    c650:	andeq	r9, r3, r0, lsr r1
    c654:	andeq	r9, r3, ip, asr #2
    c658:	muleq	r3, ip, r1
    c65c:	andeq	r9, r3, r4, asr r1
    c660:	andeq	r9, r3, r4, ror #2
    c664:	muleq	r3, r0, r1
    c668:	andeq	r9, r3, r4, lsr #3
    c66c:	andeq	r9, r3, ip, asr #3
    c670:	ldrdeq	r9, [r3], -ip
    c674:	strdeq	r9, [r3], -r8
    c678:	andeq	r9, r3, r4, lsr #4
    c67c:	andeq	r9, r3, r8, lsr #4
    c680:	andeq	r9, r3, ip, lsr r2
    c684:	andeq	r9, r3, r0, asr #4
    c688:	andeq	r9, r3, r8, asr #4
    c68c:	andeq	r9, r3, ip, asr r2
    c690:	andeq	r9, r3, r4, ror r2
    c694:	andeq	r9, r3, ip, lsl #5
    c698:	muleq	r3, r0, r2
    c69c:	muleq	r3, r8, r2
    c6a0:	andeq	r9, r3, r4, lsr #5
    c6a4:			; <UNDEFINED> instruction: 0x000392b0
    c6a8:			; <UNDEFINED> instruction: 0x00038cbc
    c6ac:	andeq	r9, r3, r8, lsr #5
    c6b0:	push	{r4, lr}
    c6b4:	mov	r4, r0
    c6b8:	ldr	r3, [r0, #8]
    c6bc:	cmp	r3, #0
    c6c0:	popeq	{r4, pc}
    c6c4:	ldr	r2, [r0, #24]
    c6c8:	cmp	r2, #0
    c6cc:	popne	{r4, pc}
    c6d0:	ldr	r2, [r0, #32]
    c6d4:	cmp	r2, #1
    c6d8:	pophi	{r4, pc}
    c6dc:	cmp	r1, #0
    c6e0:	ldrne	r2, [r0, #12]
    c6e4:	bne	c6fc <__printf_chk@plt+0x7f5c>
    c6e8:	cmp	r3, #8192	; 0x2000
    c6ec:	popcc	{r4, pc}
    c6f0:	ldr	r2, [r0, #12]
    c6f4:	cmp	r3, r2, lsr #1
    c6f8:	popcc	{r4, pc}
    c6fc:	ldr	r0, [r4]
    c700:	rsb	r2, r3, r2
    c704:	add	r1, r0, r3
    c708:	bl	3fe4 <memmove@plt>
    c70c:	ldr	r2, [r4, #12]
    c710:	ldr	r3, [r4, #8]
    c714:	mov	r1, #0
    c718:	str	r1, [r4, #8]
    c71c:	rsb	r3, r3, r2
    c720:	str	r3, [r4, #12]
    c724:	pop	{r4, pc}
    c728:	push	{r3, r4, r5, lr}
    c72c:	mov	r0, #40	; 0x28
    c730:	mov	r1, #1
    c734:	bl	4380 <calloc@plt>
    c738:	subs	r4, r0, #0
    c73c:	beq	c784 <__printf_chk@plt+0x7fe4>
    c740:	mov	r3, #0
    c744:	mov	r1, #256	; 0x100
    c748:	mov	r0, #1
    c74c:	mov	r2, #134217728	; 0x8000000
    c750:	str	r1, [r4, #20]
    c754:	str	r0, [r4, #32]
    c758:	str	r2, [r4, #16]
    c75c:	str	r3, [r4, #24]
    c760:	str	r3, [r4, #36]	; 0x24
    c764:	bl	4380 <calloc@plt>
    c768:	mov	r5, r0
    c76c:	cmp	r5, #0
    c770:	mov	r0, r4
    c774:	str	r5, [r4]
    c778:	str	r5, [r4, #4]
    c77c:	beq	c78c <__printf_chk@plt+0x7fec>
    c780:	pop	{r3, r4, r5, pc}
    c784:	mov	r0, r4
    c788:	pop	{r3, r4, r5, pc}
    c78c:	bl	3bdc <free@plt>
    c790:	mov	r0, r5
    c794:	pop	{r3, r4, r5, pc}
    c798:	cmp	r1, #134217728	; 0x8000000
    c79c:	push	{r4, r5, r6, lr}
    c7a0:	movls	r5, #0
    c7a4:	movhi	r5, #1
    c7a8:	cmp	r0, #0
    c7ac:	orreq	r5, r5, #1
    c7b0:	cmp	r5, #0
    c7b4:	mov	r4, r1
    c7b8:	mov	r6, r0
    c7bc:	bne	c7fc <__printf_chk@plt+0x805c>
    c7c0:	mov	r0, #40	; 0x28
    c7c4:	mov	r1, #1
    c7c8:	bl	4380 <calloc@plt>
    c7cc:	subs	r3, r0, #0
    c7d0:	beq	c804 <__printf_chk@plt+0x8064>
    c7d4:	mov	r2, #1
    c7d8:	str	r4, [r3, #16]
    c7dc:	str	r4, [r3, #12]
    c7e0:	mov	r0, r3
    c7e4:	str	r4, [r3, #20]
    c7e8:	str	r5, [r3, #36]	; 0x24
    c7ec:	stm	r3, {r5, r6}
    c7f0:	str	r2, [r3, #24]
    c7f4:	str	r2, [r3, #32]
    c7f8:	pop	{r4, r5, r6, pc}
    c7fc:	mov	r0, #0
    c800:	pop	{r4, r5, r6, pc}
    c804:	mov	r0, r3
    c808:	pop	{r4, r5, r6, pc}
    c80c:	push	{r3, r4, r5, lr}
    c810:	subs	r4, r0, #0
    c814:	mov	r5, r1
    c818:	beq	c858 <__printf_chk@plt+0x80b8>
    c81c:	ldr	r3, [r4, #24]
    c820:	cmp	r3, #0
    c824:	beq	c908 <__printf_chk@plt+0x8168>
    c828:	ldr	r2, [r4, #32]
    c82c:	sub	r2, r2, #1
    c830:	cmp	r2, #1048576	; 0x100000
    c834:	bcs	c858 <__printf_chk@plt+0x80b8>
    c838:	ldr	r2, [r4, #4]
    c83c:	cmp	r2, #0
    c840:	beq	c858 <__printf_chk@plt+0x80b8>
    c844:	ldr	r2, [r4, #28]
    c848:	cmp	r2, #0
    c84c:	beq	c938 <__printf_chk@plt+0x8198>
    c850:	cmp	r3, #0
    c854:	beq	c92c <__printf_chk@plt+0x818c>
    c858:	bl	67f8 <__printf_chk@plt+0x2058>
    c85c:	cmp	r0, #0
    c860:	popne	{r3, r4, r5, pc}
    c864:	cmp	r5, #0
    c868:	beq	c8e4 <__printf_chk@plt+0x8144>
    c86c:	ldr	r3, [r5, #24]
    c870:	cmp	r3, #0
    c874:	beq	c91c <__printf_chk@plt+0x817c>
    c878:	ldr	r2, [r5, #32]
    c87c:	sub	r2, r2, #1
    c880:	cmp	r2, #1048576	; 0x100000
    c884:	bcs	c8e4 <__printf_chk@plt+0x8144>
    c888:	ldr	r2, [r5, #4]
    c88c:	cmp	r2, #0
    c890:	beq	c8e4 <__printf_chk@plt+0x8144>
    c894:	ldr	r2, [r5, #28]
    c898:	cmp	r2, #0
    c89c:	beq	c8b4 <__printf_chk@plt+0x8114>
    c8a0:	cmp	r3, #0
    c8a4:	bne	c8e4 <__printf_chk@plt+0x8144>
    c8a8:	ldr	r3, [r5, #36]	; 0x24
    c8ac:	cmp	r3, #0
    c8b0:	bne	c8e4 <__printf_chk@plt+0x8144>
    c8b4:	ldr	r3, [r5, #16]
    c8b8:	cmp	r3, #134217728	; 0x8000000
    c8bc:	bhi	c8e4 <__printf_chk@plt+0x8144>
    c8c0:	ldr	r2, [r5, #20]
    c8c4:	cmp	r3, r2
    c8c8:	bcc	c8e4 <__printf_chk@plt+0x8144>
    c8cc:	ldr	r3, [r5, #12]
    c8d0:	cmp	r2, r3
    c8d4:	bcc	c8e4 <__printf_chk@plt+0x8144>
    c8d8:	ldr	r2, [r5, #8]
    c8dc:	cmp	r3, r2
    c8e0:	bcs	c8f0 <__printf_chk@plt+0x8150>
    c8e4:	bl	67f8 <__printf_chk@plt+0x2058>
    c8e8:	cmp	r0, #0
    c8ec:	bne	c918 <__printf_chk@plt+0x8178>
    c8f0:	str	r5, [r4, #36]	; 0x24
    c8f4:	mov	r0, #0
    c8f8:	ldr	r3, [r5, #32]
    c8fc:	add	r3, r3, #1
    c900:	str	r3, [r5, #32]
    c904:	pop	{r3, r4, r5, pc}
    c908:	ldm	r4, {r1, r2}
    c90c:	cmp	r1, r2
    c910:	bne	c858 <__printf_chk@plt+0x80b8>
    c914:	b	c828 <__printf_chk@plt+0x8088>
    c918:	pop	{r3, r4, r5, pc}
    c91c:	ldm	r5, {r1, r2}
    c920:	cmp	r1, r2
    c924:	bne	c8e4 <__printf_chk@plt+0x8144>
    c928:	b	c878 <__printf_chk@plt+0x80d8>
    c92c:	ldr	r3, [r4, #36]	; 0x24
    c930:	cmp	r3, #0
    c934:	bne	c858 <__printf_chk@plt+0x80b8>
    c938:	ldr	r3, [r4, #16]
    c93c:	cmp	r3, #134217728	; 0x8000000
    c940:	bhi	c858 <__printf_chk@plt+0x80b8>
    c944:	ldr	r2, [r4, #20]
    c948:	cmp	r3, r2
    c94c:	bcc	c858 <__printf_chk@plt+0x80b8>
    c950:	ldr	r3, [r4, #12]
    c954:	cmp	r2, r3
    c958:	bcc	c858 <__printf_chk@plt+0x80b8>
    c95c:	ldr	r2, [r4, #8]
    c960:	cmp	r3, r2
    c964:	bcc	c858 <__printf_chk@plt+0x80b8>
    c968:	b	c864 <__printf_chk@plt+0x80c4>
    c96c:	push	{r4, lr}
    c970:	mov	r1, #40	; 0x28
    c974:	mov	r4, r0
    c978:	bl	4160c <__printf_chk@plt+0x3ce6c>
    c97c:	mov	r3, #1
    c980:	mov	r2, #256	; 0x100
    c984:	mov	r0, #134217728	; 0x8000000
    c988:	mov	r1, #0
    c98c:	str	r0, [r4, #16]
    c990:	mov	r0, r3
    c994:	str	r1, [r4, #24]
    c998:	mov	r1, r2
    c99c:	str	r2, [r4, #20]
    c9a0:	str	r3, [r4, #28]
    c9a4:	str	r3, [r4, #32]
    c9a8:	bl	4380 <calloc@plt>
    c9ac:	cmp	r0, #0
    c9b0:	str	r0, [r4]
    c9b4:	str	r0, [r4, #4]
    c9b8:	streq	r0, [r4, #20]
    c9bc:	pop	{r4, pc}
    c9c0:	push	{r3, r4, r5, lr}
    c9c4:	subs	r4, r0, #0
    c9c8:	popeq	{r3, r4, r5, pc}
    c9cc:	ldr	r3, [r4, #24]
    c9d0:	cmp	r3, #0
    c9d4:	bne	ca44 <__printf_chk@plt+0x82a4>
    c9d8:	ldm	r4, {r1, r2}
    c9dc:	cmp	r1, r2
    c9e0:	beq	ca44 <__printf_chk@plt+0x82a4>
    c9e4:	bl	67f8 <__printf_chk@plt+0x2058>
    c9e8:	cmp	r0, #0
    c9ec:	popne	{r3, r4, r5, pc}
    c9f0:	ldr	r0, [r4, #36]	; 0x24
    c9f4:	bl	c9c0 <__printf_chk@plt+0x8220>
    c9f8:	ldr	r3, [r4, #32]
    c9fc:	mov	r2, #0
    ca00:	str	r2, [r4, #36]	; 0x24
    ca04:	sub	r3, r3, #1
    ca08:	str	r3, [r4, #32]
    ca0c:	cmp	r3, r2
    ca10:	popne	{r3, r4, r5, pc}
    ca14:	ldr	r3, [r4, #24]
    ca18:	ldr	r5, [r4, #28]
    ca1c:	cmp	r3, r2
    ca20:	beq	caa0 <__printf_chk@plt+0x8300>
    ca24:	mov	r0, r4
    ca28:	mov	r1, #40	; 0x28
    ca2c:	bl	4160c <__printf_chk@plt+0x3ce6c>
    ca30:	cmp	r5, #0
    ca34:	popne	{r3, r4, r5, pc}
    ca38:	mov	r0, r4
    ca3c:	pop	{r3, r4, r5, lr}
    ca40:	b	3bdc <free@plt>
    ca44:	ldr	r2, [r4, #32]
    ca48:	sub	r2, r2, #1
    ca4c:	cmp	r2, #1048576	; 0x100000
    ca50:	bcs	c9e4 <__printf_chk@plt+0x8244>
    ca54:	ldr	r2, [r4, #4]
    ca58:	cmp	r2, #0
    ca5c:	beq	c9e4 <__printf_chk@plt+0x8244>
    ca60:	ldr	r2, [r4, #28]
    ca64:	cmp	r2, #0
    ca68:	bne	cab8 <__printf_chk@plt+0x8318>
    ca6c:	ldr	r3, [r4, #16]
    ca70:	cmp	r3, #134217728	; 0x8000000
    ca74:	bhi	c9e4 <__printf_chk@plt+0x8244>
    ca78:	ldr	r2, [r4, #20]
    ca7c:	cmp	r3, r2
    ca80:	bcc	c9e4 <__printf_chk@plt+0x8244>
    ca84:	ldr	r3, [r4, #12]
    ca88:	cmp	r2, r3
    ca8c:	bcc	c9e4 <__printf_chk@plt+0x8244>
    ca90:	ldr	r2, [r4, #8]
    ca94:	cmp	r3, r2
    ca98:	bcc	c9e4 <__printf_chk@plt+0x8244>
    ca9c:	b	c9f0 <__printf_chk@plt+0x8250>
    caa0:	ldr	r0, [r4]
    caa4:	ldr	r1, [r4, #20]
    caa8:	bl	4160c <__printf_chk@plt+0x3ce6c>
    caac:	ldr	r0, [r4]
    cab0:	bl	3bdc <free@plt>
    cab4:	b	ca24 <__printf_chk@plt+0x8284>
    cab8:	cmp	r3, #0
    cabc:	bne	c9e4 <__printf_chk@plt+0x8244>
    cac0:	ldr	r3, [r4, #36]	; 0x24
    cac4:	cmp	r3, #0
    cac8:	bne	c9e4 <__printf_chk@plt+0x8244>
    cacc:	b	ca6c <__printf_chk@plt+0x82cc>
    cad0:	push	{r3, r4, r5, lr}
    cad4:	subs	r4, r0, #0
    cad8:	beq	cd14 <__printf_chk@plt+0x8574>
    cadc:	ldr	r3, [r4, #24]
    cae0:	cmp	r3, #0
    cae4:	beq	cb90 <__printf_chk@plt+0x83f0>
    cae8:	ldr	r2, [r4, #32]
    caec:	sub	r2, r2, #1
    caf0:	cmp	r2, #1048576	; 0x100000
    caf4:	bcc	cc7c <__printf_chk@plt+0x84dc>
    caf8:	bl	67f8 <__printf_chk@plt+0x2058>
    cafc:	cmp	r0, #0
    cb00:	ldreq	r3, [r4, #24]
    cb04:	bne	cc74 <__printf_chk@plt+0x84d4>
    cb08:	cmp	r3, #0
    cb0c:	bne	cc14 <__printf_chk@plt+0x8474>
    cb10:	ldm	r4, {r1, r2}
    cb14:	cmp	r1, r2
    cb18:	beq	cc14 <__printf_chk@plt+0x8474>
    cb1c:	bl	67f8 <__printf_chk@plt+0x2058>
    cb20:	cmp	r0, #0
    cb24:	bne	cba0 <__printf_chk@plt+0x8400>
    cb28:	ldr	r5, [r4, #4]
    cb2c:	ldr	r2, [r4, #8]
    cb30:	ldr	r3, [r4, #24]
    cb34:	cmp	r3, #0
    cb38:	add	r5, r5, r2
    cb3c:	bne	cbb8 <__printf_chk@plt+0x8418>
    cb40:	ldm	r4, {r1, r2}
    cb44:	cmp	r1, r2
    cb48:	beq	cbb8 <__printf_chk@plt+0x8418>
    cb4c:	bl	67f8 <__printf_chk@plt+0x2058>
    cb50:	cmp	r0, #0
    cb54:	movne	r1, #0
    cb58:	bne	cb68 <__printf_chk@plt+0x83c8>
    cb5c:	ldr	r1, [r4, #12]
    cb60:	ldr	r3, [r4, #8]
    cb64:	rsb	r1, r3, r1
    cb68:	mov	r0, r5
    cb6c:	bl	c798 <__printf_chk@plt+0x7ff8>
    cb70:	subs	r5, r0, #0
    cb74:	beq	cc74 <__printf_chk@plt+0x84d4>
    cb78:	mov	r1, r4
    cb7c:	bl	c80c <__printf_chk@plt+0x806c>
    cb80:	cmp	r0, #0
    cb84:	mov	r0, r5
    cb88:	bne	cc70 <__printf_chk@plt+0x84d0>
    cb8c:	pop	{r3, r4, r5, pc}
    cb90:	ldm	r4, {r1, r2}
    cb94:	cmp	r1, r2
    cb98:	bne	caf8 <__printf_chk@plt+0x8358>
    cb9c:	b	cae8 <__printf_chk@plt+0x8348>
    cba0:	cmp	r4, #0
    cba4:	beq	ccdc <__printf_chk@plt+0x853c>
    cba8:	ldr	r3, [r4, #24]
    cbac:	mov	r5, #0
    cbb0:	cmp	r3, #0
    cbb4:	beq	cb40 <__printf_chk@plt+0x83a0>
    cbb8:	ldr	r2, [r4, #32]
    cbbc:	sub	r2, r2, #1
    cbc0:	cmp	r2, #1048576	; 0x100000
    cbc4:	bcs	cb4c <__printf_chk@plt+0x83ac>
    cbc8:	ldr	r2, [r4, #4]
    cbcc:	cmp	r2, #0
    cbd0:	beq	cb4c <__printf_chk@plt+0x83ac>
    cbd4:	ldr	r2, [r4, #28]
    cbd8:	cmp	r2, #0
    cbdc:	bne	cce4 <__printf_chk@plt+0x8544>
    cbe0:	ldr	r3, [r4, #16]
    cbe4:	cmp	r3, #134217728	; 0x8000000
    cbe8:	bhi	cb4c <__printf_chk@plt+0x83ac>
    cbec:	ldr	r2, [r4, #20]
    cbf0:	cmp	r3, r2
    cbf4:	bcc	cb4c <__printf_chk@plt+0x83ac>
    cbf8:	ldr	r1, [r4, #12]
    cbfc:	cmp	r2, r1
    cc00:	bcc	cb4c <__printf_chk@plt+0x83ac>
    cc04:	ldr	r3, [r4, #8]
    cc08:	cmp	r1, r3
    cc0c:	bcc	cb4c <__printf_chk@plt+0x83ac>
    cc10:	b	cb64 <__printf_chk@plt+0x83c4>
    cc14:	ldr	r2, [r4, #32]
    cc18:	sub	r2, r2, #1
    cc1c:	cmp	r2, #1048576	; 0x100000
    cc20:	bcs	cb1c <__printf_chk@plt+0x837c>
    cc24:	ldr	r5, [r4, #4]
    cc28:	cmp	r5, #0
    cc2c:	beq	cb1c <__printf_chk@plt+0x837c>
    cc30:	ldr	r2, [r4, #28]
    cc34:	cmp	r2, #0
    cc38:	bne	ccfc <__printf_chk@plt+0x855c>
    cc3c:	ldr	r2, [r4, #16]
    cc40:	cmp	r2, #134217728	; 0x8000000
    cc44:	bhi	cb1c <__printf_chk@plt+0x837c>
    cc48:	ldr	r1, [r4, #20]
    cc4c:	cmp	r2, r1
    cc50:	bcc	cb1c <__printf_chk@plt+0x837c>
    cc54:	ldr	r0, [r4, #12]
    cc58:	cmp	r1, r0
    cc5c:	bcc	cb1c <__printf_chk@plt+0x837c>
    cc60:	ldr	r2, [r4, #8]
    cc64:	cmp	r0, r2
    cc68:	bcc	cb1c <__printf_chk@plt+0x837c>
    cc6c:	b	cb34 <__printf_chk@plt+0x8394>
    cc70:	bl	c9c0 <__printf_chk@plt+0x8220>
    cc74:	mov	r0, #0
    cc78:	pop	{r3, r4, r5, pc}
    cc7c:	ldr	r2, [r4, #4]
    cc80:	cmp	r2, #0
    cc84:	beq	caf8 <__printf_chk@plt+0x8358>
    cc88:	ldr	r2, [r4, #28]
    cc8c:	cmp	r2, #0
    cc90:	beq	cca8 <__printf_chk@plt+0x8508>
    cc94:	cmp	r3, #0
    cc98:	bne	caf8 <__printf_chk@plt+0x8358>
    cc9c:	ldr	r2, [r4, #36]	; 0x24
    cca0:	cmp	r2, #0
    cca4:	bne	caf8 <__printf_chk@plt+0x8358>
    cca8:	ldr	r2, [r4, #16]
    ccac:	cmp	r2, #134217728	; 0x8000000
    ccb0:	bhi	caf8 <__printf_chk@plt+0x8358>
    ccb4:	ldr	r1, [r4, #20]
    ccb8:	cmp	r2, r1
    ccbc:	bcc	caf8 <__printf_chk@plt+0x8358>
    ccc0:	ldr	r2, [r4, #12]
    ccc4:	cmp	r1, r2
    ccc8:	bcc	caf8 <__printf_chk@plt+0x8358>
    cccc:	ldr	r1, [r4, #8]
    ccd0:	cmp	r2, r1
    ccd4:	bcc	caf8 <__printf_chk@plt+0x8358>
    ccd8:	b	cb08 <__printf_chk@plt+0x8368>
    ccdc:	mov	r5, r4
    cce0:	b	cb4c <__printf_chk@plt+0x83ac>
    cce4:	cmp	r3, #0
    cce8:	bne	cb4c <__printf_chk@plt+0x83ac>
    ccec:	ldr	r3, [r4, #36]	; 0x24
    ccf0:	cmp	r3, #0
    ccf4:	bne	cb4c <__printf_chk@plt+0x83ac>
    ccf8:	b	cbe0 <__printf_chk@plt+0x8440>
    ccfc:	cmp	r3, #0
    cd00:	bne	cb1c <__printf_chk@plt+0x837c>
    cd04:	ldr	r2, [r4, #36]	; 0x24
    cd08:	cmp	r2, #0
    cd0c:	bne	cb1c <__printf_chk@plt+0x837c>
    cd10:	b	cc3c <__printf_chk@plt+0x849c>
    cd14:	bl	67f8 <__printf_chk@plt+0x2058>
    cd18:	cmp	r0, #0
    cd1c:	beq	cb1c <__printf_chk@plt+0x837c>
    cd20:	b	cc74 <__printf_chk@plt+0x84d4>
    cd24:	push	{r4, lr}
    cd28:	mov	r4, r0
    cd2c:	ldr	r3, [r0, #24]
    cd30:	cmp	r3, #0
    cd34:	bne	cd44 <__printf_chk@plt+0x85a4>
    cd38:	ldr	r3, [r0, #32]
    cd3c:	cmp	r3, #1
    cd40:	bls	cd50 <__printf_chk@plt+0x85b0>
    cd44:	ldr	r3, [r4, #12]
    cd48:	str	r3, [r4, #8]
    cd4c:	pop	{r4, pc}
    cd50:	ldr	r2, [r0]
    cd54:	ldr	r1, [r0, #4]
    cd58:	cmp	r2, r1
    cd5c:	beq	cda8 <__printf_chk@plt+0x8608>
    cd60:	bl	67f8 <__printf_chk@plt+0x2058>
    cd64:	cmp	r0, #0
    cd68:	beq	ce00 <__printf_chk@plt+0x8660>
    cd6c:	ldr	r2, [r4, #20]
    cd70:	mov	r3, #0
    cd74:	str	r3, [r4, #12]
    cd78:	cmp	r2, #256	; 0x100
    cd7c:	str	r3, [r4, #8]
    cd80:	popeq	{r4, pc}
    cd84:	ldr	r0, [r4]
    cd88:	mov	r1, #256	; 0x100
    cd8c:	bl	40a4 <realloc@plt>
    cd90:	cmp	r0, #0
    cd94:	strne	r0, [r4]
    cd98:	strne	r0, [r4, #4]
    cd9c:	movne	r3, #256	; 0x100
    cda0:	strne	r3, [r4, #20]
    cda4:	pop	{r4, pc}
    cda8:	cmp	r3, #0
    cdac:	beq	cd60 <__printf_chk@plt+0x85c0>
    cdb0:	cmp	r2, #0
    cdb4:	beq	cd60 <__printf_chk@plt+0x85c0>
    cdb8:	ldr	r3, [r0, #28]
    cdbc:	cmp	r3, #0
    cdc0:	beq	cdd0 <__printf_chk@plt+0x8630>
    cdc4:	ldr	r3, [r0, #36]	; 0x24
    cdc8:	cmp	r3, #0
    cdcc:	bne	cd60 <__printf_chk@plt+0x85c0>
    cdd0:	ldr	r3, [r4, #16]
    cdd4:	cmp	r3, #134217728	; 0x8000000
    cdd8:	bhi	cd60 <__printf_chk@plt+0x85c0>
    cddc:	ldr	r2, [r4, #20]
    cde0:	cmp	r3, r2
    cde4:	bcc	cd60 <__printf_chk@plt+0x85c0>
    cde8:	ldr	r3, [r4, #12]
    cdec:	cmp	r2, r3
    cdf0:	bcc	cd60 <__printf_chk@plt+0x85c0>
    cdf4:	ldr	r2, [r4, #8]
    cdf8:	cmp	r3, r2
    cdfc:	bcc	cd60 <__printf_chk@plt+0x85c0>
    ce00:	ldr	r0, [r4]
    ce04:	ldr	r1, [r4, #20]
    ce08:	bl	4160c <__printf_chk@plt+0x3ce6c>
    ce0c:	b	cd6c <__printf_chk@plt+0x85cc>
    ce10:	ldr	r0, [r0, #16]
    ce14:	bx	lr
    ce18:	ldr	r0, [r0, #20]
    ce1c:	bx	lr
    ce20:	ldr	r0, [r0, #36]	; 0x24
    ce24:	bx	lr
    ce28:	ldr	r0, [r0, #32]
    ce2c:	bx	lr
    ce30:	push	{r3, r4, r5, r6, r7, lr}
    ce34:	subs	r4, r0, #0
    ce38:	mov	r6, r1
    ce3c:	beq	ce7c <__printf_chk@plt+0x86dc>
    ce40:	ldr	r3, [r4, #24]
    ce44:	cmp	r3, #0
    ce48:	beq	cf44 <__printf_chk@plt+0x87a4>
    ce4c:	ldr	r2, [r4, #32]
    ce50:	sub	r2, r2, #1
    ce54:	cmp	r2, #1048576	; 0x100000
    ce58:	bcs	ce7c <__printf_chk@plt+0x86dc>
    ce5c:	ldr	r2, [r4, #4]
    ce60:	cmp	r2, #0
    ce64:	beq	ce7c <__printf_chk@plt+0x86dc>
    ce68:	ldr	r2, [r4, #28]
    ce6c:	cmp	r2, #0
    ce70:	beq	cf74 <__printf_chk@plt+0x87d4>
    ce74:	cmp	r3, #0
    ce78:	beq	cf68 <__printf_chk@plt+0x87c8>
    ce7c:	bl	67f8 <__printf_chk@plt+0x2058>
    ce80:	subs	r5, r0, #0
    ce84:	bne	cf3c <__printf_chk@plt+0x879c>
    ce88:	ldr	r3, [r4, #16]
    ce8c:	cmp	r6, r3
    ce90:	moveq	r5, #0
    ce94:	beq	cf3c <__printf_chk@plt+0x879c>
    ce98:	ldr	r5, [r4, #24]
    ce9c:	cmp	r5, #0
    cea0:	bne	cf60 <__printf_chk@plt+0x87c0>
    cea4:	ldr	r3, [r4, #32]
    cea8:	cmp	r3, #1
    ceac:	bhi	cf60 <__printf_chk@plt+0x87c0>
    ceb0:	cmp	r6, #134217728	; 0x8000000
    ceb4:	bhi	cf54 <__printf_chk@plt+0x87b4>
    ceb8:	ldr	r1, [r4, #12]
    cebc:	mov	r0, r4
    cec0:	cmp	r1, r6
    cec4:	movls	r1, #0
    cec8:	movhi	r1, #1
    cecc:	bl	c6b0 <__printf_chk@plt+0x7f10>
    ced0:	ldr	r1, [r4, #20]
    ced4:	cmp	r6, r1
    ced8:	bcs	cf38 <__printf_chk@plt+0x8798>
    cedc:	ldr	r2, [r4, #12]
    cee0:	cmp	r6, r2
    cee4:	bls	cf54 <__printf_chk@plt+0x87b4>
    cee8:	cmp	r2, #255	; 0xff
    ceec:	ldr	r0, [r4]
    cef0:	addhi	r7, r2, #255	; 0xff
    cef4:	rsb	r1, r2, r1
    cef8:	bichi	r7, r7, #255	; 0xff
    cefc:	movls	r7, #256	; 0x100
    cf00:	cmp	r7, r6
    cf04:	movcs	r7, r6
    cf08:	add	r0, r0, r2
    cf0c:	bl	4160c <__printf_chk@plt+0x3ce6c>
    cf10:	ldr	r0, [r4]
    cf14:	mov	r1, r7
    cf18:	bl	40a4 <realloc@plt>
    cf1c:	cmp	r0, #0
    cf20:	beq	cfa8 <__printf_chk@plt+0x8808>
    cf24:	cmp	r6, r7
    cf28:	str	r0, [r4]
    cf2c:	str	r0, [r4, #4]
    cf30:	str	r7, [r4, #20]
    cf34:	bcc	cf54 <__printf_chk@plt+0x87b4>
    cf38:	str	r6, [r4, #16]
    cf3c:	mov	r0, r5
    cf40:	pop	{r3, r4, r5, r6, r7, pc}
    cf44:	ldm	r4, {r1, r2}
    cf48:	cmp	r1, r2
    cf4c:	bne	ce7c <__printf_chk@plt+0x86dc>
    cf50:	b	ce4c <__printf_chk@plt+0x86ac>
    cf54:	mvn	r5, #8
    cf58:	mov	r0, r5
    cf5c:	pop	{r3, r4, r5, r6, r7, pc}
    cf60:	mvn	r5, #48	; 0x30
    cf64:	b	cf3c <__printf_chk@plt+0x879c>
    cf68:	ldr	r3, [r4, #36]	; 0x24
    cf6c:	cmp	r3, #0
    cf70:	bne	ce7c <__printf_chk@plt+0x86dc>
    cf74:	ldr	r3, [r4, #16]
    cf78:	cmp	r3, #134217728	; 0x8000000
    cf7c:	bhi	ce7c <__printf_chk@plt+0x86dc>
    cf80:	ldr	r2, [r4, #20]
    cf84:	cmp	r3, r2
    cf88:	bcc	ce7c <__printf_chk@plt+0x86dc>
    cf8c:	ldr	r1, [r4, #12]
    cf90:	cmp	r2, r1
    cf94:	bcc	ce7c <__printf_chk@plt+0x86dc>
    cf98:	ldr	r2, [r4, #8]
    cf9c:	cmp	r1, r2
    cfa0:	bcc	ce7c <__printf_chk@plt+0x86dc>
    cfa4:	b	ce8c <__printf_chk@plt+0x86ec>
    cfa8:	mvn	r5, #1
    cfac:	b	cf3c <__printf_chk@plt+0x879c>
    cfb0:	push	{r4, lr}
    cfb4:	subs	r4, r0, #0
    cfb8:	beq	cff8 <__printf_chk@plt+0x8858>
    cfbc:	ldr	r3, [r4, #24]
    cfc0:	cmp	r3, #0
    cfc4:	beq	d014 <__printf_chk@plt+0x8874>
    cfc8:	ldr	r2, [r4, #32]
    cfcc:	sub	r2, r2, #1
    cfd0:	cmp	r2, #1048576	; 0x100000
    cfd4:	bcs	cff8 <__printf_chk@plt+0x8858>
    cfd8:	ldr	r2, [r4, #4]
    cfdc:	cmp	r2, #0
    cfe0:	beq	cff8 <__printf_chk@plt+0x8858>
    cfe4:	ldr	r2, [r4, #28]
    cfe8:	cmp	r2, #0
    cfec:	beq	d040 <__printf_chk@plt+0x88a0>
    cff0:	cmp	r3, #0
    cff4:	beq	d034 <__printf_chk@plt+0x8894>
    cff8:	bl	67f8 <__printf_chk@plt+0x2058>
    cffc:	cmp	r0, #0
    d000:	bne	d02c <__printf_chk@plt+0x888c>
    d004:	ldr	r0, [r4, #12]
    d008:	ldr	r3, [r4, #8]
    d00c:	rsb	r0, r3, r0
    d010:	pop	{r4, pc}
    d014:	ldm	r4, {r1, r2}
    d018:	cmp	r1, r2
    d01c:	beq	cfc8 <__printf_chk@plt+0x8828>
    d020:	bl	67f8 <__printf_chk@plt+0x2058>
    d024:	cmp	r0, #0
    d028:	beq	d004 <__printf_chk@plt+0x8864>
    d02c:	mov	r0, #0
    d030:	pop	{r4, pc}
    d034:	ldr	r3, [r4, #36]	; 0x24
    d038:	cmp	r3, #0
    d03c:	bne	cff8 <__printf_chk@plt+0x8858>
    d040:	ldr	r3, [r4, #16]
    d044:	cmp	r3, #134217728	; 0x8000000
    d048:	bhi	cff8 <__printf_chk@plt+0x8858>
    d04c:	ldr	r2, [r4, #20]
    d050:	cmp	r3, r2
    d054:	bcc	cff8 <__printf_chk@plt+0x8858>
    d058:	ldr	r0, [r4, #12]
    d05c:	cmp	r2, r0
    d060:	bcc	cff8 <__printf_chk@plt+0x8858>
    d064:	ldr	r3, [r4, #8]
    d068:	cmp	r0, r3
    d06c:	bcc	cff8 <__printf_chk@plt+0x8858>
    d070:	b	d00c <__printf_chk@plt+0x886c>
    d074:	push	{r4, lr}
    d078:	subs	r4, r0, #0
    d07c:	beq	d0bc <__printf_chk@plt+0x891c>
    d080:	ldr	r3, [r4, #24]
    d084:	cmp	r3, #0
    d088:	beq	d0e8 <__printf_chk@plt+0x8948>
    d08c:	ldr	r2, [r4, #32]
    d090:	sub	r2, r2, #1
    d094:	cmp	r2, #1048576	; 0x100000
    d098:	bcs	d0bc <__printf_chk@plt+0x891c>
    d09c:	ldr	r2, [r4, #4]
    d0a0:	cmp	r2, #0
    d0a4:	beq	d0bc <__printf_chk@plt+0x891c>
    d0a8:	ldr	r2, [r4, #28]
    d0ac:	cmp	r2, #0
    d0b0:	beq	d11c <__printf_chk@plt+0x897c>
    d0b4:	cmp	r3, #0
    d0b8:	beq	d110 <__printf_chk@plt+0x8970>
    d0bc:	bl	67f8 <__printf_chk@plt+0x2058>
    d0c0:	cmp	r0, #0
    d0c4:	bne	d0e0 <__printf_chk@plt+0x8940>
    d0c8:	ldr	r3, [r4, #24]
    d0cc:	cmp	r3, #0
    d0d0:	bne	d0e0 <__printf_chk@plt+0x8940>
    d0d4:	ldr	r3, [r4, #32]
    d0d8:	cmp	r3, #1
    d0dc:	bls	d0f8 <__printf_chk@plt+0x8958>
    d0e0:	mov	r0, #0
    d0e4:	pop	{r4, pc}
    d0e8:	ldm	r4, {r1, r2}
    d0ec:	cmp	r1, r2
    d0f0:	bne	d0bc <__printf_chk@plt+0x891c>
    d0f4:	b	d08c <__printf_chk@plt+0x88ec>
    d0f8:	ldr	r0, [r4, #8]
    d0fc:	ldr	r2, [r4, #16]
    d100:	ldr	r3, [r4, #12]
    d104:	add	r0, r0, r2
    d108:	rsb	r0, r3, r0
    d10c:	pop	{r4, pc}
    d110:	ldr	r2, [r4, #36]	; 0x24
    d114:	cmp	r2, #0
    d118:	bne	d0bc <__printf_chk@plt+0x891c>
    d11c:	ldr	r2, [r4, #16]
    d120:	cmp	r2, #134217728	; 0x8000000
    d124:	bhi	d0bc <__printf_chk@plt+0x891c>
    d128:	ldr	r1, [r4, #20]
    d12c:	cmp	r2, r1
    d130:	bcc	d0bc <__printf_chk@plt+0x891c>
    d134:	ldr	r2, [r4, #12]
    d138:	cmp	r1, r2
    d13c:	bcc	d0bc <__printf_chk@plt+0x891c>
    d140:	ldr	r1, [r4, #8]
    d144:	cmp	r2, r1
    d148:	bcc	d0bc <__printf_chk@plt+0x891c>
    d14c:	b	d0cc <__printf_chk@plt+0x892c>
    d150:	push	{r4, lr}
    d154:	subs	r4, r0, #0
    d158:	beq	d198 <__printf_chk@plt+0x89f8>
    d15c:	ldr	r3, [r4, #24]
    d160:	cmp	r3, #0
    d164:	beq	d1b0 <__printf_chk@plt+0x8a10>
    d168:	ldr	r2, [r4, #32]
    d16c:	sub	r2, r2, #1
    d170:	cmp	r2, #1048576	; 0x100000
    d174:	bcs	d198 <__printf_chk@plt+0x89f8>
    d178:	ldr	r0, [r4, #4]
    d17c:	cmp	r0, #0
    d180:	beq	d198 <__printf_chk@plt+0x89f8>
    d184:	ldr	r2, [r4, #28]
    d188:	cmp	r2, #0
    d18c:	beq	d1dc <__printf_chk@plt+0x8a3c>
    d190:	cmp	r3, #0
    d194:	beq	d1d0 <__printf_chk@plt+0x8a30>
    d198:	bl	67f8 <__printf_chk@plt+0x2058>
    d19c:	cmp	r0, #0
    d1a0:	bne	d1c8 <__printf_chk@plt+0x8a28>
    d1a4:	ldmib	r4, {r0, r3}
    d1a8:	add	r0, r0, r3
    d1ac:	pop	{r4, pc}
    d1b0:	ldm	r4, {r1, r2}
    d1b4:	cmp	r1, r2
    d1b8:	beq	d168 <__printf_chk@plt+0x89c8>
    d1bc:	bl	67f8 <__printf_chk@plt+0x2058>
    d1c0:	cmp	r0, #0
    d1c4:	beq	d1a4 <__printf_chk@plt+0x8a04>
    d1c8:	mov	r0, #0
    d1cc:	pop	{r4, pc}
    d1d0:	ldr	r3, [r4, #36]	; 0x24
    d1d4:	cmp	r3, #0
    d1d8:	bne	d198 <__printf_chk@plt+0x89f8>
    d1dc:	ldr	r3, [r4, #16]
    d1e0:	cmp	r3, #134217728	; 0x8000000
    d1e4:	bhi	d198 <__printf_chk@plt+0x89f8>
    d1e8:	ldr	r2, [r4, #20]
    d1ec:	cmp	r3, r2
    d1f0:	bcc	d198 <__printf_chk@plt+0x89f8>
    d1f4:	ldr	r1, [r4, #12]
    d1f8:	cmp	r2, r1
    d1fc:	bcc	d198 <__printf_chk@plt+0x89f8>
    d200:	ldr	r3, [r4, #8]
    d204:	cmp	r1, r3
    d208:	bcc	d198 <__printf_chk@plt+0x89f8>
    d20c:	b	d1a8 <__printf_chk@plt+0x8a08>
    d210:	push	{r4, lr}
    d214:	subs	r4, r0, #0
    d218:	beq	d258 <__printf_chk@plt+0x8ab8>
    d21c:	ldr	r3, [r4, #24]
    d220:	cmp	r3, #0
    d224:	beq	d28c <__printf_chk@plt+0x8aec>
    d228:	ldr	r2, [r4, #32]
    d22c:	sub	r2, r2, #1
    d230:	cmp	r2, #1048576	; 0x100000
    d234:	bcs	d258 <__printf_chk@plt+0x8ab8>
    d238:	ldr	r2, [r4, #4]
    d23c:	cmp	r2, #0
    d240:	beq	d258 <__printf_chk@plt+0x8ab8>
    d244:	ldr	r2, [r4, #28]
    d248:	cmp	r2, #0
    d24c:	beq	d2b8 <__printf_chk@plt+0x8b18>
    d250:	cmp	r3, #0
    d254:	beq	d2ac <__printf_chk@plt+0x8b0c>
    d258:	bl	67f8 <__printf_chk@plt+0x2058>
    d25c:	cmp	r0, #0
    d260:	bne	d2a4 <__printf_chk@plt+0x8b04>
    d264:	ldr	r3, [r4, #24]
    d268:	cmp	r3, #0
    d26c:	bne	d2a4 <__printf_chk@plt+0x8b04>
    d270:	ldr	r3, [r4, #32]
    d274:	cmp	r3, #1
    d278:	bhi	d2a4 <__printf_chk@plt+0x8b04>
    d27c:	ldr	r0, [r4]
    d280:	ldr	r3, [r4, #8]
    d284:	add	r0, r0, r3
    d288:	pop	{r4, pc}
    d28c:	ldm	r4, {r1, r2}
    d290:	cmp	r1, r2
    d294:	beq	d228 <__printf_chk@plt+0x8a88>
    d298:	bl	67f8 <__printf_chk@plt+0x2058>
    d29c:	cmp	r0, #0
    d2a0:	beq	d264 <__printf_chk@plt+0x8ac4>
    d2a4:	mov	r0, #0
    d2a8:	pop	{r4, pc}
    d2ac:	ldr	r2, [r4, #36]	; 0x24
    d2b0:	cmp	r2, #0
    d2b4:	bne	d258 <__printf_chk@plt+0x8ab8>
    d2b8:	ldr	r2, [r4, #16]
    d2bc:	cmp	r2, #134217728	; 0x8000000
    d2c0:	bhi	d258 <__printf_chk@plt+0x8ab8>
    d2c4:	ldr	r1, [r4, #20]
    d2c8:	cmp	r2, r1
    d2cc:	bcc	d258 <__printf_chk@plt+0x8ab8>
    d2d0:	ldr	r2, [r4, #12]
    d2d4:	cmp	r1, r2
    d2d8:	bcc	d258 <__printf_chk@plt+0x8ab8>
    d2dc:	ldr	r1, [r4, #8]
    d2e0:	cmp	r2, r1
    d2e4:	bcc	d258 <__printf_chk@plt+0x8ab8>
    d2e8:	b	d268 <__printf_chk@plt+0x8ac8>
    d2ec:	push	{r3, r4, r5, lr}
    d2f0:	subs	r4, r0, #0
    d2f4:	mov	r5, r1
    d2f8:	beq	d338 <__printf_chk@plt+0x8b98>
    d2fc:	ldr	r3, [r4, #24]
    d300:	cmp	r3, #0
    d304:	beq	d388 <__printf_chk@plt+0x8be8>
    d308:	ldr	r2, [r4, #32]
    d30c:	sub	r2, r2, #1
    d310:	cmp	r2, #1048576	; 0x100000
    d314:	bcs	d338 <__printf_chk@plt+0x8b98>
    d318:	ldr	r2, [r4, #4]
    d31c:	cmp	r2, #0
    d320:	beq	d338 <__printf_chk@plt+0x8b98>
    d324:	ldr	r2, [r4, #28]
    d328:	cmp	r2, #0
    d32c:	beq	d3ac <__printf_chk@plt+0x8c0c>
    d330:	cmp	r3, #0
    d334:	beq	d3a0 <__printf_chk@plt+0x8c00>
    d338:	bl	67f8 <__printf_chk@plt+0x2058>
    d33c:	cmp	r0, #0
    d340:	popne	{r3, r4, r5, pc}
    d344:	ldr	r3, [r4, #24]
    d348:	cmp	r3, #0
    d34c:	bne	d398 <__printf_chk@plt+0x8bf8>
    d350:	ldr	r3, [r4, #32]
    d354:	cmp	r3, #1
    d358:	bhi	d398 <__printf_chk@plt+0x8bf8>
    d35c:	ldr	r3, [r4, #16]
    d360:	cmp	r5, r3
    d364:	bhi	d3e0 <__printf_chk@plt+0x8c40>
    d368:	rsb	r5, r5, r3
    d36c:	ldr	r2, [r4, #12]
    d370:	ldr	r3, [r4, #8]
    d374:	rsb	r2, r3, r2
    d378:	cmp	r5, r2
    d37c:	movcs	r0, #0
    d380:	mvncc	r0, #8
    d384:	pop	{r3, r4, r5, pc}
    d388:	ldm	r4, {r1, r2}
    d38c:	cmp	r1, r2
    d390:	bne	d338 <__printf_chk@plt+0x8b98>
    d394:	b	d308 <__printf_chk@plt+0x8b68>
    d398:	mvn	r0, #48	; 0x30
    d39c:	pop	{r3, r4, r5, pc}
    d3a0:	ldr	r2, [r4, #36]	; 0x24
    d3a4:	cmp	r2, #0
    d3a8:	bne	d338 <__printf_chk@plt+0x8b98>
    d3ac:	ldr	r2, [r4, #16]
    d3b0:	cmp	r2, #134217728	; 0x8000000
    d3b4:	bhi	d338 <__printf_chk@plt+0x8b98>
    d3b8:	ldr	r1, [r4, #20]
    d3bc:	cmp	r2, r1
    d3c0:	bcc	d338 <__printf_chk@plt+0x8b98>
    d3c4:	ldr	r2, [r4, #12]
    d3c8:	cmp	r1, r2
    d3cc:	bcc	d338 <__printf_chk@plt+0x8b98>
    d3d0:	ldr	r1, [r4, #8]
    d3d4:	cmp	r2, r1
    d3d8:	bcc	d338 <__printf_chk@plt+0x8b98>
    d3dc:	b	d348 <__printf_chk@plt+0x8ba8>
    d3e0:	mvn	r0, #8
    d3e4:	pop	{r3, r4, r5, pc}
    d3e8:	push	{r3, r4, r5, r6, r7, lr}
    d3ec:	mov	r4, r0
    d3f0:	mov	r5, r1
    d3f4:	bl	d2ec <__printf_chk@plt+0x8b4c>
    d3f8:	subs	r7, r0, #0
    d3fc:	beq	d408 <__printf_chk@plt+0x8c68>
    d400:	mov	r0, r7
    d404:	pop	{r3, r4, r5, r6, r7, pc}
    d408:	ldr	r1, [r4, #12]
    d40c:	mov	r0, r4
    d410:	ldr	r3, [r4, #16]
    d414:	add	r1, r5, r1
    d418:	cmp	r1, r3
    d41c:	movls	r1, #0
    d420:	movhi	r1, #1
    d424:	bl	c6b0 <__printf_chk@plt+0x7f10>
    d428:	ldr	r6, [r4, #12]
    d42c:	ldr	r3, [r4, #20]
    d430:	add	r6, r5, r6
    d434:	cmp	r6, r3
    d438:	bls	d400 <__printf_chk@plt+0x8c60>
    d43c:	add	r3, r6, #255	; 0xff
    d440:	ldr	r2, [r4, #16]
    d444:	bic	r3, r3, #255	; 0xff
    d448:	ldr	r0, [r4]
    d44c:	cmp	r3, r2
    d450:	movls	r6, r3
    d454:	mov	r1, r6
    d458:	bl	40a4 <realloc@plt>
    d45c:	subs	r3, r0, #0
    d460:	beq	d484 <__printf_chk@plt+0x8ce4>
    d464:	str	r6, [r4, #20]
    d468:	mov	r0, r4
    d46c:	str	r3, [r4]
    d470:	mov	r1, r5
    d474:	str	r3, [r4, #4]
    d478:	bl	d2ec <__printf_chk@plt+0x8b4c>
    d47c:	and	r0, r0, r0, asr #31
    d480:	pop	{r3, r4, r5, r6, r7, pc}
    d484:	mvn	r0, #1
    d488:	pop	{r3, r4, r5, r6, r7, pc}
    d48c:	push	{r4, r5, r6, lr}
    d490:	subs	r5, r2, #0
    d494:	mov	r4, r0
    d498:	mov	r6, r1
    d49c:	movne	r3, #0
    d4a0:	strne	r3, [r5]
    d4a4:	bl	d3e8 <__printf_chk@plt+0x8c48>
    d4a8:	cmp	r0, #0
    d4ac:	popne	{r4, r5, r6, pc}
    d4b0:	ldr	r3, [r4, #12]
    d4b4:	cmp	r5, #0
    d4b8:	ldr	r2, [r4]
    d4bc:	add	r6, r6, r3
    d4c0:	moveq	r0, r5
    d4c4:	str	r6, [r4, #12]
    d4c8:	add	r3, r2, r3
    d4cc:	strne	r3, [r5]
    d4d0:	pop	{r4, r5, r6, pc}
    d4d4:	push	{r3, r4, r5, lr}
    d4d8:	subs	r4, r0, #0
    d4dc:	mov	r5, r1
    d4e0:	beq	d520 <__printf_chk@plt+0x8d80>
    d4e4:	ldr	r3, [r4, #24]
    d4e8:	cmp	r3, #0
    d4ec:	beq	d53c <__printf_chk@plt+0x8d9c>
    d4f0:	ldr	r2, [r4, #32]
    d4f4:	sub	r2, r2, #1
    d4f8:	cmp	r2, #1048576	; 0x100000
    d4fc:	bcs	d520 <__printf_chk@plt+0x8d80>
    d500:	ldr	r2, [r4, #4]
    d504:	cmp	r2, #0
    d508:	beq	d520 <__printf_chk@plt+0x8d80>
    d50c:	ldr	r2, [r4, #28]
    d510:	cmp	r2, #0
    d514:	beq	d630 <__printf_chk@plt+0x8e90>
    d518:	cmp	r3, #0
    d51c:	beq	d624 <__printf_chk@plt+0x8e84>
    d520:	bl	67f8 <__printf_chk@plt+0x2058>
    d524:	cmp	r0, #0
    d528:	bne	d554 <__printf_chk@plt+0x8db4>
    d52c:	cmp	r5, #0
    d530:	bne	d558 <__printf_chk@plt+0x8db8>
    d534:	mov	r0, #0
    d538:	pop	{r3, r4, r5, pc}
    d53c:	ldm	r4, {r1, r2}
    d540:	cmp	r1, r2
    d544:	beq	d4f0 <__printf_chk@plt+0x8d50>
    d548:	bl	67f8 <__printf_chk@plt+0x2058>
    d54c:	cmp	r0, #0
    d550:	beq	d52c <__printf_chk@plt+0x8d8c>
    d554:	pop	{r3, r4, r5, pc}
    d558:	cmp	r4, #0
    d55c:	beq	d5d8 <__printf_chk@plt+0x8e38>
    d560:	ldr	r3, [r4, #24]
    d564:	cmp	r3, #0
    d568:	beq	d614 <__printf_chk@plt+0x8e74>
    d56c:	ldr	r2, [r4, #32]
    d570:	sub	r2, r2, #1
    d574:	cmp	r2, #1048576	; 0x100000
    d578:	bcs	d5d8 <__printf_chk@plt+0x8e38>
    d57c:	ldr	r2, [r4, #4]
    d580:	cmp	r2, #0
    d584:	beq	d5d8 <__printf_chk@plt+0x8e38>
    d588:	ldr	r2, [r4, #28]
    d58c:	cmp	r2, #0
    d590:	beq	d5a8 <__printf_chk@plt+0x8e08>
    d594:	cmp	r3, #0
    d598:	bne	d5d8 <__printf_chk@plt+0x8e38>
    d59c:	ldr	r3, [r4, #36]	; 0x24
    d5a0:	cmp	r3, #0
    d5a4:	bne	d5d8 <__printf_chk@plt+0x8e38>
    d5a8:	ldr	r3, [r4, #16]
    d5ac:	cmp	r3, #134217728	; 0x8000000
    d5b0:	bhi	d5d8 <__printf_chk@plt+0x8e38>
    d5b4:	ldr	r2, [r4, #20]
    d5b8:	cmp	r3, r2
    d5bc:	bcc	d5d8 <__printf_chk@plt+0x8e38>
    d5c0:	ldr	r3, [r4, #12]
    d5c4:	cmp	r2, r3
    d5c8:	bcc	d5d8 <__printf_chk@plt+0x8e38>
    d5cc:	ldr	r2, [r4, #8]
    d5d0:	cmp	r3, r2
    d5d4:	bcs	d60c <__printf_chk@plt+0x8e6c>
    d5d8:	bl	67f8 <__printf_chk@plt+0x2058>
    d5dc:	cmp	r0, #0
    d5e0:	movne	r3, #0
    d5e4:	beq	d604 <__printf_chk@plt+0x8e64>
    d5e8:	cmp	r5, r3
    d5ec:	ldrls	r3, [r4, #8]
    d5f0:	movls	r0, #0
    d5f4:	mvnhi	r0, #2
    d5f8:	addls	r5, r3, r5
    d5fc:	strls	r5, [r4, #8]
    d600:	pop	{r3, r4, r5, pc}
    d604:	ldr	r3, [r4, #12]
    d608:	ldr	r2, [r4, #8]
    d60c:	rsb	r3, r2, r3
    d610:	b	d5e8 <__printf_chk@plt+0x8e48>
    d614:	ldm	r4, {r1, r2}
    d618:	cmp	r1, r2
    d61c:	bne	d5d8 <__printf_chk@plt+0x8e38>
    d620:	b	d56c <__printf_chk@plt+0x8dcc>
    d624:	ldr	r2, [r4, #36]	; 0x24
    d628:	cmp	r2, #0
    d62c:	bne	d520 <__printf_chk@plt+0x8d80>
    d630:	ldr	r2, [r4, #16]
    d634:	cmp	r2, #134217728	; 0x8000000
    d638:	bhi	d520 <__printf_chk@plt+0x8d80>
    d63c:	ldr	r1, [r4, #20]
    d640:	cmp	r2, r1
    d644:	bcc	d520 <__printf_chk@plt+0x8d80>
    d648:	ldr	r2, [r4, #12]
    d64c:	cmp	r1, r2
    d650:	bcc	d520 <__printf_chk@plt+0x8d80>
    d654:	ldr	r1, [r4, #8]
    d658:	cmp	r2, r1
    d65c:	bcc	d520 <__printf_chk@plt+0x8d80>
    d660:	cmp	r5, #0
    d664:	beq	d534 <__printf_chk@plt+0x8d94>
    d668:	b	d564 <__printf_chk@plt+0x8dc4>
    d66c:	push	{r3, r4, r5, lr}
    d670:	subs	r4, r0, #0
    d674:	mov	r5, r1
    d678:	beq	d6b8 <__printf_chk@plt+0x8f18>
    d67c:	ldr	r3, [r4, #24]
    d680:	cmp	r3, #0
    d684:	beq	d6d4 <__printf_chk@plt+0x8f34>
    d688:	ldr	r2, [r4, #32]
    d68c:	sub	r2, r2, #1
    d690:	cmp	r2, #1048576	; 0x100000
    d694:	bcs	d6b8 <__printf_chk@plt+0x8f18>
    d698:	ldr	r2, [r4, #4]
    d69c:	cmp	r2, #0
    d6a0:	beq	d6b8 <__printf_chk@plt+0x8f18>
    d6a4:	ldr	r2, [r4, #28]
    d6a8:	cmp	r2, #0
    d6ac:	beq	d7c8 <__printf_chk@plt+0x9028>
    d6b0:	cmp	r3, #0
    d6b4:	beq	d7bc <__printf_chk@plt+0x901c>
    d6b8:	bl	67f8 <__printf_chk@plt+0x2058>
    d6bc:	cmp	r0, #0
    d6c0:	bne	d6ec <__printf_chk@plt+0x8f4c>
    d6c4:	cmp	r5, #0
    d6c8:	bne	d6f0 <__printf_chk@plt+0x8f50>
    d6cc:	mov	r0, #0
    d6d0:	pop	{r3, r4, r5, pc}
    d6d4:	ldm	r4, {r1, r2}
    d6d8:	cmp	r1, r2
    d6dc:	beq	d688 <__printf_chk@plt+0x8ee8>
    d6e0:	bl	67f8 <__printf_chk@plt+0x2058>
    d6e4:	cmp	r0, #0
    d6e8:	beq	d6c4 <__printf_chk@plt+0x8f24>
    d6ec:	pop	{r3, r4, r5, pc}
    d6f0:	cmp	r4, #0
    d6f4:	beq	d770 <__printf_chk@plt+0x8fd0>
    d6f8:	ldr	r3, [r4, #24]
    d6fc:	cmp	r3, #0
    d700:	beq	d7ac <__printf_chk@plt+0x900c>
    d704:	ldr	r2, [r4, #32]
    d708:	sub	r2, r2, #1
    d70c:	cmp	r2, #1048576	; 0x100000
    d710:	bcs	d770 <__printf_chk@plt+0x8fd0>
    d714:	ldr	r2, [r4, #4]
    d718:	cmp	r2, #0
    d71c:	beq	d770 <__printf_chk@plt+0x8fd0>
    d720:	ldr	r2, [r4, #28]
    d724:	cmp	r2, #0
    d728:	beq	d740 <__printf_chk@plt+0x8fa0>
    d72c:	cmp	r3, #0
    d730:	bne	d770 <__printf_chk@plt+0x8fd0>
    d734:	ldr	r3, [r4, #36]	; 0x24
    d738:	cmp	r3, #0
    d73c:	bne	d770 <__printf_chk@plt+0x8fd0>
    d740:	ldr	r3, [r4, #16]
    d744:	cmp	r3, #134217728	; 0x8000000
    d748:	bhi	d770 <__printf_chk@plt+0x8fd0>
    d74c:	ldr	r2, [r4, #20]
    d750:	cmp	r3, r2
    d754:	bcc	d770 <__printf_chk@plt+0x8fd0>
    d758:	ldr	r3, [r4, #12]
    d75c:	cmp	r2, r3
    d760:	bcc	d770 <__printf_chk@plt+0x8fd0>
    d764:	ldr	r2, [r4, #8]
    d768:	cmp	r3, r2
    d76c:	bcs	d7a4 <__printf_chk@plt+0x9004>
    d770:	bl	67f8 <__printf_chk@plt+0x2058>
    d774:	cmp	r0, #0
    d778:	movne	r3, #0
    d77c:	beq	d79c <__printf_chk@plt+0x8ffc>
    d780:	cmp	r5, r3
    d784:	ldrls	r3, [r4, #12]
    d788:	movls	r0, #0
    d78c:	mvnhi	r0, #2
    d790:	rsbls	r5, r5, r3
    d794:	strls	r5, [r4, #12]
    d798:	pop	{r3, r4, r5, pc}
    d79c:	ldr	r3, [r4, #12]
    d7a0:	ldr	r2, [r4, #8]
    d7a4:	rsb	r3, r2, r3
    d7a8:	b	d780 <__printf_chk@plt+0x8fe0>
    d7ac:	ldm	r4, {r1, r2}
    d7b0:	cmp	r1, r2
    d7b4:	bne	d770 <__printf_chk@plt+0x8fd0>
    d7b8:	b	d704 <__printf_chk@plt+0x8f64>
    d7bc:	ldr	r2, [r4, #36]	; 0x24
    d7c0:	cmp	r2, #0
    d7c4:	bne	d6b8 <__printf_chk@plt+0x8f18>
    d7c8:	ldr	r2, [r4, #16]
    d7cc:	cmp	r2, #134217728	; 0x8000000
    d7d0:	bhi	d6b8 <__printf_chk@plt+0x8f18>
    d7d4:	ldr	r1, [r4, #20]
    d7d8:	cmp	r2, r1
    d7dc:	bcc	d6b8 <__printf_chk@plt+0x8f18>
    d7e0:	ldr	r2, [r4, #12]
    d7e4:	cmp	r1, r2
    d7e8:	bcc	d6b8 <__printf_chk@plt+0x8f18>
    d7ec:	ldr	r1, [r4, #8]
    d7f0:	cmp	r2, r1
    d7f4:	bcc	d6b8 <__printf_chk@plt+0x8f18>
    d7f8:	cmp	r5, #0
    d7fc:	beq	d6cc <__printf_chk@plt+0x8f2c>
    d800:	b	d6fc <__printf_chk@plt+0x8f5c>
    d804:	push	{r3, r4, r5, r6, r7, lr}
    d808:	subs	r6, r0, #0
    d80c:	mov	r5, r1
    d810:	mov	r7, r2
    d814:	beq	dae0 <__printf_chk@plt+0x9340>
    d818:	ldr	r4, [r6]
    d81c:	ldr	r3, [pc, #724]	; daf8 <__printf_chk@plt+0x9358>
    d820:	cmp	r4, #4
    d824:	add	r3, pc, r3
    d828:	add	r3, r3, #24
    d82c:	bne	d83c <__printf_chk@plt+0x909c>
    d830:	b	d900 <__printf_chk@plt+0x9160>
    d834:	cmp	r4, ip
    d838:	beq	d908 <__printf_chk@plt+0x9168>
    d83c:	ldr	ip, [r3, #8]
    d840:	mov	r1, r3
    d844:	add	r3, r3, #24
    d848:	cmn	ip, #1
    d84c:	bne	d834 <__printf_chk@plt+0x9094>
    d850:	mov	ip, r4
    d854:	cmp	r7, #0
    d858:	beq	d880 <__printf_chk@plt+0x90e0>
    d85c:	sub	r3, ip, #5
    d860:	cmp	r3, #3
    d864:	addls	pc, pc, r3, lsl #2
    d868:	b	d880 <__printf_chk@plt+0x90e0>
    d86c:	b	dab8 <__printf_chk@plt+0x9318>
    d870:	b	daac <__printf_chk@plt+0x930c>
    d874:	b	d87c <__printf_chk@plt+0x90dc>
    d878:	b	daa4 <__printf_chk@plt+0x9304>
    d87c:	mov	ip, #3
    d880:	ldr	r1, [r6, #16]
    d884:	ldr	r3, [pc, #624]	; dafc <__printf_chk@plt+0x935c>
    d888:	mov	r2, #4
    d88c:	add	r3, pc, r3
    d890:	b	d8a4 <__printf_chk@plt+0x9104>
    d894:	add	r3, r3, #24
    d898:	ldr	r2, [r3, #8]
    d89c:	cmn	r2, #1
    d8a0:	beq	d8f4 <__printf_chk@plt+0x9154>
    d8a4:	cmp	r2, ip
    d8a8:	bne	d894 <__printf_chk@plt+0x90f4>
    d8ac:	ldr	r2, [r3, #12]
    d8b0:	cmp	r2, #0
    d8b4:	beq	d8c0 <__printf_chk@plt+0x9120>
    d8b8:	cmp	r1, r2
    d8bc:	bne	d894 <__printf_chk@plt+0x90f4>
    d8c0:	ldr	r1, [r3]
    d8c4:	sub	ip, ip, #1
    d8c8:	cmp	ip, #7
    d8cc:	addls	pc, pc, ip, lsl #2
    d8d0:	b	daf0 <__printf_chk@plt+0x9350>
    d8d4:	b	da5c <__printf_chk@plt+0x92bc>
    d8d8:	b	d9e4 <__printf_chk@plt+0x9244>
    d8dc:	b	d97c <__printf_chk@plt+0x91dc>
    d8e0:	b	d94c <__printf_chk@plt+0x91ac>
    d8e4:	b	d938 <__printf_chk@plt+0x9198>
    d8e8:	b	d938 <__printf_chk@plt+0x9198>
    d8ec:	b	d938 <__printf_chk@plt+0x9198>
    d8f0:	b	d938 <__printf_chk@plt+0x9198>
    d8f4:	ldr	r1, [pc, #516]	; db00 <__printf_chk@plt+0x9360>
    d8f8:	add	r1, pc, r1
    d8fc:	b	d8c4 <__printf_chk@plt+0x9124>
    d900:	ldr	r1, [pc, #508]	; db04 <__printf_chk@plt+0x9364>
    d904:	add	r1, pc, r1
    d908:	ldr	r3, [r1, #16]
    d90c:	cmp	r3, #0
    d910:	beq	d850 <__printf_chk@plt+0x90b0>
    d914:	ldr	r3, [r6, #32]
    d918:	cmp	r3, #0
    d91c:	beq	dae8 <__printf_chk@plt+0x9348>
    d920:	ldr	r0, [r3]
    d924:	bl	cfb0 <__printf_chk@plt+0x8810>
    d928:	cmp	r0, #0
    d92c:	beq	dad8 <__printf_chk@plt+0x9338>
    d930:	ldr	ip, [r6]
    d934:	b	d854 <__printf_chk@plt+0x90b4>
    d938:	ldr	r3, [r6, #32]
    d93c:	mov	r0, r5
    d940:	ldr	r1, [r3]
    d944:	pop	{r3, r4, r5, r6, r7, lr}
    d948:	b	15284 <__printf_chk@plt+0x10ae4>
    d94c:	ldr	r3, [r6, #28]
    d950:	cmp	r3, #0
    d954:	beq	dae0 <__printf_chk@plt+0x9340>
    d958:	mov	r0, r5
    d95c:	bl	156dc <__printf_chk@plt+0x10f3c>
    d960:	cmp	r0, #0
    d964:	popne	{r3, r4, r5, r6, r7, pc}
    d968:	mov	r0, r5
    d96c:	ldr	r1, [r6, #28]
    d970:	mov	r2, #32
    d974:	pop	{r3, r4, r5, r6, r7, lr}
    d978:	b	15618 <__printf_chk@plt+0x10e78>
    d97c:	ldr	r3, [r6, #20]
    d980:	cmp	r3, #0
    d984:	beq	dae0 <__printf_chk@plt+0x9340>
    d988:	mov	r0, r5
    d98c:	bl	156dc <__printf_chk@plt+0x10f3c>
    d990:	cmp	r0, #0
    d994:	popne	{r3, r4, r5, r6, r7, pc}
    d998:	ldr	r3, [r6, #16]
    d99c:	movw	r2, #715	; 0x2cb
    d9a0:	cmp	r3, r2
    d9a4:	beq	dac0 <__printf_chk@plt+0x9320>
    d9a8:	cmp	r3, #716	; 0x2cc
    d9ac:	beq	dacc <__printf_chk@plt+0x932c>
    d9b0:	sub	r2, r2, #300	; 0x12c
    d9b4:	ldr	r1, [pc, #332]	; db08 <__printf_chk@plt+0x9368>
    d9b8:	cmp	r3, r2
    d9bc:	add	r1, pc, r1
    d9c0:	movne	r1, r0
    d9c4:	mov	r0, r5
    d9c8:	bl	156dc <__printf_chk@plt+0x10f3c>
    d9cc:	cmp	r0, #0
    d9d0:	popne	{r3, r4, r5, r6, r7, pc}
    d9d4:	mov	r0, r5
    d9d8:	ldr	r1, [r6, #20]
    d9dc:	pop	{r3, r4, r5, r6, r7, lr}
    d9e0:	b	165c8 <__printf_chk@plt+0x11e28>
    d9e4:	ldr	r3, [r6, #12]
    d9e8:	cmp	r3, #0
    d9ec:	beq	dae0 <__printf_chk@plt+0x9340>
    d9f0:	mov	r0, r5
    d9f4:	bl	156dc <__printf_chk@plt+0x10f3c>
    d9f8:	cmp	r0, #0
    d9fc:	popne	{r3, r4, r5, r6, r7, pc}
    da00:	ldr	r3, [r6, #12]
    da04:	mov	r0, r5
    da08:	ldr	r1, [r3, #12]
    da0c:	bl	162a4 <__printf_chk@plt+0x11b04>
    da10:	cmp	r0, #0
    da14:	popne	{r3, r4, r5, r6, r7, pc}
    da18:	ldr	r3, [r6, #12]
    da1c:	mov	r0, r5
    da20:	ldr	r1, [r3, #16]
    da24:	bl	162a4 <__printf_chk@plt+0x11b04>
    da28:	cmp	r0, #0
    da2c:	popne	{r3, r4, r5, r6, r7, pc}
    da30:	ldr	r3, [r6, #12]
    da34:	mov	r0, r5
    da38:	ldr	r1, [r3, #20]
    da3c:	bl	162a4 <__printf_chk@plt+0x11b04>
    da40:	cmp	r0, #0
    da44:	popne	{r3, r4, r5, r6, r7, pc}
    da48:	ldr	r3, [r6, #12]
    da4c:	mov	r0, r5
    da50:	ldr	r1, [r3, #24]
    da54:	pop	{r3, r4, r5, r6, r7, lr}
    da58:	b	162a4 <__printf_chk@plt+0x11b04>
    da5c:	ldr	r3, [r6, #8]
    da60:	cmp	r3, #0
    da64:	beq	dae0 <__printf_chk@plt+0x9340>
    da68:	mov	r0, r5
    da6c:	bl	156dc <__printf_chk@plt+0x10f3c>
    da70:	cmp	r0, #0
    da74:	popne	{r3, r4, r5, r6, r7, pc}
    da78:	ldr	r3, [r6, #8]
    da7c:	mov	r0, r5
    da80:	ldr	r1, [r3, #20]
    da84:	bl	162a4 <__printf_chk@plt+0x11b04>
    da88:	cmp	r0, #0
    da8c:	popne	{r3, r4, r5, r6, r7, pc}
    da90:	ldr	r3, [r6, #8]
    da94:	mov	r0, r5
    da98:	ldr	r1, [r3, #16]
    da9c:	pop	{r3, r4, r5, r6, r7, lr}
    daa0:	b	162a4 <__printf_chk@plt+0x11b04>
    daa4:	mov	ip, #4
    daa8:	b	d880 <__printf_chk@plt+0x90e0>
    daac:	ldr	r1, [r6, #16]
    dab0:	mov	ip, #2
    dab4:	b	d884 <__printf_chk@plt+0x90e4>
    dab8:	mov	ip, #1
    dabc:	b	d880 <__printf_chk@plt+0x90e0>
    dac0:	ldr	r1, [pc, #68]	; db0c <__printf_chk@plt+0x936c>
    dac4:	add	r1, pc, r1
    dac8:	b	d9c4 <__printf_chk@plt+0x9224>
    dacc:	ldr	r1, [pc, #60]	; db10 <__printf_chk@plt+0x9370>
    dad0:	add	r1, pc, r1
    dad4:	b	d9c4 <__printf_chk@plt+0x9224>
    dad8:	mvn	r0, #16
    dadc:	pop	{r3, r4, r5, r6, r7, pc}
    dae0:	mvn	r0, #9
    dae4:	pop	{r3, r4, r5, r6, r7, pc}
    dae8:	mvn	r0, #15
    daec:	pop	{r3, r4, r5, r6, r7, pc}
    daf0:	mvn	r0, #13
    daf4:	pop	{r3, r4, r5, r6, r7, pc}
    daf8:	andeq	r8, r6, r0, ror r9
    dafc:	andeq	r8, r6, r8, lsl #18
    db00:	andeq	r8, r3, ip
    db04:	muleq	r6, r0, r8
    db08:	andeq	r7, r3, r4, asr pc
    db0c:	andeq	r7, r3, r8, asr lr
    db10:	andeq	r7, r3, r8, asr lr
    db14:	push	{r4, r5, r6, r7, r8, lr}
    db18:	subs	r6, r2, #0
    db1c:	mov	r8, r3
    db20:	mov	r7, r0
    db24:	movne	r3, #0
    db28:	strne	r3, [r6]
    db2c:	cmp	r1, #0
    db30:	mov	r5, r1
    db34:	movne	r3, #0
    db38:	strne	r3, [r1]
    db3c:	bl	c728 <__printf_chk@plt+0x7f88>
    db40:	subs	r4, r0, #0
    db44:	beq	dbc0 <__printf_chk@plt+0x9420>
    db48:	mov	r0, r7
    db4c:	mov	r2, r8
    db50:	mov	r1, r4
    db54:	bl	d804 <__printf_chk@plt+0x9064>
    db58:	subs	r7, r0, #0
    db5c:	beq	db70 <__printf_chk@plt+0x93d0>
    db60:	mov	r0, r4
    db64:	bl	c9c0 <__printf_chk@plt+0x8220>
    db68:	mov	r0, r7
    db6c:	pop	{r4, r5, r6, r7, r8, pc}
    db70:	mov	r0, r4
    db74:	bl	cfb0 <__printf_chk@plt+0x8810>
    db78:	cmp	r6, #0
    db7c:	strne	r0, [r6]
    db80:	cmp	r5, #0
    db84:	mov	r8, r0
    db88:	beq	db60 <__printf_chk@plt+0x93c0>
    db8c:	bl	4440 <malloc@plt>
    db90:	cmp	r0, #0
    db94:	mov	r6, r0
    db98:	str	r0, [r5]
    db9c:	mvneq	r7, #1
    dba0:	beq	db60 <__printf_chk@plt+0x93c0>
    dba4:	mov	r0, r4
    dba8:	bl	d150 <__printf_chk@plt+0x89b0>
    dbac:	mov	r2, r8
    dbb0:	mov	r1, r0
    dbb4:	mov	r0, r6
    dbb8:	bl	43f8 <memcpy@plt>
    dbbc:	b	db60 <__printf_chk@plt+0x93c0>
    dbc0:	mvn	r0, #1
    dbc4:	pop	{r4, r5, r6, r7, r8, pc}
    dbc8:	ldr	r3, [pc, #292]	; dcf4 <__printf_chk@plt+0x9554>
    dbcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dbd0:	mov	r8, r1
    dbd4:	ldr	r1, [pc, #284]	; dcf8 <__printf_chk@plt+0x9558>
    dbd8:	add	r3, pc, r3
    dbdc:	sub	sp, sp, #44	; 0x2c
    dbe0:	mov	r5, r2
    dbe4:	mov	r4, r0
    dbe8:	add	r6, r5, r5, lsl #1
    dbec:	ldr	r1, [r3, r1]
    dbf0:	add	r6, r6, #2
    dbf4:	ldr	r3, [r1]
    dbf8:	str	r1, [sp, #20]
    dbfc:	str	r3, [sp, #36]	; 0x24
    dc00:	bl	4458 <strlen@plt>
    dc04:	cmp	r5, #65536	; 0x10000
    dc08:	add	r6, r6, r0
    dc0c:	bhi	dce8 <__printf_chk@plt+0x9548>
    dc10:	mov	r0, #1
    dc14:	mov	r1, r6
    dc18:	bl	4380 <calloc@plt>
    dc1c:	subs	r7, r0, #0
    dc20:	beq	dce8 <__printf_chk@plt+0x9548>
    dc24:	mov	r1, r4
    dc28:	mov	r2, r6
    dc2c:	bl	40c28 <__printf_chk@plt+0x3c488>
    dc30:	ldr	r1, [pc, #196]	; dcfc <__printf_chk@plt+0x955c>
    dc34:	mov	r0, r7
    dc38:	mov	r2, r6
    dc3c:	add	r1, pc, r1
    dc40:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    dc44:	cmp	r5, #0
    dc48:	beq	dcc8 <__printf_chk@plt+0x9528>
    dc4c:	ldr	r3, [pc, #172]	; dd00 <__printf_chk@plt+0x9560>
    dc50:	mov	sl, #0
    dc54:	ldr	r9, [pc, #168]	; dd04 <__printf_chk@plt+0x9564>
    dc58:	add	r4, sp, #28
    dc5c:	ldr	fp, [pc, #164]	; dd08 <__printf_chk@plt+0x9568>
    dc60:	add	r3, pc, r3
    dc64:	ldr	r1, [pc, #160]	; dd0c <__printf_chk@plt+0x956c>
    dc68:	add	r9, pc, r9
    dc6c:	add	fp, pc, fp
    dc70:	add	r1, pc, r1
    dc74:	str	r1, [sp, #16]
    dc78:	b	dc88 <__printf_chk@plt+0x94e8>
    dc7c:	ldr	r3, [sp, #16]
    dc80:	cmp	sl, #0
    dc84:	movne	r3, fp
    dc88:	str	r3, [sp, #4]
    dc8c:	mov	r1, #5
    dc90:	str	r9, [sp]
    dc94:	mov	r3, r1
    dc98:	ldrb	lr, [r8, sl]
    dc9c:	mov	r2, #1
    dca0:	mov	r0, r4
    dca4:	add	sl, sl, r2
    dca8:	str	lr, [sp, #8]
    dcac:	bl	4470 <__snprintf_chk@plt>
    dcb0:	mov	r0, r7
    dcb4:	mov	r1, r4
    dcb8:	mov	r2, r6
    dcbc:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    dcc0:	cmp	sl, r5
    dcc4:	bne	dc7c <__printf_chk@plt+0x94dc>
    dcc8:	mov	r0, r7
    dccc:	ldr	r1, [sp, #20]
    dcd0:	ldr	r2, [sp, #36]	; 0x24
    dcd4:	ldr	r3, [r1]
    dcd8:	cmp	r2, r3
    dcdc:	bne	dcf0 <__printf_chk@plt+0x9550>
    dce0:	add	sp, sp, #44	; 0x2c
    dce4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dce8:	mov	r0, #0
    dcec:	b	dccc <__printf_chk@plt+0x952c>
    dcf0:	bl	41b8 <__stack_chk_fail@plt>
    dcf4:	andeq	r8, r6, ip, lsr pc
    dcf8:	andeq	r0, r0, r8, lsl #9
    dcfc:	andeq	r6, r3, r0, lsl #30
    dd00:	andeq	r7, r3, r0, ror #25
    dd04:	andeq	r7, r3, ip, asr #25
    dd08:	ldrdeq	r6, [r3], -r0
    dd0c:	ldrdeq	r7, [r3], -r0
    dd10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    dd14:	mov	r4, r2
    dd18:	mov	sl, r1
    dd1c:	mov	r9, r0
    dd20:	bl	4458 <strlen@plt>
    dd24:	add	r7, r4, #2
    dd28:	movw	r3, #43691	; 0xaaab
    dd2c:	movt	r3, #43690	; 0xaaaa
    dd30:	cmp	r4, #65536	; 0x10000
    dd34:	umull	r2, r7, r3, r7
    dd38:	lsr	r7, r7, #1
    dd3c:	lsl	r7, r7, #2
    dd40:	add	r7, r7, #1
    dd44:	add	r8, r0, #1
    dd48:	add	r5, r8, r7
    dd4c:	bhi	de08 <__printf_chk@plt+0x9668>
    dd50:	mov	r0, #1
    dd54:	mov	r1, r5
    dd58:	bl	4380 <calloc@plt>
    dd5c:	subs	r6, r0, #0
    dd60:	beq	de08 <__printf_chk@plt+0x9668>
    dd64:	mov	r1, r9
    dd68:	mov	r2, r5
    dd6c:	bl	40c28 <__printf_chk@plt+0x3c488>
    dd70:	ldr	r1, [pc, #160]	; de18 <__printf_chk@plt+0x9678>
    dd74:	mov	r0, r6
    dd78:	mov	r2, r5
    dd7c:	add	r1, pc, r1
    dd80:	bl	40b54 <__printf_chk@plt+0x3c3b4>
    dd84:	cmp	r4, #0
    dd88:	bne	dd94 <__printf_chk@plt+0x95f4>
    dd8c:	mov	r0, r6
    dd90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    dd94:	mov	r0, sl
    dd98:	mov	r1, r4
    dd9c:	add	r2, r6, r8
    dda0:	mov	r3, r7
    dda4:	bl	3d16c <__printf_chk@plt+0x389cc>
    dda8:	cmn	r0, #1
    ddac:	beq	ddf4 <__printf_chk@plt+0x9654>
    ddb0:	ldrb	r3, [r6]
    ddb4:	cmp	r3, #0
    ddb8:	beq	de10 <__printf_chk@plt+0x9670>
    ddbc:	cmp	r3, #61	; 0x3d
    ddc0:	addne	r3, r6, #1
    ddc4:	bne	ddd4 <__printf_chk@plt+0x9634>
    ddc8:	b	de10 <__printf_chk@plt+0x9670>
    ddcc:	cmp	r2, #61	; 0x3d
    ddd0:	beq	dde4 <__printf_chk@plt+0x9644>
    ddd4:	mov	r1, r3
    ddd8:	ldrb	r2, [r3], #1
    dddc:	cmp	r2, #0
    dde0:	bne	ddcc <__printf_chk@plt+0x962c>
    dde4:	mov	r3, #0
    dde8:	mov	r0, r6
    ddec:	strb	r3, [r1]
    ddf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    ddf4:	mov	r0, r6
    ddf8:	mov	r1, r5
    ddfc:	bl	4160c <__printf_chk@plt+0x3ce6c>
    de00:	mov	r0, r6
    de04:	bl	3bdc <free@plt>
    de08:	mov	r0, #0
    de0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    de10:	mov	r1, r6
    de14:	b	dde4 <__printf_chk@plt+0x9644>
    de18:	andeq	r6, r3, r0, asr #27
    de1c:	push	{r4, r5, r6, r7, r8, r9, lr}
    de20:	sub	sp, sp, #12
    de24:	ldr	r4, [r0]
    de28:	mov	r6, r0
    de2c:	str	r1, [sp, #4]
    de30:	ldrb	r3, [r4]
    de34:	cmp	r3, #32
    de38:	cmpne	r3, #9
    de3c:	bne	de58 <__printf_chk@plt+0x96b8>
    de40:	add	r3, r4, #1
    de44:	mov	r4, r3
    de48:	ldrb	r2, [r3], #1
    de4c:	cmp	r2, #32
    de50:	cmpne	r2, #9
    de54:	beq	de44 <__printf_chk@plt+0x96a4>
    de58:	ldr	r1, [pc, #140]	; deec <__printf_chk@plt+0x974c>
    de5c:	mov	r0, r4
    de60:	add	r1, pc, r1
    de64:	bl	3ea0 <strspn@plt>
    de68:	subs	r5, r0, #0
    de6c:	beq	dedc <__printf_chk@plt+0x973c>
    de70:	cmp	r5, #6144	; 0x1800
    de74:	bhi	dee4 <__printf_chk@plt+0x9744>
    de78:	ldrb	r1, [r4, r5]
    de7c:	add	r8, r4, r5
    de80:	cmp	r1, #0
    de84:	beq	ded4 <__printf_chk@plt+0x9734>
    de88:	ldr	r0, [pc, #96]	; def0 <__printf_chk@plt+0x9750>
    de8c:	add	r0, pc, r0
    de90:	bl	474c <strchr@plt>
    de94:	cmp	r0, #0
    de98:	beq	dedc <__printf_chk@plt+0x973c>
    de9c:	mov	r9, #1
    dea0:	mov	r7, #0
    dea4:	add	r0, sp, #4
    dea8:	strb	r7, [r8]
    deac:	mov	r1, r4
    deb0:	bl	40bc <BN_dec2bn@plt>
    deb4:	cmp	r0, r7
    deb8:	ble	dedc <__printf_chk@plt+0x973c>
    debc:	add	r5, r9, r5
    dec0:	mov	r0, r7
    dec4:	add	r4, r4, r5
    dec8:	str	r4, [r6]
    decc:	add	sp, sp, #12
    ded0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    ded4:	mov	r9, r1
    ded8:	b	dea0 <__printf_chk@plt+0x9700>
    dedc:	mvn	r0, #3
    dee0:	b	decc <__printf_chk@plt+0x972c>
    dee4:	mvn	r0, #6
    dee8:	b	decc <__printf_chk@plt+0x972c>
    deec:	strdeq	r6, [r5], -ip
    def0:			; <UNDEFINED> instruction: 0x00037ab0
    def4:	ldr	r1, [r0]
    def8:	ldr	r3, [pc, #72]	; df48 <__printf_chk@plt+0x97a8>
    defc:	cmp	r1, #4
    df00:	add	r3, pc, r3
    df04:	add	r3, r3, #24
    df08:	bne	df18 <__printf_chk@plt+0x9778>
    df0c:	b	df38 <__printf_chk@plt+0x9798>
    df10:	cmp	r2, r1
    df14:	beq	df40 <__printf_chk@plt+0x97a0>
    df18:	ldr	r2, [r3, #8]
    df1c:	mov	r0, r3
    df20:	add	r3, r3, #24
    df24:	cmn	r2, #1
    df28:	bne	df10 <__printf_chk@plt+0x9770>
    df2c:	ldr	r0, [pc, #24]	; df4c <__printf_chk@plt+0x97ac>
    df30:	add	r0, pc, r0
    df34:	bx	lr
    df38:	ldr	r0, [pc, #16]	; df50 <__printf_chk@plt+0x97b0>
    df3c:	add	r0, pc, r0
    df40:	ldr	r0, [r0, #4]
    df44:	bx	lr
    df48:	muleq	r6, r4, r2
    df4c:	ldrdeq	r7, [r3], -r8
    df50:	andeq	r8, r6, r8, asr r2
    df54:	ldr	r3, [pc, #68]	; dfa0 <__printf_chk@plt+0x9800>
    df58:	cmp	r0, #4
    df5c:	add	r3, pc, r3
    df60:	add	r3, r3, #24
    df64:	bne	df74 <__printf_chk@plt+0x97d4>
    df68:	b	df90 <__printf_chk@plt+0x97f0>
    df6c:	cmp	r2, r0
    df70:	beq	df98 <__printf_chk@plt+0x97f8>
    df74:	ldr	r2, [r3, #8]
    df78:	mov	r1, r3
    df7c:	add	r3, r3, #24
    df80:	cmn	r2, #1
    df84:	bne	df6c <__printf_chk@plt+0x97cc>
    df88:	mov	r0, #0
    df8c:	bx	lr
    df90:	ldr	r1, [pc, #12]	; dfa4 <__printf_chk@plt+0x9804>
    df94:	add	r1, pc, r1
    df98:	ldr	r0, [r1, #16]
    df9c:	bx	lr
    dfa0:	andeq	r8, r6, r8, lsr r2
    dfa4:	andeq	r8, r6, r0, lsl #4
    dfa8:	ldr	r3, [pc, #80]	; e000 <__printf_chk@plt+0x9860>
    dfac:	mov	r2, #4
    dfb0:	ldr	r1, [r0]
    dfb4:	add	r3, pc, r3
    dfb8:	ldr	r0, [r0, #16]
    dfbc:	b	dfd0 <__printf_chk@plt+0x9830>
    dfc0:	add	r3, r3, #24
    dfc4:	ldr	r2, [r3, #8]
    dfc8:	cmn	r2, #1
    dfcc:	beq	dff4 <__printf_chk@plt+0x9854>
    dfd0:	cmp	r1, r2
    dfd4:	bne	dfc0 <__printf_chk@plt+0x9820>
    dfd8:	ldr	r2, [r3, #12]
    dfdc:	cmp	r2, #0
    dfe0:	beq	dfec <__printf_chk@plt+0x984c>
    dfe4:	cmp	r0, r2
    dfe8:	bne	dfc0 <__printf_chk@plt+0x9820>
    dfec:	ldr	r0, [r3]
    dff0:	bx	lr
    dff4:	ldr	r0, [pc, #8]	; e004 <__printf_chk@plt+0x9864>
    dff8:	add	r0, pc, r0
    dffc:	bx	lr
    e000:	andeq	r8, r6, r0, ror #3
    e004:	andeq	r7, r3, ip, lsl #18
    e008:	ldr	r1, [r0]
    e00c:	sub	r3, r1, #5
    e010:	cmp	r3, #3
    e014:	addls	pc, pc, r3, lsl #2
    e018:	b	e030 <__printf_chk@plt+0x9890>
    e01c:	b	e098 <__printf_chk@plt+0x98f8>
    e020:	b	e084 <__printf_chk@plt+0x98e4>
    e024:	b	e090 <__printf_chk@plt+0x98f0>
    e028:	b	e02c <__printf_chk@plt+0x988c>
    e02c:	mov	r1, #4
    e030:	ldr	r0, [r0, #16]
    e034:	ldr	r3, [pc, #100]	; e0a0 <__printf_chk@plt+0x9900>
    e038:	mov	r2, #4
    e03c:	add	r3, pc, r3
    e040:	b	e054 <__printf_chk@plt+0x98b4>
    e044:	add	r3, r3, #24
    e048:	ldr	r2, [r3, #8]
    e04c:	cmn	r2, #1
    e050:	beq	e078 <__printf_chk@plt+0x98d8>
    e054:	cmp	r1, r2
    e058:	bne	e044 <__printf_chk@plt+0x98a4>
    e05c:	ldr	r2, [r3, #12]
    e060:	cmp	r2, #0
    e064:	beq	e070 <__printf_chk@plt+0x98d0>
    e068:	cmp	r0, r2
    e06c:	bne	e044 <__printf_chk@plt+0x98a4>
    e070:	ldr	r0, [r3]
    e074:	bx	lr
    e078:	ldr	r0, [pc, #36]	; e0a4 <__printf_chk@plt+0x9904>
    e07c:	add	r0, pc, r0
    e080:	bx	lr
    e084:	ldr	r0, [r0, #16]
    e088:	mov	r1, #2
    e08c:	b	e034 <__printf_chk@plt+0x9894>
    e090:	mov	r1, #3
    e094:	b	e030 <__printf_chk@plt+0x9890>
    e098:	mov	r1, #1
    e09c:	b	e030 <__printf_chk@plt+0x9890>
    e0a0:	andeq	r8, r6, r8, asr r1
    e0a4:	andeq	r7, r3, r8, lsl #17
    e0a8:	push	{r4, r5, r6, lr}
    e0ac:	mov	r6, r0
    e0b0:	ldr	r4, [pc, #96]	; e118 <__printf_chk@plt+0x9978>
    e0b4:	mov	r5, #4
    e0b8:	add	r4, pc, r4
    e0bc:	add	r4, r4, #24
    e0c0:	ldr	r1, [r4, #-24]	; 0xffffffe8
    e0c4:	mov	r0, r6
    e0c8:	cmp	r1, #0
    e0cc:	beq	e0dc <__printf_chk@plt+0x993c>
    e0d0:	bl	4590 <strcmp@plt>
    e0d4:	cmp	r0, #0
    e0d8:	beq	e110 <__printf_chk@plt+0x9970>
    e0dc:	ldr	r3, [r4, #-8]
    e0e0:	mov	r1, r6
    e0e4:	cmp	r3, #0
    e0e8:	bne	e0fc <__printf_chk@plt+0x995c>
    e0ec:	ldr	r0, [r4, #-20]	; 0xffffffec
    e0f0:	bl	3b88 <strcasecmp@plt>
    e0f4:	cmp	r0, #0
    e0f8:	beq	e110 <__printf_chk@plt+0x9970>
    e0fc:	add	r4, r4, #24
    e100:	ldr	r5, [r4, #-16]
    e104:	cmn	r5, #1
    e108:	bne	e0c0 <__printf_chk@plt+0x9920>
    e10c:	mov	r5, #10
    e110:	mov	r0, r5
    e114:	pop	{r4, r5, r6, pc}
    e118:	ldrdeq	r8, [r6], -ip
    e11c:	push	{r3, r4, r5, lr}
    e120:	mov	r5, r0
    e124:	ldr	r4, [pc, #84]	; e180 <__printf_chk@plt+0x99e0>
    e128:	add	r4, pc, r4
    e12c:	add	r4, r4, #24
    e130:	b	e158 <__printf_chk@plt+0x99b8>
    e134:	cmp	r2, #3
    e138:	bne	e154 <__printf_chk@plt+0x99b4>
    e13c:	ldr	r1, [r4]
    e140:	cmp	r1, #0
    e144:	beq	e154 <__printf_chk@plt+0x99b4>
    e148:	bl	4590 <strcmp@plt>
    e14c:	cmp	r0, #0
    e150:	beq	e174 <__printf_chk@plt+0x99d4>
    e154:	add	r4, r4, #24
    e158:	ldr	r3, [r4, #8]
    e15c:	mov	r0, r5
    e160:	cmn	r3, #1
    e164:	bic	r2, r3, #4
    e168:	bne	e134 <__printf_chk@plt+0x9994>
    e16c:	mov	r0, r3
    e170:	pop	{r3, r4, r5, pc}
    e174:	ldr	r3, [r4, #12]
    e178:	mov	r0, r3
    e17c:	pop	{r3, r4, r5, pc}
    e180:	andeq	r8, r6, ip, rrx
    e184:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e188:	mov	r9, #0
    e18c:	ldr	r4, [pc, #216]	; e26c <__printf_chk@plt+0x9acc>
    e190:	sub	sp, sp, #12
    e194:	mov	r6, r0
    e198:	mov	r7, r1
    e19c:	add	r4, pc, r4
    e1a0:	mov	r5, r9
    e1a4:	add	r4, r4, #24
    e1a8:	str	r2, [sp, #4]
    e1ac:	ldr	r3, [r4, #-24]	; 0xffffffe8
    e1b0:	cmp	r3, #0
    e1b4:	beq	e23c <__printf_chk@plt+0x9a9c>
    e1b8:	ldr	ip, [r4, #-4]
    e1bc:	cmp	ip, #0
    e1c0:	bne	e23c <__printf_chk@plt+0x9a9c>
    e1c4:	cmp	r6, #0
    e1c8:	beq	e1d8 <__printf_chk@plt+0x9a38>
    e1cc:	ldr	r2, [r4, #-8]
    e1d0:	cmp	r2, #0
    e1d4:	beq	e23c <__printf_chk@plt+0x9a9c>
    e1d8:	cmp	r7, #0
    e1dc:	beq	e1ec <__printf_chk@plt+0x9a4c>
    e1e0:	ldr	r2, [r4, #-8]
    e1e4:	cmp	r2, #0
    e1e8:	bne	e23c <__printf_chk@plt+0x9a9c>
    e1ec:	cmp	r5, #0
    e1f0:	addne	sl, r9, #1
    e1f4:	ldrne	r3, [sp, #4]
    e1f8:	moveq	r0, r3
    e1fc:	moveq	sl, r9
    e200:	strbne	r3, [r5, r9]
    e204:	ldrne	r0, [r4, #-24]	; 0xffffffe8
    e208:	bl	4458 <strlen@plt>
    e20c:	add	r9, r0, sl
    e210:	mov	r8, r0
    e214:	add	r1, r9, #2
    e218:	mov	r0, r5
    e21c:	bl	40a4 <realloc@plt>
    e220:	subs	fp, r0, #0
    e224:	beq	e258 <__printf_chk@plt+0x9ab8>
    e228:	add	r0, fp, sl
    e22c:	add	r2, r8, #1
    e230:	ldr	r1, [r4, #-24]	; 0xffffffe8
    e234:	mov	r5, fp
    e238:	bl	43f8 <memcpy@plt>
    e23c:	add	r4, r4, #24
    e240:	ldr	r3, [r4, #-16]
    e244:	cmn	r3, #1
    e248:	bne	e1ac <__printf_chk@plt+0x9a0c>
    e24c:	mov	r0, r5
    e250:	add	sp, sp, #12
    e254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e258:	mov	r0, r5
    e25c:	bl	3bdc <free@plt>
    e260:	mov	r0, fp
    e264:	add	sp, sp, #12
    e268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e26c:	strdeq	r7, [r6], -r8
    e270:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e274:	subs	r3, r0, #0
    e278:	mov	r8, r1
    e27c:	beq	e28c <__printf_chk@plt+0x9aec>
    e280:	ldrb	r3, [r3]
    e284:	cmp	r3, #0
    e288:	bne	e294 <__printf_chk@plt+0x9af4>
    e28c:	mov	r0, #0
    e290:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e294:	bl	3f18 <__strdup@plt>
    e298:	subs	r9, r0, #0
    e29c:	beq	e28c <__printf_chk@plt+0x9aec>
    e2a0:	mov	r1, #44	; 0x2c
    e2a4:	mov	r5, r9
    e2a8:	bl	474c <strchr@plt>
    e2ac:	ldr	sl, [pc, #228]	; e398 <__printf_chk@plt+0x9bf8>
    e2b0:	mov	r7, #0
    e2b4:	add	sl, pc, sl
    e2b8:	cmp	r0, #0
    e2bc:	addne	r6, r0, #1
    e2c0:	movne	r3, #0
    e2c4:	strbne	r3, [r0]
    e2c8:	ldrb	r3, [r5]
    e2cc:	moveq	r6, r0
    e2d0:	cmp	r3, #0
    e2d4:	beq	e324 <__printf_chk@plt+0x9b84>
    e2d8:	mov	r0, r5
    e2dc:	bl	e0a8 <__printf_chk@plt+0x9908>
    e2e0:	subs	r4, r0, #0
    e2e4:	beq	e388 <__printf_chk@plt+0x9be8>
    e2e8:	cmp	r4, #10
    e2ec:	beq	e334 <__printf_chk@plt+0x9b94>
    e2f0:	cmp	r6, #0
    e2f4:	beq	e324 <__printf_chk@plt+0x9b84>
    e2f8:	mov	r0, r6
    e2fc:	mov	r1, #44	; 0x2c
    e300:	bl	474c <strchr@plt>
    e304:	cmp	r0, #0
    e308:	strbne	r7, [r0]
    e30c:	addne	r0, r0, #1
    e310:	mov	r5, r6
    e314:	mov	r6, r0
    e318:	ldrb	r3, [r5]
    e31c:	cmp	r3, #0
    e320:	bne	e2d8 <__printf_chk@plt+0x9b38>
    e324:	mov	r0, r9
    e328:	bl	3bdc <free@plt>
    e32c:	mov	r0, #1
    e330:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e334:	cmp	r8, #0
    e338:	beq	e388 <__printf_chk@plt+0x9be8>
    e33c:	add	r4, sl, #24
    e340:	mov	r3, #4
    e344:	b	e358 <__printf_chk@plt+0x9bb8>
    e348:	add	r4, r4, #24
    e34c:	ldr	r3, [r4, #-16]
    e350:	cmn	r3, #1
    e354:	beq	e388 <__printf_chk@plt+0x9be8>
    e358:	cmp	r3, #0
    e35c:	sub	fp, r4, #24
    e360:	beq	e348 <__printf_chk@plt+0x9ba8>
    e364:	ldr	r0, [r4, #-24]	; 0xffffffe8
    e368:	mov	r1, r5
    e36c:	mov	r2, #0
    e370:	bl	1f2a0 <__printf_chk@plt+0x1ab00>
    e374:	cmp	r0, #0
    e378:	beq	e348 <__printf_chk@plt+0x9ba8>
    e37c:	ldr	r3, [fp, #8]
    e380:	cmn	r3, #1
    e384:	bne	e2f0 <__printf_chk@plt+0x9b50>
    e388:	mov	r0, r9
    e38c:	bl	3bdc <free@plt>
    e390:	mov	r0, #0
    e394:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e398:	andeq	r7, r6, r0, ror #29
    e39c:	ldr	r3, [r0]
    e3a0:	cmp	r3, #8
    e3a4:	addls	pc, pc, r3, lsl #2
    e3a8:	b	e42c <__printf_chk@plt+0x9c8c>
    e3ac:	b	e410 <__printf_chk@plt+0x9c70>
    e3b0:	b	e410 <__printf_chk@plt+0x9c70>
    e3b4:	b	e404 <__printf_chk@plt+0x9c64>
    e3b8:	b	e3d8 <__printf_chk@plt+0x9c38>
    e3bc:	b	e3d0 <__printf_chk@plt+0x9c30>
    e3c0:	b	e410 <__printf_chk@plt+0x9c70>
    e3c4:	b	e404 <__printf_chk@plt+0x9c64>
    e3c8:	b	e3d8 <__printf_chk@plt+0x9c38>
    e3cc:	b	e3d0 <__printf_chk@plt+0x9c30>
    e3d0:	mov	r0, #256	; 0x100
    e3d4:	bx	lr
    e3d8:	ldr	r3, [r0, #16]
    e3dc:	movw	r2, #715	; 0x2cb
    e3e0:	cmp	r3, r2
    e3e4:	beq	e41c <__printf_chk@plt+0x9c7c>
    e3e8:	cmp	r3, #716	; 0x2cc
    e3ec:	beq	e424 <__printf_chk@plt+0x9c84>
    e3f0:	movw	r0, #415	; 0x19f
    e3f4:	cmp	r3, r0
    e3f8:	moveq	r0, #256	; 0x100
    e3fc:	movne	r0, #0
    e400:	bx	lr
    e404:	ldr	r3, [r0, #12]
    e408:	ldr	r0, [r3, #12]
    e40c:	b	43e0 <BN_num_bits@plt>
    e410:	ldr	r3, [r0, #8]
    e414:	ldr	r0, [r3, #16]
    e418:	b	43e0 <BN_num_bits@plt>
    e41c:	mov	r0, #384	; 0x180
    e420:	bx	lr
    e424:	movw	r0, #521	; 0x209
    e428:	bx	lr
    e42c:	mov	r0, #0
    e430:	bx	lr
    e434:	push	{r3, lr}
    e438:	ldr	r3, [r0]
    e43c:	cmp	r3, #8
    e440:	addls	pc, pc, r3, lsl #2
    e444:	b	e4b8 <__printf_chk@plt+0x9d18>
    e448:	b	e4a4 <__printf_chk@plt+0x9d04>
    e44c:	b	e4a4 <__printf_chk@plt+0x9d04>
    e450:	b	e490 <__printf_chk@plt+0x9cf0>
    e454:	b	e47c <__printf_chk@plt+0x9cdc>
    e458:	b	e46c <__printf_chk@plt+0x9ccc>
    e45c:	b	e4a4 <__printf_chk@plt+0x9d04>
    e460:	b	e490 <__printf_chk@plt+0x9cf0>
    e464:	b	e47c <__printf_chk@plt+0x9cdc>
    e468:	b	e46c <__printf_chk@plt+0x9ccc>
    e46c:	ldr	r0, [r0, #28]
    e470:	adds	r0, r0, #0
    e474:	movne	r0, #1
    e478:	pop	{r3, pc}
    e47c:	ldr	r0, [r0, #20]
    e480:	bl	3f54 <EC_KEY_get0_private_key@plt>
    e484:	adds	r0, r0, #0
    e488:	movne	r0, #1
    e48c:	pop	{r3, pc}
    e490:	ldr	r3, [r0, #12]
    e494:	ldr	r0, [r3, #28]
    e498:	adds	r0, r0, #0
    e49c:	movne	r0, #1
    e4a0:	pop	{r3, pc}
    e4a4:	ldr	r3, [r0, #8]
    e4a8:	ldr	r0, [r3, #24]
    e4ac:	adds	r0, r0, #0
    e4b0:	movne	r0, #1
    e4b4:	pop	{r3, pc}
    e4b8:	mov	r0, #0
    e4bc:	pop	{r3, pc}
    e4c0:	cmp	r0, #0
    e4c4:	bxeq	lr
    e4c8:	ldr	r1, [r0]
    e4cc:	ldr	r3, [pc, #68]	; e518 <__printf_chk@plt+0x9d78>
    e4d0:	cmp	r1, #4
    e4d4:	add	r3, pc, r3
    e4d8:	add	r3, r3, #24
    e4dc:	bne	e4ec <__printf_chk@plt+0x9d4c>
    e4e0:	b	e508 <__printf_chk@plt+0x9d68>
    e4e4:	cmp	r1, r2
    e4e8:	beq	e510 <__printf_chk@plt+0x9d70>
    e4ec:	ldr	r2, [r3, #8]
    e4f0:	mov	r0, r3
    e4f4:	add	r3, r3, #24
    e4f8:	cmn	r2, #1
    e4fc:	bne	e4e4 <__printf_chk@plt+0x9d44>
    e500:	mov	r0, #0
    e504:	bx	lr
    e508:	ldr	r0, [pc, #12]	; e51c <__printf_chk@plt+0x9d7c>
    e50c:	add	r0, pc, r0
    e510:	ldr	r0, [r0, #16]
    e514:	bx	lr
    e518:	andeq	r7, r6, r0, asr #25
    e51c:	andeq	r7, r6, r8, lsl #25
    e520:	sub	r3, r0, #5
    e524:	cmp	r3, #3
    e528:	addls	pc, pc, r3, lsl #2
    e52c:	b	e544 <__printf_chk@plt+0x9da4>
    e530:	b	e548 <__printf_chk@plt+0x9da8>
    e534:	b	e540 <__printf_chk@plt+0x9da0>
    e538:	b	e558 <__printf_chk@plt+0x9db8>
    e53c:	b	e550 <__printf_chk@plt+0x9db0>
    e540:	mov	r0, #2
    e544:	bx	lr
    e548:	mov	r0, #1
    e54c:	bx	lr
    e550:	mov	r0, #4
    e554:	bx	lr
    e558:	mov	r0, #3
    e55c:	bx	lr
    e560:	ldr	r1, [pc, #92]	; e5c4 <__printf_chk@plt+0x9e24>
    e564:	push	{r4, lr}
    e568:	add	r1, pc, r1
    e56c:	mov	r4, r0
    e570:	bl	4590 <strcmp@plt>
    e574:	cmp	r0, #0
    e578:	bne	e584 <__printf_chk@plt+0x9de4>
    e57c:	movw	r0, #415	; 0x19f
    e580:	pop	{r4, pc}
    e584:	ldr	r1, [pc, #60]	; e5c8 <__printf_chk@plt+0x9e28>
    e588:	mov	r0, r4
    e58c:	add	r1, pc, r1
    e590:	bl	4590 <strcmp@plt>
    e594:	cmp	r0, #0
    e598:	bne	e5a4 <__printf_chk@plt+0x9e04>
    e59c:	movw	r0, #715	; 0x2cb
    e5a0:	pop	{r4, pc}
    e5a4:	ldr	r1, [pc, #32]	; e5cc <__printf_chk@plt+0x9e2c>
    e5a8:	mov	r0, r4
    e5ac:	add	r1, pc, r1
    e5b0:	bl	4590 <strcmp@plt>
    e5b4:	cmp	r0, #0
    e5b8:	mvnne	r0, #0
    e5bc:	moveq	r0, #716	; 0x2cc
    e5c0:	pop	{r4, pc}
    e5c4:	andeq	r7, r3, r8, lsr #7
    e5c8:	muleq	r3, r0, r3
    e5cc:	andeq	r7, r3, ip, ror r3
    e5d0:	movw	r3, #715	; 0x2cb
    e5d4:	cmp	r0, r3
    e5d8:	beq	e5f8 <__printf_chk@plt+0x9e58>
    e5dc:	cmp	r0, #716	; 0x2cc
    e5e0:	beq	e600 <__printf_chk@plt+0x9e60>
    e5e4:	sub	r3, r3, #300	; 0x12c
    e5e8:	cmp	r0, r3
    e5ec:	moveq	r0, #256	; 0x100
    e5f0:	movne	r0, #0
    e5f4:	bx	lr
    e5f8:	mov	r0, #384	; 0x180
    e5fc:	bx	lr
    e600:	movw	r0, #521	; 0x209
    e604:	bx	lr
    e608:	cmp	r0, #384	; 0x180
    e60c:	beq	e62c <__printf_chk@plt+0x9e8c>
    e610:	movw	r3, #521	; 0x209
    e614:	cmp	r0, r3
    e618:	beq	e634 <__printf_chk@plt+0x9e94>
    e61c:	cmp	r0, #256	; 0x100
    e620:	movw	r0, #415	; 0x19f
    e624:	mvnne	r0, #0
    e628:	bx	lr
    e62c:	movw	r0, #715	; 0x2cb
    e630:	bx	lr
    e634:	mov	r0, #716	; 0x2cc
    e638:	bx	lr
    e63c:	movw	r3, #715	; 0x2cb
    e640:	cmp	r0, r3
    e644:	beq	e67c <__printf_chk@plt+0x9edc>
    e648:	cmp	r0, #716	; 0x2cc
    e64c:	beq	e670 <__printf_chk@plt+0x9ed0>
    e650:	sub	r3, r3, #300	; 0x12c
    e654:	cmp	r0, r3
    e658:	beq	e664 <__printf_chk@plt+0x9ec4>
    e65c:	mov	r0, #0
    e660:	bx	lr
    e664:	ldr	r0, [pc, #28]	; e688 <__printf_chk@plt+0x9ee8>
    e668:	add	r0, pc, r0
    e66c:	bx	lr
    e670:	ldr	r0, [pc, #20]	; e68c <__printf_chk@plt+0x9eec>
    e674:	add	r0, pc, r0
    e678:	bx	lr
    e67c:	ldr	r0, [pc, #12]	; e690 <__printf_chk@plt+0x9ef0>
    e680:	add	r0, pc, r0
    e684:	bx	lr
    e688:	andeq	r7, r3, r8, lsr #5
    e68c:			; <UNDEFINED> instruction: 0x000372b4
    e690:	muleq	r3, ip, r2
    e694:	movw	r3, #715	; 0x2cb
    e698:	cmp	r0, r3
    e69c:	beq	e6bc <__printf_chk@plt+0x9f1c>
    e6a0:	cmp	r0, #716	; 0x2cc
    e6a4:	beq	e6c4 <__printf_chk@plt+0x9f24>
    e6a8:	sub	r3, r3, #300	; 0x12c
    e6ac:	cmp	r0, r3
    e6b0:	moveq	r0, #3
    e6b4:	mvnne	r0, #0
    e6b8:	bx	lr
    e6bc:	mov	r0, #4
    e6c0:	bx	lr
    e6c4:	mov	r0, #5
    e6c8:	bx	lr
    e6cc:	push	{r3, r4, r5, lr}
    e6d0:	mov	r4, r0
    e6d4:	ldr	r2, [r0]
    e6d8:	cmp	r2, #10
    e6dc:	bhi	e784 <__printf_chk@plt+0x9fe4>
    e6e0:	mov	r1, #1
    e6e4:	movw	r3, #1432	; 0x598
    e6e8:	lsl	r2, r1, r2
    e6ec:	and	r3, r2, r3
    e6f0:	cmp	r3, #0
    e6f4:	bne	e754 <__printf_chk@plt+0x9fb4>
    e6f8:	tst	r2, #68	; 0x44
    e6fc:	bne	e75c <__printf_chk@plt+0x9fbc>
    e700:	tst	r2, #35	; 0x23
    e704:	beq	e784 <__printf_chk@plt+0x9fe4>
    e708:	ldr	r5, [r0, #8]
    e70c:	ldr	r3, [r5, #24]
    e710:	cmp	r3, #0
    e714:	beq	e7b8 <__printf_chk@plt+0xa018>
    e718:	ldr	r3, [r5, #44]	; 0x2c
    e71c:	cmp	r3, #0
    e720:	beq	e7d0 <__printf_chk@plt+0xa030>
    e724:	ldr	r3, [r5, #32]
    e728:	cmp	r3, #0
    e72c:	beq	e7e8 <__printf_chk@plt+0xa048>
    e730:	ldr	r3, [r5, #28]
    e734:	cmp	r3, #0
    e738:	beq	e800 <__printf_chk@plt+0xa060>
    e73c:	ldr	r3, [r5, #40]	; 0x28
    e740:	cmp	r3, #0
    e744:	beq	e7a0 <__printf_chk@plt+0xa000>
    e748:	ldr	r3, [r5, #36]	; 0x24
    e74c:	cmp	r3, #0
    e750:	beq	e78c <__printf_chk@plt+0x9fec>
    e754:	mov	r0, #0
    e758:	pop	{r3, r4, r5, pc}
    e75c:	ldr	r5, [r0, #12]
    e760:	ldr	r4, [r5, #28]
    e764:	cmp	r4, #0
    e768:	bne	e754 <__printf_chk@plt+0x9fb4>
    e76c:	bl	4740 <BN_new@plt>
    e770:	cmp	r0, #0
    e774:	str	r0, [r5, #28]
    e778:	bne	e754 <__printf_chk@plt+0x9fb4>
    e77c:	mvn	r0, #1
    e780:	pop	{r3, r4, r5, pc}
    e784:	mvn	r0, #9
    e788:	pop	{r3, r4, r5, pc}
    e78c:	bl	4740 <BN_new@plt>
    e790:	cmp	r0, #0
    e794:	str	r0, [r5, #36]	; 0x24
    e798:	bne	e754 <__printf_chk@plt+0x9fb4>
    e79c:	b	e77c <__printf_chk@plt+0x9fdc>
    e7a0:	bl	4740 <BN_new@plt>
    e7a4:	cmp	r0, #0
    e7a8:	str	r0, [r5, #40]	; 0x28
    e7ac:	beq	e77c <__printf_chk@plt+0x9fdc>
    e7b0:	ldr	r5, [r4, #8]
    e7b4:	b	e748 <__printf_chk@plt+0x9fa8>
    e7b8:	bl	4740 <BN_new@plt>
    e7bc:	cmp	r0, #0
    e7c0:	str	r0, [r5, #24]
    e7c4:	ldrne	r5, [r4, #8]
    e7c8:	bne	e718 <__printf_chk@plt+0x9f78>
    e7cc:	b	e77c <__printf_chk@plt+0x9fdc>
    e7d0:	bl	4740 <BN_new@plt>
    e7d4:	cmp	r0, #0
    e7d8:	str	r0, [r5, #44]	; 0x2c
    e7dc:	ldrne	r5, [r4, #8]
    e7e0:	bne	e724 <__printf_chk@plt+0x9f84>
    e7e4:	b	e77c <__printf_chk@plt+0x9fdc>
    e7e8:	bl	4740 <BN_new@plt>
    e7ec:	cmp	r0, #0
    e7f0:	str	r0, [r5, #32]
    e7f4:	beq	e77c <__printf_chk@plt+0x9fdc>
    e7f8:	ldr	r5, [r4, #8]
    e7fc:	b	e730 <__printf_chk@plt+0x9f90>
    e800:	bl	4740 <BN_new@plt>
    e804:	cmp	r0, #0
    e808:	str	r0, [r5, #28]
    e80c:	beq	e77c <__printf_chk@plt+0x9fdc>
    e810:	ldr	r5, [r4, #8]
    e814:	b	e73c <__printf_chk@plt+0x9f9c>
    e818:	push	{r4, lr}
    e81c:	subs	r4, r0, #0
    e820:	popeq	{r4, pc}
    e824:	ldr	r1, [r4]
    e828:	cmp	r1, #8
    e82c:	addls	pc, pc, r1, lsl #2
    e830:	b	e8a4 <__printf_chk@plt+0xa104>
    e834:	b	e910 <__printf_chk@plt+0xa170>
    e838:	b	e910 <__printf_chk@plt+0xa170>
    e83c:	b	e930 <__printf_chk@plt+0xa190>
    e840:	b	e950 <__printf_chk@plt+0xa1b0>
    e844:	b	e858 <__printf_chk@plt+0xa0b8>
    e848:	b	e910 <__printf_chk@plt+0xa170>
    e84c:	b	e930 <__printf_chk@plt+0xa190>
    e850:	b	e950 <__printf_chk@plt+0xa1b0>
    e854:	b	e858 <__printf_chk@plt+0xa0b8>
    e858:	ldr	r0, [r4, #28]
    e85c:	cmp	r0, #0
    e860:	beq	e87c <__printf_chk@plt+0xa0dc>
    e864:	mov	r1, #32
    e868:	bl	4160c <__printf_chk@plt+0x3ce6c>
    e86c:	ldr	r0, [r4, #28]
    e870:	bl	3bdc <free@plt>
    e874:	mov	r3, #0
    e878:	str	r3, [r4, #28]
    e87c:	ldr	r0, [r4, #24]
    e880:	cmp	r0, #0
    e884:	beq	e970 <__printf_chk@plt+0xa1d0>
    e888:	mov	r1, #64	; 0x40
    e88c:	bl	4160c <__printf_chk@plt+0x3ce6c>
    e890:	ldr	r0, [r4, #24]
    e894:	bl	3bdc <free@plt>
    e898:	ldr	r1, [r4]
    e89c:	mov	r3, #0
    e8a0:	str	r3, [r4, #24]
    e8a4:	ldr	r3, [pc, #204]	; e978 <__printf_chk@plt+0xa1d8>
    e8a8:	cmp	r1, #4
    e8ac:	add	r3, pc, r3
    e8b0:	add	r3, r3, #24
    e8b4:	bne	e8c4 <__printf_chk@plt+0xa124>
    e8b8:	b	e8f0 <__printf_chk@plt+0xa150>
    e8bc:	cmp	r1, r2
    e8c0:	beq	e8f8 <__printf_chk@plt+0xa158>
    e8c4:	ldr	r2, [r3, #8]
    e8c8:	mov	ip, r3
    e8cc:	add	r3, r3, #24
    e8d0:	cmn	r2, #1
    e8d4:	bne	e8bc <__printf_chk@plt+0xa11c>
    e8d8:	mov	r0, r4
    e8dc:	mov	r1, #36	; 0x24
    e8e0:	bl	4160c <__printf_chk@plt+0x3ce6c>
    e8e4:	mov	r0, r4
    e8e8:	pop	{r4, lr}
    e8ec:	b	3bdc <free@plt>
    e8f0:	ldr	ip, [pc, #132]	; e97c <__printf_chk@plt+0xa1dc>
    e8f4:	add	ip, pc, ip
    e8f8:	ldr	r3, [ip, #16]
    e8fc:	cmp	r3, #0
    e900:	beq	e8d8 <__printf_chk@plt+0xa138>
    e904:	ldr	r0, [r4, #32]
    e908:	bl	e980 <__printf_chk@plt+0xa1e0>
    e90c:	b	e8d8 <__printf_chk@plt+0xa138>
    e910:	ldr	r0, [r4, #8]
    e914:	cmp	r0, #0
    e918:	beq	e924 <__printf_chk@plt+0xa184>
    e91c:	bl	411c <RSA_free@plt>
    e920:	ldr	r1, [r4]
    e924:	mov	r3, #0
    e928:	str	r3, [r4, #8]
    e92c:	b	e8a4 <__printf_chk@plt+0xa104>
    e930:	ldr	r0, [r4, #12]
    e934:	cmp	r0, #0
    e938:	beq	e944 <__printf_chk@plt+0xa1a4>
    e93c:	bl	444c <DSA_free@plt>
    e940:	ldr	r1, [r4]
    e944:	mov	r3, #0
    e948:	str	r3, [r4, #12]
    e94c:	b	e8a4 <__printf_chk@plt+0xa104>
    e950:	ldr	r0, [r4, #20]
    e954:	cmp	r0, #0
    e958:	beq	e964 <__printf_chk@plt+0xa1c4>
    e95c:	bl	44d0 <EC_KEY_free@plt>
    e960:	ldr	r1, [r4]
    e964:	mov	r3, #0
    e968:	str	r3, [r4, #20]
    e96c:	b	e8a4 <__printf_chk@plt+0xa104>
    e970:	ldr	r1, [r4]
    e974:	b	e8a4 <__printf_chk@plt+0xa104>
    e978:	andeq	r7, r6, r8, ror #17
    e97c:	andeq	r7, r6, r0, lsr #17
    e980:	push	{r3, r4, r5, lr}
    e984:	subs	r5, r0, #0
    e988:	popeq	{r3, r4, r5, pc}
    e98c:	ldr	r0, [r5]
    e990:	bl	c9c0 <__printf_chk@plt+0x8220>
    e994:	ldr	r0, [r5, #48]	; 0x30
    e998:	bl	c9c0 <__printf_chk@plt+0x8220>
    e99c:	ldr	r0, [r5, #52]	; 0x34
    e9a0:	bl	c9c0 <__printf_chk@plt+0x8220>
    e9a4:	ldr	r0, [r5, #16]
    e9a8:	bl	3bdc <free@plt>
    e9ac:	ldr	r3, [r5, #20]
    e9b0:	cmp	r3, #0
    e9b4:	movne	r4, #0
    e9b8:	beq	e9d8 <__printf_chk@plt+0xa238>
    e9bc:	ldr	r3, [r5, #24]
    e9c0:	ldr	r0, [r3, r4, lsl #2]
    e9c4:	add	r4, r4, #1
    e9c8:	bl	3bdc <free@plt>
    e9cc:	ldr	r3, [r5, #20]
    e9d0:	cmp	r3, r4
    e9d4:	bhi	e9bc <__printf_chk@plt+0xa21c>
    e9d8:	ldr	r0, [r5, #24]
    e9dc:	bl	3bdc <free@plt>
    e9e0:	ldr	r0, [r5, #56]	; 0x38
    e9e4:	bl	e818 <__printf_chk@plt+0xa078>
    e9e8:	mov	r0, r5
    e9ec:	mov	r1, #64	; 0x40
    e9f0:	bl	4160c <__printf_chk@plt+0x3ce6c>
    e9f4:	mov	r0, r5
    e9f8:	pop	{r3, r4, r5, lr}
    e9fc:	b	3bdc <free@plt>
    ea00:	push	{r4, lr}
    ea04:	mov	r0, #1
    ea08:	mov	r1, #64	; 0x40
    ea0c:	bl	4380 <calloc@plt>
    ea10:	subs	r4, r0, #0
    ea14:	beq	ea68 <__printf_chk@plt+0xa2c8>
    ea18:	bl	c728 <__printf_chk@plt+0x7f88>
    ea1c:	cmp	r0, #0
    ea20:	str	r0, [r4]
    ea24:	beq	ea60 <__printf_chk@plt+0xa2c0>
    ea28:	bl	c728 <__printf_chk@plt+0x7f88>
    ea2c:	cmp	r0, #0
    ea30:	str	r0, [r4, #48]	; 0x30
    ea34:	beq	ea60 <__printf_chk@plt+0xa2c0>
    ea38:	bl	c728 <__printf_chk@plt+0x7f88>
    ea3c:	cmp	r0, #0
    ea40:	str	r0, [r4, #52]	; 0x34
    ea44:	beq	ea60 <__printf_chk@plt+0xa2c0>
    ea48:	mov	r3, #0
    ea4c:	mov	r0, r4
    ea50:	str	r3, [r4, #16]
    ea54:	str	r3, [r4, #24]
    ea58:	str	r3, [r4, #56]	; 0x38
    ea5c:	pop	{r4, pc}
    ea60:	mov	r0, r4
    ea64:	bl	e980 <__printf_chk@plt+0xa1e0>
    ea68:	mov	r0, #0
    ea6c:	pop	{r4, pc}
    ea70:	push	{r3, r4, r5, lr}
    ea74:	mov	r1, #36	; 0x24
    ea78:	mov	r5, r0
    ea7c:	mov	r0, #1
    ea80:	bl	4380 <calloc@plt>
    ea84:	subs	r4, r0, #0
    ea88:	beq	eb28 <__printf_chk@plt+0xa388>
    ea8c:	cmp	r5, #10
    ea90:	mov	r3, #0
    ea94:	mvn	r2, #0
    ea98:	str	r5, [r4]
    ea9c:	str	r3, [r4, #20]
    eaa0:	str	r3, [r4, #12]
    eaa4:	str	r3, [r4, #8]
    eaa8:	str	r3, [r4, #32]
    eaac:	str	r3, [r4, #24]
    eab0:	str	r3, [r4, #28]
    eab4:	str	r2, [r4, #16]
    eab8:	bhi	eb20 <__printf_chk@plt+0xa380>
    eabc:	mov	r2, #1
    eac0:	movw	r3, #1432	; 0x598
    eac4:	lsl	r2, r2, r5
    eac8:	and	r3, r2, r3
    eacc:	cmp	r3, #0
    ead0:	bne	eb30 <__printf_chk@plt+0xa390>
    ead4:	tst	r2, #68	; 0x44
    ead8:	bne	eba0 <__printf_chk@plt+0xa400>
    eadc:	tst	r2, #35	; 0x23
    eae0:	beq	eb20 <__printf_chk@plt+0xa380>
    eae4:	bl	4044 <RSA_new@plt>
    eae8:	subs	r5, r0, #0
    eaec:	beq	eb20 <__printf_chk@plt+0xa380>
    eaf0:	bl	4740 <BN_new@plt>
    eaf4:	cmp	r0, #0
    eaf8:	str	r0, [r5, #16]
    eafc:	beq	eb18 <__printf_chk@plt+0xa378>
    eb00:	bl	4740 <BN_new@plt>
    eb04:	cmp	r0, #0
    eb08:	str	r0, [r5, #20]
    eb0c:	strne	r5, [r4, #8]
    eb10:	ldrne	r0, [r4]
    eb14:	bne	eb34 <__printf_chk@plt+0xa394>
    eb18:	mov	r0, r5
    eb1c:	bl	411c <RSA_free@plt>
    eb20:	mov	r0, r4
    eb24:	bl	3bdc <free@plt>
    eb28:	mov	r0, #0
    eb2c:	pop	{r3, r4, r5, pc}
    eb30:	mov	r0, r5
    eb34:	cmp	r0, #4
    eb38:	beq	eb70 <__printf_chk@plt+0xa3d0>
    eb3c:	ldr	r3, [pc, #200]	; ec0c <__printf_chk@plt+0xa46c>
    eb40:	add	r3, pc, r3
    eb44:	add	r3, r3, #24
    eb48:	b	eb54 <__printf_chk@plt+0xa3b4>
    eb4c:	cmp	r0, r2
    eb50:	beq	eb78 <__printf_chk@plt+0xa3d8>
    eb54:	ldr	r2, [r3, #8]
    eb58:	mov	r1, r3
    eb5c:	add	r3, r3, #24
    eb60:	cmn	r2, #1
    eb64:	bne	eb4c <__printf_chk@plt+0xa3ac>
    eb68:	mov	r0, r4
    eb6c:	pop	{r3, r4, r5, pc}
    eb70:	ldr	r1, [pc, #152]	; ec10 <__printf_chk@plt+0xa470>
    eb74:	add	r1, pc, r1
    eb78:	ldr	r3, [r1, #16]
    eb7c:	cmp	r3, #0
    eb80:	beq	eb68 <__printf_chk@plt+0xa3c8>
    eb84:	bl	ea00 <__printf_chk@plt+0xa260>
    eb88:	mov	r5, r0
    eb8c:	cmp	r5, #0
    eb90:	mov	r0, r4
    eb94:	str	r5, [r4, #32]
    eb98:	beq	ec00 <__printf_chk@plt+0xa460>
    eb9c:	pop	{r3, r4, r5, pc}
    eba0:	bl	46d4 <DSA_new@plt>
    eba4:	subs	r5, r0, #0
    eba8:	beq	eb20 <__printf_chk@plt+0xa380>
    ebac:	bl	4740 <BN_new@plt>
    ebb0:	cmp	r0, #0
    ebb4:	str	r0, [r5, #12]
    ebb8:	beq	ebf4 <__printf_chk@plt+0xa454>
    ebbc:	bl	4740 <BN_new@plt>
    ebc0:	cmp	r0, #0
    ebc4:	str	r0, [r5, #16]
    ebc8:	beq	ebf4 <__printf_chk@plt+0xa454>
    ebcc:	bl	4740 <BN_new@plt>
    ebd0:	cmp	r0, #0
    ebd4:	str	r0, [r5, #20]
    ebd8:	beq	ebf4 <__printf_chk@plt+0xa454>
    ebdc:	bl	4740 <BN_new@plt>
    ebe0:	cmp	r0, #0
    ebe4:	str	r0, [r5, #24]
    ebe8:	strne	r5, [r4, #12]
    ebec:	ldrne	r0, [r4]
    ebf0:	bne	eb34 <__printf_chk@plt+0xa394>
    ebf4:	mov	r0, r5
    ebf8:	bl	444c <DSA_free@plt>
    ebfc:	b	eb20 <__printf_chk@plt+0xa380>
    ec00:	bl	e818 <__printf_chk@plt+0xa078>
    ec04:	mov	r0, r5
    ec08:	pop	{r3, r4, r5, pc}
    ec0c:	andeq	r7, r6, r4, asr r6
    ec10:	andeq	r7, r6, r0, lsr #12
    ec14:	push	{r4, lr}
    ec18:	bl	ea70 <__printf_chk@plt+0xa2d0>
    ec1c:	subs	r4, r0, #0
    ec20:	beq	ec3c <__printf_chk@plt+0xa49c>
    ec24:	bl	e6cc <__printf_chk@plt+0x9f2c>
    ec28:	cmp	r0, #0
    ec2c:	mov	r0, r4
    ec30:	bne	ec38 <__printf_chk@plt+0xa498>
    ec34:	pop	{r4, pc}
    ec38:	bl	e818 <__printf_chk@plt+0xa078>
    ec3c:	mov	r0, #0
    ec40:	pop	{r4, pc}
    ec44:	cmp	r1, #0
    ec48:	cmpne	r0, #0
    ec4c:	push	{r3, r4, r5, r6, r7, lr}
    ec50:	mov	r4, r0
    ec54:	mov	r5, r1
    ec58:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ec5c:	ldr	r1, [r0]
    ec60:	sub	r3, r1, #5
    ec64:	cmp	r3, #3
    ec68:	addls	pc, pc, r3, lsl #2
    ec6c:	b	ed1c <__printf_chk@plt+0xa57c>
    ec70:	b	ed14 <__printf_chk@plt+0xa574>
    ec74:	b	ec88 <__printf_chk@plt+0xa4e8>
    ec78:	b	ed04 <__printf_chk@plt+0xa564>
    ec7c:	b	ed0c <__printf_chk@plt+0xa56c>
    ec80:	mov	r0, #0
    ec84:	pop	{r3, r4, r5, r6, r7, pc}
    ec88:	mov	r0, #2
    ec8c:	ldr	r3, [r5]
    ec90:	sub	r2, r3, #5
    ec94:	cmp	r2, #3
    ec98:	addls	pc, pc, r2, lsl #2
    ec9c:	b	ecb4 <__printf_chk@plt+0xa514>
    eca0:	b	ecec <__printf_chk@plt+0xa54c>
    eca4:	b	ecb0 <__printf_chk@plt+0xa510>
    eca8:	b	ecfc <__printf_chk@plt+0xa55c>
    ecac:	b	ecf4 <__printf_chk@plt+0xa554>
    ecb0:	mov	r3, #2
    ecb4:	cmp	r0, r3
    ecb8:	bne	ec80 <__printf_chk@plt+0xa4e0>
    ecbc:	cmp	r1, #8
    ecc0:	addls	pc, pc, r1, lsl #2
    ecc4:	b	ec80 <__printf_chk@plt+0xa4e0>
    ecc8:	b	ee8c <__printf_chk@plt+0xa6ec>
    eccc:	b	ee8c <__printf_chk@plt+0xa6ec>
    ecd0:	b	ee08 <__printf_chk@plt+0xa668>
    ecd4:	b	ed50 <__printf_chk@plt+0xa5b0>
    ecd8:	b	ed24 <__printf_chk@plt+0xa584>
    ecdc:	b	ee8c <__printf_chk@plt+0xa6ec>
    ece0:	b	ee08 <__printf_chk@plt+0xa668>
    ece4:	b	ed50 <__printf_chk@plt+0xa5b0>
    ece8:	b	ed24 <__printf_chk@plt+0xa584>
    ecec:	mov	r3, #1
    ecf0:	b	ecb4 <__printf_chk@plt+0xa514>
    ecf4:	mov	r3, #4
    ecf8:	b	ecb4 <__printf_chk@plt+0xa514>
    ecfc:	mov	r3, #3
    ed00:	b	ecb4 <__printf_chk@plt+0xa514>
    ed04:	mov	r0, #3
    ed08:	b	ec8c <__printf_chk@plt+0xa4ec>
    ed0c:	mov	r0, #4
    ed10:	b	ec8c <__printf_chk@plt+0xa4ec>
    ed14:	mov	r0, #1
    ed18:	b	ec8c <__printf_chk@plt+0xa4ec>
    ed1c:	mov	r0, r1
    ed20:	b	ec8c <__printf_chk@plt+0xa4ec>
    ed24:	ldr	r0, [r4, #28]
    ed28:	cmp	r0, #0
    ed2c:	popeq	{r3, r4, r5, r6, r7, pc}
    ed30:	ldr	r1, [r5, #28]
    ed34:	cmp	r1, #0
    ed38:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ed3c:	mov	r2, #32
    ed40:	bl	4638 <memcmp@plt>
    ed44:	rsbs	r0, r0, #1
    ed48:	movcc	r0, #0
    ed4c:	pop	{r3, r4, r5, r6, r7, pc}
    ed50:	ldr	r0, [r4, #20]
    ed54:	cmp	r0, #0
    ed58:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ed5c:	ldr	r3, [r5, #20]
    ed60:	cmp	r3, #0
    ed64:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ed68:	bl	3d74 <EC_KEY_get0_public_key@plt>
    ed6c:	cmp	r0, #0
    ed70:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ed74:	ldr	r0, [r5, #20]
    ed78:	bl	3d74 <EC_KEY_get0_public_key@plt>
    ed7c:	cmp	r0, #0
    ed80:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ed84:	bl	4014 <BN_CTX_new@plt>
    ed88:	subs	r6, r0, #0
    ed8c:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ed90:	ldr	r0, [r4, #20]
    ed94:	bl	4308 <EC_KEY_get0_group@plt>
    ed98:	mov	r7, r0
    ed9c:	ldr	r0, [r5, #20]
    eda0:	bl	4308 <EC_KEY_get0_group@plt>
    eda4:	mov	r2, r6
    eda8:	mov	r1, r0
    edac:	mov	r0, r7
    edb0:	bl	3a50 <EC_GROUP_cmp@plt>
    edb4:	cmp	r0, #0
    edb8:	bne	edf8 <__printf_chk@plt+0xa658>
    edbc:	ldr	r0, [r4, #20]
    edc0:	bl	4308 <EC_KEY_get0_group@plt>
    edc4:	mov	r7, r0
    edc8:	ldr	r0, [r4, #20]
    edcc:	bl	3d74 <EC_KEY_get0_public_key@plt>
    edd0:	mov	r4, r0
    edd4:	ldr	r0, [r5, #20]
    edd8:	bl	3d74 <EC_KEY_get0_public_key@plt>
    eddc:	mov	r1, r4
    ede0:	mov	r3, r6
    ede4:	mov	r2, r0
    ede8:	mov	r0, r7
    edec:	bl	471c <EC_POINT_cmp@plt>
    edf0:	cmp	r0, #0
    edf4:	beq	eed8 <__printf_chk@plt+0xa738>
    edf8:	mov	r0, r6
    edfc:	bl	4650 <BN_CTX_free@plt>
    ee00:	mov	r0, #0
    ee04:	pop	{r3, r4, r5, r6, r7, pc}
    ee08:	ldr	r3, [r4, #12]
    ee0c:	cmp	r3, #0
    ee10:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ee14:	ldr	r2, [r5, #12]
    ee18:	cmp	r2, #0
    ee1c:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ee20:	ldr	r0, [r3, #12]
    ee24:	ldr	r1, [r2, #12]
    ee28:	bl	43a4 <BN_cmp@plt>
    ee2c:	cmp	r0, #0
    ee30:	bne	ec80 <__printf_chk@plt+0xa4e0>
    ee34:	ldr	r2, [r4, #12]
    ee38:	ldr	r3, [r5, #12]
    ee3c:	ldr	r0, [r2, #16]
    ee40:	ldr	r1, [r3, #16]
    ee44:	bl	43a4 <BN_cmp@plt>
    ee48:	cmp	r0, #0
    ee4c:	bne	ec80 <__printf_chk@plt+0xa4e0>
    ee50:	ldr	r2, [r4, #12]
    ee54:	ldr	r3, [r5, #12]
    ee58:	ldr	r0, [r2, #20]
    ee5c:	ldr	r1, [r3, #20]
    ee60:	bl	43a4 <BN_cmp@plt>
    ee64:	cmp	r0, #0
    ee68:	bne	ec80 <__printf_chk@plt+0xa4e0>
    ee6c:	ldr	r2, [r4, #12]
    ee70:	ldr	r3, [r5, #12]
    ee74:	ldr	r0, [r2, #24]
    ee78:	ldr	r1, [r3, #24]
    ee7c:	bl	43a4 <BN_cmp@plt>
    ee80:	rsbs	r0, r0, #1
    ee84:	movcc	r0, #0
    ee88:	pop	{r3, r4, r5, r6, r7, pc}
    ee8c:	ldr	r3, [r4, #8]
    ee90:	cmp	r3, #0
    ee94:	beq	ec80 <__printf_chk@plt+0xa4e0>
    ee98:	ldr	r2, [r5, #8]
    ee9c:	cmp	r2, #0
    eea0:	beq	ec80 <__printf_chk@plt+0xa4e0>
    eea4:	ldr	r0, [r3, #20]
    eea8:	ldr	r1, [r2, #20]
    eeac:	bl	43a4 <BN_cmp@plt>
    eeb0:	cmp	r0, #0
    eeb4:	bne	ec80 <__printf_chk@plt+0xa4e0>
    eeb8:	ldr	r2, [r4, #8]
    eebc:	ldr	r3, [r5, #8]
    eec0:	ldr	r0, [r2, #16]
    eec4:	ldr	r1, [r3, #16]
    eec8:	bl	43a4 <BN_cmp@plt>
    eecc:	rsbs	r0, r0, #1
    eed0:	movcc	r0, #0
    eed4:	pop	{r3, r4, r5, r6, r7, pc}
    eed8:	mov	r0, r6
    eedc:	bl	4650 <BN_CTX_free@plt>
    eee0:	mov	r0, #1
    eee4:	pop	{r3, r4, r5, r6, r7, pc}
    eee8:	cmp	r1, #0
    eeec:	cmpne	r0, #0
    eef0:	push	{r4, r5, r6, r7, r8, lr}
    eef4:	mov	r5, r0
    eef8:	mov	r4, r1
    eefc:	beq	ef10 <__printf_chk@plt+0xa770>
    ef00:	ldr	ip, [r0]
    ef04:	ldr	r3, [r1]
    ef08:	cmp	ip, r3
    ef0c:	beq	ef18 <__printf_chk@plt+0xa778>
    ef10:	mov	r0, #0
    ef14:	pop	{r4, r5, r6, r7, r8, pc}
    ef18:	ldr	r3, [pc, #208]	; eff0 <__printf_chk@plt+0xa850>
    ef1c:	cmp	ip, #4
    ef20:	add	r3, pc, r3
    ef24:	add	r3, r3, #24
    ef28:	bne	ef38 <__printf_chk@plt+0xa798>
    ef2c:	b	ef5c <__printf_chk@plt+0xa7bc>
    ef30:	cmp	ip, r2
    ef34:	beq	ef64 <__printf_chk@plt+0xa7c4>
    ef38:	ldr	r2, [r3, #8]
    ef3c:	mov	r1, r3
    ef40:	add	r3, r3, #24
    ef44:	cmn	r2, #1
    ef48:	bne	ef30 <__printf_chk@plt+0xa790>
    ef4c:	mov	r0, r5
    ef50:	mov	r1, r4
    ef54:	pop	{r4, r5, r6, r7, r8, lr}
    ef58:	b	ec44 <__printf_chk@plt+0xa4a4>
    ef5c:	ldr	r1, [pc, #144]	; eff4 <__printf_chk@plt+0xa854>
    ef60:	add	r1, pc, r1
    ef64:	ldr	r3, [r1, #16]
    ef68:	cmp	r3, #0
    ef6c:	beq	ef4c <__printf_chk@plt+0xa7ac>
    ef70:	ldr	r6, [r5, #32]
    ef74:	ldr	r7, [r4, #32]
    ef78:	rsbs	r3, r6, #1
    ef7c:	movcc	r3, #0
    ef80:	rsbs	r2, r7, #1
    ef84:	movcc	r2, #0
    ef88:	tst	r2, r3
    ef8c:	bne	ef4c <__printf_chk@plt+0xa7ac>
    ef90:	orrs	r2, r2, r3
    ef94:	bne	ef10 <__printf_chk@plt+0xa770>
    ef98:	ldr	r0, [r6]
    ef9c:	bl	cfb0 <__printf_chk@plt+0x8810>
    efa0:	mov	r8, r0
    efa4:	ldr	r0, [r7]
    efa8:	bl	cfb0 <__printf_chk@plt+0x8810>
    efac:	cmp	r8, r0
    efb0:	bne	ef10 <__printf_chk@plt+0xa770>
    efb4:	ldr	r0, [r6]
    efb8:	bl	d150 <__printf_chk@plt+0x89b0>
    efbc:	mov	r8, r0
    efc0:	ldr	r0, [r7]
    efc4:	bl	d150 <__printf_chk@plt+0x89b0>
    efc8:	mov	r7, r0
    efcc:	ldr	r0, [r6]
    efd0:	bl	cfb0 <__printf_chk@plt+0x8810>
    efd4:	mov	r1, r7
    efd8:	mov	r2, r0
    efdc:	mov	r0, r8
    efe0:	bl	40e1c <__printf_chk@plt+0x3c67c>
    efe4:	cmp	r0, #0
    efe8:	beq	ef4c <__printf_chk@plt+0xa7ac>
    efec:	b	ef10 <__printf_chk@plt+0xa770>
    eff0:	andeq	r7, r6, r4, ror r2
    eff4:	andeq	r7, r6, r4, lsr r2
    eff8:	mov	r2, #0
    effc:	b	d804 <__printf_chk@plt+0x9064>
    f000:	push	{r4, r5, r6, lr}
    f004:	mov	r5, r0
    f008:	mov	r6, r1
    f00c:	bl	c728 <__printf_chk@plt+0x7f88>
    f010:	subs	r4, r0, #0
    f014:	beq	f054 <__printf_chk@plt+0xa8b4>
    f018:	mov	r0, r5
    f01c:	mov	r1, r4
    f020:	mov	r2, #0
    f024:	bl	d804 <__printf_chk@plt+0x9064>
    f028:	subs	r5, r0, #0
    f02c:	beq	f040 <__printf_chk@plt+0xa8a0>
    f030:	mov	r0, r4
    f034:	bl	c9c0 <__printf_chk@plt+0x8220>
    f038:	mov	r0, r5
    f03c:	pop	{r4, r5, r6, pc}
    f040:	mov	r0, r6
    f044:	mov	r1, r4
    f048:	bl	1571c <__printf_chk@plt+0x10f7c>
    f04c:	mov	r5, r0
    f050:	b	f030 <__printf_chk@plt+0xa890>
    f054:	mvn	r0, #1
    f058:	pop	{r4, r5, r6, pc}
    f05c:	mov	r2, #1
    f060:	b	d804 <__printf_chk@plt+0x9064>
    f064:	mov	r3, #0
    f068:	b	db14 <__printf_chk@plt+0x9374>
    f06c:	mov	r3, #1
    f070:	b	db14 <__printf_chk@plt+0x9374>
    f074:	ldr	ip, [pc, #500]	; f270 <__printf_chk@plt+0xaad0>
    f078:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    f07c:	add	ip, pc, ip
    f080:	subs	r8, r2, #0
    f084:	ldr	r2, [pc, #488]	; f274 <__printf_chk@plt+0xaad4>
    f088:	mov	r5, r3
    f08c:	mov	r3, ip
    f090:	sub	sp, sp, #24
    f094:	mov	ip, #0
    f098:	ldr	r6, [r3, r2]
    f09c:	mov	r4, r0
    f0a0:	mov	r0, r1
    f0a4:	mov	r7, r1
    f0a8:	str	ip, [sp, #12]
    f0ac:	ldr	r3, [r6]
    f0b0:	strne	ip, [r8]
    f0b4:	cmp	r5, #0
    f0b8:	str	ip, [sp, #16]
    f0bc:	str	r3, [sp, #20]
    f0c0:	movne	r3, #0
    f0c4:	strne	r3, [r5]
    f0c8:	bl	28b38 <__printf_chk@plt+0x24398>
    f0cc:	cmp	r0, #0
    f0d0:	beq	f244 <__printf_chk@plt+0xaaa4>
    f0d4:	ldr	r9, [r4]
    f0d8:	cmp	r9, #0
    f0dc:	bne	f1d8 <__printf_chk@plt+0xaa38>
    f0e0:	ldr	r3, [r4, #8]
    f0e4:	ldr	r0, [r3, #16]
    f0e8:	bl	43e0 <BN_num_bits@plt>
    f0ec:	mov	r1, #7
    f0f0:	bl	42320 <__printf_chk@plt+0x3db80>
    f0f4:	ldr	r3, [r4, #8]
    f0f8:	cmp	r0, #0
    f0fc:	add	sl, r0, #7
    f100:	movge	sl, r0
    f104:	ldr	r0, [r3, #20]
    f108:	bl	43e0 <BN_num_bits@plt>
    f10c:	mov	r1, #7
    f110:	bl	42320 <__printf_chk@plt+0x3db80>
    f114:	asr	sl, sl, #3
    f118:	add	r1, r0, #7
    f11c:	cmp	r0, #0
    f120:	movlt	r0, r1
    f124:	asr	r1, r0, #3
    f128:	orrs	r3, r1, sl
    f12c:	bmi	f254 <__printf_chk@plt+0xaab4>
    f130:	mov	r0, sl
    f134:	bl	42320 <__printf_chk@plt+0x3db80>
    f138:	str	r0, [sp, #16]
    f13c:	bl	4440 <malloc@plt>
    f140:	cmp	r0, #0
    f144:	str	r0, [sp, #12]
    f148:	beq	f264 <__printf_chk@plt+0xaac4>
    f14c:	ldr	r3, [r4, #8]
    f150:	mov	r1, r0
    f154:	ldr	r0, [r3, #16]
    f158:	bl	3cb4 <BN_bn2bin@plt>
    f15c:	ldr	r3, [r4, #8]
    f160:	ldr	r1, [sp, #12]
    f164:	ldr	r0, [r3, #20]
    f168:	add	r1, r1, sl
    f16c:	bl	3cb4 <BN_bn2bin@plt>
    f170:	mov	r0, #1
    f174:	mov	r1, #64	; 0x40
    f178:	bl	4380 <calloc@plt>
    f17c:	subs	r4, r0, #0
    f180:	ldreq	r7, [sp, #12]
    f184:	mvneq	r9, #1
    f188:	beq	f1fc <__printf_chk@plt+0xaa5c>
    f18c:	mov	r3, #64	; 0x40
    f190:	ldr	r1, [sp, #12]
    f194:	str	r3, [sp]
    f198:	mov	r0, r7
    f19c:	ldr	r2, [sp, #16]
    f1a0:	mov	r3, r4
    f1a4:	bl	28d9c <__printf_chk@plt+0x245fc>
    f1a8:	subs	r9, r0, #0
    f1ac:	bne	f23c <__printf_chk@plt+0xaa9c>
    f1b0:	cmp	r8, #0
    f1b4:	strne	r4, [r8]
    f1b8:	movne	r4, r9
    f1bc:	cmp	r5, #0
    f1c0:	beq	f23c <__printf_chk@plt+0xaa9c>
    f1c4:	mov	r0, r7
    f1c8:	bl	28b38 <__printf_chk@plt+0x24398>
    f1cc:	ldr	r7, [sp, #12]
    f1d0:	str	r0, [r5]
    f1d4:	b	f1fc <__printf_chk@plt+0xaa5c>
    f1d8:	mov	r0, r4
    f1dc:	add	r1, sp, #12
    f1e0:	add	r2, sp, #16
    f1e4:	mov	r3, #1
    f1e8:	bl	db14 <__printf_chk@plt+0x9374>
    f1ec:	subs	r9, r0, #0
    f1f0:	beq	f170 <__printf_chk@plt+0xa9d0>
    f1f4:	ldr	r7, [sp, #12]
    f1f8:	mov	r4, #0
    f1fc:	mov	r0, r4
    f200:	bl	3bdc <free@plt>
    f204:	cmp	r7, #0
    f208:	beq	f220 <__printf_chk@plt+0xaa80>
    f20c:	mov	r0, r7
    f210:	ldr	r1, [sp, #16]
    f214:	bl	4160c <__printf_chk@plt+0x3ce6c>
    f218:	ldr	r0, [sp, #12]
    f21c:	bl	3bdc <free@plt>
    f220:	ldr	r2, [sp, #20]
    f224:	mov	r0, r9
    f228:	ldr	r3, [r6]
    f22c:	cmp	r2, r3
    f230:	bne	f26c <__printf_chk@plt+0xaacc>
    f234:	add	sp, sp, #24
    f238:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    f23c:	ldr	r7, [sp, #12]
    f240:	b	f1fc <__printf_chk@plt+0xaa5c>
    f244:	mov	r4, r0
    f248:	ldr	r7, [sp, #12]
    f24c:	mvn	r9, #9
    f250:	b	f1fc <__printf_chk@plt+0xaa5c>
    f254:	mov	r4, r9
    f258:	ldr	r7, [sp, #12]
    f25c:	mvn	r9, #3
    f260:	b	f1fc <__printf_chk@plt+0xaa5c>
    f264:	mvn	r9, #1
    f268:	b	f220 <__printf_chk@plt+0xaa80>
    f26c:	bl	41b8 <__stack_chk_fail@plt>
    f270:	muleq	r6, r8, sl
    f274:	andeq	r0, r0, r8, lsl #9
    f278:	ldr	ip, [pc, #1780]	; f974 <__printf_chk@plt+0xb1d4>
    f27c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f280:	add	ip, pc, ip
    f284:	ldr	lr, [pc, #1772]	; f978 <__printf_chk@plt+0xb1d8>
    f288:	sub	sp, sp, #252	; 0xfc
    f28c:	mov	r4, r2
    f290:	add	r3, sp, #44	; 0x2c
    f294:	add	r2, sp, #40	; 0x28
    f298:	mov	r8, r0
    f29c:	ldr	lr, [ip, lr]
    f2a0:	mov	r5, r1
    f2a4:	ldr	ip, [lr]
    f2a8:	str	lr, [sp, #16]
    f2ac:	str	ip, [sp, #244]	; 0xf4
    f2b0:	bl	f074 <__printf_chk@plt+0xa8d4>
    f2b4:	cmp	r0, #0
    f2b8:	bne	f8fc <__printf_chk@plt+0xb15c>
    f2bc:	cmp	r4, #4
    f2c0:	addls	pc, pc, r4, lsl #2
    f2c4:	b	f8e0 <__printf_chk@plt+0xb140>
    f2c8:	b	f674 <__printf_chk@plt+0xaed4>
    f2cc:	b	f6e8 <__printf_chk@plt+0xaf48>
    f2d0:	b	f6c4 <__printf_chk@plt+0xaf24>
    f2d4:	b	f6f0 <__printf_chk@plt+0xaf50>
    f2d8:	b	f2dc <__printf_chk@plt+0xab3c>
    f2dc:	mov	r0, r5
    f2e0:	bl	28afc <__printf_chk@plt+0x2435c>
    f2e4:	mov	r1, #11
    f2e8:	ldr	r6, [sp, #40]	; 0x28
    f2ec:	ldr	r9, [sp, #44]	; 0x2c
    f2f0:	str	r0, [sp, #24]
    f2f4:	mov	r0, #20
    f2f8:	bl	4380 <calloc@plt>
    f2fc:	cmp	r0, #0
    f300:	str	r0, [sp, #20]
    f304:	beq	f964 <__printf_chk@plt+0xb1c4>
    f308:	add	r4, sp, #48	; 0x30
    f30c:	mov	r1, #0
    f310:	mov	r2, #153	; 0x99
    f314:	mov	r0, r4
    f318:	bl	3e70 <memset@plt>
    f31c:	cmp	r9, #0
    f320:	beq	f944 <__printf_chk@plt+0xb1a4>
    f324:	add	r9, r6, r9
    f328:	mov	fp, #4
    f32c:	mov	r3, #8
    f330:	ldrb	r5, [r6], #1
    f334:	mov	r7, #4
    f338:	tst	r5, #1
    f33c:	mov	r1, r3
    f340:	mvneq	r0, #0
    f344:	movne	r0, #1
    f348:	bl	42320 <__printf_chk@plt+0x3db80>
    f34c:	tst	r5, #2
    f350:	mov	r1, fp
    f354:	asr	r5, r5, #2
    f358:	mov	sl, r0
    f35c:	mvneq	r0, #0
    f360:	movne	r0, #1
    f364:	bl	42320 <__printf_chk@plt+0x3db80>
    f368:	bic	r3, sl, sl, asr #31
    f36c:	cmp	r3, #16
    f370:	movge	r3, #16
    f374:	add	sl, sp, #248	; 0xf8
    f378:	lsl	r1, r3, #3
    f37c:	add	r2, r1, r3
    f380:	add	r2, sl, r2
    f384:	bic	r0, r0, r0, asr #31
    f388:	cmp	r0, #8
    f38c:	movlt	fp, r0
    f390:	movge	fp, #8
    f394:	add	r2, r2, fp
    f398:	ldrb	r0, [r2, #-200]	; 0xffffff38
    f39c:	cmp	r0, #13
    f3a0:	addls	r0, r0, #1
    f3a4:	strbls	r0, [r2, #-200]	; 0xffffff38
    f3a8:	subs	r7, r7, #1
    f3ac:	bne	f338 <__printf_chk@plt+0xab98>
    f3b0:	cmp	r6, r9
    f3b4:	bne	f330 <__printf_chk@plt+0xab90>
    f3b8:	add	r3, r1, r3
    f3bc:	ldr	r0, [r8]
    f3c0:	add	ip, sp, #248	; 0xf8
    f3c4:	add	r2, ip, r3
    f3c8:	cmp	r0, #4
    f3cc:	add	fp, r2, fp
    f3d0:	mov	r3, #15
    f3d4:	strb	r3, [sp, #124]	; 0x7c
    f3d8:	mov	r3, #16
    f3dc:	strb	r3, [fp, #-200]	; 0xffffff38
    f3e0:	beq	f904 <__printf_chk@plt+0xb164>
    f3e4:	ldr	r3, [pc, #1424]	; f97c <__printf_chk@plt+0xb1dc>
    f3e8:	add	r3, pc, r3
    f3ec:	add	r3, r3, #24
    f3f0:	b	f400 <__printf_chk@plt+0xac60>
    f3f4:	cmp	r2, r0
    f3f8:	add	r3, r3, #24
    f3fc:	beq	f90c <__printf_chk@plt+0xb16c>
    f400:	ldr	r2, [r3, #8]
    f404:	mov	r1, r3
    f408:	cmn	r2, #1
    f40c:	bne	f3f4 <__printf_chk@plt+0xac54>
    f410:	ldr	r5, [pc, #1384]	; f980 <__printf_chk@plt+0xb1e0>
    f414:	add	r5, pc, r5
    f418:	mov	r0, r8
    f41c:	add	sl, sp, #204	; 0xcc
    f420:	bl	e39c <__printf_chk@plt+0x9bfc>
    f424:	ldr	ip, [pc, #1368]	; f984 <__printf_chk@plt+0xb1e4>
    f428:	mov	r1, #17
    f42c:	str	r5, [sp, #4]
    f430:	add	ip, pc, ip
    f434:	mov	r3, r1
    f438:	mov	r2, #1
    f43c:	str	ip, [sp]
    f440:	str	r0, [sp, #8]
    f444:	mov	r0, sl
    f448:	bl	4470 <__snprintf_chk@plt>
    f44c:	cmp	r0, #17
    f450:	bls	f4b8 <__printf_chk@plt+0xad18>
    f454:	ldr	r1, [r8]
    f458:	ldr	r3, [pc, #1320]	; f988 <__printf_chk@plt+0xb1e8>
    f45c:	cmp	r1, #4
    f460:	add	r3, pc, r3
    f464:	add	r3, r3, #24
    f468:	bne	f47c <__printf_chk@plt+0xacdc>
    f46c:	b	f92c <__printf_chk@plt+0xb18c>
    f470:	cmp	r2, r1
    f474:	add	r3, r3, #24
    f478:	beq	f934 <__printf_chk@plt+0xb194>
    f47c:	ldr	r2, [r3, #8]
    f480:	mov	r0, r3
    f484:	cmn	r2, #1
    f488:	bne	f470 <__printf_chk@plt+0xacd0>
    f48c:	ldr	r3, [pc, #1272]	; f98c <__printf_chk@plt+0xb1ec>
    f490:	add	r3, pc, r3
    f494:	ldr	ip, [pc, #1268]	; f990 <__printf_chk@plt+0xb1f0>
    f498:	mov	r1, #17
    f49c:	str	r3, [sp, #4]
    f4a0:	mov	r0, sl
    f4a4:	add	ip, pc, ip
    f4a8:	mov	r3, r1
    f4ac:	mov	r2, #1
    f4b0:	str	ip, [sp]
    f4b4:	bl	4470 <__snprintf_chk@plt>
    f4b8:	cmp	r0, #0
    f4bc:	ble	f920 <__printf_chk@plt+0xb180>
    f4c0:	mov	r0, sl
    f4c4:	bl	4458 <strlen@plt>
    f4c8:	rsb	r6, r0, #17
    f4cc:	mov	r5, r0
    f4d0:	lsr	r6, r6, #1
    f4d4:	ldr	ip, [sp, #24]
    f4d8:	add	r8, sp, #224	; 0xe0
    f4dc:	ldr	r2, [pc, #1200]	; f994 <__printf_chk@plt+0xb1f4>
    f4e0:	mov	r1, #17
    f4e4:	mov	r0, r8
    f4e8:	mov	r3, r1
    f4ec:	add	r2, pc, r2
    f4f0:	str	ip, [sp, #4]
    f4f4:	str	r2, [sp]
    f4f8:	mov	r2, #1
    f4fc:	bl	4470 <__snprintf_chk@plt>
    f500:	cmp	r0, #0
    f504:	ble	f914 <__printf_chk@plt+0xb174>
    f508:	mov	r0, r8
    f50c:	bl	4458 <strlen@plt>
    f510:	rsb	r7, r0, #17
    f514:	mov	r9, r0
    f518:	lsr	r7, r7, #1
    f51c:	ldr	lr, [sp, #20]
    f520:	cmp	r6, #0
    f524:	mov	r3, #43	; 0x2b
    f528:	add	ip, lr, #1
    f52c:	strb	r3, [lr]
    f530:	beq	f550 <__printf_chk@plt+0xadb0>
    f534:	add	r1, r6, lr
    f538:	mov	r3, lr
    f53c:	mov	r2, #45	; 0x2d
    f540:	strb	r2, [r3, #1]!
    f544:	cmp	r3, r1
    f548:	bne	f540 <__printf_chk@plt+0xada0>
    f54c:	add	ip, ip, r6
    f550:	mov	r0, ip
    f554:	mov	r1, sl
    f558:	mov	r2, r5
    f55c:	mov	r3, #219	; 0xdb
    f560:	bl	3af8 <__memcpy_chk@plt>
    f564:	add	r6, r6, r5
    f568:	cmp	r6, #16
    f56c:	add	ip, r0, r5
    f570:	bhi	f93c <__printf_chk@plt+0xb19c>
    f574:	rsb	r6, r6, #17
    f578:	mov	r3, #45	; 0x2d
    f57c:	add	sl, ip, r6
    f580:	strb	r3, [ip], #1
    f584:	cmp	ip, sl
    f588:	bne	f580 <__printf_chk@plt+0xade0>
    f58c:	ldr	r5, [pc, #1028]	; f998 <__printf_chk@plt+0xb1f8>
    f590:	mov	r3, #10
    f594:	mov	r6, sl
    f598:	add	r2, sl, #20
    f59c:	add	r5, pc, r5
    f5a0:	add	fp, sp, #57	; 0x39
    f5a4:	mov	r1, #43	; 0x2b
    f5a8:	mov	r0, r3
    f5ac:	strb	r1, [r6], #2
    f5b0:	mov	r1, #124	; 0x7c
    f5b4:	strb	r3, [sl, #1]
    f5b8:	mov	lr, r6
    f5bc:	mov	r3, #0
    f5c0:	strb	r1, [r2, #-18]	; 0xffffffee
    f5c4:	ldrb	ip, [r4, r3]
    f5c8:	add	r3, r3, #9
    f5cc:	cmp	ip, #16
    f5d0:	movcs	ip, #16
    f5d4:	cmp	r3, #153	; 0x99
    f5d8:	ldrb	ip, [r5, ip]
    f5dc:	strb	ip, [lr, #1]!
    f5e0:	bne	f5c4 <__printf_chk@plt+0xae24>
    f5e4:	add	r4, r4, #1
    f5e8:	strb	r1, [r6, #18]
    f5ec:	cmp	r4, fp
    f5f0:	strb	r0, [r2, #1]
    f5f4:	add	r6, r6, #20
    f5f8:	add	r2, r2, #20
    f5fc:	bne	f5b8 <__printf_chk@plt+0xae18>
    f600:	cmp	r7, #0
    f604:	mov	r2, #43	; 0x2b
    f608:	add	r3, sl, #183	; 0xb7
    f60c:	strb	r2, [sl, #182]	; 0xb6
    f610:	beq	f95c <__printf_chk@plt+0xb1bc>
    f614:	add	ip, r3, r7
    f618:	mov	r2, #45	; 0x2d
    f61c:	strb	r2, [r3], #1
    f620:	cmp	r3, ip
    f624:	bne	f61c <__printf_chk@plt+0xae7c>
    f628:	mov	r2, r9
    f62c:	mov	r1, r8
    f630:	mov	r0, ip
    f634:	add	r7, r7, r9
    f638:	bl	43f8 <memcpy@plt>
    f63c:	cmp	r7, #16
    f640:	add	r9, r0, r9
    f644:	bhi	f954 <__printf_chk@plt+0xb1b4>
    f648:	rsb	r3, r7, #17
    f64c:	mov	r2, #45	; 0x2d
    f650:	add	r3, r9, r3
    f654:	strb	r2, [r9], #1
    f658:	cmp	r9, r3
    f65c:	bne	f654 <__printf_chk@plt+0xaeb4>
    f660:	mov	r2, #43	; 0x2b
    f664:	ldr	r0, [sp, #40]	; 0x28
    f668:	strb	r2, [r3]
    f66c:	ldr	r1, [sp, #44]	; 0x2c
    f670:	b	f698 <__printf_chk@plt+0xaef8>
    f674:	subs	r0, r5, #0
    f678:	bne	f6c8 <__printf_chk@plt+0xaf28>
    f67c:	bl	28afc <__printf_chk@plt+0x2435c>
    f680:	ldr	r1, [sp, #40]	; 0x28
    f684:	ldr	r2, [sp, #44]	; 0x2c
    f688:	bl	dbc8 <__printf_chk@plt+0x9428>
    f68c:	ldr	r1, [sp, #44]	; 0x2c
    f690:	str	r0, [sp, #20]
    f694:	ldr	r0, [sp, #40]	; 0x28
    f698:	bl	4160c <__printf_chk@plt+0x3ce6c>
    f69c:	ldr	r0, [sp, #40]	; 0x28
    f6a0:	bl	3bdc <free@plt>
    f6a4:	ldr	r0, [sp, #20]
    f6a8:	ldr	r7, [sp, #16]
    f6ac:	ldr	r2, [sp, #244]	; 0xf4
    f6b0:	ldr	r3, [r7]
    f6b4:	cmp	r2, r3
    f6b8:	bne	f970 <__printf_chk@plt+0xb1d0>
    f6bc:	add	sp, sp, #252	; 0xfc
    f6c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f6c4:	mov	r0, r5
    f6c8:	bl	28afc <__printf_chk@plt+0x2435c>
    f6cc:	ldr	r1, [sp, #40]	; 0x28
    f6d0:	ldr	r2, [sp, #44]	; 0x2c
    f6d4:	bl	dd10 <__printf_chk@plt+0x9570>
    f6d8:	ldr	r1, [sp, #44]	; 0x2c
    f6dc:	str	r0, [sp, #20]
    f6e0:	ldr	r0, [sp, #40]	; 0x28
    f6e4:	b	f698 <__printf_chk@plt+0xaef8>
    f6e8:	mov	r0, r5
    f6ec:	b	f67c <__printf_chk@plt+0xaedc>
    f6f0:	ldr	r3, [pc, #676]	; f99c <__printf_chk@plt+0xb1fc>
    f6f4:	add	ip, sp, #224	; 0xe0
    f6f8:	ldr	r7, [sp, #44]	; 0x2c
    f6fc:	add	r3, pc, r3
    f700:	ldr	sl, [sp, #40]	; 0x28
    f704:	ldr	r0, [r3]
    f708:	mov	lr, r3
    f70c:	ldrh	r3, [r3, #4]
    f710:	lsr	r6, r7, #1
    f714:	add	r6, r6, #1
    f718:	str	r7, [sp, #28]
    f71c:	str	r0, [sp, #204]	; 0xcc
    f720:	ldr	r0, [lr, #8]!
    f724:	strh	r3, [sp, #208]	; 0xd0
    f728:	str	sl, [sp, #32]
    f72c:	ldr	r1, [lr, #4]
    f730:	ldr	r2, [lr, #8]
    f734:	ldr	r3, [lr, #12]
    f738:	ldrb	lr, [lr, #16]
    f73c:	stmia	ip!, {r0, r1, r2, r3}
    f740:	mov	r0, r6
    f744:	mov	r1, #6
    f748:	strb	lr, [ip]
    f74c:	bl	4380 <calloc@plt>
    f750:	cmp	r0, #0
    f754:	str	r0, [sp, #20]
    f758:	beq	f8d4 <__printf_chk@plt+0xb134>
    f75c:	mov	r4, #1
    f760:	mov	r2, r0
    f764:	and	ip, r7, r4
    f768:	movw	r5, #43691	; 0xaaab
    f76c:	movw	r9, #36409	; 0x8e39
    f770:	str	ip, [sp, #36]	; 0x24
    f774:	mov	r0, #120	; 0x78
    f778:	movt	r5, #43690	; 0xaaaa
    f77c:	movt	r9, #14563	; 0x38e3
    f780:	mov	r3, r4
    f784:	ldr	r1, [sp, #32]
    f788:	mov	ip, #0
    f78c:	mov	fp, #45	; 0x2d
    f790:	strb	r0, [r2]
    f794:	b	f85c <__printf_chk@plt+0xb0bc>
    f798:	umull	r0, r7, r5, r3
    f79c:	ldrb	r0, [r1], #2
    f7a0:	add	sl, r4, #3
    f7a4:	str	sl, [sp, #24]
    f7a8:	ubfx	r8, r0, #2, #4
    f7ac:	add	sl, sp, #248	; 0xf8
    f7b0:	add	r8, sl, r8
    f7b4:	and	lr, r0, #3
    f7b8:	add	r0, r3, r0, lsr #6
    f7bc:	cmp	r6, ip
    f7c0:	ldrb	r8, [r8, #-24]	; 0xffffffe8
    f7c4:	add	lr, lr, r7, lsr #2
    f7c8:	umull	sl, r7, r5, lr
    f7cc:	strb	r8, [r2, #2]
    f7d0:	umull	sl, r8, r5, r0
    f7d4:	lsr	r7, r7, #2
    f7d8:	add	r7, r7, r7, lsl #1
    f7dc:	lsr	r8, r8, #2
    f7e0:	sub	lr, lr, r7, lsl #1
    f7e4:	add	r7, sp, #248	; 0xf8
    f7e8:	add	r8, r8, r8, lsl #1
    f7ec:	add	lr, r7, lr
    f7f0:	sub	r0, r0, r8, lsl #1
    f7f4:	ldrb	lr, [lr, #-44]	; 0xffffffd4
    f7f8:	add	r0, r7, r0
    f7fc:	ldrb	r0, [r0, #-44]	; 0xffffffd4
    f800:	strb	lr, [r2, #3]
    f804:	strb	r0, [r2, #1]
    f808:	bls	f8bc <__printf_chk@plt+0xb11c>
    f80c:	ldrb	lr, [r1, #-1]
    f810:	add	r3, r3, r3, lsl #2
    f814:	strb	fp, [r2, #5]
    f818:	mov	sl, #7
    f81c:	and	r0, lr, #15
    f820:	add	r4, r4, #6
    f824:	add	r0, r7, r0
    f828:	add	lr, r7, lr, lsr #4
    f82c:	ldrb	r0, [r0, #-24]	; 0xffffffe8
    f830:	ldrb	lr, [lr, #-24]	; 0xffffffe8
    f834:	strb	lr, [r2, #4]
    f838:	strb	r0, [r2, #6]!
    f83c:	ldrb	lr, [r1, #-1]
    f840:	ldrb	r0, [r1, #-2]
    f844:	add	r3, lr, r3
    f848:	smlabb	r0, sl, r0, r3
    f84c:	umull	lr, r3, r9, r0
    f850:	lsr	r3, r3, #3
    f854:	add	r3, r3, r3, lsl #3
    f858:	sub	r3, r0, r3, lsl #2
    f85c:	add	ip, ip, #1
    f860:	cmp	r6, ip
    f864:	bhi	f798 <__printf_chk@plt+0xaff8>
    f868:	ldr	lr, [sp, #36]	; 0x24
    f86c:	cmp	lr, #0
    f870:	bne	f798 <__printf_chk@plt+0xaff8>
    f874:	movw	r1, #43691	; 0xaaab
    f878:	movt	r1, #43690	; 0xaaaa
    f87c:	add	lr, sp, #248	; 0xf8
    f880:	ldr	r2, [sp, #20]
    f884:	umull	r7, r1, r1, r3
    f888:	ldrb	r0, [sp, #240]	; 0xf0
    f88c:	add	sl, r4, #3
    f890:	str	sl, [sp, #24]
    f894:	lsr	r1, r1, #2
    f898:	add	ip, lr, r1
    f89c:	add	r1, r1, r1, lsl #1
    f8a0:	ldrb	ip, [ip, #-44]	; 0xffffffd4
    f8a4:	sub	r3, r3, r1, lsl #1
    f8a8:	add	r3, lr, r3
    f8ac:	ldrb	r3, [r3, #-44]	; 0xffffffd4
    f8b0:	strb	r3, [r2, r4]!
    f8b4:	strb	ip, [r2, #2]
    f8b8:	strb	r0, [r2, #1]
    f8bc:	ldr	r3, [sp, #20]
    f8c0:	mov	r1, #120	; 0x78
    f8c4:	ldr	sl, [sp, #24]
    f8c8:	mov	r2, #0
    f8cc:	strb	r1, [r3, sl]!
    f8d0:	strb	r2, [r3, #1]
    f8d4:	ldr	r1, [sp, #28]
    f8d8:	ldr	r0, [sp, #32]
    f8dc:	b	f698 <__printf_chk@plt+0xaef8>
    f8e0:	ldr	r0, [sp, #40]	; 0x28
    f8e4:	ldr	r1, [sp, #44]	; 0x2c
    f8e8:	bl	4160c <__printf_chk@plt+0x3ce6c>
    f8ec:	ldr	r0, [sp, #40]	; 0x28
    f8f0:	bl	3bdc <free@plt>
    f8f4:	mov	r0, #0
    f8f8:	b	f6a8 <__printf_chk@plt+0xaf08>
    f8fc:	mov	r0, #0
    f900:	b	f6a8 <__printf_chk@plt+0xaf08>
    f904:	ldr	r1, [pc, #148]	; f9a0 <__printf_chk@plt+0xb200>
    f908:	add	r1, pc, r1
    f90c:	ldr	r5, [r1, #4]
    f910:	b	f418 <__printf_chk@plt+0xac78>
    f914:	mov	r7, #8
    f918:	mov	r9, #0
    f91c:	b	f51c <__printf_chk@plt+0xad7c>
    f920:	mov	r6, #8
    f924:	mov	r5, #0
    f928:	b	f4d4 <__printf_chk@plt+0xad34>
    f92c:	ldr	r0, [pc, #112]	; f9a4 <__printf_chk@plt+0xb204>
    f930:	add	r0, pc, r0
    f934:	ldr	r3, [r0, #4]
    f938:	b	f494 <__printf_chk@plt+0xacf4>
    f93c:	mov	sl, ip
    f940:	b	f58c <__printf_chk@plt+0xadec>
    f944:	mov	fp, #4
    f948:	mov	r3, #8
    f94c:	mov	r1, #64	; 0x40
    f950:	b	f3b8 <__printf_chk@plt+0xac18>
    f954:	mov	r3, r9
    f958:	b	f660 <__printf_chk@plt+0xaec0>
    f95c:	mov	ip, r3
    f960:	b	f628 <__printf_chk@plt+0xae88>
    f964:	mov	r1, r9
    f968:	mov	r0, r6
    f96c:	b	f698 <__printf_chk@plt+0xaef8>
    f970:	bl	41b8 <__stack_chk_fail@plt>
    f974:	muleq	r6, r4, r8
    f978:	andeq	r0, r0, r8, lsl #9
    f97c:	andeq	r6, r6, ip, lsr #27
    f980:	strdeq	r6, [r3], -r4
    f984:	andeq	r6, r3, r4, lsl r5
    f988:	andeq	r6, r6, r4, lsr sp
    f98c:	andeq	r6, r3, r8, ror r4
    f990:	andeq	r6, r3, r8, lsr #9
    f994:	andeq	r6, r3, r0, ror #8
    f998:			; <UNDEFINED> instruction: 0x000363b8
    f99c:	andeq	r6, r3, r4, lsl #3
    f9a0:	andeq	r6, r6, ip, lsl #17
    f9a4:	andeq	r6, r6, r4, ror #16
    f9a8:	ldr	r3, [pc, #528]	; fbc0 <__printf_chk@plt+0xb420>
    f9ac:	ldr	r2, [pc, #528]	; fbc4 <__printf_chk@plt+0xb424>
    f9b0:	add	r3, pc, r3
    f9b4:	push	{r4, r5, r6, r7, lr}
    f9b8:	subs	r4, r0, #0
    f9bc:	ldr	r6, [r3, r2]
    f9c0:	sub	sp, sp, #28
    f9c4:	ldr	r3, [r6]
    f9c8:	str	r3, [sp, #20]
    f9cc:	beq	fa08 <__printf_chk@plt+0xb268>
    f9d0:	ldr	ip, [r4]
    f9d4:	ldr	r3, [pc, #492]	; fbc8 <__printf_chk@plt+0xb428>
    f9d8:	cmp	ip, #4
    f9dc:	add	r3, pc, r3
    f9e0:	add	r3, r3, #24
    f9e4:	bne	f9f8 <__printf_chk@plt+0xb258>
    f9e8:	b	fa9c <__printf_chk@plt+0xb2fc>
    f9ec:	cmp	ip, r2
    f9f0:	add	r3, r3, #24
    f9f4:	beq	faa4 <__printf_chk@plt+0xb304>
    f9f8:	ldr	r2, [r3, #8]
    f9fc:	mov	lr, r3
    fa00:	cmn	r2, #1
    fa04:	bne	f9ec <__printf_chk@plt+0xb24c>
    fa08:	mov	r0, r4
    fa0c:	mov	r2, #0
    fa10:	bl	f278 <__printf_chk@plt+0xaad8>
    fa14:	ldr	r1, [r4]
    fa18:	cmp	r1, #4
    fa1c:	mov	r5, r0
    fa20:	beq	fb9c <__printf_chk@plt+0xb3fc>
    fa24:	ldr	r3, [pc, #416]	; fbcc <__printf_chk@plt+0xb42c>
    fa28:	add	r3, pc, r3
    fa2c:	add	r3, r3, #24
    fa30:	b	fa40 <__printf_chk@plt+0xb2a0>
    fa34:	cmp	r2, r1
    fa38:	add	r3, r3, #24
    fa3c:	beq	fba4 <__printf_chk@plt+0xb404>
    fa40:	ldr	r2, [r3, #8]
    fa44:	mov	ip, r3
    fa48:	cmn	r2, #1
    fa4c:	bne	fa34 <__printf_chk@plt+0xb294>
    fa50:	ldr	r2, [pc, #376]	; fbd0 <__printf_chk@plt+0xb430>
    fa54:	add	r2, pc, r2
    fa58:	cmp	r5, #0
    fa5c:	ldr	r3, [pc, #368]	; fbd4 <__printf_chk@plt+0xb434>
    fa60:	ldr	r1, [pc, #368]	; fbd8 <__printf_chk@plt+0xb438>
    fa64:	add	r0, sp, #16
    fa68:	add	r3, pc, r3
    fa6c:	movne	r3, r5
    fa70:	add	r1, pc, r1
    fa74:	bl	218a8 <__printf_chk@plt+0x1d108>
    fa78:	mov	r0, r5
    fa7c:	bl	3bdc <free@plt>
    fa80:	ldr	r2, [sp, #20]
    fa84:	ldr	r3, [r6]
    fa88:	ldr	r0, [sp, #16]
    fa8c:	cmp	r2, r3
    fa90:	bne	fbbc <__printf_chk@plt+0xb41c>
    fa94:	add	sp, sp, #28
    fa98:	pop	{r4, r5, r6, r7, pc}
    fa9c:	ldr	lr, [pc, #312]	; fbdc <__printf_chk@plt+0xb43c>
    faa0:	add	lr, pc, lr
    faa4:	ldr	r3, [lr, #16]
    faa8:	cmp	r3, #0
    faac:	beq	fa08 <__printf_chk@plt+0xb268>
    fab0:	ldr	r3, [r4, #32]
    fab4:	mov	r2, #0
    fab8:	ldr	r0, [r3, #56]	; 0x38
    fabc:	bl	f278 <__printf_chk@plt+0xaad8>
    fac0:	ldr	r1, [r4]
    fac4:	ldr	r3, [pc, #276]	; fbe0 <__printf_chk@plt+0xb440>
    fac8:	cmp	r1, #4
    facc:	add	r3, pc, r3
    fad0:	add	r3, r3, #24
    fad4:	mov	r7, r0
    fad8:	bne	faec <__printf_chk@plt+0xb34c>
    fadc:	b	fbac <__printf_chk@plt+0xb40c>
    fae0:	cmp	r2, r1
    fae4:	add	r3, r3, #24
    fae8:	beq	fbb4 <__printf_chk@plt+0xb414>
    faec:	ldr	r2, [r3, #8]
    faf0:	mov	r0, r3
    faf4:	cmn	r2, #1
    faf8:	bne	fae0 <__printf_chk@plt+0xb340>
    fafc:	ldr	r2, [pc, #224]	; fbe4 <__printf_chk@plt+0xb444>
    fb00:	add	r2, pc, r2
    fb04:	ldr	r1, [r4, #32]
    fb08:	ldr	r0, [r1, #56]	; 0x38
    fb0c:	ldr	r3, [r1, #16]
    fb10:	ldrd	r4, [r1, #8]
    fb14:	ldr	lr, [r0]
    fb18:	cmp	lr, #4
    fb1c:	beq	fb8c <__printf_chk@plt+0xb3ec>
    fb20:	ldr	r1, [pc, #192]	; fbe8 <__printf_chk@plt+0xb448>
    fb24:	add	r1, pc, r1
    fb28:	add	r1, r1, #24
    fb2c:	b	fb3c <__printf_chk@plt+0xb39c>
    fb30:	cmp	ip, lr
    fb34:	add	r1, r1, #24
    fb38:	beq	fb94 <__printf_chk@plt+0xb3f4>
    fb3c:	ldr	ip, [r1, #8]
    fb40:	mov	r0, r1
    fb44:	cmn	ip, #1
    fb48:	bne	fb30 <__printf_chk@plt+0xb390>
    fb4c:	ldr	r0, [pc, #152]	; fbec <__printf_chk@plt+0xb44c>
    fb50:	add	r0, pc, r0
    fb54:	cmp	r7, #0
    fb58:	ldr	r1, [pc, #144]	; fbf0 <__printf_chk@plt+0xb450>
    fb5c:	str	r0, [sp, #8]
    fb60:	add	r0, sp, #16
    fb64:	add	r1, pc, r1
    fb68:	movne	r1, r7
    fb6c:	str	r1, [sp, #12]
    fb70:	ldr	r1, [pc, #124]	; fbf4 <__printf_chk@plt+0xb454>
    fb74:	strd	r4, [sp]
    fb78:	add	r1, pc, r1
    fb7c:	bl	218a8 <__printf_chk@plt+0x1d108>
    fb80:	mov	r0, r7
    fb84:	bl	3bdc <free@plt>
    fb88:	b	fa80 <__printf_chk@plt+0xb2e0>
    fb8c:	ldr	r0, [pc, #100]	; fbf8 <__printf_chk@plt+0xb458>
    fb90:	add	r0, pc, r0
    fb94:	ldr	r0, [r0, #4]
    fb98:	b	fb54 <__printf_chk@plt+0xb3b4>
    fb9c:	ldr	ip, [pc, #88]	; fbfc <__printf_chk@plt+0xb45c>
    fba0:	add	ip, pc, ip
    fba4:	ldr	r2, [ip, #4]
    fba8:	b	fa58 <__printf_chk@plt+0xb2b8>
    fbac:	ldr	r0, [pc, #76]	; fc00 <__printf_chk@plt+0xb460>
    fbb0:	add	r0, pc, r0
    fbb4:	ldr	r2, [r0, #4]
    fbb8:	b	fb04 <__printf_chk@plt+0xb364>
    fbbc:	bl	41b8 <__stack_chk_fail@plt>
    fbc0:	andeq	r7, r6, r4, ror #2
    fbc4:	andeq	r0, r0, r8, lsl #9
    fbc8:			; <UNDEFINED> instruction: 0x000667b8
    fbcc:	andeq	r6, r6, ip, ror #14
    fbd0:			; <UNDEFINED> instruction: 0x00035eb4
    fbd4:	andeq	r5, r3, r0, lsl #30
    fbd8:	andeq	r5, r3, r0, lsr #30
    fbdc:	strdeq	r6, [r6], -r4
    fbe0:	andeq	r6, r6, r8, asr #13
    fbe4:	andeq	r5, r3, r8, lsl #28
    fbe8:	andeq	r6, r6, r0, ror r6
    fbec:			; <UNDEFINED> instruction: 0x00035db8
    fbf0:	andeq	r5, r3, r4, lsl #28
    fbf4:	strdeq	r5, [r3], -r8
    fbf8:	andeq	r6, r6, r4, lsl #12
    fbfc:	strdeq	r6, [r6], -r4
    fc00:	andeq	r6, r6, r4, ror #11
    fc04:	push	{r3, r4, r5, r6, r7, lr}
    fc08:	subs	r6, r1, #0
    fc0c:	mov	r5, r0
    fc10:	movne	r3, #0
    fc14:	strne	r3, [r6]
    fc18:	bl	c728 <__printf_chk@plt+0x7f88>
    fc1c:	subs	r4, r0, #0
    fc20:	beq	fc7c <__printf_chk@plt+0xb4dc>
    fc24:	mov	r0, r5
    fc28:	mov	r1, r4
    fc2c:	mov	r2, #0
    fc30:	bl	d804 <__printf_chk@plt+0x9064>
    fc34:	subs	r7, r0, #0
    fc38:	movne	r5, #0
    fc3c:	beq	fc58 <__printf_chk@plt+0xb4b8>
    fc40:	mov	r0, r4
    fc44:	bl	c9c0 <__printf_chk@plt+0x8220>
    fc48:	mov	r0, r5
    fc4c:	bl	3bdc <free@plt>
    fc50:	mov	r0, r7
    fc54:	pop	{r3, r4, r5, r6, r7, pc}
    fc58:	mov	r0, r4
    fc5c:	bl	15d48 <__printf_chk@plt+0x115a8>
    fc60:	subs	r5, r0, #0
    fc64:	mvneq	r7, #1
    fc68:	beq	fc40 <__printf_chk@plt+0xb4a0>
    fc6c:	cmp	r6, #0
    fc70:	strne	r5, [r6]
    fc74:	movne	r5, r7
    fc78:	b	fc40 <__printf_chk@plt+0xb4a0>
    fc7c:	mvn	r0, #1
    fc80:	pop	{r3, r4, r5, r6, r7, pc}
    fc84:	ldr	r3, [pc, #548]	; feb0 <__printf_chk@plt+0xb710>
    fc88:	ldr	r2, [pc, #548]	; feb4 <__printf_chk@plt+0xb714>
    fc8c:	add	r3, pc, r3
    fc90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    fc94:	sub	sp, sp, #16
    fc98:	ldr	r6, [r3, r2]
    fc9c:	mov	r4, r0
    fca0:	mov	r7, r1
    fca4:	ldr	r3, [r6]
    fca8:	str	r3, [sp, #12]
    fcac:	bl	c728 <__printf_chk@plt+0x7f88>
    fcb0:	subs	r5, r0, #0
    fcb4:	beq	fe98 <__printf_chk@plt+0xb6f8>
    fcb8:	ldr	r3, [r4]
    fcbc:	mov	r2, #0
    fcc0:	str	r2, [sp, #8]
    fcc4:	cmp	r3, r2
    fcc8:	bne	fdd4 <__printf_chk@plt+0xb634>
    fccc:	ldr	r3, [r4, #8]
    fcd0:	cmp	r3, r2
    fcd4:	beq	fea0 <__printf_chk@plt+0xb700>
    fcd8:	ldr	r0, [r3, #20]
    fcdc:	cmp	r0, r2
    fce0:	beq	fea4 <__printf_chk@plt+0xb704>
    fce4:	ldr	r3, [r3, #16]
    fce8:	cmp	r3, r2
    fcec:	beq	fea0 <__printf_chk@plt+0xb700>
    fcf0:	bl	3d98 <BN_bn2dec@plt>
    fcf4:	subs	r9, r0, #0
    fcf8:	ldreq	r0, [sp, #8]
    fcfc:	mvneq	r8, #1
    fd00:	beq	fe50 <__printf_chk@plt+0xb6b0>
    fd04:	ldr	r3, [r4, #8]
    fd08:	ldr	r0, [r3, #16]
    fd0c:	bl	3d98 <BN_bn2dec@plt>
    fd10:	subs	sl, r0, #0
    fd14:	beq	fe58 <__printf_chk@plt+0xb6b8>
    fd18:	ldr	r3, [r4, #8]
    fd1c:	ldr	r0, [r3, #16]
    fd20:	bl	43e0 <BN_num_bits@plt>
    fd24:	subs	r2, r0, #0
    fd28:	beq	fe90 <__printf_chk@plt+0xb6f0>
    fd2c:	ldr	r1, [pc, #388]	; feb8 <__printf_chk@plt+0xb718>
    fd30:	mov	r0, r5
    fd34:	str	sl, [sp]
    fd38:	mov	r3, r9
    fd3c:	add	r1, pc, r1
    fd40:	bl	1539c <__printf_chk@plt+0x10bfc>
    fd44:	mov	r8, r0
    fd48:	mov	r0, r9
    fd4c:	bl	4290 <CRYPTO_free@plt>
    fd50:	mov	r0, sl
    fd54:	bl	4290 <CRYPTO_free@plt>
    fd58:	cmp	r8, #0
    fd5c:	ldr	r0, [sp, #8]
    fd60:	bne	fe50 <__printf_chk@plt+0xb6b0>
    fd64:	bl	3bdc <free@plt>
    fd68:	mov	r0, r5
    fd6c:	bl	d150 <__printf_chk@plt+0x89b0>
    fd70:	mov	r4, r0
    fd74:	mov	r0, r5
    fd78:	bl	cfb0 <__printf_chk@plt+0x8810>
    fd7c:	mov	r2, #1
    fd80:	mov	r3, r7
    fd84:	mov	r1, r0
    fd88:	mov	r0, r4
    fd8c:	bl	43d4 <fwrite@plt>
    fd90:	cmp	r0, #1
    fd94:	moveq	r8, #0
    fd98:	beq	fdb0 <__printf_chk@plt+0xb610>
    fd9c:	mov	r0, r7
    fda0:	bl	3da4 <feof@plt>
    fda4:	cmp	r0, #0
    fda8:	mvneq	r8, #23
    fdac:	bne	fe70 <__printf_chk@plt+0xb6d0>
    fdb0:	mov	r0, r5
    fdb4:	bl	c9c0 <__printf_chk@plt+0x8220>
    fdb8:	mov	r0, r8
    fdbc:	ldr	r2, [sp, #12]
    fdc0:	ldr	r3, [r6]
    fdc4:	cmp	r2, r3
    fdc8:	bne	feac <__printf_chk@plt+0xb70c>
    fdcc:	add	sp, sp, #16
    fdd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    fdd4:	mov	r0, r4
    fdd8:	add	r1, sp, #8
    fddc:	bl	fc04 <__printf_chk@plt+0xb464>
    fde0:	subs	r8, r0, #0
    fde4:	bne	fe64 <__printf_chk@plt+0xb6c4>
    fde8:	ldr	r2, [pc, #204]	; febc <__printf_chk@plt+0xb71c>
    fdec:	mov	ip, #4
    fdf0:	ldr	lr, [r4]
    fdf4:	ldr	r3, [r4, #16]
    fdf8:	add	r2, pc, r2
    fdfc:	b	fe10 <__printf_chk@plt+0xb670>
    fe00:	add	r2, r2, #24
    fe04:	ldr	ip, [r2, #8]
    fe08:	cmn	ip, #1
    fe0c:	beq	fe84 <__printf_chk@plt+0xb6e4>
    fe10:	cmp	lr, ip
    fe14:	bne	fe00 <__printf_chk@plt+0xb660>
    fe18:	ldr	ip, [r2, #12]
    fe1c:	cmp	ip, #0
    fe20:	beq	fe2c <__printf_chk@plt+0xb68c>
    fe24:	cmp	r3, ip
    fe28:	bne	fe00 <__printf_chk@plt+0xb660>
    fe2c:	ldr	r2, [r2]
    fe30:	ldr	r1, [pc, #136]	; fec0 <__printf_chk@plt+0xb720>
    fe34:	mov	r0, r5
    fe38:	ldr	r3, [sp, #8]
    fe3c:	add	r1, pc, r1
    fe40:	bl	1539c <__printf_chk@plt+0x10bfc>
    fe44:	subs	r8, r0, #0
    fe48:	ldr	r0, [sp, #8]
    fe4c:	beq	fd64 <__printf_chk@plt+0xb5c4>
    fe50:	bl	3bdc <free@plt>
    fe54:	b	fdb0 <__printf_chk@plt+0xb610>
    fe58:	mov	r0, r9
    fe5c:	mvn	r8, #1
    fe60:	bl	4290 <CRYPTO_free@plt>
    fe64:	ldr	r0, [sp, #8]
    fe68:	bl	3bdc <free@plt>
    fe6c:	b	fdb0 <__printf_chk@plt+0xb610>
    fe70:	bl	45cc <__errno_location@plt>
    fe74:	mvn	r8, #23
    fe78:	mov	r3, #32
    fe7c:	str	r3, [r0]
    fe80:	b	fdb0 <__printf_chk@plt+0xb610>
    fe84:	ldr	r2, [pc, #56]	; fec4 <__printf_chk@plt+0xb724>
    fe88:	add	r2, pc, r2
    fe8c:	b	fe30 <__printf_chk@plt+0xb690>
    fe90:	mvn	r8, #9
    fe94:	b	fd48 <__printf_chk@plt+0xb5a8>
    fe98:	mvn	r0, #1
    fe9c:	b	fdbc <__printf_chk@plt+0xb61c>
    fea0:	mov	r0, r3
    fea4:	mvn	r8, #9
    fea8:	b	fe50 <__printf_chk@plt+0xb6b0>
    feac:	bl	41b8 <__stack_chk_fail@plt>
    feb0:	andeq	r6, r6, r8, lsl #29
    feb4:	andeq	r0, r0, r8, lsl #9
    feb8:	andeq	r5, r3, ip, asr ip
    febc:	muleq	r6, ip, r3
    fec0:	andeq	r5, r3, r4, asr fp
    fec4:	andeq	r5, r3, ip, ror sl
    fec8:	ldr	r3, [r0, #32]
    fecc:	ldr	r3, [r3, #4]
    fed0:	cmp	r3, #1
    fed4:	beq	fef8 <__printf_chk@plt+0xb758>
    fed8:	cmp	r3, #2
    fedc:	bne	feec <__printf_chk@plt+0xb74c>
    fee0:	ldr	r0, [pc, #28]	; ff04 <__printf_chk@plt+0xb764>
    fee4:	add	r0, pc, r0
    fee8:	bx	lr
    feec:	ldr	r0, [pc, #20]	; ff08 <__printf_chk@plt+0xb768>
    fef0:	add	r0, pc, r0
    fef4:	bx	lr
    fef8:	ldr	r0, [pc, #12]	; ff0c <__printf_chk@plt+0xb76c>
    fefc:	add	r0, pc, r0
    ff00:	bx	lr
    ff04:	andeq	r5, r3, r8, asr #21
    ff08:	andeq	r5, r3, r8, lsl sl
    ff0c:	andeq	r5, r3, r8, lsr #21
    ff10:	ldr	r3, [pc, #284]	; 10034 <__printf_chk@plt+0xb894>
    ff14:	ldr	ip, [pc, #284]	; 10038 <__printf_chk@plt+0xb898>
    ff18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    ff1c:	add	r3, pc, r3
    ff20:	ldr	lr, [pc, #276]	; 1003c <__printf_chk@plt+0xb89c>
    ff24:	add	ip, pc, ip
    ff28:	add	r3, r3, #28
    ff2c:	mov	r9, r0
    ff30:	sub	sp, sp, #24
    ff34:	ldr	r8, [ip, lr]
    ff38:	add	r5, sp, #4
    ff3c:	ldm	r3, {r0, r1, r2, r3}
    ff40:	ldr	ip, [r8]
    ff44:	stm	r5, {r0, r1, r2, r3}
    ff48:	mov	r0, r9
    ff4c:	str	ip, [sp, #20]
    ff50:	bl	4308 <EC_KEY_get0_group@plt>
    ff54:	mov	r7, r0
    ff58:	bl	3edc <EC_GROUP_get_curve_name@plt>
    ff5c:	cmp	r0, #0
    ff60:	movgt	r4, r0
    ff64:	ble	ff84 <__printf_chk@plt+0xb7e4>
    ff68:	ldr	r2, [sp, #20]
    ff6c:	mov	r0, r4
    ff70:	ldr	r3, [r8]
    ff74:	cmp	r2, r3
    ff78:	bne	10030 <__printf_chk@plt+0xb890>
    ff7c:	add	sp, sp, #24
    ff80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    ff84:	bl	4014 <BN_CTX_new@plt>
    ff88:	subs	sl, r0, #0
    ff8c:	beq	10028 <__printf_chk@plt+0xb888>
    ff90:	ldr	r4, [sp, #4]
    ff94:	cmn	r4, #1
    ff98:	beq	ffe0 <__printf_chk@plt+0xb840>
    ff9c:	mov	r6, r5
    ffa0:	b	ffd0 <__printf_chk@plt+0xb830>
    ffa4:	mov	r0, r7
    ffa8:	mov	r1, r5
    ffac:	mov	r2, sl
    ffb0:	bl	3a50 <EC_GROUP_cmp@plt>
    ffb4:	cmp	r0, #0
    ffb8:	beq	fff0 <__printf_chk@plt+0xb850>
    ffbc:	mov	r0, r5
    ffc0:	bl	4224 <EC_GROUP_free@plt>
    ffc4:	ldr	r4, [r6, #4]!
    ffc8:	cmn	r4, #1
    ffcc:	beq	ffe0 <__printf_chk@plt+0xb840>
    ffd0:	mov	r0, r4
    ffd4:	bl	456c <EC_GROUP_new_by_curve_name@plt>
    ffd8:	subs	r5, r0, #0
    ffdc:	bne	ffa4 <__printf_chk@plt+0xb804>
    ffe0:	mov	r0, sl
    ffe4:	mvn	r4, #0
    ffe8:	bl	4650 <BN_CTX_free@plt>
    ffec:	b	ff68 <__printf_chk@plt+0xb7c8>
    fff0:	mov	r0, sl
    fff4:	bl	4650 <BN_CTX_free@plt>
    fff8:	mov	r0, r5
    fffc:	mov	r1, #1
   10000:	bl	426c <EC_GROUP_set_asn1_flag@plt>
   10004:	mov	r0, r9
   10008:	mov	r1, r5
   1000c:	bl	3f84 <EC_KEY_set_group@plt>
   10010:	cmp	r0, #1
   10014:	beq	ff68 <__printf_chk@plt+0xb7c8>
   10018:	mov	r0, r5
   1001c:	mvn	r4, #0
   10020:	bl	4224 <EC_GROUP_free@plt>
   10024:	b	ff68 <__printf_chk@plt+0xb7c8>
   10028:	mvn	r4, #0
   1002c:	b	ff68 <__printf_chk@plt+0xb7c8>
   10030:	bl	41b8 <__stack_chk_fail@plt>
   10034:	andeq	r5, r3, r4, ror #18
   10038:	strdeq	r6, [r6], -r0
   1003c:	andeq	r0, r0, r8, lsl #9
   10040:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10044:	subs	r6, r2, #0
   10048:	sub	sp, sp, #16
   1004c:	mov	r5, r0
   10050:	mov	r7, r1
   10054:	beq	10298 <__printf_chk@plt+0xbaf8>
   10058:	mov	r3, #0
   1005c:	mov	r0, #10
   10060:	str	r3, [r6]
   10064:	bl	ea70 <__printf_chk@plt+0xa2d0>
   10068:	subs	r4, r0, #0
   1006c:	beq	102b4 <__printf_chk@plt+0xbb14>
   10070:	cmp	r5, #4
   10074:	addls	pc, pc, r5, lsl #2
   10078:	b	10290 <__printf_chk@plt+0xbaf0>
   1007c:	b	100dc <__printf_chk@plt+0xb93c>
   10080:	b	100dc <__printf_chk@plt+0xb93c>
   10084:	b	10144 <__printf_chk@plt+0xb9a4>
   10088:	b	101a4 <__printf_chk@plt+0xba04>
   1008c:	b	10090 <__printf_chk@plt+0xb8f0>
   10090:	mov	r0, #32
   10094:	bl	4440 <malloc@plt>
   10098:	cmp	r0, #0
   1009c:	mov	r7, r0
   100a0:	str	r0, [r4, #28]
   100a4:	beq	10238 <__printf_chk@plt+0xba98>
   100a8:	mov	r0, #64	; 0x40
   100ac:	bl	4440 <malloc@plt>
   100b0:	cmp	r0, #0
   100b4:	mov	r1, r0
   100b8:	str	r0, [r4, #24]
   100bc:	beq	10238 <__printf_chk@plt+0xba98>
   100c0:	mov	r0, r7
   100c4:	bl	291c8 <__printf_chk@plt+0x24a28>
   100c8:	mov	r0, #0
   100cc:	str	r5, [r4]
   100d0:	str	r4, [r6]
   100d4:	add	sp, sp, #16
   100d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   100dc:	sub	r3, r7, #768	; 0x300
   100e0:	cmp	r3, #15616	; 0x3d00
   100e4:	bhi	10290 <__printf_chk@plt+0xbaf0>
   100e8:	mov	r9, #0
   100ec:	str	r9, [r4, #8]
   100f0:	bl	4044 <RSA_new@plt>
   100f4:	subs	sl, r0, #0
   100f8:	beq	10238 <__printf_chk@plt+0xba98>
   100fc:	bl	4740 <BN_new@plt>
   10100:	subs	r8, r0, #0
   10104:	beq	10288 <__printf_chk@plt+0xbae8>
   10108:	mov	r1, #1
   1010c:	movt	r1, #1
   10110:	bl	4200 <BN_set_word@plt>
   10114:	cmp	r0, r9
   10118:	beq	10204 <__printf_chk@plt+0xba64>
   1011c:	mov	r1, r7
   10120:	mov	r0, sl
   10124:	mov	r2, r8
   10128:	mov	r3, r9
   1012c:	bl	4584 <RSA_generate_key_ex@plt>
   10130:	cmp	r0, #0
   10134:	beq	10204 <__printf_chk@plt+0xba64>
   10138:	mov	r7, r9
   1013c:	str	sl, [r4, #8]
   10140:	b	1021c <__printf_chk@plt+0xba7c>
   10144:	cmp	r7, #1024	; 0x400
   10148:	bne	10290 <__printf_chk@plt+0xbaf0>
   1014c:	bl	46d4 <DSA_new@plt>
   10150:	subs	r8, r0, #0
   10154:	beq	10238 <__printf_chk@plt+0xba98>
   10158:	mov	ip, #0
   1015c:	mov	r1, r7
   10160:	str	ip, [r4, #12]
   10164:	mov	r2, ip
   10168:	mov	r3, ip
   1016c:	str	ip, [sp]
   10170:	str	ip, [sp, #4]
   10174:	str	ip, [sp, #8]
   10178:	bl	41d0 <DSA_generate_parameters_ex@plt>
   1017c:	cmp	r0, #0
   10180:	bne	10270 <__printf_chk@plt+0xbad0>
   10184:	mov	r0, r8
   10188:	mvn	r7, #21
   1018c:	bl	444c <DSA_free@plt>
   10190:	mov	r0, r4
   10194:	bl	e818 <__printf_chk@plt+0xa078>
   10198:	mov	r0, r7
   1019c:	add	sp, sp, #16
   101a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   101a4:	cmp	r7, #384	; 0x180
   101a8:	beq	10260 <__printf_chk@plt+0xbac0>
   101ac:	movw	r3, #521	; 0x209
   101b0:	cmp	r7, r3
   101b4:	beq	10268 <__printf_chk@plt+0xbac8>
   101b8:	cmp	r7, #256	; 0x100
   101bc:	mvnne	r3, #0
   101c0:	mvnne	r7, #9
   101c4:	strne	r3, [r4, #16]
   101c8:	bne	10190 <__printf_chk@plt+0xb9f0>
   101cc:	movw	r0, #415	; 0x19f
   101d0:	mov	r3, #0
   101d4:	str	r0, [r4, #16]
   101d8:	str	r3, [r4, #20]
   101dc:	bl	4578 <EC_KEY_new_by_curve_name@plt>
   101e0:	subs	r7, r0, #0
   101e4:	beq	10238 <__printf_chk@plt+0xba98>
   101e8:	bl	3c78 <EC_KEY_generate_key@plt>
   101ec:	cmp	r0, #1
   101f0:	beq	102a0 <__printf_chk@plt+0xbb00>
   101f4:	mov	r0, r7
   101f8:	mvn	r7, #21
   101fc:	bl	44d0 <EC_KEY_free@plt>
   10200:	b	10190 <__printf_chk@plt+0xb9f0>
   10204:	bl	429c <FIPS_mode@plt>
   10208:	cmp	r0, #0
   1020c:	mvneq	r7, #21
   10210:	bne	10240 <__printf_chk@plt+0xbaa0>
   10214:	mov	r0, sl
   10218:	bl	411c <RSA_free@plt>
   1021c:	cmp	r8, #0
   10220:	beq	1022c <__printf_chk@plt+0xba8c>
   10224:	mov	r0, r8
   10228:	bl	3d80 <BN_free@plt>
   1022c:	cmp	r7, #0
   10230:	beq	100c8 <__printf_chk@plt+0xb928>
   10234:	b	10190 <__printf_chk@plt+0xb9f0>
   10238:	mvn	r7, #1
   1023c:	b	10190 <__printf_chk@plt+0xb9f0>
   10240:	ldr	r1, [pc, #116]	; 102bc <__printf_chk@plt+0xbb1c>
   10244:	mvn	r7, #21
   10248:	ldr	r0, [pc, #112]	; 102c0 <__printf_chk@plt+0xbb20>
   1024c:	add	r1, pc, r1
   10250:	add	r0, pc, r0
   10254:	add	r1, r1, #44	; 0x2c
   10258:	bl	1eefc <__printf_chk@plt+0x1a75c>
   1025c:	b	10214 <__printf_chk@plt+0xba74>
   10260:	movw	r0, #715	; 0x2cb
   10264:	b	101d0 <__printf_chk@plt+0xba30>
   10268:	mov	r0, #716	; 0x2cc
   1026c:	b	101d0 <__printf_chk@plt+0xba30>
   10270:	mov	r0, r8
   10274:	bl	4194 <DSA_generate_key@plt>
   10278:	cmp	r0, #0
   1027c:	strne	r8, [r4, #12]
   10280:	bne	100c8 <__printf_chk@plt+0xb928>
   10284:	b	10184 <__printf_chk@plt+0xb9e4>
   10288:	mvn	r7, #1
   1028c:	b	10214 <__printf_chk@plt+0xba74>
   10290:	mvn	r7, #9
   10294:	b	10190 <__printf_chk@plt+0xb9f0>
   10298:	mvn	r0, #9
   1029c:	b	100d4 <__printf_chk@plt+0xb934>
   102a0:	mov	r1, r0
   102a4:	mov	r0, r7
   102a8:	bl	3b34 <EC_KEY_set_asn1_flag@plt>
   102ac:	str	r7, [r4, #20]
   102b0:	b	100c8 <__printf_chk@plt+0xb928>
   102b4:	mvn	r0, #1
   102b8:	b	100d4 <__printf_chk@plt+0xb934>
   102bc:	andeq	r5, r3, r4, lsr r6
   102c0:	andeq	r5, r3, r4, ror #14
   102c4:	push	{r3, r4, r5, r6, r7, lr}
   102c8:	mov	r5, r0
   102cc:	mov	r3, #0
   102d0:	str	r3, [r1]
   102d4:	ldr	r0, [r0]
   102d8:	mov	r7, r1
   102dc:	cmp	r0, #8
   102e0:	addls	pc, pc, r0, lsl #2
   102e4:	b	10510 <__printf_chk@plt+0xbd70>
   102e8:	b	10490 <__printf_chk@plt+0xbcf0>
   102ec:	b	10490 <__printf_chk@plt+0xbcf0>
   102f0:	b	10404 <__printf_chk@plt+0xbc64>
   102f4:	b	103ac <__printf_chk@plt+0xbc0c>
   102f8:	b	1030c <__printf_chk@plt+0xbb6c>
   102fc:	b	10490 <__printf_chk@plt+0xbcf0>
   10300:	b	10404 <__printf_chk@plt+0xbc64>
   10304:	b	103ac <__printf_chk@plt+0xbc0c>
   10308:	b	1030c <__printf_chk@plt+0xbb6c>
   1030c:	bl	ea70 <__printf_chk@plt+0xa2d0>
   10310:	subs	r6, r0, #0
   10314:	beq	10488 <__printf_chk@plt+0xbce8>
   10318:	ldr	r3, [r5, #28]
   1031c:	cmp	r3, #0
   10320:	beq	10368 <__printf_chk@plt+0xbbc8>
   10324:	mov	r0, #32
   10328:	bl	4440 <malloc@plt>
   1032c:	cmp	r0, #0
   10330:	str	r0, [r6, #28]
   10334:	beq	10480 <__printf_chk@plt+0xbce0>
   10338:	ldr	r4, [r5, #28]
   1033c:	mov	ip, r0
   10340:	ldr	r1, [r4, #4]
   10344:	ldr	r0, [r4]
   10348:	ldr	r2, [r4, #8]
   1034c:	ldr	r3, [r4, #12]
   10350:	stmia	ip!, {r0, r1, r2, r3}
   10354:	ldr	r0, [r4, #16]
   10358:	ldr	r1, [r4, #20]
   1035c:	ldr	r2, [r4, #24]
   10360:	ldr	r3, [r4, #28]
   10364:	stmia	ip!, {r0, r1, r2, r3}
   10368:	ldr	ip, [r5]
   1036c:	cmp	ip, #4
   10370:	beq	104d8 <__printf_chk@plt+0xbd38>
   10374:	ldr	r3, [pc, #412]	; 10518 <__printf_chk@plt+0xbd78>
   10378:	add	r3, pc, r3
   1037c:	add	r3, r3, #24
   10380:	b	1038c <__printf_chk@plt+0xbbec>
   10384:	cmp	ip, r2
   10388:	beq	104e0 <__printf_chk@plt+0xbd40>
   1038c:	ldr	r2, [r3, #8]
   10390:	mov	r4, r3
   10394:	add	r3, r3, #24
   10398:	cmn	r2, #1
   1039c:	bne	10384 <__printf_chk@plt+0xbbe4>
   103a0:	str	r6, [r7]
   103a4:	mov	r0, #0
   103a8:	pop	{r3, r4, r5, r6, r7, pc}
   103ac:	bl	ea70 <__printf_chk@plt+0xa2d0>
   103b0:	subs	r6, r0, #0
   103b4:	beq	10488 <__printf_chk@plt+0xbce8>
   103b8:	ldr	r3, [r5, #16]
   103bc:	str	r3, [r6, #16]
   103c0:	ldr	r0, [r5, #16]
   103c4:	bl	4578 <EC_KEY_new_by_curve_name@plt>
   103c8:	cmp	r0, #0
   103cc:	mov	r4, r0
   103d0:	str	r0, [r6, #20]
   103d4:	beq	10480 <__printf_chk@plt+0xbce0>
   103d8:	ldr	r0, [r5, #20]
   103dc:	bl	3d74 <EC_KEY_get0_public_key@plt>
   103e0:	mov	r1, r0
   103e4:	mov	r0, r4
   103e8:	bl	3c60 <EC_KEY_set_public_key@plt>
   103ec:	cmp	r0, #1
   103f0:	beq	10368 <__printf_chk@plt+0xbbc8>
   103f4:	mov	r0, r6
   103f8:	bl	e818 <__printf_chk@plt+0xa078>
   103fc:	mvn	r0, #21
   10400:	pop	{r3, r4, r5, r6, r7, pc}
   10404:	bl	ea70 <__printf_chk@plt+0xa2d0>
   10408:	subs	r6, r0, #0
   1040c:	beq	10488 <__printf_chk@plt+0xbce8>
   10410:	ldr	r2, [r6, #12]
   10414:	ldr	r3, [r5, #12]
   10418:	ldr	r0, [r2, #12]
   1041c:	ldr	r1, [r3, #12]
   10420:	bl	46b0 <BN_copy@plt>
   10424:	cmp	r0, #0
   10428:	beq	10480 <__printf_chk@plt+0xbce0>
   1042c:	ldr	r2, [r6, #12]
   10430:	ldr	r3, [r5, #12]
   10434:	ldr	r0, [r2, #16]
   10438:	ldr	r1, [r3, #16]
   1043c:	bl	46b0 <BN_copy@plt>
   10440:	cmp	r0, #0
   10444:	beq	10480 <__printf_chk@plt+0xbce0>
   10448:	ldr	r2, [r6, #12]
   1044c:	ldr	r3, [r5, #12]
   10450:	ldr	r0, [r2, #20]
   10454:	ldr	r1, [r3, #20]
   10458:	bl	46b0 <BN_copy@plt>
   1045c:	cmp	r0, #0
   10460:	beq	10480 <__printf_chk@plt+0xbce0>
   10464:	ldr	r2, [r6, #12]
   10468:	ldr	r3, [r5, #12]
   1046c:	ldr	r0, [r2, #24]
   10470:	ldr	r1, [r3, #24]
   10474:	bl	46b0 <BN_copy@plt>
   10478:	cmp	r0, #0
   1047c:	bne	10368 <__printf_chk@plt+0xbbc8>
   10480:	mov	r0, r6
   10484:	bl	e818 <__printf_chk@plt+0xa078>
   10488:	mvn	r0, #1
   1048c:	pop	{r3, r4, r5, r6, r7, pc}
   10490:	bl	ea70 <__printf_chk@plt+0xa2d0>
   10494:	subs	r6, r0, #0
   10498:	beq	10488 <__printf_chk@plt+0xbce8>
   1049c:	ldr	r2, [r6, #8]
   104a0:	ldr	r3, [r5, #8]
   104a4:	ldr	r0, [r2, #16]
   104a8:	ldr	r1, [r3, #16]
   104ac:	bl	46b0 <BN_copy@plt>
   104b0:	cmp	r0, #0
   104b4:	beq	10480 <__printf_chk@plt+0xbce0>
   104b8:	ldr	r2, [r6, #8]
   104bc:	ldr	r3, [r5, #8]
   104c0:	ldr	r0, [r2, #20]
   104c4:	ldr	r1, [r3, #20]
   104c8:	bl	46b0 <BN_copy@plt>
   104cc:	cmp	r0, #0
   104d0:	bne	10368 <__printf_chk@plt+0xbbc8>
   104d4:	b	10480 <__printf_chk@plt+0xbce0>
   104d8:	ldr	r4, [pc, #60]	; 1051c <__printf_chk@plt+0xbd7c>
   104dc:	add	r4, pc, r4
   104e0:	ldr	r3, [r4, #16]
   104e4:	cmp	r3, #0
   104e8:	beq	103a0 <__printf_chk@plt+0xbc00>
   104ec:	mov	r0, r5
   104f0:	mov	r1, r6
   104f4:	bl	10520 <__printf_chk@plt+0xbd80>
   104f8:	subs	r4, r0, #0
   104fc:	beq	103a0 <__printf_chk@plt+0xbc00>
   10500:	mov	r0, r6
   10504:	bl	e818 <__printf_chk@plt+0xa078>
   10508:	mov	r0, r4
   1050c:	pop	{r3, r4, r5, r6, r7, pc}
   10510:	mvn	r0, #13
   10514:	pop	{r3, r4, r5, r6, r7, pc}
   10518:	andeq	r5, r6, ip, lsl lr
   1051c:			; <UNDEFINED> instruction: 0x00065cb8
   10520:	push	{r3, r4, r5, r6, r7, lr}
   10524:	mov	r4, r0
   10528:	ldr	r0, [r1, #32]
   1052c:	mov	r6, r1
   10530:	cmp	r0, #0
   10534:	beq	10544 <__printf_chk@plt+0xbda4>
   10538:	bl	e980 <__printf_chk@plt+0xa1e0>
   1053c:	mov	r3, #0
   10540:	str	r3, [r6, #32]
   10544:	ldr	r5, [r4, #32]
   10548:	cmp	r5, #0
   1054c:	beq	10688 <__printf_chk@plt+0xbee8>
   10550:	bl	ea00 <__printf_chk@plt+0xa260>
   10554:	cmp	r0, #0
   10558:	mov	r4, r0
   1055c:	str	r0, [r6, #32]
   10560:	beq	10680 <__printf_chk@plt+0xbee0>
   10564:	ldr	r0, [r0]
   10568:	ldr	r1, [r5]
   1056c:	bl	15284 <__printf_chk@plt+0x10ae4>
   10570:	cmp	r0, #0
   10574:	popne	{r3, r4, r5, r6, r7, pc}
   10578:	ldr	r0, [r4, #48]	; 0x30
   1057c:	ldr	r1, [r5, #48]	; 0x30
   10580:	bl	15284 <__printf_chk@plt+0x10ae4>
   10584:	cmp	r0, #0
   10588:	popne	{r3, r4, r5, r6, r7, pc}
   1058c:	ldr	r0, [r4, #52]	; 0x34
   10590:	ldr	r1, [r5, #52]	; 0x34
   10594:	bl	15284 <__printf_chk@plt+0x10ae4>
   10598:	cmp	r0, #0
   1059c:	popne	{r3, r4, r5, r6, r7, pc}
   105a0:	ldrd	r2, [r5, #8]
   105a4:	strd	r2, [r4, #8]
   105a8:	ldr	r3, [r5, #4]
   105ac:	str	r3, [r4, #4]
   105b0:	ldr	r0, [r5, #16]
   105b4:	cmp	r0, #0
   105b8:	streq	r0, [r4, #16]
   105bc:	beq	105d0 <__printf_chk@plt+0xbe30>
   105c0:	bl	3f18 <__strdup@plt>
   105c4:	cmp	r0, #0
   105c8:	str	r0, [r4, #16]
   105cc:	beq	10680 <__printf_chk@plt+0xbee0>
   105d0:	ldrd	r2, [r5, #32]
   105d4:	strd	r2, [r4, #32]
   105d8:	ldrd	r2, [r5, #40]	; 0x28
   105dc:	strd	r2, [r4, #40]	; 0x28
   105e0:	ldr	r0, [r5, #56]	; 0x38
   105e4:	cmp	r0, #0
   105e8:	streq	r0, [r4, #56]	; 0x38
   105ec:	beq	10600 <__printf_chk@plt+0xbe60>
   105f0:	add	r1, r4, #56	; 0x38
   105f4:	bl	102c4 <__printf_chk@plt+0xbb24>
   105f8:	cmp	r0, #0
   105fc:	popne	{r3, r4, r5, r6, r7, pc}
   10600:	ldr	r0, [r5, #20]
   10604:	cmp	r0, #256	; 0x100
   10608:	bhi	10688 <__printf_chk@plt+0xbee8>
   1060c:	cmp	r0, #0
   10610:	bne	10620 <__printf_chk@plt+0xbe80>
   10614:	str	r0, [r4, #20]
   10618:	mov	r0, #0
   1061c:	pop	{r3, r4, r5, r6, r7, pc}
   10620:	mov	r1, #4
   10624:	bl	4380 <calloc@plt>
   10628:	cmp	r0, #0
   1062c:	str	r0, [r4, #24]
   10630:	beq	10680 <__printf_chk@plt+0xbee0>
   10634:	ldr	r3, [r5, #20]
   10638:	cmp	r3, #0
   1063c:	beq	10690 <__printf_chk@plt+0xbef0>
   10640:	mov	r7, r0
   10644:	mov	r6, #0
   10648:	b	1065c <__printf_chk@plt+0xbebc>
   1064c:	ldr	r3, [r5, #20]
   10650:	add	r6, r6, #1
   10654:	cmp	r3, r6
   10658:	bls	10690 <__printf_chk@plt+0xbef0>
   1065c:	ldr	r3, [r5, #24]
   10660:	ldr	r0, [r3, r6, lsl #2]
   10664:	bl	3f18 <__strdup@plt>
   10668:	str	r0, [r7, r6, lsl #2]
   1066c:	ldr	r7, [r4, #24]
   10670:	ldr	r3, [r7, r6, lsl #2]
   10674:	cmp	r3, #0
   10678:	bne	1064c <__printf_chk@plt+0xbeac>
   1067c:	str	r6, [r4, #20]
   10680:	mvn	r0, #1
   10684:	pop	{r3, r4, r5, r6, r7, pc}
   10688:	mvn	r0, #9
   1068c:	pop	{r3, r4, r5, r6, r7, pc}
   10690:	mov	r0, r3
   10694:	b	10614 <__printf_chk@plt+0xbe74>
   10698:	cmp	r1, #0
   1069c:	push	{r4, r5, r6}
   106a0:	movne	ip, #0
   106a4:	ldr	r4, [sp, #12]
   106a8:	strne	ip, [r1]
   106ac:	cmp	r2, #0
   106b0:	ldr	r6, [sp, #16]
   106b4:	movne	ip, #0
   106b8:	strne	ip, [r2]
   106bc:	cmp	r4, #1048576	; 0x100000
   106c0:	ldr	r5, [sp, #20]
   106c4:	bhi	1073c <__printf_chk@plt+0xbf9c>
   106c8:	ldr	ip, [r0]
   106cc:	sub	ip, ip, #1
   106d0:	cmp	ip, #7
   106d4:	addls	pc, pc, ip, lsl #2
   106d8:	b	10748 <__printf_chk@plt+0xbfa8>
   106dc:	b	1070c <__printf_chk@plt+0xbf6c>
   106e0:	b	1071c <__printf_chk@plt+0xbf7c>
   106e4:	b	1072c <__printf_chk@plt+0xbf8c>
   106e8:	b	106fc <__printf_chk@plt+0xbf5c>
   106ec:	b	1070c <__printf_chk@plt+0xbf6c>
   106f0:	b	1071c <__printf_chk@plt+0xbf7c>
   106f4:	b	1072c <__printf_chk@plt+0xbf8c>
   106f8:	b	106fc <__printf_chk@plt+0xbf5c>
   106fc:	str	r4, [sp, #12]
   10700:	str	r5, [sp, #16]
   10704:	pop	{r4, r5, r6}
   10708:	b	28668 <__printf_chk@plt+0x23ec8>
   1070c:	str	r4, [sp, #12]
   10710:	str	r6, [sp, #16]
   10714:	pop	{r4, r5, r6}
   10718:	b	25f80 <__printf_chk@plt+0x217e0>
   1071c:	str	r4, [sp, #12]
   10720:	str	r5, [sp, #16]
   10724:	pop	{r4, r5, r6}
   10728:	b	254f4 <__printf_chk@plt+0x20d54>
   1072c:	str	r4, [sp, #12]
   10730:	str	r5, [sp, #16]
   10734:	pop	{r4, r5, r6}
   10738:	b	25a64 <__printf_chk@plt+0x212c4>
   1073c:	mvn	r0, #9
   10740:	pop	{r4, r5, r6}
   10744:	bx	lr
   10748:	mvn	r0, #13
   1074c:	b	10740 <__printf_chk@plt+0xbfa0>
   10750:	push	{r4, r5}
   10754:	ldr	r4, [sp, #8]
   10758:	ldr	r5, [sp, #12]
   1075c:	cmp	r4, #1048576	; 0x100000
   10760:	movls	ip, #0
   10764:	movhi	ip, #1
   10768:	cmp	r2, #0
   1076c:	orreq	ip, ip, #1
   10770:	cmp	ip, #0
   10774:	bne	107e8 <__printf_chk@plt+0xc048>
   10778:	ldr	ip, [r0]
   1077c:	sub	ip, ip, #1
   10780:	cmp	ip, #7
   10784:	addls	pc, pc, ip, lsl #2
   10788:	b	107f4 <__printf_chk@plt+0xc054>
   1078c:	b	107bc <__printf_chk@plt+0xc01c>
   10790:	b	107c8 <__printf_chk@plt+0xc028>
   10794:	b	107d8 <__printf_chk@plt+0xc038>
   10798:	b	107ac <__printf_chk@plt+0xc00c>
   1079c:	b	107bc <__printf_chk@plt+0xc01c>
   107a0:	b	107c8 <__printf_chk@plt+0xc028>
   107a4:	b	107d8 <__printf_chk@plt+0xc038>
   107a8:	b	107ac <__printf_chk@plt+0xc00c>
   107ac:	str	r4, [sp, #8]
   107b0:	str	r5, [sp, #12]
   107b4:	pop	{r4, r5}
   107b8:	b	28840 <__printf_chk@plt+0x240a0>
   107bc:	str	r4, [sp, #8]
   107c0:	pop	{r4, r5}
   107c4:	b	26280 <__printf_chk@plt+0x21ae0>
   107c8:	str	r4, [sp, #8]
   107cc:	str	r5, [sp, #12]
   107d0:	pop	{r4, r5}
   107d4:	b	257ac <__printf_chk@plt+0x2100c>
   107d8:	str	r4, [sp, #8]
   107dc:	str	r5, [sp, #12]
   107e0:	pop	{r4, r5}
   107e4:	b	25ca4 <__printf_chk@plt+0x21504>
   107e8:	mvn	r0, #9
   107ec:	pop	{r4, r5}
   107f0:	bx	lr
   107f4:	mvn	r0, #13
   107f8:	b	107ec <__printf_chk@plt+0xc04c>
   107fc:	push	{r3, r4, r5, r6, r7, lr}
   10800:	mov	r7, r1
   10804:	mov	r6, r0
   10808:	mov	r5, #0
   1080c:	mov	r0, #1
   10810:	str	r5, [r1]
   10814:	mov	r1, #36	; 0x24
   10818:	bl	4380 <calloc@plt>
   1081c:	subs	r4, r0, #0
   10820:	beq	10a48 <__printf_chk@plt+0xc2a8>
   10824:	ldr	r3, [r6]
   10828:	str	r3, [r4]
   1082c:	ldr	r2, [r6, #4]
   10830:	str	r2, [r4, #4]
   10834:	ldr	r0, [r6, #16]
   10838:	str	r5, [r4, #12]
   1083c:	str	r5, [r4, #20]
   10840:	str	r0, [r4, #16]
   10844:	str	r5, [r4, #8]
   10848:	str	r5, [r4, #28]
   1084c:	str	r5, [r4, #24]
   10850:	cmp	r3, #8
   10854:	addls	pc, pc, r3, lsl #2
   10858:	b	10a50 <__printf_chk@plt+0xc2b0>
   1085c:	b	10904 <__printf_chk@plt+0xc164>
   10860:	b	10904 <__printf_chk@plt+0xc164>
   10864:	b	10968 <__printf_chk@plt+0xc1c8>
   10868:	b	10a04 <__printf_chk@plt+0xc264>
   1086c:	b	10894 <__printf_chk@plt+0xc0f4>
   10870:	b	108f0 <__printf_chk@plt+0xc150>
   10874:	b	10954 <__printf_chk@plt+0xc1b4>
   10878:	b	109ec <__printf_chk@plt+0xc24c>
   1087c:	b	10880 <__printf_chk@plt+0xc0e0>
   10880:	mov	r0, r6
   10884:	mov	r1, r4
   10888:	bl	10520 <__printf_chk@plt+0xbd80>
   1088c:	subs	r5, r0, #0
   10890:	bne	10a38 <__printf_chk@plt+0xc298>
   10894:	ldr	r3, [r6, #28]
   10898:	cmp	r3, #0
   1089c:	beq	108e4 <__printf_chk@plt+0xc144>
   108a0:	mov	r0, #32
   108a4:	bl	4440 <malloc@plt>
   108a8:	cmp	r0, #0
   108ac:	str	r0, [r4, #28]
   108b0:	beq	1094c <__printf_chk@plt+0xc1ac>
   108b4:	ldr	r5, [r6, #28]
   108b8:	mov	ip, r0
   108bc:	ldr	r1, [r5, #4]
   108c0:	ldr	r0, [r5]
   108c4:	ldr	r2, [r5, #8]
   108c8:	ldr	r3, [r5, #12]
   108cc:	stmia	ip!, {r0, r1, r2, r3}
   108d0:	ldr	r0, [r5, #16]
   108d4:	ldr	r1, [r5, #20]
   108d8:	ldr	r2, [r5, #24]
   108dc:	ldr	r3, [r5, #28]
   108e0:	stmia	ip!, {r0, r1, r2, r3}
   108e4:	mov	r0, #0
   108e8:	str	r4, [r7]
   108ec:	pop	{r3, r4, r5, r6, r7, pc}
   108f0:	mov	r0, r6
   108f4:	mov	r1, r4
   108f8:	bl	10520 <__printf_chk@plt+0xbd80>
   108fc:	subs	r5, r0, #0
   10900:	bne	10a38 <__printf_chk@plt+0xc298>
   10904:	bl	4044 <RSA_new@plt>
   10908:	cmp	r0, #0
   1090c:	mov	r5, r0
   10910:	str	r0, [r4, #8]
   10914:	beq	1094c <__printf_chk@plt+0xc1ac>
   10918:	ldr	r3, [r6, #8]
   1091c:	ldr	r0, [r3, #20]
   10920:	bl	3c3c <BN_dup@plt>
   10924:	cmp	r0, #0
   10928:	str	r0, [r5, #20]
   1092c:	beq	1094c <__printf_chk@plt+0xc1ac>
   10930:	ldr	r3, [r6, #8]
   10934:	ldr	r5, [r4, #8]
   10938:	ldr	r0, [r3, #16]
   1093c:	bl	3c3c <BN_dup@plt>
   10940:	cmp	r0, #0
   10944:	str	r0, [r5, #16]
   10948:	bne	108e4 <__printf_chk@plt+0xc144>
   1094c:	mvn	r5, #1
   10950:	b	10a38 <__printf_chk@plt+0xc298>
   10954:	mov	r0, r6
   10958:	mov	r1, r4
   1095c:	bl	10520 <__printf_chk@plt+0xbd80>
   10960:	subs	r5, r0, #0
   10964:	bne	10a38 <__printf_chk@plt+0xc298>
   10968:	bl	46d4 <DSA_new@plt>
   1096c:	cmp	r0, #0
   10970:	mov	r5, r0
   10974:	str	r0, [r4, #12]
   10978:	beq	1094c <__printf_chk@plt+0xc1ac>
   1097c:	ldr	r3, [r6, #12]
   10980:	ldr	r0, [r3, #12]
   10984:	bl	3c3c <BN_dup@plt>
   10988:	cmp	r0, #0
   1098c:	str	r0, [r5, #12]
   10990:	beq	1094c <__printf_chk@plt+0xc1ac>
   10994:	ldr	r3, [r6, #12]
   10998:	ldr	r5, [r4, #12]
   1099c:	ldr	r0, [r3, #16]
   109a0:	bl	3c3c <BN_dup@plt>
   109a4:	cmp	r0, #0
   109a8:	str	r0, [r5, #16]
   109ac:	beq	1094c <__printf_chk@plt+0xc1ac>
   109b0:	ldr	r3, [r6, #12]
   109b4:	ldr	r5, [r4, #12]
   109b8:	ldr	r0, [r3, #20]
   109bc:	bl	3c3c <BN_dup@plt>
   109c0:	cmp	r0, #0
   109c4:	str	r0, [r5, #20]
   109c8:	beq	1094c <__printf_chk@plt+0xc1ac>
   109cc:	ldr	r3, [r6, #12]
   109d0:	ldr	r5, [r4, #12]
   109d4:	ldr	r0, [r3, #24]
   109d8:	bl	3c3c <BN_dup@plt>
   109dc:	cmp	r0, #0
   109e0:	str	r0, [r5, #24]
   109e4:	bne	108e4 <__printf_chk@plt+0xc144>
   109e8:	b	1094c <__printf_chk@plt+0xc1ac>
   109ec:	mov	r0, r6
   109f0:	mov	r1, r4
   109f4:	bl	10520 <__printf_chk@plt+0xbd80>
   109f8:	subs	r5, r0, #0
   109fc:	bne	10a38 <__printf_chk@plt+0xc298>
   10a00:	ldr	r0, [r4, #16]
   10a04:	bl	4578 <EC_KEY_new_by_curve_name@plt>
   10a08:	cmp	r0, #0
   10a0c:	mov	r5, r0
   10a10:	str	r0, [r4, #20]
   10a14:	beq	1094c <__printf_chk@plt+0xc1ac>
   10a18:	ldr	r0, [r6, #20]
   10a1c:	bl	3d74 <EC_KEY_get0_public_key@plt>
   10a20:	mov	r1, r0
   10a24:	mov	r0, r5
   10a28:	bl	3c60 <EC_KEY_set_public_key@plt>
   10a2c:	cmp	r0, #1
   10a30:	mvnne	r5, #21
   10a34:	beq	108e4 <__printf_chk@plt+0xc144>
   10a38:	mov	r0, r4
   10a3c:	bl	e818 <__printf_chk@plt+0xa078>
   10a40:	mov	r0, r5
   10a44:	pop	{r3, r4, r5, r6, r7, pc}
   10a48:	mvn	r0, #1
   10a4c:	pop	{r3, r4, r5, r6, r7, pc}
   10a50:	mvn	r5, #13
   10a54:	b	10a38 <__printf_chk@plt+0xc298>
   10a58:	push	{r3, r4, r5, lr}
   10a5c:	mov	r4, r0
   10a60:	ldr	r3, [r0]
   10a64:	sub	r3, r3, #1
   10a68:	cmp	r3, #3
   10a6c:	addls	pc, pc, r3, lsl #2
   10a70:	b	10ac4 <__printf_chk@plt+0xc324>
   10a74:	b	10aa4 <__printf_chk@plt+0xc304>
   10a78:	b	10a84 <__printf_chk@plt+0xc2e4>
   10a7c:	b	10ab4 <__printf_chk@plt+0xc314>
   10a80:	b	10aac <__printf_chk@plt+0xc30c>
   10a84:	mov	r5, #6
   10a88:	bl	ea00 <__printf_chk@plt+0xa260>
   10a8c:	cmp	r0, #0
   10a90:	str	r0, [r4, #32]
   10a94:	beq	10abc <__printf_chk@plt+0xc31c>
   10a98:	str	r5, [r4]
   10a9c:	mov	r0, #0
   10aa0:	pop	{r3, r4, r5, pc}
   10aa4:	mov	r5, #5
   10aa8:	b	10a88 <__printf_chk@plt+0xc2e8>
   10aac:	mov	r5, #8
   10ab0:	b	10a88 <__printf_chk@plt+0xc2e8>
   10ab4:	mov	r5, #7
   10ab8:	b	10a88 <__printf_chk@plt+0xc2e8>
   10abc:	mvn	r0, #1
   10ac0:	pop	{r3, r4, r5, pc}
   10ac4:	mvn	r0, #9
   10ac8:	pop	{r3, r4, r5, pc}
   10acc:	push	{r4, lr}
   10ad0:	mov	r4, r0
   10ad4:	ldr	r1, [r0]
   10ad8:	ldr	r3, [pc, #164]	; 10b84 <__printf_chk@plt+0xc3e4>
   10adc:	cmp	r1, #4
   10ae0:	add	r3, pc, r3
   10ae4:	add	r3, r3, #24
   10ae8:	bne	10af8 <__printf_chk@plt+0xc358>
   10aec:	b	10b14 <__printf_chk@plt+0xc374>
   10af0:	cmp	r1, r2
   10af4:	beq	10b1c <__printf_chk@plt+0xc37c>
   10af8:	ldr	r2, [r3, #8]
   10afc:	mov	ip, r3
   10b00:	add	r3, r3, #24
   10b04:	cmn	r2, #1
   10b08:	bne	10af0 <__printf_chk@plt+0xc350>
   10b0c:	mvn	r0, #13
   10b10:	pop	{r4, pc}
   10b14:	ldr	ip, [pc, #108]	; 10b88 <__printf_chk@plt+0xc3e8>
   10b18:	add	ip, pc, ip
   10b1c:	ldr	r3, [ip, #16]
   10b20:	cmp	r3, #0
   10b24:	beq	10b0c <__printf_chk@plt+0xc36c>
   10b28:	ldr	r0, [r4, #32]
   10b2c:	bl	e980 <__printf_chk@plt+0xa1e0>
   10b30:	ldr	r3, [r4]
   10b34:	mov	r2, #0
   10b38:	str	r2, [r4, #32]
   10b3c:	sub	r2, r3, #5
   10b40:	cmp	r2, #3
   10b44:	addls	pc, pc, r2, lsl #2
   10b48:	b	10b60 <__printf_chk@plt+0xc3c0>
   10b4c:	b	10b7c <__printf_chk@plt+0xc3dc>
   10b50:	b	10b5c <__printf_chk@plt+0xc3bc>
   10b54:	b	10b74 <__printf_chk@plt+0xc3d4>
   10b58:	b	10b6c <__printf_chk@plt+0xc3cc>
   10b5c:	mov	r3, #2
   10b60:	str	r3, [r4]
   10b64:	mov	r0, #0
   10b68:	pop	{r4, pc}
   10b6c:	mov	r3, #4
   10b70:	b	10b60 <__printf_chk@plt+0xc3c0>
   10b74:	mov	r3, #3
   10b78:	b	10b60 <__printf_chk@plt+0xc3c0>
   10b7c:	mov	r3, #1
   10b80:	b	10b60 <__printf_chk@plt+0xc3c0>
   10b84:			; <UNDEFINED> instruction: 0x000656b4
   10b88:	andeq	r5, r6, ip, ror r6
   10b8c:	ldr	r3, [pc, #1232]	; 11064 <__printf_chk@plt+0xc8c4>
   10b90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10b94:	add	r3, pc, r3
   10b98:	subs	r7, r0, #0
   10b9c:	ldr	r0, [pc, #1220]	; 11068 <__printf_chk@plt+0xc8c8>
   10ba0:	mov	r6, r2
   10ba4:	mov	r2, r3
   10ba8:	sub	sp, sp, #76	; 0x4c
   10bac:	mov	r3, #0
   10bb0:	ldr	r5, [r2, r0]
   10bb4:	mov	r4, r1
   10bb8:	str	r3, [sp, #20]
   10bbc:	str	r3, [sp, #24]
   10bc0:	ldr	r3, [r5]
   10bc4:	str	r3, [sp, #68]	; 0x44
   10bc8:	beq	1102c <__printf_chk@plt+0xc88c>
   10bcc:	ldr	r3, [r7, #32]
   10bd0:	cmp	r3, #0
   10bd4:	beq	1102c <__printf_chk@plt+0xc88c>
   10bd8:	ldr	r3, [r3]
   10bdc:	cmp	r3, #0
   10be0:	beq	1102c <__printf_chk@plt+0xc88c>
   10be4:	cmp	r1, #0
   10be8:	beq	1102c <__printf_chk@plt+0xc88c>
   10bec:	ldr	r2, [r7]
   10bf0:	ldr	r3, [pc, #1140]	; 1106c <__printf_chk@plt+0xc8cc>
   10bf4:	cmp	r2, #4
   10bf8:	add	r3, pc, r3
   10bfc:	add	r3, r3, #24
   10c00:	bne	10c14 <__printf_chk@plt+0xc474>
   10c04:	b	10c40 <__printf_chk@plt+0xc4a0>
   10c08:	cmp	r2, ip
   10c0c:	add	r3, r3, #24
   10c10:	beq	10c48 <__printf_chk@plt+0xc4a8>
   10c14:	ldr	ip, [r3, #8]
   10c18:	mov	r1, r3
   10c1c:	cmn	ip, #1
   10c20:	bne	10c08 <__printf_chk@plt+0xc468>
   10c24:	mvn	r0, #13
   10c28:	ldr	r2, [sp, #68]	; 0x44
   10c2c:	ldr	r3, [r5]
   10c30:	cmp	r2, r3
   10c34:	bne	11058 <__printf_chk@plt+0xc8b8>
   10c38:	add	sp, sp, #76	; 0x4c
   10c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c40:	ldr	r1, [pc, #1064]	; 11070 <__printf_chk@plt+0xc8d0>
   10c44:	add	r1, pc, r1
   10c48:	ldr	r3, [r1, #16]
   10c4c:	cmp	r3, #0
   10c50:	beq	10c24 <__printf_chk@plt+0xc484>
   10c54:	ldr	r3, [r4]
   10c58:	sub	r3, r3, #1
   10c5c:	cmp	r3, #3
   10c60:	bls	10c6c <__printf_chk@plt+0xc4cc>
   10c64:	mvn	r0, #18
   10c68:	b	10c28 <__printf_chk@plt+0xc488>
   10c6c:	mov	r0, r4
   10c70:	add	r1, sp, #20
   10c74:	add	r2, sp, #28
   10c78:	mov	r3, #0
   10c7c:	bl	db14 <__printf_chk@plt+0x9374>
   10c80:	cmp	r0, #0
   10c84:	bne	10c64 <__printf_chk@plt+0xc4c4>
   10c88:	ldr	r3, [r7, #32]
   10c8c:	ldr	r8, [r3]
   10c90:	mov	r0, r8
   10c94:	bl	cd24 <__printf_chk@plt+0x8584>
   10c98:	ldr	r3, [pc, #980]	; 11074 <__printf_chk@plt+0xc8d4>
   10c9c:	ldr	lr, [r7]
   10ca0:	mov	ip, #4
   10ca4:	ldr	r1, [r7, #16]
   10ca8:	add	r3, pc, r3
   10cac:	b	10cc0 <__printf_chk@plt+0xc520>
   10cb0:	add	r3, r3, #24
   10cb4:	ldr	ip, [r3, #8]
   10cb8:	cmn	ip, #1
   10cbc:	beq	10d1c <__printf_chk@plt+0xc57c>
   10cc0:	cmp	lr, ip
   10cc4:	bne	10cb0 <__printf_chk@plt+0xc510>
   10cc8:	ldr	r2, [r3, #12]
   10ccc:	cmp	r2, #0
   10cd0:	beq	10cdc <__printf_chk@plt+0xc53c>
   10cd4:	cmp	r1, r2
   10cd8:	bne	10cb0 <__printf_chk@plt+0xc510>
   10cdc:	ldr	r1, [r3]
   10ce0:	mov	r0, r8
   10ce4:	bl	156dc <__printf_chk@plt+0x10f3c>
   10ce8:	subs	r9, r0, #0
   10cec:	beq	10d34 <__printf_chk@plt+0xc594>
   10cf0:	mov	sl, #0
   10cf4:	mov	r0, r8
   10cf8:	bl	cd24 <__printf_chk@plt+0x8584>
   10cfc:	ldr	r0, [sp, #24]
   10d00:	bl	3bdc <free@plt>
   10d04:	ldr	r0, [sp, #20]
   10d08:	bl	3bdc <free@plt>
   10d0c:	mov	r0, sl
   10d10:	bl	c9c0 <__printf_chk@plt+0x8220>
   10d14:	mov	r0, r9
   10d18:	b	10c28 <__printf_chk@plt+0xc488>
   10d1c:	ldr	r1, [pc, #852]	; 11078 <__printf_chk@plt+0xc8d8>
   10d20:	mov	r0, r8
   10d24:	add	r1, pc, r1
   10d28:	bl	156dc <__printf_chk@plt+0x10f3c>
   10d2c:	subs	r9, r0, #0
   10d30:	bne	10cf0 <__printf_chk@plt+0xc550>
   10d34:	add	r9, sp, #36	; 0x24
   10d38:	mov	r1, #32
   10d3c:	mov	r0, r9
   10d40:	bl	3ccd0 <__printf_chk@plt+0x38530>
   10d44:	mov	r1, r9
   10d48:	mov	r0, r8
   10d4c:	mov	r2, #32
   10d50:	bl	15618 <__printf_chk@plt+0x10e78>
   10d54:	subs	r9, r0, #0
   10d58:	bne	10cf0 <__printf_chk@plt+0xc550>
   10d5c:	ldr	r3, [r7]
   10d60:	sub	r3, r3, #5
   10d64:	cmp	r3, #3
   10d68:	addls	pc, pc, r3, lsl #2
   10d6c:	b	1104c <__printf_chk@plt+0xc8ac>
   10d70:	b	10ff8 <__printf_chk@plt+0xc858>
   10d74:	b	10f94 <__printf_chk@plt+0xc7f4>
   10d78:	b	10f28 <__printf_chk@plt+0xc788>
   10d7c:	b	10d80 <__printf_chk@plt+0xc5e0>
   10d80:	mov	r0, r8
   10d84:	ldr	r1, [r7, #28]
   10d88:	mov	r2, #32
   10d8c:	bl	15618 <__printf_chk@plt+0x10e78>
   10d90:	subs	r9, r0, #0
   10d94:	bne	10cf0 <__printf_chk@plt+0xc550>
   10d98:	ldr	r3, [r7, #32]
   10d9c:	mov	r0, r8
   10da0:	ldrd	r2, [r3, #8]
   10da4:	bl	15400 <__printf_chk@plt+0x10c60>
   10da8:	subs	r9, r0, #0
   10dac:	bne	10cf0 <__printf_chk@plt+0xc550>
   10db0:	ldr	r3, [r7, #32]
   10db4:	mov	r0, r8
   10db8:	ldr	r1, [r3, #4]
   10dbc:	bl	154b4 <__printf_chk@plt+0x10d14>
   10dc0:	subs	r9, r0, #0
   10dc4:	bne	10cf0 <__printf_chk@plt+0xc550>
   10dc8:	ldr	r3, [r7, #32]
   10dcc:	mov	r0, r8
   10dd0:	ldr	r1, [r3, #16]
   10dd4:	bl	156dc <__printf_chk@plt+0x10f3c>
   10dd8:	subs	r9, r0, #0
   10ddc:	bne	10cf0 <__printf_chk@plt+0xc550>
   10de0:	bl	c728 <__printf_chk@plt+0x7f88>
   10de4:	subs	sl, r0, #0
   10de8:	beq	1105c <__printf_chk@plt+0xc8bc>
   10dec:	ldr	r3, [r7, #32]
   10df0:	ldr	r2, [r3, #20]
   10df4:	cmp	r2, #0
   10df8:	movne	fp, r9
   10dfc:	beq	10e2c <__printf_chk@plt+0xc68c>
   10e00:	ldr	r3, [r3, #24]
   10e04:	mov	r0, sl
   10e08:	ldr	r1, [r3, fp, lsl #2]
   10e0c:	bl	156dc <__printf_chk@plt+0x10f3c>
   10e10:	subs	r9, r0, #0
   10e14:	bne	10cf4 <__printf_chk@plt+0xc554>
   10e18:	ldr	r3, [r7, #32]
   10e1c:	add	fp, fp, #1
   10e20:	ldr	r2, [r3, #20]
   10e24:	cmp	r2, fp
   10e28:	bhi	10e00 <__printf_chk@plt+0xc660>
   10e2c:	mov	r0, r8
   10e30:	mov	r1, sl
   10e34:	bl	1571c <__printf_chk@plt+0x10f7c>
   10e38:	subs	r9, r0, #0
   10e3c:	bne	10cf4 <__printf_chk@plt+0xc554>
   10e40:	ldr	r3, [r7, #32]
   10e44:	mov	r0, r8
   10e48:	ldrd	r2, [r3, #32]
   10e4c:	bl	15400 <__printf_chk@plt+0x10c60>
   10e50:	subs	r9, r0, #0
   10e54:	bne	10cf4 <__printf_chk@plt+0xc554>
   10e58:	ldr	r3, [r7, #32]
   10e5c:	mov	r0, r8
   10e60:	ldrd	r2, [r3, #40]	; 0x28
   10e64:	bl	15400 <__printf_chk@plt+0x10c60>
   10e68:	subs	r9, r0, #0
   10e6c:	bne	10cf4 <__printf_chk@plt+0xc554>
   10e70:	ldr	r3, [r7, #32]
   10e74:	mov	r0, r8
   10e78:	ldr	r1, [r3, #48]	; 0x30
   10e7c:	bl	1571c <__printf_chk@plt+0x10f7c>
   10e80:	subs	r9, r0, #0
   10e84:	bne	10cf4 <__printf_chk@plt+0xc554>
   10e88:	ldr	r3, [r7, #32]
   10e8c:	mov	r0, r8
   10e90:	ldr	r1, [r3, #52]	; 0x34
   10e94:	bl	1571c <__printf_chk@plt+0x10f7c>
   10e98:	subs	r9, r0, #0
   10e9c:	bne	10cf4 <__printf_chk@plt+0xc554>
   10ea0:	mov	r1, r9
   10ea4:	mov	r2, r9
   10ea8:	mov	r0, r8
   10eac:	bl	15618 <__printf_chk@plt+0x10e78>
   10eb0:	subs	r9, r0, #0
   10eb4:	bne	10cf4 <__printf_chk@plt+0xc554>
   10eb8:	mov	r0, r8
   10ebc:	ldr	r1, [sp, #20]
   10ec0:	ldr	r2, [sp, #28]
   10ec4:	bl	15618 <__printf_chk@plt+0x10e78>
   10ec8:	subs	r9, r0, #0
   10ecc:	bne	10cf4 <__printf_chk@plt+0xc554>
   10ed0:	mov	r0, r8
   10ed4:	bl	d150 <__printf_chk@plt+0x89b0>
   10ed8:	mov	r7, r0
   10edc:	mov	r0, r8
   10ee0:	bl	cfb0 <__printf_chk@plt+0x8810>
   10ee4:	str	r9, [sp, #8]
   10ee8:	mov	r3, r7
   10eec:	str	r6, [sp, #4]
   10ef0:	add	r1, sp, #24
   10ef4:	add	r2, sp, #32
   10ef8:	str	r0, [sp]
   10efc:	mov	r0, r4
   10f00:	bl	10698 <__printf_chk@plt+0xbef8>
   10f04:	subs	r9, r0, #0
   10f08:	bne	10cf4 <__printf_chk@plt+0xc554>
   10f0c:	mov	r0, r8
   10f10:	ldr	r1, [sp, #24]
   10f14:	ldr	r2, [sp, #32]
   10f18:	bl	15618 <__printf_chk@plt+0x10e78>
   10f1c:	subs	r9, r0, #0
   10f20:	bne	10cf4 <__printf_chk@plt+0xc554>
   10f24:	b	10cfc <__printf_chk@plt+0xc55c>
   10f28:	ldr	r3, [r7, #16]
   10f2c:	movw	r2, #715	; 0x2cb
   10f30:	cmp	r3, r2
   10f34:	beq	11040 <__printf_chk@plt+0xc8a0>
   10f38:	cmp	r3, #716	; 0x2cc
   10f3c:	beq	11034 <__printf_chk@plt+0xc894>
   10f40:	sub	r2, r2, #300	; 0x12c
   10f44:	ldr	r1, [pc, #304]	; 1107c <__printf_chk@plt+0xc8dc>
   10f48:	cmp	r3, r2
   10f4c:	add	r1, pc, r1
   10f50:	movne	r1, #0
   10f54:	mov	r0, r8
   10f58:	bl	156dc <__printf_chk@plt+0x10f3c>
   10f5c:	subs	r9, r0, #0
   10f60:	bne	10cf0 <__printf_chk@plt+0xc550>
   10f64:	ldr	r0, [r7, #20]
   10f68:	bl	3d74 <EC_KEY_get0_public_key@plt>
   10f6c:	mov	r9, r0
   10f70:	ldr	r0, [r7, #20]
   10f74:	bl	4308 <EC_KEY_get0_group@plt>
   10f78:	mov	r1, r9
   10f7c:	mov	r2, r0
   10f80:	mov	r0, r8
   10f84:	bl	164d4 <__printf_chk@plt+0x11d34>
   10f88:	subs	r9, r0, #0
   10f8c:	bne	10cf0 <__printf_chk@plt+0xc550>
   10f90:	b	10d98 <__printf_chk@plt+0xc5f8>
   10f94:	ldr	r3, [r7, #12]
   10f98:	mov	r0, r8
   10f9c:	ldr	r1, [r3, #12]
   10fa0:	bl	162a4 <__printf_chk@plt+0x11b04>
   10fa4:	subs	r9, r0, #0
   10fa8:	bne	10cf0 <__printf_chk@plt+0xc550>
   10fac:	ldr	r3, [r7, #12]
   10fb0:	mov	r0, r8
   10fb4:	ldr	r1, [r3, #16]
   10fb8:	bl	162a4 <__printf_chk@plt+0x11b04>
   10fbc:	subs	r9, r0, #0
   10fc0:	bne	10cf0 <__printf_chk@plt+0xc550>
   10fc4:	ldr	r3, [r7, #12]
   10fc8:	mov	r0, r8
   10fcc:	ldr	r1, [r3, #20]
   10fd0:	bl	162a4 <__printf_chk@plt+0x11b04>
   10fd4:	subs	r9, r0, #0
   10fd8:	bne	10cf0 <__printf_chk@plt+0xc550>
   10fdc:	ldr	r3, [r7, #12]
   10fe0:	mov	r0, r8
   10fe4:	ldr	r1, [r3, #24]
   10fe8:	bl	162a4 <__printf_chk@plt+0x11b04>
   10fec:	subs	r9, r0, #0
   10ff0:	bne	10cf0 <__printf_chk@plt+0xc550>
   10ff4:	b	10d98 <__printf_chk@plt+0xc5f8>
   10ff8:	ldr	r3, [r7, #8]
   10ffc:	mov	r0, r8
   11000:	ldr	r1, [r3, #20]
   11004:	bl	162a4 <__printf_chk@plt+0x11b04>
   11008:	subs	r9, r0, #0
   1100c:	bne	10cf0 <__printf_chk@plt+0xc550>
   11010:	ldr	r3, [r7, #8]
   11014:	mov	r0, r8
   11018:	ldr	r1, [r3, #16]
   1101c:	bl	162a4 <__printf_chk@plt+0x11b04>
   11020:	subs	r9, r0, #0
   11024:	bne	10cf0 <__printf_chk@plt+0xc550>
   11028:	b	10d98 <__printf_chk@plt+0xc5f8>
   1102c:	mvn	r0, #9
   11030:	b	10c28 <__printf_chk@plt+0xc488>
   11034:	ldr	r1, [pc, #68]	; 11080 <__printf_chk@plt+0xc8e0>
   11038:	add	r1, pc, r1
   1103c:	b	10f54 <__printf_chk@plt+0xc7b4>
   11040:	ldr	r1, [pc, #60]	; 11084 <__printf_chk@plt+0xc8e4>
   11044:	add	r1, pc, r1
   11048:	b	10f54 <__printf_chk@plt+0xc7b4>
   1104c:	mvn	r9, #9
   11050:	mov	sl, #0
   11054:	b	10cf4 <__printf_chk@plt+0xc554>
   11058:	bl	41b8 <__stack_chk_fail@plt>
   1105c:	mvn	r9, #1
   11060:	b	10cf4 <__printf_chk@plt+0xc554>
   11064:	andeq	r5, r6, r0, lsl #31
   11068:	andeq	r0, r0, r8, lsl #9
   1106c:	muleq	r6, ip, r5
   11070:	andeq	r5, r6, r0, asr r5
   11074:	andeq	r5, r6, ip, ror #9
   11078:	andeq	r4, r3, r0, ror #23
   1107c:	andeq	r4, r3, r4, asr #19
   11080:	strdeq	r4, [r3], -r0
   11084:	ldrdeq	r4, [r3], -r8
   11088:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1108c:	mov	r5, r0
   11090:	mov	r0, #0
   11094:	ldr	r9, [sp, #32]
   11098:	mov	r8, r3
   1109c:	mov	r6, r1
   110a0:	mov	sl, r2
   110a4:	bl	45a8 <time@plt>
   110a8:	cmp	r9, #0
   110ac:	movne	r3, #0
   110b0:	strne	r3, [r9]
   110b4:	cmp	r6, #0
   110b8:	ldr	r3, [r5, #32]
   110bc:	ldr	r2, [r3, #4]
   110c0:	beq	11150 <__printf_chk@plt+0xc9b0>
   110c4:	cmp	r2, #2
   110c8:	bne	1117c <__printf_chk@plt+0xc9dc>
   110cc:	cmp	r0, #0
   110d0:	blt	11190 <__printf_chk@plt+0xc9f0>
   110d4:	ldrd	r6, [r3, #32]
   110d8:	asr	r5, r0, #31
   110dc:	mov	r4, r0
   110e0:	cmp	r5, r7
   110e4:	cmpeq	r4, r6
   110e8:	bcc	11190 <__printf_chk@plt+0xc9f0>
   110ec:	ldrd	r6, [r3, #40]	; 0x28
   110f0:	cmp	r5, r7
   110f4:	cmpeq	r4, r6
   110f8:	bcs	111ac <__printf_chk@plt+0xca0c>
   110fc:	ldr	r6, [r3, #20]
   11100:	cmp	r6, #0
   11104:	beq	1116c <__printf_chk@plt+0xc9cc>
   11108:	cmp	r8, #0
   1110c:	beq	111a4 <__printf_chk@plt+0xca04>
   11110:	ldr	r5, [r3, #24]
   11114:	mov	r4, #0
   11118:	sub	r5, r5, #4
   1111c:	mov	r0, r8
   11120:	ldr	r1, [r5, #4]!
   11124:	bl	4590 <strcmp@plt>
   11128:	add	r4, r4, #1
   1112c:	cmp	r0, #0
   11130:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11134:	cmp	r4, r6
   11138:	bne	1111c <__printf_chk@plt+0xc97c>
   1113c:	ldr	r3, [pc, #144]	; 111d4 <__printf_chk@plt+0xca34>
   11140:	mvn	r0, #24
   11144:	add	r3, pc, r3
   11148:	str	r3, [r9]
   1114c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11150:	cmp	r2, #1
   11154:	beq	110cc <__printf_chk@plt+0xc92c>
   11158:	ldr	r3, [pc, #120]	; 111d8 <__printf_chk@plt+0xca38>
   1115c:	mvn	r0, #24
   11160:	add	r3, pc, r3
   11164:	str	r3, [r9]
   11168:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1116c:	cmp	sl, #0
   11170:	bne	111c0 <__printf_chk@plt+0xca20>
   11174:	mov	r0, sl
   11178:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1117c:	ldr	r3, [pc, #88]	; 111dc <__printf_chk@plt+0xca3c>
   11180:	mvn	r0, #24
   11184:	add	r3, pc, r3
   11188:	str	r3, [r9]
   1118c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11190:	ldr	r3, [pc, #72]	; 111e0 <__printf_chk@plt+0xca40>
   11194:	mvn	r0, #24
   11198:	add	r3, pc, r3
   1119c:	str	r3, [r9]
   111a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   111a4:	mov	r0, r8
   111a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   111ac:	ldr	r3, [pc, #48]	; 111e4 <__printf_chk@plt+0xca44>
   111b0:	mvn	r0, #24
   111b4:	add	r3, pc, r3
   111b8:	str	r3, [r9]
   111bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   111c0:	ldr	r3, [pc, #32]	; 111e8 <__printf_chk@plt+0xca48>
   111c4:	mvn	r0, #24
   111c8:	add	r3, pc, r3
   111cc:	str	r3, [r9]
   111d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   111d4:	andeq	r4, r3, r4, lsl #19
   111d8:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   111dc:	andeq	r4, r3, r4, lsl #17
   111e0:	andeq	r4, r3, r8, asr #17
   111e4:	ldrdeq	r4, [r3], -r0
   111e8:	ldrdeq	r4, [r3], -ip
   111ec:	ldr	r3, [pc, #492]	; 113e0 <__printf_chk@plt+0xcc40>
   111f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   111f4:	add	r3, pc, r3
   111f8:	mov	r6, r0
   111fc:	ldr	r0, [pc, #480]	; 113e4 <__printf_chk@plt+0xcc44>
   11200:	mov	r8, r1
   11204:	mov	r1, r3
   11208:	sub	sp, sp, #152	; 0x98
   1120c:	ldrd	r4, [r6, #32]
   11210:	ldr	r7, [r1, r0]
   11214:	mov	r3, #0
   11218:	strb	r3, [sp, #52]	; 0x34
   1121c:	orrs	r1, r4, r5
   11220:	strb	r3, [sp, #20]
   11224:	mov	r9, r2
   11228:	ldr	r3, [r7]
   1122c:	str	r3, [sp, #148]	; 0x94
   11230:	beq	11308 <__printf_chk@plt+0xcb68>
   11234:	mvn	r2, #-2147483648	; 0x80000000
   11238:	mov	r3, #0
   1123c:	add	sl, sp, #152	; 0x98
   11240:	cmp	r5, r3
   11244:	cmpeq	r4, r2
   11248:	movhi	r4, r2
   1124c:	str	r4, [sl, #-136]!	; 0xffffff78
   11250:	mov	r0, sl
   11254:	bl	4080 <localtime@plt>
   11258:	ldr	r2, [pc, #392]	; 113e8 <__printf_chk@plt+0xcc48>
   1125c:	mov	r1, #32
   11260:	add	r2, pc, r2
   11264:	mov	r3, r0
   11268:	add	r0, sp, #20
   1126c:	bl	3e4c <strftime@plt>
   11270:	ldrd	r4, [r6, #40]	; 0x28
   11274:	mvn	r2, #0
   11278:	mvn	r3, #0
   1127c:	cmp	r5, r3
   11280:	cmpeq	r4, r2
   11284:	bne	11324 <__printf_chk@plt+0xcb84>
   11288:	ldrd	r2, [r6, #32]
   1128c:	orrs	r1, r2, r3
   11290:	beq	11368 <__printf_chk@plt+0xcbc8>
   11294:	ldrd	r0, [r6, #40]	; 0x28
   11298:	mvn	r2, #0
   1129c:	mvn	r3, #0
   112a0:	cmp	r1, r3
   112a4:	cmpeq	r0, r2
   112a8:	beq	11398 <__printf_chk@plt+0xcbf8>
   112ac:	ldr	r2, [pc, #312]	; 113ec <__printf_chk@plt+0xcc4c>
   112b0:	add	r4, sp, #84	; 0x54
   112b4:	mov	r1, #64	; 0x40
   112b8:	add	ip, sp, #52	; 0x34
   112bc:	add	r2, pc, r2
   112c0:	mov	r0, r4
   112c4:	str	r2, [sp]
   112c8:	mov	r3, r1
   112cc:	add	r2, sp, #20
   112d0:	str	ip, [sp, #8]
   112d4:	str	r2, [sp, #4]
   112d8:	mov	r2, #1
   112dc:	bl	4470 <__snprintf_chk@plt>
   112e0:	mov	r0, r8
   112e4:	mov	r1, r4
   112e8:	mov	r2, r9
   112ec:	bl	40c28 <__printf_chk@plt+0x3c488>
   112f0:	ldr	r2, [sp, #148]	; 0x94
   112f4:	ldr	r3, [r7]
   112f8:	cmp	r2, r3
   112fc:	bne	113dc <__printf_chk@plt+0xcc3c>
   11300:	add	sp, sp, #152	; 0x98
   11304:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11308:	ldrd	r4, [r6, #40]	; 0x28
   1130c:	mvn	r0, #0
   11310:	mvn	r1, #0
   11314:	cmp	r5, r1
   11318:	cmpeq	r4, r0
   1131c:	beq	113c8 <__printf_chk@plt+0xcc28>
   11320:	add	sl, sp, #16
   11324:	mvn	r2, #-2147483648	; 0x80000000
   11328:	mov	r3, #0
   1132c:	cmp	r5, r3
   11330:	cmpeq	r4, r2
   11334:	mov	r0, sl
   11338:	movhi	r4, r2
   1133c:	str	r4, [sp, #16]
   11340:	bl	4080 <localtime@plt>
   11344:	ldr	r2, [pc, #164]	; 113f0 <__printf_chk@plt+0xcc50>
   11348:	mov	r1, #32
   1134c:	add	r2, pc, r2
   11350:	mov	r3, r0
   11354:	add	r0, sp, #52	; 0x34
   11358:	bl	3e4c <strftime@plt>
   1135c:	ldrd	r2, [r6, #32]
   11360:	orrs	r1, r2, r3
   11364:	bne	11294 <__printf_chk@plt+0xcaf4>
   11368:	add	r4, sp, #84	; 0x54
   1136c:	ldr	r2, [pc, #128]	; 113f4 <__printf_chk@plt+0xcc54>
   11370:	mov	r1, #64	; 0x40
   11374:	add	ip, sp, #52	; 0x34
   11378:	add	r2, pc, r2
   1137c:	mov	r0, r4
   11380:	str	r2, [sp]
   11384:	mov	r3, r1
   11388:	mov	r2, #1
   1138c:	str	ip, [sp, #4]
   11390:	bl	4470 <__snprintf_chk@plt>
   11394:	b	112e0 <__printf_chk@plt+0xcb40>
   11398:	add	r4, sp, #84	; 0x54
   1139c:	ldr	r3, [pc, #84]	; 113f8 <__printf_chk@plt+0xcc58>
   113a0:	mov	r1, #64	; 0x40
   113a4:	add	r2, sp, #20
   113a8:	add	r3, pc, r3
   113ac:	str	r2, [sp, #4]
   113b0:	str	r3, [sp]
   113b4:	mov	r0, r4
   113b8:	mov	r3, r1
   113bc:	mov	r2, #1
   113c0:	bl	4470 <__snprintf_chk@plt>
   113c4:	b	112e0 <__printf_chk@plt+0xcb40>
   113c8:	ldr	r1, [pc, #44]	; 113fc <__printf_chk@plt+0xcc5c>
   113cc:	mov	r0, r8
   113d0:	add	r1, pc, r1
   113d4:	bl	40c28 <__printf_chk@plt+0x3c488>
   113d8:	b	112f0 <__printf_chk@plt+0xcb50>
   113dc:	bl	41b8 <__stack_chk_fail@plt>
   113e0:	andeq	r5, r6, r0, lsr #18
   113e4:	andeq	r0, r0, r8, lsl #9
   113e8:			; <UNDEFINED> instruction: 0x000326b0
   113ec:	andeq	r4, r3, r0, ror #16
   113f0:	andeq	r2, r3, r4, asr #11
   113f4:	andeq	r4, r3, ip, lsl #15
   113f8:	andeq	r4, r3, r8, ror #14
   113fc:	andeq	r4, r3, ip, lsr #14
   11400:	push	{r3, r4, r5, lr}
   11404:	mov	r2, #4
   11408:	ldr	r3, [pc, #804]	; 11734 <__printf_chk@plt+0xcf94>
   1140c:	mov	r4, r0
   11410:	ldr	ip, [r0]
   11414:	mov	r5, r1
   11418:	add	r3, pc, r3
   1141c:	ldr	lr, [r0, #16]
   11420:	b	11434 <__printf_chk@plt+0xcc94>
   11424:	add	r3, r3, #24
   11428:	ldr	r2, [r3, #8]
   1142c:	cmn	r2, #1
   11430:	beq	11458 <__printf_chk@plt+0xccb8>
   11434:	cmp	ip, r2
   11438:	bne	11424 <__printf_chk@plt+0xcc84>
   1143c:	ldr	r2, [r3, #12]
   11440:	cmp	r2, #0
   11444:	beq	11450 <__printf_chk@plt+0xccb0>
   11448:	cmp	lr, r2
   1144c:	bne	11424 <__printf_chk@plt+0xcc84>
   11450:	ldr	r1, [r3]
   11454:	b	11460 <__printf_chk@plt+0xccc0>
   11458:	ldr	r1, [pc, #728]	; 11738 <__printf_chk@plt+0xcf98>
   1145c:	add	r1, pc, r1
   11460:	mov	r0, r5
   11464:	bl	156dc <__printf_chk@plt+0x10f3c>
   11468:	cmp	r0, #0
   1146c:	popne	{r3, r4, r5, pc}
   11470:	ldr	r3, [r4]
   11474:	sub	r3, r3, #1
   11478:	cmp	r3, #7
   1147c:	addls	pc, pc, r3, lsl #2
   11480:	b	11720 <__printf_chk@plt+0xcf80>
   11484:	b	11504 <__printf_chk@plt+0xcd64>
   11488:	b	11590 <__printf_chk@plt+0xcdf0>
   1148c:	b	11604 <__printf_chk@plt+0xce64>
   11490:	b	114d8 <__printf_chk@plt+0xcd38>
   11494:	b	116dc <__printf_chk@plt+0xcf3c>
   11498:	b	1166c <__printf_chk@plt+0xcecc>
   1149c:	b	116a4 <__printf_chk@plt+0xcf04>
   114a0:	b	114a4 <__printf_chk@plt+0xcd04>
   114a4:	ldr	r3, [r4, #32]
   114a8:	cmp	r3, #0
   114ac:	beq	11720 <__printf_chk@plt+0xcf80>
   114b0:	ldr	r0, [r3]
   114b4:	bl	cfb0 <__printf_chk@plt+0x8810>
   114b8:	cmp	r0, #0
   114bc:	beq	11720 <__printf_chk@plt+0xcf80>
   114c0:	ldr	r3, [r4, #32]
   114c4:	mov	r0, r5
   114c8:	ldr	r1, [r3]
   114cc:	bl	1571c <__printf_chk@plt+0x10f7c>
   114d0:	cmp	r0, #0
   114d4:	popne	{r3, r4, r5, pc}
   114d8:	mov	r0, r5
   114dc:	ldr	r1, [r4, #28]
   114e0:	mov	r2, #32
   114e4:	bl	15618 <__printf_chk@plt+0x10e78>
   114e8:	cmp	r0, #0
   114ec:	popne	{r3, r4, r5, pc}
   114f0:	mov	r0, r5
   114f4:	ldr	r1, [r4, #24]
   114f8:	mov	r2, #64	; 0x40
   114fc:	pop	{r3, r4, r5, lr}
   11500:	b	15618 <__printf_chk@plt+0x10e78>
   11504:	ldr	r3, [r4, #8]
   11508:	mov	r0, r5
   1150c:	ldr	r1, [r3, #16]
   11510:	bl	162a4 <__printf_chk@plt+0x11b04>
   11514:	cmp	r0, #0
   11518:	popne	{r3, r4, r5, pc}
   1151c:	ldr	r3, [r4, #8]
   11520:	mov	r0, r5
   11524:	ldr	r1, [r3, #20]
   11528:	bl	162a4 <__printf_chk@plt+0x11b04>
   1152c:	cmp	r0, #0
   11530:	popne	{r3, r4, r5, pc}
   11534:	ldr	r3, [r4, #8]
   11538:	mov	r0, r5
   1153c:	ldr	r1, [r3, #24]
   11540:	bl	162a4 <__printf_chk@plt+0x11b04>
   11544:	cmp	r0, #0
   11548:	popne	{r3, r4, r5, pc}
   1154c:	ldr	r3, [r4, #8]
   11550:	mov	r0, r5
   11554:	ldr	r1, [r3, #44]	; 0x2c
   11558:	bl	162a4 <__printf_chk@plt+0x11b04>
   1155c:	cmp	r0, #0
   11560:	popne	{r3, r4, r5, pc}
   11564:	ldr	r3, [r4, #8]
   11568:	mov	r0, r5
   1156c:	ldr	r1, [r3, #28]
   11570:	bl	162a4 <__printf_chk@plt+0x11b04>
   11574:	cmp	r0, #0
   11578:	popne	{r3, r4, r5, pc}
   1157c:	ldr	r3, [r4, #8]
   11580:	mov	r0, r5
   11584:	ldr	r1, [r3, #32]
   11588:	pop	{r3, r4, r5, lr}
   1158c:	b	162a4 <__printf_chk@plt+0x11b04>
   11590:	ldr	r3, [r4, #12]
   11594:	mov	r0, r5
   11598:	ldr	r1, [r3, #12]
   1159c:	bl	162a4 <__printf_chk@plt+0x11b04>
   115a0:	cmp	r0, #0
   115a4:	popne	{r3, r4, r5, pc}
   115a8:	ldr	r3, [r4, #12]
   115ac:	mov	r0, r5
   115b0:	ldr	r1, [r3, #16]
   115b4:	bl	162a4 <__printf_chk@plt+0x11b04>
   115b8:	cmp	r0, #0
   115bc:	popne	{r3, r4, r5, pc}
   115c0:	ldr	r3, [r4, #12]
   115c4:	mov	r0, r5
   115c8:	ldr	r1, [r3, #20]
   115cc:	bl	162a4 <__printf_chk@plt+0x11b04>
   115d0:	cmp	r0, #0
   115d4:	popne	{r3, r4, r5, pc}
   115d8:	ldr	r3, [r4, #12]
   115dc:	mov	r0, r5
   115e0:	ldr	r1, [r3, #24]
   115e4:	bl	162a4 <__printf_chk@plt+0x11b04>
   115e8:	cmp	r0, #0
   115ec:	popne	{r3, r4, r5, pc}
   115f0:	ldr	r3, [r4, #12]
   115f4:	mov	r0, r5
   115f8:	ldr	r1, [r3, #28]
   115fc:	pop	{r3, r4, r5, lr}
   11600:	b	162a4 <__printf_chk@plt+0x11b04>
   11604:	ldr	r3, [r4, #16]
   11608:	movw	r2, #715	; 0x2cb
   1160c:	cmp	r3, r2
   11610:	beq	11728 <__printf_chk@plt+0xcf88>
   11614:	cmp	r3, #716	; 0x2cc
   11618:	beq	11714 <__printf_chk@plt+0xcf74>
   1161c:	sub	r2, r2, #300	; 0x12c
   11620:	ldr	r1, [pc, #276]	; 1173c <__printf_chk@plt+0xcf9c>
   11624:	cmp	r3, r2
   11628:	add	r1, pc, r1
   1162c:	movne	r1, #0
   11630:	mov	r0, r5
   11634:	bl	156dc <__printf_chk@plt+0x10f3c>
   11638:	cmp	r0, #0
   1163c:	popne	{r3, r4, r5, pc}
   11640:	mov	r0, r5
   11644:	ldr	r1, [r4, #20]
   11648:	bl	165c8 <__printf_chk@plt+0x11e28>
   1164c:	cmp	r0, #0
   11650:	popne	{r3, r4, r5, pc}
   11654:	ldr	r0, [r4, #20]
   11658:	bl	3f54 <EC_KEY_get0_private_key@plt>
   1165c:	mov	r1, r0
   11660:	mov	r0, r5
   11664:	pop	{r3, r4, r5, lr}
   11668:	b	162a4 <__printf_chk@plt+0x11b04>
   1166c:	ldr	r3, [r4, #32]
   11670:	cmp	r3, #0
   11674:	beq	11720 <__printf_chk@plt+0xcf80>
   11678:	ldr	r0, [r3]
   1167c:	bl	cfb0 <__printf_chk@plt+0x8810>
   11680:	cmp	r0, #0
   11684:	beq	11720 <__printf_chk@plt+0xcf80>
   11688:	ldr	r3, [r4, #32]
   1168c:	mov	r0, r5
   11690:	ldr	r1, [r3]
   11694:	bl	1571c <__printf_chk@plt+0x10f7c>
   11698:	cmp	r0, #0
   1169c:	popne	{r3, r4, r5, pc}
   116a0:	b	115f0 <__printf_chk@plt+0xce50>
   116a4:	ldr	r3, [r4, #32]
   116a8:	cmp	r3, #0
   116ac:	beq	11720 <__printf_chk@plt+0xcf80>
   116b0:	ldr	r0, [r3]
   116b4:	bl	cfb0 <__printf_chk@plt+0x8810>
   116b8:	cmp	r0, #0
   116bc:	beq	11720 <__printf_chk@plt+0xcf80>
   116c0:	ldr	r3, [r4, #32]
   116c4:	mov	r0, r5
   116c8:	ldr	r1, [r3]
   116cc:	bl	1571c <__printf_chk@plt+0x10f7c>
   116d0:	cmp	r0, #0
   116d4:	popne	{r3, r4, r5, pc}
   116d8:	b	11654 <__printf_chk@plt+0xceb4>
   116dc:	ldr	r3, [r4, #32]
   116e0:	cmp	r3, #0
   116e4:	beq	11720 <__printf_chk@plt+0xcf80>
   116e8:	ldr	r0, [r3]
   116ec:	bl	cfb0 <__printf_chk@plt+0x8810>
   116f0:	cmp	r0, #0
   116f4:	beq	11720 <__printf_chk@plt+0xcf80>
   116f8:	ldr	r3, [r4, #32]
   116fc:	mov	r0, r5
   11700:	ldr	r1, [r3]
   11704:	bl	1571c <__printf_chk@plt+0x10f7c>
   11708:	cmp	r0, #0
   1170c:	popne	{r3, r4, r5, pc}
   11710:	b	11534 <__printf_chk@plt+0xcd94>
   11714:	ldr	r1, [pc, #36]	; 11740 <__printf_chk@plt+0xcfa0>
   11718:	add	r1, pc, r1
   1171c:	b	11630 <__printf_chk@plt+0xce90>
   11720:	mvn	r0, #9
   11724:	pop	{r3, r4, r5, pc}
   11728:	ldr	r1, [pc, #20]	; 11744 <__printf_chk@plt+0xcfa4>
   1172c:	add	r1, pc, r1
   11730:	b	11630 <__printf_chk@plt+0xce90>
   11734:	andeq	r4, r6, ip, ror sp
   11738:	andeq	r4, r3, r8, lsr #9
   1173c:	andeq	r4, r3, r8, ror #5
   11740:	andeq	r4, r3, r0, lsl r2
   11744:	strdeq	r4, [r3], -r0
   11748:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1174c:	sub	sp, sp, #108	; 0x6c
   11750:	ldr	ip, [pc, #1548]	; 11d64 <__printf_chk@plt+0xd5c4>
   11754:	mov	r4, #0
   11758:	str	r0, [sp, #48]	; 0x30
   1175c:	ldr	r0, [pc, #1540]	; 11d68 <__printf_chk@plt+0xd5c8>
   11760:	add	ip, pc, ip
   11764:	str	r1, [sp, #44]	; 0x2c
   11768:	str	r3, [sp, #52]	; 0x34
   1176c:	mov	r3, ip
   11770:	ldr	r0, [ip, r0]
   11774:	ldr	r1, [sp, #148]	; 0x94
   11778:	ldr	r7, [sp, #144]	; 0x90
   1177c:	cmp	r1, r4
   11780:	ldr	r3, [r0]
   11784:	str	r0, [sp, #20]
   11788:	movle	r1, #16
   1178c:	subs	sl, r2, #0
   11790:	str	r1, [sp, #148]	; 0x94
   11794:	str	r4, [sp, #72]	; 0x48
   11798:	str	r4, [sp, #80]	; 0x50
   1179c:	str	r3, [sp, #100]	; 0x64
   117a0:	beq	11b40 <__printf_chk@plt+0xd3a0>
   117a4:	ldrb	r3, [sl]
   117a8:	cmp	r3, r4
   117ac:	beq	1196c <__printf_chk@plt+0xd1cc>
   117b0:	cmp	r7, r4
   117b4:	beq	11b2c <__printf_chk@plt+0xd38c>
   117b8:	mov	r0, r7
   117bc:	bl	1ba48 <__printf_chk@plt+0x172a8>
   117c0:	cmn	r0, #3
   117c4:	bne	11b50 <__printf_chk@plt+0xd3b0>
   117c8:	ldr	r5, [pc, #1436]	; 11d6c <__printf_chk@plt+0xd5cc>
   117cc:	add	r5, pc, r5
   117d0:	mov	r0, r7
   117d4:	bl	1b888 <__printf_chk@plt+0x170e8>
   117d8:	subs	r4, r0, #0
   117dc:	beq	11bac <__printf_chk@plt+0xd40c>
   117e0:	bl	c728 <__printf_chk@plt+0x7f88>
   117e4:	cmp	r0, #0
   117e8:	str	r0, [sp, #24]
   117ec:	beq	11bc0 <__printf_chk@plt+0xd420>
   117f0:	bl	c728 <__printf_chk@plt+0x7f88>
   117f4:	cmp	r0, #0
   117f8:	str	r0, [sp, #32]
   117fc:	beq	11bd4 <__printf_chk@plt+0xd434>
   11800:	bl	c728 <__printf_chk@plt+0x7f88>
   11804:	cmp	r0, #0
   11808:	str	r0, [sp, #36]	; 0x24
   1180c:	beq	11ba4 <__printf_chk@plt+0xd404>
   11810:	mov	r0, r4
   11814:	bl	1b7e4 <__printf_chk@plt+0x17044>
   11818:	str	r0, [sp, #60]	; 0x3c
   1181c:	mov	r0, r4
   11820:	bl	1b7ec <__printf_chk@plt+0x1704c>
   11824:	mov	r8, r0
   11828:	mov	r0, r4
   1182c:	bl	1b828 <__printf_chk@plt+0x17088>
   11830:	str	r0, [sp, #28]
   11834:	mov	r0, r4
   11838:	ldr	r2, [sp, #28]
   1183c:	add	fp, r2, r8
   11840:	bl	1b820 <__printf_chk@plt+0x17080>
   11844:	mov	r1, fp
   11848:	str	r0, [sp, #56]	; 0x38
   1184c:	mov	r0, #1
   11850:	bl	4380 <calloc@plt>
   11854:	subs	r6, r0, #0
   11858:	beq	11ba4 <__printf_chk@plt+0xd404>
   1185c:	ldr	r1, [pc, #1292]	; 11d70 <__printf_chk@plt+0xd5d0>
   11860:	mov	r0, r5
   11864:	add	r1, pc, r1
   11868:	bl	4590 <strcmp@plt>
   1186c:	cmp	r0, #0
   11870:	str	r0, [sp, #40]	; 0x28
   11874:	beq	1197c <__printf_chk@plt+0xd1dc>
   11878:	ldr	r1, [pc, #1268]	; 11d74 <__printf_chk@plt+0xd5d4>
   1187c:	mov	r0, r5
   11880:	add	r1, pc, r1
   11884:	bl	4590 <strcmp@plt>
   11888:	cmp	r0, #0
   1188c:	bne	11b94 <__printf_chk@plt+0xd3f4>
   11890:	add	r9, sp, #84	; 0x54
   11894:	ldr	r1, [sp, #28]
   11898:	add	r2, r6, r8
   1189c:	mov	r3, r8
   118a0:	str	r2, [sp]
   118a4:	add	r0, sp, #80	; 0x50
   118a8:	mov	r2, r6
   118ac:	str	r1, [sp, #4]
   118b0:	mov	r1, r4
   118b4:	mov	r4, #1
   118b8:	str	r4, [sp, #8]
   118bc:	bl	1bb1c <__printf_chk@plt+0x1737c>
   118c0:	subs	sl, r0, #0
   118c4:	beq	119f4 <__printf_chk@plt+0xd254>
   118c8:	mov	r4, #0
   118cc:	ldr	r0, [sp, #24]
   118d0:	bl	c9c0 <__printf_chk@plt+0x8220>
   118d4:	ldr	r0, [sp, #32]
   118d8:	bl	c9c0 <__printf_chk@plt+0x8220>
   118dc:	ldr	r0, [sp, #36]	; 0x24
   118e0:	bl	c9c0 <__printf_chk@plt+0x8220>
   118e4:	ldr	r0, [sp, #80]	; 0x50
   118e8:	bl	1bfac <__printf_chk@plt+0x1780c>
   118ec:	mov	r0, r9
   118f0:	mov	r1, #16
   118f4:	bl	4160c <__printf_chk@plt+0x3ce6c>
   118f8:	mov	r0, r6
   118fc:	mov	r1, fp
   11900:	bl	4160c <__printf_chk@plt+0x3ce6c>
   11904:	mov	r0, r6
   11908:	bl	3bdc <free@plt>
   1190c:	ldr	r0, [sp, #72]	; 0x48
   11910:	cmp	r0, #0
   11914:	beq	11928 <__printf_chk@plt+0xd188>
   11918:	ldr	r1, [sp, #76]	; 0x4c
   1191c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   11920:	ldr	r0, [sp, #72]	; 0x48
   11924:	bl	3bdc <free@plt>
   11928:	cmp	r4, #0
   1192c:	beq	1194c <__printf_chk@plt+0xd1ac>
   11930:	mov	r0, r4
   11934:	bl	4458 <strlen@plt>
   11938:	mov	r1, r0
   1193c:	mov	r0, r4
   11940:	bl	4160c <__printf_chk@plt+0x3ce6c>
   11944:	mov	r0, r4
   11948:	bl	3bdc <free@plt>
   1194c:	ldr	r1, [sp, #20]
   11950:	mov	r0, sl
   11954:	ldr	r2, [sp, #100]	; 0x64
   11958:	ldr	r3, [r1]
   1195c:	cmp	r2, r3
   11960:	bne	11bf0 <__printf_chk@plt+0xd450>
   11964:	add	sp, sp, #108	; 0x6c
   11968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1196c:	ldr	r5, [pc, #1028]	; 11d78 <__printf_chk@plt+0xd5d8>
   11970:	add	r5, pc, r5
   11974:	mov	r7, r5
   11978:	b	117d0 <__printf_chk@plt+0xd030>
   1197c:	add	r9, sp, #84	; 0x54
   11980:	mov	r1, #16
   11984:	mov	r0, r9
   11988:	bl	3ccd0 <__printf_chk@plt+0x38530>
   1198c:	mov	r0, sl
   11990:	bl	4458 <strlen@plt>
   11994:	ldr	r3, [sp, #148]	; 0x94
   11998:	stm	sp, {r6, fp}
   1199c:	mov	r2, r9
   119a0:	str	r3, [sp, #8]
   119a4:	mov	r3, #16
   119a8:	mov	r1, r0
   119ac:	mov	r0, sl
   119b0:	bl	3d6f4 <__printf_chk@plt+0x38f54>
   119b4:	cmp	r0, #0
   119b8:	blt	11be4 <__printf_chk@plt+0xd444>
   119bc:	ldr	r0, [sp, #24]
   119c0:	mov	r1, r9
   119c4:	mov	r2, #16
   119c8:	bl	15618 <__printf_chk@plt+0x10e78>
   119cc:	subs	sl, r0, #0
   119d0:	beq	119dc <__printf_chk@plt+0xd23c>
   119d4:	ldr	r4, [sp, #40]	; 0x28
   119d8:	b	118cc <__printf_chk@plt+0xd12c>
   119dc:	ldr	r1, [sp, #148]	; 0x94
   119e0:	ldr	r0, [sp, #24]
   119e4:	bl	154b4 <__printf_chk@plt+0x10d14>
   119e8:	subs	sl, r0, #0
   119ec:	bne	119d4 <__printf_chk@plt+0xd234>
   119f0:	b	11894 <__printf_chk@plt+0xd0f4>
   119f4:	ldr	r1, [pc, #896]	; 11d7c <__printf_chk@plt+0xd5dc>
   119f8:	mov	r2, #15
   119fc:	ldr	r0, [sp, #32]
   11a00:	add	r1, pc, r1
   11a04:	bl	15200 <__printf_chk@plt+0x10a60>
   11a08:	subs	sl, r0, #0
   11a0c:	bne	118c8 <__printf_chk@plt+0xd128>
   11a10:	mov	r1, r7
   11a14:	ldr	r0, [sp, #32]
   11a18:	bl	156dc <__printf_chk@plt+0x10f3c>
   11a1c:	subs	sl, r0, #0
   11a20:	bne	118c8 <__printf_chk@plt+0xd128>
   11a24:	mov	r1, r5
   11a28:	ldr	r0, [sp, #32]
   11a2c:	bl	156dc <__printf_chk@plt+0x10f3c>
   11a30:	subs	sl, r0, #0
   11a34:	bne	118c8 <__printf_chk@plt+0xd128>
   11a38:	ldr	r0, [sp, #32]
   11a3c:	ldr	r1, [sp, #24]
   11a40:	bl	1571c <__printf_chk@plt+0x10f7c>
   11a44:	subs	sl, r0, #0
   11a48:	bne	118c8 <__printf_chk@plt+0xd128>
   11a4c:	mov	r1, r4
   11a50:	ldr	r0, [sp, #32]
   11a54:	bl	154b4 <__printf_chk@plt+0x10d14>
   11a58:	subs	sl, r0, #0
   11a5c:	bne	118c8 <__printf_chk@plt+0xd128>
   11a60:	mov	r3, sl
   11a64:	ldr	r0, [sp, #48]	; 0x30
   11a68:	add	r1, sp, #72	; 0x48
   11a6c:	add	r2, sp, #76	; 0x4c
   11a70:	bl	db14 <__printf_chk@plt+0x9374>
   11a74:	subs	sl, r0, #0
   11a78:	bne	118c8 <__printf_chk@plt+0xd128>
   11a7c:	ldr	r0, [sp, #32]
   11a80:	ldr	r1, [sp, #72]	; 0x48
   11a84:	ldr	r2, [sp, #76]	; 0x4c
   11a88:	bl	15618 <__printf_chk@plt+0x10e78>
   11a8c:	subs	sl, r0, #0
   11a90:	bne	118c8 <__printf_chk@plt+0xd128>
   11a94:	bl	3cb90 <__printf_chk@plt+0x383f0>
   11a98:	mov	r4, r0
   11a9c:	ldr	r0, [sp, #36]	; 0x24
   11aa0:	mov	r1, r4
   11aa4:	bl	154b4 <__printf_chk@plt+0x10d14>
   11aa8:	subs	sl, r0, #0
   11aac:	bne	118c8 <__printf_chk@plt+0xd128>
   11ab0:	mov	r1, r4
   11ab4:	ldr	r0, [sp, #36]	; 0x24
   11ab8:	bl	154b4 <__printf_chk@plt+0x10d14>
   11abc:	subs	sl, r0, #0
   11ac0:	bne	118c8 <__printf_chk@plt+0xd128>
   11ac4:	ldr	r0, [sp, #48]	; 0x30
   11ac8:	ldr	r1, [sp, #36]	; 0x24
   11acc:	bl	11400 <__printf_chk@plt+0xcc60>
   11ad0:	subs	sl, r0, #0
   11ad4:	bne	118c8 <__printf_chk@plt+0xd128>
   11ad8:	ldr	r1, [sp, #52]	; 0x34
   11adc:	ldr	r0, [sp, #36]	; 0x24
   11ae0:	bl	156dc <__printf_chk@plt+0x10f3c>
   11ae4:	subs	sl, r0, #0
   11ae8:	moveq	r5, sl
   11aec:	ldreq	r7, [sp, #36]	; 0x24
   11af0:	bne	118c8 <__printf_chk@plt+0xd128>
   11af4:	mov	r0, r7
   11af8:	bl	cfb0 <__printf_chk@plt+0x8810>
   11afc:	ldr	r1, [sp, #60]	; 0x3c
   11b00:	bl	41cbc <__printf_chk@plt+0x3d51c>
   11b04:	cmp	r1, #0
   11b08:	beq	11bf4 <__printf_chk@plt+0xd454>
   11b0c:	add	r5, r5, #1
   11b10:	mov	r0, r7
   11b14:	uxtb	r1, r5
   11b18:	bl	155b4 <__printf_chk@plt+0x10e14>
   11b1c:	cmp	r0, #0
   11b20:	beq	11af4 <__printf_chk@plt+0xd354>
   11b24:	mov	sl, r0
   11b28:	b	118c8 <__printf_chk@plt+0xd128>
   11b2c:	ldr	r5, [pc, #588]	; 11d80 <__printf_chk@plt+0xd5e0>
   11b30:	ldr	r7, [pc, #588]	; 11d84 <__printf_chk@plt+0xd5e4>
   11b34:	add	r5, pc, r5
   11b38:	add	r7, pc, r7
   11b3c:	b	117d0 <__printf_chk@plt+0xd030>
   11b40:	ldr	r5, [pc, #576]	; 11d88 <__printf_chk@plt+0xd5e8>
   11b44:	add	r5, pc, r5
   11b48:	mov	r7, r5
   11b4c:	b	117d0 <__printf_chk@plt+0xd030>
   11b50:	mvn	sl, #9
   11b54:	str	r4, [sp, #24]
   11b58:	str	r4, [sp, #36]	; 0x24
   11b5c:	str	r4, [sp, #32]
   11b60:	ldr	r0, [sp, #24]
   11b64:	mov	r4, #0
   11b68:	bl	c9c0 <__printf_chk@plt+0x8220>
   11b6c:	ldr	r0, [sp, #32]
   11b70:	bl	c9c0 <__printf_chk@plt+0x8220>
   11b74:	ldr	r0, [sp, #36]	; 0x24
   11b78:	bl	c9c0 <__printf_chk@plt+0x8220>
   11b7c:	ldr	r0, [sp, #80]	; 0x50
   11b80:	bl	1bfac <__printf_chk@plt+0x1780c>
   11b84:	add	r0, sp, #84	; 0x54
   11b88:	mov	r1, #16
   11b8c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   11b90:	b	1190c <__printf_chk@plt+0xd16c>
   11b94:	mvn	sl, #41	; 0x29
   11b98:	mov	r4, #0
   11b9c:	add	r9, sp, #84	; 0x54
   11ba0:	b	118cc <__printf_chk@plt+0xd12c>
   11ba4:	mvn	sl, #1
   11ba8:	b	11b60 <__printf_chk@plt+0xd3c0>
   11bac:	str	r4, [sp, #24]
   11bb0:	mvn	sl, #0
   11bb4:	str	r4, [sp, #36]	; 0x24
   11bb8:	str	r4, [sp, #32]
   11bbc:	b	11b60 <__printf_chk@plt+0xd3c0>
   11bc0:	ldr	r2, [sp, #24]
   11bc4:	mvn	sl, #1
   11bc8:	str	r2, [sp, #36]	; 0x24
   11bcc:	str	r2, [sp, #32]
   11bd0:	b	11b60 <__printf_chk@plt+0xd3c0>
   11bd4:	ldr	r3, [sp, #32]
   11bd8:	mvn	sl, #1
   11bdc:	str	r3, [sp, #36]	; 0x24
   11be0:	b	11b60 <__printf_chk@plt+0xd3c0>
   11be4:	ldr	r4, [sp, #40]	; 0x28
   11be8:	mvn	sl, #9
   11bec:	b	118cc <__printf_chk@plt+0xd12c>
   11bf0:	bl	41b8 <__stack_chk_fail@plt>
   11bf4:	ldr	r0, [sp, #36]	; 0x24
   11bf8:	mov	r4, r1
   11bfc:	bl	cfb0 <__printf_chk@plt+0x8810>
   11c00:	mov	r1, r0
   11c04:	ldr	r0, [sp, #32]
   11c08:	bl	154b4 <__printf_chk@plt+0x10d14>
   11c0c:	subs	sl, r0, #0
   11c10:	bne	118cc <__printf_chk@plt+0xd12c>
   11c14:	ldr	r0, [sp, #36]	; 0x24
   11c18:	bl	cfb0 <__printf_chk@plt+0x8810>
   11c1c:	ldr	r3, [sp, #56]	; 0x38
   11c20:	add	r2, sp, #68	; 0x44
   11c24:	add	r1, r0, r3
   11c28:	ldr	r0, [sp, #32]
   11c2c:	bl	d48c <__printf_chk@plt+0x8cec>
   11c30:	subs	sl, r0, #0
   11c34:	bne	118cc <__printf_chk@plt+0xd12c>
   11c38:	ldr	r0, [sp, #36]	; 0x24
   11c3c:	ldr	r5, [sp, #80]	; 0x50
   11c40:	ldr	r7, [sp, #68]	; 0x44
   11c44:	bl	d150 <__printf_chk@plt+0x89b0>
   11c48:	mov	r8, r0
   11c4c:	ldr	r0, [sp, #36]	; 0x24
   11c50:	bl	cfb0 <__printf_chk@plt+0x8810>
   11c54:	ldr	r1, [sp, #56]	; 0x38
   11c58:	str	sl, [sp, #4]
   11c5c:	mov	r3, r8
   11c60:	mov	r2, r7
   11c64:	str	r1, [sp, #8]
   11c68:	mov	r1, sl
   11c6c:	str	r0, [sp]
   11c70:	mov	r0, r5
   11c74:	bl	1bd84 <__printf_chk@plt+0x175e4>
   11c78:	subs	sl, r0, #0
   11c7c:	bne	118cc <__printf_chk@plt+0xd12c>
   11c80:	ldr	r0, [sp, #32]
   11c84:	bl	15d48 <__printf_chk@plt+0x115a8>
   11c88:	subs	r4, r0, #0
   11c8c:	beq	11cfc <__printf_chk@plt+0xd55c>
   11c90:	ldr	r0, [sp, #44]	; 0x2c
   11c94:	bl	cd24 <__printf_chk@plt+0x8584>
   11c98:	ldr	r1, [pc, #236]	; 11d8c <__printf_chk@plt+0xd5ec>
   11c9c:	ldr	r0, [sp, #44]	; 0x2c
   11ca0:	mov	r2, #36	; 0x24
   11ca4:	add	r1, pc, r1
   11ca8:	bl	15200 <__printf_chk@plt+0x10a60>
   11cac:	subs	sl, r0, #0
   11cb0:	moveq	r5, sl
   11cb4:	ldreq	r7, [sp, #44]	; 0x2c
   11cb8:	bne	118cc <__printf_chk@plt+0xd12c>
   11cbc:	mov	r0, r4
   11cc0:	bl	4458 <strlen@plt>
   11cc4:	cmp	r5, r0
   11cc8:	bcs	11d20 <__printf_chk@plt+0xd580>
   11ccc:	mov	r0, r7
   11cd0:	ldrb	r1, [r4, r5]
   11cd4:	bl	155b4 <__printf_chk@plt+0x10e14>
   11cd8:	cmp	r0, #0
   11cdc:	bne	11d18 <__printf_chk@plt+0xd578>
   11ce0:	mov	r0, r5
   11ce4:	mov	r1, #70	; 0x46
   11ce8:	bl	41cbc <__printf_chk@plt+0x3d51c>
   11cec:	cmp	r1, #69	; 0x45
   11cf0:	beq	11d04 <__printf_chk@plt+0xd564>
   11cf4:	add	r5, r5, #1
   11cf8:	b	11cbc <__printf_chk@plt+0xd51c>
   11cfc:	mvn	sl, #1
   11d00:	b	118cc <__printf_chk@plt+0xd12c>
   11d04:	mov	r0, r7
   11d08:	mov	r1, #10
   11d0c:	bl	155b4 <__printf_chk@plt+0x10e14>
   11d10:	cmp	r0, #0
   11d14:	beq	11cf4 <__printf_chk@plt+0xd554>
   11d18:	mov	sl, r0
   11d1c:	b	118cc <__printf_chk@plt+0xd12c>
   11d20:	mov	r0, r5
   11d24:	mov	r1, #70	; 0x46
   11d28:	bl	41cbc <__printf_chk@plt+0x3d51c>
   11d2c:	cmp	r1, #69	; 0x45
   11d30:	beq	11d48 <__printf_chk@plt+0xd5a8>
   11d34:	ldr	r0, [sp, #44]	; 0x2c
   11d38:	mov	r1, #10
   11d3c:	bl	155b4 <__printf_chk@plt+0x10e14>
   11d40:	subs	sl, r0, #0
   11d44:	bne	118cc <__printf_chk@plt+0xd12c>
   11d48:	ldr	r1, [pc, #64]	; 11d90 <__printf_chk@plt+0xd5f0>
   11d4c:	mov	r2, #34	; 0x22
   11d50:	ldr	r0, [sp, #44]	; 0x2c
   11d54:	add	r1, pc, r1
   11d58:	bl	15200 <__printf_chk@plt+0x10a60>
   11d5c:	mov	sl, r0
   11d60:	b	118cc <__printf_chk@plt+0xd12c>
   11d64:			; <UNDEFINED> instruction: 0x000653b4
   11d68:	andeq	r0, r0, r8, lsl #9
   11d6c:	andeq	r4, r3, r0, ror #6
   11d70:	andeq	r4, r3, r8, asr #5
   11d74:	andeq	r2, r3, r4, lsr #20
   11d78:	andeq	r2, r3, r4, lsr r9
   11d7c:	andeq	r4, r3, r0, asr #2
   11d80:	strdeq	r3, [r3], -r8
   11d84:	strdeq	r3, [r3], -ip
   11d88:	andeq	r2, r3, r0, ror #14
   11d8c:	andeq	r3, r3, ip, lsr #29
   11d90:	andeq	r3, r3, r4, lsr #28
   11d94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d98:	sub	sp, sp, #12
   11d9c:	mov	r4, r0
   11da0:	mov	r6, r1
   11da4:	bl	4014 <BN_CTX_new@plt>
   11da8:	subs	r5, r0, #0
   11dac:	beq	11e60 <__printf_chk@plt+0xd6c0>
   11db0:	bl	441c <BN_CTX_start@plt>
   11db4:	mov	r0, r4
   11db8:	bl	40e0 <EC_GROUP_method_of@plt>
   11dbc:	bl	41f4 <EC_METHOD_get_field_type@plt>
   11dc0:	movw	r2, #406	; 0x196
   11dc4:	cmp	r0, r2
   11dc8:	beq	11de4 <__printf_chk@plt+0xd644>
   11dcc:	mvn	r4, #19
   11dd0:	mov	r0, r5
   11dd4:	bl	4650 <BN_CTX_free@plt>
   11dd8:	mov	r0, r4
   11ddc:	add	sp, sp, #12
   11de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11de4:	mov	r0, r4
   11de8:	mov	r1, r6
   11dec:	bl	3b58 <EC_POINT_is_at_infinity@plt>
   11df0:	cmp	r0, #0
   11df4:	bne	11dcc <__printf_chk@plt+0xd62c>
   11df8:	mov	r0, r5
   11dfc:	bl	3ccc <BN_CTX_get@plt>
   11e00:	subs	r7, r0, #0
   11e04:	beq	11e58 <__printf_chk@plt+0xd6b8>
   11e08:	mov	r0, r5
   11e0c:	bl	3ccc <BN_CTX_get@plt>
   11e10:	subs	r9, r0, #0
   11e14:	beq	11e58 <__printf_chk@plt+0xd6b8>
   11e18:	mov	r0, r5
   11e1c:	bl	3ccc <BN_CTX_get@plt>
   11e20:	subs	r8, r0, #0
   11e24:	beq	11e58 <__printf_chk@plt+0xd6b8>
   11e28:	mov	r0, r5
   11e2c:	bl	3ccc <BN_CTX_get@plt>
   11e30:	subs	sl, r0, #0
   11e34:	beq	11e58 <__printf_chk@plt+0xd6b8>
   11e38:	mov	r0, r4
   11e3c:	mov	r1, r8
   11e40:	mov	r2, r5
   11e44:	bl	41c4 <EC_GROUP_get_order@plt>
   11e48:	cmp	r0, #1
   11e4c:	beq	11e68 <__printf_chk@plt+0xd6c8>
   11e50:	mvn	r4, #21
   11e54:	b	11dd0 <__printf_chk@plt+0xd630>
   11e58:	mvn	r4, #1
   11e5c:	b	11dd0 <__printf_chk@plt+0xd630>
   11e60:	mvn	r0, #1
   11e64:	b	11ddc <__printf_chk@plt+0xd63c>
   11e68:	str	r5, [sp]
   11e6c:	mov	r0, r4
   11e70:	mov	r1, r6
   11e74:	mov	r2, r7
   11e78:	mov	r3, r9
   11e7c:	bl	3c90 <EC_POINT_get_affine_coordinates_GFp@plt>
   11e80:	cmp	r0, #1
   11e84:	bne	11e50 <__printf_chk@plt+0xd6b0>
   11e88:	mov	r0, r7
   11e8c:	bl	43e0 <BN_num_bits@plt>
   11e90:	mov	fp, r0
   11e94:	mov	r0, r8
   11e98:	bl	43e0 <BN_num_bits@plt>
   11e9c:	add	r0, r0, r0, lsr #31
   11ea0:	cmp	fp, r0, asr #1
   11ea4:	ble	11dcc <__printf_chk@plt+0xd62c>
   11ea8:	mov	r0, r9
   11eac:	bl	43e0 <BN_num_bits@plt>
   11eb0:	mov	fp, r0
   11eb4:	mov	r0, r8
   11eb8:	bl	43e0 <BN_num_bits@plt>
   11ebc:	add	r0, r0, r0, lsr #31
   11ec0:	cmp	fp, r0, asr #1
   11ec4:	ble	11dcc <__printf_chk@plt+0xd62c>
   11ec8:	mov	r0, r4
   11ecc:	bl	4560 <EC_POINT_new@plt>
   11ed0:	subs	fp, r0, #0
   11ed4:	beq	11e58 <__printf_chk@plt+0xd6b8>
   11ed8:	str	r8, [sp]
   11edc:	mov	r3, r6
   11ee0:	str	r5, [sp, #4]
   11ee4:	mov	r0, r4
   11ee8:	mov	r1, fp
   11eec:	mov	r2, #0
   11ef0:	bl	3a8c <EC_POINT_mul@plt>
   11ef4:	cmp	r0, #1
   11ef8:	beq	11f18 <__printf_chk@plt+0xd778>
   11efc:	mvn	r4, #21
   11f00:	mov	r0, r5
   11f04:	bl	4650 <BN_CTX_free@plt>
   11f08:	mov	r0, fp
   11f0c:	bl	3d08 <EC_POINT_free@plt>
   11f10:	mov	r0, r4
   11f14:	b	11ddc <__printf_chk@plt+0xd63c>
   11f18:	mov	r0, r4
   11f1c:	mov	r1, fp
   11f20:	bl	3b58 <EC_POINT_is_at_infinity@plt>
   11f24:	cmp	r0, #1
   11f28:	beq	11f34 <__printf_chk@plt+0xd794>
   11f2c:	mvn	r4, #19
   11f30:	b	11f00 <__printf_chk@plt+0xd760>
   11f34:	bl	459c <BN_value_one@plt>
   11f38:	mov	r1, r8
   11f3c:	mov	r2, r0
   11f40:	mov	r0, sl
   11f44:	bl	3f6c <BN_sub@plt>
   11f48:	cmp	r0, #0
   11f4c:	beq	11efc <__printf_chk@plt+0xd75c>
   11f50:	mov	r0, r7
   11f54:	mov	r1, sl
   11f58:	bl	43a4 <BN_cmp@plt>
   11f5c:	cmp	r0, #0
   11f60:	bge	11f2c <__printf_chk@plt+0xd78c>
   11f64:	mov	r0, r9
   11f68:	mov	r1, sl
   11f6c:	bl	43a4 <BN_cmp@plt>
   11f70:	cmp	r0, #0
   11f74:	movlt	r4, #0
   11f78:	bge	11f2c <__printf_chk@plt+0xd78c>
   11f7c:	b	11f00 <__printf_chk@plt+0xd760>
   11f80:	ldr	r3, [pc, #2180]	; 1280c <__printf_chk@plt+0xe06c>
   11f84:	ldr	ip, [pc, #2180]	; 12810 <__printf_chk@plt+0xe070>
   11f88:	add	r3, pc, r3
   11f8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f90:	subs	r7, r1, #0
   11f94:	mov	r1, r3
   11f98:	mov	r8, r2
   11f9c:	ldr	r6, [r1, ip]
   11fa0:	sub	sp, sp, #84	; 0x54
   11fa4:	mov	r3, #0
   11fa8:	mov	r5, r0
   11fac:	str	r3, [sp, #28]
   11fb0:	ldr	r2, [r6]
   11fb4:	strne	r3, [r7]
   11fb8:	str	r3, [sp, #32]
   11fbc:	str	r3, [sp, #40]	; 0x28
   11fc0:	str	r2, [sp, #76]	; 0x4c
   11fc4:	bl	cad0 <__printf_chk@plt+0x8330>
   11fc8:	subs	sl, r0, #0
   11fcc:	beq	12648 <__printf_chk@plt+0xdea8>
   11fd0:	mov	r0, r5
   11fd4:	add	r1, sp, #28
   11fd8:	mov	r2, #0
   11fdc:	bl	1501c <__printf_chk@plt+0x1087c>
   11fe0:	cmp	r0, #0
   11fe4:	bne	123d8 <__printf_chk@plt+0xdc38>
   11fe8:	ldr	r0, [sp, #28]
   11fec:	bl	e0a8 <__printf_chk@plt+0x9908>
   11ff0:	cmp	r8, #0
   11ff4:	mov	r4, r0
   11ff8:	bne	12030 <__printf_chk@plt+0xd890>
   11ffc:	ldr	r3, [pc, #2064]	; 12814 <__printf_chk@plt+0xe074>
   12000:	cmp	r0, #4
   12004:	add	r3, pc, r3
   12008:	add	r3, r3, #24
   1200c:	bne	12020 <__printf_chk@plt+0xd880>
   12010:	b	12068 <__printf_chk@plt+0xd8c8>
   12014:	cmp	r4, r2
   12018:	add	r3, r3, #24
   1201c:	beq	12070 <__printf_chk@plt+0xd8d0>
   12020:	ldr	r2, [r3, #8]
   12024:	mov	r1, r3
   12028:	cmn	r2, #1
   1202c:	bne	12014 <__printf_chk@plt+0xd874>
   12030:	sub	r3, r4, #1
   12034:	cmp	r3, #9
   12038:	addls	pc, pc, r3, lsl #2
   1203c:	b	12488 <__printf_chk@plt+0xdce8>
   12040:	b	121ac <__printf_chk@plt+0xda0c>
   12044:	b	1220c <__printf_chk@plt+0xda6c>
   12048:	b	122c4 <__printf_chk@plt+0xdb24>
   1204c:	b	120a0 <__printf_chk@plt+0xd900>
   12050:	b	12194 <__printf_chk@plt+0xd9f4>
   12054:	b	121f4 <__printf_chk@plt+0xda54>
   12058:	b	122ac <__printf_chk@plt+0xdb0c>
   1205c:	b	12088 <__printf_chk@plt+0xd8e8>
   12060:	b	12488 <__printf_chk@plt+0xdce8>
   12064:	b	123c0 <__printf_chk@plt+0xdc20>
   12068:	ldr	r1, [pc, #1960]	; 12818 <__printf_chk@plt+0xe078>
   1206c:	add	r1, pc, r1
   12070:	ldr	r3, [r1, #16]
   12074:	cmp	r3, #0
   12078:	beq	12030 <__printf_chk@plt+0xd890>
   1207c:	mov	r4, #0
   12080:	mvn	r8, #18
   12084:	b	12280 <__printf_chk@plt+0xdae0>
   12088:	mov	r1, #0
   1208c:	mov	r0, r5
   12090:	mov	r2, r1
   12094:	bl	14e8c <__printf_chk@plt+0x106ec>
   12098:	cmp	r0, #0
   1209c:	bne	123d8 <__printf_chk@plt+0xdc38>
   120a0:	mov	r0, r5
   120a4:	add	r1, sp, #40	; 0x28
   120a8:	add	r2, sp, #36	; 0x24
   120ac:	bl	14f3c <__printf_chk@plt+0x1079c>
   120b0:	subs	r8, r0, #0
   120b4:	bne	12480 <__printf_chk@plt+0xdce0>
   120b8:	ldr	r3, [sp, #36]	; 0x24
   120bc:	cmp	r3, #32
   120c0:	bne	123d8 <__printf_chk@plt+0xdc38>
   120c4:	mov	r0, r4
   120c8:	bl	ea70 <__printf_chk@plt+0xa2d0>
   120cc:	subs	r4, r0, #0
   120d0:	beq	12648 <__printf_chk@plt+0xdea8>
   120d4:	ldr	r3, [sp, #40]	; 0x28
   120d8:	mov	r9, r8
   120dc:	str	r8, [sp, #40]	; 0x28
   120e0:	str	r3, [r4, #28]
   120e4:	ldr	r1, [r4]
   120e8:	cmp	r1, #4
   120ec:	beq	123e4 <__printf_chk@plt+0xdc44>
   120f0:	ldr	r3, [pc, #1828]	; 1281c <__printf_chk@plt+0xe07c>
   120f4:	add	r3, pc, r3
   120f8:	add	r3, r3, #24
   120fc:	b	1210c <__printf_chk@plt+0xd96c>
   12100:	cmp	r1, r2
   12104:	add	r3, r3, #24
   12108:	beq	123ec <__printf_chk@plt+0xdc4c>
   1210c:	ldr	r2, [r3, #8]
   12110:	mov	r0, r3
   12114:	cmn	r2, #1
   12118:	bne	12100 <__printf_chk@plt+0xd960>
   1211c:	mov	r0, r5
   12120:	bl	cfb0 <__printf_chk@plt+0x8810>
   12124:	cmp	r0, #0
   12128:	bne	1265c <__printf_chk@plt+0xdebc>
   1212c:	cmp	r7, #0
   12130:	moveq	r8, r7
   12134:	strne	r4, [r7]
   12138:	movne	r8, r0
   1213c:	movne	r4, r0
   12140:	mov	r0, sl
   12144:	bl	c9c0 <__printf_chk@plt+0x8220>
   12148:	mov	r0, r4
   1214c:	bl	e818 <__printf_chk@plt+0xa078>
   12150:	ldr	r0, [sp, #28]
   12154:	bl	3bdc <free@plt>
   12158:	ldr	r0, [sp, #32]
   1215c:	bl	3bdc <free@plt>
   12160:	ldr	r0, [sp, #40]	; 0x28
   12164:	bl	3bdc <free@plt>
   12168:	cmp	r9, #0
   1216c:	beq	12178 <__printf_chk@plt+0xd9d8>
   12170:	mov	r0, r9
   12174:	bl	3d08 <EC_POINT_free@plt>
   12178:	ldr	r2, [sp, #76]	; 0x4c
   1217c:	mov	r0, r8
   12180:	ldr	r3, [r6]
   12184:	cmp	r2, r3
   12188:	bne	12684 <__printf_chk@plt+0xdee4>
   1218c:	add	sp, sp, #84	; 0x54
   12190:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12194:	mov	r1, #0
   12198:	mov	r0, r5
   1219c:	mov	r2, r1
   121a0:	bl	14e8c <__printf_chk@plt+0x106ec>
   121a4:	cmp	r0, #0
   121a8:	bne	123d8 <__printf_chk@plt+0xdc38>
   121ac:	mov	r0, r4
   121b0:	bl	ea70 <__printf_chk@plt+0xa2d0>
   121b4:	subs	r4, r0, #0
   121b8:	beq	12648 <__printf_chk@plt+0xdea8>
   121bc:	ldr	r3, [r4, #8]
   121c0:	mov	r0, r5
   121c4:	ldr	r1, [r3, #20]
   121c8:	bl	15fdc <__printf_chk@plt+0x1183c>
   121cc:	cmp	r0, #0
   121d0:	bne	1227c <__printf_chk@plt+0xdadc>
   121d4:	ldr	r3, [r4, #8]
   121d8:	mov	r0, r5
   121dc:	ldr	r1, [r3, #16]
   121e0:	bl	15fdc <__printf_chk@plt+0x1183c>
   121e4:	cmp	r0, #0
   121e8:	bne	1227c <__printf_chk@plt+0xdadc>
   121ec:	mov	r9, r0
   121f0:	b	120e4 <__printf_chk@plt+0xd944>
   121f4:	mov	r1, #0
   121f8:	mov	r0, r5
   121fc:	mov	r2, r1
   12200:	bl	14e8c <__printf_chk@plt+0x106ec>
   12204:	cmp	r0, #0
   12208:	bne	123d8 <__printf_chk@plt+0xdc38>
   1220c:	mov	r0, r4
   12210:	bl	ea70 <__printf_chk@plt+0xa2d0>
   12214:	subs	r4, r0, #0
   12218:	beq	12648 <__printf_chk@plt+0xdea8>
   1221c:	ldr	r3, [r4, #12]
   12220:	mov	r0, r5
   12224:	ldr	r1, [r3, #12]
   12228:	bl	15fdc <__printf_chk@plt+0x1183c>
   1222c:	cmp	r0, #0
   12230:	bne	1227c <__printf_chk@plt+0xdadc>
   12234:	ldr	r3, [r4, #12]
   12238:	mov	r0, r5
   1223c:	ldr	r1, [r3, #16]
   12240:	bl	15fdc <__printf_chk@plt+0x1183c>
   12244:	cmp	r0, #0
   12248:	bne	1227c <__printf_chk@plt+0xdadc>
   1224c:	ldr	r3, [r4, #12]
   12250:	mov	r0, r5
   12254:	ldr	r1, [r3, #20]
   12258:	bl	15fdc <__printf_chk@plt+0x1183c>
   1225c:	cmp	r0, #0
   12260:	bne	1227c <__printf_chk@plt+0xdadc>
   12264:	ldr	r3, [r4, #12]
   12268:	mov	r0, r5
   1226c:	ldr	r1, [r3, #24]
   12270:	bl	15fdc <__printf_chk@plt+0x1183c>
   12274:	cmp	r0, #0
   12278:	beq	121ec <__printf_chk@plt+0xda4c>
   1227c:	mvn	r8, #3
   12280:	mov	r0, sl
   12284:	bl	c9c0 <__printf_chk@plt+0x8220>
   12288:	mov	r0, r4
   1228c:	bl	e818 <__printf_chk@plt+0xa078>
   12290:	ldr	r0, [sp, #28]
   12294:	bl	3bdc <free@plt>
   12298:	ldr	r0, [sp, #32]
   1229c:	bl	3bdc <free@plt>
   122a0:	ldr	r0, [sp, #40]	; 0x28
   122a4:	bl	3bdc <free@plt>
   122a8:	b	12178 <__printf_chk@plt+0xd9d8>
   122ac:	mov	r1, #0
   122b0:	mov	r0, r5
   122b4:	mov	r2, r1
   122b8:	bl	14e8c <__printf_chk@plt+0x106ec>
   122bc:	cmp	r0, #0
   122c0:	bne	123d8 <__printf_chk@plt+0xdc38>
   122c4:	mov	r0, r4
   122c8:	bl	ea70 <__printf_chk@plt+0xa2d0>
   122cc:	subs	r4, r0, #0
   122d0:	beq	12648 <__printf_chk@plt+0xdea8>
   122d4:	ldr	r0, [sp, #28]
   122d8:	bl	e11c <__printf_chk@plt+0x997c>
   122dc:	add	r1, sp, #32
   122e0:	mov	r2, #0
   122e4:	str	r0, [r4, #16]
   122e8:	mov	r0, r5
   122ec:	bl	1501c <__printf_chk@plt+0x1087c>
   122f0:	cmp	r0, #0
   122f4:	bne	1227c <__printf_chk@plt+0xdadc>
   122f8:	ldr	r0, [sp, #32]
   122fc:	bl	e560 <__printf_chk@plt+0x9dc0>
   12300:	ldr	r3, [r4, #16]
   12304:	cmp	r3, r0
   12308:	bne	12654 <__printf_chk@plt+0xdeb4>
   1230c:	ldr	r0, [r4, #20]
   12310:	cmp	r0, #0
   12314:	beq	12320 <__printf_chk@plt+0xdb80>
   12318:	bl	44d0 <EC_KEY_free@plt>
   1231c:	ldr	r3, [r4, #16]
   12320:	mov	r0, r3
   12324:	bl	4578 <EC_KEY_new_by_curve_name@plt>
   12328:	cmp	r0, #0
   1232c:	str	r0, [r4, #20]
   12330:	beq	1267c <__printf_chk@plt+0xdedc>
   12334:	bl	4308 <EC_KEY_get0_group@plt>
   12338:	bl	4560 <EC_POINT_new@plt>
   1233c:	subs	r9, r0, #0
   12340:	beq	12674 <__printf_chk@plt+0xded4>
   12344:	ldr	r0, [r4, #20]
   12348:	bl	4308 <EC_KEY_get0_group@plt>
   1234c:	mov	r1, r9
   12350:	mov	r2, r0
   12354:	mov	r0, r5
   12358:	bl	16108 <__printf_chk@plt+0x11968>
   1235c:	cmp	r0, #0
   12360:	bne	12664 <__printf_chk@plt+0xdec4>
   12364:	ldr	r0, [r4, #20]
   12368:	bl	4308 <EC_KEY_get0_group@plt>
   1236c:	mov	r1, r9
   12370:	bl	11d94 <__printf_chk@plt+0xd5f4>
   12374:	cmp	r0, #0
   12378:	bne	1266c <__printf_chk@plt+0xdecc>
   1237c:	ldr	r0, [r4, #20]
   12380:	mov	r1, r9
   12384:	bl	3c60 <EC_KEY_set_public_key@plt>
   12388:	cmp	r0, #1
   1238c:	beq	120e4 <__printf_chk@plt+0xd944>
   12390:	mvn	r8, #1
   12394:	mov	r0, sl
   12398:	bl	c9c0 <__printf_chk@plt+0x8220>
   1239c:	mov	r0, r4
   123a0:	bl	e818 <__printf_chk@plt+0xa078>
   123a4:	ldr	r0, [sp, #28]
   123a8:	bl	3bdc <free@plt>
   123ac:	ldr	r0, [sp, #32]
   123b0:	bl	3bdc <free@plt>
   123b4:	ldr	r0, [sp, #40]	; 0x28
   123b8:	bl	3bdc <free@plt>
   123bc:	b	12170 <__printf_chk@plt+0xd9d0>
   123c0:	mov	r0, #10
   123c4:	bl	ea70 <__printf_chk@plt+0xa2d0>
   123c8:	subs	r4, r0, #0
   123cc:	beq	12648 <__printf_chk@plt+0xdea8>
   123d0:	mov	r9, #0
   123d4:	b	120e4 <__printf_chk@plt+0xd944>
   123d8:	mov	r4, #0
   123dc:	mvn	r8, #3
   123e0:	b	12280 <__printf_chk@plt+0xdae0>
   123e4:	ldr	r0, [pc, #1076]	; 12820 <__printf_chk@plt+0xe080>
   123e8:	add	r0, pc, r0
   123ec:	ldr	r3, [r0, #16]
   123f0:	cmp	r3, #0
   123f4:	beq	1211c <__printf_chk@plt+0xd97c>
   123f8:	ldr	r2, [r4, #32]
   123fc:	mov	r3, #0
   12400:	mov	r1, sl
   12404:	str	r3, [sp, #44]	; 0x2c
   12408:	str	r3, [sp, #48]	; 0x30
   1240c:	str	r3, [sp, #52]	; 0x34
   12410:	str	r3, [sp, #56]	; 0x38
   12414:	str	r3, [sp, #60]	; 0x3c
   12418:	str	r3, [sp, #64]	; 0x40
   1241c:	str	r3, [sp, #68]	; 0x44
   12420:	ldr	r0, [r2]
   12424:	bl	15284 <__printf_chk@plt+0x10ae4>
   12428:	subs	r8, r0, #0
   1242c:	bne	12140 <__printf_chk@plt+0xd9a0>
   12430:	ldr	r1, [r4, #32]
   12434:	mov	r0, r5
   12438:	add	r1, r1, #8
   1243c:	bl	14bfc <__printf_chk@plt+0x1045c>
   12440:	cmp	r0, #0
   12444:	beq	12494 <__printf_chk@plt+0xdcf4>
   12448:	mvn	r8, #3
   1244c:	ldr	r0, [sp, #56]	; 0x38
   12450:	bl	c9c0 <__printf_chk@plt+0x8220>
   12454:	ldr	r0, [sp, #48]	; 0x30
   12458:	bl	c9c0 <__printf_chk@plt+0x8220>
   1245c:	ldr	r0, [sp, #52]	; 0x34
   12460:	bl	c9c0 <__printf_chk@plt+0x8220>
   12464:	ldr	r0, [sp, #44]	; 0x2c
   12468:	bl	c9c0 <__printf_chk@plt+0x8220>
   1246c:	ldr	r0, [sp, #60]	; 0x3c
   12470:	bl	3bdc <free@plt>
   12474:	cmp	r8, #0
   12478:	beq	1211c <__printf_chk@plt+0xd97c>
   1247c:	b	12140 <__printf_chk@plt+0xd9a0>
   12480:	mov	r4, #0
   12484:	b	12280 <__printf_chk@plt+0xdae0>
   12488:	mov	r4, #0
   1248c:	mvn	r8, #13
   12490:	b	12280 <__printf_chk@plt+0xdae0>
   12494:	ldr	r1, [r4, #32]
   12498:	mov	r0, r5
   1249c:	add	r1, r1, #4
   124a0:	bl	14cf8 <__printf_chk@plt+0x10558>
   124a4:	cmp	r0, #0
   124a8:	bne	12448 <__printf_chk@plt+0xdca8>
   124ac:	ldr	r1, [r4, #32]
   124b0:	mov	r0, r5
   124b4:	add	r2, sp, #68	; 0x44
   124b8:	add	r1, r1, #16
   124bc:	bl	1501c <__printf_chk@plt+0x1087c>
   124c0:	cmp	r0, #0
   124c4:	bne	12448 <__printf_chk@plt+0xdca8>
   124c8:	mov	r0, r5
   124cc:	add	r1, sp, #44	; 0x2c
   124d0:	bl	15750 <__printf_chk@plt+0x10fb0>
   124d4:	cmp	r0, #0
   124d8:	bne	12448 <__printf_chk@plt+0xdca8>
   124dc:	ldr	r1, [r4, #32]
   124e0:	mov	r0, r5
   124e4:	add	r1, r1, #32
   124e8:	bl	14bfc <__printf_chk@plt+0x1045c>
   124ec:	cmp	r0, #0
   124f0:	bne	12448 <__printf_chk@plt+0xdca8>
   124f4:	ldr	r1, [r4, #32]
   124f8:	mov	r0, r5
   124fc:	add	r1, r1, #40	; 0x28
   12500:	bl	14bfc <__printf_chk@plt+0x1045c>
   12504:	cmp	r0, #0
   12508:	bne	12448 <__printf_chk@plt+0xdca8>
   1250c:	mov	r0, r5
   12510:	add	r1, sp, #48	; 0x30
   12514:	bl	15750 <__printf_chk@plt+0x10fb0>
   12518:	cmp	r0, #0
   1251c:	bne	12448 <__printf_chk@plt+0xdca8>
   12520:	mov	r0, r5
   12524:	add	r1, sp, #52	; 0x34
   12528:	bl	15750 <__printf_chk@plt+0x10fb0>
   1252c:	cmp	r0, #0
   12530:	bne	12448 <__printf_chk@plt+0xdca8>
   12534:	mov	r1, #0
   12538:	mov	r0, r5
   1253c:	mov	r2, r1
   12540:	bl	14e8c <__printf_chk@plt+0x106ec>
   12544:	cmp	r0, #0
   12548:	bne	12448 <__printf_chk@plt+0xdca8>
   1254c:	mov	r0, r5
   12550:	add	r1, sp, #56	; 0x38
   12554:	bl	15750 <__printf_chk@plt+0x10fb0>
   12558:	cmp	r0, #0
   1255c:	bne	12448 <__printf_chk@plt+0xdca8>
   12560:	ldr	r3, [r4, #32]
   12564:	ldr	r0, [r3]
   12568:	bl	cfb0 <__printf_chk@plt+0x8810>
   1256c:	mov	r8, r0
   12570:	mov	r0, r5
   12574:	bl	cfb0 <__printf_chk@plt+0x8810>
   12578:	add	r1, sp, #60	; 0x3c
   1257c:	add	r2, sp, #64	; 0x40
   12580:	rsb	r8, r0, r8
   12584:	mov	r0, r5
   12588:	str	r8, [sp, #20]
   1258c:	bl	14f3c <__printf_chk@plt+0x1079c>
   12590:	cmp	r0, #0
   12594:	bne	12448 <__printf_chk@plt+0xdca8>
   12598:	ldr	r3, [r4, #32]
   1259c:	ldr	r3, [r3, #4]
   125a0:	sub	r3, r3, #1
   125a4:	cmp	r3, #1
   125a8:	mvnhi	r8, #17
   125ac:	bhi	1244c <__printf_chk@plt+0xdcac>
   125b0:	add	r8, sp, #72	; 0x48
   125b4:	mov	fp, r4
   125b8:	ldr	r0, [sp, #44]	; 0x2c
   125bc:	bl	cfb0 <__printf_chk@plt+0x8810>
   125c0:	cmp	r0, #0
   125c4:	beq	126b0 <__printf_chk@plt+0xdf10>
   125c8:	ldr	r3, [fp, #32]
   125cc:	mov	r0, #0
   125d0:	str	r0, [sp, #72]	; 0x48
   125d4:	ldr	r3, [r3, #20]
   125d8:	cmp	r3, #255	; 0xff
   125dc:	bhi	126a8 <__printf_chk@plt+0xdf08>
   125e0:	ldr	r0, [sp, #44]	; 0x2c
   125e4:	mov	r1, r8
   125e8:	mov	r2, #0
   125ec:	bl	1501c <__printf_chk@plt+0x1087c>
   125f0:	cmp	r0, #0
   125f4:	bne	126a8 <__printf_chk@plt+0xdf08>
   125f8:	ldr	r4, [fp, #32]
   125fc:	mov	r2, #4
   12600:	ldr	ip, [r4, #24]
   12604:	ldr	r1, [r4, #20]
   12608:	mov	r0, ip
   1260c:	add	r1, r1, #1
   12610:	str	ip, [sp, #16]
   12614:	bl	40afc <__printf_chk@plt+0x3c35c>
   12618:	str	r0, [r4, #24]
   1261c:	ldr	r3, [fp, #32]
   12620:	ldr	ip, [sp, #16]
   12624:	ldr	r2, [r3, #24]
   12628:	cmp	r2, #0
   1262c:	beq	12688 <__printf_chk@plt+0xdee8>
   12630:	ldr	r1, [r3, #20]
   12634:	ldr	r0, [sp, #72]	; 0x48
   12638:	add	ip, r1, #1
   1263c:	str	ip, [r3, #20]
   12640:	str	r0, [r2, r1, lsl #2]
   12644:	b	125b8 <__printf_chk@plt+0xde18>
   12648:	mov	r4, #0
   1264c:	mvn	r8, #1
   12650:	b	12280 <__printf_chk@plt+0xdae0>
   12654:	mvn	r8, #14
   12658:	b	12280 <__printf_chk@plt+0xdae0>
   1265c:	mvn	r8, #3
   12660:	b	12140 <__printf_chk@plt+0xd9a0>
   12664:	mvn	r8, #3
   12668:	b	12394 <__printf_chk@plt+0xdbf4>
   1266c:	mvn	r8, #19
   12670:	b	12394 <__printf_chk@plt+0xdbf4>
   12674:	mvn	r8, #1
   12678:	b	12280 <__printf_chk@plt+0xdae0>
   1267c:	mvn	r8, #11
   12680:	b	12280 <__printf_chk@plt+0xdae0>
   12684:	bl	41b8 <__stack_chk_fail@plt>
   12688:	mov	r4, fp
   1268c:	ldr	r0, [sp, #72]	; 0x48
   12690:	mov	fp, ip
   12694:	bl	3bdc <free@plt>
   12698:	ldr	r3, [r4, #32]
   1269c:	mvn	r8, #1
   126a0:	str	fp, [r3, #24]
   126a4:	b	1244c <__printf_chk@plt+0xdcac>
   126a8:	mov	r4, fp
   126ac:	b	12448 <__printf_chk@plt+0xdca8>
   126b0:	ldr	r3, [fp, #32]
   126b4:	mov	r4, fp
   126b8:	ldr	r1, [sp, #48]	; 0x30
   126bc:	ldr	r0, [r3, #48]	; 0x30
   126c0:	bl	15284 <__printf_chk@plt+0x10ae4>
   126c4:	subs	r8, r0, #0
   126c8:	bne	1244c <__printf_chk@plt+0xdcac>
   126cc:	ldr	r1, [sp, #52]	; 0x34
   126d0:	cmp	r1, #0
   126d4:	beq	126ec <__printf_chk@plt+0xdf4c>
   126d8:	ldr	r3, [fp, #32]
   126dc:	ldr	r0, [r3, #52]	; 0x34
   126e0:	bl	15284 <__printf_chk@plt+0x10ae4>
   126e4:	subs	r8, r0, #0
   126e8:	bne	1244c <__printf_chk@plt+0xdcac>
   126ec:	ldr	r0, [sp, #48]	; 0x30
   126f0:	bl	cfb0 <__printf_chk@plt+0x8810>
   126f4:	cmp	r0, #0
   126f8:	beq	1273c <__printf_chk@plt+0xdf9c>
   126fc:	mov	r1, #0
   12700:	ldr	r0, [sp, #48]	; 0x30
   12704:	mov	r2, r1
   12708:	bl	14e8c <__printf_chk@plt+0x106ec>
   1270c:	subs	r1, r0, #0
   12710:	bne	12728 <__printf_chk@plt+0xdf88>
   12714:	ldr	r0, [sp, #48]	; 0x30
   12718:	mov	r2, r1
   1271c:	bl	14e8c <__printf_chk@plt+0x106ec>
   12720:	cmp	r0, #0
   12724:	beq	126ec <__printf_chk@plt+0xdf4c>
   12728:	ldr	r3, [r4, #32]
   1272c:	mvn	r8, #3
   12730:	ldr	r0, [r3, #48]	; 0x30
   12734:	bl	cd24 <__printf_chk@plt+0x8584>
   12738:	b	1244c <__printf_chk@plt+0xdcac>
   1273c:	ldr	r0, [sp, #52]	; 0x34
   12740:	cmp	r0, #0
   12744:	beq	12794 <__printf_chk@plt+0xdff4>
   12748:	bl	cfb0 <__printf_chk@plt+0x8810>
   1274c:	cmp	r0, #0
   12750:	beq	12794 <__printf_chk@plt+0xdff4>
   12754:	mov	r1, #0
   12758:	ldr	r0, [sp, #52]	; 0x34
   1275c:	mov	r2, r1
   12760:	bl	14e8c <__printf_chk@plt+0x106ec>
   12764:	subs	r1, r0, #0
   12768:	bne	12780 <__printf_chk@plt+0xdfe0>
   1276c:	ldr	r0, [sp, #52]	; 0x34
   12770:	mov	r2, r1
   12774:	bl	14e8c <__printf_chk@plt+0x106ec>
   12778:	cmp	r0, #0
   1277c:	beq	1273c <__printf_chk@plt+0xdf9c>
   12780:	ldr	r3, [r4, #32]
   12784:	mvn	r8, #3
   12788:	ldr	r0, [r3, #52]	; 0x34
   1278c:	bl	cd24 <__printf_chk@plt+0x8584>
   12790:	b	1244c <__printf_chk@plt+0xdcac>
   12794:	ldr	r1, [r4, #32]
   12798:	mov	r2, #0
   1279c:	ldr	r0, [sp, #56]	; 0x38
   127a0:	add	r1, r1, #56	; 0x38
   127a4:	bl	11f80 <__printf_chk@plt+0xd7e0>
   127a8:	subs	fp, r0, #0
   127ac:	beq	127b8 <__printf_chk@plt+0xe018>
   127b0:	mvn	r8, #18
   127b4:	b	1244c <__printf_chk@plt+0xdcac>
   127b8:	ldr	r3, [r4, #32]
   127bc:	ldr	r8, [r3, #56]	; 0x38
   127c0:	ldr	r2, [r8]
   127c4:	sub	r2, r2, #1
   127c8:	cmp	r2, #3
   127cc:	bhi	127b0 <__printf_chk@plt+0xe010>
   127d0:	ldr	r1, [sp, #60]	; 0x3c
   127d4:	ldr	r2, [sp, #64]	; 0x40
   127d8:	ldr	r0, [r3]
   127dc:	str	r1, [sp, #16]
   127e0:	str	r2, [sp, #12]
   127e4:	bl	d150 <__printf_chk@plt+0x89b0>
   127e8:	ldr	r1, [sp, #16]
   127ec:	ldr	r2, [sp, #12]
   127f0:	mov	r3, r0
   127f4:	ldr	r0, [sp, #20]
   127f8:	stm	sp, {r0, fp}
   127fc:	mov	r0, r8
   12800:	bl	10750 <__printf_chk@plt+0xbfb0>
   12804:	mov	r8, r0
   12808:	b	1244c <__printf_chk@plt+0xdcac>
   1280c:	andeq	r4, r6, ip, lsl #23
   12810:	andeq	r0, r0, r8, lsl #9
   12814:	muleq	r6, r0, r1
   12818:	andeq	r4, r6, r8, lsr #2
   1281c:	andeq	r4, r6, r0, lsr #1
   12820:	andeq	r3, r6, ip, lsr #27
   12824:	push	{r3, r4, r5, lr}
   12828:	mov	r4, r2
   1282c:	bl	c798 <__printf_chk@plt+0x7ff8>
   12830:	subs	r5, r0, #0
   12834:	beq	12858 <__printf_chk@plt+0xe0b8>
   12838:	mov	r1, r4
   1283c:	mov	r2, #1
   12840:	bl	11f80 <__printf_chk@plt+0xd7e0>
   12844:	mov	r4, r0
   12848:	mov	r0, r5
   1284c:	bl	c9c0 <__printf_chk@plt+0x8220>
   12850:	mov	r0, r4
   12854:	pop	{r3, r4, r5, pc}
   12858:	mvn	r0, #1
   1285c:	pop	{r3, r4, r5, pc}
   12860:	ldr	r3, [pc, #1272]	; 12d60 <__printf_chk@plt+0xe5c0>
   12864:	ldr	r2, [pc, #1272]	; 12d64 <__printf_chk@plt+0xe5c4>
   12868:	add	r3, pc, r3
   1286c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12870:	subs	r4, r0, #0
   12874:	ldr	r5, [r3, r2]
   12878:	sub	sp, sp, #20
   1287c:	mov	r6, r1
   12880:	ldr	r3, [r5]
   12884:	str	r3, [sp, #12]
   12888:	beq	12abc <__printf_chk@plt+0xe31c>
   1288c:	ldr	r7, [r4]
   12890:	ldr	sl, [r1]
   12894:	cmp	r7, #10
   12898:	addls	pc, pc, r7, lsl #2
   1289c:	b	12abc <__printf_chk@plt+0xe31c>
   128a0:	b	12914 <__printf_chk@plt+0xe174>
   128a4:	b	128cc <__printf_chk@plt+0xe12c>
   128a8:	b	128cc <__printf_chk@plt+0xe12c>
   128ac:	b	128cc <__printf_chk@plt+0xe12c>
   128b0:	b	128cc <__printf_chk@plt+0xe12c>
   128b4:	b	128cc <__printf_chk@plt+0xe12c>
   128b8:	b	128cc <__printf_chk@plt+0xe12c>
   128bc:	b	128cc <__printf_chk@plt+0xe12c>
   128c0:	b	128cc <__printf_chk@plt+0xe12c>
   128c4:	b	12abc <__printf_chk@plt+0xe31c>
   128c8:	b	128cc <__printf_chk@plt+0xe12c>
   128cc:	mov	r0, sl
   128d0:	mov	r1, #32
   128d4:	bl	474c <strchr@plt>
   128d8:	subs	r9, r0, #0
   128dc:	beq	12b40 <__printf_chk@plt+0xe3a0>
   128e0:	mov	r3, #0
   128e4:	mov	r0, sl
   128e8:	strb	r3, [r9]
   128ec:	bl	e0a8 <__printf_chk@plt+0x9908>
   128f0:	sub	r8, r0, #5
   128f4:	mov	fp, r0
   128f8:	cmp	r8, #3
   128fc:	addls	pc, pc, r8, lsl #2
   12900:	b	129b0 <__printf_chk@plt+0xe210>
   12904:	b	129b8 <__printf_chk@plt+0xe218>
   12908:	b	129b8 <__printf_chk@plt+0xe218>
   1290c:	b	12b48 <__printf_chk@plt+0xe3a8>
   12910:	b	129b8 <__printf_chk@plt+0xe218>
   12914:	add	r8, sp, #8
   12918:	mov	r0, sl
   1291c:	mov	r2, #10
   12920:	mov	r1, r8
   12924:	bl	3e28 <strtoul@plt>
   12928:	ldrb	r3, [sl]
   1292c:	cmp	r3, #0
   12930:	mov	r9, r0
   12934:	beq	12b40 <__printf_chk@plt+0xe3a0>
   12938:	ldr	r3, [sp, #8]
   1293c:	ldr	r0, [pc, #1060]	; 12d68 <__printf_chk@plt+0xe5c8>
   12940:	ldrb	r1, [r3]
   12944:	add	r0, pc, r0
   12948:	bl	474c <strchr@plt>
   1294c:	cmp	r0, #0
   12950:	beq	12b40 <__printf_chk@plt+0xe3a0>
   12954:	sub	r3, r9, #1
   12958:	cmp	r3, #16384	; 0x4000
   1295c:	bcs	12b40 <__printf_chk@plt+0xe3a0>
   12960:	ldr	r3, [r4, #8]
   12964:	mov	r0, r8
   12968:	ldr	r1, [r3, #20]
   1296c:	bl	de1c <__printf_chk@plt+0x967c>
   12970:	cmp	r0, #0
   12974:	blt	12ae8 <__printf_chk@plt+0xe348>
   12978:	ldr	r3, [r4, #8]
   1297c:	mov	r0, r8
   12980:	ldr	r1, [r3, #16]
   12984:	bl	de1c <__printf_chk@plt+0x967c>
   12988:	cmp	r0, #0
   1298c:	blt	12ae8 <__printf_chk@plt+0xe348>
   12990:	ldr	r3, [r4, #8]
   12994:	ldr	r0, [r3, #16]
   12998:	bl	43e0 <BN_num_bits@plt>
   1299c:	cmp	r0, r9
   129a0:	bne	12d2c <__printf_chk@plt+0xe58c>
   129a4:	ldr	r3, [sp, #8]
   129a8:	str	r3, [r6]
   129ac:	b	12ac0 <__printf_chk@plt+0xe320>
   129b0:	cmp	r0, #3
   129b4:	beq	12b48 <__printf_chk@plt+0xe3a8>
   129b8:	mvn	sl, #0
   129bc:	cmp	fp, #10
   129c0:	mov	r3, #32
   129c4:	strb	r3, [r9]
   129c8:	beq	12b40 <__printf_chk@plt+0xe3a0>
   129cc:	ldrb	r3, [r9, #1]
   129d0:	add	r9, r9, #1
   129d4:	cmp	r3, #0
   129d8:	beq	12b40 <__printf_chk@plt+0xe3a0>
   129dc:	ldr	r3, [r4]
   129e0:	cmp	r3, #10
   129e4:	beq	129f0 <__printf_chk@plt+0xe250>
   129e8:	cmp	fp, r3
   129ec:	bne	12cbc <__printf_chk@plt+0xe51c>
   129f0:	bl	c728 <__printf_chk@plt+0x7f88>
   129f4:	subs	r7, r0, #0
   129f8:	beq	12d44 <__printf_chk@plt+0xe5a4>
   129fc:	mov	r0, r9
   12a00:	mov	r1, #32
   12a04:	bl	474c <strchr@plt>
   12a08:	cmp	r0, #0
   12a0c:	beq	12ca8 <__printf_chk@plt+0xe508>
   12a10:	ldrb	r3, [r0, #1]
   12a14:	mov	r2, #0
   12a18:	add	r1, r0, #1
   12a1c:	strb	r2, [r0]
   12a20:	cmp	r3, #32
   12a24:	cmpne	r3, #9
   12a28:	bne	12a44 <__printf_chk@plt+0xe2a4>
   12a2c:	add	r3, r0, #2
   12a30:	mov	r1, r3
   12a34:	ldrb	r2, [r3], #1
   12a38:	cmp	r2, #32
   12a3c:	cmpne	r2, #9
   12a40:	beq	12a30 <__printf_chk@plt+0xe290>
   12a44:	str	r1, [sp, #8]
   12a48:	mov	r1, r9
   12a4c:	mov	r0, r7
   12a50:	bl	15df0 <__printf_chk@plt+0x11650>
   12a54:	subs	r3, r0, #0
   12a58:	mov	r0, r7
   12a5c:	bne	12adc <__printf_chk@plt+0xe33c>
   12a60:	bl	d150 <__printf_chk@plt+0x89b0>
   12a64:	mov	r9, r0
   12a68:	mov	r0, r7
   12a6c:	bl	cfb0 <__printf_chk@plt+0x8810>
   12a70:	add	r2, sp, #4
   12a74:	mov	r1, r0
   12a78:	mov	r0, r9
   12a7c:	bl	12824 <__printf_chk@plt+0xe084>
   12a80:	subs	r3, r0, #0
   12a84:	mov	r0, r7
   12a88:	bne	12adc <__printf_chk@plt+0xe33c>
   12a8c:	bl	c9c0 <__printf_chk@plt+0x8220>
   12a90:	ldr	ip, [sp, #4]
   12a94:	ldr	r3, [ip]
   12a98:	cmp	fp, r3
   12a9c:	bne	12d34 <__printf_chk@plt+0xe594>
   12aa0:	cmp	r8, #3
   12aa4:	addls	pc, pc, r8, lsl #2
   12aa8:	b	12b64 <__printf_chk@plt+0xe3c4>
   12aac:	b	12af0 <__printf_chk@plt+0xe350>
   12ab0:	b	12af0 <__printf_chk@plt+0xe350>
   12ab4:	b	12b6c <__printf_chk@plt+0xe3cc>
   12ab8:	b	12af0 <__printf_chk@plt+0xe350>
   12abc:	mvn	r7, #9
   12ac0:	ldr	r2, [sp, #12]
   12ac4:	mov	r0, r7
   12ac8:	ldr	r3, [r5]
   12acc:	cmp	r2, r3
   12ad0:	bne	12d5c <__printf_chk@plt+0xe5bc>
   12ad4:	add	sp, sp, #20
   12ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12adc:	mov	r7, r3
   12ae0:	bl	c9c0 <__printf_chk@plt+0x8220>
   12ae4:	b	12ac0 <__printf_chk@plt+0xe320>
   12ae8:	mov	r7, r0
   12aec:	b	12ac0 <__printf_chk@plt+0xe320>
   12af0:	str	fp, [r4]
   12af4:	ldr	r3, [pc, #624]	; 12d6c <__printf_chk@plt+0xe5cc>
   12af8:	add	r3, pc, r3
   12afc:	add	r3, r3, #24
   12b00:	b	12b10 <__printf_chk@plt+0xe370>
   12b04:	cmp	fp, r2
   12b08:	add	r3, r3, #24
   12b0c:	beq	12b8c <__printf_chk@plt+0xe3ec>
   12b10:	ldr	r2, [r3, #8]
   12b14:	mov	r1, r3
   12b18:	cmn	r2, #1
   12b1c:	bne	12b04 <__printf_chk@plt+0xe364>
   12b20:	sub	r3, fp, #5
   12b24:	cmp	r3, #3
   12b28:	addls	pc, pc, r3, lsl #2
   12b2c:	b	12d04 <__printf_chk@plt+0xe564>
   12b30:	b	12c40 <__printf_chk@plt+0xe4a0>
   12b34:	b	12c14 <__printf_chk@plt+0xe474>
   12b38:	b	12c6c <__printf_chk@plt+0xe4cc>
   12b3c:	b	12be0 <__printf_chk@plt+0xe440>
   12b40:	mvn	r7, #3
   12b44:	b	12ac0 <__printf_chk@plt+0xe320>
   12b48:	mov	r0, sl
   12b4c:	bl	e11c <__printf_chk@plt+0x997c>
   12b50:	cmn	r0, #1
   12b54:	mov	sl, r0
   12b58:	bne	129bc <__printf_chk@plt+0xe21c>
   12b5c:	mvn	r7, #11
   12b60:	b	12ac0 <__printf_chk@plt+0xe320>
   12b64:	cmp	fp, #3
   12b68:	bne	12b78 <__printf_chk@plt+0xe3d8>
   12b6c:	ldr	r3, [ip, #16]
   12b70:	cmp	r3, sl
   12b74:	bne	12d4c <__printf_chk@plt+0xe5ac>
   12b78:	cmp	fp, #4
   12b7c:	str	fp, [r4]
   12b80:	bne	12af4 <__printf_chk@plt+0xe354>
   12b84:	ldr	r1, [pc, #484]	; 12d70 <__printf_chk@plt+0xe5d0>
   12b88:	add	r1, pc, r1
   12b8c:	ldr	r3, [r1, #16]
   12b90:	cmp	r3, #0
   12b94:	beq	12b20 <__printf_chk@plt+0xe380>
   12b98:	ldr	r1, [ip]
   12b9c:	ldr	r3, [pc, #464]	; 12d74 <__printf_chk@plt+0xe5d4>
   12ba0:	cmp	r1, #4
   12ba4:	add	r3, pc, r3
   12ba8:	add	r3, r3, #24
   12bac:	bne	12bc0 <__printf_chk@plt+0xe420>
   12bb0:	b	12cc4 <__printf_chk@plt+0xe524>
   12bb4:	cmp	r1, r2
   12bb8:	add	r3, r3, #24
   12bbc:	beq	12ccc <__printf_chk@plt+0xe52c>
   12bc0:	ldr	r2, [r3, #8]
   12bc4:	mov	r0, r3
   12bc8:	cmn	r2, #1
   12bcc:	bne	12bb4 <__printf_chk@plt+0xe414>
   12bd0:	mov	r0, ip
   12bd4:	mvn	r7, #15
   12bd8:	bl	e818 <__printf_chk@plt+0xa078>
   12bdc:	b	12ac0 <__printf_chk@plt+0xe320>
   12be0:	ldr	r0, [r4, #28]
   12be4:	bl	3bdc <free@plt>
   12be8:	ldr	r3, [sp, #4]
   12bec:	mov	r2, #0
   12bf0:	ldr	r1, [r3, #28]
   12bf4:	mov	r0, r3
   12bf8:	str	r1, [r4, #28]
   12bfc:	str	r2, [r3, #28]
   12c00:	ldr	r3, [sp, #8]
   12c04:	mov	r7, #0
   12c08:	str	r3, [r6]
   12c0c:	bl	e818 <__printf_chk@plt+0xa078>
   12c10:	b	12ac0 <__printf_chk@plt+0xe320>
   12c14:	ldr	r0, [r4, #12]
   12c18:	cmp	r0, #0
   12c1c:	beq	12c28 <__printf_chk@plt+0xe488>
   12c20:	bl	444c <DSA_free@plt>
   12c24:	ldr	ip, [sp, #4]
   12c28:	ldr	r2, [ip, #12]
   12c2c:	mov	r3, #0
   12c30:	mov	r0, ip
   12c34:	str	r2, [r4, #12]
   12c38:	str	r3, [ip, #12]
   12c3c:	b	12c00 <__printf_chk@plt+0xe460>
   12c40:	ldr	r0, [r4, #8]
   12c44:	cmp	r0, #0
   12c48:	beq	12c54 <__printf_chk@plt+0xe4b4>
   12c4c:	bl	411c <RSA_free@plt>
   12c50:	ldr	ip, [sp, #4]
   12c54:	ldr	r2, [ip, #8]
   12c58:	mov	r3, #0
   12c5c:	mov	r0, ip
   12c60:	str	r2, [r4, #8]
   12c64:	str	r3, [ip, #8]
   12c68:	b	12c00 <__printf_chk@plt+0xe460>
   12c6c:	ldr	r0, [r4, #20]
   12c70:	cmp	r0, #0
   12c74:	beq	12c80 <__printf_chk@plt+0xe4e0>
   12c78:	bl	44d0 <EC_KEY_free@plt>
   12c7c:	ldr	ip, [sp, #4]
   12c80:	ldr	r1, [ip, #20]
   12c84:	mov	r2, #0
   12c88:	mvn	r3, #0
   12c8c:	mov	r0, ip
   12c90:	str	r1, [r4, #20]
   12c94:	ldr	r1, [ip, #16]
   12c98:	str	r1, [r4, #16]
   12c9c:	str	r2, [ip, #20]
   12ca0:	str	r3, [ip, #16]
   12ca4:	b	12c00 <__printf_chk@plt+0xe460>
   12ca8:	mov	r0, r9
   12cac:	bl	4458 <strlen@plt>
   12cb0:	add	r0, r9, r0
   12cb4:	str	r0, [sp, #8]
   12cb8:	b	12a48 <__printf_chk@plt+0xe2a8>
   12cbc:	mvn	r7, #12
   12cc0:	b	12ac0 <__printf_chk@plt+0xe320>
   12cc4:	ldr	r0, [pc, #172]	; 12d78 <__printf_chk@plt+0xe5d8>
   12cc8:	add	r0, pc, r0
   12ccc:	ldr	r3, [r0, #16]
   12cd0:	cmp	r3, #0
   12cd4:	beq	12bd0 <__printf_chk@plt+0xe430>
   12cd8:	ldr	r0, [r4, #32]
   12cdc:	cmp	r0, #0
   12ce0:	beq	12cec <__printf_chk@plt+0xe54c>
   12ce4:	bl	e980 <__printf_chk@plt+0xa1e0>
   12ce8:	ldr	ip, [sp, #4]
   12cec:	ldr	r2, [ip, #32]
   12cf0:	mov	r3, #0
   12cf4:	str	r2, [r4, #32]
   12cf8:	str	r3, [ip, #32]
   12cfc:	ldr	fp, [r4]
   12d00:	b	12b20 <__printf_chk@plt+0xe380>
   12d04:	sub	fp, fp, #1
   12d08:	cmp	fp, #3
   12d0c:	addls	pc, pc, fp, lsl #2
   12d10:	b	12d24 <__printf_chk@plt+0xe584>
   12d14:	b	12c40 <__printf_chk@plt+0xe4a0>
   12d18:	b	12c14 <__printf_chk@plt+0xe474>
   12d1c:	b	12c6c <__printf_chk@plt+0xe4cc>
   12d20:	b	12be0 <__printf_chk@plt+0xe440>
   12d24:	mov	r0, ip
   12d28:	b	12c00 <__printf_chk@plt+0xe460>
   12d2c:	mvn	r7, #10
   12d30:	b	12ac0 <__printf_chk@plt+0xe320>
   12d34:	mov	r0, ip
   12d38:	mvn	r7, #12
   12d3c:	bl	e818 <__printf_chk@plt+0xa078>
   12d40:	b	12ac0 <__printf_chk@plt+0xe320>
   12d44:	mvn	r7, #1
   12d48:	b	12ac0 <__printf_chk@plt+0xe320>
   12d4c:	mov	r0, ip
   12d50:	mvn	r7, #14
   12d54:	bl	e818 <__printf_chk@plt+0xa078>
   12d58:	b	12ac0 <__printf_chk@plt+0xe320>
   12d5c:	bl	41b8 <__stack_chk_fail@plt>
   12d60:	andeq	r4, r6, ip, lsr #5
   12d64:	andeq	r0, r0, r8, lsl #9
   12d68:	strdeq	r2, [r3], -r8
   12d6c:	muleq	r6, ip, r6
   12d70:	andeq	r3, r6, ip, lsl #12
   12d74:	strdeq	r3, [r6], -r0
   12d78:	andeq	r3, r6, ip, asr #9
   12d7c:	mov	r2, #1
   12d80:	b	11f80 <__printf_chk@plt+0xd7e0>
   12d84:	ldr	r3, [pc, #104]	; 12df4 <__printf_chk@plt+0xe654>
   12d88:	ldr	r2, [pc, #104]	; 12df8 <__printf_chk@plt+0xe658>
   12d8c:	add	r3, pc, r3
   12d90:	push	{r4, r5, lr}
   12d94:	sub	sp, sp, #12
   12d98:	ldr	r4, [r3, r2]
   12d9c:	mov	r5, r1
   12da0:	mov	r1, sp
   12da4:	ldr	r3, [r4]
   12da8:	str	r3, [sp, #4]
   12dac:	bl	15750 <__printf_chk@plt+0x10fb0>
   12db0:	cmp	r0, #0
   12db4:	bne	12dd8 <__printf_chk@plt+0xe638>
   12db8:	mov	r1, r5
   12dbc:	mov	r2, #1
   12dc0:	ldr	r0, [sp]
   12dc4:	bl	11f80 <__printf_chk@plt+0xd7e0>
   12dc8:	mov	r5, r0
   12dcc:	ldr	r0, [sp]
   12dd0:	bl	c9c0 <__printf_chk@plt+0x8220>
   12dd4:	mov	r0, r5
   12dd8:	ldr	r2, [sp, #4]
   12ddc:	ldr	r3, [r4]
   12de0:	cmp	r2, r3
   12de4:	bne	12df0 <__printf_chk@plt+0xe650>
   12de8:	add	sp, sp, #12
   12dec:	pop	{r4, r5, pc}
   12df0:	bl	41b8 <__stack_chk_fail@plt>
   12df4:	andeq	r3, r6, r8, lsl #27
   12df8:	andeq	r0, r0, r8, lsl #9
   12dfc:	push	{r4, r5, r6, r7, r8, lr}
   12e00:	mov	r5, r0
   12e04:	bl	4014 <BN_CTX_new@plt>
   12e08:	subs	r4, r0, #0
   12e0c:	beq	12ed4 <__printf_chk@plt+0xe734>
   12e10:	bl	441c <BN_CTX_start@plt>
   12e14:	mov	r0, r4
   12e18:	bl	3ccc <BN_CTX_get@plt>
   12e1c:	subs	r6, r0, #0
   12e20:	beq	12e58 <__printf_chk@plt+0xe6b8>
   12e24:	mov	r0, r4
   12e28:	bl	3ccc <BN_CTX_get@plt>
   12e2c:	subs	r7, r0, #0
   12e30:	beq	12e58 <__printf_chk@plt+0xe6b8>
   12e34:	mov	r0, r5
   12e38:	bl	4308 <EC_KEY_get0_group@plt>
   12e3c:	mov	r1, r6
   12e40:	mov	r2, r4
   12e44:	bl	41c4 <EC_GROUP_get_order@plt>
   12e48:	cmp	r0, #1
   12e4c:	beq	12e6c <__printf_chk@plt+0xe6cc>
   12e50:	mvn	r5, #21
   12e54:	b	12e5c <__printf_chk@plt+0xe6bc>
   12e58:	mvn	r5, #1
   12e5c:	mov	r0, r4
   12e60:	bl	4650 <BN_CTX_free@plt>
   12e64:	mov	r0, r5
   12e68:	pop	{r4, r5, r6, r7, r8, pc}
   12e6c:	mov	r0, r5
   12e70:	bl	3f54 <EC_KEY_get0_private_key@plt>
   12e74:	bl	43e0 <BN_num_bits@plt>
   12e78:	mov	r8, r0
   12e7c:	mov	r0, r6
   12e80:	bl	43e0 <BN_num_bits@plt>
   12e84:	add	r0, r0, r0, lsr #31
   12e88:	cmp	r8, r0, asr #1
   12e8c:	bgt	12e98 <__printf_chk@plt+0xe6f8>
   12e90:	mvn	r5, #19
   12e94:	b	12e5c <__printf_chk@plt+0xe6bc>
   12e98:	bl	459c <BN_value_one@plt>
   12e9c:	mov	r1, r6
   12ea0:	mov	r2, r0
   12ea4:	mov	r0, r7
   12ea8:	bl	3f6c <BN_sub@plt>
   12eac:	cmp	r0, #0
   12eb0:	beq	12e50 <__printf_chk@plt+0xe6b0>
   12eb4:	mov	r0, r5
   12eb8:	bl	3f54 <EC_KEY_get0_private_key@plt>
   12ebc:	mov	r1, r7
   12ec0:	bl	43a4 <BN_cmp@plt>
   12ec4:	cmp	r0, #0
   12ec8:	bge	12e90 <__printf_chk@plt+0xe6f0>
   12ecc:	mov	r5, #0
   12ed0:	b	12e5c <__printf_chk@plt+0xe6bc>
   12ed4:	mvn	r0, #1
   12ed8:	pop	{r4, r5, r6, r7, r8, pc}
   12edc:	ldr	r2, [pc, #1540]	; 134e8 <__printf_chk@plt+0xed48>
   12ee0:	mov	r3, #0
   12ee4:	ldr	ip, [pc, #1536]	; 134ec <__printf_chk@plt+0xed4c>
   12ee8:	add	r2, pc, r2
   12eec:	push	{r4, r5, r6, r7, r8, r9, lr}
   12ef0:	sub	sp, sp, #36	; 0x24
   12ef4:	ldr	r4, [r2, ip]
   12ef8:	subs	r7, r1, #0
   12efc:	mov	r1, sp
   12f00:	mov	r5, r0
   12f04:	str	r3, [sp]
   12f08:	ldr	r2, [r4]
   12f0c:	strne	r3, [r7]
   12f10:	str	r3, [sp, #4]
   12f14:	str	r2, [sp, #28]
   12f18:	mov	r2, #0
   12f1c:	str	r3, [sp, #8]
   12f20:	str	r3, [sp, #12]
   12f24:	str	r3, [sp, #16]
   12f28:	str	r3, [sp, #20]
   12f2c:	str	r3, [sp, #24]
   12f30:	bl	1501c <__printf_chk@plt+0x1087c>
   12f34:	subs	r6, r0, #0
   12f38:	ldrne	r0, [sp]
   12f3c:	beq	12fa8 <__printf_chk@plt+0xe808>
   12f40:	bl	3bdc <free@plt>
   12f44:	ldr	r0, [sp, #4]
   12f48:	bl	3bdc <free@plt>
   12f4c:	ldr	r0, [sp, #8]
   12f50:	bl	e818 <__printf_chk@plt+0xa078>
   12f54:	ldr	r0, [sp, #20]
   12f58:	cmp	r0, #0
   12f5c:	beq	12f70 <__printf_chk@plt+0xe7d0>
   12f60:	ldr	r1, [sp, #12]
   12f64:	bl	4160c <__printf_chk@plt+0x3ce6c>
   12f68:	ldr	r0, [sp, #20]
   12f6c:	bl	3bdc <free@plt>
   12f70:	ldr	r0, [sp, #24]
   12f74:	cmp	r0, #0
   12f78:	beq	12f8c <__printf_chk@plt+0xe7ec>
   12f7c:	ldr	r1, [sp, #16]
   12f80:	bl	4160c <__printf_chk@plt+0x3ce6c>
   12f84:	ldr	r0, [sp, #24]
   12f88:	bl	3bdc <free@plt>
   12f8c:	ldr	r2, [sp, #28]
   12f90:	mov	r0, r6
   12f94:	ldr	r3, [r4]
   12f98:	cmp	r2, r3
   12f9c:	bne	134d0 <__printf_chk@plt+0xed30>
   12fa0:	add	sp, sp, #36	; 0x24
   12fa4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12fa8:	ldr	r8, [sp]
   12fac:	mov	r0, r8
   12fb0:	bl	e0a8 <__printf_chk@plt+0x9908>
   12fb4:	sub	r0, r0, #1
   12fb8:	cmp	r0, #7
   12fbc:	addls	pc, pc, r0, lsl #2
   12fc0:	b	134dc <__printf_chk@plt+0xed3c>
   12fc4:	b	13004 <__printf_chk@plt+0xe864>
   12fc8:	b	131d8 <__printf_chk@plt+0xea38>
   12fcc:	b	13278 <__printf_chk@plt+0xead8>
   12fd0:	b	1312c <__printf_chk@plt+0xe98c>
   12fd4:	b	131b0 <__printf_chk@plt+0xea10>
   12fd8:	b	1332c <__printf_chk@plt+0xeb8c>
   12fdc:	b	13354 <__printf_chk@plt+0xebb4>
   12fe0:	b	12fe4 <__printf_chk@plt+0xe844>
   12fe4:	mov	r0, r5
   12fe8:	add	r1, sp, #8
   12fec:	bl	12d84 <__printf_chk@plt+0xe5e4>
   12ff0:	cmp	r0, #0
   12ff4:	beq	133f8 <__printf_chk@plt+0xec58>
   12ff8:	mov	r6, r0
   12ffc:	ldr	r0, [sp]
   13000:	b	12f40 <__printf_chk@plt+0xe7a0>
   13004:	mov	r0, #1
   13008:	bl	ec14 <__printf_chk@plt+0xa474>
   1300c:	cmp	r0, #0
   13010:	str	r0, [sp, #8]
   13014:	beq	13484 <__printf_chk@plt+0xece4>
   13018:	ldr	r3, [r0, #8]
   1301c:	mov	r0, r5
   13020:	ldr	r1, [r3, #16]
   13024:	bl	15fdc <__printf_chk@plt+0x1183c>
   13028:	cmp	r0, #0
   1302c:	bne	12ff8 <__printf_chk@plt+0xe858>
   13030:	ldr	r3, [sp, #8]
   13034:	mov	r0, r5
   13038:	ldr	r3, [r3, #8]
   1303c:	ldr	r1, [r3, #20]
   13040:	bl	15fdc <__printf_chk@plt+0x1183c>
   13044:	cmp	r0, #0
   13048:	bne	12ff8 <__printf_chk@plt+0xe858>
   1304c:	ldr	r3, [sp, #8]
   13050:	mov	r0, r5
   13054:	ldr	r3, [r3, #8]
   13058:	ldr	r1, [r3, #24]
   1305c:	bl	15fdc <__printf_chk@plt+0x1183c>
   13060:	cmp	r0, #0
   13064:	bne	12ff8 <__printf_chk@plt+0xe858>
   13068:	ldr	r3, [sp, #8]
   1306c:	mov	r0, r5
   13070:	ldr	r3, [r3, #8]
   13074:	ldr	r1, [r3, #44]	; 0x2c
   13078:	bl	15fdc <__printf_chk@plt+0x1183c>
   1307c:	cmp	r0, #0
   13080:	bne	12ff8 <__printf_chk@plt+0xe858>
   13084:	ldr	r3, [sp, #8]
   13088:	mov	r0, r5
   1308c:	ldr	r3, [r3, #8]
   13090:	ldr	r1, [r3, #28]
   13094:	bl	15fdc <__printf_chk@plt+0x1183c>
   13098:	cmp	r0, #0
   1309c:	bne	12ff8 <__printf_chk@plt+0xe858>
   130a0:	ldr	r3, [sp, #8]
   130a4:	mov	r0, r5
   130a8:	ldr	r3, [r3, #8]
   130ac:	ldr	r1, [r3, #32]
   130b0:	bl	15fdc <__printf_chk@plt+0x1183c>
   130b4:	cmp	r0, #0
   130b8:	bne	12ff8 <__printf_chk@plt+0xe858>
   130bc:	ldr	r3, [sp, #8]
   130c0:	ldr	r0, [r3, #8]
   130c4:	bl	216bc <__printf_chk@plt+0x1cf1c>
   130c8:	cmp	r0, #0
   130cc:	bne	12ff8 <__printf_chk@plt+0xe858>
   130d0:	mov	r8, r0
   130d4:	ldr	r3, [sp, #8]
   130d8:	ldr	r2, [r3]
   130dc:	cmp	r2, #5
   130e0:	bhi	130f4 <__printf_chk@plt+0xe954>
   130e4:	mov	r1, #1
   130e8:	lsl	r2, r1, r2
   130ec:	tst	r2, #35	; 0x23
   130f0:	bne	134b4 <__printf_chk@plt+0xed14>
   130f4:	cmp	r7, #0
   130f8:	ldrne	r3, [sp, #8]
   130fc:	movne	r2, #0
   13100:	strne	r2, [sp, #8]
   13104:	strne	r3, [r7]
   13108:	ldr	r0, [sp]
   1310c:	bl	3bdc <free@plt>
   13110:	ldr	r0, [sp, #4]
   13114:	bl	3bdc <free@plt>
   13118:	cmp	r8, #0
   1311c:	beq	12f4c <__printf_chk@plt+0xe7ac>
   13120:	mov	r0, r8
   13124:	bl	40d4 <BN_clear_free@plt>
   13128:	b	12f4c <__printf_chk@plt+0xe7ac>
   1312c:	mov	r0, #4
   13130:	bl	ec14 <__printf_chk@plt+0xa474>
   13134:	cmp	r0, #0
   13138:	str	r0, [sp, #8]
   1313c:	beq	13484 <__printf_chk@plt+0xece4>
   13140:	mov	r0, r5
   13144:	add	r1, sp, #20
   13148:	add	r2, sp, #12
   1314c:	bl	14f3c <__printf_chk@plt+0x1079c>
   13150:	cmp	r0, #0
   13154:	bne	12ff8 <__printf_chk@plt+0xe858>
   13158:	mov	r0, r5
   1315c:	add	r1, sp, #24
   13160:	add	r2, sp, #16
   13164:	bl	14f3c <__printf_chk@plt+0x1079c>
   13168:	cmp	r0, #0
   1316c:	bne	12ff8 <__printf_chk@plt+0xe858>
   13170:	ldr	r3, [sp, #12]
   13174:	cmp	r3, #32
   13178:	bne	134a8 <__printf_chk@plt+0xed08>
   1317c:	ldr	r3, [sp, #16]
   13180:	cmp	r3, #64	; 0x40
   13184:	bne	134a8 <__printf_chk@plt+0xed08>
   13188:	ldr	r2, [sp, #8]
   1318c:	mov	r8, r0
   13190:	ldr	ip, [sp, #20]
   13194:	ldr	r1, [sp, #24]
   13198:	str	r0, [sp, #20]
   1319c:	mov	r3, r2
   131a0:	str	ip, [r2, #28]
   131a4:	str	r1, [r2, #24]
   131a8:	str	r0, [sp, #24]
   131ac:	b	130d8 <__printf_chk@plt+0xe938>
   131b0:	mov	r0, r5
   131b4:	add	r1, sp, #8
   131b8:	bl	12d84 <__printf_chk@plt+0xe5e4>
   131bc:	cmp	r0, #0
   131c0:	bne	12ff8 <__printf_chk@plt+0xe858>
   131c4:	ldr	r0, [sp, #8]
   131c8:	bl	e6cc <__printf_chk@plt+0x9f2c>
   131cc:	cmp	r0, #0
   131d0:	bne	12ff8 <__printf_chk@plt+0xe858>
   131d4:	b	1304c <__printf_chk@plt+0xe8ac>
   131d8:	mov	r0, #2
   131dc:	bl	ec14 <__printf_chk@plt+0xa474>
   131e0:	cmp	r0, #0
   131e4:	str	r0, [sp, #8]
   131e8:	beq	13484 <__printf_chk@plt+0xece4>
   131ec:	ldr	r3, [r0, #12]
   131f0:	mov	r0, r5
   131f4:	ldr	r1, [r3, #12]
   131f8:	bl	15fdc <__printf_chk@plt+0x1183c>
   131fc:	cmp	r0, #0
   13200:	bne	12ff8 <__printf_chk@plt+0xe858>
   13204:	ldr	r3, [sp, #8]
   13208:	mov	r0, r5
   1320c:	ldr	r3, [r3, #12]
   13210:	ldr	r1, [r3, #16]
   13214:	bl	15fdc <__printf_chk@plt+0x1183c>
   13218:	cmp	r0, #0
   1321c:	bne	12ff8 <__printf_chk@plt+0xe858>
   13220:	ldr	r3, [sp, #8]
   13224:	mov	r0, r5
   13228:	ldr	r3, [r3, #12]
   1322c:	ldr	r1, [r3, #20]
   13230:	bl	15fdc <__printf_chk@plt+0x1183c>
   13234:	cmp	r0, #0
   13238:	bne	12ff8 <__printf_chk@plt+0xe858>
   1323c:	ldr	r3, [sp, #8]
   13240:	mov	r0, r5
   13244:	ldr	r3, [r3, #12]
   13248:	ldr	r1, [r3, #24]
   1324c:	bl	15fdc <__printf_chk@plt+0x1183c>
   13250:	cmp	r0, #0
   13254:	bne	12ff8 <__printf_chk@plt+0xe858>
   13258:	ldr	r3, [sp, #8]
   1325c:	mov	r0, r5
   13260:	ldr	r3, [r3, #12]
   13264:	ldr	r1, [r3, #28]
   13268:	bl	15fdc <__printf_chk@plt+0x1183c>
   1326c:	cmp	r0, #0
   13270:	bne	12ff8 <__printf_chk@plt+0xe858>
   13274:	b	130d0 <__printf_chk@plt+0xe930>
   13278:	mov	r0, #3
   1327c:	bl	ec14 <__printf_chk@plt+0xa474>
   13280:	cmp	r0, #0
   13284:	mov	r8, r0
   13288:	str	r0, [sp, #8]
   1328c:	beq	13484 <__printf_chk@plt+0xece4>
   13290:	ldr	r9, [sp]
   13294:	mov	r0, r9
   13298:	bl	e11c <__printf_chk@plt+0x997c>
   1329c:	cmn	r0, #1
   132a0:	str	r0, [r8, #16]
   132a4:	beq	13490 <__printf_chk@plt+0xecf0>
   132a8:	mov	r0, r5
   132ac:	add	r1, sp, #4
   132b0:	mov	r2, #0
   132b4:	bl	1501c <__printf_chk@plt+0x1087c>
   132b8:	cmp	r0, #0
   132bc:	bne	12ff8 <__printf_chk@plt+0xe858>
   132c0:	ldr	r0, [sp, #4]
   132c4:	bl	e560 <__printf_chk@plt+0x9dc0>
   132c8:	ldr	r8, [sp, #8]
   132cc:	ldr	r3, [r8, #16]
   132d0:	cmp	r3, r0
   132d4:	bne	13478 <__printf_chk@plt+0xecd8>
   132d8:	bl	4578 <EC_KEY_new_by_curve_name@plt>
   132dc:	ldr	r3, [sp, #8]
   132e0:	str	r0, [r8, #20]
   132e4:	ldr	r3, [r3, #20]
   132e8:	cmp	r3, #0
   132ec:	beq	1349c <__printf_chk@plt+0xecfc>
   132f0:	bl	4740 <BN_new@plt>
   132f4:	subs	r8, r0, #0
   132f8:	beq	1349c <__printf_chk@plt+0xecfc>
   132fc:	ldr	r3, [sp, #8]
   13300:	mov	r0, r5
   13304:	ldr	r1, [r3, #20]
   13308:	bl	161a4 <__printf_chk@plt+0x11a04>
   1330c:	subs	r3, r0, #0
   13310:	beq	13384 <__printf_chk@plt+0xebe4>
   13314:	ldr	r0, [sp]
   13318:	mov	r6, r3
   1331c:	bl	3bdc <free@plt>
   13320:	ldr	r0, [sp, #4]
   13324:	bl	3bdc <free@plt>
   13328:	b	13120 <__printf_chk@plt+0xe980>
   1332c:	mov	r0, r5
   13330:	add	r1, sp, #8
   13334:	bl	12d84 <__printf_chk@plt+0xe5e4>
   13338:	cmp	r0, #0
   1333c:	bne	12ff8 <__printf_chk@plt+0xe858>
   13340:	ldr	r0, [sp, #8]
   13344:	bl	e6cc <__printf_chk@plt+0x9f2c>
   13348:	cmp	r0, #0
   1334c:	bne	12ff8 <__printf_chk@plt+0xe858>
   13350:	b	13258 <__printf_chk@plt+0xeab8>
   13354:	bl	4740 <BN_new@plt>
   13358:	subs	r8, r0, #0
   1335c:	beq	1349c <__printf_chk@plt+0xecfc>
   13360:	mov	r0, r5
   13364:	add	r1, sp, #8
   13368:	bl	12d84 <__printf_chk@plt+0xe5e4>
   1336c:	subs	r3, r0, #0
   13370:	bne	13314 <__printf_chk@plt+0xeb74>
   13374:	ldr	r0, [sp, #8]
   13378:	bl	e6cc <__printf_chk@plt+0x9f2c>
   1337c:	subs	r3, r0, #0
   13380:	bne	13314 <__printf_chk@plt+0xeb74>
   13384:	mov	r0, r5
   13388:	mov	r1, r8
   1338c:	bl	15fdc <__printf_chk@plt+0x1183c>
   13390:	subs	r3, r0, #0
   13394:	bne	13314 <__printf_chk@plt+0xeb74>
   13398:	ldr	r3, [sp, #8]
   1339c:	mov	r1, r8
   133a0:	ldr	r0, [r3, #20]
   133a4:	bl	3bc4 <EC_KEY_set_private_key@plt>
   133a8:	cmp	r0, #1
   133ac:	bne	134d4 <__printf_chk@plt+0xed34>
   133b0:	ldr	r3, [sp, #8]
   133b4:	ldr	r0, [r3, #20]
   133b8:	bl	4308 <EC_KEY_get0_group@plt>
   133bc:	ldr	r3, [sp, #8]
   133c0:	mov	r5, r0
   133c4:	ldr	r0, [r3, #20]
   133c8:	bl	3d74 <EC_KEY_get0_public_key@plt>
   133cc:	mov	r1, r0
   133d0:	mov	r0, r5
   133d4:	bl	11d94 <__printf_chk@plt+0xd5f4>
   133d8:	subs	r3, r0, #0
   133dc:	bne	13314 <__printf_chk@plt+0xeb74>
   133e0:	ldr	r3, [sp, #8]
   133e4:	ldr	r0, [r3, #20]
   133e8:	bl	12dfc <__printf_chk@plt+0xe65c>
   133ec:	subs	r3, r0, #0
   133f0:	bne	13314 <__printf_chk@plt+0xeb74>
   133f4:	b	130d4 <__printf_chk@plt+0xe934>
   133f8:	ldr	r0, [sp, #8]
   133fc:	bl	e6cc <__printf_chk@plt+0x9f2c>
   13400:	cmp	r0, #0
   13404:	bne	12ff8 <__printf_chk@plt+0xe858>
   13408:	mov	r0, r5
   1340c:	add	r1, sp, #20
   13410:	add	r2, sp, #12
   13414:	bl	14f3c <__printf_chk@plt+0x1079c>
   13418:	cmp	r0, #0
   1341c:	bne	12ff8 <__printf_chk@plt+0xe858>
   13420:	mov	r0, r5
   13424:	add	r1, sp, #24
   13428:	add	r2, sp, #16
   1342c:	bl	14f3c <__printf_chk@plt+0x1079c>
   13430:	cmp	r0, #0
   13434:	bne	12ff8 <__printf_chk@plt+0xe858>
   13438:	ldr	r3, [sp, #12]
   1343c:	cmp	r3, #32
   13440:	bne	134a8 <__printf_chk@plt+0xed08>
   13444:	ldr	r3, [sp, #16]
   13448:	cmp	r3, #64	; 0x40
   1344c:	bne	134a8 <__printf_chk@plt+0xed08>
   13450:	ldr	r2, [sp, #8]
   13454:	mov	r8, r0
   13458:	ldr	ip, [sp, #20]
   1345c:	ldr	r1, [sp, #24]
   13460:	str	r0, [sp, #20]
   13464:	mov	r3, r2
   13468:	str	ip, [r2, #28]
   1346c:	str	r1, [r2, #24]
   13470:	str	r0, [sp, #24]
   13474:	b	130d8 <__printf_chk@plt+0xe938>
   13478:	ldr	r0, [sp]
   1347c:	mvn	r6, #14
   13480:	b	12f40 <__printf_chk@plt+0xe7a0>
   13484:	ldr	r0, [sp]
   13488:	mvn	r6, #1
   1348c:	b	12f40 <__printf_chk@plt+0xe7a0>
   13490:	mov	r0, r9
   13494:	mvn	r6, #9
   13498:	b	12f40 <__printf_chk@plt+0xe7a0>
   1349c:	ldr	r0, [sp]
   134a0:	mvn	r6, #21
   134a4:	b	12f40 <__printf_chk@plt+0xe7a0>
   134a8:	ldr	r0, [sp]
   134ac:	mvn	r6, #3
   134b0:	b	12f40 <__printf_chk@plt+0xe7a0>
   134b4:	ldr	r0, [r3, #8]
   134b8:	mov	r1, #0
   134bc:	bl	3a44 <RSA_blinding_on@plt>
   134c0:	cmp	r0, #1
   134c4:	beq	130f4 <__printf_chk@plt+0xe954>
   134c8:	mvn	r6, #21
   134cc:	b	13108 <__printf_chk@plt+0xe968>
   134d0:	bl	41b8 <__stack_chk_fail@plt>
   134d4:	mvn	r3, #21
   134d8:	b	13314 <__printf_chk@plt+0xeb74>
   134dc:	mov	r0, r8
   134e0:	mvn	r6, #13
   134e4:	b	12f40 <__printf_chk@plt+0xe7a0>
   134e8:	andeq	r3, r6, ip, lsr #24
   134ec:	andeq	r0, r0, r8, lsl #9
   134f0:	ldr	ip, [pc, #1896]	; 13c60 <__printf_chk@plt+0xf4c0>
   134f4:	cmp	r2, #0
   134f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   134fc:	add	ip, pc, ip
   13500:	ldr	lr, [pc, #1884]	; 13c64 <__printf_chk@plt+0xf4c4>
   13504:	sub	sp, sp, #116	; 0x74
   13508:	mov	r6, r3
   1350c:	mov	r3, #0
   13510:	str	r2, [sp, #28]
   13514:	mov	r2, ip
   13518:	str	r1, [sp, #32]
   1351c:	mov	r9, r0
   13520:	ldr	lr, [ip, lr]
   13524:	str	r3, [sp, #52]	; 0x34
   13528:	str	r3, [sp, #56]	; 0x38
   1352c:	mov	ip, lr
   13530:	ldrne	ip, [sp, #28]
   13534:	ldr	r2, [lr]
   13538:	str	r3, [sp, #60]	; 0x3c
   1353c:	strne	r3, [ip]
   13540:	cmp	r6, #0
   13544:	str	r3, [sp, #64]	; 0x40
   13548:	str	r3, [sp, #68]	; 0x44
   1354c:	str	r3, [sp, #72]	; 0x48
   13550:	str	r3, [sp, #76]	; 0x4c
   13554:	str	r3, [sp, #80]	; 0x50
   13558:	movne	r3, #0
   1355c:	strne	r3, [r6]
   13560:	str	lr, [sp, #24]
   13564:	str	r2, [sp, #108]	; 0x6c
   13568:	bl	c728 <__printf_chk@plt+0x7f88>
   1356c:	subs	r5, r0, #0
   13570:	beq	137fc <__printf_chk@plt+0xf05c>
   13574:	bl	c728 <__printf_chk@plt+0x7f88>
   13578:	subs	r7, r0, #0
   1357c:	beq	137fc <__printf_chk@plt+0xf05c>
   13580:	bl	c728 <__printf_chk@plt+0x7f88>
   13584:	subs	r8, r0, #0
   13588:	beq	1382c <__printf_chk@plt+0xf08c>
   1358c:	mov	r0, r9
   13590:	bl	d150 <__printf_chk@plt+0x89b0>
   13594:	mov	r4, r0
   13598:	mov	r0, r9
   1359c:	bl	cfb0 <__printf_chk@plt+0x8810>
   135a0:	cmp	r0, #69	; 0x45
   135a4:	mov	sl, r0
   135a8:	bls	137a8 <__printf_chk@plt+0xf008>
   135ac:	ldr	r1, [pc, #1716]	; 13c68 <__printf_chk@plt+0xf4c8>
   135b0:	mov	r0, r4
   135b4:	mov	r2, #36	; 0x24
   135b8:	add	r1, pc, r1
   135bc:	bl	4638 <memcmp@plt>
   135c0:	cmp	r0, #0
   135c4:	bne	137a8 <__printf_chk@plt+0xf008>
   135c8:	ldr	r9, [pc, #1692]	; 13c6c <__printf_chk@plt+0xf4cc>
   135cc:	sub	sl, sl, #36	; 0x24
   135d0:	add	fp, r4, #36	; 0x24
   135d4:	add	r9, pc, r9
   135d8:	ldrb	r1, [fp], #1
   135dc:	cmp	r1, #13
   135e0:	cmpne	r1, #10
   135e4:	bne	136b0 <__printf_chk@plt+0xef10>
   135e8:	cmp	r1, #10
   135ec:	sub	sl, sl, #1
   135f0:	beq	136d0 <__printf_chk@plt+0xef30>
   135f4:	cmp	sl, #0
   135f8:	bne	135d8 <__printf_chk@plt+0xee38>
   135fc:	mov	fp, sl
   13600:	mvn	r4, #3
   13604:	mov	r9, fp
   13608:	ldr	r0, [sp, #72]	; 0x48
   1360c:	mov	r3, #0
   13610:	strb	r3, [sp, #51]	; 0x33
   13614:	bl	1bfac <__printf_chk@plt+0x1780c>
   13618:	ldr	r0, [sp, #56]	; 0x38
   1361c:	bl	3bdc <free@plt>
   13620:	ldr	r0, [sp, #60]	; 0x3c
   13624:	bl	3bdc <free@plt>
   13628:	ldr	r0, [sp, #52]	; 0x34
   1362c:	bl	3bdc <free@plt>
   13630:	ldr	r0, [sp, #80]	; 0x50
   13634:	cmp	r0, #0
   13638:	beq	1364c <__printf_chk@plt+0xeeac>
   1363c:	ldr	r1, [sp, #64]	; 0x40
   13640:	bl	4160c <__printf_chk@plt+0x3ce6c>
   13644:	ldr	r0, [sp, #80]	; 0x50
   13648:	bl	3bdc <free@plt>
   1364c:	cmp	fp, #0
   13650:	beq	13668 <__printf_chk@plt+0xeec8>
   13654:	mov	r0, fp
   13658:	add	r1, sl, r9
   1365c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   13660:	mov	r0, fp
   13664:	bl	3bdc <free@plt>
   13668:	mov	r0, r5
   1366c:	bl	c9c0 <__printf_chk@plt+0x8220>
   13670:	mov	r0, r7
   13674:	bl	c9c0 <__printf_chk@plt+0x8220>
   13678:	ldr	r0, [sp, #68]	; 0x44
   1367c:	bl	c9c0 <__printf_chk@plt+0x8220>
   13680:	mov	r0, r8
   13684:	bl	c9c0 <__printf_chk@plt+0x8220>
   13688:	ldr	r0, [sp, #76]	; 0x4c
   1368c:	bl	e818 <__printf_chk@plt+0xa078>
   13690:	ldr	ip, [sp, #24]
   13694:	ldr	r2, [sp, #108]	; 0x6c
   13698:	mov	r0, r4
   1369c:	ldr	r3, [ip]
   136a0:	cmp	r2, r3
   136a4:	bne	13c48 <__printf_chk@plt+0xf4a8>
   136a8:	add	sp, sp, #116	; 0x74
   136ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   136b0:	mov	r0, r5
   136b4:	bl	155b4 <__printf_chk@plt+0x10e14>
   136b8:	cmp	r0, #0
   136bc:	bne	13794 <__printf_chk@plt+0xeff4>
   136c0:	ldrb	r1, [fp, #-1]
   136c4:	sub	sl, sl, #1
   136c8:	cmp	r1, #10
   136cc:	bne	135f4 <__printf_chk@plt+0xee54>
   136d0:	cmp	sl, #33	; 0x21
   136d4:	bls	135f4 <__printf_chk@plt+0xee54>
   136d8:	mov	r0, fp
   136dc:	mov	r1, r9
   136e0:	mov	r2, #34	; 0x22
   136e4:	bl	4638 <memcmp@plt>
   136e8:	cmp	r0, #0
   136ec:	bne	135d8 <__printf_chk@plt+0xee38>
   136f0:	mov	ip, r0
   136f4:	mov	r0, r5
   136f8:	mov	r1, ip
   136fc:	str	ip, [sp, #20]
   13700:	bl	155b4 <__printf_chk@plt+0x10e14>
   13704:	ldr	ip, [sp, #20]
   13708:	subs	r4, r0, #0
   1370c:	bne	13734 <__printf_chk@plt+0xef94>
   13710:	mov	r0, r5
   13714:	str	ip, [sp, #20]
   13718:	bl	d150 <__printf_chk@plt+0x89b0>
   1371c:	mov	r1, r0
   13720:	mov	r0, r7
   13724:	bl	15df0 <__printf_chk@plt+0x11650>
   13728:	ldr	ip, [sp, #20]
   1372c:	subs	r4, r0, #0
   13730:	beq	13744 <__printf_chk@plt+0xefa4>
   13734:	mov	fp, ip
   13738:	mov	sl, ip
   1373c:	mov	r9, ip
   13740:	b	13608 <__printf_chk@plt+0xee68>
   13744:	mov	r0, r7
   13748:	bl	cfb0 <__printf_chk@plt+0x8810>
   1374c:	cmp	r0, #14
   13750:	bls	13818 <__printf_chk@plt+0xf078>
   13754:	mov	r0, r7
   13758:	bl	d150 <__printf_chk@plt+0x89b0>
   1375c:	ldr	r1, [pc, #1292]	; 13c70 <__printf_chk@plt+0xf4d0>
   13760:	mov	r2, #15
   13764:	add	r1, pc, r1
   13768:	bl	4638 <memcmp@plt>
   1376c:	subs	r9, r0, #0
   13770:	bne	13818 <__printf_chk@plt+0xf078>
   13774:	mov	r0, r7
   13778:	mov	r1, #15
   1377c:	bl	d4d4 <__printf_chk@plt+0x8d34>
   13780:	subs	r4, r0, #0
   13784:	beq	137bc <__printf_chk@plt+0xf01c>
   13788:	mov	fp, r9
   1378c:	mov	sl, r9
   13790:	b	13608 <__printf_chk@plt+0xee68>
   13794:	mov	fp, #0
   13798:	mov	r4, r0
   1379c:	mov	sl, fp
   137a0:	mov	r9, fp
   137a4:	b	13608 <__printf_chk@plt+0xee68>
   137a8:	mov	fp, #0
   137ac:	mvn	r4, #3
   137b0:	mov	sl, fp
   137b4:	mov	r9, fp
   137b8:	b	13608 <__printf_chk@plt+0xee68>
   137bc:	mov	r2, r4
   137c0:	mov	r0, r7
   137c4:	add	r1, sp, #56	; 0x38
   137c8:	bl	1501c <__printf_chk@plt+0x1087c>
   137cc:	subs	r4, r0, #0
   137d0:	bne	13788 <__printf_chk@plt+0xefe8>
   137d4:	mov	r2, r4
   137d8:	mov	r0, r7
   137dc:	add	r1, sp, #60	; 0x3c
   137e0:	bl	1501c <__printf_chk@plt+0x1087c>
   137e4:	subs	r4, r0, #0
   137e8:	beq	13840 <__printf_chk@plt+0xf0a0>
   137ec:	mov	fp, #0
   137f0:	mov	sl, fp
   137f4:	mov	r9, fp
   137f8:	b	13608 <__printf_chk@plt+0xee68>
   137fc:	mov	fp, #0
   13800:	mvn	r4, #1
   13804:	mov	r8, fp
   13808:	mov	r7, fp
   1380c:	mov	sl, fp
   13810:	mov	r9, fp
   13814:	b	13608 <__printf_chk@plt+0xee68>
   13818:	mov	fp, r4
   1381c:	mvn	r4, #3
   13820:	mov	sl, fp
   13824:	mov	r9, fp
   13828:	b	13608 <__printf_chk@plt+0xee68>
   1382c:	mov	fp, r8
   13830:	mov	sl, r8
   13834:	mov	r9, r8
   13838:	mvn	r4, #1
   1383c:	b	13608 <__printf_chk@plt+0xee68>
   13840:	mov	r0, r7
   13844:	add	r1, sp, #68	; 0x44
   13848:	bl	15750 <__printf_chk@plt+0x10fb0>
   1384c:	subs	r4, r0, #0
   13850:	bne	137ec <__printf_chk@plt+0xf04c>
   13854:	mov	r0, r7
   13858:	add	r1, sp, #92	; 0x5c
   1385c:	bl	14cf8 <__printf_chk@plt+0x10558>
   13860:	subs	r4, r0, #0
   13864:	bne	137ec <__printf_chk@plt+0xf04c>
   13868:	mov	r1, r4
   1386c:	mov	r2, r4
   13870:	mov	r0, r7
   13874:	bl	14e8c <__printf_chk@plt+0x106ec>
   13878:	subs	r4, r0, #0
   1387c:	bne	137ec <__printf_chk@plt+0xf04c>
   13880:	mov	r0, r7
   13884:	add	r1, sp, #96	; 0x60
   13888:	bl	14cf8 <__printf_chk@plt+0x10558>
   1388c:	subs	r4, r0, #0
   13890:	bne	137ec <__printf_chk@plt+0xf04c>
   13894:	ldr	r0, [sp, #56]	; 0x38
   13898:	bl	1b888 <__printf_chk@plt+0x170e8>
   1389c:	cmp	r0, #0
   138a0:	str	r0, [sp, #36]	; 0x24
   138a4:	beq	13c4c <__printf_chk@plt+0xf4ac>
   138a8:	ldr	ip, [sp, #32]
   138ac:	cmp	ip, #0
   138b0:	beq	138c0 <__printf_chk@plt+0xf120>
   138b4:	ldrb	r3, [ip]
   138b8:	cmp	r3, #0
   138bc:	bne	138d8 <__printf_chk@plt+0xf138>
   138c0:	ldr	r1, [pc, #940]	; 13c74 <__printf_chk@plt+0xf4d4>
   138c4:	ldr	r0, [sp, #56]	; 0x38
   138c8:	add	r1, pc, r1
   138cc:	bl	4590 <strcmp@plt>
   138d0:	cmp	r0, #0
   138d4:	bne	13a4c <__printf_chk@plt+0xf2ac>
   138d8:	ldr	r4, [pc, #920]	; 13c78 <__printf_chk@plt+0xf4d8>
   138dc:	ldr	r9, [sp, #60]	; 0x3c
   138e0:	add	r4, pc, r4
   138e4:	mov	r0, r9
   138e8:	mov	r1, r4
   138ec:	bl	4590 <strcmp@plt>
   138f0:	subs	sl, r0, #0
   138f4:	beq	13c30 <__printf_chk@plt+0xf490>
   138f8:	ldr	r1, [pc, #892]	; 13c7c <__printf_chk@plt+0xf4dc>
   138fc:	mov	r0, r9
   13900:	add	r1, pc, r1
   13904:	bl	4590 <strcmp@plt>
   13908:	cmp	r0, #0
   1390c:	bne	13c1c <__printf_chk@plt+0xf47c>
   13910:	ldr	r4, [sp, #92]	; 0x5c
   13914:	cmp	r4, #1
   13918:	bne	137a8 <__printf_chk@plt+0xf008>
   1391c:	ldr	r0, [sp, #36]	; 0x24
   13920:	bl	1b7e4 <__printf_chk@plt+0x17044>
   13924:	mov	r1, r0
   13928:	ldr	r0, [sp, #96]	; 0x60
   1392c:	cmp	r1, r0
   13930:	bhi	137a8 <__printf_chk@plt+0xf008>
   13934:	bl	41cbc <__printf_chk@plt+0x3d51c>
   13938:	cmp	r1, #0
   1393c:	bne	137a8 <__printf_chk@plt+0xf008>
   13940:	ldr	r0, [sp, #36]	; 0x24
   13944:	bl	1b7ec <__printf_chk@plt+0x1704c>
   13948:	mov	r9, r0
   1394c:	ldr	r0, [sp, #36]	; 0x24
   13950:	bl	1b828 <__printf_chk@plt+0x17088>
   13954:	mov	sl, r0
   13958:	ldr	r0, [sp, #36]	; 0x24
   1395c:	add	r3, sl, r9
   13960:	str	r3, [sp, #44]	; 0x2c
   13964:	bl	1b820 <__printf_chk@plt+0x17080>
   13968:	ldr	r1, [sp, #44]	; 0x2c
   1396c:	str	r0, [sp, #40]	; 0x28
   13970:	mov	r0, r4
   13974:	bl	4380 <calloc@plt>
   13978:	subs	fp, r0, #0
   1397c:	beq	13c14 <__printf_chk@plt+0xf474>
   13980:	ldr	r1, [pc, #760]	; 13c80 <__printf_chk@plt+0xf4e0>
   13984:	ldr	r0, [sp, #60]	; 0x3c
   13988:	add	r1, pc, r1
   1398c:	bl	4590 <strcmp@plt>
   13990:	cmp	r0, #0
   13994:	beq	13bb0 <__printf_chk@plt+0xf410>
   13998:	mov	r0, r7
   1399c:	bl	cfb0 <__printf_chk@plt+0x8810>
   139a0:	ldr	r1, [sp, #96]	; 0x60
   139a4:	ldr	ip, [sp, #40]	; 0x28
   139a8:	add	r3, ip, r1
   139ac:	cmp	r0, r3
   139b0:	bcc	13b5c <__printf_chk@plt+0xf3bc>
   139b4:	mov	r0, r8
   139b8:	add	r2, sp, #84	; 0x54
   139bc:	bl	d48c <__printf_chk@plt+0x8cec>
   139c0:	subs	r4, r0, #0
   139c4:	bne	13608 <__printf_chk@plt+0xee68>
   139c8:	str	r4, [sp, #8]
   139cc:	add	r3, fp, r9
   139d0:	str	sl, [sp, #4]
   139d4:	add	r0, sp, #72	; 0x48
   139d8:	str	r3, [sp]
   139dc:	mov	r2, fp
   139e0:	ldr	r1, [sp, #36]	; 0x24
   139e4:	mov	r3, r9
   139e8:	bl	1bb1c <__printf_chk@plt+0x1737c>
   139ec:	subs	r4, r0, #0
   139f0:	bne	13608 <__printf_chk@plt+0xee68>
   139f4:	ldr	r1, [sp, #72]	; 0x48
   139f8:	mov	r0, r7
   139fc:	ldr	r2, [sp, #84]	; 0x54
   13a00:	str	r1, [sp, #20]
   13a04:	str	r2, [sp, #16]
   13a08:	bl	d150 <__printf_chk@plt+0x89b0>
   13a0c:	ldr	r1, [sp, #20]
   13a10:	ldr	lr, [sp, #96]	; 0x60
   13a14:	ldr	ip, [sp, #40]	; 0x28
   13a18:	str	r4, [sp, #4]
   13a1c:	ldr	r2, [sp, #16]
   13a20:	str	ip, [sp, #8]
   13a24:	str	lr, [sp]
   13a28:	mov	r3, r0
   13a2c:	mov	r0, r1
   13a30:	mov	r1, r4
   13a34:	bl	1bd84 <__printf_chk@plt+0x175e4>
   13a38:	subs	r4, r0, #0
   13a3c:	beq	13a60 <__printf_chk@plt+0xf2c0>
   13a40:	cmn	r4, #30
   13a44:	mvneq	r4, #42	; 0x2a
   13a48:	b	13608 <__printf_chk@plt+0xee68>
   13a4c:	mov	fp, #0
   13a50:	mvn	r4, #42	; 0x2a
   13a54:	mov	sl, fp
   13a58:	mov	r9, fp
   13a5c:	b	13608 <__printf_chk@plt+0xee68>
   13a60:	ldr	r1, [sp, #96]	; 0x60
   13a64:	mov	r0, r7
   13a68:	ldr	ip, [sp, #40]	; 0x28
   13a6c:	add	r1, ip, r1
   13a70:	bl	d4d4 <__printf_chk@plt+0x8d34>
   13a74:	subs	r4, r0, #0
   13a78:	bne	13608 <__printf_chk@plt+0xee68>
   13a7c:	mov	r0, r7
   13a80:	bl	cfb0 <__printf_chk@plt+0x8810>
   13a84:	cmp	r0, #0
   13a88:	bne	13b5c <__printf_chk@plt+0xf3bc>
   13a8c:	mov	r0, r8
   13a90:	add	r1, sp, #100	; 0x64
   13a94:	bl	14cf8 <__printf_chk@plt+0x10558>
   13a98:	subs	r4, r0, #0
   13a9c:	bne	13608 <__printf_chk@plt+0xee68>
   13aa0:	mov	r0, r8
   13aa4:	add	r1, sp, #104	; 0x68
   13aa8:	bl	14cf8 <__printf_chk@plt+0x10558>
   13aac:	subs	r4, r0, #0
   13ab0:	bne	13608 <__printf_chk@plt+0xee68>
   13ab4:	ldr	r2, [sp, #100]	; 0x64
   13ab8:	ldr	r3, [sp, #104]	; 0x68
   13abc:	cmp	r2, r3
   13ac0:	mvnne	r4, #42	; 0x2a
   13ac4:	bne	13608 <__printf_chk@plt+0xee68>
   13ac8:	mov	r0, r8
   13acc:	add	r1, sp, #76	; 0x4c
   13ad0:	bl	12edc <__printf_chk@plt+0xe73c>
   13ad4:	subs	r4, r0, #0
   13ad8:	bne	13608 <__printf_chk@plt+0xee68>
   13adc:	mov	r0, r8
   13ae0:	add	r1, sp, #52	; 0x34
   13ae4:	mov	r2, #0
   13ae8:	bl	1501c <__printf_chk@plt+0x1087c>
   13aec:	subs	r4, r0, #0
   13af0:	bne	13608 <__printf_chk@plt+0xee68>
   13af4:	mov	ip, r5
   13af8:	mov	r5, r8
   13afc:	mov	r8, r6
   13b00:	mov	r6, r4
   13b04:	add	r2, sp, #51	; 0x33
   13b08:	str	r2, [sp, #32]
   13b0c:	mov	r0, r5
   13b10:	str	ip, [sp, #20]
   13b14:	bl	cfb0 <__printf_chk@plt+0x8810>
   13b18:	ldr	ip, [sp, #20]
   13b1c:	cmp	r0, #0
   13b20:	beq	13b74 <__printf_chk@plt+0xf3d4>
   13b24:	mov	r0, r5
   13b28:	add	r1, sp, #51	; 0x33
   13b2c:	str	ip, [sp, #20]
   13b30:	bl	14da4 <__printf_chk@plt+0x10604>
   13b34:	ldr	ip, [sp, #20]
   13b38:	cmp	r0, #0
   13b3c:	bne	13b64 <__printf_chk@plt+0xf3c4>
   13b40:	add	r4, r4, #1
   13b44:	ldrb	r1, [sp, #51]	; 0x33
   13b48:	uxtb	r2, r4
   13b4c:	cmp	r1, r2
   13b50:	beq	13b0c <__printf_chk@plt+0xf36c>
   13b54:	mov	r8, r5
   13b58:	mov	r5, ip
   13b5c:	mvn	r4, #3
   13b60:	b	13608 <__printf_chk@plt+0xee68>
   13b64:	mov	r8, r5
   13b68:	mov	r4, r0
   13b6c:	mov	r5, ip
   13b70:	b	13608 <__printf_chk@plt+0xee68>
   13b74:	mov	r4, r6
   13b78:	mov	r6, r8
   13b7c:	mov	r8, r5
   13b80:	mov	r5, ip
   13b84:	ldr	ip, [sp, #28]
   13b88:	cmp	ip, #0
   13b8c:	ldrne	r3, [sp, #76]	; 0x4c
   13b90:	strne	r0, [sp, #76]	; 0x4c
   13b94:	strne	r3, [ip]
   13b98:	cmp	r6, #0
   13b9c:	ldrne	r3, [sp, #52]	; 0x34
   13ba0:	movne	r2, #0
   13ba4:	strne	r2, [sp, #52]	; 0x34
   13ba8:	strne	r3, [r6]
   13bac:	b	13608 <__printf_chk@plt+0xee68>
   13bb0:	ldr	r0, [sp, #68]	; 0x44
   13bb4:	add	r1, sp, #80	; 0x50
   13bb8:	add	r2, sp, #64	; 0x40
   13bbc:	bl	14f3c <__printf_chk@plt+0x1079c>
   13bc0:	subs	r4, r0, #0
   13bc4:	bne	13608 <__printf_chk@plt+0xee68>
   13bc8:	ldr	r0, [sp, #68]	; 0x44
   13bcc:	add	r1, sp, #88	; 0x58
   13bd0:	bl	14cf8 <__printf_chk@plt+0x10558>
   13bd4:	subs	r4, r0, #0
   13bd8:	bne	13608 <__printf_chk@plt+0xee68>
   13bdc:	ldr	r0, [sp, #32]
   13be0:	bl	4458 <strlen@plt>
   13be4:	ldr	lr, [sp, #88]	; 0x58
   13be8:	ldr	ip, [sp, #44]	; 0x2c
   13bec:	ldr	r2, [sp, #80]	; 0x50
   13bf0:	ldr	r3, [sp, #64]	; 0x40
   13bf4:	str	fp, [sp]
   13bf8:	stmib	sp, {ip, lr}
   13bfc:	mov	r1, r0
   13c00:	ldr	r0, [sp, #32]
   13c04:	bl	3d6f4 <__printf_chk@plt+0x38f54>
   13c08:	cmp	r0, #0
   13c0c:	bge	13998 <__printf_chk@plt+0xf1f8>
   13c10:	b	13b5c <__printf_chk@plt+0xf3bc>
   13c14:	mvn	r4, #1
   13c18:	b	13608 <__printf_chk@plt+0xee68>
   13c1c:	mov	fp, #0
   13c20:	mvn	r4, #41	; 0x29
   13c24:	mov	sl, fp
   13c28:	mov	r9, fp
   13c2c:	b	13608 <__printf_chk@plt+0xee68>
   13c30:	mov	r1, r4
   13c34:	ldr	r0, [sp, #56]	; 0x38
   13c38:	bl	4590 <strcmp@plt>
   13c3c:	cmp	r0, #0
   13c40:	beq	13910 <__printf_chk@plt+0xf170>
   13c44:	b	135fc <__printf_chk@plt+0xee5c>
   13c48:	bl	41b8 <__stack_chk_fail@plt>
   13c4c:	mov	fp, r4
   13c50:	mvn	r4, #41	; 0x29
   13c54:	mov	sl, fp
   13c58:	mov	r9, fp
   13c5c:	b	13608 <__printf_chk@plt+0xee68>
   13c60:	andeq	r3, r6, r8, lsl r6
   13c64:	andeq	r0, r0, r8, lsl #9
   13c68:	muleq	r3, r8, r5
   13c6c:	andeq	r2, r3, r4, lsr #11
   13c70:	ldrdeq	r2, [r3], -ip
   13c74:	ldrdeq	r0, [r3], -ip
   13c78:	andeq	r0, r3, r4, asr #19
   13c7c:	andeq	r2, r3, ip, lsr #4
   13c80:	andeq	r2, r3, r4, lsr #3
   13c84:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13c88:	subs	r7, r3, #0
   13c8c:	mov	r8, r1
   13c90:	mov	r9, r2
   13c94:	movne	r3, #0
   13c98:	strne	r3, [r7]
   13c9c:	mov	r4, r0
   13ca0:	bl	4788 <BIO_s_mem@plt>
   13ca4:	bl	4134 <BIO_new@plt>
   13ca8:	subs	r5, r0, #0
   13cac:	beq	13d7c <__printf_chk@plt+0xf5dc>
   13cb0:	mov	r0, r4
   13cb4:	bl	cfb0 <__printf_chk@plt+0x8810>
   13cb8:	cmp	r0, #0
   13cbc:	blt	13d7c <__printf_chk@plt+0xf5dc>
   13cc0:	mov	r0, r4
   13cc4:	bl	d150 <__printf_chk@plt+0x89b0>
   13cc8:	mov	r6, r0
   13ccc:	mov	r0, r4
   13cd0:	bl	cfb0 <__printf_chk@plt+0x8810>
   13cd4:	mov	r1, r6
   13cd8:	mov	r2, r0
   13cdc:	mov	r0, r5
   13ce0:	bl	3b94 <BIO_write@plt>
   13ce4:	mov	r6, r0
   13ce8:	mov	r0, r4
   13cec:	bl	cfb0 <__printf_chk@plt+0x8810>
   13cf0:	cmp	r6, r0
   13cf4:	mvnne	r6, #1
   13cf8:	beq	13d18 <__printf_chk@plt+0xf578>
   13cfc:	mov	r0, r5
   13d00:	mov	r4, #0
   13d04:	bl	3d8c <BIO_free@plt>
   13d08:	mov	r0, r4
   13d0c:	bl	e818 <__printf_chk@plt+0xa078>
   13d10:	mov	r0, r6
   13d14:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13d18:	mov	r1, #0
   13d1c:	mov	r3, r9
   13d20:	mov	r2, r1
   13d24:	mov	r0, r5
   13d28:	bl	4464 <PEM_read_bio_PrivateKey@plt>
   13d2c:	subs	r9, r0, #0
   13d30:	beq	13e24 <__printf_chk@plt+0xf684>
   13d34:	ldr	r3, [r9]
   13d38:	cmp	r3, #6
   13d3c:	beq	13d90 <__printf_chk@plt+0xf5f0>
   13d40:	cmp	r3, #116	; 0x74
   13d44:	beq	13df4 <__printf_chk@plt+0xf654>
   13d48:	cmp	r3, #408	; 0x198
   13d4c:	bne	13d84 <__printf_chk@plt+0xf5e4>
   13d50:	cmp	r8, #10
   13d54:	cmpne	r8, #3
   13d58:	movne	r4, #0
   13d5c:	moveq	r4, #1
   13d60:	beq	13e2c <__printf_chk@plt+0xf68c>
   13d64:	mvn	r6, #3
   13d68:	mov	r0, r5
   13d6c:	bl	3d8c <BIO_free@plt>
   13d70:	mov	r0, r9
   13d74:	bl	3aec <EVP_PKEY_free@plt>
   13d78:	b	13d08 <__printf_chk@plt+0xf568>
   13d7c:	mvn	r0, #1
   13d80:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   13d84:	mvn	r6, #3
   13d88:	mov	r4, #0
   13d8c:	b	13d68 <__printf_chk@plt+0xf5c8>
   13d90:	cmp	r8, #10
   13d94:	cmpne	r8, #1
   13d98:	movne	r4, #0
   13d9c:	moveq	r4, #1
   13da0:	bne	13d64 <__printf_chk@plt+0xf5c4>
   13da4:	mov	r0, #10
   13da8:	bl	ea70 <__printf_chk@plt+0xa2d0>
   13dac:	subs	r4, r0, #0
   13db0:	beq	13ebc <__printf_chk@plt+0xf71c>
   13db4:	mov	r0, r9
   13db8:	bl	3de0 <EVP_PKEY_get1_RSA@plt>
   13dbc:	mov	r3, #1
   13dc0:	mov	r1, #0
   13dc4:	str	r3, [r4]
   13dc8:	str	r0, [r4, #8]
   13dcc:	bl	3a44 <RSA_blinding_on@plt>
   13dd0:	cmp	r0, #1
   13dd4:	mvnne	r6, #21
   13dd8:	bne	13d68 <__printf_chk@plt+0xf5c8>
   13ddc:	cmp	r7, #0
   13de0:	moveq	r6, r7
   13de4:	strne	r4, [r7]
   13de8:	movne	r4, #0
   13dec:	movne	r6, r4
   13df0:	b	13d68 <__printf_chk@plt+0xf5c8>
   13df4:	bic	r8, r8, #8
   13df8:	cmp	r8, #2
   13dfc:	bne	13d84 <__printf_chk@plt+0xf5e4>
   13e00:	mov	r0, #10
   13e04:	bl	ea70 <__printf_chk@plt+0xa2d0>
   13e08:	subs	r4, r0, #0
   13e0c:	beq	13ebc <__printf_chk@plt+0xf71c>
   13e10:	mov	r0, r9
   13e14:	bl	408c <EVP_PKEY_get1_DSA@plt>
   13e18:	str	r8, [r4]
   13e1c:	str	r0, [r4, #12]
   13e20:	b	13ddc <__printf_chk@plt+0xf63c>
   13e24:	mvn	r6, #42	; 0x2a
   13e28:	b	13cfc <__printf_chk@plt+0xf55c>
   13e2c:	mov	r0, #10
   13e30:	bl	ea70 <__printf_chk@plt+0xa2d0>
   13e34:	subs	r4, r0, #0
   13e38:	beq	13ebc <__printf_chk@plt+0xf71c>
   13e3c:	mov	r0, r9
   13e40:	bl	45f0 <EVP_PKEY_get1_EC_KEY@plt>
   13e44:	mov	r3, #3
   13e48:	str	r3, [r4]
   13e4c:	str	r0, [r4, #20]
   13e50:	bl	ff10 <__printf_chk@plt+0xb770>
   13e54:	cmn	r0, #1
   13e58:	str	r0, [r4, #16]
   13e5c:	beq	13d64 <__printf_chk@plt+0xf5c4>
   13e60:	movw	r3, #415	; 0x19f
   13e64:	cmp	r0, r3
   13e68:	beq	13e80 <__printf_chk@plt+0xf6e0>
   13e6c:	blt	13d64 <__printf_chk@plt+0xf5c4>
   13e70:	sub	r3, r0, #712	; 0x2c8
   13e74:	sub	r3, r3, #3
   13e78:	cmp	r3, #1
   13e7c:	bhi	13d64 <__printf_chk@plt+0xf5c4>
   13e80:	ldr	r0, [r4, #20]
   13e84:	bl	4308 <EC_KEY_get0_group@plt>
   13e88:	mov	r6, r0
   13e8c:	ldr	r0, [r4, #20]
   13e90:	bl	3d74 <EC_KEY_get0_public_key@plt>
   13e94:	mov	r1, r0
   13e98:	mov	r0, r6
   13e9c:	bl	11d94 <__printf_chk@plt+0xd5f4>
   13ea0:	cmp	r0, #0
   13ea4:	bne	13d64 <__printf_chk@plt+0xf5c4>
   13ea8:	ldr	r0, [r4, #20]
   13eac:	bl	12dfc <__printf_chk@plt+0xe65c>
   13eb0:	cmp	r0, #0
   13eb4:	bne	13d64 <__printf_chk@plt+0xf5c4>
   13eb8:	b	13ddc <__printf_chk@plt+0xf63c>
   13ebc:	mvn	r6, #1
   13ec0:	mov	r4, #0
   13ec4:	b	13d68 <__printf_chk@plt+0xf5c8>
   13ec8:	push	{r4, r5, r6, r7, r8, r9, lr}
   13ecc:	subs	r7, r1, #0
   13ed0:	ldr	r4, [pc, #400]	; 14068 <__printf_chk@plt+0xf8c8>
   13ed4:	sub	sp, sp, #12
   13ed8:	mov	r6, r0
   13edc:	add	r4, pc, r4
   13ee0:	beq	14024 <__printf_chk@plt+0xf884>
   13ee4:	bl	4014 <BN_CTX_new@plt>
   13ee8:	subs	r5, r0, #0
   13eec:	beq	1404c <__printf_chk@plt+0xf8ac>
   13ef0:	bl	441c <BN_CTX_start@plt>
   13ef4:	mov	r0, r5
   13ef8:	bl	3ccc <BN_CTX_get@plt>
   13efc:	subs	r8, r0, #0
   13f00:	beq	13f9c <__printf_chk@plt+0xf7fc>
   13f04:	mov	r0, r5
   13f08:	bl	3ccc <BN_CTX_get@plt>
   13f0c:	subs	r9, r0, #0
   13f10:	beq	13f9c <__printf_chk@plt+0xf7fc>
   13f14:	mov	r0, r6
   13f18:	bl	40e0 <EC_GROUP_method_of@plt>
   13f1c:	bl	41f4 <EC_METHOD_get_field_type@plt>
   13f20:	movw	ip, #406	; 0x196
   13f24:	cmp	r0, ip
   13f28:	beq	13f5c <__printf_chk@plt+0xf7bc>
   13f2c:	ldr	r3, [pc, #312]	; 1406c <__printf_chk@plt+0xf8cc>
   13f30:	mov	r1, #1
   13f34:	ldr	r2, [pc, #308]	; 14070 <__printf_chk@plt+0xf8d0>
   13f38:	ldr	r0, [pc, #308]	; 14074 <__printf_chk@plt+0xf8d4>
   13f3c:	add	r3, pc, r3
   13f40:	add	r2, pc, r2
   13f44:	ldr	r0, [r4, r0]
   13f48:	add	r3, r3, #72	; 0x48
   13f4c:	ldr	r0, [r0]
   13f50:	add	sp, sp, #12
   13f54:	pop	{r4, r5, r6, r7, r8, r9, lr}
   13f58:	b	3df8 <__fprintf_chk@plt>
   13f5c:	mov	r0, r6
   13f60:	str	r5, [sp]
   13f64:	mov	r1, r7
   13f68:	mov	r2, r8
   13f6c:	mov	r3, r9
   13f70:	bl	3c90 <EC_POINT_get_affine_coordinates_GFp@plt>
   13f74:	cmp	r0, #1
   13f78:	mov	r6, r0
   13f7c:	beq	13fb8 <__printf_chk@plt+0xf818>
   13f80:	ldr	r3, [pc, #240]	; 14078 <__printf_chk@plt+0xf8d8>
   13f84:	mov	r1, #1
   13f88:	ldr	r2, [pc, #236]	; 1407c <__printf_chk@plt+0xf8dc>
   13f8c:	ldr	r0, [pc, #224]	; 14074 <__printf_chk@plt+0xf8d4>
   13f90:	add	r3, pc, r3
   13f94:	add	r2, pc, r2
   13f98:	b	13f44 <__printf_chk@plt+0xf7a4>
   13f9c:	ldr	r3, [pc, #220]	; 14080 <__printf_chk@plt+0xf8e0>
   13fa0:	mov	r1, #1
   13fa4:	ldr	r2, [pc, #216]	; 14084 <__printf_chk@plt+0xf8e4>
   13fa8:	ldr	r0, [pc, #196]	; 14074 <__printf_chk@plt+0xf8d4>
   13fac:	add	r3, pc, r3
   13fb0:	add	r2, pc, r2
   13fb4:	b	13f44 <__printf_chk@plt+0xf7a4>
   13fb8:	ldr	r3, [pc, #180]	; 14074 <__printf_chk@plt+0xf8d4>
   13fbc:	mov	r1, r0
   13fc0:	ldr	r0, [pc, #192]	; 14088 <__printf_chk@plt+0xf8e8>
   13fc4:	mov	r2, #2
   13fc8:	ldr	r4, [r4, r3]
   13fcc:	add	r0, pc, r0
   13fd0:	ldr	r3, [r4]
   13fd4:	bl	43d4 <fwrite@plt>
   13fd8:	mov	r1, r8
   13fdc:	ldr	r0, [r4]
   13fe0:	bl	3b40 <BN_print_fp@plt>
   13fe4:	ldr	r0, [pc, #160]	; 1408c <__printf_chk@plt+0xf8ec>
   13fe8:	ldr	r3, [r4]
   13fec:	mov	r2, #3
   13ff0:	mov	r1, r6
   13ff4:	add	r0, pc, r0
   13ff8:	bl	43d4 <fwrite@plt>
   13ffc:	mov	r1, r9
   14000:	ldr	r0, [r4]
   14004:	bl	3b40 <BN_print_fp@plt>
   14008:	ldr	r1, [r4]
   1400c:	mov	r0, #10
   14010:	bl	43b0 <fputc@plt>
   14014:	mov	r0, r5
   14018:	add	sp, sp, #12
   1401c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   14020:	b	4650 <BN_CTX_free@plt>
   14024:	ldr	r3, [pc, #72]	; 14074 <__printf_chk@plt+0xf8d4>
   14028:	mov	r1, #1
   1402c:	ldr	r0, [pc, #92]	; 14090 <__printf_chk@plt+0xf8f0>
   14030:	mov	r2, #13
   14034:	ldr	r3, [r4, r3]
   14038:	add	r0, pc, r0
   1403c:	ldr	r3, [r3]
   14040:	add	sp, sp, #12
   14044:	pop	{r4, r5, r6, r7, r8, r9, lr}
   14048:	b	43d4 <fwrite@plt>
   1404c:	ldr	r3, [pc, #64]	; 14094 <__printf_chk@plt+0xf8f4>
   14050:	mov	r1, #1
   14054:	ldr	r2, [pc, #60]	; 14098 <__printf_chk@plt+0xf8f8>
   14058:	ldr	r0, [pc, #20]	; 14074 <__printf_chk@plt+0xf8d4>
   1405c:	add	r3, pc, r3
   14060:	add	r2, pc, r2
   14064:	b	13f44 <__printf_chk@plt+0xf7a4>
   14068:	andeq	r2, r6, r8, lsr ip
   1406c:	andeq	r1, r3, r4, asr #18
   14070:	muleq	r3, ip, ip
   14074:			; <UNDEFINED> instruction: 0x000004b0
   14078:	strdeq	r1, [r3], -r0
   1407c:	andeq	r1, r3, r8, ror #24
   14080:	ldrdeq	r1, [r3], -r4
   14084:	andeq	r1, r3, r4, lsl ip
   14088:	andeq	r1, r3, ip, asr ip
   1408c:	andeq	r1, r3, r8, lsr ip
   14090:	andeq	r1, r3, r4, ror #22
   14094:	andeq	r1, r3, r4, lsr #16
   14098:	andeq	r1, r3, ip, asr #22
   1409c:	push	{r4, r5, r6, lr}
   140a0:	mov	r5, r0
   140a4:	bl	4308 <EC_KEY_get0_group@plt>
   140a8:	ldr	r4, [pc, #156]	; 1414c <__printf_chk@plt+0xf9ac>
   140ac:	add	r4, pc, r4
   140b0:	mov	r6, r0
   140b4:	mov	r0, r5
   140b8:	bl	3d74 <EC_KEY_get0_public_key@plt>
   140bc:	mov	r1, r0
   140c0:	mov	r0, r6
   140c4:	bl	13ec8 <__printf_chk@plt+0xf728>
   140c8:	ldr	ip, [pc, #128]	; 14150 <__printf_chk@plt+0xf9b0>
   140cc:	mov	r3, r4
   140d0:	ldr	r0, [pc, #124]	; 14154 <__printf_chk@plt+0xf9b4>
   140d4:	mov	r1, #1
   140d8:	mov	r2, #9
   140dc:	ldr	r4, [r4, ip]
   140e0:	add	r0, pc, r0
   140e4:	ldr	r3, [r4]
   140e8:	bl	43d4 <fwrite@plt>
   140ec:	mov	r0, r5
   140f0:	bl	3f54 <EC_KEY_get0_private_key@plt>
   140f4:	cmp	r0, #0
   140f8:	beq	14124 <__printf_chk@plt+0xf984>
   140fc:	mov	r0, r5
   14100:	ldr	r5, [r4]
   14104:	bl	3f54 <EC_KEY_get0_private_key@plt>
   14108:	mov	r1, r0
   1410c:	mov	r0, r5
   14110:	bl	3b40 <BN_print_fp@plt>
   14114:	ldr	r1, [r4]
   14118:	mov	r0, #10
   1411c:	pop	{r4, r5, r6, lr}
   14120:	b	43b0 <fputc@plt>
   14124:	ldr	r0, [pc, #44]	; 14158 <__printf_chk@plt+0xf9b8>
   14128:	mov	r1, #1
   1412c:	ldr	r3, [r4]
   14130:	mov	r2, #6
   14134:	add	r0, pc, r0
   14138:	bl	43d4 <fwrite@plt>
   1413c:	ldr	r1, [r4]
   14140:	mov	r0, #10
   14144:	pop	{r4, r5, r6, lr}
   14148:	b	43b0 <fputc@plt>
   1414c:	andeq	r2, r6, r8, ror #20
   14150:			; <UNDEFINED> instruction: 0x000004b0
   14154:	andeq	r1, r3, r0, asr fp
   14158:	andeq	r1, r3, r8, lsl #22
   1415c:	ldr	ip, [pc, #1108]	; 145b8 <__printf_chk@plt+0xfe18>
   14160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14164:	mov	r5, r0
   14168:	ldr	r0, [pc, #1100]	; 145bc <__printf_chk@plt+0xfe1c>
   1416c:	add	ip, pc, ip
   14170:	mov	r6, r2
   14174:	sub	sp, sp, #60	; 0x3c
   14178:	mov	r2, ip
   1417c:	mov	r7, r1
   14180:	ldr	r4, [ip, r0]
   14184:	mov	fp, r3
   14188:	ldr	r1, [r5]
   1418c:	ldr	r0, [sp, #100]	; 0x64
   14190:	ldr	r2, [r4]
   14194:	str	r2, [sp, #52]	; 0x34
   14198:	cmp	r1, #4
   1419c:	addls	pc, pc, r1, lsl #2
   141a0:	b	145b0 <__printf_chk@plt+0xfe10>
   141a4:	b	141fc <__printf_chk@plt+0xfa5c>
   141a8:	b	141b8 <__printf_chk@plt+0xfa18>
   141ac:	b	141b8 <__printf_chk@plt+0xfa18>
   141b0:	b	141b8 <__printf_chk@plt+0xfa18>
   141b4:	b	141c4 <__printf_chk@plt+0xfa24>
   141b8:	ldr	r3, [sp, #96]	; 0x60
   141bc:	cmp	r3, #0
   141c0:	beq	14288 <__printf_chk@plt+0xfae8>
   141c4:	ldr	r3, [sp, #104]	; 0x68
   141c8:	mov	r1, r7
   141cc:	str	r0, [sp]
   141d0:	mov	r2, r6
   141d4:	mov	r0, r5
   141d8:	str	r3, [sp, #4]
   141dc:	mov	r3, fp
   141e0:	bl	11748 <__printf_chk@plt+0xcfa8>
   141e4:	ldr	r2, [sp, #52]	; 0x34
   141e8:	ldr	r3, [r4]
   141ec:	cmp	r2, r3
   141f0:	bne	145ac <__printf_chk@plt+0xfe0c>
   141f4:	add	sp, sp, #60	; 0x3c
   141f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141fc:	ldrb	r2, [r6]
   14200:	mov	r8, #0
   14204:	str	r8, [sp, #36]	; 0x24
   14208:	cmp	r2, r8
   1420c:	movne	r2, #3
   14210:	moveq	r2, r8
   14214:	mov	r0, r2
   14218:	str	r2, [sp, #16]
   1421c:	bl	1b8ec <__printf_chk@plt+0x1714c>
   14220:	cmp	r0, #0
   14224:	str	r0, [sp, #28]
   14228:	beq	145a4 <__printf_chk@plt+0xfe04>
   1422c:	bl	c728 <__printf_chk@plt+0x7f88>
   14230:	subs	sl, r0, #0
   14234:	beq	1459c <__printf_chk@plt+0xfdfc>
   14238:	add	r3, sp, #40	; 0x28
   1423c:	mov	r1, #4
   14240:	str	r3, [sp, #20]
   14244:	mov	r2, r3
   14248:	bl	d48c <__printf_chk@plt+0x8cec>
   1424c:	subs	r9, r0, #0
   14250:	beq	142ec <__printf_chk@plt+0xfb4c>
   14254:	add	r3, sp, #44	; 0x2c
   14258:	str	r3, [sp, #24]
   1425c:	ldr	r0, [sp, #36]	; 0x24
   14260:	bl	1bfac <__printf_chk@plt+0x1780c>
   14264:	mov	r1, #8
   14268:	ldr	r0, [sp, #24]
   1426c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   14270:	mov	r0, sl
   14274:	bl	c9c0 <__printf_chk@plt+0x8220>
   14278:	mov	r0, r8
   1427c:	bl	c9c0 <__printf_chk@plt+0x8220>
   14280:	mov	r0, r9
   14284:	b	141e4 <__printf_chk@plt+0xfa44>
   14288:	mov	r0, r6
   1428c:	bl	4458 <strlen@plt>
   14290:	subs	r8, r0, #0
   14294:	ble	14540 <__printf_chk@plt+0xfda0>
   14298:	bl	3be8 <EVP_aes_128_cbc@plt>
   1429c:	mov	r9, r0
   142a0:	sub	r3, r8, #1
   142a4:	cmp	r3, #3
   142a8:	bls	14594 <__printf_chk@plt+0xfdf4>
   142ac:	bl	4788 <BIO_s_mem@plt>
   142b0:	bl	4134 <BIO_new@plt>
   142b4:	subs	sl, r0, #0
   142b8:	beq	1459c <__printf_chk@plt+0xfdfc>
   142bc:	ldr	r3, [r5]
   142c0:	cmp	r3, #2
   142c4:	beq	14570 <__printf_chk@plt+0xfdd0>
   142c8:	cmp	r3, #3
   142cc:	beq	1454c <__printf_chk@plt+0xfdac>
   142d0:	cmp	r3, #1
   142d4:	beq	144e4 <__printf_chk@plt+0xfd44>
   142d8:	mvn	r9, #21
   142dc:	mov	r0, sl
   142e0:	bl	3d8c <BIO_free@plt>
   142e4:	mov	r0, r9
   142e8:	b	141e4 <__printf_chk@plt+0xfa44>
   142ec:	ldr	r0, [sp, #40]	; 0x28
   142f0:	mov	r1, #2
   142f4:	bl	3ccd0 <__printf_chk@plt+0x38530>
   142f8:	ldr	r2, [sp, #40]	; 0x28
   142fc:	mov	r0, sl
   14300:	ldrh	r1, [r2]
   14304:	strh	r1, [r2, #2]
   14308:	ldr	r2, [r5, #8]
   1430c:	ldr	r1, [r2, #24]
   14310:	bl	163b0 <__printf_chk@plt+0x11c10>
   14314:	subs	r9, r0, #0
   14318:	bne	14254 <__printf_chk@plt+0xfab4>
   1431c:	ldr	r2, [r5, #8]
   14320:	mov	r0, sl
   14324:	ldr	r1, [r2, #44]	; 0x2c
   14328:	bl	163b0 <__printf_chk@plt+0x11c10>
   1432c:	subs	r9, r0, #0
   14330:	bne	14254 <__printf_chk@plt+0xfab4>
   14334:	ldr	r2, [r5, #8]
   14338:	mov	r0, sl
   1433c:	ldr	r1, [r2, #32]
   14340:	bl	163b0 <__printf_chk@plt+0x11c10>
   14344:	subs	r9, r0, #0
   14348:	bne	14254 <__printf_chk@plt+0xfab4>
   1434c:	ldr	r2, [r5, #8]
   14350:	mov	r0, sl
   14354:	ldr	r1, [r2, #28]
   14358:	bl	163b0 <__printf_chk@plt+0x11c10>
   1435c:	add	r3, sp, #44	; 0x2c
   14360:	str	r3, [sp, #24]
   14364:	subs	r9, r0, #0
   14368:	bne	1425c <__printf_chk@plt+0xfabc>
   1436c:	mov	r0, r3
   14370:	mov	r1, #8
   14374:	bl	4160c <__printf_chk@plt+0x3ce6c>
   14378:	mov	r0, sl
   1437c:	bl	cfb0 <__printf_chk@plt+0x8810>
   14380:	ldr	r1, [sp, #24]
   14384:	and	r2, r0, #7
   14388:	mov	r0, sl
   1438c:	rsb	r2, r2, #8
   14390:	bl	15200 <__printf_chk@plt+0x10a60>
   14394:	subs	r9, r0, #0
   14398:	bne	1425c <__printf_chk@plt+0xfabc>
   1439c:	bl	c728 <__printf_chk@plt+0x7f88>
   143a0:	subs	r8, r0, #0
   143a4:	mvneq	r9, #1
   143a8:	beq	1425c <__printf_chk@plt+0xfabc>
   143ac:	ldr	r1, [pc, #524]	; 145c0 <__printf_chk@plt+0xfe20>
   143b0:	mov	r2, #33	; 0x21
   143b4:	add	r1, pc, r1
   143b8:	bl	15200 <__printf_chk@plt+0x10a60>
   143bc:	subs	r9, r0, #0
   143c0:	bne	1425c <__printf_chk@plt+0xfabc>
   143c4:	ldr	r1, [sp, #16]
   143c8:	mov	r0, r8
   143cc:	bl	155b4 <__printf_chk@plt+0x10e14>
   143d0:	subs	r9, r0, #0
   143d4:	bne	1425c <__printf_chk@plt+0xfabc>
   143d8:	mov	r1, r9
   143dc:	mov	r0, r8
   143e0:	bl	154b4 <__printf_chk@plt+0x10d14>
   143e4:	subs	r9, r0, #0
   143e8:	bne	1425c <__printf_chk@plt+0xfabc>
   143ec:	ldr	r2, [r5, #8]
   143f0:	ldr	r0, [r2, #16]
   143f4:	bl	43e0 <BN_num_bits@plt>
   143f8:	mov	r1, r0
   143fc:	mov	r0, r8
   14400:	bl	154b4 <__printf_chk@plt+0x10d14>
   14404:	subs	r9, r0, #0
   14408:	bne	1425c <__printf_chk@plt+0xfabc>
   1440c:	ldr	r2, [r5, #8]
   14410:	mov	r0, r8
   14414:	ldr	r1, [r2, #16]
   14418:	bl	163b0 <__printf_chk@plt+0x11c10>
   1441c:	subs	r9, r0, #0
   14420:	bne	1425c <__printf_chk@plt+0xfabc>
   14424:	ldr	r2, [r5, #8]
   14428:	mov	r0, r8
   1442c:	ldr	r1, [r2, #20]
   14430:	bl	163b0 <__printf_chk@plt+0x11c10>
   14434:	subs	r9, r0, #0
   14438:	bne	1425c <__printf_chk@plt+0xfabc>
   1443c:	mov	r1, fp
   14440:	mov	r0, r8
   14444:	bl	156dc <__printf_chk@plt+0x10f3c>
   14448:	subs	r9, r0, #0
   1444c:	bne	1425c <__printf_chk@plt+0xfabc>
   14450:	mov	r0, sl
   14454:	bl	cfb0 <__printf_chk@plt+0x8810>
   14458:	add	r2, sp, #40	; 0x28
   1445c:	mov	r1, r0
   14460:	mov	r0, r8
   14464:	bl	d48c <__printf_chk@plt+0x8cec>
   14468:	subs	r9, r0, #0
   1446c:	bne	1425c <__printf_chk@plt+0xfabc>
   14470:	ldr	r1, [sp, #28]
   14474:	mov	r2, r6
   14478:	add	r0, sp, #36	; 0x24
   1447c:	mov	r3, #1
   14480:	bl	1c020 <__printf_chk@plt+0x17880>
   14484:	subs	r9, r0, #0
   14488:	bne	1425c <__printf_chk@plt+0xfabc>
   1448c:	mov	r0, sl
   14490:	ldr	r5, [sp, #36]	; 0x24
   14494:	ldr	r6, [sp, #40]	; 0x28
   14498:	bl	d150 <__printf_chk@plt+0x89b0>
   1449c:	mov	fp, r0
   144a0:	mov	r0, sl
   144a4:	bl	cfb0 <__printf_chk@plt+0x8810>
   144a8:	str	r9, [sp, #4]
   144ac:	str	r9, [sp, #8]
   144b0:	mov	r1, r9
   144b4:	mov	r3, fp
   144b8:	mov	r2, r6
   144bc:	str	r0, [sp]
   144c0:	mov	r0, r5
   144c4:	bl	1bd84 <__printf_chk@plt+0x175e4>
   144c8:	subs	r9, r0, #0
   144cc:	bne	1425c <__printf_chk@plt+0xfabc>
   144d0:	mov	r0, r7
   144d4:	mov	r1, r8
   144d8:	bl	15284 <__printf_chk@plt+0x10ae4>
   144dc:	mov	r9, r0
   144e0:	b	1425c <__printf_chk@plt+0xfabc>
   144e4:	ldr	r1, [r5, #8]
   144e8:	mov	ip, #0
   144ec:	mov	r2, r9
   144f0:	str	r8, [sp]
   144f4:	mov	r3, r6
   144f8:	str	ip, [sp, #4]
   144fc:	str	ip, [sp, #8]
   14500:	bl	4038 <PEM_write_bio_RSAPrivateKey@plt>
   14504:	cmp	r0, #0
   14508:	beq	142d8 <__printf_chk@plt+0xfb38>
   1450c:	mov	r2, #0
   14510:	mov	r0, sl
   14514:	mov	r1, #3
   14518:	add	r3, sp, #40	; 0x28
   1451c:	bl	3ae0 <BIO_ctrl@plt>
   14520:	subs	r2, r0, #0
   14524:	mvnle	r9, #0
   14528:	ble	142dc <__printf_chk@plt+0xfb3c>
   1452c:	mov	r0, r7
   14530:	ldr	r1, [sp, #40]	; 0x28
   14534:	bl	15200 <__printf_chk@plt+0x10a60>
   14538:	mov	r9, r0
   1453c:	b	142dc <__printf_chk@plt+0xfb3c>
   14540:	ldr	r6, [sp, #96]	; 0x60
   14544:	mov	r9, r6
   14548:	b	142a0 <__printf_chk@plt+0xfb00>
   1454c:	ldr	r1, [r5, #20]
   14550:	mov	ip, #0
   14554:	mov	r2, r9
   14558:	str	r8, [sp]
   1455c:	mov	r3, r6
   14560:	str	ip, [sp, #4]
   14564:	str	ip, [sp, #8]
   14568:	bl	4500 <PEM_write_bio_ECPrivateKey@plt>
   1456c:	b	14504 <__printf_chk@plt+0xfd64>
   14570:	ldr	r1, [r5, #12]
   14574:	mov	ip, #0
   14578:	mov	r2, r9
   1457c:	str	r8, [sp]
   14580:	mov	r3, r6
   14584:	str	ip, [sp, #4]
   14588:	str	ip, [sp, #8]
   1458c:	bl	4278 <PEM_write_bio_DSAPrivateKey@plt>
   14590:	b	14504 <__printf_chk@plt+0xfd64>
   14594:	mvn	r0, #39	; 0x27
   14598:	b	141e4 <__printf_chk@plt+0xfa44>
   1459c:	mvn	r0, #1
   145a0:	b	141e4 <__printf_chk@plt+0xfa44>
   145a4:	mvn	r0, #0
   145a8:	b	141e4 <__printf_chk@plt+0xfa44>
   145ac:	bl	41b8 <__stack_chk_fail@plt>
   145b0:	mvn	r0, #13
   145b4:	b	141e4 <__printf_chk@plt+0xfa44>
   145b8:	andeq	r2, r6, r8, lsr #19
   145bc:	andeq	r0, r0, r8, lsl #9
   145c0:	muleq	r3, r0, r8
   145c4:	push	{r4, r5, r6, r7, r8, lr}
   145c8:	subs	r7, r1, #0
   145cc:	mov	r4, r0
   145d0:	mov	r5, r2
   145d4:	movne	r3, #0
   145d8:	strne	r3, [r7]
   145dc:	cmp	r2, #0
   145e0:	movne	r3, #0
   145e4:	strne	r3, [r2]
   145e8:	bl	cfb0 <__printf_chk@plt+0x8810>
   145ec:	cmp	r0, #32
   145f0:	bls	146ec <__printf_chk@plt+0xff4c>
   145f4:	mov	r0, r4
   145f8:	bl	d150 <__printf_chk@plt+0x89b0>
   145fc:	ldr	r1, [pc, #248]	; 146fc <__printf_chk@plt+0xff5c>
   14600:	mov	r2, #33	; 0x21
   14604:	add	r1, pc, r1
   14608:	bl	4638 <memcmp@plt>
   1460c:	subs	r8, r0, #0
   14610:	bne	146ec <__printf_chk@plt+0xff4c>
   14614:	mov	r0, r4
   14618:	bl	cad0 <__printf_chk@plt+0x8330>
   1461c:	subs	r6, r0, #0
   14620:	beq	146f4 <__printf_chk@plt+0xff54>
   14624:	mov	r1, #33	; 0x21
   14628:	bl	d4d4 <__printf_chk@plt+0x8d34>
   1462c:	subs	r4, r0, #0
   14630:	beq	1464c <__printf_chk@plt+0xfeac>
   14634:	mov	r0, r6
   14638:	bl	c9c0 <__printf_chk@plt+0x8220>
   1463c:	mov	r0, r8
   14640:	bl	e818 <__printf_chk@plt+0xa078>
   14644:	mov	r0, r4
   14648:	pop	{r4, r5, r6, r7, r8, pc}
   1464c:	mov	r1, r4
   14650:	mov	r0, r6
   14654:	bl	14da4 <__printf_chk@plt+0x10604>
   14658:	subs	r4, r0, #0
   1465c:	bne	14634 <__printf_chk@plt+0xfe94>
   14660:	mov	r1, r4
   14664:	mov	r0, r6
   14668:	bl	14cf8 <__printf_chk@plt+0x10558>
   1466c:	subs	r4, r0, #0
   14670:	bne	14634 <__printf_chk@plt+0xfe94>
   14674:	mov	r1, r4
   14678:	mov	r0, r6
   1467c:	bl	14cf8 <__printf_chk@plt+0x10558>
   14680:	subs	r4, r0, #0
   14684:	bne	14634 <__printf_chk@plt+0xfe94>
   14688:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1468c:	subs	r8, r0, #0
   14690:	beq	14634 <__printf_chk@plt+0xfe94>
   14694:	ldr	r3, [r8, #8]
   14698:	mov	r0, r6
   1469c:	ldr	r1, [r3, #16]
   146a0:	bl	1605c <__printf_chk@plt+0x118bc>
   146a4:	subs	r4, r0, #0
   146a8:	bne	14634 <__printf_chk@plt+0xfe94>
   146ac:	ldr	r3, [r8, #8]
   146b0:	mov	r0, r6
   146b4:	ldr	r1, [r3, #20]
   146b8:	bl	1605c <__printf_chk@plt+0x118bc>
   146bc:	subs	r4, r0, #0
   146c0:	bne	14634 <__printf_chk@plt+0xfe94>
   146c4:	mov	r1, r5
   146c8:	mov	r0, r6
   146cc:	mov	r2, #0
   146d0:	bl	14f3c <__printf_chk@plt+0x1079c>
   146d4:	subs	r4, r0, #0
   146d8:	bne	14634 <__printf_chk@plt+0xfe94>
   146dc:	cmp	r7, #0
   146e0:	strne	r8, [r7]
   146e4:	movne	r8, r4
   146e8:	b	14634 <__printf_chk@plt+0xfe94>
   146ec:	mvn	r0, #3
   146f0:	pop	{r4, r5, r6, r7, r8, pc}
   146f4:	mvn	r0, #1
   146f8:	pop	{r4, r5, r6, r7, r8, pc}
   146fc:	andeq	r1, r3, r0, asr #12
   14700:	ldr	ip, [pc, #1024]	; 14b08 <__printf_chk@plt+0x10368>
   14704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14708:	subs	r6, r3, #0
   1470c:	ldr	r3, [pc, #1016]	; 14b0c <__printf_chk@plt+0x1036c>
   14710:	add	ip, pc, ip
   14714:	sub	sp, sp, #52	; 0x34
   14718:	mov	r7, r0
   1471c:	mov	r8, r2
   14720:	ldr	r5, [ip, r3]
   14724:	ldr	r4, [sp, #88]	; 0x58
   14728:	ldr	r3, [r5]
   1472c:	str	r3, [sp, #44]	; 0x2c
   14730:	movne	r3, #0
   14734:	strne	r3, [r6]
   14738:	cmp	r4, #0
   1473c:	movne	r3, #0
   14740:	strne	r3, [r4]
   14744:	cmp	r1, #10
   14748:	addls	pc, pc, r1, lsl #2
   1474c:	b	148a8 <__printf_chk@plt+0x10108>
   14750:	b	147d4 <__printf_chk@plt+0x10034>
   14754:	b	1489c <__printf_chk@plt+0x100fc>
   14758:	b	1489c <__printf_chk@plt+0x100fc>
   1475c:	b	1489c <__printf_chk@plt+0x100fc>
   14760:	b	147ac <__printf_chk@plt+0x1000c>
   14764:	b	148a8 <__printf_chk@plt+0x10108>
   14768:	b	148a8 <__printf_chk@plt+0x10108>
   1476c:	b	148a8 <__printf_chk@plt+0x10108>
   14770:	b	148a8 <__printf_chk@plt+0x10108>
   14774:	b	148a8 <__printf_chk@plt+0x10108>
   14778:	b	1477c <__printf_chk@plt+0xffdc>
   1477c:	mov	r1, r2
   14780:	mov	r3, r4
   14784:	mov	r2, r6
   14788:	bl	134f0 <__printf_chk@plt+0xed50>
   1478c:	cmp	r0, #0
   14790:	beq	147bc <__printf_chk@plt+0x1001c>
   14794:	mov	r0, r7
   14798:	mov	r2, r8
   1479c:	mov	r3, r6
   147a0:	mov	r1, #10
   147a4:	bl	13c84 <__printf_chk@plt+0xf4e4>
   147a8:	b	147bc <__printf_chk@plt+0x1001c>
   147ac:	mov	r1, r2
   147b0:	mov	r3, r4
   147b4:	mov	r2, r6
   147b8:	bl	134f0 <__printf_chk@plt+0xed50>
   147bc:	ldr	r2, [sp, #44]	; 0x2c
   147c0:	ldr	r3, [r5]
   147c4:	cmp	r2, r3
   147c8:	bne	14b04 <__printf_chk@plt+0x10364>
   147cc:	add	sp, sp, #52	; 0x34
   147d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147d4:	bl	429c <FIPS_mode@plt>
   147d8:	cmp	r0, #0
   147dc:	bne	14ac0 <__printf_chk@plt+0x10320>
   147e0:	cmp	r6, #0
   147e4:	strne	r0, [r6]
   147e8:	cmp	r4, #0
   147ec:	str	r0, [sp, #36]	; 0x24
   147f0:	str	r0, [sp, #40]	; 0x28
   147f4:	mov	r0, r7
   147f8:	movne	r3, #0
   147fc:	strne	r3, [r4]
   14800:	bl	cfb0 <__printf_chk@plt+0x8810>
   14804:	cmp	r0, #32
   14808:	bls	14af0 <__printf_chk@plt+0x10350>
   1480c:	mov	r0, r7
   14810:	bl	d150 <__printf_chk@plt+0x89b0>
   14814:	ldr	r1, [pc, #756]	; 14b10 <__printf_chk@plt+0x10370>
   14818:	mov	r2, #33	; 0x21
   1481c:	add	r1, pc, r1
   14820:	bl	4638 <memcmp@plt>
   14824:	cmp	r0, #0
   14828:	bne	14af0 <__printf_chk@plt+0x10350>
   1482c:	bl	ec14 <__printf_chk@plt+0xa474>
   14830:	subs	r9, r0, #0
   14834:	beq	14ae0 <__printf_chk@plt+0x10340>
   14838:	mov	r0, r7
   1483c:	bl	cad0 <__printf_chk@plt+0x8330>
   14840:	subs	r7, r0, #0
   14844:	beq	14af8 <__printf_chk@plt+0x10358>
   14848:	bl	c728 <__printf_chk@plt+0x7f88>
   1484c:	subs	fp, r0, #0
   14850:	mvneq	sl, #1
   14854:	beq	1486c <__printf_chk@plt+0x100cc>
   14858:	mov	r0, r7
   1485c:	mov	r1, #33	; 0x21
   14860:	bl	d4d4 <__printf_chk@plt+0x8d34>
   14864:	subs	sl, r0, #0
   14868:	beq	148b0 <__printf_chk@plt+0x10110>
   1486c:	ldr	r0, [sp, #40]	; 0x28
   14870:	bl	1bfac <__printf_chk@plt+0x1780c>
   14874:	ldr	r0, [sp, #36]	; 0x24
   14878:	bl	3bdc <free@plt>
   1487c:	mov	r0, r9
   14880:	bl	e818 <__printf_chk@plt+0xa078>
   14884:	mov	r0, r7
   14888:	bl	c9c0 <__printf_chk@plt+0x8220>
   1488c:	mov	r0, fp
   14890:	bl	c9c0 <__printf_chk@plt+0x8220>
   14894:	mov	r0, sl
   14898:	b	147bc <__printf_chk@plt+0x1001c>
   1489c:	mov	r3, r6
   148a0:	bl	13c84 <__printf_chk@plt+0xf4e4>
   148a4:	b	147bc <__printf_chk@plt+0x1001c>
   148a8:	mvn	r0, #13
   148ac:	b	147bc <__printf_chk@plt+0x1001c>
   148b0:	mov	r0, r7
   148b4:	add	r1, sp, #27
   148b8:	bl	14da4 <__printf_chk@plt+0x10604>
   148bc:	subs	sl, r0, #0
   148c0:	bne	1486c <__printf_chk@plt+0x100cc>
   148c4:	mov	r1, sl
   148c8:	mov	r0, r7
   148cc:	bl	14cf8 <__printf_chk@plt+0x10558>
   148d0:	subs	sl, r0, #0
   148d4:	bne	1486c <__printf_chk@plt+0x100cc>
   148d8:	mov	r1, sl
   148dc:	mov	r0, r7
   148e0:	bl	14cf8 <__printf_chk@plt+0x10558>
   148e4:	subs	sl, r0, #0
   148e8:	bne	1486c <__printf_chk@plt+0x100cc>
   148ec:	ldr	r3, [r9, #8]
   148f0:	mov	r0, r7
   148f4:	ldr	r1, [r3, #16]
   148f8:	bl	1605c <__printf_chk@plt+0x118bc>
   148fc:	subs	sl, r0, #0
   14900:	bne	1486c <__printf_chk@plt+0x100cc>
   14904:	ldr	r3, [r9, #8]
   14908:	mov	r0, r7
   1490c:	ldr	r1, [r3, #20]
   14910:	bl	1605c <__printf_chk@plt+0x118bc>
   14914:	subs	sl, r0, #0
   14918:	bne	1486c <__printf_chk@plt+0x100cc>
   1491c:	mov	r2, sl
   14920:	mov	r0, r7
   14924:	add	r1, sp, #36	; 0x24
   14928:	bl	1501c <__printf_chk@plt+0x1087c>
   1492c:	subs	sl, r0, #0
   14930:	bne	1486c <__printf_chk@plt+0x100cc>
   14934:	ldrb	r0, [sp, #27]
   14938:	bl	1b8ec <__printf_chk@plt+0x1714c>
   1493c:	subs	r3, r0, #0
   14940:	mvneq	sl, #41	; 0x29
   14944:	beq	1486c <__printf_chk@plt+0x100cc>
   14948:	mov	r0, r7
   1494c:	str	r3, [sp, #16]
   14950:	bl	cfb0 <__printf_chk@plt+0x8810>
   14954:	add	r2, sp, #32
   14958:	mov	r1, r0
   1495c:	mov	r0, fp
   14960:	bl	d48c <__printf_chk@plt+0x8cec>
   14964:	ldr	r3, [sp, #16]
   14968:	subs	sl, r0, #0
   1496c:	bne	1486c <__printf_chk@plt+0x100cc>
   14970:	mov	r1, r3
   14974:	mov	r2, r8
   14978:	mov	r3, sl
   1497c:	add	r0, sp, #40	; 0x28
   14980:	bl	1c020 <__printf_chk@plt+0x17880>
   14984:	subs	sl, r0, #0
   14988:	bne	1486c <__printf_chk@plt+0x100cc>
   1498c:	ldr	r2, [sp, #32]
   14990:	mov	r0, r7
   14994:	ldr	r8, [sp, #40]	; 0x28
   14998:	str	r2, [sp, #20]
   1499c:	bl	d150 <__printf_chk@plt+0x89b0>
   149a0:	mov	r3, r0
   149a4:	mov	r0, r7
   149a8:	str	r3, [sp, #16]
   149ac:	bl	cfb0 <__printf_chk@plt+0x8810>
   149b0:	str	sl, [sp, #4]
   149b4:	mov	r1, sl
   149b8:	str	sl, [sp, #8]
   149bc:	ldr	r3, [sp, #16]
   149c0:	ldr	r2, [sp, #20]
   149c4:	str	r0, [sp]
   149c8:	mov	r0, r8
   149cc:	bl	1bd84 <__printf_chk@plt+0x175e4>
   149d0:	subs	sl, r0, #0
   149d4:	bne	1486c <__printf_chk@plt+0x100cc>
   149d8:	mov	r0, fp
   149dc:	add	r1, sp, #28
   149e0:	bl	14d5c <__printf_chk@plt+0x105bc>
   149e4:	subs	sl, r0, #0
   149e8:	bne	1486c <__printf_chk@plt+0x100cc>
   149ec:	mov	r0, fp
   149f0:	add	r1, sp, #30
   149f4:	bl	14d5c <__printf_chk@plt+0x105bc>
   149f8:	subs	sl, r0, #0
   149fc:	bne	1486c <__printf_chk@plt+0x100cc>
   14a00:	ldrh	r2, [sp, #28]
   14a04:	ldrh	r3, [sp, #30]
   14a08:	cmp	r2, r3
   14a0c:	mvnne	sl, #42	; 0x2a
   14a10:	bne	1486c <__printf_chk@plt+0x100cc>
   14a14:	ldr	r3, [r9, #8]
   14a18:	mov	r0, fp
   14a1c:	ldr	r1, [r3, #24]
   14a20:	bl	1605c <__printf_chk@plt+0x118bc>
   14a24:	subs	sl, r0, #0
   14a28:	bne	1486c <__printf_chk@plt+0x100cc>
   14a2c:	ldr	r3, [r9, #8]
   14a30:	mov	r0, fp
   14a34:	ldr	r1, [r3, #44]	; 0x2c
   14a38:	bl	1605c <__printf_chk@plt+0x118bc>
   14a3c:	subs	sl, r0, #0
   14a40:	bne	1486c <__printf_chk@plt+0x100cc>
   14a44:	ldr	r3, [r9, #8]
   14a48:	mov	r0, fp
   14a4c:	ldr	r1, [r3, #32]
   14a50:	bl	1605c <__printf_chk@plt+0x118bc>
   14a54:	subs	sl, r0, #0
   14a58:	bne	1486c <__printf_chk@plt+0x100cc>
   14a5c:	ldr	r3, [r9, #8]
   14a60:	mov	r0, fp
   14a64:	ldr	r1, [r3, #28]
   14a68:	bl	1605c <__printf_chk@plt+0x118bc>
   14a6c:	subs	sl, r0, #0
   14a70:	bne	1486c <__printf_chk@plt+0x100cc>
   14a74:	ldr	r0, [r9, #8]
   14a78:	bl	216bc <__printf_chk@plt+0x1cf1c>
   14a7c:	subs	sl, r0, #0
   14a80:	bne	1486c <__printf_chk@plt+0x100cc>
   14a84:	mov	r1, sl
   14a88:	ldr	r0, [r9, #8]
   14a8c:	bl	3a44 <RSA_blinding_on@plt>
   14a90:	cmp	r0, #1
   14a94:	mvnne	sl, #21
   14a98:	bne	1486c <__printf_chk@plt+0x100cc>
   14a9c:	cmp	r6, #0
   14aa0:	strne	r9, [r6]
   14aa4:	movne	r9, sl
   14aa8:	cmp	r4, #0
   14aac:	ldrne	r3, [sp, #36]	; 0x24
   14ab0:	movne	r2, #0
   14ab4:	strne	r2, [sp, #36]	; 0x24
   14ab8:	strne	r3, [r4]
   14abc:	b	1486c <__printf_chk@plt+0x100cc>
   14ac0:	ldr	r1, [pc, #76]	; 14b14 <__printf_chk@plt+0x10374>
   14ac4:	ldr	r0, [pc, #76]	; 14b18 <__printf_chk@plt+0x10378>
   14ac8:	add	r1, pc, r1
   14acc:	add	r0, pc, r0
   14ad0:	add	r1, r1, #96	; 0x60
   14ad4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   14ad8:	mvn	r0, #13
   14adc:	b	147bc <__printf_chk@plt+0x1001c>
   14ae0:	mov	r7, r9
   14ae4:	mov	fp, r9
   14ae8:	mvn	sl, #1
   14aec:	b	1486c <__printf_chk@plt+0x100cc>
   14af0:	mvn	r0, #3
   14af4:	b	147bc <__printf_chk@plt+0x1001c>
   14af8:	mov	fp, r7
   14afc:	mvn	sl, #1
   14b00:	b	1486c <__printf_chk@plt+0x100cc>
   14b04:	bl	41b8 <__stack_chk_fail@plt>
   14b08:	andeq	r2, r6, r4, lsl #8
   14b0c:	andeq	r0, r0, r8, lsl #9
   14b10:	andeq	r1, r3, r8, lsr #8
   14b14:			; <UNDEFINED> instruction: 0x00030db8
   14b18:	muleq	r3, ip, r1
   14b1c:	push	{r4, r5, r6, r7, lr}
   14b20:	subs	r6, r2, #0
   14b24:	mov	r4, r3
   14b28:	mov	r7, r1
   14b2c:	movne	r3, #0
   14b30:	strne	r3, [r6]
   14b34:	cmp	r4, #0
   14b38:	mov	r1, #0
   14b3c:	sub	sp, sp, #12
   14b40:	mov	r2, r1
   14b44:	movne	r3, #0
   14b48:	strne	r3, [r4]
   14b4c:	mov	r5, r0
   14b50:	bl	145c4 <__printf_chk@plt+0xfe24>
   14b54:	cmp	r0, #0
   14b58:	bne	14b68 <__printf_chk@plt+0x103c8>
   14b5c:	bl	429c <FIPS_mode@plt>
   14b60:	subs	r1, r0, #0
   14b64:	beq	14b88 <__printf_chk@plt+0x103e8>
   14b68:	str	r4, [sp]
   14b6c:	mov	r0, r5
   14b70:	mov	r2, r7
   14b74:	mov	r3, r6
   14b78:	mov	r1, #10
   14b7c:	bl	14700 <__printf_chk@plt+0xff60>
   14b80:	add	sp, sp, #12
   14b84:	pop	{r4, r5, r6, r7, pc}
   14b88:	str	r4, [sp]
   14b8c:	mov	r0, r5
   14b90:	mov	r2, r7
   14b94:	mov	r3, r6
   14b98:	bl	14700 <__printf_chk@plt+0xff60>
   14b9c:	add	sp, sp, #12
   14ba0:	pop	{r4, r5, r6, r7, pc}
   14ba4:	push	{r3, r4, r5, r6, r7, lr}
   14ba8:	mov	r4, r2
   14bac:	mov	r6, r0
   14bb0:	mov	r5, r1
   14bb4:	bl	d150 <__printf_chk@plt+0x89b0>
   14bb8:	mov	r1, r4
   14bbc:	mov	r7, r0
   14bc0:	mov	r0, r6
   14bc4:	bl	d4d4 <__printf_chk@plt+0x8d34>
   14bc8:	cmp	r0, #0
   14bcc:	poplt	{r3, r4, r5, r6, r7, pc}
   14bd0:	cmp	r4, #0
   14bd4:	cmpne	r5, #0
   14bd8:	moveq	r0, #0
   14bdc:	movne	r0, #1
   14be0:	popeq	{r3, r4, r5, r6, r7, pc}
   14be4:	mov	r0, r5
   14be8:	mov	r1, r7
   14bec:	mov	r2, r4
   14bf0:	bl	43f8 <memcpy@plt>
   14bf4:	mov	r0, #0
   14bf8:	pop	{r3, r4, r5, r6, r7, pc}
   14bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c00:	sub	sp, sp, #20
   14c04:	mov	r4, r0
   14c08:	mov	r9, r1
   14c0c:	bl	d150 <__printf_chk@plt+0x89b0>
   14c10:	mov	r1, #8
   14c14:	mov	r8, r0
   14c18:	mov	r0, r4
   14c1c:	bl	d4d4 <__printf_chk@plt+0x8d34>
   14c20:	cmp	r0, #0
   14c24:	blt	14ce8 <__printf_chk@plt+0x10548>
   14c28:	cmp	r9, #0
   14c2c:	beq	14cf0 <__printf_chk@plt+0x10550>
   14c30:	ldrb	r4, [r8, #1]
   14c34:	mov	r5, #0
   14c38:	ldrb	r6, [r8]
   14c3c:	mov	r2, #0
   14c40:	orr	r0, r2, r2
   14c44:	ldrb	sl, [r8, #6]
   14c48:	lsl	r1, r4, #16
   14c4c:	ldrb	r4, [r8, #7]
   14c50:	lsl	r3, r6, #24
   14c54:	ldrb	r6, [r8, #2]
   14c58:	orr	r1, r1, r3
   14c5c:	ldrb	fp, [r8, #3]
   14c60:	strd	r4, [sp]
   14c64:	lsl	r5, r6, #8
   14c68:	ldrd	r6, [sp]
   14c6c:	orr	r6, r6, r0
   14c70:	orr	r7, r7, r1
   14c74:	strd	r6, [sp]
   14c78:	ldrd	r6, [sp]
   14c7c:	ldrb	r0, [r8, #4]
   14c80:	orr	r7, r7, r5
   14c84:	orr	r6, r6, r2
   14c88:	strd	r6, [sp]
   14c8c:	ldrd	r4, [sp]
   14c90:	lsr	r7, r0, #8
   14c94:	lsl	r6, r0, #24
   14c98:	ldrb	r0, [r8, #5]
   14c9c:	orr	r5, r5, fp
   14ca0:	orr	r4, r4, r2
   14ca4:	mov	fp, #0
   14ca8:	strd	r4, [sp, #8]
   14cac:	strd	sl, [sp]
   14cb0:	lsr	r5, r0, #16
   14cb4:	ldrd	sl, [sp, #8]
   14cb8:	lsl	r4, r0, #16
   14cbc:	ldr	r3, [sp]
   14cc0:	mov	r0, r2
   14cc4:	orr	r6, r6, sl
   14cc8:	orr	r7, r7, fp
   14ccc:	orr	r6, r6, r4
   14cd0:	orr	r7, r7, r5
   14cd4:	lsr	fp, r3, #24
   14cd8:	lsl	sl, r3, #8
   14cdc:	orr	sl, sl, r6
   14ce0:	orr	fp, fp, r7
   14ce4:	strd	sl, [r9]
   14ce8:	add	sp, sp, #20
   14cec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cf0:	mov	r0, r9
   14cf4:	b	14ce8 <__printf_chk@plt+0x10548>
   14cf8:	push	{r4, r5, r6, lr}
   14cfc:	mov	r6, r0
   14d00:	mov	r5, r1
   14d04:	bl	d150 <__printf_chk@plt+0x89b0>
   14d08:	mov	r1, #4
   14d0c:	mov	r4, r0
   14d10:	mov	r0, r6
   14d14:	bl	d4d4 <__printf_chk@plt+0x8d34>
   14d18:	cmp	r0, #0
   14d1c:	poplt	{r4, r5, r6, pc}
   14d20:	cmp	r5, #0
   14d24:	beq	14d54 <__printf_chk@plt+0x105b4>
   14d28:	ldrb	r3, [r4, #1]
   14d2c:	mov	r0, #0
   14d30:	ldrb	ip, [r4]
   14d34:	ldrb	r1, [r4, #3]
   14d38:	ldrb	r2, [r4, #2]
   14d3c:	lsl	r3, r3, #16
   14d40:	orr	r3, r3, ip, lsl #24
   14d44:	orr	r3, r3, r1
   14d48:	orr	r3, r3, r2, lsl #8
   14d4c:	str	r3, [r5]
   14d50:	pop	{r4, r5, r6, pc}
   14d54:	mov	r0, r5
   14d58:	pop	{r4, r5, r6, pc}
   14d5c:	push	{r4, r5, r6, lr}
   14d60:	mov	r6, r0
   14d64:	mov	r4, r1
   14d68:	bl	d150 <__printf_chk@plt+0x89b0>
   14d6c:	mov	r1, #2
   14d70:	mov	r5, r0
   14d74:	mov	r0, r6
   14d78:	bl	d4d4 <__printf_chk@plt+0x8d34>
   14d7c:	cmp	r0, #0
   14d80:	poplt	{r4, r5, r6, pc}
   14d84:	cmp	r4, #0
   14d88:	ldrbne	r2, [r5]
   14d8c:	movne	r0, #0
   14d90:	ldrbne	r3, [r5, #1]
   14d94:	moveq	r0, r4
   14d98:	orrne	r3, r3, r2, lsl #8
   14d9c:	strhne	r3, [r4]
   14da0:	pop	{r4, r5, r6, pc}
   14da4:	push	{r4, r5, r6, lr}
   14da8:	mov	r5, r0
   14dac:	mov	r4, r1
   14db0:	bl	d150 <__printf_chk@plt+0x89b0>
   14db4:	mov	r1, #1
   14db8:	mov	r6, r0
   14dbc:	mov	r0, r5
   14dc0:	bl	d4d4 <__printf_chk@plt+0x8d34>
   14dc4:	cmp	r0, #0
   14dc8:	poplt	{r4, r5, r6, pc}
   14dcc:	cmp	r4, #0
   14dd0:	ldrbne	r3, [r6]
   14dd4:	movne	r0, #0
   14dd8:	moveq	r0, r4
   14ddc:	strbne	r3, [r4]
   14de0:	pop	{r4, r5, r6, pc}
   14de4:	push	{r4, r5, r6, r7, r8, lr}
   14de8:	mov	r6, r1
   14dec:	mov	r5, r2
   14df0:	mov	r8, r0
   14df4:	bl	d150 <__printf_chk@plt+0x89b0>
   14df8:	cmp	r6, #0
   14dfc:	movne	r3, #0
   14e00:	strne	r3, [r6]
   14e04:	cmp	r5, #0
   14e08:	mov	r4, r0
   14e0c:	mov	r0, r8
   14e10:	movne	r3, #0
   14e14:	strne	r3, [r5]
   14e18:	bl	cfb0 <__printf_chk@plt+0x8810>
   14e1c:	cmp	r0, #3
   14e20:	bls	14e84 <__printf_chk@plt+0x106e4>
   14e24:	ldrb	r7, [r4, #1]
   14e28:	ldrb	r1, [r4]
   14e2c:	ldrb	r2, [r4, #3]
   14e30:	lsl	r7, r7, #16
   14e34:	ldrb	r3, [r4, #2]
   14e38:	orr	r7, r7, r1, lsl #24
   14e3c:	orr	r7, r7, r2
   14e40:	orr	r7, r7, r3, lsl #8
   14e44:	cmn	r7, #-134217725	; 0xf8000003
   14e48:	bcs	14e7c <__printf_chk@plt+0x106dc>
   14e4c:	mov	r0, r8
   14e50:	bl	cfb0 <__printf_chk@plt+0x8810>
   14e54:	sub	r0, r0, #4
   14e58:	cmp	r7, r0
   14e5c:	bhi	14e84 <__printf_chk@plt+0x106e4>
   14e60:	cmp	r6, #0
   14e64:	mov	r0, #0
   14e68:	addne	r4, r4, #4
   14e6c:	strne	r4, [r6]
   14e70:	cmp	r5, #0
   14e74:	strne	r7, [r5]
   14e78:	pop	{r4, r5, r6, r7, r8, pc}
   14e7c:	mvn	r0, #5
   14e80:	pop	{r4, r5, r6, r7, r8, pc}
   14e84:	mvn	r0, #2
   14e88:	pop	{r4, r5, r6, r7, r8, pc}
   14e8c:	ldr	r3, [pc, #160]	; 14f34 <__printf_chk@plt+0x10794>
   14e90:	push	{r4, r5, r6, r7, lr}
   14e94:	subs	r5, r1, #0
   14e98:	ldr	r1, [pc, #152]	; 14f38 <__printf_chk@plt+0x10798>
   14e9c:	add	r3, pc, r3
   14ea0:	sub	sp, sp, #20
   14ea4:	mov	r4, r2
   14ea8:	mov	r7, r0
   14eac:	ldr	r6, [r3, r1]
   14eb0:	add	r1, sp, #8
   14eb4:	ldr	r3, [r6]
   14eb8:	str	r3, [sp, #12]
   14ebc:	movne	r3, #0
   14ec0:	strne	r3, [r5]
   14ec4:	cmp	r2, #0
   14ec8:	movne	r3, #0
   14ecc:	strne	r3, [r2]
   14ed0:	add	r2, sp, #4
   14ed4:	bl	14de4 <__printf_chk@plt+0x10644>
   14ed8:	cmp	r0, #0
   14edc:	blt	14f18 <__printf_chk@plt+0x10778>
   14ee0:	cmp	r5, #0
   14ee4:	mov	r0, r7
   14ee8:	ldrne	r3, [sp, #8]
   14eec:	strne	r3, [r5]
   14ef0:	cmp	r4, #0
   14ef4:	ldrne	r3, [sp, #4]
   14ef8:	ldreq	r1, [sp, #4]
   14efc:	movne	r1, r3
   14f00:	strne	r3, [r4]
   14f04:	add	r1, r1, #4
   14f08:	bl	d4d4 <__printf_chk@plt+0x8d34>
   14f0c:	adds	r0, r0, #0
   14f10:	movne	r0, #1
   14f14:	bl	42544 <__printf_chk@plt+0x3dda4>
   14f18:	ldr	r2, [sp, #12]
   14f1c:	ldr	r3, [r6]
   14f20:	cmp	r2, r3
   14f24:	bne	14f30 <__printf_chk@plt+0x10790>
   14f28:	add	sp, sp, #20
   14f2c:	pop	{r4, r5, r6, r7, pc}
   14f30:	bl	41b8 <__stack_chk_fail@plt>
   14f34:	andeq	r1, r6, r8, ror ip
   14f38:	andeq	r0, r0, r8, lsl #9
   14f3c:	ldr	r3, [pc, #208]	; 15014 <__printf_chk@plt+0x10874>
   14f40:	push	{r4, r5, r6, r7, lr}
   14f44:	subs	r5, r1, #0
   14f48:	ldr	r1, [pc, #200]	; 15018 <__printf_chk@plt+0x10878>
   14f4c:	add	r3, pc, r3
   14f50:	sub	sp, sp, #20
   14f54:	mov	r4, r2
   14f58:	ldr	r6, [r3, r1]
   14f5c:	add	r1, sp, #4
   14f60:	ldr	r3, [r6]
   14f64:	str	r3, [sp, #12]
   14f68:	movne	r3, #0
   14f6c:	strne	r3, [r5]
   14f70:	cmp	r2, #0
   14f74:	movne	r3, #0
   14f78:	strne	r3, [r2]
   14f7c:	add	r2, sp, #8
   14f80:	bl	14e8c <__printf_chk@plt+0x106ec>
   14f84:	cmp	r0, #0
   14f88:	blt	14fd4 <__printf_chk@plt+0x10834>
   14f8c:	cmp	r5, #0
   14f90:	beq	14fc0 <__printf_chk@plt+0x10820>
   14f94:	ldr	r7, [sp, #8]
   14f98:	add	r0, r7, #1
   14f9c:	bl	4440 <malloc@plt>
   14fa0:	cmp	r0, #0
   14fa4:	mov	r3, r0
   14fa8:	str	r0, [r5]
   14fac:	beq	15008 <__printf_chk@plt+0x10868>
   14fb0:	cmp	r7, #0
   14fb4:	bne	14fec <__printf_chk@plt+0x1084c>
   14fb8:	mov	r2, #0
   14fbc:	strb	r2, [r3, r7]
   14fc0:	cmp	r4, #0
   14fc4:	beq	15000 <__printf_chk@plt+0x10860>
   14fc8:	ldr	r3, [sp, #8]
   14fcc:	mov	r0, #0
   14fd0:	str	r3, [r4]
   14fd4:	ldr	r2, [sp, #12]
   14fd8:	ldr	r3, [r6]
   14fdc:	cmp	r2, r3
   14fe0:	bne	15010 <__printf_chk@plt+0x10870>
   14fe4:	add	sp, sp, #20
   14fe8:	pop	{r4, r5, r6, r7, pc}
   14fec:	ldr	r1, [sp, #4]
   14ff0:	mov	r2, r7
   14ff4:	bl	43f8 <memcpy@plt>
   14ff8:	ldr	r3, [r5]
   14ffc:	b	14fb8 <__printf_chk@plt+0x10818>
   15000:	mov	r0, r4
   15004:	b	14fd4 <__printf_chk@plt+0x10834>
   15008:	mvn	r0, #1
   1500c:	b	14fd4 <__printf_chk@plt+0x10834>
   15010:	bl	41b8 <__stack_chk_fail@plt>
   15014:	andeq	r1, r6, r8, asr #23
   15018:	andeq	r0, r0, r8, lsl #9
   1501c:	ldr	r3, [pc, #308]	; 15158 <__printf_chk@plt+0x109b8>
   15020:	push	{r4, r5, r6, r7, r8, r9, lr}
   15024:	subs	r6, r1, #0
   15028:	ldr	r1, [pc, #300]	; 1515c <__printf_chk@plt+0x109bc>
   1502c:	add	r3, pc, r3
   15030:	sub	sp, sp, #20
   15034:	mov	r4, r2
   15038:	mov	r7, r0
   1503c:	ldr	r5, [r3, r1]
   15040:	add	r1, sp, #8
   15044:	ldr	r3, [r5]
   15048:	str	r3, [sp, #12]
   1504c:	movne	r3, #0
   15050:	strne	r3, [r6]
   15054:	cmp	r2, #0
   15058:	movne	r3, #0
   1505c:	strne	r3, [r2]
   15060:	add	r2, sp, #4
   15064:	bl	14de4 <__printf_chk@plt+0x10644>
   15068:	subs	r1, r0, #0
   1506c:	movne	r0, r1
   15070:	bne	15108 <__printf_chk@plt+0x10968>
   15074:	ldr	r8, [sp, #4]
   15078:	cmp	r8, #0
   1507c:	beq	150a8 <__printf_chk@plt+0x10908>
   15080:	ldr	r9, [sp, #8]
   15084:	mov	r2, r8
   15088:	mov	r0, r9
   1508c:	bl	45d8 <memchr@plt>
   15090:	cmp	r0, #0
   15094:	beq	150a8 <__printf_chk@plt+0x10908>
   15098:	sub	r8, r8, #1
   1509c:	add	r9, r9, r8
   150a0:	cmp	r0, r9
   150a4:	bcc	1513c <__printf_chk@plt+0x1099c>
   150a8:	mov	r1, #0
   150ac:	mov	r0, r7
   150b0:	mov	r2, r1
   150b4:	bl	14e8c <__printf_chk@plt+0x106ec>
   150b8:	cmp	r0, #0
   150bc:	bne	15144 <__printf_chk@plt+0x109a4>
   150c0:	cmp	r6, #0
   150c4:	beq	150f4 <__printf_chk@plt+0x10954>
   150c8:	ldr	r7, [sp, #4]
   150cc:	add	r0, r7, #1
   150d0:	bl	4440 <malloc@plt>
   150d4:	cmp	r0, #0
   150d8:	mov	r3, r0
   150dc:	str	r0, [r6]
   150e0:	beq	1514c <__printf_chk@plt+0x109ac>
   150e4:	cmp	r7, #0
   150e8:	bne	15120 <__printf_chk@plt+0x10980>
   150ec:	mov	r2, #0
   150f0:	strb	r2, [r3, r7]
   150f4:	cmp	r4, #0
   150f8:	beq	15134 <__printf_chk@plt+0x10994>
   150fc:	ldr	r3, [sp, #4]
   15100:	mov	r0, #0
   15104:	str	r3, [r4]
   15108:	ldr	r2, [sp, #12]
   1510c:	ldr	r3, [r5]
   15110:	cmp	r2, r3
   15114:	bne	15154 <__printf_chk@plt+0x109b4>
   15118:	add	sp, sp, #20
   1511c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15120:	ldr	r1, [sp, #8]
   15124:	mov	r2, r7
   15128:	bl	43f8 <memcpy@plt>
   1512c:	ldr	r3, [r6]
   15130:	b	150ec <__printf_chk@plt+0x1094c>
   15134:	mov	r0, r4
   15138:	b	15108 <__printf_chk@plt+0x10968>
   1513c:	mvn	r0, #3
   15140:	b	15108 <__printf_chk@plt+0x10968>
   15144:	mvn	r0, #0
   15148:	b	15108 <__printf_chk@plt+0x10968>
   1514c:	mvn	r0, #1
   15150:	b	15108 <__printf_chk@plt+0x10968>
   15154:	bl	41b8 <__stack_chk_fail@plt>
   15158:	andeq	r1, r6, r8, ror #21
   1515c:	andeq	r0, r0, r8, lsl #9
   15160:	ldr	r3, [pc, #144]	; 151f8 <__printf_chk@plt+0x10a58>
   15164:	ldr	ip, [pc, #144]	; 151fc <__printf_chk@plt+0x10a5c>
   15168:	add	r3, pc, r3
   1516c:	push	{r4, r5, r6, lr}
   15170:	mov	r5, r1
   15174:	ldr	r4, [r3, ip]
   15178:	sub	sp, sp, #16
   1517c:	mov	r1, #0
   15180:	mov	r6, r0
   15184:	mov	r2, r1
   15188:	ldr	r3, [r4]
   1518c:	str	r3, [sp, #12]
   15190:	bl	14de4 <__printf_chk@plt+0x10644>
   15194:	cmp	r0, #0
   15198:	beq	151b4 <__printf_chk@plt+0x10a14>
   1519c:	ldr	r2, [sp, #12]
   151a0:	ldr	r3, [r4]
   151a4:	cmp	r2, r3
   151a8:	bne	151f4 <__printf_chk@plt+0x10a54>
   151ac:	add	sp, sp, #16
   151b0:	pop	{r4, r5, r6, pc}
   151b4:	mov	r0, r6
   151b8:	add	r1, sp, #4
   151bc:	bl	14cf8 <__printf_chk@plt+0x10558>
   151c0:	cmp	r0, #0
   151c4:	bne	1519c <__printf_chk@plt+0x109fc>
   151c8:	mov	r0, r5
   151cc:	ldr	r1, [sp, #4]
   151d0:	add	r2, sp, #8
   151d4:	bl	d48c <__printf_chk@plt+0x8cec>
   151d8:	cmp	r0, #0
   151dc:	bne	1519c <__printf_chk@plt+0x109fc>
   151e0:	mov	r0, r6
   151e4:	ldr	r1, [sp, #8]
   151e8:	ldr	r2, [sp, #4]
   151ec:	bl	14ba4 <__printf_chk@plt+0x10404>
   151f0:	b	1519c <__printf_chk@plt+0x109fc>
   151f4:	bl	41b8 <__stack_chk_fail@plt>
   151f8:	andeq	r1, r6, ip, lsr #19
   151fc:	andeq	r0, r0, r8, lsl #9
   15200:	ldr	r3, [pc, #116]	; 1527c <__printf_chk@plt+0x10adc>
   15204:	ldr	ip, [pc, #116]	; 15280 <__printf_chk@plt+0x10ae0>
   15208:	add	r3, pc, r3
   1520c:	push	{r4, r5, r6, lr}
   15210:	sub	sp, sp, #8
   15214:	ldr	r5, [r3, ip]
   15218:	mov	r4, r2
   1521c:	mov	r6, r1
   15220:	mov	r2, sp
   15224:	mov	r1, r4
   15228:	ldr	r3, [r5]
   1522c:	str	r3, [sp, #4]
   15230:	bl	d48c <__printf_chk@plt+0x8cec>
   15234:	cmp	r0, #0
   15238:	blt	15248 <__printf_chk@plt+0x10aa8>
   1523c:	cmp	r4, #0
   15240:	moveq	r0, r4
   15244:	bne	15260 <__printf_chk@plt+0x10ac0>
   15248:	ldr	r2, [sp, #4]
   1524c:	ldr	r3, [r5]
   15250:	cmp	r2, r3
   15254:	bne	15278 <__printf_chk@plt+0x10ad8>
   15258:	add	sp, sp, #8
   1525c:	pop	{r4, r5, r6, pc}
   15260:	mov	r1, r6
   15264:	mov	r2, r4
   15268:	ldr	r0, [sp]
   1526c:	bl	43f8 <memcpy@plt>
   15270:	mov	r0, #0
   15274:	b	15248 <__printf_chk@plt+0x10aa8>
   15278:	bl	41b8 <__stack_chk_fail@plt>
   1527c:	andeq	r1, r6, ip, lsl #18
   15280:	andeq	r0, r0, r8, lsl #9
   15284:	push	{r4, r5, r6, lr}
   15288:	mov	r6, r0
   1528c:	mov	r0, r1
   15290:	mov	r4, r1
   15294:	bl	d150 <__printf_chk@plt+0x89b0>
   15298:	mov	r5, r0
   1529c:	mov	r0, r4
   152a0:	bl	cfb0 <__printf_chk@plt+0x8810>
   152a4:	mov	r1, r5
   152a8:	mov	r2, r0
   152ac:	mov	r0, r6
   152b0:	pop	{r4, r5, r6, lr}
   152b4:	b	15200 <__printf_chk@plt+0x10a60>
   152b8:	ldr	ip, [pc, #212]	; 15394 <__printf_chk@plt+0x10bf4>
   152bc:	ldr	r3, [pc, #212]	; 15398 <__printf_chk@plt+0x10bf8>
   152c0:	add	ip, pc, ip
   152c4:	push	{r4, r5, r6, r7, r8, r9, lr}
   152c8:	sub	sp, sp, #28
   152cc:	ldr	r5, [ip, r3]
   152d0:	mov	r4, r2
   152d4:	mov	r6, r1
   152d8:	str	r4, [sp, #4]
   152dc:	str	r6, [sp]
   152e0:	mov	r8, r0
   152e4:	ldr	ip, [r5]
   152e8:	mov	r0, #0
   152ec:	mov	r1, r0
   152f0:	mov	r2, #1
   152f4:	mvn	r3, #0
   152f8:	str	r4, [sp, #12]
   152fc:	str	ip, [sp, #20]
   15300:	bl	3d5c <__vsnprintf_chk@plt>
   15304:	subs	r7, r0, #0
   15308:	blt	15388 <__printf_chk@plt+0x10be8>
   1530c:	moveq	r0, r7
   15310:	bne	1532c <__printf_chk@plt+0x10b8c>
   15314:	ldr	r2, [sp, #20]
   15318:	ldr	r3, [r5]
   1531c:	cmp	r2, r3
   15320:	bne	15390 <__printf_chk@plt+0x10bf0>
   15324:	add	sp, sp, #28
   15328:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1532c:	add	r9, r7, #1
   15330:	mov	r0, r8
   15334:	add	r2, sp, #16
   15338:	str	r4, [sp, #12]
   1533c:	mov	r1, r9
   15340:	bl	d48c <__printf_chk@plt+0x8cec>
   15344:	cmp	r0, #0
   15348:	blt	15314 <__printf_chk@plt+0x10b74>
   1534c:	ldr	ip, [sp, #12]
   15350:	mov	r1, r9
   15354:	ldr	r0, [sp, #16]
   15358:	mov	r2, #1
   1535c:	str	r6, [sp]
   15360:	mvn	r3, #0
   15364:	str	ip, [sp, #4]
   15368:	bl	3d5c <__vsnprintf_chk@plt>
   1536c:	cmp	r7, r0
   15370:	mvnne	r0, #0
   15374:	bne	15314 <__printf_chk@plt+0x10b74>
   15378:	mov	r0, r8
   1537c:	mov	r1, #1
   15380:	bl	d66c <__printf_chk@plt+0x8ecc>
   15384:	b	15314 <__printf_chk@plt+0x10b74>
   15388:	mvn	r0, #9
   1538c:	b	15314 <__printf_chk@plt+0x10b74>
   15390:	bl	41b8 <__stack_chk_fail@plt>
   15394:	andeq	r1, r6, r4, asr r8
   15398:	andeq	r0, r0, r8, lsl #9
   1539c:	ldr	ip, [pc, #84]	; 153f8 <__printf_chk@plt+0x10c58>
   153a0:	push	{r1, r2, r3}
   153a4:	add	ip, pc, ip
   153a8:	push	{r4, lr}
   153ac:	sub	sp, sp, #12
   153b0:	ldr	lr, [pc, #68]	; 153fc <__printf_chk@plt+0x10c5c>
   153b4:	add	r3, sp, #24
   153b8:	ldr	r1, [sp, #20]
   153bc:	mov	r2, r3
   153c0:	ldr	r4, [ip, lr]
   153c4:	str	r3, [sp]
   153c8:	ldr	r3, [r4]
   153cc:	str	r3, [sp, #4]
   153d0:	bl	152b8 <__printf_chk@plt+0x10b18>
   153d4:	ldr	r2, [sp, #4]
   153d8:	ldr	r3, [r4]
   153dc:	cmp	r2, r3
   153e0:	bne	153f4 <__printf_chk@plt+0x10c54>
   153e4:	add	sp, sp, #12
   153e8:	pop	{r4, lr}
   153ec:	add	sp, sp, #12
   153f0:	bx	lr
   153f4:	bl	41b8 <__stack_chk_fail@plt>
   153f8:	andeq	r1, r6, r0, ror r7
   153fc:	andeq	r0, r0, r8, lsl #9
   15400:	push	{r4, r5, r6, r7, r8, lr}
   15404:	mov	r5, r3
   15408:	ldr	lr, [pc, #156]	; 154ac <__printf_chk@plt+0x10d0c>
   1540c:	sub	sp, sp, #8
   15410:	ldr	ip, [pc, #152]	; 154b0 <__printf_chk@plt+0x10d10>
   15414:	mov	r4, r2
   15418:	add	lr, pc, lr
   1541c:	mov	r1, #8
   15420:	mov	r2, sp
   15424:	ldr	r6, [lr, ip]
   15428:	mov	r3, lr
   1542c:	ldr	r3, [r6]
   15430:	str	r3, [sp, #4]
   15434:	bl	d48c <__printf_chk@plt+0x8cec>
   15438:	cmp	r0, #0
   1543c:	blt	15490 <__printf_chk@plt+0x10cf0>
   15440:	ldr	r3, [sp]
   15444:	lsr	r2, r5, #24
   15448:	lsr	r8, r5, #16
   1544c:	lsr	r7, r5, #8
   15450:	mov	r0, #0
   15454:	lsr	ip, r4, #24
   15458:	strb	r2, [r3]
   1545c:	lsr	r1, r4, #16
   15460:	ldr	r3, [sp]
   15464:	lsr	r2, r4, #8
   15468:	strb	r8, [r3, #1]
   1546c:	ldr	r3, [sp]
   15470:	strb	r7, [r3, #2]
   15474:	ldr	r3, [sp]
   15478:	strb	r5, [r3, #3]
   1547c:	ldr	r3, [sp]
   15480:	strb	r4, [r3, #7]
   15484:	strb	ip, [r3, #4]
   15488:	strb	r1, [r3, #5]
   1548c:	strb	r2, [r3, #6]
   15490:	ldr	r2, [sp, #4]
   15494:	ldr	r3, [r6]
   15498:	cmp	r2, r3
   1549c:	bne	154a8 <__printf_chk@plt+0x10d08>
   154a0:	add	sp, sp, #8
   154a4:	pop	{r4, r5, r6, r7, r8, pc}
   154a8:	bl	41b8 <__stack_chk_fail@plt>
   154ac:	strdeq	r1, [r6], -ip
   154b0:	andeq	r0, r0, r8, lsl #9
   154b4:	ldr	r3, [pc, #124]	; 15538 <__printf_chk@plt+0x10d98>
   154b8:	ldr	ip, [pc, #124]	; 1553c <__printf_chk@plt+0x10d9c>
   154bc:	add	r3, pc, r3
   154c0:	push	{r4, r5, lr}
   154c4:	sub	sp, sp, #12
   154c8:	ldr	r5, [r3, ip]
   154cc:	mov	r4, r1
   154d0:	mov	r2, sp
   154d4:	mov	r1, #4
   154d8:	ldr	r3, [r5]
   154dc:	str	r3, [sp, #4]
   154e0:	bl	d48c <__printf_chk@plt+0x8cec>
   154e4:	cmp	r0, #0
   154e8:	blt	1551c <__printf_chk@plt+0x10d7c>
   154ec:	ldr	r3, [sp]
   154f0:	lsr	ip, r4, #24
   154f4:	lsr	r1, r4, #16
   154f8:	lsr	r2, r4, #8
   154fc:	mov	r0, #0
   15500:	strb	ip, [r3]
   15504:	ldr	r3, [sp]
   15508:	strb	r1, [r3, #1]
   1550c:	ldr	r3, [sp]
   15510:	strb	r2, [r3, #2]
   15514:	ldr	r3, [sp]
   15518:	strb	r4, [r3, #3]
   1551c:	ldr	r2, [sp, #4]
   15520:	ldr	r3, [r5]
   15524:	cmp	r2, r3
   15528:	bne	15534 <__printf_chk@plt+0x10d94>
   1552c:	add	sp, sp, #12
   15530:	pop	{r4, r5, pc}
   15534:	bl	41b8 <__stack_chk_fail@plt>
   15538:	andeq	r1, r6, r8, asr r6
   1553c:	andeq	r0, r0, r8, lsl #9
   15540:	ldr	r3, [pc, #100]	; 155ac <__printf_chk@plt+0x10e0c>
   15544:	ldr	ip, [pc, #100]	; 155b0 <__printf_chk@plt+0x10e10>
   15548:	add	r3, pc, r3
   1554c:	push	{r4, r5, lr}
   15550:	sub	sp, sp, #12
   15554:	ldr	r4, [r3, ip]
   15558:	mov	r5, r1
   1555c:	mov	r2, sp
   15560:	mov	r1, #2
   15564:	ldr	r3, [r4]
   15568:	str	r3, [sp, #4]
   1556c:	bl	d48c <__printf_chk@plt+0x8cec>
   15570:	cmp	r0, #0
   15574:	blt	15590 <__printf_chk@plt+0x10df0>
   15578:	ldr	r3, [sp]
   1557c:	lsr	r2, r5, #8
   15580:	mov	r0, #0
   15584:	strb	r2, [r3]
   15588:	ldr	r3, [sp]
   1558c:	strb	r5, [r3, #1]
   15590:	ldr	r2, [sp, #4]
   15594:	ldr	r3, [r4]
   15598:	cmp	r2, r3
   1559c:	bne	155a8 <__printf_chk@plt+0x10e08>
   155a0:	add	sp, sp, #12
   155a4:	pop	{r4, r5, pc}
   155a8:	bl	41b8 <__stack_chk_fail@plt>
   155ac:	andeq	r1, r6, ip, asr #11
   155b0:	andeq	r0, r0, r8, lsl #9
   155b4:	ldr	r3, [pc, #84]	; 15610 <__printf_chk@plt+0x10e70>
   155b8:	ldr	ip, [pc, #84]	; 15614 <__printf_chk@plt+0x10e74>
   155bc:	add	r3, pc, r3
   155c0:	push	{r4, r5, lr}
   155c4:	sub	sp, sp, #12
   155c8:	ldr	r4, [r3, ip]
   155cc:	mov	r5, r1
   155d0:	mov	r2, sp
   155d4:	mov	r1, #1
   155d8:	ldr	r3, [r4]
   155dc:	str	r3, [sp, #4]
   155e0:	bl	d48c <__printf_chk@plt+0x8cec>
   155e4:	ldr	r2, [sp, #4]
   155e8:	cmp	r0, #0
   155ec:	ldrge	r3, [sp]
   155f0:	movge	r0, #0
   155f4:	strbge	r5, [r3]
   155f8:	ldr	r3, [r4]
   155fc:	cmp	r2, r3
   15600:	bne	1560c <__printf_chk@plt+0x10e6c>
   15604:	add	sp, sp, #12
   15608:	pop	{r4, r5, pc}
   1560c:	bl	41b8 <__stack_chk_fail@plt>
   15610:	andeq	r1, r6, r8, asr r5
   15614:	andeq	r0, r0, r8, lsl #9
   15618:	ldr	r3, [pc, #180]	; 156d4 <__printf_chk@plt+0x10f34>
   1561c:	push	{r4, r5, r6, lr}
   15620:	mov	r4, r2
   15624:	ldr	r2, [pc, #172]	; 156d8 <__printf_chk@plt+0x10f38>
   15628:	add	r3, pc, r3
   1562c:	sub	sp, sp, #8
   15630:	cmn	r4, #-134217725	; 0xf8000003
   15634:	mov	r6, r1
   15638:	ldr	r5, [r3, r2]
   1563c:	ldr	r3, [r5]
   15640:	str	r3, [sp, #4]
   15644:	bcs	156c8 <__printf_chk@plt+0x10f28>
   15648:	add	r1, r4, #4
   1564c:	mov	r2, sp
   15650:	bl	d48c <__printf_chk@plt+0x8cec>
   15654:	cmp	r0, #0
   15658:	blt	15694 <__printf_chk@plt+0x10ef4>
   1565c:	ldr	r3, [sp]
   15660:	lsr	r0, r4, #24
   15664:	lsr	r1, r4, #16
   15668:	lsr	r2, r4, #8
   1566c:	cmp	r4, #0
   15670:	strb	r0, [r3]
   15674:	ldr	r3, [sp]
   15678:	moveq	r0, r4
   1567c:	strb	r1, [r3, #1]
   15680:	ldr	r3, [sp]
   15684:	strb	r2, [r3, #2]
   15688:	ldr	r3, [sp]
   1568c:	strb	r4, [r3, #3]
   15690:	bne	156ac <__printf_chk@plt+0x10f0c>
   15694:	ldr	r2, [sp, #4]
   15698:	ldr	r3, [r5]
   1569c:	cmp	r2, r3
   156a0:	bne	156d0 <__printf_chk@plt+0x10f30>
   156a4:	add	sp, sp, #8
   156a8:	pop	{r4, r5, r6, pc}
   156ac:	ldr	r0, [sp]
   156b0:	mov	r1, r6
   156b4:	mov	r2, r4
   156b8:	add	r0, r0, #4
   156bc:	bl	43f8 <memcpy@plt>
   156c0:	mov	r0, #0
   156c4:	b	15694 <__printf_chk@plt+0x10ef4>
   156c8:	mvn	r0, #8
   156cc:	b	15694 <__printf_chk@plt+0x10ef4>
   156d0:	bl	41b8 <__stack_chk_fail@plt>
   156d4:	andeq	r1, r6, ip, ror #9
   156d8:	andeq	r0, r0, r8, lsl #9
   156dc:	push	{r3, r4, r5, lr}
   156e0:	subs	r4, r1, #0
   156e4:	mov	r5, r0
   156e8:	beq	15708 <__printf_chk@plt+0x10f68>
   156ec:	mov	r0, r4
   156f0:	bl	4458 <strlen@plt>
   156f4:	mov	r1, r4
   156f8:	mov	r2, r0
   156fc:	mov	r0, r5
   15700:	pop	{r3, r4, r5, lr}
   15704:	b	15618 <__printf_chk@plt+0x10e78>
   15708:	mov	r2, r4
   1570c:	mov	r0, r5
   15710:	mov	r1, r4
   15714:	pop	{r3, r4, r5, lr}
   15718:	b	15618 <__printf_chk@plt+0x10e78>
   1571c:	push	{r4, r5, r6, lr}
   15720:	mov	r6, r0
   15724:	mov	r0, r1
   15728:	mov	r4, r1
   1572c:	bl	d150 <__printf_chk@plt+0x89b0>
   15730:	mov	r5, r0
   15734:	mov	r0, r4
   15738:	bl	cfb0 <__printf_chk@plt+0x8810>
   1573c:	mov	r1, r5
   15740:	mov	r2, r0
   15744:	mov	r0, r6
   15748:	pop	{r4, r5, r6, lr}
   1574c:	b	15618 <__printf_chk@plt+0x10e78>
   15750:	ldr	r3, [pc, #204]	; 15824 <__printf_chk@plt+0x11084>
   15754:	cmp	r1, #0
   15758:	cmpne	r0, #0
   1575c:	ldr	r2, [pc, #196]	; 15828 <__printf_chk@plt+0x11088>
   15760:	add	r3, pc, r3
   15764:	movne	ip, #0
   15768:	moveq	ip, #1
   1576c:	push	{r4, r5, r6, r7, r8, lr}
   15770:	sub	sp, sp, #16
   15774:	ldr	r5, [r3, r2]
   15778:	mov	r4, r1
   1577c:	mov	r6, r0
   15780:	ldr	r3, [r5]
   15784:	str	r3, [sp, #12]
   15788:	beq	15810 <__printf_chk@plt+0x11070>
   1578c:	str	ip, [r1]
   15790:	add	r2, sp, #8
   15794:	add	r1, sp, #4
   15798:	bl	14de4 <__printf_chk@plt+0x10644>
   1579c:	cmp	r0, #0
   157a0:	beq	157bc <__printf_chk@plt+0x1101c>
   157a4:	ldr	r2, [sp, #12]
   157a8:	ldr	r3, [r5]
   157ac:	cmp	r2, r3
   157b0:	bne	15820 <__printf_chk@plt+0x11080>
   157b4:	add	sp, sp, #16
   157b8:	pop	{r4, r5, r6, r7, r8, pc}
   157bc:	ldmib	sp, {r0, r1}
   157c0:	bl	c798 <__printf_chk@plt+0x7ff8>
   157c4:	subs	r7, r0, #0
   157c8:	beq	15818 <__printf_chk@plt+0x11078>
   157cc:	ldr	r1, [sp, #8]
   157d0:	mov	r0, r6
   157d4:	add	r1, r1, #4
   157d8:	bl	d4d4 <__printf_chk@plt+0x8d34>
   157dc:	subs	r8, r0, #0
   157e0:	bne	15800 <__printf_chk@plt+0x11060>
   157e4:	mov	r1, r6
   157e8:	mov	r0, r7
   157ec:	bl	c80c <__printf_chk@plt+0x806c>
   157f0:	subs	r8, r0, #0
   157f4:	streq	r7, [r4]
   157f8:	moveq	r0, r8
   157fc:	beq	157a4 <__printf_chk@plt+0x11004>
   15800:	mov	r0, r7
   15804:	bl	c9c0 <__printf_chk@plt+0x8220>
   15808:	mov	r0, r8
   1580c:	b	157a4 <__printf_chk@plt+0x11004>
   15810:	mvn	r0, #9
   15814:	b	157a4 <__printf_chk@plt+0x11004>
   15818:	mvn	r0, #1
   1581c:	b	157a4 <__printf_chk@plt+0x11004>
   15820:	bl	41b8 <__stack_chk_fail@plt>
   15824:			; <UNDEFINED> instruction: 0x000613b4
   15828:	andeq	r0, r0, r8, lsl #9
   1582c:	push	{r4, r5, r6, r7, r8, r9, lr}
   15830:	movw	r3, #65531	; 0xfffb
   15834:	ldr	r6, [pc, #304]	; 1596c <__printf_chk@plt+0x111cc>
   15838:	movt	r3, #2047	; 0x7ff
   1583c:	ldr	ip, [pc, #300]	; 15970 <__printf_chk@plt+0x111d0>
   15840:	cmp	r2, r3
   15844:	add	r6, pc, r6
   15848:	sub	sp, sp, #12
   1584c:	mov	r4, r2
   15850:	mov	r5, r1
   15854:	ldr	r7, [r6, ip]
   15858:	mov	r3, r6
   1585c:	ldr	r3, [r7]
   15860:	str	r3, [sp, #4]
   15864:	bhi	15960 <__printf_chk@plt+0x111c0>
   15868:	cmp	r2, #0
   1586c:	beq	158a0 <__printf_chk@plt+0x11100>
   15870:	ldrb	r2, [r1]
   15874:	cmp	r2, #0
   15878:	bne	15940 <__printf_chk@plt+0x111a0>
   1587c:	add	r3, r1, #1
   15880:	b	15894 <__printf_chk@plt+0x110f4>
   15884:	ldrb	r2, [r3]
   15888:	add	r3, r3, #1
   1588c:	cmp	r2, #0
   15890:	bne	15940 <__printf_chk@plt+0x111a0>
   15894:	subs	r4, r4, #1
   15898:	mov	r5, r3
   1589c:	bne	15884 <__printf_chk@plt+0x110e4>
   158a0:	mov	r1, #4
   158a4:	mov	r4, #0
   158a8:	mov	r8, #0
   158ac:	mov	r6, r4
   158b0:	mov	r9, r8
   158b4:	mov	r2, sp
   158b8:	bl	d48c <__printf_chk@plt+0x8cec>
   158bc:	cmp	r0, #0
   158c0:	blt	15928 <__printf_chk@plt+0x11188>
   158c4:	ldr	r3, [sp]
   158c8:	lsr	r0, r6, #24
   158cc:	lsr	r1, r6, #16
   158d0:	lsr	r2, r6, #8
   158d4:	cmp	r9, #0
   158d8:	strb	r0, [r3]
   158dc:	ldr	r3, [sp]
   158e0:	strb	r1, [r3, #1]
   158e4:	ldr	r3, [sp]
   158e8:	strb	r2, [r3, #2]
   158ec:	movne	r2, #0
   158f0:	ldr	r3, [sp]
   158f4:	strb	r6, [r3, #3]
   158f8:	ldrne	r3, [sp]
   158fc:	strbne	r2, [r3, #4]
   15900:	cmp	r4, #0
   15904:	moveq	r0, r4
   15908:	beq	15928 <__printf_chk@plt+0x11188>
   1590c:	ldr	r0, [sp]
   15910:	add	r8, r8, #4
   15914:	mov	r1, r5
   15918:	mov	r2, r4
   1591c:	add	r0, r0, r8
   15920:	bl	43f8 <memcpy@plt>
   15924:	mov	r0, #0
   15928:	ldr	r2, [sp, #4]
   1592c:	ldr	r3, [r7]
   15930:	cmp	r2, r3
   15934:	bne	15968 <__printf_chk@plt+0x111c8>
   15938:	add	sp, sp, #12
   1593c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15940:	tst	r2, #128	; 0x80
   15944:	addeq	r1, r4, #4
   15948:	beq	158a8 <__printf_chk@plt+0x11108>
   1594c:	mov	r8, #1
   15950:	add	r1, r4, #5
   15954:	add	r6, r4, r8
   15958:	mov	r9, r8
   1595c:	b	158b4 <__printf_chk@plt+0x11114>
   15960:	mvn	r0, #8
   15964:	b	15928 <__printf_chk@plt+0x11188>
   15968:	bl	41b8 <__stack_chk_fail@plt>
   1596c:	ldrdeq	r1, [r6], -r0
   15970:	andeq	r0, r0, r8, lsl #9
   15974:	ldr	r3, [pc, #256]	; 15a7c <__printf_chk@plt+0x112dc>
   15978:	ldr	ip, [pc, #256]	; 15a80 <__printf_chk@plt+0x112e0>
   1597c:	add	r3, pc, r3
   15980:	push	{r4, r5, r6, r7, r8, lr}
   15984:	sub	sp, sp, #16
   15988:	ldr	r5, [r3, ip]
   1598c:	mov	r8, r1
   15990:	mov	r7, r2
   15994:	add	r1, sp, #4
   15998:	add	r2, sp, #8
   1599c:	mov	r6, r0
   159a0:	ldr	r3, [r5]
   159a4:	str	r3, [sp, #12]
   159a8:	bl	14de4 <__printf_chk@plt+0x10644>
   159ac:	cmp	r0, #0
   159b0:	blt	15a40 <__printf_chk@plt+0x112a0>
   159b4:	ldr	r4, [sp, #8]
   159b8:	cmp	r4, #0
   159bc:	beq	15a10 <__printf_chk@plt+0x11270>
   159c0:	ldr	r3, [sp, #4]
   159c4:	ldrb	r2, [r3]
   159c8:	tst	r2, #128	; 0x80
   159cc:	bne	15a70 <__printf_chk@plt+0x112d0>
   159d0:	movw	r1, #2049	; 0x801
   159d4:	cmp	r4, r1
   159d8:	bhi	15a68 <__printf_chk@plt+0x112c8>
   159dc:	bne	15a58 <__printf_chk@plt+0x112b8>
   159e0:	cmp	r2, #0
   159e4:	bne	15a68 <__printf_chk@plt+0x112c8>
   159e8:	mov	ip, r4
   159ec:	add	r3, r3, #1
   159f0:	b	15a04 <__printf_chk@plt+0x11264>
   159f4:	ldrb	lr, [r3]
   159f8:	add	r3, r3, #1
   159fc:	cmp	lr, #0
   15a00:	bne	15a14 <__printf_chk@plt+0x11274>
   15a04:	subs	ip, ip, #1
   15a08:	str	r3, [sp, #4]
   15a0c:	bne	159f4 <__printf_chk@plt+0x11254>
   15a10:	mov	ip, #0
   15a14:	cmp	r8, #0
   15a18:	mov	r0, r6
   15a1c:	add	r1, r4, #4
   15a20:	ldrne	r3, [sp, #4]
   15a24:	strne	r3, [r8]
   15a28:	cmp	r7, #0
   15a2c:	strne	ip, [r7]
   15a30:	bl	d4d4 <__printf_chk@plt+0x8d34>
   15a34:	adds	r0, r0, #0
   15a38:	movne	r0, #1
   15a3c:	bl	42544 <__printf_chk@plt+0x3dda4>
   15a40:	ldr	r2, [sp, #12]
   15a44:	ldr	r3, [r5]
   15a48:	cmp	r2, r3
   15a4c:	bne	15a78 <__printf_chk@plt+0x112d8>
   15a50:	add	sp, sp, #16
   15a54:	pop	{r4, r5, r6, r7, r8, pc}
   15a58:	cmp	r2, #0
   15a5c:	mov	ip, r4
   15a60:	beq	159ec <__printf_chk@plt+0x1124c>
   15a64:	b	15a14 <__printf_chk@plt+0x11274>
   15a68:	mvn	r0, #6
   15a6c:	b	15a40 <__printf_chk@plt+0x112a0>
   15a70:	mvn	r0, #4
   15a74:	b	15a40 <__printf_chk@plt+0x112a0>
   15a78:	bl	41b8 <__stack_chk_fail@plt>
   15a7c:	muleq	r6, r8, r1
   15a80:	andeq	r0, r0, r8, lsl #9
   15a84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a88:	subs	r7, r1, #0
   15a8c:	sub	sp, sp, #12
   15a90:	mov	r9, r0
   15a94:	mov	r6, r2
   15a98:	beq	15bac <__printf_chk@plt+0x1140c>
   15a9c:	ldr	r8, [pc, #288]	; 15bc4 <__printf_chk@plt+0x11424>
   15aa0:	mov	r4, #0
   15aa4:	ldr	sl, [pc, #284]	; 15bc8 <__printf_chk@plt+0x11428>
   15aa8:	ldr	r3, [pc, #284]	; 15bcc <__printf_chk@plt+0x1142c>
   15aac:	add	r8, pc, r8
   15ab0:	add	sl, pc, sl
   15ab4:	add	r3, pc, r3
   15ab8:	str	r3, [sp, #4]
   15abc:	mov	r0, r6
   15ac0:	mov	r1, #1
   15ac4:	ldr	r2, [sp, #4]
   15ac8:	mov	r3, r4
   15acc:	add	r5, r4, #16
   15ad0:	bl	3df8 <__fprintf_chk@plt>
   15ad4:	cmp	r4, r5
   15ad8:	bcs	15bb4 <__printf_chk@plt+0x11414>
   15adc:	mov	fp, r4
   15ae0:	b	15b00 <__printf_chk@plt+0x11360>
   15ae4:	ldrb	r3, [r9, fp]
   15ae8:	mov	r0, r6
   15aec:	mov	r2, sl
   15af0:	add	fp, fp, #1
   15af4:	bl	3df8 <__fprintf_chk@plt>
   15af8:	cmp	fp, r5
   15afc:	beq	15b28 <__printf_chk@plt+0x11388>
   15b00:	cmp	r7, fp
   15b04:	mov	r0, r8
   15b08:	mov	r1, #1
   15b0c:	mov	r2, #3
   15b10:	mov	r3, r6
   15b14:	bhi	15ae4 <__printf_chk@plt+0x11344>
   15b18:	add	fp, fp, #1
   15b1c:	bl	43d4 <fwrite@plt>
   15b20:	cmp	fp, r5
   15b24:	bne	15b00 <__printf_chk@plt+0x11360>
   15b28:	mov	r1, r6
   15b2c:	mov	r0, #32
   15b30:	bl	43b0 <fputc@plt>
   15b34:	b	15b50 <__printf_chk@plt+0x113b0>
   15b38:	mov	r0, #46	; 0x2e
   15b3c:	mov	r1, r6
   15b40:	bl	43b0 <fputc@plt>
   15b44:	add	r4, r4, #1
   15b48:	cmp	r4, r5
   15b4c:	beq	15b94 <__printf_chk@plt+0x113f4>
   15b50:	cmp	r7, r4
   15b54:	bls	15b44 <__printf_chk@plt+0x113a4>
   15b58:	ldrb	fp, [r9, r4]
   15b5c:	tst	fp, #128	; 0x80
   15b60:	bne	15b38 <__printf_chk@plt+0x11398>
   15b64:	bl	432c <__ctype_b_loc@plt>
   15b68:	lsl	r2, fp, #1
   15b6c:	ldr	r1, [r0]
   15b70:	ldrh	r2, [r1, r2]
   15b74:	tst	r2, #16384	; 0x4000
   15b78:	beq	15b38 <__printf_chk@plt+0x11398>
   15b7c:	mov	r0, fp
   15b80:	mov	r1, r6
   15b84:	add	r4, r4, #1
   15b88:	bl	43b0 <fputc@plt>
   15b8c:	cmp	r4, r5
   15b90:	bne	15b50 <__printf_chk@plt+0x113b0>
   15b94:	mov	r0, #10
   15b98:	mov	r1, r6
   15b9c:	bl	43b0 <fputc@plt>
   15ba0:	cmp	r7, r5
   15ba4:	movhi	r4, r5
   15ba8:	bhi	15abc <__printf_chk@plt+0x1131c>
   15bac:	add	sp, sp, #12
   15bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bb4:	mov	r1, r6
   15bb8:	mov	r0, #32
   15bbc:	bl	43b0 <fputc@plt>
   15bc0:	b	15b94 <__printf_chk@plt+0x113f4>
   15bc4:	muleq	r3, r0, r3
   15bc8:	andeq	r0, r3, r4, lsl #7
   15bcc:	andeq	r0, r3, r8, ror r3
   15bd0:	push	{r4, r5, r6, lr}
   15bd4:	sub	sp, sp, #8
   15bd8:	mov	r5, r1
   15bdc:	mov	r4, r0
   15be0:	bl	cfb0 <__printf_chk@plt+0x8810>
   15be4:	ldr	r2, [pc, #64]	; 15c2c <__printf_chk@plt+0x1148c>
   15be8:	mov	r3, r4
   15bec:	mov	r1, #1
   15bf0:	add	r2, pc, r2
   15bf4:	str	r0, [sp]
   15bf8:	mov	r0, r5
   15bfc:	bl	3df8 <__fprintf_chk@plt>
   15c00:	mov	r0, r4
   15c04:	bl	d150 <__printf_chk@plt+0x89b0>
   15c08:	mov	r6, r0
   15c0c:	mov	r0, r4
   15c10:	bl	cfb0 <__printf_chk@plt+0x8810>
   15c14:	mov	r2, r5
   15c18:	mov	r1, r0
   15c1c:	mov	r0, r6
   15c20:	add	sp, sp, #8
   15c24:	pop	{r4, r5, r6, lr}
   15c28:	b	15a84 <__printf_chk@plt+0x112e4>
   15c2c:	andeq	r0, r3, r0, asr r2
   15c30:	ldr	r3, [pc, #260]	; 15d3c <__printf_chk@plt+0x1159c>
   15c34:	ldr	r2, [pc, #260]	; 15d40 <__printf_chk@plt+0x115a0>
   15c38:	add	r3, pc, r3
   15c3c:	push	{r4, r5, r6, r7, lr}
   15c40:	sub	sp, sp, #28
   15c44:	ldr	r4, [r3, r2]
   15c48:	mov	r6, r0
   15c4c:	ldr	r3, [r4]
   15c50:	str	r3, [sp, #20]
   15c54:	bl	cfb0 <__printf_chk@plt+0x8810>
   15c58:	mov	r5, r0
   15c5c:	mov	r0, r6
   15c60:	bl	d150 <__printf_chk@plt+0x89b0>
   15c64:	ldr	r6, [pc, #216]	; 15d44 <__printf_chk@plt+0x115a4>
   15c68:	cmp	r5, #0
   15c6c:	mov	ip, sp
   15c70:	add	r6, pc, r6
   15c74:	mov	r7, r0
   15c78:	ldm	r6!, {r0, r1, r2, r3}
   15c7c:	ldr	r6, [r6]
   15c80:	stmia	ip!, {r0, r1, r2, r3}
   15c84:	strb	r6, [ip]
   15c88:	beq	15d0c <__printf_chk@plt+0x1156c>
   15c8c:	cmn	r5, #-2147483646	; 0x80000002
   15c90:	bhi	15d30 <__printf_chk@plt+0x11590>
   15c94:	lsl	r0, r5, #1
   15c98:	add	r0, r0, #1
   15c9c:	bl	4440 <malloc@plt>
   15ca0:	subs	r6, r0, #0
   15ca4:	beq	15d30 <__printf_chk@plt+0x11590>
   15ca8:	add	ip, r7, r5
   15cac:	mov	r3, r7
   15cb0:	mov	r2, r6
   15cb4:	ldrb	r1, [r3]
   15cb8:	add	r0, sp, #24
   15cbc:	add	r2, r2, #2
   15cc0:	add	r1, r0, r1, lsr #4
   15cc4:	ldrb	r1, [r1, #-24]	; 0xffffffe8
   15cc8:	strb	r1, [r2, #-2]
   15ccc:	ldrb	r1, [r3], #1
   15cd0:	and	r1, r1, #15
   15cd4:	cmp	r3, ip
   15cd8:	add	r1, r0, r1
   15cdc:	ldrb	r1, [r1, #-24]	; 0xffffffe8
   15ce0:	strb	r1, [r2, #-1]
   15ce4:	bne	15cb4 <__printf_chk@plt+0x11514>
   15ce8:	mov	r0, r6
   15cec:	mov	r3, #0
   15cf0:	strb	r3, [r6, r5, lsl #1]
   15cf4:	ldr	r2, [sp, #20]
   15cf8:	ldr	r3, [r4]
   15cfc:	cmp	r2, r3
   15d00:	bne	15d38 <__printf_chk@plt+0x11598>
   15d04:	add	sp, sp, #28
   15d08:	pop	{r4, r5, r6, r7, pc}
   15d0c:	ldr	r2, [sp, #20]
   15d10:	ldr	r3, [r4]
   15d14:	cmp	r2, r3
   15d18:	bne	15d38 <__printf_chk@plt+0x11598>
   15d1c:	mov	r0, #1
   15d20:	mov	r1, r0
   15d24:	add	sp, sp, #28
   15d28:	pop	{r4, r5, r6, r7, lr}
   15d2c:	b	4380 <calloc@plt>
   15d30:	mov	r0, #0
   15d34:	b	15cf4 <__printf_chk@plt+0x11554>
   15d38:	bl	41b8 <__stack_chk_fail@plt>
   15d3c:	ldrdeq	r0, [r6], -ip
   15d40:	andeq	r0, r0, r8, lsl #9
   15d44:	andeq	r0, r3, r8, ror #3
   15d48:	push	{r3, r4, r5, r6, r7, lr}
   15d4c:	mov	r5, r0
   15d50:	bl	cfb0 <__printf_chk@plt+0x8810>
   15d54:	mov	r4, r0
   15d58:	mov	r0, r5
   15d5c:	bl	d150 <__printf_chk@plt+0x89b0>
   15d60:	cmp	r4, #0
   15d64:	mov	r7, r0
   15d68:	beq	15de0 <__printf_chk@plt+0x11640>
   15d6c:	movw	r3, #43691	; 0xaaab
   15d70:	add	r5, r4, #2
   15d74:	movt	r3, #43690	; 0xaaaa
   15d78:	cmn	r4, #-2147483646	; 0x80000002
   15d7c:	umull	r2, r5, r3, r5
   15d80:	lsr	r5, r5, #1
   15d84:	lsl	r5, r5, #2
   15d88:	add	r5, r5, #1
   15d8c:	bhi	15dd8 <__printf_chk@plt+0x11638>
   15d90:	mov	r0, r5
   15d94:	bl	4440 <malloc@plt>
   15d98:	subs	r6, r0, #0
   15d9c:	beq	15dd8 <__printf_chk@plt+0x11638>
   15da0:	mov	r0, r7
   15da4:	mov	r1, r4
   15da8:	mov	r2, r6
   15dac:	mov	r3, r5
   15db0:	bl	3d16c <__printf_chk@plt+0x389cc>
   15db4:	cmn	r0, #1
   15db8:	beq	15dc4 <__printf_chk@plt+0x11624>
   15dbc:	mov	r0, r6
   15dc0:	pop	{r3, r4, r5, r6, r7, pc}
   15dc4:	mov	r0, r6
   15dc8:	mov	r1, r5
   15dcc:	bl	4160c <__printf_chk@plt+0x3ce6c>
   15dd0:	mov	r0, r6
   15dd4:	bl	3bdc <free@plt>
   15dd8:	mov	r0, #0
   15ddc:	pop	{r3, r4, r5, r6, r7, pc}
   15de0:	mov	r0, #1
   15de4:	mov	r1, r0
   15de8:	pop	{r3, r4, r5, r6, r7, lr}
   15dec:	b	4380 <calloc@plt>
   15df0:	push	{r3, r4, r5, r6, r7, lr}
   15df4:	mov	r7, r0
   15df8:	mov	r0, r1
   15dfc:	mov	r4, r1
   15e00:	bl	4458 <strlen@plt>
   15e04:	subs	r5, r0, #0
   15e08:	bne	15e14 <__printf_chk@plt+0x11674>
   15e0c:	mov	r0, r5
   15e10:	pop	{r3, r4, r5, r6, r7, pc}
   15e14:	bl	4440 <malloc@plt>
   15e18:	subs	r6, r0, #0
   15e1c:	beq	15e7c <__printf_chk@plt+0x116dc>
   15e20:	mov	r2, r5
   15e24:	mov	r0, r4
   15e28:	mov	r1, r6
   15e2c:	bl	3d2fc <__printf_chk@plt+0x38b5c>
   15e30:	subs	r2, r0, #0
   15e34:	blt	15e84 <__printf_chk@plt+0x116e4>
   15e38:	mov	r1, r6
   15e3c:	mov	r0, r7
   15e40:	bl	15200 <__printf_chk@plt+0x10a60>
   15e44:	mov	r1, r5
   15e48:	subs	r4, r0, #0
   15e4c:	mov	r0, r6
   15e50:	blt	15e68 <__printf_chk@plt+0x116c8>
   15e54:	bl	4160c <__printf_chk@plt+0x3ce6c>
   15e58:	mov	r0, r6
   15e5c:	bl	3bdc <free@plt>
   15e60:	mov	r0, #0
   15e64:	pop	{r3, r4, r5, r6, r7, pc}
   15e68:	bl	4160c <__printf_chk@plt+0x3ce6c>
   15e6c:	mov	r0, r6
   15e70:	bl	3bdc <free@plt>
   15e74:	mov	r0, r4
   15e78:	pop	{r3, r4, r5, r6, r7, pc}
   15e7c:	mvn	r0, #1
   15e80:	pop	{r3, r4, r5, r6, r7, pc}
   15e84:	mov	r1, r5
   15e88:	mov	r0, r6
   15e8c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   15e90:	mov	r0, r6
   15e94:	bl	3bdc <free@plt>
   15e98:	mvn	r0, #3
   15e9c:	pop	{r3, r4, r5, r6, r7, pc}
   15ea0:	push	{r4, r5, r6, lr}
   15ea4:	mov	r4, r0
   15ea8:	bl	d150 <__printf_chk@plt+0x89b0>
   15eac:	mov	r5, r0
   15eb0:	mov	r0, r4
   15eb4:	bl	cfb0 <__printf_chk@plt+0x8810>
   15eb8:	cmp	r5, #0
   15ebc:	mov	r4, r0
   15ec0:	beq	15f1c <__printf_chk@plt+0x1177c>
   15ec4:	cmp	r0, #0
   15ec8:	beq	15f50 <__printf_chk@plt+0x117b0>
   15ecc:	mov	r0, r5
   15ed0:	mov	r1, #0
   15ed4:	mov	r2, r4
   15ed8:	bl	45d8 <memchr@plt>
   15edc:	cmp	r0, #0
   15ee0:	beq	15f24 <__printf_chk@plt+0x11784>
   15ee4:	sub	r6, r4, #1
   15ee8:	add	r3, r5, r6
   15eec:	cmp	r0, r3
   15ef0:	bne	15f1c <__printf_chk@plt+0x1177c>
   15ef4:	mov	r0, r4
   15ef8:	bl	4440 <malloc@plt>
   15efc:	subs	r3, r0, #0
   15f00:	beq	15f1c <__printf_chk@plt+0x1177c>
   15f04:	cmp	r6, #0
   15f08:	bne	15f38 <__printf_chk@plt+0x11798>
   15f0c:	mov	r2, #0
   15f10:	mov	r0, r3
   15f14:	strb	r2, [r3, r6]
   15f18:	pop	{r4, r5, r6, pc}
   15f1c:	mov	r0, #0
   15f20:	pop	{r4, r5, r6, pc}
   15f24:	add	r0, r4, #1
   15f28:	bl	4440 <malloc@plt>
   15f2c:	subs	r3, r0, #0
   15f30:	beq	15f1c <__printf_chk@plt+0x1177c>
   15f34:	mov	r6, r4
   15f38:	mov	r0, r3
   15f3c:	mov	r1, r5
   15f40:	mov	r2, r6
   15f44:	bl	43f8 <memcpy@plt>
   15f48:	mov	r3, r0
   15f4c:	b	15f0c <__printf_chk@plt+0x1176c>
   15f50:	mov	r0, #1
   15f54:	bl	4440 <malloc@plt>
   15f58:	subs	r3, r0, #0
   15f5c:	beq	15f1c <__printf_chk@plt+0x1177c>
   15f60:	mov	r6, r4
   15f64:	b	15f0c <__printf_chk@plt+0x1176c>
   15f68:	mov	ip, r1
   15f6c:	sub	r1, r1, #1
   15f70:	cmp	r1, #132	; 0x84
   15f74:	push	{r4, lr}
   15f78:	mov	r4, r0
   15f7c:	sub	sp, sp, #8
   15f80:	bhi	15fd4 <__printf_chk@plt+0x11834>
   15f84:	ldrb	r1, [r0]
   15f88:	cmp	r1, #4
   15f8c:	bne	15fcc <__printf_chk@plt+0x1182c>
   15f90:	cmp	r2, #0
   15f94:	moveq	r0, r2
   15f98:	beq	15fc4 <__printf_chk@plt+0x11824>
   15f9c:	mov	r0, r3
   15fa0:	mov	r1, r2
   15fa4:	mov	r3, ip
   15fa8:	mov	r2, r4
   15fac:	mov	ip, #0
   15fb0:	str	ip, [sp]
   15fb4:	bl	4518 <EC_POINT_oct2point@plt>
   15fb8:	cmp	r0, #1
   15fbc:	moveq	r0, #0
   15fc0:	mvnne	r0, #3
   15fc4:	add	sp, sp, #8
   15fc8:	pop	{r4, pc}
   15fcc:	mvn	r0, #3
   15fd0:	b	15fc4 <__printf_chk@plt+0x11824>
   15fd4:	mvn	r0, #7
   15fd8:	b	15fc4 <__printf_chk@plt+0x11824>
   15fdc:	ldr	r3, [pc, #112]	; 16054 <__printf_chk@plt+0x118b4>
   15fe0:	ldr	ip, [pc, #112]	; 16058 <__printf_chk@plt+0x118b8>
   15fe4:	add	r3, pc, r3
   15fe8:	push	{r4, r5, lr}
   15fec:	sub	sp, sp, #20
   15ff0:	ldr	r4, [r3, ip]
   15ff4:	mov	r5, r1
   15ff8:	add	r2, sp, #8
   15ffc:	add	r1, sp, #4
   16000:	ldr	r3, [r4]
   16004:	str	r3, [sp, #12]
   16008:	bl	15974 <__printf_chk@plt+0x111d4>
   1600c:	cmp	r0, #0
   16010:	bne	16038 <__printf_chk@plt+0x11898>
   16014:	cmp	r5, #0
   16018:	moveq	r0, r5
   1601c:	beq	16038 <__printf_chk@plt+0x11898>
   16020:	mov	r2, r5
   16024:	ldmib	sp, {r0, r1}
   16028:	bl	4170 <BN_bin2bn@plt>
   1602c:	cmp	r0, #0
   16030:	movne	r0, #0
   16034:	mvneq	r0, #1
   16038:	ldr	r2, [sp, #12]
   1603c:	ldr	r3, [r4]
   16040:	cmp	r2, r3
   16044:	bne	16050 <__printf_chk@plt+0x118b0>
   16048:	add	sp, sp, #20
   1604c:	pop	{r4, r5, pc}
   16050:	bl	41b8 <__stack_chk_fail@plt>
   16054:	andeq	r0, r6, r0, lsr fp
   16058:	andeq	r0, r0, r8, lsl #9
   1605c:	push	{r4, r5, r6, r7, r8, lr}
   16060:	mov	r4, r0
   16064:	mov	r8, r1
   16068:	bl	d150 <__printf_chk@plt+0x89b0>
   1606c:	mov	r5, r0
   16070:	mov	r0, r4
   16074:	bl	cfb0 <__printf_chk@plt+0x8810>
   16078:	cmp	r0, #1
   1607c:	bls	160f8 <__printf_chk@plt+0x11958>
   16080:	ldrb	r0, [r5]
   16084:	mov	r1, #7
   16088:	ldrb	r3, [r5, #1]
   1608c:	orr	r0, r3, r0, lsl #8
   16090:	bl	42320 <__printf_chk@plt+0x3db80>
   16094:	asr	r6, r0, #3
   16098:	cmp	r6, #2048	; 0x800
   1609c:	bhi	160f0 <__printf_chk@plt+0x11950>
   160a0:	mov	r0, r4
   160a4:	add	r7, r6, #2
   160a8:	bl	cfb0 <__printf_chk@plt+0x8810>
   160ac:	cmp	r0, r7
   160b0:	bcc	160f8 <__printf_chk@plt+0x11958>
   160b4:	cmp	r8, #0
   160b8:	beq	160d4 <__printf_chk@plt+0x11934>
   160bc:	add	r0, r5, #2
   160c0:	mov	r1, r6
   160c4:	mov	r2, r8
   160c8:	bl	4170 <BN_bin2bn@plt>
   160cc:	cmp	r0, #0
   160d0:	beq	16100 <__printf_chk@plt+0x11960>
   160d4:	mov	r0, r4
   160d8:	mov	r1, r7
   160dc:	bl	d4d4 <__printf_chk@plt+0x8d34>
   160e0:	adds	r0, r0, #0
   160e4:	movne	r0, #1
   160e8:	bl	42544 <__printf_chk@plt+0x3dda4>
   160ec:	pop	{r4, r5, r6, r7, r8, pc}
   160f0:	mvn	r0, #6
   160f4:	pop	{r4, r5, r6, r7, r8, pc}
   160f8:	mvn	r0, #2
   160fc:	pop	{r4, r5, r6, r7, r8, pc}
   16100:	mvn	r0, #1
   16104:	pop	{r4, r5, r6, r7, r8, pc}
   16108:	ldr	ip, [pc, #140]	; 1619c <__printf_chk@plt+0x119fc>
   1610c:	push	{r4, r5, r6, r7, lr}
   16110:	add	ip, pc, ip
   16114:	ldr	lr, [pc, #132]	; 161a0 <__printf_chk@plt+0x11a00>
   16118:	sub	sp, sp, #20
   1611c:	mov	r6, r1
   16120:	mov	r5, r2
   16124:	add	r1, sp, #4
   16128:	add	r2, sp, #8
   1612c:	ldr	r4, [ip, lr]
   16130:	mov	r7, r0
   16134:	ldr	ip, [r4]
   16138:	str	ip, [sp, #12]
   1613c:	bl	14de4 <__printf_chk@plt+0x10644>
   16140:	cmp	r0, #0
   16144:	blt	16164 <__printf_chk@plt+0x119c4>
   16148:	ldmib	sp, {r0, r1}
   1614c:	mov	r2, r6
   16150:	mov	r3, r5
   16154:	bl	15f68 <__printf_chk@plt+0x117c8>
   16158:	subs	r1, r0, #0
   1615c:	movne	r0, r1
   16160:	beq	1617c <__printf_chk@plt+0x119dc>
   16164:	ldr	r2, [sp, #12]
   16168:	ldr	r3, [r4]
   1616c:	cmp	r2, r3
   16170:	bne	16198 <__printf_chk@plt+0x119f8>
   16174:	add	sp, sp, #20
   16178:	pop	{r4, r5, r6, r7, pc}
   1617c:	mov	r0, r7
   16180:	mov	r2, r1
   16184:	bl	14e8c <__printf_chk@plt+0x106ec>
   16188:	adds	r0, r0, #0
   1618c:	movne	r0, #1
   16190:	bl	42544 <__printf_chk@plt+0x3dda4>
   16194:	b	16164 <__printf_chk@plt+0x119c4>
   16198:	bl	41b8 <__stack_chk_fail@plt>
   1619c:	andeq	r0, r6, r4, lsl #20
   161a0:	andeq	r0, r0, r8, lsl #9
   161a4:	ldr	r3, [pc, #240]	; 1629c <__printf_chk@plt+0x11afc>
   161a8:	ldr	r2, [pc, #240]	; 162a0 <__printf_chk@plt+0x11b00>
   161ac:	add	r3, pc, r3
   161b0:	push	{r4, r5, r6, r7, r8, r9, lr}
   161b4:	sub	sp, sp, #20
   161b8:	ldr	r6, [r3, r2]
   161bc:	mov	r7, r0
   161c0:	mov	r0, r1
   161c4:	mov	r4, r1
   161c8:	ldr	r3, [r6]
   161cc:	str	r3, [sp, #12]
   161d0:	bl	4308 <EC_KEY_get0_group@plt>
   161d4:	bl	4560 <EC_POINT_new@plt>
   161d8:	subs	r5, r0, #0
   161dc:	beq	16290 <__printf_chk@plt+0x11af0>
   161e0:	mov	r0, r7
   161e4:	add	r1, sp, #4
   161e8:	add	r2, sp, #8
   161ec:	bl	14de4 <__printf_chk@plt+0x10644>
   161f0:	subs	r8, r0, #0
   161f4:	blt	16274 <__printf_chk@plt+0x11ad4>
   161f8:	mov	r0, r4
   161fc:	ldr	r8, [sp, #8]
   16200:	ldr	r9, [sp, #4]
   16204:	bl	4308 <EC_KEY_get0_group@plt>
   16208:	mov	r2, r5
   1620c:	mov	r1, r8
   16210:	mov	r3, r0
   16214:	mov	r0, r9
   16218:	bl	15f68 <__printf_chk@plt+0x117c8>
   1621c:	subs	r8, r0, #0
   16220:	bne	16274 <__printf_chk@plt+0x11ad4>
   16224:	mov	r0, r4
   16228:	mov	r1, r5
   1622c:	bl	3c60 <EC_KEY_set_public_key@plt>
   16230:	cmp	r0, #1
   16234:	mov	r0, r5
   16238:	bne	16284 <__printf_chk@plt+0x11ae4>
   1623c:	bl	3d08 <EC_POINT_free@plt>
   16240:	mov	r0, r7
   16244:	mov	r1, r8
   16248:	mov	r2, r8
   1624c:	bl	14e8c <__printf_chk@plt+0x106ec>
   16250:	adds	r0, r0, #0
   16254:	movne	r0, #1
   16258:	bl	42544 <__printf_chk@plt+0x3dda4>
   1625c:	ldr	r2, [sp, #12]
   16260:	ldr	r3, [r6]
   16264:	cmp	r2, r3
   16268:	bne	16298 <__printf_chk@plt+0x11af8>
   1626c:	add	sp, sp, #20
   16270:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16274:	mov	r0, r5
   16278:	bl	3d08 <EC_POINT_free@plt>
   1627c:	mov	r0, r8
   16280:	b	1625c <__printf_chk@plt+0x11abc>
   16284:	bl	3d08 <EC_POINT_free@plt>
   16288:	mvn	r0, #1
   1628c:	b	1625c <__printf_chk@plt+0x11abc>
   16290:	mvn	r0, #1
   16294:	b	1625c <__printf_chk@plt+0x11abc>
   16298:	bl	41b8 <__stack_chk_fail@plt>
   1629c:	andeq	r0, r6, r8, ror #18
   162a0:	andeq	r0, r0, r8, lsl #9
   162a4:	ldr	r3, [pc, #252]	; 163a8 <__printf_chk@plt+0x11c08>
   162a8:	ldr	r2, [pc, #252]	; 163ac <__printf_chk@plt+0x11c0c>
   162ac:	add	r3, pc, r3
   162b0:	push	{r4, r5, r6, r7, r8, lr}
   162b4:	sub	sp, sp, #2048	; 0x800
   162b8:	ldr	r5, [r3, r2]
   162bc:	sub	sp, sp, #8
   162c0:	mov	r8, r0
   162c4:	mov	r0, r1
   162c8:	mov	r6, r1
   162cc:	ldr	r3, [r5]
   162d0:	str	r3, [sp, #2052]	; 0x804
   162d4:	bl	43e0 <BN_num_bits@plt>
   162d8:	mov	r1, #7
   162dc:	bl	42320 <__printf_chk@plt+0x3db80>
   162e0:	cmp	r0, #0
   162e4:	add	r3, r0, #7
   162e8:	movge	r4, r0
   162ec:	movlt	r4, r3
   162f0:	asr	r4, r4, #3
   162f4:	cmp	r4, #2048	; 0x800
   162f8:	bhi	16394 <__printf_chk@plt+0x11bf4>
   162fc:	add	r7, sp, #8
   16300:	mov	r0, r6
   16304:	sub	r1, r7, #7
   16308:	mov	r6, #0
   1630c:	strb	r6, [sp]
   16310:	bl	3cb4 <BN_bn2bin@plt>
   16314:	cmp	r4, r0
   16318:	bne	1639c <__printf_chk@plt+0x11bfc>
   1631c:	cmp	r4, r6
   16320:	mov	r0, r4
   16324:	sub	r7, r7, #8
   16328:	ldrbgt	r3, [sp, #1]
   1632c:	movle	r1, r6
   16330:	movle	r2, #1
   16334:	lsrgt	r1, r3, #7
   16338:	rsbgt	r2, r1, #1
   1633c:	add	r4, r7, r2
   16340:	bl	42320 <__printf_chk@plt+0x3db80>
   16344:	mov	r1, r4
   16348:	mov	r2, r0
   1634c:	mov	r0, r8
   16350:	bl	15618 <__printf_chk@plt+0x10e78>
   16354:	movw	r1, #2049	; 0x801
   16358:	subs	r4, r0, #0
   1635c:	mov	r0, sp
   16360:	blt	16388 <__printf_chk@plt+0x11be8>
   16364:	bl	4160c <__printf_chk@plt+0x3ce6c>
   16368:	mov	r0, #0
   1636c:	ldr	r2, [sp, #2052]	; 0x804
   16370:	ldr	r3, [r5]
   16374:	cmp	r2, r3
   16378:	bne	163a4 <__printf_chk@plt+0x11c04>
   1637c:	add	sp, sp, #2048	; 0x800
   16380:	add	sp, sp, #8
   16384:	pop	{r4, r5, r6, r7, r8, pc}
   16388:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1638c:	mov	r0, r4
   16390:	b	1636c <__printf_chk@plt+0x11bcc>
   16394:	mvn	r0, #9
   16398:	b	1636c <__printf_chk@plt+0x11bcc>
   1639c:	mvn	r0, #0
   163a0:	b	1636c <__printf_chk@plt+0x11bcc>
   163a4:	bl	41b8 <__stack_chk_fail@plt>
   163a8:	andeq	r0, r6, r8, ror #16
   163ac:	andeq	r0, r0, r8, lsl #9
   163b0:	ldr	r3, [pc, #276]	; 164cc <__printf_chk@plt+0x11d2c>
   163b4:	ldr	r2, [pc, #276]	; 164d0 <__printf_chk@plt+0x11d30>
   163b8:	add	r3, pc, r3
   163bc:	push	{r4, r5, r6, r7, r8, r9, lr}
   163c0:	sub	sp, sp, #2048	; 0x800
   163c4:	ldr	r6, [r3, r2]
   163c8:	sub	sp, sp, #12
   163cc:	mov	r9, r0
   163d0:	mov	r0, r1
   163d4:	mov	r7, r1
   163d8:	ldr	r3, [r6]
   163dc:	str	r3, [sp, #2052]	; 0x804
   163e0:	bl	43e0 <BN_num_bits@plt>
   163e4:	mov	r1, #7
   163e8:	mov	r5, r0
   163ec:	bl	42320 <__printf_chk@plt+0x3db80>
   163f0:	cmp	r0, #0
   163f4:	addlt	r4, r5, #14
   163f8:	movge	r4, r0
   163fc:	asr	r4, r4, #3
   16400:	cmp	r4, #2048	; 0x800
   16404:	movls	r3, #0
   16408:	movhi	r3, #1
   1640c:	orrs	r3, r3, r5, lsr #31
   16410:	bne	164ac <__printf_chk@plt+0x11d0c>
   16414:	mov	r0, r7
   16418:	add	r7, sp, #4
   1641c:	add	r8, sp, #8
   16420:	mov	r1, r7
   16424:	bl	3cb4 <BN_bn2bin@plt>
   16428:	cmp	r4, r0
   1642c:	mvnne	r0, #0
   16430:	bne	16478 <__printf_chk@plt+0x11cd8>
   16434:	sub	r2, r8, #8
   16438:	mov	r0, r9
   1643c:	add	r1, r4, #2
   16440:	bl	d48c <__printf_chk@plt+0x8cec>
   16444:	subs	r8, r0, #0
   16448:	blt	164b4 <__printf_chk@plt+0x11d14>
   1644c:	ldr	r3, [sp]
   16450:	ubfx	r2, r5, #8, #8
   16454:	cmp	r4, #0
   16458:	strb	r2, [r3]
   1645c:	ldr	r3, [sp]
   16460:	strb	r5, [r3, #1]
   16464:	bne	16494 <__printf_chk@plt+0x11cf4>
   16468:	mov	r0, r7
   1646c:	mov	r1, #2048	; 0x800
   16470:	bl	4160c <__printf_chk@plt+0x3ce6c>
   16474:	mov	r0, #0
   16478:	ldr	r2, [sp, #2052]	; 0x804
   1647c:	ldr	r3, [r6]
   16480:	cmp	r2, r3
   16484:	bne	164c8 <__printf_chk@plt+0x11d28>
   16488:	add	sp, sp, #2048	; 0x800
   1648c:	add	sp, sp, #12
   16490:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16494:	ldr	r0, [sp]
   16498:	mov	r2, r4
   1649c:	mov	r1, r7
   164a0:	add	r0, r0, #2
   164a4:	bl	43f8 <memcpy@plt>
   164a8:	b	16468 <__printf_chk@plt+0x11cc8>
   164ac:	mvn	r0, #9
   164b0:	b	16478 <__printf_chk@plt+0x11cd8>
   164b4:	mov	r0, r7
   164b8:	mov	r1, #2048	; 0x800
   164bc:	bl	4160c <__printf_chk@plt+0x3ce6c>
   164c0:	mov	r0, r8
   164c4:	b	16478 <__printf_chk@plt+0x11cd8>
   164c8:	bl	41b8 <__stack_chk_fail@plt>
   164cc:	andeq	r0, r6, ip, asr r7
   164d0:	andeq	r0, r0, r8, lsl #9
   164d4:	ldr	r3, [pc, #228]	; 165c0 <__printf_chk@plt+0x11e20>
   164d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   164dc:	mov	sl, r0
   164e0:	ldr	r0, [pc, #220]	; 165c4 <__printf_chk@plt+0x11e24>
   164e4:	add	r3, pc, r3
   164e8:	sub	sp, sp, #152	; 0x98
   164ec:	mov	r8, r1
   164f0:	mov	r9, r2
   164f4:	ldr	r7, [r3, r0]
   164f8:	ldr	r3, [r7]
   164fc:	str	r3, [sp, #148]	; 0x94
   16500:	bl	4014 <BN_CTX_new@plt>
   16504:	subs	r5, r0, #0
   16508:	beq	165b4 <__printf_chk@plt+0x11e14>
   1650c:	mov	r3, #0
   16510:	mov	r0, r9
   16514:	stm	sp, {r3, r5}
   16518:	mov	r1, r8
   1651c:	mov	r2, #4
   16520:	bl	42a8 <EC_POINT_point2oct@plt>
   16524:	cmp	r0, #133	; 0x85
   16528:	mov	r4, r0
   1652c:	bhi	165a4 <__printf_chk@plt+0x11e04>
   16530:	add	r6, sp, #12
   16534:	stm	sp, {r4, r5}
   16538:	mov	r0, r9
   1653c:	mov	r1, r8
   16540:	mov	r3, r6
   16544:	mov	r2, #4
   16548:	bl	42a8 <EC_POINT_point2oct@plt>
   1654c:	cmp	r4, r0
   16550:	mov	r0, r5
   16554:	bne	16598 <__printf_chk@plt+0x11df8>
   16558:	bl	4650 <BN_CTX_free@plt>
   1655c:	mov	r1, r6
   16560:	mov	r2, r4
   16564:	mov	r0, sl
   16568:	bl	15618 <__printf_chk@plt+0x10e78>
   1656c:	mov	r1, r4
   16570:	mov	r5, r0
   16574:	mov	r0, r6
   16578:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1657c:	mov	r0, r5
   16580:	ldr	r2, [sp, #148]	; 0x94
   16584:	ldr	r3, [r7]
   16588:	cmp	r2, r3
   1658c:	bne	165bc <__printf_chk@plt+0x11e1c>
   16590:	add	sp, sp, #152	; 0x98
   16594:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16598:	bl	4650 <BN_CTX_free@plt>
   1659c:	mvn	r0, #0
   165a0:	b	16580 <__printf_chk@plt+0x11de0>
   165a4:	mov	r0, r5
   165a8:	bl	4650 <BN_CTX_free@plt>
   165ac:	mvn	r0, #9
   165b0:	b	16580 <__printf_chk@plt+0x11de0>
   165b4:	mvn	r0, #1
   165b8:	b	16580 <__printf_chk@plt+0x11de0>
   165bc:	bl	41b8 <__stack_chk_fail@plt>
   165c0:	andeq	r0, r6, r0, lsr r6
   165c4:	andeq	r0, r0, r8, lsl #9
   165c8:	push	{r4, r5, r6, lr}
   165cc:	mov	r6, r0
   165d0:	mov	r0, r1
   165d4:	mov	r4, r1
   165d8:	bl	3d74 <EC_KEY_get0_public_key@plt>
   165dc:	mov	r5, r0
   165e0:	mov	r0, r4
   165e4:	bl	4308 <EC_KEY_get0_group@plt>
   165e8:	mov	r1, r5
   165ec:	mov	r2, r0
   165f0:	mov	r0, r6
   165f4:	pop	{r4, r5, r6, lr}
   165f8:	b	164d4 <__printf_chk@plt+0x11d34>
   165fc:	push	{r4, r5, r6, r7, r8, r9, sl}
   16600:	mov	r6, r1
   16604:	ldr	r4, [r1, #16]
   16608:	mov	r7, r0
   1660c:	cmp	r4, #0
   16610:	beq	169b8 <__printf_chk@plt+0x12218>
   16614:	ldr	r5, [r1, #20]
   16618:	cmp	r5, #0
   1661c:	bne	16628 <__printf_chk@plt+0x11e88>
   16620:	b	169f0 <__printf_chk@plt+0x12250>
   16624:	mov	r5, r3
   16628:	ldr	r3, [r5, #16]
   1662c:	cmp	r3, #0
   16630:	bne	16624 <__printf_chk@plt+0x11e84>
   16634:	ldr	r4, [r5, #20]
   16638:	ldr	ip, [r5, #24]
   1663c:	cmp	r4, #0
   16640:	ldr	r9, [r5, #28]
   16644:	strne	ip, [r4, #24]
   16648:	cmp	ip, #0
   1664c:	streq	r4, [r7]
   16650:	beq	16664 <__printf_chk@plt+0x11ec4>
   16654:	ldr	r3, [ip, #16]
   16658:	cmp	r5, r3
   1665c:	streq	r4, [ip, #16]
   16660:	strne	r4, [ip, #20]
   16664:	add	r3, r6, #16
   16668:	ldr	sl, [r5, #24]
   1666c:	add	r8, r5, #16
   16670:	ldm	r3, {r0, r1, r2, r3}
   16674:	cmp	r6, sl
   16678:	moveq	ip, r5
   1667c:	stm	r8, {r0, r1, r2, r3}
   16680:	ldr	r3, [r6, #24]
   16684:	cmp	r3, #0
   16688:	streq	r5, [r7]
   1668c:	beq	166a0 <__printf_chk@plt+0x11f00>
   16690:	ldr	r2, [r3, #16]
   16694:	cmp	r6, r2
   16698:	streq	r5, [r3, #16]
   1669c:	strne	r5, [r3, #20]
   166a0:	ldr	r3, [r6, #16]
   166a4:	str	r5, [r3, #24]
   166a8:	ldr	r3, [r6, #20]
   166ac:	cmp	r3, #0
   166b0:	strne	r5, [r3, #24]
   166b4:	cmp	ip, #0
   166b8:	beq	166cc <__printf_chk@plt+0x11f2c>
   166bc:	mov	r3, ip
   166c0:	ldr	r3, [r3, #24]
   166c4:	cmp	r3, #0
   166c8:	bne	166c0 <__printf_chk@plt+0x11f20>
   166cc:	cmp	r9, #0
   166d0:	moveq	r5, r9
   166d4:	moveq	r0, #1
   166d8:	beq	1677c <__printf_chk@plt+0x11fdc>
   166dc:	mov	r0, r6
   166e0:	pop	{r4, r5, r6, r7, r8, r9, sl}
   166e4:	bx	lr
   166e8:	str	r5, [r3, #28]
   166ec:	ldr	r1, [ip, #16]
   166f0:	str	r2, [ip, #28]
   166f4:	ldr	r3, [r1, #20]
   166f8:	cmp	r3, #0
   166fc:	str	r3, [ip, #16]
   16700:	ldrne	r3, [r1, #20]
   16704:	strne	ip, [r3, #24]
   16708:	ldr	r3, [ip, #24]
   1670c:	cmp	r3, #0
   16710:	str	r3, [r1, #24]
   16714:	streq	r1, [r7]
   16718:	beq	16730 <__printf_chk@plt+0x11f90>
   1671c:	ldr	r3, [ip, #24]
   16720:	ldr	r2, [r3, #16]
   16724:	cmp	ip, r2
   16728:	streq	r1, [r3, #16]
   1672c:	strne	r1, [r3, #20]
   16730:	str	ip, [r1, #20]
   16734:	ldr	r3, [ip, #16]
   16738:	str	r1, [ip, #24]
   1673c:	ldr	r2, [r3, #16]
   16740:	cmp	r2, #0
   16744:	beq	16754 <__printf_chk@plt+0x11fb4>
   16748:	ldr	r1, [r2, #28]
   1674c:	cmp	r1, #0
   16750:	bne	16944 <__printf_chk@plt+0x121a4>
   16754:	ldr	r1, [r3, #20]
   16758:	cmp	r1, #0
   1675c:	beq	1676c <__printf_chk@plt+0x11fcc>
   16760:	ldr	r4, [r1, #28]
   16764:	cmp	r4, #0
   16768:	bne	168d4 <__printf_chk@plt+0x12134>
   1676c:	str	r0, [r3, #28]
   16770:	mov	r4, ip
   16774:	ldr	r3, [ip, #24]
   16778:	mov	ip, r3
   1677c:	cmp	r4, #0
   16780:	beq	16790 <__printf_chk@plt+0x11ff0>
   16784:	ldr	r3, [r4, #28]
   16788:	cmp	r3, #0
   1678c:	bne	16868 <__printf_chk@plt+0x120c8>
   16790:	ldr	r3, [r7]
   16794:	cmp	r4, r3
   16798:	beq	16860 <__printf_chk@plt+0x120c0>
   1679c:	ldr	r3, [ip, #16]
   167a0:	cmp	r3, r4
   167a4:	beq	167b8 <__printf_chk@plt+0x12018>
   167a8:	ldr	r2, [r3, #28]
   167ac:	cmp	r2, #1
   167b0:	bne	1673c <__printf_chk@plt+0x11f9c>
   167b4:	b	166e8 <__printf_chk@plt+0x11f48>
   167b8:	ldr	r3, [ip, #20]
   167bc:	ldr	r2, [r3, #28]
   167c0:	cmp	r2, #1
   167c4:	beq	1687c <__printf_chk@plt+0x120dc>
   167c8:	ldr	r2, [r3, #16]
   167cc:	cmp	r2, #0
   167d0:	beq	167e0 <__printf_chk@plt+0x12040>
   167d4:	ldr	r1, [r2, #28]
   167d8:	cmp	r1, #0
   167dc:	bne	169fc <__printf_chk@plt+0x1225c>
   167e0:	ldr	r2, [r3, #20]
   167e4:	cmp	r2, #0
   167e8:	beq	1676c <__printf_chk@plt+0x11fcc>
   167ec:	ldr	r2, [r2, #28]
   167f0:	cmp	r2, #0
   167f4:	beq	1676c <__printf_chk@plt+0x11fcc>
   167f8:	ldr	r1, [ip, #28]
   167fc:	mov	r2, #0
   16800:	str	r1, [r3, #28]
   16804:	str	r2, [ip, #28]
   16808:	ldr	r3, [r3, #20]
   1680c:	cmp	r3, r2
   16810:	strne	r2, [r3, #28]
   16814:	ldr	r3, [ip, #20]
   16818:	ldr	r2, [r3, #16]
   1681c:	cmp	r2, #0
   16820:	str	r2, [ip, #20]
   16824:	ldrne	r2, [r3, #16]
   16828:	strne	ip, [r2, #24]
   1682c:	ldr	r2, [ip, #24]
   16830:	cmp	r2, #0
   16834:	str	r2, [r3, #24]
   16838:	streq	r3, [r7]
   1683c:	beq	16854 <__printf_chk@plt+0x120b4>
   16840:	ldr	r2, [ip, #24]
   16844:	ldr	r1, [r2, #16]
   16848:	cmp	ip, r1
   1684c:	streq	r3, [r2, #16]
   16850:	strne	r3, [r2, #20]
   16854:	str	ip, [r3, #16]
   16858:	str	r3, [ip, #24]
   1685c:	ldr	r4, [r7]
   16860:	cmp	r4, #0
   16864:	beq	166dc <__printf_chk@plt+0x11f3c>
   16868:	mov	r0, r6
   1686c:	mov	r3, #0
   16870:	str	r3, [r4, #28]
   16874:	pop	{r4, r5, r6, r7, r8, r9, sl}
   16878:	bx	lr
   1687c:	str	r5, [r3, #28]
   16880:	ldr	r1, [ip, #20]
   16884:	str	r2, [ip, #28]
   16888:	ldr	r3, [r1, #16]
   1688c:	cmp	r3, #0
   16890:	str	r3, [ip, #20]
   16894:	ldrne	r3, [r1, #16]
   16898:	strne	ip, [r3, #24]
   1689c:	ldr	r3, [ip, #24]
   168a0:	cmp	r3, #0
   168a4:	str	r3, [r1, #24]
   168a8:	streq	r1, [r7]
   168ac:	beq	168c4 <__printf_chk@plt+0x12124>
   168b0:	ldr	r3, [ip, #24]
   168b4:	ldr	r2, [r3, #16]
   168b8:	cmp	ip, r2
   168bc:	streq	r1, [r3, #16]
   168c0:	strne	r1, [r3, #20]
   168c4:	str	ip, [r1, #16]
   168c8:	str	r1, [ip, #24]
   168cc:	ldr	r3, [ip, #20]
   168d0:	b	167c8 <__printf_chk@plt+0x12028>
   168d4:	cmp	r2, #0
   168d8:	beq	168e8 <__printf_chk@plt+0x12148>
   168dc:	ldr	r2, [r2, #28]
   168e0:	cmp	r2, #0
   168e4:	bne	16944 <__printf_chk@plt+0x121a4>
   168e8:	mov	r2, #0
   168ec:	str	r2, [r1, #28]
   168f0:	ldr	r2, [r3, #20]
   168f4:	mov	r1, #1
   168f8:	str	r1, [r3, #28]
   168fc:	ldr	r1, [r2, #16]
   16900:	cmp	r1, #0
   16904:	str	r1, [r3, #20]
   16908:	ldrne	r1, [r2, #16]
   1690c:	strne	r3, [r1, #24]
   16910:	ldr	r1, [r3, #24]
   16914:	cmp	r1, #0
   16918:	str	r1, [r2, #24]
   1691c:	streq	r2, [r7]
   16920:	beq	16938 <__printf_chk@plt+0x12198>
   16924:	ldr	r1, [r3, #24]
   16928:	ldr	r0, [r1, #16]
   1692c:	cmp	r3, r0
   16930:	streq	r2, [r1, #16]
   16934:	strne	r2, [r1, #20]
   16938:	str	r3, [r2, #16]
   1693c:	str	r2, [r3, #24]
   16940:	ldr	r3, [ip, #16]
   16944:	ldr	r1, [ip, #28]
   16948:	mov	r2, #0
   1694c:	str	r1, [r3, #28]
   16950:	str	r2, [ip, #28]
   16954:	ldr	r3, [r3, #16]
   16958:	cmp	r3, r2
   1695c:	strne	r2, [r3, #28]
   16960:	ldr	r3, [ip, #16]
   16964:	ldr	r2, [r3, #20]
   16968:	cmp	r2, #0
   1696c:	str	r2, [ip, #16]
   16970:	ldrne	r2, [r3, #20]
   16974:	strne	ip, [r2, #24]
   16978:	ldr	r2, [ip, #24]
   1697c:	cmp	r2, #0
   16980:	str	r2, [r3, #24]
   16984:	streq	r3, [r7]
   16988:	beq	169a0 <__printf_chk@plt+0x12200>
   1698c:	ldr	r2, [ip, #24]
   16990:	ldr	r1, [r2, #16]
   16994:	cmp	ip, r1
   16998:	streq	r3, [r2, #16]
   1699c:	strne	r3, [r2, #20]
   169a0:	str	ip, [r3, #20]
   169a4:	str	r3, [ip, #24]
   169a8:	ldr	r4, [r7]
   169ac:	cmp	r4, #0
   169b0:	bne	16868 <__printf_chk@plt+0x120c8>
   169b4:	b	166dc <__printf_chk@plt+0x11f3c>
   169b8:	ldr	r4, [r1, #20]
   169bc:	ldr	ip, [r1, #24]
   169c0:	cmp	r4, #0
   169c4:	ldr	r9, [r1, #28]
   169c8:	beq	169d0 <__printf_chk@plt+0x12230>
   169cc:	str	ip, [r4, #24]
   169d0:	cmp	ip, #0
   169d4:	streq	r4, [r7]
   169d8:	beq	166cc <__printf_chk@plt+0x11f2c>
   169dc:	ldr	r3, [ip, #16]
   169e0:	cmp	r3, r6
   169e4:	streq	r4, [ip, #16]
   169e8:	strne	r4, [ip, #20]
   169ec:	b	166cc <__printf_chk@plt+0x11f2c>
   169f0:	ldr	ip, [r1, #24]
   169f4:	ldr	r9, [r1, #28]
   169f8:	b	169cc <__printf_chk@plt+0x1222c>
   169fc:	ldr	r1, [r3, #20]
   16a00:	cmp	r1, #0
   16a04:	beq	16a14 <__printf_chk@plt+0x12274>
   16a08:	ldr	r1, [r1, #28]
   16a0c:	cmp	r1, #0
   16a10:	bne	167f8 <__printf_chk@plt+0x12058>
   16a14:	mov	r1, #0
   16a18:	str	r1, [r2, #28]
   16a1c:	ldr	r2, [r3, #16]
   16a20:	mov	r1, #1
   16a24:	str	r1, [r3, #28]
   16a28:	ldr	r1, [r2, #20]
   16a2c:	cmp	r1, #0
   16a30:	str	r1, [r3, #16]
   16a34:	ldrne	r1, [r2, #20]
   16a38:	strne	r3, [r1, #24]
   16a3c:	ldr	r1, [r3, #24]
   16a40:	cmp	r1, #0
   16a44:	str	r1, [r2, #24]
   16a48:	streq	r2, [r7]
   16a4c:	beq	16a64 <__printf_chk@plt+0x122c4>
   16a50:	ldr	r1, [r3, #24]
   16a54:	ldr	r0, [r1, #16]
   16a58:	cmp	r3, r0
   16a5c:	streq	r2, [r1, #16]
   16a60:	strne	r2, [r1, #20]
   16a64:	str	r3, [r2, #20]
   16a68:	str	r2, [r3, #24]
   16a6c:	ldr	r3, [ip, #20]
   16a70:	b	167f8 <__printf_chk@plt+0x12058>
   16a74:	push	{r4, r5, r6, r7, r8, r9, sl}
   16a78:	mov	r6, r1
   16a7c:	ldr	r4, [r1, #8]
   16a80:	mov	r7, r0
   16a84:	cmp	r4, #0
   16a88:	beq	16e30 <__printf_chk@plt+0x12690>
   16a8c:	ldr	r5, [r1, #12]
   16a90:	cmp	r5, #0
   16a94:	bne	16aa0 <__printf_chk@plt+0x12300>
   16a98:	b	16e68 <__printf_chk@plt+0x126c8>
   16a9c:	mov	r5, r3
   16aa0:	ldr	r3, [r5, #8]
   16aa4:	cmp	r3, #0
   16aa8:	bne	16a9c <__printf_chk@plt+0x122fc>
   16aac:	ldr	r4, [r5, #12]
   16ab0:	ldr	ip, [r5, #16]
   16ab4:	cmp	r4, #0
   16ab8:	ldr	r9, [r5, #20]
   16abc:	strne	ip, [r4, #16]
   16ac0:	cmp	ip, #0
   16ac4:	streq	r4, [r7]
   16ac8:	beq	16adc <__printf_chk@plt+0x1233c>
   16acc:	ldr	r3, [ip, #8]
   16ad0:	cmp	r5, r3
   16ad4:	streq	r4, [ip, #8]
   16ad8:	strne	r4, [ip, #12]
   16adc:	add	r3, r6, #8
   16ae0:	ldr	sl, [r5, #16]
   16ae4:	add	r8, r5, #8
   16ae8:	ldm	r3, {r0, r1, r2, r3}
   16aec:	cmp	r6, sl
   16af0:	moveq	ip, r5
   16af4:	stm	r8, {r0, r1, r2, r3}
   16af8:	ldr	r3, [r6, #16]
   16afc:	cmp	r3, #0
   16b00:	streq	r5, [r7]
   16b04:	beq	16b18 <__printf_chk@plt+0x12378>
   16b08:	ldr	r2, [r3, #8]
   16b0c:	cmp	r6, r2
   16b10:	streq	r5, [r3, #8]
   16b14:	strne	r5, [r3, #12]
   16b18:	ldr	r3, [r6, #8]
   16b1c:	str	r5, [r3, #16]
   16b20:	ldr	r3, [r6, #12]
   16b24:	cmp	r3, #0
   16b28:	strne	r5, [r3, #16]
   16b2c:	cmp	ip, #0
   16b30:	beq	16b44 <__printf_chk@plt+0x123a4>
   16b34:	mov	r3, ip
   16b38:	ldr	r3, [r3, #16]
   16b3c:	cmp	r3, #0
   16b40:	bne	16b38 <__printf_chk@plt+0x12398>
   16b44:	cmp	r9, #0
   16b48:	moveq	r5, r9
   16b4c:	moveq	r0, #1
   16b50:	beq	16bf4 <__printf_chk@plt+0x12454>
   16b54:	mov	r0, r6
   16b58:	pop	{r4, r5, r6, r7, r8, r9, sl}
   16b5c:	bx	lr
   16b60:	str	r5, [r3, #20]
   16b64:	ldr	r1, [ip, #8]
   16b68:	str	r2, [ip, #20]
   16b6c:	ldr	r3, [r1, #12]
   16b70:	cmp	r3, #0
   16b74:	str	r3, [ip, #8]
   16b78:	ldrne	r3, [r1, #12]
   16b7c:	strne	ip, [r3, #16]
   16b80:	ldr	r3, [ip, #16]
   16b84:	cmp	r3, #0
   16b88:	str	r3, [r1, #16]
   16b8c:	streq	r1, [r7]
   16b90:	beq	16ba8 <__printf_chk@plt+0x12408>
   16b94:	ldr	r3, [ip, #16]
   16b98:	ldr	r2, [r3, #8]
   16b9c:	cmp	ip, r2
   16ba0:	streq	r1, [r3, #8]
   16ba4:	strne	r1, [r3, #12]
   16ba8:	str	ip, [r1, #12]
   16bac:	ldr	r3, [ip, #8]
   16bb0:	str	r1, [ip, #16]
   16bb4:	ldr	r2, [r3, #8]
   16bb8:	cmp	r2, #0
   16bbc:	beq	16bcc <__printf_chk@plt+0x1242c>
   16bc0:	ldr	r1, [r2, #20]
   16bc4:	cmp	r1, #0
   16bc8:	bne	16dbc <__printf_chk@plt+0x1261c>
   16bcc:	ldr	r1, [r3, #12]
   16bd0:	cmp	r1, #0
   16bd4:	beq	16be4 <__printf_chk@plt+0x12444>
   16bd8:	ldr	r4, [r1, #20]
   16bdc:	cmp	r4, #0
   16be0:	bne	16d4c <__printf_chk@plt+0x125ac>
   16be4:	str	r0, [r3, #20]
   16be8:	mov	r4, ip
   16bec:	ldr	r3, [ip, #16]
   16bf0:	mov	ip, r3
   16bf4:	cmp	r4, #0
   16bf8:	beq	16c08 <__printf_chk@plt+0x12468>
   16bfc:	ldr	r3, [r4, #20]
   16c00:	cmp	r3, #0
   16c04:	bne	16ce0 <__printf_chk@plt+0x12540>
   16c08:	ldr	r3, [r7]
   16c0c:	cmp	r4, r3
   16c10:	beq	16cd8 <__printf_chk@plt+0x12538>
   16c14:	ldr	r3, [ip, #8]
   16c18:	cmp	r3, r4
   16c1c:	beq	16c30 <__printf_chk@plt+0x12490>
   16c20:	ldr	r2, [r3, #20]
   16c24:	cmp	r2, #1
   16c28:	bne	16bb4 <__printf_chk@plt+0x12414>
   16c2c:	b	16b60 <__printf_chk@plt+0x123c0>
   16c30:	ldr	r3, [ip, #12]
   16c34:	ldr	r2, [r3, #20]
   16c38:	cmp	r2, #1
   16c3c:	beq	16cf4 <__printf_chk@plt+0x12554>
   16c40:	ldr	r2, [r3, #8]
   16c44:	cmp	r2, #0
   16c48:	beq	16c58 <__printf_chk@plt+0x124b8>
   16c4c:	ldr	r1, [r2, #20]
   16c50:	cmp	r1, #0
   16c54:	bne	16e74 <__printf_chk@plt+0x126d4>
   16c58:	ldr	r2, [r3, #12]
   16c5c:	cmp	r2, #0
   16c60:	beq	16be4 <__printf_chk@plt+0x12444>
   16c64:	ldr	r2, [r2, #20]
   16c68:	cmp	r2, #0
   16c6c:	beq	16be4 <__printf_chk@plt+0x12444>
   16c70:	ldr	r1, [ip, #20]
   16c74:	mov	r2, #0
   16c78:	str	r1, [r3, #20]
   16c7c:	str	r2, [ip, #20]
   16c80:	ldr	r3, [r3, #12]
   16c84:	cmp	r3, r2
   16c88:	strne	r2, [r3, #20]
   16c8c:	ldr	r3, [ip, #12]
   16c90:	ldr	r2, [r3, #8]
   16c94:	cmp	r2, #0
   16c98:	str	r2, [ip, #12]
   16c9c:	ldrne	r2, [r3, #8]
   16ca0:	strne	ip, [r2, #16]
   16ca4:	ldr	r2, [ip, #16]
   16ca8:	cmp	r2, #0
   16cac:	str	r2, [r3, #16]
   16cb0:	streq	r3, [r7]
   16cb4:	beq	16ccc <__printf_chk@plt+0x1252c>
   16cb8:	ldr	r2, [ip, #16]
   16cbc:	ldr	r1, [r2, #8]
   16cc0:	cmp	ip, r1
   16cc4:	streq	r3, [r2, #8]
   16cc8:	strne	r3, [r2, #12]
   16ccc:	str	ip, [r3, #8]
   16cd0:	str	r3, [ip, #16]
   16cd4:	ldr	r4, [r7]
   16cd8:	cmp	r4, #0
   16cdc:	beq	16b54 <__printf_chk@plt+0x123b4>
   16ce0:	mov	r0, r6
   16ce4:	mov	r3, #0
   16ce8:	str	r3, [r4, #20]
   16cec:	pop	{r4, r5, r6, r7, r8, r9, sl}
   16cf0:	bx	lr
   16cf4:	str	r5, [r3, #20]
   16cf8:	ldr	r1, [ip, #12]
   16cfc:	str	r2, [ip, #20]
   16d00:	ldr	r3, [r1, #8]
   16d04:	cmp	r3, #0
   16d08:	str	r3, [ip, #12]
   16d0c:	ldrne	r3, [r1, #8]
   16d10:	strne	ip, [r3, #16]
   16d14:	ldr	r3, [ip, #16]
   16d18:	cmp	r3, #0
   16d1c:	str	r3, [r1, #16]
   16d20:	streq	r1, [r7]
   16d24:	beq	16d3c <__printf_chk@plt+0x1259c>
   16d28:	ldr	r3, [ip, #16]
   16d2c:	ldr	r2, [r3, #8]
   16d30:	cmp	ip, r2
   16d34:	streq	r1, [r3, #8]
   16d38:	strne	r1, [r3, #12]
   16d3c:	str	ip, [r1, #8]
   16d40:	str	r1, [ip, #16]
   16d44:	ldr	r3, [ip, #12]
   16d48:	b	16c40 <__printf_chk@plt+0x124a0>
   16d4c:	cmp	r2, #0
   16d50:	beq	16d60 <__printf_chk@plt+0x125c0>
   16d54:	ldr	r2, [r2, #20]
   16d58:	cmp	r2, #0
   16d5c:	bne	16dbc <__printf_chk@plt+0x1261c>
   16d60:	mov	r2, #0
   16d64:	str	r2, [r1, #20]
   16d68:	ldr	r2, [r3, #12]
   16d6c:	mov	r1, #1
   16d70:	str	r1, [r3, #20]
   16d74:	ldr	r1, [r2, #8]
   16d78:	cmp	r1, #0
   16d7c:	str	r1, [r3, #12]
   16d80:	ldrne	r1, [r2, #8]
   16d84:	strne	r3, [r1, #16]
   16d88:	ldr	r1, [r3, #16]
   16d8c:	cmp	r1, #0
   16d90:	str	r1, [r2, #16]
   16d94:	streq	r2, [r7]
   16d98:	beq	16db0 <__printf_chk@plt+0x12610>
   16d9c:	ldr	r1, [r3, #16]
   16da0:	ldr	r0, [r1, #8]
   16da4:	cmp	r3, r0
   16da8:	streq	r2, [r1, #8]
   16dac:	strne	r2, [r1, #12]
   16db0:	str	r3, [r2, #8]
   16db4:	str	r2, [r3, #16]
   16db8:	ldr	r3, [ip, #8]
   16dbc:	ldr	r1, [ip, #20]
   16dc0:	mov	r2, #0
   16dc4:	str	r1, [r3, #20]
   16dc8:	str	r2, [ip, #20]
   16dcc:	ldr	r3, [r3, #8]
   16dd0:	cmp	r3, r2
   16dd4:	strne	r2, [r3, #20]
   16dd8:	ldr	r3, [ip, #8]
   16ddc:	ldr	r2, [r3, #12]
   16de0:	cmp	r2, #0
   16de4:	str	r2, [ip, #8]
   16de8:	ldrne	r2, [r3, #12]
   16dec:	strne	ip, [r2, #16]
   16df0:	ldr	r2, [ip, #16]
   16df4:	cmp	r2, #0
   16df8:	str	r2, [r3, #16]
   16dfc:	streq	r3, [r7]
   16e00:	beq	16e18 <__printf_chk@plt+0x12678>
   16e04:	ldr	r2, [ip, #16]
   16e08:	ldr	r1, [r2, #8]
   16e0c:	cmp	ip, r1
   16e10:	streq	r3, [r2, #8]
   16e14:	strne	r3, [r2, #12]
   16e18:	str	ip, [r3, #12]
   16e1c:	str	r3, [ip, #16]
   16e20:	ldr	r4, [r7]
   16e24:	cmp	r4, #0
   16e28:	bne	16ce0 <__printf_chk@plt+0x12540>
   16e2c:	b	16b54 <__printf_chk@plt+0x123b4>
   16e30:	ldr	r4, [r1, #12]
   16e34:	ldr	ip, [r1, #16]
   16e38:	cmp	r4, #0
   16e3c:	ldr	r9, [r1, #20]
   16e40:	beq	16e48 <__printf_chk@plt+0x126a8>
   16e44:	str	ip, [r4, #16]
   16e48:	cmp	ip, #0
   16e4c:	streq	r4, [r7]
   16e50:	beq	16b44 <__printf_chk@plt+0x123a4>
   16e54:	ldr	r3, [ip, #8]
   16e58:	cmp	r3, r6
   16e5c:	streq	r4, [ip, #8]
   16e60:	strne	r4, [ip, #12]
   16e64:	b	16b44 <__printf_chk@plt+0x123a4>
   16e68:	ldr	ip, [r1, #16]
   16e6c:	ldr	r9, [r1, #20]
   16e70:	b	16e44 <__printf_chk@plt+0x126a4>
   16e74:	ldr	r1, [r3, #12]
   16e78:	cmp	r1, #0
   16e7c:	beq	16e8c <__printf_chk@plt+0x126ec>
   16e80:	ldr	r1, [r1, #20]
   16e84:	cmp	r1, #0
   16e88:	bne	16c70 <__printf_chk@plt+0x124d0>
   16e8c:	mov	r1, #0
   16e90:	str	r1, [r2, #20]
   16e94:	ldr	r2, [r3, #8]
   16e98:	mov	r1, #1
   16e9c:	str	r1, [r3, #20]
   16ea0:	ldr	r1, [r2, #12]
   16ea4:	cmp	r1, #0
   16ea8:	str	r1, [r3, #8]
   16eac:	ldrne	r1, [r2, #12]
   16eb0:	strne	r3, [r1, #16]
   16eb4:	ldr	r1, [r3, #16]
   16eb8:	cmp	r1, #0
   16ebc:	str	r1, [r2, #16]
   16ec0:	streq	r2, [r7]
   16ec4:	beq	16edc <__printf_chk@plt+0x1273c>
   16ec8:	ldr	r1, [r3, #16]
   16ecc:	ldr	r0, [r1, #8]
   16ed0:	cmp	r3, r0
   16ed4:	streq	r2, [r1, #8]
   16ed8:	strne	r2, [r1, #12]
   16edc:	str	r3, [r2, #12]
   16ee0:	str	r2, [r3, #16]
   16ee4:	ldr	r3, [ip, #12]
   16ee8:	b	16c70 <__printf_chk@plt+0x124d0>
   16eec:	ldr	r3, [pc, #160]	; 16f94 <__printf_chk@plt+0x127f4>
   16ef0:	ldr	ip, [pc, #160]	; 16f98 <__printf_chk@plt+0x127f8>
   16ef4:	add	r3, pc, r3
   16ef8:	push	{r4, r5, r6, r7, lr}
   16efc:	sub	sp, sp, #12
   16f00:	ldr	r4, [r3, ip]
   16f04:	mov	r6, r1
   16f08:	mov	r1, sp
   16f0c:	mov	r5, r2
   16f10:	ldr	r3, [r4]
   16f14:	str	r3, [sp, #4]
   16f18:	bl	102c4 <__printf_chk@plt+0xbb24>
   16f1c:	cmp	r0, #0
   16f20:	beq	16f3c <__printf_chk@plt+0x1279c>
   16f24:	ldr	r2, [sp, #4]
   16f28:	ldr	r3, [r4]
   16f2c:	cmp	r2, r3
   16f30:	bne	16f90 <__printf_chk@plt+0x127f0>
   16f34:	add	sp, sp, #12
   16f38:	pop	{r4, r5, r6, r7, pc}
   16f3c:	ldr	r0, [sp]
   16f40:	bl	e4c0 <__printf_chk@plt+0x9d20>
   16f44:	cmp	r0, #0
   16f48:	beq	16f5c <__printf_chk@plt+0x127bc>
   16f4c:	ldr	r0, [sp]
   16f50:	bl	10acc <__printf_chk@plt+0xc32c>
   16f54:	subs	r7, r0, #0
   16f58:	bne	16f80 <__printf_chk@plt+0x127e0>
   16f5c:	mov	r2, r5
   16f60:	mov	r1, r6
   16f64:	ldr	r0, [sp]
   16f68:	bl	f064 <__printf_chk@plt+0xa8c4>
   16f6c:	mov	r5, r0
   16f70:	ldr	r0, [sp]
   16f74:	bl	e818 <__printf_chk@plt+0xa078>
   16f78:	mov	r0, r5
   16f7c:	b	16f24 <__printf_chk@plt+0x12784>
   16f80:	ldr	r0, [sp]
   16f84:	bl	e818 <__printf_chk@plt+0xa078>
   16f88:	mov	r0, r7
   16f8c:	b	16f24 <__printf_chk@plt+0x12784>
   16f90:	bl	41b8 <__stack_chk_fail@plt>
   16f94:	andeq	pc, r5, r0, lsr #24
   16f98:	andeq	r0, r0, r8, lsl #9
   16f9c:	push	{r3, r4, r5, r6, r7, lr}
   16fa0:	mov	r7, r0
   16fa4:	mov	r0, r1
   16fa8:	mov	r5, r1
   16fac:	bl	1a600 <__printf_chk@plt+0x15e60>
   16fb0:	mov	r6, r0
   16fb4:	bl	4440 <malloc@plt>
   16fb8:	subs	r4, r0, #0
   16fbc:	beq	1700c <__printf_chk@plt+0x1286c>
   16fc0:	mov	r0, r5
   16fc4:	mov	r1, r4
   16fc8:	mov	r2, r6
   16fcc:	bl	1a614 <__printf_chk@plt+0x15e74>
   16fd0:	cmp	r0, #0
   16fd4:	bne	16ffc <__printf_chk@plt+0x1285c>
   16fd8:	mov	r2, r6
   16fdc:	mov	r1, r4
   16fe0:	mov	r0, r7
   16fe4:	bl	1582c <__printf_chk@plt+0x1108c>
   16fe8:	mov	r5, r0
   16fec:	mov	r0, r4
   16ff0:	bl	3bdc <free@plt>
   16ff4:	mov	r0, r5
   16ff8:	pop	{r3, r4, r5, r6, r7, pc}
   16ffc:	mov	r0, r4
   17000:	bl	3bdc <free@plt>
   17004:	mvn	r0, #0
   17008:	pop	{r3, r4, r5, r6, r7, pc}
   1700c:	mvn	r0, #1
   17010:	pop	{r3, r4, r5, r6, r7, pc}
   17014:	ldr	r3, [r0, #20]
   17018:	cmp	r3, #0
   1701c:	bne	17028 <__printf_chk@plt+0x12888>
   17020:	b	1703c <__printf_chk@plt+0x1289c>
   17024:	mov	r3, r2
   17028:	ldr	r2, [r3, #16]
   1702c:	cmp	r2, #0
   17030:	bne	17024 <__printf_chk@plt+0x12884>
   17034:	mov	r0, r3
   17038:	bx	lr
   1703c:	ldr	r3, [r0, #24]
   17040:	cmp	r3, #0
   17044:	beq	1706c <__printf_chk@plt+0x128cc>
   17048:	ldr	r2, [r3, #16]
   1704c:	cmp	r2, r0
   17050:	bne	1706c <__printf_chk@plt+0x128cc>
   17054:	b	17034 <__printf_chk@plt+0x12894>
   17058:	ldr	r2, [r3, #20]
   1705c:	cmp	r0, r2
   17060:	mov	r0, r3
   17064:	bne	17034 <__printf_chk@plt+0x12894>
   17068:	ldr	r3, [r3, #24]
   1706c:	cmp	r3, #0
   17070:	bne	17058 <__printf_chk@plt+0x128b8>
   17074:	b	17034 <__printf_chk@plt+0x12894>
   17078:	ldr	r3, [r0, #8]
   1707c:	cmp	r3, #0
   17080:	bne	1708c <__printf_chk@plt+0x128ec>
   17084:	b	170a0 <__printf_chk@plt+0x12900>
   17088:	mov	r3, r2
   1708c:	ldr	r2, [r3, #4]
   17090:	cmp	r2, #0
   17094:	bne	17088 <__printf_chk@plt+0x128e8>
   17098:	mov	r0, r3
   1709c:	bx	lr
   170a0:	ldr	r3, [r0, #12]
   170a4:	cmp	r3, #0
   170a8:	beq	170d0 <__printf_chk@plt+0x12930>
   170ac:	ldr	r2, [r3, #4]
   170b0:	cmp	r2, r0
   170b4:	bne	170d0 <__printf_chk@plt+0x12930>
   170b8:	b	17098 <__printf_chk@plt+0x128f8>
   170bc:	ldr	r2, [r3, #8]
   170c0:	cmp	r0, r2
   170c4:	mov	r0, r3
   170c8:	bne	17098 <__printf_chk@plt+0x128f8>
   170cc:	ldr	r3, [r3, #12]
   170d0:	cmp	r3, #0
   170d4:	bne	170bc <__printf_chk@plt+0x1291c>
   170d8:	b	17098 <__printf_chk@plt+0x128f8>
   170dc:	ldr	r3, [r0, #12]
   170e0:	cmp	r3, #0
   170e4:	bne	170f0 <__printf_chk@plt+0x12950>
   170e8:	b	17104 <__printf_chk@plt+0x12964>
   170ec:	mov	r3, r2
   170f0:	ldr	r2, [r3, #8]
   170f4:	cmp	r2, #0
   170f8:	bne	170ec <__printf_chk@plt+0x1294c>
   170fc:	mov	r0, r3
   17100:	bx	lr
   17104:	ldr	r3, [r0, #16]
   17108:	cmp	r3, #0
   1710c:	beq	17134 <__printf_chk@plt+0x12994>
   17110:	ldr	r2, [r3, #8]
   17114:	cmp	r2, r0
   17118:	bne	17134 <__printf_chk@plt+0x12994>
   1711c:	b	170fc <__printf_chk@plt+0x1295c>
   17120:	ldr	r2, [r3, #12]
   17124:	cmp	r0, r2
   17128:	mov	r0, r3
   1712c:	bne	170fc <__printf_chk@plt+0x1295c>
   17130:	ldr	r3, [r3, #16]
   17134:	cmp	r3, #0
   17138:	bne	17120 <__printf_chk@plt+0x12980>
   1713c:	b	170fc <__printf_chk@plt+0x1295c>
   17140:	push	{r3, r4, r5, r6, r7, lr}
   17144:	mov	r6, r3
   17148:	mov	r3, #0
   1714c:	str	r3, [r6]
   17150:	ldr	r4, [r0]
   17154:	mov	r7, r1
   17158:	mov	r5, r2
   1715c:	cmp	r4, r3
   17160:	bne	17184 <__printf_chk@plt+0x129e4>
   17164:	b	171a4 <__printf_chk@plt+0x12a04>
   17168:	mov	r1, r5
   1716c:	bl	eee8 <__printf_chk@plt+0xa748>
   17170:	cmp	r0, #0
   17174:	bne	17198 <__printf_chk@plt+0x129f8>
   17178:	ldr	r4, [r4, #12]
   1717c:	cmp	r4, #0
   17180:	beq	171a4 <__printf_chk@plt+0x12a04>
   17184:	cmp	r5, #0
   17188:	ldr	r0, [r4]
   1718c:	bne	17168 <__printf_chk@plt+0x129c8>
   17190:	cmp	r0, #0
   17194:	bne	17168 <__printf_chk@plt+0x129c8>
   17198:	str	r4, [r6]
   1719c:	mov	r0, #0
   171a0:	pop	{r3, r4, r5, r6, r7, pc}
   171a4:	ldr	r3, [sp, #24]
   171a8:	cmp	r3, #0
   171ac:	beq	1719c <__printf_chk@plt+0x129fc>
   171b0:	mov	r0, #1
   171b4:	mov	r1, #20
   171b8:	bl	4380 <calloc@plt>
   171bc:	subs	r4, r0, #0
   171c0:	beq	17224 <__printf_chk@plt+0x12a84>
   171c4:	cmp	r5, #0
   171c8:	streq	r5, [r4]
   171cc:	beq	171e4 <__printf_chk@plt+0x12a44>
   171d0:	mov	r0, r5
   171d4:	mov	r1, r4
   171d8:	bl	102c4 <__printf_chk@plt+0xbb24>
   171dc:	subs	r5, r0, #0
   171e0:	bne	17214 <__printf_chk@plt+0x12a74>
   171e4:	mov	r3, #0
   171e8:	str	r3, [r4, #4]
   171ec:	str	r3, [r4, #8]
   171f0:	mov	r0, r3
   171f4:	str	r3, [r4, #12]
   171f8:	add	r2, r4, #12
   171fc:	ldr	r3, [r7]
   17200:	str	r3, [r4, #16]
   17204:	str	r4, [r3]
   17208:	str	r2, [r7]
   1720c:	str	r4, [r6]
   17210:	pop	{r3, r4, r5, r6, r7, pc}
   17214:	mov	r0, r4
   17218:	bl	3bdc <free@plt>
   1721c:	mov	r0, r5
   17220:	pop	{r3, r4, r5, r6, r7, pc}
   17224:	mvn	r0, #1
   17228:	pop	{r3, r4, r5, r6, r7, pc}
   1722c:	ldr	r2, [pc, #268]	; 17340 <__printf_chk@plt+0x12ba0>
   17230:	mov	r3, #0
   17234:	push	{r4, r5, r6, r7, r8, lr}
   17238:	mov	r7, r1
   1723c:	ldr	r1, [pc, #256]	; 17344 <__printf_chk@plt+0x12ba4>
   17240:	add	r2, pc, r2
   17244:	ldr	r8, [r0]
   17248:	sub	sp, sp, #64	; 0x40
   1724c:	ldr	r4, [r7, #8]
   17250:	ldr	r5, [r2, r1]
   17254:	ldr	r6, [r8, #16]
   17258:	cmp	r4, r3
   1725c:	str	r3, [sp, #8]
   17260:	ldr	r2, [r5]
   17264:	str	r6, [sp, #4]
   17268:	str	r3, [sp, #12]
   1726c:	str	r2, [sp, #60]	; 0x3c
   17270:	str	r3, [sp, #16]
   17274:	str	r3, [sp, #20]
   17278:	beq	172a4 <__printf_chk@plt+0x12b04>
   1727c:	ldr	r1, [r4]
   17280:	mov	r0, r6
   17284:	bl	4590 <strcmp@plt>
   17288:	cmp	r0, #0
   1728c:	ldrlt	r4, [r4, #4]
   17290:	blt	1729c <__printf_chk@plt+0x12afc>
   17294:	beq	172cc <__printf_chk@plt+0x12b2c>
   17298:	ldr	r4, [r4, #8]
   1729c:	cmp	r4, #0
   172a0:	bne	1727c <__printf_chk@plt+0x12adc>
   172a4:	ldrd	r0, [r8, #8]
   172a8:	orrs	r3, r0, r1
   172ac:	bne	172d4 <__printf_chk@plt+0x12b34>
   172b0:	mov	r0, #0
   172b4:	ldr	r2, [sp, #60]	; 0x3c
   172b8:	ldr	r3, [r5]
   172bc:	cmp	r2, r3
   172c0:	bne	1733c <__printf_chk@plt+0x12b9c>
   172c4:	add	sp, sp, #64	; 0x40
   172c8:	pop	{r4, r5, r6, r7, r8, pc}
   172cc:	mvn	r0, #50	; 0x32
   172d0:	b	172b4 <__printf_chk@plt+0x12b14>
   172d4:	ldr	ip, [r7, #4]
   172d8:	mov	r3, #0
   172dc:	str	r3, [sp, #24]
   172e0:	cmp	ip, r3
   172e4:	str	r3, [sp, #28]
   172e8:	str	r3, [sp, #32]
   172ec:	str	r3, [sp, #36]	; 0x24
   172f0:	str	r3, [sp, #40]	; 0x28
   172f4:	str	r3, [sp, #44]	; 0x2c
   172f8:	str	r3, [sp, #48]	; 0x30
   172fc:	str	r3, [sp, #52]	; 0x34
   17300:	bne	17324 <__printf_chk@plt+0x12b84>
   17304:	b	172b0 <__printf_chk@plt+0x12b10>
   17308:	ldrd	r2, [ip, #8]
   1730c:	cmp	r1, r3
   17310:	cmpeq	r0, r2
   17314:	bls	172cc <__printf_chk@plt+0x12b2c>
   17318:	ldr	ip, [ip, #20]
   1731c:	cmp	ip, #0
   17320:	beq	172b0 <__printf_chk@plt+0x12b10>
   17324:	ldrd	r2, [ip]
   17328:	cmp	r1, r3
   1732c:	cmpeq	r0, r2
   17330:	bcs	17308 <__printf_chk@plt+0x12b68>
   17334:	ldr	ip, [ip, #16]
   17338:	b	1731c <__printf_chk@plt+0x12b7c>
   1733c:	bl	41b8 <__stack_chk_fail@plt>
   17340:	ldrdeq	pc, [r5], -r4
   17344:	andeq	r0, r0, r8, lsl #9
   17348:	push	{r3, r4, r5, lr}
   1734c:	mov	r4, r1
   17350:	cmp	r4, r3
   17354:	mov	r5, r3
   17358:	mov	r1, r2
   1735c:	beq	17388 <__printf_chk@plt+0x12be8>
   17360:	cmp	r4, r3
   17364:	movcc	r2, r4
   17368:	movcs	r2, r3
   1736c:	bl	4638 <memcmp@plt>
   17370:	cmp	r0, #0
   17374:	popne	{r3, r4, r5, pc}
   17378:	cmp	r4, r5
   1737c:	mvnls	r0, #0
   17380:	movhi	r0, #1
   17384:	pop	{r3, r4, r5, pc}
   17388:	mov	r2, r4
   1738c:	pop	{r3, r4, r5, lr}
   17390:	b	4638 <memcmp@plt>
   17394:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17398:	mov	r6, r0
   1739c:	mov	r7, r1
   173a0:	mov	r0, #1
   173a4:	mov	r1, #24
   173a8:	mov	r8, r2
   173ac:	bl	4380 <calloc@plt>
   173b0:	subs	r5, r0, #0
   173b4:	beq	17650 <__printf_chk@plt+0x12eb0>
   173b8:	stm	r5, {r7, r8}
   173bc:	ldr	r4, [r6]
   173c0:	cmp	r4, #0
   173c4:	bne	173d0 <__printf_chk@plt+0x12c30>
   173c8:	b	17634 <__printf_chk@plt+0x12e94>
   173cc:	mov	r4, r3
   173d0:	ldm	r4, {r2, r3}
   173d4:	mov	r0, r7
   173d8:	mov	r1, r8
   173dc:	bl	17348 <__printf_chk@plt+0x12ba8>
   173e0:	subs	r9, r0, #0
   173e4:	ldrlt	r3, [r4, #8]
   173e8:	blt	173f4 <__printf_chk@plt+0x12c54>
   173ec:	beq	175c0 <__printf_chk@plt+0x12e20>
   173f0:	ldr	r3, [r4, #12]
   173f4:	cmp	r3, #0
   173f8:	bne	173cc <__printf_chk@plt+0x12c2c>
   173fc:	cmp	r9, #0
   17400:	str	r4, [r5, #16]
   17404:	str	r3, [r5, #12]
   17408:	mov	r2, #1
   1740c:	str	r3, [r5, #8]
   17410:	str	r2, [r5, #20]
   17414:	strge	r5, [r4, #12]
   17418:	strlt	r5, [r4, #8]
   1741c:	mov	ip, #0
   17420:	mov	r4, #1
   17424:	ldr	r2, [r5, #16]
   17428:	cmp	r2, #0
   1742c:	beq	174c8 <__printf_chk@plt+0x12d28>
   17430:	ldr	r3, [r2, #20]
   17434:	cmp	r3, #1
   17438:	bne	174c8 <__printf_chk@plt+0x12d28>
   1743c:	ldr	r3, [r2, #16]
   17440:	ldr	r1, [r3, #8]
   17444:	cmp	r2, r1
   17448:	beq	174f0 <__printf_chk@plt+0x12d50>
   1744c:	cmp	r1, #0
   17450:	beq	17460 <__printf_chk@plt+0x12cc0>
   17454:	ldr	r0, [r1, #20]
   17458:	cmp	r0, #1
   1745c:	beq	174dc <__printf_chk@plt+0x12d3c>
   17460:	ldr	r1, [r2, #8]
   17464:	cmp	r5, r1
   17468:	beq	17568 <__printf_chk@plt+0x12dc8>
   1746c:	str	ip, [r2, #20]
   17470:	ldr	r2, [r3, #12]
   17474:	str	r4, [r3, #20]
   17478:	ldr	r1, [r2, #8]
   1747c:	cmp	r1, #0
   17480:	str	r1, [r3, #12]
   17484:	ldrne	r1, [r2, #8]
   17488:	strne	r3, [r1, #16]
   1748c:	ldr	r1, [r3, #16]
   17490:	cmp	r1, #0
   17494:	str	r1, [r2, #16]
   17498:	streq	r2, [r6]
   1749c:	beq	174b4 <__printf_chk@plt+0x12d14>
   174a0:	ldr	r1, [r3, #16]
   174a4:	ldr	r0, [r1, #8]
   174a8:	cmp	r3, r0
   174ac:	streq	r2, [r1, #8]
   174b0:	strne	r2, [r1, #12]
   174b4:	str	r3, [r2, #8]
   174b8:	str	r2, [r3, #16]
   174bc:	ldr	r2, [r5, #16]
   174c0:	cmp	r2, #0
   174c4:	bne	17430 <__printf_chk@plt+0x12c90>
   174c8:	ldr	r2, [r6]
   174cc:	mov	r3, #0
   174d0:	mov	r0, r3
   174d4:	str	r3, [r2, #20]
   174d8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   174dc:	str	ip, [r1, #20]
   174e0:	mov	r5, r3
   174e4:	str	ip, [r2, #20]
   174e8:	str	r0, [r3, #20]
   174ec:	b	17424 <__printf_chk@plt+0x12c84>
   174f0:	ldr	r1, [r3, #12]
   174f4:	cmp	r1, #0
   174f8:	beq	17508 <__printf_chk@plt+0x12d68>
   174fc:	ldr	r0, [r1, #20]
   17500:	cmp	r0, #1
   17504:	beq	174dc <__printf_chk@plt+0x12d3c>
   17508:	ldr	r1, [r2, #12]
   1750c:	cmp	r1, r5
   17510:	beq	175e0 <__printf_chk@plt+0x12e40>
   17514:	str	ip, [r2, #20]
   17518:	ldr	r2, [r3, #8]
   1751c:	str	r4, [r3, #20]
   17520:	ldr	r1, [r2, #12]
   17524:	cmp	r1, #0
   17528:	str	r1, [r3, #8]
   1752c:	ldrne	r1, [r2, #12]
   17530:	strne	r3, [r1, #16]
   17534:	ldr	r1, [r3, #16]
   17538:	cmp	r1, #0
   1753c:	str	r1, [r2, #16]
   17540:	streq	r2, [r6]
   17544:	beq	1755c <__printf_chk@plt+0x12dbc>
   17548:	ldr	r1, [r3, #16]
   1754c:	ldr	r0, [r1, #8]
   17550:	cmp	r3, r0
   17554:	streq	r2, [r1, #8]
   17558:	strne	r2, [r1, #12]
   1755c:	str	r3, [r2, #12]
   17560:	str	r2, [r3, #16]
   17564:	b	17424 <__printf_chk@plt+0x12c84>
   17568:	ldr	r1, [r5, #12]
   1756c:	cmp	r1, #0
   17570:	str	r1, [r2, #8]
   17574:	beq	175d8 <__printf_chk@plt+0x12e38>
   17578:	ldr	r1, [r5, #12]
   1757c:	str	r2, [r1, #16]
   17580:	ldr	r1, [r2, #16]
   17584:	cmp	r1, #0
   17588:	str	r1, [r5, #16]
   1758c:	streq	r5, [r6]
   17590:	beq	175a8 <__printf_chk@plt+0x12e08>
   17594:	ldr	r1, [r2, #16]
   17598:	ldr	r0, [r1, #8]
   1759c:	cmp	r2, r0
   175a0:	streq	r5, [r1, #8]
   175a4:	strne	r5, [r1, #12]
   175a8:	mov	r1, r5
   175ac:	str	r2, [r5, #12]
   175b0:	str	r5, [r2, #16]
   175b4:	mov	r5, r2
   175b8:	mov	r2, r1
   175bc:	b	1746c <__printf_chk@plt+0x12ccc>
   175c0:	mov	r0, r7
   175c4:	bl	3bdc <free@plt>
   175c8:	mov	r0, r5
   175cc:	bl	3bdc <free@plt>
   175d0:	mov	r0, r9
   175d4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   175d8:	str	r3, [r5, #16]
   175dc:	b	17594 <__printf_chk@plt+0x12df4>
   175e0:	ldr	r0, [r5, #8]
   175e4:	cmp	r0, #0
   175e8:	str	r0, [r2, #12]
   175ec:	beq	17658 <__printf_chk@plt+0x12eb8>
   175f0:	ldr	r0, [r5, #8]
   175f4:	str	r2, [r0, #16]
   175f8:	ldr	r0, [r2, #16]
   175fc:	cmp	r0, #0
   17600:	str	r0, [r5, #16]
   17604:	streq	r5, [r6]
   17608:	beq	17620 <__printf_chk@plt+0x12e80>
   1760c:	ldr	r0, [r2, #16]
   17610:	ldr	r5, [r0, #8]
   17614:	cmp	r2, r5
   17618:	streq	r1, [r0, #8]
   1761c:	strne	r1, [r0, #12]
   17620:	str	r2, [r1, #8]
   17624:	mov	r5, r2
   17628:	str	r1, [r2, #16]
   1762c:	mov	r2, r1
   17630:	b	17514 <__printf_chk@plt+0x12d74>
   17634:	str	r4, [r5, #16]
   17638:	mov	r3, #1
   1763c:	str	r4, [r5, #12]
   17640:	str	r4, [r5, #8]
   17644:	str	r3, [r5, #20]
   17648:	str	r5, [r6]
   1764c:	b	1741c <__printf_chk@plt+0x12c7c>
   17650:	mvn	r0, #1
   17654:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   17658:	str	r3, [r5, #16]
   1765c:	b	1760c <__printf_chk@plt+0x12e6c>
   17660:	push	{r4, r5, r6, lr}
   17664:	ldr	r4, [r0]
   17668:	cmp	r4, #0
   1766c:	beq	176a4 <__printf_chk@plt+0x12f04>
   17670:	ldr	r6, [r1]
   17674:	ldr	r5, [r1, #4]
   17678:	ldm	r4, {r2, r3}
   1767c:	mov	r0, r6
   17680:	mov	r1, r5
   17684:	bl	17348 <__printf_chk@plt+0x12ba8>
   17688:	cmp	r0, #0
   1768c:	ldrlt	r4, [r4, #8]
   17690:	blt	1769c <__printf_chk@plt+0x12efc>
   17694:	beq	176a4 <__printf_chk@plt+0x12f04>
   17698:	ldr	r4, [r4, #12]
   1769c:	cmp	r4, #0
   176a0:	bne	17678 <__printf_chk@plt+0x12ed8>
   176a4:	mov	r0, r4
   176a8:	pop	{r4, r5, r6, pc}
   176ac:	ldr	ip, [pc, #404]	; 17848 <__printf_chk@plt+0x130a8>
   176b0:	ldr	r3, [pc, #404]	; 1784c <__printf_chk@plt+0x130ac>
   176b4:	add	ip, pc, ip
   176b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   176bc:	sub	sp, sp, #40	; 0x28
   176c0:	ldr	r4, [ip, r3]
   176c4:	add	r5, sp, #12
   176c8:	add	r6, sp, #16
   176cc:	mov	r7, r1
   176d0:	mov	r9, r0
   176d4:	mov	r2, r5
   176d8:	ldr	lr, [r4]
   176dc:	mov	r0, r1
   176e0:	mov	r3, r6
   176e4:	mov	r1, #2
   176e8:	mov	ip, #0
   176ec:	str	ip, [sp, #12]
   176f0:	str	ip, [sp, #16]
   176f4:	add	sl, sp, #32
   176f8:	str	ip, [sp, #20]
   176fc:	str	lr, [sp, #36]	; 0x24
   17700:	str	ip, [sp, #24]
   17704:	str	ip, [sp, #28]
   17708:	str	ip, [sp, #32]
   1770c:	bl	f074 <__printf_chk@plt+0xa8d4>
   17710:	cmp	r0, #0
   17714:	beq	17730 <__printf_chk@plt+0x12f90>
   17718:	ldr	r2, [sp, #36]	; 0x24
   1771c:	ldr	r3, [r4]
   17720:	cmp	r2, r3
   17724:	bne	17844 <__printf_chk@plt+0x130a4>
   17728:	add	sp, sp, #40	; 0x28
   1772c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17730:	mov	r1, r5
   17734:	add	r0, r9, #32
   17738:	bl	17660 <__printf_chk@plt+0x12ec0>
   1773c:	mov	r8, r0
   17740:	ldr	r0, [sp, #12]
   17744:	bl	3bdc <free@plt>
   17748:	cmp	r8, #0
   1774c:	bne	177b8 <__printf_chk@plt+0x13018>
   17750:	str	r8, [r5]
   17754:	mov	r2, r6
   17758:	str	r8, [r6]
   1775c:	mov	r0, r7
   17760:	mov	r1, r5
   17764:	str	r8, [sp, #20]
   17768:	str	r8, [sp, #24]
   1776c:	str	r8, [sp, #28]
   17770:	str	r8, [sl]
   17774:	bl	16eec <__printf_chk@plt+0x1274c>
   17778:	cmp	r0, #0
   1777c:	bne	17718 <__printf_chk@plt+0x12f78>
   17780:	mov	r1, r5
   17784:	add	r0, r9, #28
   17788:	bl	17660 <__printf_chk@plt+0x12ec0>
   1778c:	mov	r5, r0
   17790:	ldr	r0, [sp, #12]
   17794:	bl	3bdc <free@plt>
   17798:	cmp	r5, #0
   1779c:	bne	177b8 <__printf_chk@plt+0x13018>
   177a0:	mov	r0, r7
   177a4:	bl	e4c0 <__printf_chk@plt+0x9d20>
   177a8:	cmp	r0, #0
   177ac:	bne	177c0 <__printf_chk@plt+0x13020>
   177b0:	mov	r0, #0
   177b4:	b	17718 <__printf_chk@plt+0x12f78>
   177b8:	mvn	r0, #50	; 0x32
   177bc:	b	17718 <__printf_chk@plt+0x12f78>
   177c0:	ldr	r3, [r7, #32]
   177c4:	add	r6, r9, #36	; 0x24
   177c8:	add	r8, sp, #8
   177cc:	add	r9, r9, #40	; 0x28
   177d0:	mov	r0, r6
   177d4:	ldr	r2, [r3, #56]	; 0x38
   177d8:	mov	r1, r9
   177dc:	str	r5, [sp]
   177e0:	mov	r3, r8
   177e4:	bl	17140 <__printf_chk@plt+0x129a0>
   177e8:	cmp	r0, #0
   177ec:	bne	17718 <__printf_chk@plt+0x12f78>
   177f0:	ldr	r1, [sp, #8]
   177f4:	cmp	r1, #0
   177f8:	beq	1780c <__printf_chk@plt+0x1306c>
   177fc:	add	r0, r7, #32
   17800:	bl	1722c <__printf_chk@plt+0x12a8c>
   17804:	cmp	r0, #0
   17808:	bne	17718 <__printf_chk@plt+0x12f78>
   1780c:	mov	r2, #0
   17810:	mov	r0, r6
   17814:	mov	r1, r9
   17818:	mov	r3, r8
   1781c:	str	r2, [sp]
   17820:	bl	17140 <__printf_chk@plt+0x129a0>
   17824:	cmp	r0, #0
   17828:	bne	17718 <__printf_chk@plt+0x12f78>
   1782c:	ldr	r1, [sp, #8]
   17830:	cmp	r1, #0
   17834:	beq	177b0 <__printf_chk@plt+0x13010>
   17838:	add	r0, r7, #32
   1783c:	bl	1722c <__printf_chk@plt+0x12a8c>
   17840:	b	17718 <__printf_chk@plt+0x12f78>
   17844:	bl	41b8 <__stack_chk_fail@plt>
   17848:	andeq	pc, r5, r0, ror #8
   1784c:	andeq	r0, r0, r8, lsl #9
   17850:	push	{r3, lr}
   17854:	mov	r0, #1
   17858:	mov	r1, #48	; 0x30
   1785c:	bl	4380 <calloc@plt>
   17860:	cmp	r0, #0
   17864:	popeq	{r3, pc}
   17868:	mov	r3, r0
   1786c:	mov	r2, #0
   17870:	str	r2, [r0, #28]
   17874:	str	r2, [r0, #32]
   17878:	str	r2, [r3, #36]!	; 0x24
   1787c:	str	r3, [r0, #40]	; 0x28
   17880:	pop	{r3, pc}
   17884:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17888:	cmp	r0, #0
   1788c:	sub	sp, sp, #12
   17890:	str	r0, [sp, #4]
   17894:	beq	17ea0 <__printf_chk@plt+0x13700>
   17898:	ldr	r0, [r0, #24]
   1789c:	bl	3bdc <free@plt>
   178a0:	ldr	fp, [sp, #4]
   178a4:	ldr	r4, [fp, #28]
   178a8:	cmp	r4, #0
   178ac:	bne	178b8 <__printf_chk@plt+0x13118>
   178b0:	b	17900 <__printf_chk@plt+0x13160>
   178b4:	mov	r4, r3
   178b8:	ldr	r3, [r4, #8]
   178bc:	cmp	r3, #0
   178c0:	bne	178b4 <__printf_chk@plt+0x13114>
   178c4:	ldr	fp, [sp, #4]
   178c8:	add	r6, fp, #28
   178cc:	mov	r0, r4
   178d0:	bl	170dc <__printf_chk@plt+0x1293c>
   178d4:	mov	r1, r4
   178d8:	mov	r5, r0
   178dc:	mov	r0, r6
   178e0:	bl	16a74 <__printf_chk@plt+0x122d4>
   178e4:	ldr	r0, [r4]
   178e8:	bl	3bdc <free@plt>
   178ec:	mov	r0, r4
   178f0:	bl	3bdc <free@plt>
   178f4:	cmp	r5, #0
   178f8:	mov	r4, r5
   178fc:	bne	178cc <__printf_chk@plt+0x1312c>
   17900:	ldr	fp, [sp, #4]
   17904:	ldr	r4, [fp, #32]
   17908:	cmp	r4, #0
   1790c:	bne	17918 <__printf_chk@plt+0x13178>
   17910:	b	17960 <__printf_chk@plt+0x131c0>
   17914:	mov	r4, r3
   17918:	ldr	r3, [r4, #8]
   1791c:	cmp	r3, #0
   17920:	bne	17914 <__printf_chk@plt+0x13174>
   17924:	ldr	fp, [sp, #4]
   17928:	add	r6, fp, #32
   1792c:	mov	r0, r4
   17930:	bl	170dc <__printf_chk@plt+0x1293c>
   17934:	mov	r1, r4
   17938:	mov	r5, r0
   1793c:	mov	r0, r6
   17940:	bl	16a74 <__printf_chk@plt+0x122d4>
   17944:	ldr	r0, [r4]
   17948:	bl	3bdc <free@plt>
   1794c:	mov	r0, r4
   17950:	bl	3bdc <free@plt>
   17954:	cmp	r5, #0
   17958:	mov	r4, r5
   1795c:	bne	1792c <__printf_chk@plt+0x1318c>
   17960:	ldr	fp, [sp, #4]
   17964:	ldr	r6, [fp, #36]	; 0x24
   17968:	cmp	r6, #0
   1796c:	movne	r7, #1
   17970:	beq	17ea0 <__printf_chk@plt+0x13700>
   17974:	ldr	sl, [r6, #12]
   17978:	cmp	sl, #0
   1797c:	beq	17e1c <__printf_chk@plt+0x1367c>
   17980:	ldr	r3, [r6, #16]
   17984:	str	r3, [sl, #16]
   17988:	ldr	r3, [r6, #16]
   1798c:	ldr	r2, [r6, #12]
   17990:	str	r2, [r3]
   17994:	ldr	r4, [r6, #4]
   17998:	cmp	r4, #0
   1799c:	bne	179a8 <__printf_chk@plt+0x13208>
   179a0:	b	179e4 <__printf_chk@plt+0x13244>
   179a4:	mov	r4, r3
   179a8:	ldr	r3, [r4, #16]
   179ac:	cmp	r3, #0
   179b0:	bne	179a4 <__printf_chk@plt+0x13204>
   179b4:	add	r8, r6, #4
   179b8:	mov	r0, r4
   179bc:	bl	17014 <__printf_chk@plt+0x12874>
   179c0:	mov	r1, r4
   179c4:	mov	r5, r0
   179c8:	mov	r0, r8
   179cc:	bl	165fc <__printf_chk@plt+0x11e5c>
   179d0:	mov	r0, r4
   179d4:	bl	3bdc <free@plt>
   179d8:	cmp	r5, #0
   179dc:	mov	r4, r5
   179e0:	bne	179b8 <__printf_chk@plt+0x13218>
   179e4:	ldr	r5, [r6, #8]
   179e8:	cmp	r5, #0
   179ec:	bne	179f8 <__printf_chk@plt+0x13258>
   179f0:	b	17dfc <__printf_chk@plt+0x1365c>
   179f4:	mov	r5, r4
   179f8:	ldr	r4, [r5, #4]
   179fc:	cmp	r4, #0
   17a00:	bne	179f4 <__printf_chk@plt+0x13254>
   17a04:	mov	r0, r5
   17a08:	bl	17078 <__printf_chk@plt+0x128d8>
   17a0c:	cmp	r4, #0
   17a10:	mov	r8, r0
   17a14:	beq	17db8 <__printf_chk@plt+0x13618>
   17a18:	ldr	lr, [r5, #8]
   17a1c:	cmp	lr, #0
   17a20:	bne	17a2c <__printf_chk@plt+0x1328c>
   17a24:	b	17df0 <__printf_chk@plt+0x13650>
   17a28:	mov	lr, r3
   17a2c:	ldr	r3, [lr, #4]
   17a30:	cmp	r3, #0
   17a34:	bne	17a28 <__printf_chk@plt+0x13288>
   17a38:	ldr	r4, [lr, #8]
   17a3c:	ldr	ip, [lr, #12]
   17a40:	cmp	r4, #0
   17a44:	ldr	r9, [lr, #16]
   17a48:	strne	ip, [r4, #12]
   17a4c:	cmp	ip, #0
   17a50:	streq	r4, [r6, #8]
   17a54:	beq	17a68 <__printf_chk@plt+0x132c8>
   17a58:	ldr	r3, [ip, #4]
   17a5c:	cmp	lr, r3
   17a60:	streq	r4, [ip, #4]
   17a64:	strne	r4, [ip, #8]
   17a68:	ldmib	r5, {r0, r1, r2, r3}
   17a6c:	ldr	fp, [lr, #12]
   17a70:	cmp	r5, fp
   17a74:	stmib	lr, {r0, r1, r2, r3}
   17a78:	moveq	ip, lr
   17a7c:	ldr	r3, [r5, #12]
   17a80:	cmp	r3, #0
   17a84:	streq	lr, [r6, #8]
   17a88:	beq	17a9c <__printf_chk@plt+0x132fc>
   17a8c:	ldr	r2, [r3, #4]
   17a90:	cmp	r5, r2
   17a94:	streq	lr, [r3, #4]
   17a98:	strne	lr, [r3, #8]
   17a9c:	ldr	r3, [r5, #4]
   17aa0:	str	lr, [r3, #12]
   17aa4:	ldr	r3, [r5, #8]
   17aa8:	cmp	r3, #0
   17aac:	strne	lr, [r3, #12]
   17ab0:	cmp	ip, #0
   17ab4:	beq	17ac8 <__printf_chk@plt+0x13328>
   17ab8:	mov	r3, ip
   17abc:	ldr	r3, [r3, #12]
   17ac0:	cmp	r3, #0
   17ac4:	bne	17abc <__printf_chk@plt+0x1331c>
   17ac8:	cmp	r9, #0
   17acc:	beq	17b8c <__printf_chk@plt+0x133ec>
   17ad0:	ldr	r0, [r5]
   17ad4:	bl	3bdc <free@plt>
   17ad8:	mov	r0, r5
   17adc:	bl	3bdc <free@plt>
   17ae0:	cmp	r8, #0
   17ae4:	beq	17dfc <__printf_chk@plt+0x1365c>
   17ae8:	ldr	r4, [r8, #4]
   17aec:	mov	r5, r8
   17af0:	b	17a04 <__printf_chk@plt+0x13264>
   17af4:	mov	fp, #0
   17af8:	str	fp, [r3, #16]
   17afc:	ldr	r1, [ip, #4]
   17b00:	str	r2, [ip, #16]
   17b04:	ldr	r3, [r1, #8]
   17b08:	cmp	r3, fp
   17b0c:	str	r3, [ip, #4]
   17b10:	ldrne	r3, [r1, #8]
   17b14:	strne	ip, [r3, #12]
   17b18:	ldr	r3, [ip, #12]
   17b1c:	cmp	r3, #0
   17b20:	str	r3, [r1, #12]
   17b24:	streq	r1, [r6, #8]
   17b28:	beq	17b40 <__printf_chk@plt+0x133a0>
   17b2c:	ldr	r3, [ip, #12]
   17b30:	ldr	r2, [r3, #4]
   17b34:	cmp	ip, r2
   17b38:	streq	r1, [r3, #4]
   17b3c:	strne	r1, [r3, #8]
   17b40:	str	ip, [r1, #8]
   17b44:	ldr	r3, [ip, #4]
   17b48:	str	r1, [ip, #12]
   17b4c:	ldr	r2, [r3, #4]
   17b50:	cmp	r2, #0
   17b54:	beq	17b64 <__printf_chk@plt+0x133c4>
   17b58:	ldr	r1, [r2, #16]
   17b5c:	cmp	r1, #0
   17b60:	bne	17d4c <__printf_chk@plt+0x135ac>
   17b64:	ldr	r1, [r3, #8]
   17b68:	cmp	r1, #0
   17b6c:	beq	17b7c <__printf_chk@plt+0x133dc>
   17b70:	ldr	r0, [r1, #16]
   17b74:	cmp	r0, #0
   17b78:	bne	17ce0 <__printf_chk@plt+0x13540>
   17b7c:	str	r7, [r3, #16]
   17b80:	mov	r4, ip
   17b84:	ldr	r3, [ip, #12]
   17b88:	mov	ip, r3
   17b8c:	cmp	r4, #0
   17b90:	beq	17ba0 <__printf_chk@plt+0x13400>
   17b94:	ldr	r3, [r4, #16]
   17b98:	cmp	r3, #0
   17b9c:	bne	17c78 <__printf_chk@plt+0x134d8>
   17ba0:	ldr	r3, [r6, #8]
   17ba4:	cmp	r4, r3
   17ba8:	beq	17c70 <__printf_chk@plt+0x134d0>
   17bac:	ldr	r3, [ip, #4]
   17bb0:	cmp	r3, r4
   17bb4:	beq	17bc8 <__printf_chk@plt+0x13428>
   17bb8:	ldr	r2, [r3, #16]
   17bbc:	cmp	r2, #1
   17bc0:	bne	17b4c <__printf_chk@plt+0x133ac>
   17bc4:	b	17af4 <__printf_chk@plt+0x13354>
   17bc8:	ldr	r3, [ip, #8]
   17bcc:	ldr	r2, [r3, #16]
   17bd0:	cmp	r2, #1
   17bd4:	beq	17c84 <__printf_chk@plt+0x134e4>
   17bd8:	ldr	r2, [r3, #4]
   17bdc:	cmp	r2, #0
   17be0:	beq	17bf0 <__printf_chk@plt+0x13450>
   17be4:	ldr	r1, [r2, #16]
   17be8:	cmp	r1, #0
   17bec:	bne	17e2c <__printf_chk@plt+0x1368c>
   17bf0:	ldr	r2, [r3, #8]
   17bf4:	cmp	r2, #0
   17bf8:	beq	17b7c <__printf_chk@plt+0x133dc>
   17bfc:	ldr	r2, [r2, #16]
   17c00:	cmp	r2, #0
   17c04:	beq	17b7c <__printf_chk@plt+0x133dc>
   17c08:	ldr	r2, [ip, #16]
   17c0c:	mov	r1, #0
   17c10:	str	r2, [r3, #16]
   17c14:	str	r1, [ip, #16]
   17c18:	ldr	r3, [r3, #8]
   17c1c:	cmp	r3, r1
   17c20:	strne	r1, [r3, #16]
   17c24:	ldr	r3, [ip, #8]
   17c28:	ldr	r2, [r3, #4]
   17c2c:	cmp	r2, #0
   17c30:	str	r2, [ip, #8]
   17c34:	ldrne	r2, [r3, #4]
   17c38:	strne	ip, [r2, #12]
   17c3c:	ldr	r2, [ip, #12]
   17c40:	cmp	r2, #0
   17c44:	str	r2, [r3, #12]
   17c48:	streq	r3, [r6, #8]
   17c4c:	beq	17c64 <__printf_chk@plt+0x134c4>
   17c50:	ldr	r2, [ip, #12]
   17c54:	ldr	r1, [r2, #4]
   17c58:	cmp	ip, r1
   17c5c:	streq	r3, [r2, #4]
   17c60:	strne	r3, [r2, #8]
   17c64:	str	ip, [r3, #4]
   17c68:	str	r3, [ip, #12]
   17c6c:	ldr	r4, [r6, #8]
   17c70:	cmp	r4, #0
   17c74:	beq	17ad0 <__printf_chk@plt+0x13330>
   17c78:	mov	r1, #0
   17c7c:	str	r1, [r4, #16]
   17c80:	b	17ad0 <__printf_chk@plt+0x13330>
   17c84:	mov	r1, #0
   17c88:	str	r1, [r3, #16]
   17c8c:	ldr	r1, [ip, #8]
   17c90:	str	r2, [ip, #16]
   17c94:	ldr	r3, [r1, #4]
   17c98:	cmp	r3, #0
   17c9c:	str	r3, [ip, #8]
   17ca0:	ldrne	r3, [r1, #4]
   17ca4:	strne	ip, [r3, #12]
   17ca8:	ldr	r3, [ip, #12]
   17cac:	cmp	r3, #0
   17cb0:	str	r3, [r1, #12]
   17cb4:	streq	r1, [r6, #8]
   17cb8:	beq	17cd0 <__printf_chk@plt+0x13530>
   17cbc:	ldr	r3, [ip, #12]
   17cc0:	ldr	r2, [r3, #4]
   17cc4:	cmp	ip, r2
   17cc8:	streq	r1, [r3, #4]
   17ccc:	strne	r1, [r3, #8]
   17cd0:	str	ip, [r1, #4]
   17cd4:	str	r1, [ip, #12]
   17cd8:	ldr	r3, [ip, #8]
   17cdc:	b	17bd8 <__printf_chk@plt+0x13438>
   17ce0:	cmp	r2, #0
   17ce4:	beq	17cf4 <__printf_chk@plt+0x13554>
   17ce8:	ldr	r2, [r2, #16]
   17cec:	cmp	r2, #0
   17cf0:	bne	17d4c <__printf_chk@plt+0x135ac>
   17cf4:	mov	r2, #0
   17cf8:	str	r2, [r1, #16]
   17cfc:	ldr	r2, [r3, #8]
   17d00:	str	r7, [r3, #16]
   17d04:	ldr	r1, [r2, #4]
   17d08:	cmp	r1, #0
   17d0c:	str	r1, [r3, #8]
   17d10:	ldrne	r1, [r2, #4]
   17d14:	strne	r3, [r1, #12]
   17d18:	ldr	r1, [r3, #12]
   17d1c:	cmp	r1, #0
   17d20:	str	r1, [r2, #12]
   17d24:	streq	r2, [r6, #8]
   17d28:	beq	17d40 <__printf_chk@plt+0x135a0>
   17d2c:	ldr	r1, [r3, #12]
   17d30:	ldr	r0, [r1, #4]
   17d34:	cmp	r3, r0
   17d38:	streq	r2, [r1, #4]
   17d3c:	strne	r2, [r1, #8]
   17d40:	str	r3, [r2, #4]
   17d44:	str	r2, [r3, #12]
   17d48:	ldr	r3, [ip, #4]
   17d4c:	ldr	r2, [ip, #16]
   17d50:	mov	fp, #0
   17d54:	str	r2, [r3, #16]
   17d58:	str	fp, [ip, #16]
   17d5c:	ldr	r3, [r3, #4]
   17d60:	cmp	r3, fp
   17d64:	strne	fp, [r3, #16]
   17d68:	ldr	r3, [ip, #4]
   17d6c:	ldr	r2, [r3, #8]
   17d70:	cmp	r2, #0
   17d74:	str	r2, [ip, #4]
   17d78:	ldrne	r2, [r3, #8]
   17d7c:	strne	ip, [r2, #12]
   17d80:	ldr	r2, [ip, #12]
   17d84:	cmp	r2, #0
   17d88:	str	r2, [r3, #12]
   17d8c:	streq	r3, [r6, #8]
   17d90:	beq	17da8 <__printf_chk@plt+0x13608>
   17d94:	ldr	r2, [ip, #12]
   17d98:	ldr	r1, [r2, #4]
   17d9c:	cmp	ip, r1
   17da0:	streq	r3, [r2, #4]
   17da4:	strne	r3, [r2, #8]
   17da8:	str	ip, [r3, #8]
   17dac:	str	r3, [ip, #12]
   17db0:	ldr	r4, [r6, #8]
   17db4:	b	17c70 <__printf_chk@plt+0x134d0>
   17db8:	ldr	r4, [r5, #8]
   17dbc:	ldr	ip, [r5, #12]
   17dc0:	cmp	r4, #0
   17dc4:	ldr	r9, [r5, #16]
   17dc8:	beq	17dd0 <__printf_chk@plt+0x13630>
   17dcc:	str	ip, [r4, #12]
   17dd0:	cmp	ip, #0
   17dd4:	streq	r4, [r6, #8]
   17dd8:	beq	17ac8 <__printf_chk@plt+0x13328>
   17ddc:	ldr	r3, [ip, #4]
   17de0:	cmp	r5, r3
   17de4:	streq	r4, [ip, #4]
   17de8:	strne	r4, [ip, #8]
   17dec:	b	17ac8 <__printf_chk@plt+0x13328>
   17df0:	ldr	ip, [r5, #12]
   17df4:	ldr	r9, [r5, #16]
   17df8:	b	17dcc <__printf_chk@plt+0x1362c>
   17dfc:	ldr	r0, [r6]
   17e00:	bl	e818 <__printf_chk@plt+0xa078>
   17e04:	cmp	sl, #0
   17e08:	beq	17ea0 <__printf_chk@plt+0x13700>
   17e0c:	mov	r6, sl
   17e10:	ldr	sl, [r6, #12]
   17e14:	cmp	sl, #0
   17e18:	bne	17980 <__printf_chk@plt+0x131e0>
   17e1c:	ldr	r3, [r6, #16]
   17e20:	ldr	fp, [sp, #4]
   17e24:	str	r3, [fp, #40]	; 0x28
   17e28:	b	17988 <__printf_chk@plt+0x131e8>
   17e2c:	ldr	r1, [r3, #8]
   17e30:	cmp	r1, #0
   17e34:	beq	17e44 <__printf_chk@plt+0x136a4>
   17e38:	ldr	r1, [r1, #16]
   17e3c:	cmp	r1, #0
   17e40:	bne	17c08 <__printf_chk@plt+0x13468>
   17e44:	mov	fp, #0
   17e48:	str	fp, [r2, #16]
   17e4c:	ldr	r2, [r3, #4]
   17e50:	str	r7, [r3, #16]
   17e54:	ldr	r1, [r2, #8]
   17e58:	cmp	r1, fp
   17e5c:	str	r1, [r3, #4]
   17e60:	ldrne	r1, [r2, #8]
   17e64:	strne	r3, [r1, #12]
   17e68:	ldr	r1, [r3, #12]
   17e6c:	cmp	r1, #0
   17e70:	str	r1, [r2, #12]
   17e74:	streq	r2, [r6, #8]
   17e78:	beq	17e90 <__printf_chk@plt+0x136f0>
   17e7c:	ldr	r1, [r3, #12]
   17e80:	ldr	r0, [r1, #4]
   17e84:	cmp	r3, r0
   17e88:	streq	r2, [r1, #4]
   17e8c:	strne	r2, [r1, #8]
   17e90:	str	r3, [r2, #8]
   17e94:	str	r2, [r3, #12]
   17e98:	ldr	r3, [ip, #8]
   17e9c:	b	17c08 <__printf_chk@plt+0x13468>
   17ea0:	add	sp, sp, #12
   17ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ea8:	strd	r2, [r0]
   17eac:	bx	lr
   17eb0:	push	{r3, r4, r5, lr}
   17eb4:	mov	r5, r1
   17eb8:	mov	r4, r0
   17ebc:	ldr	r0, [r0, #24]
   17ec0:	bl	3bdc <free@plt>
   17ec4:	mov	r0, r5
   17ec8:	bl	3f18 <__strdup@plt>
   17ecc:	cmp	r0, #0
   17ed0:	str	r0, [r4, #24]
   17ed4:	mvneq	r0, #1
   17ed8:	movne	r0, #0
   17edc:	pop	{r3, r4, r5, pc}
   17ee0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ee4:	sub	sp, sp, #68	; 0x44
   17ee8:	ldr	r8, [pc, #1360]	; 18440 <__printf_chk@plt+0x13ca0>
   17eec:	mov	r4, r2
   17ef0:	ldr	r9, [pc, #1356]	; 18444 <__printf_chk@plt+0x13ca4>
   17ef4:	orrs	r2, r4, r3
   17ef8:	add	r8, pc, r8
   17efc:	ldrd	r6, [sp, #104]	; 0x68
   17f00:	mov	r5, r3
   17f04:	mov	ip, r0
   17f08:	ldr	r9, [r8, r9]
   17f0c:	movne	r0, #0
   17f10:	moveq	r0, #1
   17f14:	cmp	r5, r7
   17f18:	cmpeq	r4, r6
   17f1c:	mov	r3, r8
   17f20:	orrhi	r0, r0, #1
   17f24:	ldr	r3, [r9]
   17f28:	cmp	r0, #0
   17f2c:	str	r9, [sp, #12]
   17f30:	str	r3, [sp, #60]	; 0x3c
   17f34:	bne	18394 <__printf_chk@plt+0x13bf4>
   17f38:	mov	r2, r1
   17f3c:	mov	r3, #1
   17f40:	add	r0, ip, #36	; 0x24
   17f44:	str	r3, [sp]
   17f48:	add	r1, ip, #40	; 0x28
   17f4c:	add	r3, sp, #20
   17f50:	bl	17140 <__printf_chk@plt+0x129a0>
   17f54:	cmp	r0, #0
   17f58:	beq	17f78 <__printf_chk@plt+0x137d8>
   17f5c:	ldr	r1, [sp, #12]
   17f60:	ldr	r2, [sp, #60]	; 0x3c
   17f64:	ldr	r3, [r1]
   17f68:	cmp	r2, r3
   17f6c:	bne	18424 <__printf_chk@plt+0x13c84>
   17f70:	add	sp, sp, #68	; 0x44
   17f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f78:	ldr	sl, [sp, #20]
   17f7c:	str	r0, [sp, #40]	; 0x28
   17f80:	str	r0, [sp, #44]	; 0x2c
   17f84:	add	r9, sl, #4
   17f88:	ldr	r8, [sl, #4]
   17f8c:	str	r0, [sp, #48]	; 0x30
   17f90:	cmp	r8, #0
   17f94:	str	r0, [sp, #52]	; 0x34
   17f98:	strd	r4, [sp, #24]
   17f9c:	strd	r6, [sp, #32]
   17fa0:	beq	18140 <__printf_chk@plt+0x139a0>
   17fa4:	mov	ip, r0
   17fa8:	b	17fd0 <__printf_chk@plt+0x13830>
   17fac:	cmp	r5, r3
   17fb0:	cmpeq	r4, r2
   17fb4:	ldr	r1, [r8, #16]
   17fb8:	ldr	r3, [r8, #20]
   17fbc:	movcc	ip, r8
   17fc0:	movcs	r1, r3
   17fc4:	cmp	r1, #0
   17fc8:	beq	18128 <__printf_chk@plt+0x13988>
   17fcc:	mov	r8, r1
   17fd0:	ldrd	r2, [r8]
   17fd4:	cmp	r7, r3
   17fd8:	cmpeq	r6, r2
   17fdc:	bcc	17fac <__printf_chk@plt+0x1380c>
   17fe0:	ldrd	r0, [r8, #8]
   17fe4:	cmp	r5, r1
   17fe8:	cmpeq	r4, r0
   17fec:	bhi	17fac <__printf_chk@plt+0x1380c>
   17ff0:	cmp	r5, r3
   17ff4:	cmpeq	r4, r2
   17ff8:	strdcc	r4, [r8]
   17ffc:	cmp	r7, r1
   18000:	cmpeq	r6, r0
   18004:	strdhi	r6, [r8, #8]
   18008:	ldr	sl, [r8, #16]
   1800c:	cmp	sl, #0
   18010:	bne	1801c <__printf_chk@plt+0x1387c>
   18014:	b	1807c <__printf_chk@plt+0x138dc>
   18018:	mov	sl, r3
   1801c:	ldr	r3, [sl, #20]
   18020:	cmp	r3, #0
   18024:	bne	18018 <__printf_chk@plt+0x13878>
   18028:	ldrd	r4, [r8]
   1802c:	orrs	r2, r4, r5
   18030:	beq	1805c <__printf_chk@plt+0x138bc>
   18034:	subs	r6, r4, #1
   18038:	ldrd	r2, [sl, #8]
   1803c:	sbc	r7, r5, #0
   18040:	cmp	r3, r7
   18044:	cmpeq	r2, r6
   18048:	bcc	180b8 <__printf_chk@plt+0x13918>
   1804c:	ldrd	r2, [sl]
   18050:	cmp	r5, r3
   18054:	cmpeq	r4, r2
   18058:	strdhi	r2, [r8]
   1805c:	mov	r1, sl
   18060:	mov	r0, r9
   18064:	bl	165fc <__printf_chk@plt+0x11e5c>
   18068:	mov	r0, sl
   1806c:	bl	3bdc <free@plt>
   18070:	ldr	sl, [r8, #16]
   18074:	cmp	sl, #0
   18078:	bne	1801c <__printf_chk@plt+0x1387c>
   1807c:	ldr	sl, [r8, #24]
   18080:	cmp	sl, #0
   18084:	beq	18094 <__printf_chk@plt+0x138f4>
   18088:	ldr	r3, [sl, #20]
   1808c:	cmp	r8, r3
   18090:	beq	18028 <__printf_chk@plt+0x13888>
   18094:	mov	r3, r8
   18098:	b	180b0 <__printf_chk@plt+0x13910>
   1809c:	ldr	r2, [sl, #16]
   180a0:	cmp	r3, r2
   180a4:	bne	18028 <__printf_chk@plt+0x13888>
   180a8:	mov	r3, sl
   180ac:	ldr	sl, [sl, #24]
   180b0:	cmp	sl, #0
   180b4:	bne	1809c <__printf_chk@plt+0x138fc>
   180b8:	mvn	sl, #0
   180bc:	mvn	fp, #0
   180c0:	b	18110 <__printf_chk@plt+0x13970>
   180c4:	ldrd	r2, [r8, #8]
   180c8:	cmp	r3, fp
   180cc:	cmpeq	r2, sl
   180d0:	beq	180fc <__printf_chk@plt+0x1395c>
   180d4:	adds	r6, r2, #1
   180d8:	ldrd	r0, [r4]
   180dc:	adc	r7, r3, #0
   180e0:	cmp	r1, r7
   180e4:	cmpeq	r0, r6
   180e8:	bhi	18120 <__printf_chk@plt+0x13980>
   180ec:	ldrd	r0, [r4, #8]
   180f0:	cmp	r3, r1
   180f4:	cmpeq	r2, r0
   180f8:	strdcc	r0, [r8, #8]
   180fc:	mov	r0, r9
   18100:	mov	r1, r4
   18104:	bl	165fc <__printf_chk@plt+0x11e5c>
   18108:	mov	r0, r4
   1810c:	bl	3bdc <free@plt>
   18110:	mov	r0, r8
   18114:	bl	17014 <__printf_chk@plt+0x12874>
   18118:	subs	r4, r0, #0
   1811c:	bne	180c4 <__printf_chk@plt+0x13924>
   18120:	mov	r0, #0
   18124:	b	17f5c <__printf_chk@plt+0x137bc>
   18128:	cmp	ip, #0
   1812c:	beq	18140 <__printf_chk@plt+0x139a0>
   18130:	ldrd	r0, [ip, #8]
   18134:	cmp	r5, r1
   18138:	cmpeq	r4, r0
   1813c:	bls	18428 <__printf_chk@plt+0x13c88>
   18140:	mov	r0, #32
   18144:	bl	4440 <malloc@plt>
   18148:	subs	r8, r0, #0
   1814c:	beq	1841c <__printf_chk@plt+0x13c7c>
   18150:	add	lr, sp, #24
   18154:	mov	ip, r8
   18158:	ldm	lr!, {r0, r1, r2, r3}
   1815c:	stmia	ip!, {r0, r1, r2, r3}
   18160:	ldm	lr, {r0, r1, r2, r3}
   18164:	stm	ip, {r0, r1, r2, r3}
   18168:	ldr	ip, [sl, #4]
   1816c:	cmp	ip, #0
   18170:	bne	181a0 <__printf_chk@plt+0x13a00>
   18174:	b	183f8 <__printf_chk@plt+0x13c58>
   18178:	ldr	r2, [ip, #16]
   1817c:	cmp	r5, r1
   18180:	cmpeq	r4, r0
   18184:	ldr	r3, [ip, #20]
   18188:	movcs	r1, #1
   1818c:	mvncc	r1, #0
   18190:	movcc	r3, r2
   18194:	cmp	r3, #0
   18198:	beq	181d0 <__printf_chk@plt+0x13a30>
   1819c:	mov	ip, r3
   181a0:	ldrd	r0, [ip]
   181a4:	cmp	r7, r1
   181a8:	cmpeq	r6, r0
   181ac:	bcc	18178 <__printf_chk@plt+0x139d8>
   181b0:	ldrd	r2, [ip, #8]
   181b4:	cmp	r5, r3
   181b8:	cmpeq	r4, r2
   181bc:	bhi	18178 <__printf_chk@plt+0x139d8>
   181c0:	mov	r0, r8
   181c4:	bl	3bdc <free@plt>
   181c8:	mvn	r0, #0
   181cc:	b	17f5c <__printf_chk@plt+0x137bc>
   181d0:	cmn	r1, #1
   181d4:	str	ip, [r8, #24]
   181d8:	str	r3, [r8, #20]
   181dc:	mov	r2, #1
   181e0:	str	r3, [r8, #16]
   181e4:	str	r2, [r8, #28]
   181e8:	strne	r8, [ip, #20]
   181ec:	streq	r8, [ip, #16]
   181f0:	mov	r0, r8
   181f4:	mov	ip, #0
   181f8:	mov	lr, #1
   181fc:	ldr	r2, [r0, #24]
   18200:	cmp	r2, #0
   18204:	beq	182a0 <__printf_chk@plt+0x13b00>
   18208:	ldr	r3, [r2, #28]
   1820c:	cmp	r3, #1
   18210:	bne	182a0 <__printf_chk@plt+0x13b00>
   18214:	ldr	r3, [r2, #24]
   18218:	ldr	r1, [r3, #16]
   1821c:	cmp	r2, r1
   18220:	beq	182c4 <__printf_chk@plt+0x13b24>
   18224:	cmp	r1, #0
   18228:	beq	18238 <__printf_chk@plt+0x13a98>
   1822c:	ldr	r4, [r1, #28]
   18230:	cmp	r4, #1
   18234:	beq	182b0 <__printf_chk@plt+0x13b10>
   18238:	ldr	r1, [r2, #16]
   1823c:	cmp	r0, r1
   18240:	beq	1833c <__printf_chk@plt+0x13b9c>
   18244:	str	ip, [r2, #28]
   18248:	ldr	r2, [r3, #20]
   1824c:	str	lr, [r3, #28]
   18250:	ldr	r1, [r2, #16]
   18254:	cmp	r1, #0
   18258:	str	r1, [r3, #20]
   1825c:	ldrne	r1, [r2, #16]
   18260:	strne	r3, [r1, #24]
   18264:	ldr	r1, [r3, #24]
   18268:	cmp	r1, #0
   1826c:	str	r1, [r2, #24]
   18270:	streq	r2, [sl, #4]
   18274:	beq	1828c <__printf_chk@plt+0x13aec>
   18278:	ldr	r1, [r3, #24]
   1827c:	ldr	r4, [r1, #16]
   18280:	cmp	r3, r4
   18284:	streq	r2, [r1, #16]
   18288:	strne	r2, [r1, #20]
   1828c:	str	r3, [r2, #16]
   18290:	str	r2, [r3, #24]
   18294:	ldr	r2, [r0, #24]
   18298:	cmp	r2, #0
   1829c:	bne	18208 <__printf_chk@plt+0x13a68>
   182a0:	ldr	r3, [sl, #4]
   182a4:	mov	r2, #0
   182a8:	str	r2, [r3, #28]
   182ac:	b	18008 <__printf_chk@plt+0x13868>
   182b0:	str	ip, [r1, #28]
   182b4:	mov	r0, r3
   182b8:	str	ip, [r2, #28]
   182bc:	str	r4, [r3, #28]
   182c0:	b	181fc <__printf_chk@plt+0x13a5c>
   182c4:	ldr	r1, [r3, #20]
   182c8:	cmp	r1, #0
   182cc:	beq	182dc <__printf_chk@plt+0x13b3c>
   182d0:	ldr	r4, [r1, #28]
   182d4:	cmp	r4, #1
   182d8:	beq	182b0 <__printf_chk@plt+0x13b10>
   182dc:	ldr	r1, [r2, #20]
   182e0:	cmp	r1, r0
   182e4:	beq	1839c <__printf_chk@plt+0x13bfc>
   182e8:	str	ip, [r2, #28]
   182ec:	ldr	r2, [r3, #16]
   182f0:	str	lr, [r3, #28]
   182f4:	ldr	r1, [r2, #20]
   182f8:	cmp	r1, #0
   182fc:	str	r1, [r3, #16]
   18300:	ldrne	r1, [r2, #20]
   18304:	strne	r3, [r1, #24]
   18308:	ldr	r1, [r3, #24]
   1830c:	cmp	r1, #0
   18310:	str	r1, [r2, #24]
   18314:	streq	r2, [sl, #4]
   18318:	beq	18330 <__printf_chk@plt+0x13b90>
   1831c:	ldr	r1, [r3, #24]
   18320:	ldr	r4, [r1, #16]
   18324:	cmp	r3, r4
   18328:	streq	r2, [r1, #16]
   1832c:	strne	r2, [r1, #20]
   18330:	str	r3, [r2, #20]
   18334:	str	r2, [r3, #24]
   18338:	b	181fc <__printf_chk@plt+0x13a5c>
   1833c:	ldr	r1, [r0, #20]
   18340:	cmp	r1, #0
   18344:	str	r1, [r2, #16]
   18348:	beq	183f0 <__printf_chk@plt+0x13c50>
   1834c:	ldr	r1, [r0, #20]
   18350:	str	r2, [r1, #24]
   18354:	ldr	r1, [r2, #24]
   18358:	cmp	r1, #0
   1835c:	str	r1, [r0, #24]
   18360:	streq	r0, [sl, #4]
   18364:	beq	1837c <__printf_chk@plt+0x13bdc>
   18368:	ldr	r1, [r2, #24]
   1836c:	ldr	r4, [r1, #16]
   18370:	cmp	r2, r4
   18374:	streq	r0, [r1, #16]
   18378:	strne	r0, [r1, #20]
   1837c:	mov	r1, r0
   18380:	str	r2, [r0, #20]
   18384:	str	r0, [r2, #24]
   18388:	mov	r0, r2
   1838c:	mov	r2, r1
   18390:	b	18244 <__printf_chk@plt+0x13aa4>
   18394:	mvn	r0, #9
   18398:	b	17f5c <__printf_chk@plt+0x137bc>
   1839c:	ldr	r4, [r0, #16]
   183a0:	cmp	r4, #0
   183a4:	str	r4, [r2, #20]
   183a8:	beq	18414 <__printf_chk@plt+0x13c74>
   183ac:	ldr	r4, [r0, #16]
   183b0:	str	r2, [r4, #24]
   183b4:	ldr	r4, [r2, #24]
   183b8:	cmp	r4, #0
   183bc:	str	r4, [r0, #24]
   183c0:	streq	r0, [sl, #4]
   183c4:	beq	183dc <__printf_chk@plt+0x13c3c>
   183c8:	ldr	r0, [r2, #24]
   183cc:	ldr	r4, [r0, #16]
   183d0:	cmp	r2, r4
   183d4:	streq	r1, [r0, #16]
   183d8:	strne	r1, [r0, #20]
   183dc:	str	r2, [r1, #16]
   183e0:	mov	r0, r2
   183e4:	str	r1, [r2, #24]
   183e8:	mov	r2, r1
   183ec:	b	182e8 <__printf_chk@plt+0x13b48>
   183f0:	str	r3, [r0, #24]
   183f4:	b	18368 <__printf_chk@plt+0x13bc8>
   183f8:	str	ip, [r8, #24]
   183fc:	mov	r3, #1
   18400:	str	ip, [r8, #20]
   18404:	str	ip, [r8, #16]
   18408:	str	r3, [r8, #28]
   1840c:	str	r8, [sl, #4]
   18410:	b	181f0 <__printf_chk@plt+0x13a50>
   18414:	str	r3, [r0, #24]
   18418:	b	183c8 <__printf_chk@plt+0x13c28>
   1841c:	mvn	r0, #1
   18420:	b	17f5c <__printf_chk@plt+0x137bc>
   18424:	bl	41b8 <__stack_chk_fail@plt>
   18428:	ldrd	r2, [ip]
   1842c:	mov	r8, ip
   18430:	cmp	r7, r3
   18434:	cmpeq	r6, r2
   18438:	bcc	18140 <__printf_chk@plt+0x139a0>
   1843c:	b	17ff0 <__printf_chk@plt+0x13850>
   18440:	andeq	lr, r5, ip, lsl ip
   18444:	andeq	r0, r0, r8, lsl #9
   18448:	push	{lr}		; (str lr, [sp, #-4]!)
   1844c:	sub	sp, sp, #12
   18450:	strd	r2, [sp]
   18454:	bl	17ee0 <__printf_chk@plt+0x13740>
   18458:	add	sp, sp, #12
   1845c:	pop	{pc}		; (ldr pc, [sp], #4)
   18460:	ldr	ip, [pc, #820]	; 1879c <__printf_chk@plt+0x13ffc>
   18464:	mov	r3, r0
   18468:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1846c:	add	ip, pc, ip
   18470:	ldr	lr, [pc, #808]	; 187a0 <__printf_chk@plt+0x14000>
   18474:	sub	sp, sp, #16
   18478:	mov	sl, #1
   1847c:	mov	r4, r2
   18480:	add	r0, r0, #36	; 0x24
   18484:	mov	r2, r1
   18488:	ldr	r6, [ip, lr]
   1848c:	add	r1, r3, #40	; 0x28
   18490:	str	sl, [sp]
   18494:	add	r3, sp, #8
   18498:	ldr	ip, [r6]
   1849c:	str	ip, [sp, #12]
   184a0:	bl	17140 <__printf_chk@plt+0x129a0>
   184a4:	cmp	r0, #0
   184a8:	beq	184c4 <__printf_chk@plt+0x13d24>
   184ac:	ldr	r2, [sp, #12]
   184b0:	ldr	r3, [r6]
   184b4:	cmp	r2, r3
   184b8:	bne	18798 <__printf_chk@plt+0x13ff8>
   184bc:	add	sp, sp, #16
   184c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   184c4:	mov	r0, sl
   184c8:	mov	r1, #20
   184cc:	bl	4380 <calloc@plt>
   184d0:	subs	r5, r0, #0
   184d4:	beq	18780 <__printf_chk@plt+0x13fe0>
   184d8:	mov	r0, r4
   184dc:	bl	3f18 <__strdup@plt>
   184e0:	cmp	r0, #0
   184e4:	mov	r8, r0
   184e8:	str	r0, [r5]
   184ec:	beq	18780 <__printf_chk@plt+0x13fe0>
   184f0:	ldr	r7, [sp, #8]
   184f4:	ldr	r4, [r7, #8]
   184f8:	cmp	r4, #0
   184fc:	bne	18508 <__printf_chk@plt+0x13d68>
   18500:	b	18768 <__printf_chk@plt+0x13fc8>
   18504:	mov	r4, r3
   18508:	mov	r0, r8
   1850c:	ldr	r1, [r4]
   18510:	bl	4590 <strcmp@plt>
   18514:	subs	r9, r0, #0
   18518:	ldrlt	r3, [r4, #4]
   1851c:	blt	18528 <__printf_chk@plt+0x13d88>
   18520:	beq	186f4 <__printf_chk@plt+0x13f54>
   18524:	ldr	r3, [r4, #8]
   18528:	cmp	r3, #0
   1852c:	bne	18504 <__printf_chk@plt+0x13d64>
   18530:	cmp	r9, #0
   18534:	str	r4, [r5, #12]
   18538:	str	r3, [r5, #8]
   1853c:	mov	r2, #1
   18540:	str	r3, [r5, #4]
   18544:	str	r2, [r5, #16]
   18548:	strge	r5, [r4, #8]
   1854c:	strlt	r5, [r4, #4]
   18550:	mov	r0, #0
   18554:	mov	ip, #1
   18558:	ldr	r2, [r5, #12]
   1855c:	cmp	r2, #0
   18560:	beq	185fc <__printf_chk@plt+0x13e5c>
   18564:	ldr	r3, [r2, #16]
   18568:	cmp	r3, #1
   1856c:	bne	185fc <__printf_chk@plt+0x13e5c>
   18570:	ldr	r3, [r2, #12]
   18574:	ldr	r1, [r3, #4]
   18578:	cmp	r2, r1
   1857c:	beq	18624 <__printf_chk@plt+0x13e84>
   18580:	cmp	r1, #0
   18584:	beq	18594 <__printf_chk@plt+0x13df4>
   18588:	ldr	r4, [r1, #16]
   1858c:	cmp	r4, #1
   18590:	beq	18610 <__printf_chk@plt+0x13e70>
   18594:	ldr	r1, [r2, #4]
   18598:	cmp	r5, r1
   1859c:	beq	1869c <__printf_chk@plt+0x13efc>
   185a0:	str	r0, [r2, #16]
   185a4:	ldr	r2, [r3, #8]
   185a8:	str	ip, [r3, #16]
   185ac:	ldr	r1, [r2, #4]
   185b0:	cmp	r1, #0
   185b4:	str	r1, [r3, #8]
   185b8:	ldrne	r1, [r2, #4]
   185bc:	strne	r3, [r1, #12]
   185c0:	ldr	r1, [r3, #12]
   185c4:	cmp	r1, #0
   185c8:	str	r1, [r2, #12]
   185cc:	streq	r2, [r7, #8]
   185d0:	beq	185e8 <__printf_chk@plt+0x13e48>
   185d4:	ldr	r1, [r3, #12]
   185d8:	ldr	r4, [r1, #4]
   185dc:	cmp	r3, r4
   185e0:	streq	r2, [r1, #4]
   185e4:	strne	r2, [r1, #8]
   185e8:	str	r3, [r2, #4]
   185ec:	str	r2, [r3, #12]
   185f0:	ldr	r2, [r5, #12]
   185f4:	cmp	r2, #0
   185f8:	bne	18564 <__printf_chk@plt+0x13dc4>
   185fc:	ldr	r2, [r7, #8]
   18600:	mov	r3, #0
   18604:	mov	r0, r3
   18608:	str	r3, [r2, #16]
   1860c:	b	184ac <__printf_chk@plt+0x13d0c>
   18610:	str	r0, [r1, #16]
   18614:	mov	r5, r3
   18618:	str	r0, [r2, #16]
   1861c:	str	r4, [r3, #16]
   18620:	b	18558 <__printf_chk@plt+0x13db8>
   18624:	ldr	r1, [r3, #8]
   18628:	cmp	r1, #0
   1862c:	beq	1863c <__printf_chk@plt+0x13e9c>
   18630:	ldr	r4, [r1, #16]
   18634:	cmp	r4, #1
   18638:	beq	18610 <__printf_chk@plt+0x13e70>
   1863c:	ldr	r1, [r2, #8]
   18640:	cmp	r1, r5
   18644:	beq	18714 <__printf_chk@plt+0x13f74>
   18648:	str	r0, [r2, #16]
   1864c:	ldr	r2, [r3, #4]
   18650:	str	ip, [r3, #16]
   18654:	ldr	r1, [r2, #8]
   18658:	cmp	r1, #0
   1865c:	str	r1, [r3, #4]
   18660:	ldrne	r1, [r2, #8]
   18664:	strne	r3, [r1, #12]
   18668:	ldr	r1, [r3, #12]
   1866c:	cmp	r1, #0
   18670:	str	r1, [r2, #12]
   18674:	streq	r2, [r7, #8]
   18678:	beq	18690 <__printf_chk@plt+0x13ef0>
   1867c:	ldr	r1, [r3, #12]
   18680:	ldr	r4, [r1, #4]
   18684:	cmp	r3, r4
   18688:	streq	r2, [r1, #4]
   1868c:	strne	r2, [r1, #8]
   18690:	str	r3, [r2, #8]
   18694:	str	r2, [r3, #12]
   18698:	b	18558 <__printf_chk@plt+0x13db8>
   1869c:	ldr	r1, [r5, #8]
   186a0:	cmp	r1, #0
   186a4:	str	r1, [r2, #4]
   186a8:	beq	1870c <__printf_chk@plt+0x13f6c>
   186ac:	ldr	r1, [r5, #8]
   186b0:	str	r2, [r1, #12]
   186b4:	ldr	r1, [r2, #12]
   186b8:	cmp	r1, #0
   186bc:	str	r1, [r5, #12]
   186c0:	streq	r5, [r7, #8]
   186c4:	beq	186dc <__printf_chk@plt+0x13f3c>
   186c8:	ldr	r1, [r2, #12]
   186cc:	ldr	r4, [r1, #4]
   186d0:	cmp	r2, r4
   186d4:	streq	r5, [r1, #4]
   186d8:	strne	r5, [r1, #8]
   186dc:	mov	r1, r5
   186e0:	str	r2, [r5, #8]
   186e4:	str	r5, [r2, #12]
   186e8:	mov	r5, r2
   186ec:	mov	r2, r1
   186f0:	b	185a0 <__printf_chk@plt+0x13e00>
   186f4:	mov	r0, r8
   186f8:	bl	3bdc <free@plt>
   186fc:	mov	r0, r5
   18700:	bl	3bdc <free@plt>
   18704:	mov	r0, r9
   18708:	b	184ac <__printf_chk@plt+0x13d0c>
   1870c:	str	r3, [r5, #12]
   18710:	b	186c8 <__printf_chk@plt+0x13f28>
   18714:	ldr	r4, [r5, #4]
   18718:	cmp	r4, #0
   1871c:	str	r4, [r2, #8]
   18720:	beq	18790 <__printf_chk@plt+0x13ff0>
   18724:	ldr	r4, [r5, #4]
   18728:	str	r2, [r4, #12]
   1872c:	ldr	r4, [r2, #12]
   18730:	cmp	r4, #0
   18734:	str	r4, [r5, #12]
   18738:	streq	r5, [r7, #8]
   1873c:	beq	18754 <__printf_chk@plt+0x13fb4>
   18740:	ldr	r4, [r2, #12]
   18744:	ldr	r5, [r4, #4]
   18748:	cmp	r2, r5
   1874c:	streq	r1, [r4, #4]
   18750:	strne	r1, [r4, #8]
   18754:	str	r2, [r1, #4]
   18758:	mov	r5, r2
   1875c:	str	r1, [r2, #12]
   18760:	mov	r2, r1
   18764:	b	18648 <__printf_chk@plt+0x13ea8>
   18768:	str	r4, [r5, #12]
   1876c:	str	r4, [r5, #8]
   18770:	str	r4, [r5, #4]
   18774:	str	sl, [r5, #16]
   18778:	str	r5, [r7, #8]
   1877c:	b	18550 <__printf_chk@plt+0x13db0>
   18780:	mov	r0, r5
   18784:	bl	3bdc <free@plt>
   18788:	mvn	r0, #1
   1878c:	b	184ac <__printf_chk@plt+0x13d0c>
   18790:	str	r3, [r5, #12]
   18794:	b	18740 <__printf_chk@plt+0x13fa0>
   18798:	bl	41b8 <__stack_chk_fail@plt>
   1879c:	andeq	lr, r5, r8, lsr #13
   187a0:	andeq	r0, r0, r8, lsl #9
   187a4:	ldr	r3, [pc, #128]	; 1882c <__printf_chk@plt+0x1408c>
   187a8:	ldr	r2, [pc, #128]	; 18830 <__printf_chk@plt+0x14090>
   187ac:	add	r3, pc, r3
   187b0:	push	{r4, r5, r6, lr}
   187b4:	sub	sp, sp, #16
   187b8:	ldr	r4, [r3, r2]
   187bc:	mov	r6, r0
   187c0:	mov	r0, r1
   187c4:	mov	r5, r1
   187c8:	ldr	r3, [r4]
   187cc:	str	r3, [sp, #12]
   187d0:	bl	def4 <__printf_chk@plt+0x9754>
   187d4:	ldr	r1, [pc, #88]	; 18834 <__printf_chk@plt+0x14094>
   187d8:	add	r1, pc, r1
   187dc:	mov	r2, r0
   187e0:	ldr	r0, [pc, #80]	; 18838 <__printf_chk@plt+0x14098>
   187e4:	add	r0, pc, r0
   187e8:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   187ec:	mov	r0, r5
   187f0:	add	r1, sp, #4
   187f4:	add	r2, sp, #8
   187f8:	bl	16eec <__printf_chk@plt+0x1274c>
   187fc:	cmp	r0, #0
   18800:	bne	18810 <__printf_chk@plt+0x14070>
   18804:	add	r0, r6, #28
   18808:	ldmib	sp, {r1, r2}
   1880c:	bl	17394 <__printf_chk@plt+0x12bf4>
   18810:	ldr	r2, [sp, #12]
   18814:	ldr	r3, [r4]
   18818:	cmp	r2, r3
   1881c:	bne	18828 <__printf_chk@plt+0x14088>
   18820:	add	sp, sp, #16
   18824:	pop	{r4, r5, r6, pc}
   18828:	bl	41b8 <__stack_chk_fail@plt>
   1882c:	andeq	lr, r5, r8, ror #6
   18830:	andeq	r0, r0, r8, lsl #9
   18834:	muleq	r2, r4, r6
   18838:	andeq	sp, r2, r8, lsr r7
   1883c:	ldr	r3, [pc, #136]	; 188cc <__printf_chk@plt+0x1412c>
   18840:	ldr	r2, [pc, #136]	; 188d0 <__printf_chk@plt+0x14130>
   18844:	add	r3, pc, r3
   18848:	push	{r4, r5, r6, lr}
   1884c:	sub	sp, sp, #16
   18850:	ldr	r4, [r3, r2]
   18854:	mov	r6, r0
   18858:	mov	r0, r1
   1885c:	mov	r5, r1
   18860:	ldr	r3, [r4]
   18864:	str	r3, [sp, #12]
   18868:	bl	def4 <__printf_chk@plt+0x9754>
   1886c:	ldr	r1, [pc, #96]	; 188d4 <__printf_chk@plt+0x14134>
   18870:	add	r1, pc, r1
   18874:	add	r1, r1, #28
   18878:	mov	r2, r0
   1887c:	ldr	r0, [pc, #84]	; 188d8 <__printf_chk@plt+0x14138>
   18880:	add	r0, pc, r0
   18884:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   18888:	mov	r0, r5
   1888c:	mov	r1, #2
   18890:	add	r2, sp, #4
   18894:	add	r3, sp, #8
   18898:	bl	f074 <__printf_chk@plt+0xa8d4>
   1889c:	cmp	r0, #0
   188a0:	bne	188b0 <__printf_chk@plt+0x14110>
   188a4:	add	r0, r6, #32
   188a8:	ldmib	sp, {r1, r2}
   188ac:	bl	17394 <__printf_chk@plt+0x12bf4>
   188b0:	ldr	r2, [sp, #12]
   188b4:	ldr	r3, [r4]
   188b8:	cmp	r2, r3
   188bc:	bne	188c8 <__printf_chk@plt+0x14128>
   188c0:	add	sp, sp, #16
   188c4:	pop	{r4, r5, r6, pc}
   188c8:	bl	41b8 <__stack_chk_fail@plt>
   188cc:	ldrdeq	lr, [r5], -r0
   188d0:	andeq	r0, r0, r8, lsl #9
   188d4:	strdeq	sp, [r2], -ip
   188d8:			; <UNDEFINED> instruction: 0x0002d6b0
   188dc:	push	{r4, r5, lr}
   188e0:	mov	r5, r0
   188e4:	sub	sp, sp, #12
   188e8:	mov	r0, r1
   188ec:	mov	r4, r1
   188f0:	bl	e4c0 <__printf_chk@plt+0x9d20>
   188f4:	cmp	r0, #0
   188f8:	beq	1893c <__printf_chk@plt+0x1419c>
   188fc:	ldr	ip, [r4, #32]
   18900:	ldrd	r2, [ip, #8]
   18904:	orrs	r1, r2, r3
   18908:	beq	18924 <__printf_chk@plt+0x14184>
   1890c:	ldr	r1, [ip, #56]	; 0x38
   18910:	mov	r0, r5
   18914:	strd	r2, [sp]
   18918:	bl	17ee0 <__printf_chk@plt+0x13740>
   1891c:	add	sp, sp, #12
   18920:	pop	{r4, r5, pc}
   18924:	mov	r0, r5
   18928:	ldr	r1, [ip, #56]	; 0x38
   1892c:	ldr	r2, [ip, #16]
   18930:	add	sp, sp, #12
   18934:	pop	{r4, r5, lr}
   18938:	b	18460 <__printf_chk@plt+0x13cc0>
   1893c:	mov	r0, r5
   18940:	mov	r1, r4
   18944:	add	sp, sp, #12
   18948:	pop	{r4, r5, lr}
   1894c:	b	1883c <__printf_chk@plt+0x1409c>
   18950:	ldr	ip, [pc, #2868]	; 1948c <__printf_chk@plt+0x14cec>
   18954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18958:	add	ip, pc, ip
   1895c:	ldr	lr, [pc, #2860]	; 19490 <__printf_chk@plt+0x14cf0>
   18960:	mov	r7, r3
   18964:	ldrd	r8, [r0, #8]
   18968:	sub	sp, sp, #164	; 0xa4
   1896c:	mov	fp, r1
   18970:	mov	r6, r0
   18974:	ldr	r5, [ip, lr]
   18978:	orrs	r1, r8, r9
   1897c:	mov	r0, #0
   18980:	mov	r4, r2
   18984:	str	r0, [sp, #148]	; 0x94
   18988:	ldr	r3, [r5]
   1898c:	str	r3, [sp, #156]	; 0x9c
   18990:	beq	189ec <__printf_chk@plt+0x1424c>
   18994:	bl	c728 <__printf_chk@plt+0x7f88>
   18998:	subs	r9, r0, #0
   1899c:	beq	18e64 <__printf_chk@plt+0x146c4>
   189a0:	ldr	r1, [pc, #2796]	; 19494 <__printf_chk@plt+0x14cf4>
   189a4:	mov	r0, fp
   189a8:	mov	r2, #8
   189ac:	add	r1, pc, r1
   189b0:	add	r1, r1, #52	; 0x34
   189b4:	bl	15200 <__printf_chk@plt+0x10a60>
   189b8:	subs	sl, r0, #0
   189bc:	beq	189fc <__printf_chk@plt+0x1425c>
   189c0:	ldr	r0, [sp, #148]	; 0x94
   189c4:	bl	3bdc <free@plt>
   189c8:	mov	r0, r9
   189cc:	bl	c9c0 <__printf_chk@plt+0x8220>
   189d0:	mov	r0, sl
   189d4:	ldr	r2, [sp, #156]	; 0x9c
   189d8:	ldr	r3, [r5]
   189dc:	cmp	r2, r3
   189e0:	bne	18f6c <__printf_chk@plt+0x147cc>
   189e4:	add	sp, sp, #164	; 0xa4
   189e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   189ec:	bl	45a8 <time@plt>
   189f0:	asr	r1, r0, #31
   189f4:	strd	r0, [r6, #8]
   189f8:	b	18994 <__printf_chk@plt+0x141f4>
   189fc:	mov	r0, fp
   18a00:	mov	r1, #1
   18a04:	bl	154b4 <__printf_chk@plt+0x10d14>
   18a08:	subs	sl, r0, #0
   18a0c:	bne	189c0 <__printf_chk@plt+0x14220>
   18a10:	mov	r0, fp
   18a14:	ldrd	r2, [r6]
   18a18:	bl	15400 <__printf_chk@plt+0x10c60>
   18a1c:	subs	sl, r0, #0
   18a20:	bne	189c0 <__printf_chk@plt+0x14220>
   18a24:	mov	r0, fp
   18a28:	ldrd	r2, [r6, #8]
   18a2c:	bl	15400 <__printf_chk@plt+0x10c60>
   18a30:	subs	sl, r0, #0
   18a34:	bne	189c0 <__printf_chk@plt+0x14220>
   18a38:	mov	r0, fp
   18a3c:	ldrd	r2, [r6, #16]
   18a40:	bl	15400 <__printf_chk@plt+0x10c60>
   18a44:	subs	sl, r0, #0
   18a48:	bne	189c0 <__printf_chk@plt+0x14220>
   18a4c:	mov	r1, sl
   18a50:	mov	r2, sl
   18a54:	mov	r0, fp
   18a58:	bl	15618 <__printf_chk@plt+0x10e78>
   18a5c:	subs	sl, r0, #0
   18a60:	bne	189c0 <__printf_chk@plt+0x14220>
   18a64:	mov	r0, fp
   18a68:	ldr	r1, [r6, #24]
   18a6c:	bl	156dc <__printf_chk@plt+0x10f3c>
   18a70:	cmp	r0, #0
   18a74:	bne	19114 <__printf_chk@plt+0x14974>
   18a78:	ldr	r8, [r6, #36]	; 0x24
   18a7c:	cmp	r8, #0
   18a80:	str	r8, [sp, #60]	; 0x3c
   18a84:	beq	19198 <__printf_chk@plt+0x149f8>
   18a88:	str	r9, [sp, #44]	; 0x2c
   18a8c:	str	r6, [sp, #132]	; 0x84
   18a90:	str	fp, [sp, #128]	; 0x80
   18a94:	str	r4, [sp, #136]	; 0x88
   18a98:	str	r7, [sp, #140]	; 0x8c
   18a9c:	str	r5, [sp, #56]	; 0x38
   18aa0:	ldr	r0, [sp, #44]	; 0x2c
   18aa4:	bl	cd24 <__printf_chk@plt+0x8584>
   18aa8:	bl	c728 <__printf_chk@plt+0x7f88>
   18aac:	subs	r5, r0, #0
   18ab0:	beq	19334 <__printf_chk@plt+0x14b94>
   18ab4:	ldr	r9, [sp, #60]	; 0x3c
   18ab8:	ldr	r8, [r9]
   18abc:	cmp	r8, #0
   18ac0:	beq	19068 <__printf_chk@plt+0x148c8>
   18ac4:	mov	r0, r8
   18ac8:	ldr	r1, [sp, #44]	; 0x2c
   18acc:	bl	f000 <__printf_chk@plt+0xa860>
   18ad0:	subs	sl, r0, #0
   18ad4:	bne	18e6c <__printf_chk@plt+0x146cc>
   18ad8:	mov	r1, #0
   18adc:	ldr	r0, [sp, #44]	; 0x2c
   18ae0:	mov	r2, r1
   18ae4:	bl	15618 <__printf_chk@plt+0x10e78>
   18ae8:	subs	sl, r0, #0
   18aec:	bne	18e6c <__printf_chk@plt+0x146cc>
   18af0:	ldr	ip, [sp, #60]	; 0x3c
   18af4:	ldr	r4, [ip, #4]
   18af8:	cmp	r4, #0
   18afc:	bne	18b08 <__printf_chk@plt+0x14368>
   18b00:	b	19240 <__printf_chk@plt+0x14aa0>
   18b04:	mov	r4, r3
   18b08:	ldr	r3, [r4, #16]
   18b0c:	cmp	r3, #0
   18b10:	bne	18b04 <__printf_chk@plt+0x14364>
   18b14:	mov	fp, r3
   18b18:	mov	sl, r3
   18b1c:	mov	r6, #0
   18b20:	mov	r7, #0
   18b24:	strd	r6, [sp, #112]	; 0x70
   18b28:	strd	r6, [sp, #64]	; 0x40
   18b2c:	mov	r0, r4
   18b30:	bl	17014 <__printf_chk@plt+0x12874>
   18b34:	subs	ip, r0, #0
   18b38:	beq	19090 <__printf_chk@plt+0x148f0>
   18b3c:	ldrd	r2, [r4, #8]
   18b40:	ldrd	r0, [ip]
   18b44:	subs	r0, r0, r2
   18b48:	sbc	r1, r1, r3
   18b4c:	mov	r8, r2
   18b50:	mov	r9, r3
   18b54:	ldrd	r2, [r4]
   18b58:	subs	r8, r8, r2
   18b5c:	sbc	r9, r9, r3
   18b60:	adds	r6, r8, #1
   18b64:	strd	r2, [sp, #48]	; 0x30
   18b68:	adc	r7, r9, #0
   18b6c:	cmp	fp, #0
   18b70:	strd	r6, [sp, #24]
   18b74:	beq	18f10 <__printf_chk@plt+0x14770>
   18b78:	cmp	r7, #0
   18b7c:	cmpeq	r6, #-2147483648	; 0x80000000
   18b80:	ldrd	r8, [sp, #48]	; 0x30
   18b84:	mov	r2, r6
   18b88:	mov	r3, r7
   18b8c:	ldrd	r6, [sp, #64]	; 0x40
   18b90:	movhi	r2, #-2147483648	; 0x80000000
   18b94:	movhi	r3, #0
   18b98:	subs	r8, r8, r6
   18b9c:	sbc	r9, r9, r7
   18ba0:	strd	r8, [sp, #48]	; 0x30
   18ba4:	cmp	r9, #0
   18ba8:	cmpeq	r8, #-2147483648	; 0x80000000
   18bac:	movhi	r8, #-2147483648	; 0x80000000
   18bb0:	movhi	r9, #0
   18bb4:	strdhi	r8, [sp, #48]	; 0x30
   18bb8:	mov	r8, r0
   18bbc:	mov	r9, r1
   18bc0:	cmp	r9, #0
   18bc4:	cmpeq	r8, #-2147483648	; 0x80000000
   18bc8:	movhi	r8, #-2147483648	; 0x80000000
   18bcc:	movhi	r9, #0
   18bd0:	cmp	fp, #33	; 0x21
   18bd4:	beq	18f50 <__printf_chk@plt+0x147b0>
   18bd8:	cmp	fp, #34	; 0x22
   18bdc:	beq	18f70 <__printf_chk@plt+0x147d0>
   18be0:	cmp	fp, #32
   18be4:	beq	1904c <__printf_chk@plt+0x148ac>
   18be8:	mov	r6, #0
   18bec:	mov	r7, #0
   18bf0:	strd	r6, [sp, #104]	; 0x68
   18bf4:	strd	r6, [sp, #64]	; 0x40
   18bf8:	cmp	ip, #0
   18bfc:	lsl	r1, r3, #6
   18c00:	orr	ip, r1, r2, lsr #26
   18c04:	lsl	lr, r2, #6
   18c08:	str	ip, [sp, #92]	; 0x5c
   18c0c:	str	lr, [sp, #88]	; 0x58
   18c10:	bne	18e90 <__printf_chk@plt+0x146f0>
   18c14:	ldrd	r0, [sp, #48]	; 0x30
   18c18:	ldrd	r8, [sp, #88]	; 0x58
   18c1c:	adds	r0, r0, r2
   18c20:	adc	r1, r1, r3
   18c24:	strd	r0, [sp, #48]	; 0x30
   18c28:	ldrd	r0, [sp, #64]	; 0x40
   18c2c:	adds	r8, r8, r0
   18c30:	adc	r9, r9, r1
   18c34:	ldrd	r0, [sp, #104]	; 0x68
   18c38:	strd	r8, [sp, #120]	; 0x78
   18c3c:	ldrd	r8, [sp, #48]	; 0x30
   18c40:	adds	r8, r8, r0
   18c44:	mov	r0, #0
   18c48:	adc	r9, r9, r1
   18c4c:	strd	r8, [sp, #64]	; 0x40
   18c50:	mov	r8, #17
   18c54:	mov	r9, #0
   18c58:	mov	r1, #0
   18c5c:	strd	r0, [sp, #104]	; 0x68
   18c60:	ldrd	r0, [sp, #64]	; 0x40
   18c64:	adds	r0, r0, #7
   18c68:	adc	r1, r1, #0
   18c6c:	adds	r2, r2, r6
   18c70:	strd	r0, [sp, #64]	; 0x40
   18c74:	adc	r3, r3, r7
   18c78:	adds	r0, r2, #7
   18c7c:	ldrd	r6, [sp, #104]	; 0x68
   18c80:	adc	r1, r3, #0
   18c84:	ldrd	r2, [sp, #120]	; 0x78
   18c88:	ldr	lr, [sp, #68]	; 0x44
   18c8c:	adds	r2, r2, #7
   18c90:	adc	r3, r3, #0
   18c94:	adds	r0, r0, r6
   18c98:	strd	r2, [sp, #120]	; 0x78
   18c9c:	adc	r1, r1, r7
   18ca0:	ldr	r3, [sp, #64]	; 0x40
   18ca4:	lsr	ip, r2, #3
   18ca8:	ldr	r7, [sp, #68]	; 0x44
   18cac:	lsr	lr, lr, #3
   18cb0:	str	lr, [sp, #84]	; 0x54
   18cb4:	mov	lr, ip
   18cb8:	lsr	r3, r3, #3
   18cbc:	ldr	ip, [sp, #124]	; 0x7c
   18cc0:	orr	r7, r3, r7, lsl #29
   18cc4:	str	r7, [sp, #80]	; 0x50
   18cc8:	ldrd	r6, [sp, #80]	; 0x50
   18ccc:	lsr	r2, r0, #3
   18cd0:	ldr	r3, [sp, #124]	; 0x7c
   18cd4:	orr	ip, lr, ip, lsl #29
   18cd8:	cmp	r7, r9
   18cdc:	cmpeq	r6, r8
   18ce0:	str	ip, [sp, #72]	; 0x48
   18ce4:	orr	r7, r2, r1, lsl #29
   18ce8:	lsr	r2, r1, #3
   18cec:	ldrdls	r8, [sp, #80]	; 0x50
   18cf0:	lsr	r3, r3, #3
   18cf4:	str	r3, [sp, #76]	; 0x4c
   18cf8:	ldrd	r0, [sp, #72]	; 0x48
   18cfc:	str	r7, [sp, #96]	; 0x60
   18d00:	movls	r7, #34	; 0x22
   18d04:	str	r2, [sp, #100]	; 0x64
   18d08:	movhi	r7, #33	; 0x21
   18d0c:	cmp	r1, r9
   18d10:	cmpeq	r0, r8
   18d14:	strdcs	r8, [sp, #72]	; 0x48
   18d18:	ldrd	r8, [sp, #96]	; 0x60
   18d1c:	ldrd	r0, [sp, #72]	; 0x48
   18d20:	movcc	r7, #32
   18d24:	cmp	r9, r1
   18d28:	cmpeq	r8, r0
   18d2c:	bcs	19344 <__printf_chk@plt+0x14ba4>
   18d30:	cmp	fp, #0
   18d34:	moveq	fp, #34	; 0x22
   18d38:	beq	18dac <__printf_chk@plt+0x1460c>
   18d3c:	mov	r6, #1
   18d40:	mov	r7, #34	; 0x22
   18d44:	cmp	fp, #34	; 0x22
   18d48:	bne	18d6c <__printf_chk@plt+0x145cc>
   18d4c:	mov	r0, r5
   18d50:	mov	r1, sl
   18d54:	bl	16f9c <__printf_chk@plt+0x127fc>
   18d58:	subs	r3, r0, #0
   18d5c:	bne	19314 <__printf_chk@plt+0x14b74>
   18d60:	mov	r0, sl
   18d64:	mov	sl, r3
   18d68:	bl	1a438 <__printf_chk@plt+0x15c98>
   18d6c:	ldr	r0, [sp, #44]	; 0x2c
   18d70:	uxtb	r1, fp
   18d74:	bl	155b4 <__printf_chk@plt+0x10e14>
   18d78:	subs	r3, r0, #0
   18d7c:	bne	19314 <__printf_chk@plt+0x14b74>
   18d80:	ldr	r0, [sp, #44]	; 0x2c
   18d84:	mov	r1, r5
   18d88:	bl	1571c <__printf_chk@plt+0x10f7c>
   18d8c:	subs	r3, r0, #0
   18d90:	bne	19314 <__printf_chk@plt+0x14b74>
   18d94:	mov	r0, r5
   18d98:	bl	cd24 <__printf_chk@plt+0x8584>
   18d9c:	cmp	fp, r7
   18da0:	bne	1932c <__printf_chk@plt+0x14b8c>
   18da4:	cmp	r6, #0
   18da8:	beq	18dbc <__printf_chk@plt+0x1461c>
   18dac:	mov	r0, r5
   18db0:	bl	cd24 <__printf_chk@plt+0x8584>
   18db4:	cmp	fp, #34	; 0x22
   18db8:	beq	18f94 <__printf_chk@plt+0x147f4>
   18dbc:	cmp	fp, #33	; 0x21
   18dc0:	bne	190a0 <__printf_chk@plt+0x14900>
   18dc4:	ldrd	r2, [r4]
   18dc8:	mov	r0, r5
   18dcc:	bl	15400 <__printf_chk@plt+0x10c60>
   18dd0:	subs	r3, r0, #0
   18dd4:	bne	19314 <__printf_chk@plt+0x14b74>
   18dd8:	ldrd	r2, [r4, #8]
   18ddc:	mov	r0, r5
   18de0:	bl	15400 <__printf_chk@plt+0x10c60>
   18de4:	subs	r3, r0, #0
   18de8:	bne	19314 <__printf_chk@plt+0x14b74>
   18dec:	ldrd	r2, [r4, #8]
   18df0:	mov	r0, r4
   18df4:	strd	r2, [sp, #64]	; 0x40
   18df8:	bl	17014 <__printf_chk@plt+0x12874>
   18dfc:	subs	r4, r0, #0
   18e00:	bne	18b2c <__printf_chk@plt+0x1438c>
   18e04:	cmp	fp, #0
   18e08:	mov	r8, sl
   18e0c:	beq	19244 <__printf_chk@plt+0x14aa4>
   18e10:	cmp	fp, #34	; 0x22
   18e14:	bne	18e38 <__printf_chk@plt+0x14698>
   18e18:	mov	r1, sl
   18e1c:	mov	r0, r5
   18e20:	bl	16f9c <__printf_chk@plt+0x127fc>
   18e24:	subs	sl, r0, #0
   18e28:	bne	19080 <__printf_chk@plt+0x148e0>
   18e2c:	mov	r0, r8
   18e30:	mov	r8, r4
   18e34:	bl	1a438 <__printf_chk@plt+0x15c98>
   18e38:	uxtb	r1, fp
   18e3c:	ldr	r0, [sp, #44]	; 0x2c
   18e40:	bl	155b4 <__printf_chk@plt+0x10e14>
   18e44:	subs	sl, r0, #0
   18e48:	bne	19080 <__printf_chk@plt+0x148e0>
   18e4c:	ldr	r0, [sp, #44]	; 0x2c
   18e50:	mov	r1, r5
   18e54:	bl	1571c <__printf_chk@plt+0x10f7c>
   18e58:	subs	sl, r0, #0
   18e5c:	bne	19080 <__printf_chk@plt+0x148e0>
   18e60:	b	19244 <__printf_chk@plt+0x14aa4>
   18e64:	mvn	r0, #1
   18e68:	b	189d4 <__printf_chk@plt+0x14234>
   18e6c:	mov	r4, r5
   18e70:	ldr	r9, [sp, #44]	; 0x2c
   18e74:	ldr	r5, [sp, #56]	; 0x38
   18e78:	mov	r8, #0
   18e7c:	mov	r0, r8
   18e80:	bl	1a438 <__printf_chk@plt+0x15c98>
   18e84:	mov	r0, r4
   18e88:	bl	c9c0 <__printf_chk@plt+0x8220>
   18e8c:	b	189c0 <__printf_chk@plt+0x14220>
   18e90:	ldrd	r0, [sp, #64]	; 0x40
   18e94:	strd	r8, [sp, #16]
   18e98:	ldrd	r8, [sp, #88]	; 0x58
   18e9c:	adds	r0, r0, #72	; 0x48
   18ea0:	adc	r1, r1, #0
   18ea4:	adds	r0, r0, r8
   18ea8:	adc	r1, r1, r9
   18eac:	strd	r0, [sp, #120]	; 0x78
   18eb0:	ldrd	r0, [sp, #16]
   18eb4:	cmp	r1, #0
   18eb8:	cmpeq	r0, #72	; 0x48
   18ebc:	ldrd	r0, [sp, #48]	; 0x30
   18ec0:	movhi	r8, #72	; 0x48
   18ec4:	movhi	r9, #0
   18ec8:	strdhi	r8, [sp, #16]
   18ecc:	adds	r0, r0, r2
   18ed0:	ldrd	r8, [sp, #104]	; 0x68
   18ed4:	adc	r1, r1, r3
   18ed8:	adds	r0, r0, r8
   18edc:	adc	r1, r1, r9
   18ee0:	strd	r0, [sp, #48]	; 0x30
   18ee4:	ldrd	r0, [sp, #16]
   18ee8:	mov	r8, r0
   18eec:	mov	r9, r1
   18ef0:	strd	r0, [sp, #104]	; 0x68
   18ef4:	ldrd	r0, [sp, #48]	; 0x30
   18ef8:	adds	r8, r8, r0
   18efc:	adc	r9, r9, r1
   18f00:	strd	r8, [sp, #64]	; 0x40
   18f04:	mov	r8, #26
   18f08:	mov	r9, #0
   18f0c:	b	18c60 <__printf_chk@plt+0x144c0>
   18f10:	ldrd	r6, [sp, #24]
   18f14:	mov	r8, r0
   18f18:	mov	r9, r1
   18f1c:	mov	r0, #0
   18f20:	cmp	r7, #0
   18f24:	cmpeq	r6, #-2147483648	; 0x80000000
   18f28:	mov	r1, #0
   18f2c:	mov	r2, r6
   18f30:	mov	r3, r7
   18f34:	movhi	r2, #-2147483648	; 0x80000000
   18f38:	movhi	r3, #0
   18f3c:	cmp	r9, #0
   18f40:	cmpeq	r8, #-2147483648	; 0x80000000
   18f44:	strd	r0, [sp, #48]	; 0x30
   18f48:	movhi	r8, #-2147483648	; 0x80000000
   18f4c:	movhi	r9, #0
   18f50:	mov	r6, #72	; 0x48
   18f54:	mov	r7, #0
   18f58:	mov	r0, #8
   18f5c:	mov	r1, #0
   18f60:	strd	r6, [sp, #104]	; 0x68
   18f64:	strd	r0, [sp, #64]	; 0x40
   18f68:	b	18bf8 <__printf_chk@plt+0x14458>
   18f6c:	bl	41b8 <__stack_chk_fail@plt>
   18f70:	mov	r0, #0
   18f74:	mov	r1, #0
   18f78:	mov	r6, #72	; 0x48
   18f7c:	strd	r0, [sp, #104]	; 0x68
   18f80:	mov	r7, #0
   18f84:	mov	r0, #8
   18f88:	mov	r1, #0
   18f8c:	strd	r0, [sp, #64]	; 0x40
   18f90:	b	18bf8 <__printf_chk@plt+0x14458>
   18f94:	bl	1a3d4 <__printf_chk@plt+0x15c34>
   18f98:	subs	sl, r0, #0
   18f9c:	beq	19034 <__printf_chk@plt+0x14894>
   18fa0:	ldrd	r6, [r4]
   18fa4:	mov	r0, r5
   18fa8:	mov	r3, r7
   18fac:	mov	r2, r6
   18fb0:	strd	r6, [sp, #112]	; 0x70
   18fb4:	bl	15400 <__printf_chk@plt+0x10c60>
   18fb8:	subs	r3, r0, #0
   18fbc:	bne	19314 <__printf_chk@plt+0x14b74>
   18fc0:	ldrd	r2, [r4]
   18fc4:	mvn	r0, #-2147483648	; 0x80000000
   18fc8:	ldrd	r6, [sp, #112]	; 0x70
   18fcc:	mov	r1, #0
   18fd0:	subs	r2, r2, r6
   18fd4:	sbc	r3, r3, r7
   18fd8:	cmp	r3, r1
   18fdc:	cmpeq	r2, r0
   18fe0:	bhi	1911c <__printf_chk@plt+0x1497c>
   18fe4:	ldrd	r8, [sp, #24]
   18fe8:	orrs	r9, r8, r9
   18fec:	beq	1910c <__printf_chk@plt+0x1496c>
   18ff0:	mov	r6, #0
   18ff4:	mov	r7, #0
   18ff8:	ldr	fp, [sp, #112]	; 0x70
   18ffc:	ldrd	r8, [sp, #24]
   19000:	b	19018 <__printf_chk@plt+0x14878>
   19004:	adds	r6, r6, #1
   19008:	adc	r7, r7, #0
   1900c:	cmp	r7, r9
   19010:	cmpeq	r6, r8
   19014:	beq	1910c <__printf_chk@plt+0x1496c>
   19018:	ldr	r1, [r4]
   1901c:	mov	r0, sl
   19020:	rsb	r1, fp, r1
   19024:	add	r1, r1, r6
   19028:	bl	1a4dc <__printf_chk@plt+0x15d3c>
   1902c:	cmp	r0, #0
   19030:	beq	19004 <__printf_chk@plt+0x14864>
   19034:	mov	r4, r5
   19038:	mov	r8, sl
   1903c:	ldr	r9, [sp, #44]	; 0x2c
   19040:	mvn	sl, #1
   19044:	ldr	r5, [sp, #56]	; 0x38
   19048:	b	18e7c <__printf_chk@plt+0x146dc>
   1904c:	mov	r6, #72	; 0x48
   19050:	mov	r7, #0
   19054:	mov	r0, #0
   19058:	mov	r1, #0
   1905c:	strd	r6, [sp, #104]	; 0x68
   19060:	strd	r0, [sp, #64]	; 0x40
   19064:	b	18bf8 <__printf_chk@plt+0x14458>
   19068:	ldr	r0, [sp, #44]	; 0x2c
   1906c:	mov	r1, r8
   19070:	mov	r2, r8
   19074:	bl	15618 <__printf_chk@plt+0x10e78>
   19078:	subs	sl, r0, #0
   1907c:	beq	18ad8 <__printf_chk@plt+0x14338>
   19080:	mov	r4, r5
   19084:	ldr	r9, [sp, #44]	; 0x2c
   19088:	ldr	r5, [sp, #56]	; 0x38
   1908c:	b	18e7c <__printf_chk@plt+0x146dc>
   19090:	ldrd	r8, [r4, #8]
   19094:	mov	r0, #0
   19098:	mov	r1, #0
   1909c:	b	18b54 <__printf_chk@plt+0x143b4>
   190a0:	cmp	fp, #34	; 0x22
   190a4:	beq	18fc0 <__printf_chk@plt+0x14820>
   190a8:	ldrd	r8, [sp, #24]
   190ac:	orrs	r9, r8, r9
   190b0:	beq	18dec <__printf_chk@plt+0x1464c>
   190b4:	mov	r6, #0
   190b8:	mov	r7, #0
   190bc:	ldrd	r8, [sp, #24]
   190c0:	b	190d8 <__printf_chk@plt+0x14938>
   190c4:	adds	r6, r6, #1
   190c8:	adc	r7, r7, #0
   190cc:	cmp	r7, r9
   190d0:	cmpeq	r6, r8
   190d4:	beq	18dec <__printf_chk@plt+0x1464c>
   190d8:	ldrd	r2, [r4]
   190dc:	mov	r0, r5
   190e0:	adds	r2, r2, r6
   190e4:	adc	r3, r3, r7
   190e8:	bl	15400 <__printf_chk@plt+0x10c60>
   190ec:	cmp	r0, #0
   190f0:	beq	190c4 <__printf_chk@plt+0x14924>
   190f4:	mov	r4, r5
   190f8:	mov	r8, sl
   190fc:	ldr	r9, [sp, #44]	; 0x2c
   19100:	mov	sl, r0
   19104:	ldr	r5, [sp, #56]	; 0x38
   19108:	b	18e7c <__printf_chk@plt+0x146dc>
   1910c:	mov	fp, #34	; 0x22
   19110:	b	18dec <__printf_chk@plt+0x1464c>
   19114:	mov	sl, r0
   19118:	b	189c0 <__printf_chk@plt+0x14220>
   1911c:	ldr	r1, [pc, #884]	; 19498 <__printf_chk@plt+0x14cf8>
   19120:	ldr	r0, [pc, #884]	; 1949c <__printf_chk@plt+0x14cfc>
   19124:	add	r1, pc, r1
   19128:	add	r0, pc, r0
   1912c:	add	r1, r1, #64	; 0x40
   19130:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19134:	mov	r0, sl
   19138:	bl	1a438 <__printf_chk@plt+0x15c98>
   1913c:	mov	r0, r5
   19140:	bl	c9c0 <__printf_chk@plt+0x8220>
   19144:	ldr	r0, [sp, #128]	; 0x80
   19148:	mov	r1, #1
   1914c:	bl	155b4 <__printf_chk@plt+0x10e14>
   19150:	subs	sl, r0, #0
   19154:	bne	192f4 <__printf_chk@plt+0x14b54>
   19158:	ldr	r0, [sp, #128]	; 0x80
   1915c:	ldr	r1, [sp, #44]	; 0x2c
   19160:	bl	1571c <__printf_chk@plt+0x10f7c>
   19164:	subs	sl, r0, #0
   19168:	bne	192f4 <__printf_chk@plt+0x14b54>
   1916c:	ldr	r7, [sp, #60]	; 0x3c
   19170:	ldr	r7, [r7, #12]
   19174:	cmp	r7, #0
   19178:	str	r7, [sp, #60]	; 0x3c
   1917c:	bne	18aa0 <__printf_chk@plt+0x14300>
   19180:	ldr	r9, [sp, #44]	; 0x2c
   19184:	ldr	r6, [sp, #132]	; 0x84
   19188:	ldr	fp, [sp, #128]	; 0x80
   1918c:	ldr	r4, [sp, #136]	; 0x88
   19190:	ldr	r7, [sp, #140]	; 0x8c
   19194:	ldr	r5, [sp, #56]	; 0x38
   19198:	mov	r0, r9
   1919c:	mov	r8, #0
   191a0:	bl	cd24 <__printf_chk@plt+0x8584>
   191a4:	ldr	r3, [r6, #28]
   191a8:	b	191b4 <__printf_chk@plt+0x14a14>
   191ac:	mov	r8, r3
   191b0:	ldr	r3, [r3, #8]
   191b4:	cmp	r3, #0
   191b8:	bne	191ac <__printf_chk@plt+0x14a0c>
   191bc:	b	191dc <__printf_chk@plt+0x14a3c>
   191c0:	ldm	r8, {r1, r2}
   191c4:	bl	15618 <__printf_chk@plt+0x10e78>
   191c8:	cmp	r0, #0
   191cc:	bne	19114 <__printf_chk@plt+0x14974>
   191d0:	mov	r0, r8
   191d4:	bl	170dc <__printf_chk@plt+0x1293c>
   191d8:	mov	r8, r0
   191dc:	cmp	r8, #0
   191e0:	mov	r0, r9
   191e4:	bne	191c0 <__printf_chk@plt+0x14a20>
   191e8:	bl	cfb0 <__printf_chk@plt+0x8810>
   191ec:	cmp	r0, #0
   191f0:	bne	19370 <__printf_chk@plt+0x14bd0>
   191f4:	mov	r0, r9
   191f8:	bl	cd24 <__printf_chk@plt+0x8584>
   191fc:	ldr	r3, [r6, #32]
   19200:	b	1920c <__printf_chk@plt+0x14a6c>
   19204:	mov	r8, r3
   19208:	ldr	r3, [r3, #8]
   1920c:	cmp	r3, #0
   19210:	bne	19204 <__printf_chk@plt+0x14a64>
   19214:	cmp	r8, #0
   19218:	mov	r0, r9
   1921c:	beq	1939c <__printf_chk@plt+0x14bfc>
   19220:	ldm	r8, {r1, r2}
   19224:	bl	15618 <__printf_chk@plt+0x10e78>
   19228:	cmp	r0, #0
   1922c:	bne	19114 <__printf_chk@plt+0x14974>
   19230:	mov	r0, r8
   19234:	bl	170dc <__printf_chk@plt+0x1293c>
   19238:	mov	r8, r0
   1923c:	b	19214 <__printf_chk@plt+0x14a74>
   19240:	mov	r8, r4
   19244:	mov	r0, r5
   19248:	mov	r4, #0
   1924c:	bl	cd24 <__printf_chk@plt+0x8584>
   19250:	ldr	r6, [sp, #60]	; 0x3c
   19254:	ldr	r3, [r6, #8]
   19258:	b	19264 <__printf_chk@plt+0x14ac4>
   1925c:	mov	r4, r3
   19260:	ldr	r3, [r3, #4]
   19264:	cmp	r3, #0
   19268:	bne	1925c <__printf_chk@plt+0x14abc>
   1926c:	b	1928c <__printf_chk@plt+0x14aec>
   19270:	ldr	r1, [r4]
   19274:	bl	156dc <__printf_chk@plt+0x10f3c>
   19278:	cmp	r0, #0
   1927c:	bne	19300 <__printf_chk@plt+0x14b60>
   19280:	mov	r0, r4
   19284:	bl	17078 <__printf_chk@plt+0x128d8>
   19288:	mov	r4, r0
   1928c:	cmp	r4, #0
   19290:	mov	r0, r5
   19294:	bne	19270 <__printf_chk@plt+0x14ad0>
   19298:	bl	cfb0 <__printf_chk@plt+0x8810>
   1929c:	cmp	r0, #0
   192a0:	bne	192b8 <__printf_chk@plt+0x14b18>
   192a4:	mov	r0, r8
   192a8:	bl	1a438 <__printf_chk@plt+0x15c98>
   192ac:	mov	r0, r5
   192b0:	bl	c9c0 <__printf_chk@plt+0x8220>
   192b4:	b	19144 <__printf_chk@plt+0x149a4>
   192b8:	ldr	r0, [sp, #44]	; 0x2c
   192bc:	mov	r1, #35	; 0x23
   192c0:	bl	155b4 <__printf_chk@plt+0x10e14>
   192c4:	subs	sl, r0, #0
   192c8:	bne	19080 <__printf_chk@plt+0x148e0>
   192cc:	mov	r1, r5
   192d0:	ldr	r0, [sp, #44]	; 0x2c
   192d4:	bl	1571c <__printf_chk@plt+0x10f7c>
   192d8:	mov	sl, r0
   192dc:	mov	r0, r8
   192e0:	bl	1a438 <__printf_chk@plt+0x15c98>
   192e4:	mov	r0, r5
   192e8:	bl	c9c0 <__printf_chk@plt+0x8220>
   192ec:	cmp	sl, #0
   192f0:	beq	19144 <__printf_chk@plt+0x149a4>
   192f4:	ldr	r9, [sp, #44]	; 0x2c
   192f8:	ldr	r5, [sp, #56]	; 0x38
   192fc:	b	189c0 <__printf_chk@plt+0x14220>
   19300:	mov	r4, r5
   19304:	mov	sl, r0
   19308:	ldr	r9, [sp, #44]	; 0x2c
   1930c:	ldr	r5, [sp, #56]	; 0x38
   19310:	b	18e7c <__printf_chk@plt+0x146dc>
   19314:	mov	r4, r5
   19318:	mov	r8, sl
   1931c:	ldr	r9, [sp, #44]	; 0x2c
   19320:	mov	sl, r3
   19324:	ldr	r5, [sp, #56]	; 0x38
   19328:	b	18e7c <__printf_chk@plt+0x146dc>
   1932c:	mov	fp, r7
   19330:	b	18dac <__printf_chk@plt+0x1460c>
   19334:	ldr	r9, [sp, #44]	; 0x2c
   19338:	mvn	sl, #1
   1933c:	ldr	r5, [sp, #56]	; 0x38
   19340:	b	189c0 <__printf_chk@plt+0x14220>
   19344:	cmp	fp, #0
   19348:	beq	1932c <__printf_chk@plt+0x14b8c>
   1934c:	subs	r2, fp, #33	; 0x21
   19350:	rsbs	r3, r2, #0
   19354:	adcs	r3, r3, r2
   19358:	cmp	r7, fp
   1935c:	orrne	r3, r3, #1
   19360:	cmp	r3, #0
   19364:	movne	r6, #0
   19368:	bne	18d44 <__printf_chk@plt+0x145a4>
   1936c:	b	18dbc <__printf_chk@plt+0x1461c>
   19370:	mov	r0, fp
   19374:	mov	r1, #2
   19378:	bl	155b4 <__printf_chk@plt+0x10e14>
   1937c:	subs	sl, r0, #0
   19380:	bne	189c0 <__printf_chk@plt+0x14220>
   19384:	mov	r0, fp
   19388:	mov	r1, r9
   1938c:	bl	1571c <__printf_chk@plt+0x10f7c>
   19390:	subs	sl, r0, #0
   19394:	bne	189c0 <__printf_chk@plt+0x14220>
   19398:	b	191f4 <__printf_chk@plt+0x14a54>
   1939c:	bl	cfb0 <__printf_chk@plt+0x8810>
   193a0:	cmp	r0, #0
   193a4:	bne	19460 <__printf_chk@plt+0x14cc0>
   193a8:	sub	r6, r4, #4
   193ac:	add	ip, sp, #152	; 0x98
   193b0:	mov	r4, #0
   193b4:	add	r8, sp, #148	; 0x94
   193b8:	str	ip, [sp, #44]	; 0x2c
   193bc:	b	19450 <__printf_chk@plt+0x14cb0>
   193c0:	mov	r0, fp
   193c4:	mov	r1, #4
   193c8:	bl	155b4 <__printf_chk@plt+0x10e14>
   193cc:	subs	sl, r0, #0
   193d0:	bne	189c0 <__printf_chk@plt+0x14220>
   193d4:	ldr	r0, [r6, #4]
   193d8:	mov	r1, fp
   193dc:	bl	f000 <__printf_chk@plt+0xa860>
   193e0:	subs	sl, r0, #0
   193e4:	bne	189c0 <__printf_chk@plt+0x14220>
   193e8:	ldr	ip, [r6, #4]!
   193ec:	mov	r0, fp
   193f0:	str	ip, [sp, #36]	; 0x24
   193f4:	bl	d150 <__printf_chk@plt+0x89b0>
   193f8:	mov	r3, r0
   193fc:	mov	r0, fp
   19400:	str	r3, [sp, #40]	; 0x28
   19404:	bl	cfb0 <__printf_chk@plt+0x8810>
   19408:	ldr	ip, [sp, #36]	; 0x24
   1940c:	mov	r1, r8
   19410:	str	sl, [sp, #4]
   19414:	add	r2, sp, #152	; 0x98
   19418:	str	sl, [sp, #8]
   1941c:	ldr	r3, [sp, #40]	; 0x28
   19420:	str	r0, [sp]
   19424:	mov	r0, ip
   19428:	bl	10698 <__printf_chk@plt+0xbef8>
   1942c:	subs	sl, r0, #0
   19430:	bne	189c0 <__printf_chk@plt+0x14220>
   19434:	mov	r0, fp
   19438:	ldr	r1, [sp, #148]	; 0x94
   1943c:	ldr	r2, [sp, #152]	; 0x98
   19440:	bl	15618 <__printf_chk@plt+0x10e78>
   19444:	subs	sl, r0, #0
   19448:	bne	189c0 <__printf_chk@plt+0x14220>
   1944c:	add	r4, r4, #1
   19450:	cmp	r4, r7
   19454:	bne	193c0 <__printf_chk@plt+0x14c20>
   19458:	mov	sl, #0
   1945c:	b	189c0 <__printf_chk@plt+0x14220>
   19460:	mov	r0, fp
   19464:	mov	r1, #3
   19468:	bl	155b4 <__printf_chk@plt+0x10e14>
   1946c:	subs	sl, r0, #0
   19470:	bne	189c0 <__printf_chk@plt+0x14220>
   19474:	mov	r0, fp
   19478:	mov	r1, r9
   1947c:	bl	1571c <__printf_chk@plt+0x10f7c>
   19480:	subs	sl, r0, #0
   19484:	bne	189c0 <__printf_chk@plt+0x14220>
   19488:	b	193a8 <__printf_chk@plt+0x14c08>
   1948c:			; <UNDEFINED> instruction: 0x0005e1bc
   19490:	andeq	r0, r0, r8, lsl #9
   19494:	andeq	sp, r2, r0, asr #9
   19498:	andeq	ip, r2, r8, asr #26
   1949c:	andeq	ip, r2, r4, lsr #28
   194a0:	push	{r3, r4, r5, lr}
   194a4:	mov	r5, r0
   194a8:	mov	r4, r1
   194ac:	bl	176ac <__printf_chk@plt+0x12f0c>
   194b0:	cmp	r0, #0
   194b4:	popne	{r3, r4, r5, pc}
   194b8:	mov	r0, r4
   194bc:	bl	e4c0 <__printf_chk@plt+0x9d20>
   194c0:	cmp	r0, #0
   194c4:	popeq	{r3, r4, r5, pc}
   194c8:	ldr	r1, [pc, #36]	; 194f4 <__printf_chk@plt+0x14d54>
   194cc:	ldr	r0, [pc, #36]	; 194f8 <__printf_chk@plt+0x14d58>
   194d0:	add	r1, pc, r1
   194d4:	add	r0, pc, r0
   194d8:	add	r1, r1, #88	; 0x58
   194dc:	bl	1f034 <__printf_chk@plt+0x1a894>
   194e0:	ldr	r3, [r4, #32]
   194e4:	mov	r0, r5
   194e8:	ldr	r1, [r3, #56]	; 0x38
   194ec:	pop	{r3, r4, r5, lr}
   194f0:	b	176ac <__printf_chk@plt+0x12f0c>
   194f4:	muleq	r2, ip, r9
   194f8:	muleq	r2, r0, sl
   194fc:	ldr	ip, [pc, #3152]	; 1a154 <__printf_chk@plt+0x159b4>
   19500:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19504:	add	ip, pc, ip
   19508:	ldr	lr, [pc, #3144]	; 1a158 <__printf_chk@plt+0x159b8>
   1950c:	sub	sp, sp, #268	; 0x10c
   19510:	mov	r8, r1
   19514:	mov	r1, #0
   19518:	str	r3, [sp, #36]	; 0x24
   1951c:	mov	r3, ip
   19520:	str	r2, [sp, #40]	; 0x28
   19524:	mov	r4, r0
   19528:	ldr	lr, [ip, lr]
   1952c:	str	r1, [sp, #120]	; 0x78
   19530:	str	r1, [sp, #124]	; 0x7c
   19534:	ldr	r3, [lr]
   19538:	str	r1, [r8]
   1953c:	str	lr, [sp, #32]
   19540:	str	r1, [sp, #128]	; 0x80
   19544:	str	r3, [sp, #260]	; 0x104
   19548:	bl	cfb0 <__printf_chk@plt+0x8810>
   1954c:	cmp	r0, #7
   19550:	bls	19688 <__printf_chk@plt+0x14ee8>
   19554:	ldr	r5, [pc, #3072]	; 1a15c <__printf_chk@plt+0x159bc>
   19558:	mov	r0, r4
   1955c:	bl	d150 <__printf_chk@plt+0x89b0>
   19560:	mov	r2, #8
   19564:	add	r5, pc, r5
   19568:	add	r1, r5, #52	; 0x34
   1956c:	bl	4638 <memcmp@plt>
   19570:	subs	r6, r0, #0
   19574:	bne	19688 <__printf_chk@plt+0x14ee8>
   19578:	mov	r0, r4
   1957c:	bl	cad0 <__printf_chk@plt+0x8330>
   19580:	subs	r9, r0, #0
   19584:	beq	19618 <__printf_chk@plt+0x14e78>
   19588:	mov	r1, #8
   1958c:	bl	d4d4 <__printf_chk@plt+0x8d34>
   19590:	subs	sl, r0, #0
   19594:	movne	r7, r6
   19598:	movne	r6, r7
   1959c:	movne	fp, r7
   195a0:	beq	1962c <__printf_chk@plt+0x14e8c>
   195a4:	mov	r0, fp
   195a8:	bl	17884 <__printf_chk@plt+0x130e4>
   195ac:	cmp	r7, #0
   195b0:	subne	r5, r6, #4
   195b4:	movne	r4, #0
   195b8:	beq	195d0 <__printf_chk@plt+0x14e30>
   195bc:	add	r4, r4, #1
   195c0:	ldr	r0, [r5, #4]!
   195c4:	bl	e818 <__printf_chk@plt+0xa078>
   195c8:	cmp	r4, r7
   195cc:	bne	195bc <__printf_chk@plt+0x14e1c>
   195d0:	mov	r0, r6
   195d4:	bl	3bdc <free@plt>
   195d8:	ldr	r0, [sp, #128]	; 0x80
   195dc:	bl	3bdc <free@plt>
   195e0:	ldr	r0, [sp, #124]	; 0x7c
   195e4:	bl	e818 <__printf_chk@plt+0xa078>
   195e8:	mov	r0, r9
   195ec:	bl	c9c0 <__printf_chk@plt+0x8220>
   195f0:	ldr	r0, [sp, #120]	; 0x78
   195f4:	bl	c9c0 <__printf_chk@plt+0x8220>
   195f8:	mov	r0, sl
   195fc:	ldr	r1, [sp, #32]
   19600:	ldr	r2, [sp, #260]	; 0x104
   19604:	ldr	r3, [r1]
   19608:	cmp	r2, r3
   1960c:	bne	1988c <__printf_chk@plt+0x150ec>
   19610:	add	sp, sp, #268	; 0x10c
   19614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19618:	mov	r7, r9
   1961c:	mov	r6, r9
   19620:	mvn	sl, #1
   19624:	mov	fp, r9
   19628:	b	195a4 <__printf_chk@plt+0x14e04>
   1962c:	bl	17850 <__printf_chk@plt+0x130b0>
   19630:	subs	fp, r0, #0
   19634:	beq	196b4 <__printf_chk@plt+0x14f14>
   19638:	mov	r0, r9
   1963c:	add	r1, sp, #144	; 0x90
   19640:	bl	14cf8 <__printf_chk@plt+0x10558>
   19644:	subs	r5, r0, #0
   19648:	bne	196a8 <__printf_chk@plt+0x14f08>
   1964c:	ldr	r3, [sp, #144]	; 0x90
   19650:	cmp	r3, #1
   19654:	movne	r7, sl
   19658:	mvnne	sl, #3
   1965c:	movne	r6, r7
   19660:	bne	195a4 <__printf_chk@plt+0x14e04>
   19664:	mov	r0, r9
   19668:	mov	r1, fp
   1966c:	bl	14bfc <__printf_chk@plt+0x1045c>
   19670:	subs	r6, r0, #0
   19674:	beq	196cc <__printf_chk@plt+0x14f2c>
   19678:	mov	sl, r6
   1967c:	mov	r7, r5
   19680:	mov	r6, r5
   19684:	b	195a4 <__printf_chk@plt+0x14e04>
   19688:	ldr	r1, [pc, #2768]	; 1a160 <__printf_chk@plt+0x159c0>
   1968c:	ldr	r0, [pc, #2768]	; 1a164 <__printf_chk@plt+0x159c4>
   19690:	add	r1, pc, r1
   19694:	add	r0, pc, r0
   19698:	add	r1, r1, #108	; 0x6c
   1969c:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   196a0:	mvn	r0, #49	; 0x31
   196a4:	b	195fc <__printf_chk@plt+0x14e5c>
   196a8:	mov	r7, r6
   196ac:	mov	sl, r5
   196b0:	b	195a4 <__printf_chk@plt+0x14e04>
   196b4:	ldr	r0, [pc, #2732]	; 1a168 <__printf_chk@plt+0x159c8>
   196b8:	add	r1, r5, #108	; 0x6c
   196bc:	mov	r6, sl
   196c0:	add	r0, pc, r0
   196c4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   196c8:	b	195d0 <__printf_chk@plt+0x14e30>
   196cc:	mov	r0, r9
   196d0:	add	r1, fp, #8
   196d4:	bl	14bfc <__printf_chk@plt+0x1045c>
   196d8:	cmp	r0, #0
   196dc:	movne	r7, r6
   196e0:	movne	sl, r0
   196e4:	movne	r6, r7
   196e8:	bne	195a4 <__printf_chk@plt+0x14e04>
   196ec:	mov	r0, r9
   196f0:	add	r1, fp, #16
   196f4:	bl	14bfc <__printf_chk@plt+0x1045c>
   196f8:	cmp	r0, #0
   196fc:	movne	r7, #0
   19700:	movne	sl, r0
   19704:	movne	r6, r7
   19708:	bne	195a4 <__printf_chk@plt+0x14e04>
   1970c:	mov	r1, #0
   19710:	mov	r0, r9
   19714:	mov	r2, r1
   19718:	bl	14e8c <__printf_chk@plt+0x106ec>
   1971c:	subs	r5, r0, #0
   19720:	movne	r7, #0
   19724:	movne	sl, r5
   19728:	movne	r6, r7
   1972c:	bne	195a4 <__printf_chk@plt+0x14e04>
   19730:	mov	r0, r9
   19734:	add	r1, fp, #24
   19738:	mov	r2, r5
   1973c:	bl	1501c <__printf_chk@plt+0x1087c>
   19740:	subs	r6, r0, #0
   19744:	bne	19678 <__printf_chk@plt+0x14ed8>
   19748:	ldr	r3, [fp, #8]
   1974c:	add	r0, sp, #264	; 0x108
   19750:	str	r3, [r0, #-80]!	; 0xffffffb0
   19754:	str	r0, [sp, #52]	; 0x34
   19758:	bl	4080 <localtime@plt>
   1975c:	subs	r3, r0, #0
   19760:	beq	19ca8 <__printf_chk@plt+0x15508>
   19764:	add	r5, sp, #264	; 0x108
   19768:	ldr	r2, [pc, #2556]	; 1a16c <__printf_chk@plt+0x159cc>
   1976c:	mov	r1, #64	; 0x40
   19770:	strb	r6, [r5, #-68]!	; 0xffffffbc
   19774:	add	r2, pc, r2
   19778:	mov	r0, r5
   1977c:	bl	3e4c <strftime@plt>
   19780:	ldr	r1, [fp, #24]
   19784:	ldrd	r2, [fp]
   19788:	ldrb	r0, [r1]
   1978c:	cmp	r0, #0
   19790:	beq	19c9c <__printf_chk@plt+0x154fc>
   19794:	ldr	r0, [pc, #2516]	; 1a170 <__printf_chk@plt+0x159d0>
   19798:	add	r0, pc, r0
   1979c:	stmib	sp, {r0, r1}
   197a0:	ldr	r0, [pc, #2508]	; 1a174 <__printf_chk@plt+0x159d4>
   197a4:	str	r5, [sp]
   197a8:	add	r0, pc, r0
   197ac:	bl	1efcc <__printf_chk@plt+0x1a82c>
   197b0:	mov	r0, r4
   197b4:	bl	cfb0 <__printf_chk@plt+0x8810>
   197b8:	mov	r5, r0
   197bc:	mov	r0, r9
   197c0:	bl	cfb0 <__printf_chk@plt+0x8810>
   197c4:	cmp	r5, r0
   197c8:	movcc	r7, #0
   197cc:	mvncc	sl, #0
   197d0:	movcc	r6, r7
   197d4:	bcc	195a4 <__printf_chk@plt+0x14e04>
   197d8:	mov	r0, r4
   197dc:	mov	r7, #0
   197e0:	bl	cfb0 <__printf_chk@plt+0x8810>
   197e4:	mov	r6, r7
   197e8:	mov	r5, r7
   197ec:	mov	r3, r0
   197f0:	mov	r0, r9
   197f4:	str	r3, [sp, #28]
   197f8:	bl	cfb0 <__printf_chk@plt+0x8810>
   197fc:	ldr	r3, [sp, #28]
   19800:	add	r1, sp, #118	; 0x76
   19804:	add	r2, sp, #132	; 0x84
   19808:	str	r1, [sp, #68]	; 0x44
   1980c:	str	r2, [sp, #44]	; 0x2c
   19810:	add	r1, sp, #140	; 0x8c
   19814:	add	r2, sp, #124	; 0x7c
   19818:	str	r1, [sp, #48]	; 0x30
   1981c:	str	r2, [sp, #72]	; 0x48
   19820:	rsb	r3, r0, r3
   19824:	str	r3, [sp, #64]	; 0x40
   19828:	mov	r0, r9
   1982c:	bl	cfb0 <__printf_chk@plt+0x8810>
   19830:	cmp	r0, #0
   19834:	mov	r0, r9
   19838:	beq	19980 <__printf_chk@plt+0x151e0>
   1983c:	add	r1, sp, #118	; 0x76
   19840:	bl	14da4 <__printf_chk@plt+0x10604>
   19844:	cmp	r0, #0
   19848:	bne	19978 <__printf_chk@plt+0x151d8>
   1984c:	mov	r0, r9
   19850:	add	r1, sp, #132	; 0x84
   19854:	add	r2, sp, #140	; 0x8c
   19858:	bl	14e8c <__printf_chk@plt+0x106ec>
   1985c:	cmp	r0, #0
   19860:	bne	19978 <__printf_chk@plt+0x151d8>
   19864:	ldrb	r3, [sp, #118]	; 0x76
   19868:	cmp	r3, #4
   1986c:	beq	19890 <__printf_chk@plt+0x150f0>
   19870:	cmp	r5, #0
   19874:	beq	19828 <__printf_chk@plt+0x15088>
   19878:	ldr	r0, [pc, #2296]	; 1a178 <__printf_chk@plt+0x159d8>
   1987c:	mvn	sl, #3
   19880:	add	r0, pc, r0
   19884:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19888:	b	195a4 <__printf_chk@plt+0x14e04>
   1988c:	bl	41b8 <__stack_chk_fail@plt>
   19890:	ldr	r0, [sp, #132]	; 0x84
   19894:	add	r2, sp, #124	; 0x7c
   19898:	ldr	r1, [sp, #140]	; 0x8c
   1989c:	bl	12824 <__printf_chk@plt+0xe084>
   198a0:	cmp	r0, #0
   198a4:	bne	19a84 <__printf_chk@plt+0x152e4>
   198a8:	mov	r0, r4
   198ac:	bl	cfb0 <__printf_chk@plt+0x8810>
   198b0:	mov	r5, r0
   198b4:	mov	r0, r9
   198b8:	bl	cfb0 <__printf_chk@plt+0x8810>
   198bc:	cmp	r5, r0
   198c0:	bcc	1998c <__printf_chk@plt+0x151ec>
   198c4:	mov	r0, r4
   198c8:	bl	cfb0 <__printf_chk@plt+0x8810>
   198cc:	mov	r5, r0
   198d0:	mov	r0, r9
   198d4:	bl	cfb0 <__printf_chk@plt+0x8810>
   198d8:	add	r1, sp, #132	; 0x84
   198dc:	add	r2, sp, #140	; 0x8c
   198e0:	rsb	r5, r0, r5
   198e4:	mov	r0, r9
   198e8:	bl	14e8c <__printf_chk@plt+0x106ec>
   198ec:	subs	ip, r0, #0
   198f0:	bne	19a84 <__printf_chk@plt+0x152e4>
   198f4:	ldr	r3, [sp, #124]	; 0x7c
   198f8:	mov	r0, r4
   198fc:	ldr	r1, [sp, #132]	; 0x84
   19900:	ldr	r2, [sp, #140]	; 0x8c
   19904:	str	r3, [sp, #56]	; 0x38
   19908:	str	r1, [sp, #24]
   1990c:	str	r2, [sp, #20]
   19910:	str	ip, [sp, #28]
   19914:	bl	d150 <__printf_chk@plt+0x89b0>
   19918:	ldr	ip, [sp, #28]
   1991c:	ldr	r1, [sp, #24]
   19920:	ldr	r2, [sp, #20]
   19924:	str	r5, [sp]
   19928:	str	ip, [sp, #4]
   1992c:	mov	r3, r0
   19930:	ldr	r0, [sp, #56]	; 0x38
   19934:	bl	10750 <__printf_chk@plt+0xbfb0>
   19938:	cmp	r0, #0
   1993c:	bne	19978 <__printf_chk@plt+0x151d8>
   19940:	mov	r5, r0
   19944:	cmp	r5, r7
   19948:	beq	19c58 <__printf_chk@plt+0x154b8>
   1994c:	ldr	r0, [r6, r5, lsl #2]
   19950:	ldr	r1, [sp, #124]	; 0x7c
   19954:	bl	eee8 <__printf_chk@plt+0xa748>
   19958:	cmp	r0, #0
   1995c:	bne	19c44 <__printf_chk@plt+0x154a4>
   19960:	add	r5, r5, #1
   19964:	b	19944 <__printf_chk@plt+0x151a4>
   19968:	ldr	r7, [sp, #44]	; 0x2c
   1996c:	mov	fp, r9
   19970:	ldr	r6, [sp, #48]	; 0x30
   19974:	mov	r9, sl
   19978:	mov	sl, r0
   1997c:	b	195a4 <__printf_chk@plt+0x14e04>
   19980:	bl	cfb0 <__printf_chk@plt+0x8810>
   19984:	cmp	r0, #0
   19988:	beq	19994 <__printf_chk@plt+0x151f4>
   1998c:	mvn	sl, #0
   19990:	b	195a4 <__printf_chk@plt+0x14e04>
   19994:	mov	r0, r9
   19998:	bl	c9c0 <__printf_chk@plt+0x8220>
   1999c:	mov	r0, r4
   199a0:	bl	cad0 <__printf_chk@plt+0x8330>
   199a4:	subs	r9, r0, #0
   199a8:	beq	1a0e0 <__printf_chk@plt+0x15940>
   199ac:	ldr	r1, [sp, #64]	; 0x40
   199b0:	bl	d4d4 <__printf_chk@plt+0x8d34>
   199b4:	cmp	r0, #0
   199b8:	bne	19978 <__printf_chk@plt+0x151d8>
   199bc:	ldr	r3, [pc, #1976]	; 1a17c <__printf_chk@plt+0x159dc>
   199c0:	ldr	r0, [pc, #1976]	; 1a180 <__printf_chk@plt+0x159e0>
   199c4:	ldr	r1, [pc, #1976]	; 1a184 <__printf_chk@plt+0x159e4>
   199c8:	add	r3, pc, r3
   199cc:	str	r7, [sp, #44]	; 0x2c
   199d0:	mov	r7, fp
   199d4:	str	r6, [sp, #48]	; 0x30
   199d8:	mov	r6, r9
   199dc:	add	r0, pc, r0
   199e0:	add	r1, pc, r1
   199e4:	add	r3, r3, #128	; 0x80
   199e8:	str	r0, [sp, #92]	; 0x5c
   199ec:	str	r1, [sp, #96]	; 0x60
   199f0:	str	r3, [sp, #100]	; 0x64
   199f4:	str	sl, [sp, #104]	; 0x68
   199f8:	str	r8, [sp, #108]	; 0x6c
   199fc:	ldr	r2, [pc, #1924]	; 1a188 <__printf_chk@plt+0x159e8>
   19a00:	mov	sl, r6
   19a04:	mov	r9, r7
   19a08:	add	r3, sp, #118	; 0x76
   19a0c:	add	r2, pc, r2
   19a10:	str	r3, [sp, #84]	; 0x54
   19a14:	str	r2, [sp, #88]	; 0x58
   19a18:	mov	r0, sl
   19a1c:	bl	cfb0 <__printf_chk@plt+0x8810>
   19a20:	cmp	r0, #0
   19a24:	beq	19cc4 <__printf_chk@plt+0x15524>
   19a28:	ldr	r0, [sp, #120]	; 0x78
   19a2c:	bl	c9c0 <__printf_chk@plt+0x8220>
   19a30:	mov	r0, sl
   19a34:	add	r1, sp, #118	; 0x76
   19a38:	mov	r3, #0
   19a3c:	str	r3, [sp, #120]	; 0x78
   19a40:	bl	14da4 <__printf_chk@plt+0x10604>
   19a44:	cmp	r0, #0
   19a48:	bne	19968 <__printf_chk@plt+0x151c8>
   19a4c:	mov	r0, sl
   19a50:	add	r1, sp, #120	; 0x78
   19a54:	bl	15750 <__printf_chk@plt+0x10fb0>
   19a58:	cmp	r0, #0
   19a5c:	bne	19968 <__printf_chk@plt+0x151c8>
   19a60:	ldrb	r1, [sp, #118]	; 0x76
   19a64:	sub	r3, r1, #1
   19a68:	cmp	r3, #3
   19a6c:	addls	pc, pc, r3, lsl #2
   19a70:	b	19c20 <__printf_chk@plt+0x15480>
   19a74:	b	19b9c <__printf_chk@plt+0x153fc>
   19a78:	b	19af8 <__printf_chk@plt+0x15358>
   19a7c:	b	19af8 <__printf_chk@plt+0x15358>
   19a80:	b	19a8c <__printf_chk@plt+0x152ec>
   19a84:	mvn	sl, #3
   19a88:	b	195a4 <__printf_chk@plt+0x14e04>
   19a8c:	ldr	r0, [sp, #120]	; 0x78
   19a90:	bl	c9c0 <__printf_chk@plt+0x8220>
   19a94:	mov	r3, #0
   19a98:	mov	r1, r3
   19a9c:	mov	r0, sl
   19aa0:	mov	r2, r3
   19aa4:	str	r3, [sp, #120]	; 0x78
   19aa8:	bl	14e8c <__printf_chk@plt+0x106ec>
   19aac:	cmp	r0, #0
   19ab0:	bne	19968 <__printf_chk@plt+0x151c8>
   19ab4:	ldr	r0, [sp, #120]	; 0x78
   19ab8:	cmp	r0, #0
   19abc:	beq	19a18 <__printf_chk@plt+0x15278>
   19ac0:	bl	cfb0 <__printf_chk@plt+0x8810>
   19ac4:	mov	r6, sl
   19ac8:	mov	r7, r9
   19acc:	cmp	r0, #0
   19ad0:	beq	199fc <__printf_chk@plt+0x1525c>
   19ad4:	ldr	r0, [pc, #1712]	; 1a18c <__printf_chk@plt+0x159ec>
   19ad8:	mov	r9, sl
   19adc:	mov	fp, r7
   19ae0:	ldr	r6, [sp, #48]	; 0x30
   19ae4:	add	r0, pc, r0
   19ae8:	ldr	r7, [sp, #44]	; 0x2c
   19aec:	mvn	sl, #3
   19af0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19af4:	b	195a4 <__printf_chk@plt+0x14e04>
   19af8:	add	r5, sp, #128	; 0x80
   19afc:	add	r4, sp, #136	; 0x88
   19b00:	ldr	r0, [sp, #120]	; 0x78
   19b04:	bl	cfb0 <__printf_chk@plt+0x8810>
   19b08:	cmp	r0, #0
   19b0c:	beq	19ab4 <__printf_chk@plt+0x15314>
   19b10:	ldr	r0, [sp, #120]	; 0x78
   19b14:	mov	r1, r5
   19b18:	mov	r2, r4
   19b1c:	bl	14f3c <__printf_chk@plt+0x1079c>
   19b20:	cmp	r0, #0
   19b24:	bne	19968 <__printf_chk@plt+0x151c8>
   19b28:	ldrb	r3, [sp, #118]	; 0x76
   19b2c:	cmp	r3, #3
   19b30:	beq	19b60 <__printf_chk@plt+0x153c0>
   19b34:	cmp	r3, #2
   19b38:	addeq	r0, r9, #28
   19b3c:	beq	19b44 <__printf_chk@plt+0x153a4>
   19b40:	add	r0, r9, #32
   19b44:	ldr	r1, [sp, #128]	; 0x80
   19b48:	ldr	r2, [sp, #136]	; 0x88
   19b4c:	bl	17394 <__printf_chk@plt+0x12bf4>
   19b50:	cmp	r0, #0
   19b54:	bne	19968 <__printf_chk@plt+0x151c8>
   19b58:	str	r0, [sp, #128]	; 0x80
   19b5c:	b	19b00 <__printf_chk@plt+0x15360>
   19b60:	ldr	r3, [sp, #136]	; 0x88
   19b64:	cmp	r3, #20
   19b68:	beq	19b40 <__printf_chk@plt+0x153a0>
   19b6c:	ldr	r1, [pc, #1564]	; 1a190 <__printf_chk@plt+0x159f0>
   19b70:	mov	fp, r9
   19b74:	ldr	r0, [pc, #1560]	; 1a194 <__printf_chk@plt+0x159f4>
   19b78:	mov	r9, sl
   19b7c:	add	r1, pc, r1
   19b80:	ldr	r7, [sp, #44]	; 0x2c
   19b84:	add	r0, pc, r0
   19b88:	add	r1, r1, #108	; 0x6c
   19b8c:	ldr	r6, [sp, #48]	; 0x30
   19b90:	mvn	sl, #3
   19b94:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19b98:	b	195a4 <__printf_chk@plt+0x14e04>
   19b9c:	mov	r3, #0
   19ba0:	ldr	r6, [sp, #120]	; 0x78
   19ba4:	str	r3, [sp, #156]	; 0x9c
   19ba8:	str	r3, [sp, #160]	; 0xa0
   19bac:	str	r3, [sp, #164]	; 0xa4
   19bb0:	bl	c728 <__printf_chk@plt+0x7f88>
   19bb4:	cmp	r0, #0
   19bb8:	str	r0, [sp, #156]	; 0x9c
   19bbc:	beq	19ec0 <__printf_chk@plt+0x15720>
   19bc0:	add	r7, sp, #148	; 0x94
   19bc4:	add	r1, sp, #152	; 0x98
   19bc8:	mov	r0, r6
   19bcc:	str	r1, [sp, #64]	; 0x40
   19bd0:	add	r2, sp, #152	; 0x98
   19bd4:	mov	r1, r7
   19bd8:	bl	14e8c <__printf_chk@plt+0x106ec>
   19bdc:	subs	r8, r0, #0
   19be0:	beq	19e10 <__printf_chk@plt+0x15670>
   19be4:	mov	r4, r8
   19be8:	ldr	r0, [sp, #160]	; 0xa0
   19bec:	bl	3bdc <free@plt>
   19bf0:	ldr	r0, [sp, #164]	; 0xa4
   19bf4:	bl	e818 <__printf_chk@plt+0xa078>
   19bf8:	ldr	r0, [sp, #156]	; 0x9c
   19bfc:	bl	c9c0 <__printf_chk@plt+0x8220>
   19c00:	cmp	r4, #0
   19c04:	beq	19ab4 <__printf_chk@plt+0x15314>
   19c08:	mov	fp, r9
   19c0c:	ldr	r7, [sp, #44]	; 0x2c
   19c10:	mov	r9, sl
   19c14:	ldr	r6, [sp, #48]	; 0x30
   19c18:	mov	sl, r4
   19c1c:	b	195a4 <__printf_chk@plt+0x14e04>
   19c20:	ldr	r0, [pc, #1392]	; 1a198 <__printf_chk@plt+0x159f8>
   19c24:	mov	fp, r9
   19c28:	ldr	r7, [sp, #44]	; 0x2c
   19c2c:	mov	r9, sl
   19c30:	add	r0, pc, r0
   19c34:	ldr	r6, [sp, #48]	; 0x30
   19c38:	mvn	sl, #3
   19c3c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19c40:	b	195a4 <__printf_chk@plt+0x14e04>
   19c44:	ldr	r0, [pc, #1360]	; 1a19c <__printf_chk@plt+0x159fc>
   19c48:	mvn	sl, #3
   19c4c:	add	r0, pc, r0
   19c50:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19c54:	b	195a4 <__printf_chk@plt+0x14e04>
   19c58:	add	r3, r7, #1
   19c5c:	mov	r0, r6
   19c60:	mov	r2, #4
   19c64:	str	r3, [sp, #28]
   19c68:	mov	r1, r3
   19c6c:	bl	40afc <__printf_chk@plt+0x3c35c>
   19c70:	ldr	r3, [sp, #28]
   19c74:	cmp	r0, #0
   19c78:	beq	1a0e0 <__printf_chk@plt+0x15940>
   19c7c:	ldr	r2, [sp, #124]	; 0x7c
   19c80:	mov	r6, r0
   19c84:	mov	r5, #1
   19c88:	str	r2, [r0, r7, lsl #2]
   19c8c:	mov	r0, #0
   19c90:	mov	r7, r3
   19c94:	str	r0, [sp, #124]	; 0x7c
   19c98:	b	19828 <__printf_chk@plt+0x15088>
   19c9c:	ldr	r0, [pc, #1276]	; 1a1a0 <__printf_chk@plt+0x15a00>
   19ca0:	add	r0, pc, r0
   19ca4:	b	1979c <__printf_chk@plt+0x14ffc>
   19ca8:	add	r5, sp, #196	; 0xc4
   19cac:	ldr	r1, [pc, #1264]	; 1a1a4 <__printf_chk@plt+0x15a04>
   19cb0:	mov	r2, #64	; 0x40
   19cb4:	add	r1, pc, r1
   19cb8:	mov	r0, r5
   19cbc:	bl	40c28 <__printf_chk@plt+0x3c488>
   19cc0:	b	19780 <__printf_chk@plt+0x14fe0>
   19cc4:	ldr	r6, [sp, #48]	; 0x30
   19cc8:	mov	fp, r9
   19ccc:	ldr	r8, [sp, #108]	; 0x6c
   19cd0:	mov	r9, sl
   19cd4:	ldr	sl, [sp, #104]	; 0x68
   19cd8:	mov	r5, r0
   19cdc:	ldr	r7, [sp, #44]	; 0x2c
   19ce0:	mov	r4, r6
   19ce4:	str	r6, [sp, #44]	; 0x2c
   19ce8:	mov	r6, r0
   19cec:	cmp	r6, r7
   19cf0:	beq	19d24 <__printf_chk@plt+0x15584>
   19cf4:	mov	r0, fp
   19cf8:	ldr	r1, [r4], #4
   19cfc:	bl	194a0 <__printf_chk@plt+0x14d00>
   19d00:	cmp	r0, #0
   19d04:	moveq	r5, #1
   19d08:	beq	19d1c <__printf_chk@plt+0x1557c>
   19d0c:	ldr	r0, [r4, #-4]
   19d10:	bl	e818 <__printf_chk@plt+0xa078>
   19d14:	mov	r0, #0
   19d18:	str	r0, [r4, #-4]
   19d1c:	add	r6, r6, #1
   19d20:	b	19cec <__printf_chk@plt+0x1554c>
   19d24:	eor	r4, r5, #1
   19d28:	mov	r3, r5
   19d2c:	cmp	r7, #0
   19d30:	moveq	r4, #0
   19d34:	andne	r4, r4, #1
   19d38:	ldr	r6, [sp, #44]	; 0x2c
   19d3c:	cmp	r4, #0
   19d40:	bne	19de8 <__printf_chk@plt+0x15648>
   19d44:	ldr	r1, [sp, #36]	; 0x24
   19d48:	cmp	r1, #0
   19d4c:	moveq	r3, #0
   19d50:	andne	r3, r3, #1
   19d54:	cmp	r3, #0
   19d58:	beq	19de0 <__printf_chk@plt+0x15640>
   19d5c:	mov	r2, r8
   19d60:	mov	r3, r4
   19d64:	mov	r8, r6
   19d68:	ldr	r0, [sp, #36]	; 0x24
   19d6c:	eor	r1, r3, #1
   19d70:	cmp	r4, r0
   19d74:	movcs	r1, #0
   19d78:	andcc	r1, r1, #1
   19d7c:	cmp	r1, #0
   19d80:	beq	19dd0 <__printf_chk@plt+0x15630>
   19d84:	lsl	r6, r4, #2
   19d88:	mov	r5, #0
   19d8c:	cmp	r5, r7
   19d90:	beq	19dc4 <__printf_chk@plt+0x15624>
   19d94:	ldr	r0, [r8, r5, lsl #2]
   19d98:	cmp	r0, #0
   19d9c:	beq	19dbc <__printf_chk@plt+0x1561c>
   19da0:	ldr	r3, [sp, #40]	; 0x28
   19da4:	ldr	r1, [r3, r6]
   19da8:	str	r2, [sp, #20]
   19dac:	bl	eee8 <__printf_chk@plt+0xa748>
   19db0:	ldr	r2, [sp, #20]
   19db4:	cmp	r0, #0
   19db8:	bne	1a0e8 <__printf_chk@plt+0x15948>
   19dbc:	add	r5, r5, #1
   19dc0:	b	19d8c <__printf_chk@plt+0x155ec>
   19dc4:	mov	r3, #0
   19dc8:	add	r4, r4, #1
   19dcc:	b	19d68 <__printf_chk@plt+0x155c8>
   19dd0:	cmp	r3, #0
   19dd4:	mov	r6, r8
   19dd8:	mov	r8, r2
   19ddc:	beq	19dfc <__printf_chk@plt+0x1565c>
   19de0:	str	fp, [r8]
   19de4:	b	195ac <__printf_chk@plt+0x14e0c>
   19de8:	ldr	r0, [pc, #952]	; 1a1a8 <__printf_chk@plt+0x15a08>
   19dec:	mvn	sl, #50	; 0x32
   19df0:	add	r0, pc, r0
   19df4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19df8:	b	195a4 <__printf_chk@plt+0x14e04>
   19dfc:	ldr	r0, [pc, #936]	; 1a1ac <__printf_chk@plt+0x15a0c>
   19e00:	mvn	sl, #20
   19e04:	add	r0, pc, r0
   19e08:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   19e0c:	b	195a4 <__printf_chk@plt+0x14e04>
   19e10:	mov	r1, r8
   19e14:	mov	r2, r8
   19e18:	mov	r0, r6
   19e1c:	bl	14e8c <__printf_chk@plt+0x106ec>
   19e20:	subs	r8, r0, #0
   19e24:	bne	19be4 <__printf_chk@plt+0x15444>
   19e28:	ldr	r1, [sp, #152]	; 0x98
   19e2c:	cmp	r1, #0
   19e30:	bne	1a0c8 <__printf_chk@plt+0x15928>
   19e34:	add	r3, sp, #119	; 0x77
   19e38:	add	r0, sp, #156	; 0x9c
   19e3c:	add	r1, sp, #168	; 0xa8
   19e40:	add	r2, sp, #160	; 0xa0
   19e44:	str	r3, [sp, #68]	; 0x44
   19e48:	str	r0, [sp, #72]	; 0x48
   19e4c:	str	r1, [sp, #76]	; 0x4c
   19e50:	str	r2, [sp, #80]	; 0x50
   19e54:	mov	r0, r6
   19e58:	bl	cfb0 <__printf_chk@plt+0x8810>
   19e5c:	cmp	r0, #0
   19e60:	beq	19be4 <__printf_chk@plt+0x15444>
   19e64:	ldr	r0, [sp, #156]	; 0x9c
   19e68:	bl	c9c0 <__printf_chk@plt+0x8220>
   19e6c:	mov	r0, r6
   19e70:	add	r1, sp, #119	; 0x77
   19e74:	mov	r3, #0
   19e78:	str	r3, [sp, #156]	; 0x9c
   19e7c:	bl	14da4 <__printf_chk@plt+0x10604>
   19e80:	cmp	r0, #0
   19e84:	bne	1a0ac <__printf_chk@plt+0x1590c>
   19e88:	mov	r0, r6
   19e8c:	add	r1, sp, #156	; 0x9c
   19e90:	bl	15750 <__printf_chk@plt+0x10fb0>
   19e94:	cmp	r0, #0
   19e98:	bne	1a0ac <__printf_chk@plt+0x1590c>
   19e9c:	ldrb	r1, [sp, #119]	; 0x77
   19ea0:	sub	r3, r1, #32
   19ea4:	cmp	r3, #3
   19ea8:	addls	pc, pc, r3, lsl #2
   19eac:	b	1a144 <__printf_chk@plt+0x159a4>
   19eb0:	b	1a0f0 <__printf_chk@plt+0x15950>
   19eb4:	b	1a064 <__printf_chk@plt+0x158c4>
   19eb8:	b	19f28 <__printf_chk@plt+0x15788>
   19ebc:	b	19ed8 <__printf_chk@plt+0x15738>
   19ec0:	mov	fp, r9
   19ec4:	ldr	r7, [sp, #44]	; 0x2c
   19ec8:	mov	r9, sl
   19ecc:	ldr	r6, [sp, #48]	; 0x30
   19ed0:	mvn	sl, #1
   19ed4:	b	195a4 <__printf_chk@plt+0x14e04>
   19ed8:	ldr	r0, [sp, #156]	; 0x9c
   19edc:	bl	cfb0 <__printf_chk@plt+0x8810>
   19ee0:	cmp	r0, #0
   19ee4:	beq	19ffc <__printf_chk@plt+0x1585c>
   19ee8:	ldr	r0, [sp, #156]	; 0x9c
   19eec:	add	r1, sp, #160	; 0xa0
   19ef0:	mov	r2, #0
   19ef4:	bl	1501c <__printf_chk@plt+0x1087c>
   19ef8:	cmp	r0, #0
   19efc:	bne	1a0ac <__printf_chk@plt+0x1590c>
   19f00:	mov	r0, r9
   19f04:	ldr	r1, [sp, #164]	; 0xa4
   19f08:	ldr	r2, [sp, #160]	; 0xa0
   19f0c:	bl	18460 <__printf_chk@plt+0x13cc0>
   19f10:	subs	r4, r0, #0
   19f14:	bne	1a13c <__printf_chk@plt+0x1599c>
   19f18:	ldr	r0, [sp, #160]	; 0xa0
   19f1c:	bl	3bdc <free@plt>
   19f20:	str	r4, [sp, #160]	; 0xa0
   19f24:	b	19ed8 <__printf_chk@plt+0x15738>
   19f28:	bl	1a3d4 <__printf_chk@plt+0x15c34>
   19f2c:	subs	fp, r0, #0
   19f30:	beq	1a05c <__printf_chk@plt+0x158bc>
   19f34:	ldr	r0, [sp, #156]	; 0x9c
   19f38:	add	r1, sp, #176	; 0xb0
   19f3c:	bl	14bfc <__printf_chk@plt+0x1045c>
   19f40:	cmp	r0, #0
   19f44:	bne	1a054 <__printf_chk@plt+0x158b4>
   19f48:	ldr	r0, [sp, #156]	; 0x9c
   19f4c:	mov	r1, r7
   19f50:	add	r2, sp, #152	; 0x98
   19f54:	bl	15974 <__printf_chk@plt+0x111d4>
   19f58:	cmp	r0, #0
   19f5c:	bne	1a054 <__printf_chk@plt+0x158b4>
   19f60:	mov	r0, fp
   19f64:	ldr	r1, [sp, #148]	; 0x94
   19f68:	ldr	r2, [sp, #152]	; 0x98
   19f6c:	bl	1a6e4 <__printf_chk@plt+0x15f44>
   19f70:	cmp	r0, #0
   19f74:	bne	1a01c <__printf_chk@plt+0x1587c>
   19f78:	mov	r0, fp
   19f7c:	bl	1a584 <__printf_chk@plt+0x15de4>
   19f80:	mov	r2, #0
   19f84:	mov	r4, r2
   19f88:	str	r2, [sp, #168]	; 0xa8
   19f8c:	mov	r5, r2
   19f90:	str	r2, [sp, #172]	; 0xac
   19f94:	mov	r3, #0
   19f98:	mov	r2, r0
   19f9c:	strd	r2, [sp, #56]	; 0x38
   19fa0:	ldrd	r2, [sp, #56]	; 0x38
   19fa4:	cmp	r5, r3
   19fa8:	cmpeq	r4, r2
   19fac:	bcs	19ff4 <__printf_chk@plt+0x15854>
   19fb0:	orrs	r3, r4, r5
   19fb4:	beq	19fcc <__printf_chk@plt+0x1582c>
   19fb8:	ldrd	r2, [sp, #176]	; 0xb0
   19fbc:	adds	r2, r2, r4
   19fc0:	adc	r3, r3, r5
   19fc4:	orrs	r0, r2, r3
   19fc8:	beq	1a0b4 <__printf_chk@plt+0x15914>
   19fcc:	mov	r1, r4
   19fd0:	mov	r0, fp
   19fd4:	bl	1a490 <__printf_chk@plt+0x15cf0>
   19fd8:	cmp	r0, #0
   19fdc:	bne	1a02c <__printf_chk@plt+0x1588c>
   19fe0:	ldrd	r4, [sp, #168]	; 0xa8
   19fe4:	adds	r4, r4, #1
   19fe8:	adc	r5, r5, #0
   19fec:	strd	r4, [sp, #168]	; 0xa8
   19ff0:	b	19fa0 <__printf_chk@plt+0x15800>
   19ff4:	mov	r0, fp
   19ff8:	bl	1a438 <__printf_chk@plt+0x15c98>
   19ffc:	ldr	r0, [sp, #156]	; 0x9c
   1a000:	bl	cfb0 <__printf_chk@plt+0x8810>
   1a004:	cmp	r0, #0
   1a008:	beq	19e54 <__printf_chk@plt+0x156b4>
   1a00c:	ldr	r0, [sp, #92]	; 0x5c
   1a010:	mvn	r8, #3
   1a014:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1a018:	b	19be4 <__printf_chk@plt+0x15444>
   1a01c:	mvn	r4, #3
   1a020:	mov	r0, fp
   1a024:	bl	1a438 <__printf_chk@plt+0x15c98>
   1a028:	b	19be8 <__printf_chk@plt+0x15448>
   1a02c:	ldrd	r4, [sp, #168]	; 0xa8
   1a030:	mov	r0, r9
   1a034:	ldrd	r2, [sp, #176]	; 0xb0
   1a038:	ldr	r1, [sp, #164]	; 0xa4
   1a03c:	adds	r2, r2, r4
   1a040:	adc	r3, r3, r5
   1a044:	strd	r2, [sp]
   1a048:	bl	17ee0 <__printf_chk@plt+0x13740>
   1a04c:	cmp	r0, #0
   1a050:	beq	19fe0 <__printf_chk@plt+0x15840>
   1a054:	mov	r4, r0
   1a058:	b	1a020 <__printf_chk@plt+0x15880>
   1a05c:	mvn	r8, #1
   1a060:	b	19be4 <__printf_chk@plt+0x15444>
   1a064:	ldr	r0, [sp, #156]	; 0x9c
   1a068:	add	r1, sp, #176	; 0xb0
   1a06c:	bl	14bfc <__printf_chk@plt+0x1045c>
   1a070:	cmp	r0, #0
   1a074:	bne	1a0ac <__printf_chk@plt+0x1590c>
   1a078:	ldr	r0, [sp, #156]	; 0x9c
   1a07c:	ldr	r1, [sp, #52]	; 0x34
   1a080:	bl	14bfc <__printf_chk@plt+0x1045c>
   1a084:	cmp	r0, #0
   1a088:	bne	1a0ac <__printf_chk@plt+0x1590c>
   1a08c:	ldrd	r4, [sp, #184]	; 0xb8
   1a090:	mov	r0, r9
   1a094:	ldrd	r2, [sp, #176]	; 0xb0
   1a098:	ldr	r1, [sp, #164]	; 0xa4
   1a09c:	strd	r4, [sp]
   1a0a0:	bl	17ee0 <__printf_chk@plt+0x13740>
   1a0a4:	cmp	r0, #0
   1a0a8:	beq	19ffc <__printf_chk@plt+0x1585c>
   1a0ac:	mov	r8, r0
   1a0b0:	b	19be4 <__printf_chk@plt+0x15444>
   1a0b4:	ldr	r0, [sp, #88]	; 0x58
   1a0b8:	mvn	r4, #3
   1a0bc:	ldr	r1, [sp, #100]	; 0x64
   1a0c0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1a0c4:	b	1a020 <__printf_chk@plt+0x15880>
   1a0c8:	ldr	r0, [sp, #148]	; 0x94
   1a0cc:	add	r2, sp, #164	; 0xa4
   1a0d0:	bl	12824 <__printf_chk@plt+0xe084>
   1a0d4:	cmp	r0, #0
   1a0d8:	bne	1a0ac <__printf_chk@plt+0x1590c>
   1a0dc:	b	19e34 <__printf_chk@plt+0x15694>
   1a0e0:	mvn	sl, #1
   1a0e4:	b	195a4 <__printf_chk@plt+0x14e04>
   1a0e8:	mov	r3, #1
   1a0ec:	b	19dc8 <__printf_chk@plt+0x15628>
   1a0f0:	ldr	r0, [sp, #156]	; 0x9c
   1a0f4:	bl	cfb0 <__printf_chk@plt+0x8810>
   1a0f8:	cmp	r0, #0
   1a0fc:	beq	19ffc <__printf_chk@plt+0x1585c>
   1a100:	ldr	r0, [sp, #156]	; 0x9c
   1a104:	add	r1, sp, #168	; 0xa8
   1a108:	bl	14bfc <__printf_chk@plt+0x1045c>
   1a10c:	cmp	r0, #0
   1a110:	bne	1a0ac <__printf_chk@plt+0x1590c>
   1a114:	ldrd	r4, [sp, #168]	; 0xa8
   1a118:	mov	r0, r9
   1a11c:	ldr	r1, [sp, #164]	; 0xa4
   1a120:	mov	r2, r4
   1a124:	mov	r3, r5
   1a128:	strd	r4, [sp]
   1a12c:	bl	17ee0 <__printf_chk@plt+0x13740>
   1a130:	cmp	r0, #0
   1a134:	beq	1a0f0 <__printf_chk@plt+0x15950>
   1a138:	b	1a0ac <__printf_chk@plt+0x1590c>
   1a13c:	mov	r8, r4
   1a140:	b	19be4 <__printf_chk@plt+0x15444>
   1a144:	ldr	r0, [sp, #96]	; 0x60
   1a148:	mvn	r8, #3
   1a14c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1a150:	b	19be4 <__printf_chk@plt+0x15444>
   1a154:	andeq	sp, r5, r0, lsl r6
   1a158:	andeq	r0, r0, r8, lsl #9
   1a15c:	andeq	ip, r2, r8, lsl #18
   1a160:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   1a164:	andeq	ip, r2, r4, ror #17
   1a168:	andeq	ip, r2, r8, asr #17
   1a16c:	andeq	ip, r2, r4, lsr r8
   1a170:	andeq	sl, r2, r0, lsl #12
   1a174:	andeq	ip, r2, r0, lsl r8
   1a178:	andeq	ip, r2, r0, ror #14
   1a17c:	andeq	ip, r2, r4, lsr #9
   1a180:	andeq	ip, r2, r4, lsr #13
   1a184:	andeq	ip, r2, r8, ror r6
   1a188:	andeq	ip, r2, r4, lsr r6
   1a18c:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   1a190:	strdeq	ip, [r2], -r0
   1a194:	andeq	ip, r2, ip, lsr #10
   1a198:	muleq	r2, r4, r4
   1a19c:	andeq	ip, r2, r8, asr #7
   1a1a0:	andeq	fp, r2, r0, lsr #25
   1a1a4:	andeq	ip, r2, r8, ror #5
   1a1a8:	andeq	ip, r2, r4, lsl r3
   1a1ac:	andeq	ip, r2, r8, lsr #6
   1a1b0:	ldr	r3, [pc, #332]	; 1a304 <__printf_chk@plt+0x15b64>
   1a1b4:	ldr	r2, [pc, #332]	; 1a308 <__printf_chk@plt+0x15b68>
   1a1b8:	add	r3, pc, r3
   1a1bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a1c0:	subs	r7, r0, #0
   1a1c4:	ldr	r4, [r3, r2]
   1a1c8:	sub	sp, sp, #8
   1a1cc:	mov	r5, #0
   1a1d0:	mov	r8, r1
   1a1d4:	str	r5, [sp]
   1a1d8:	moveq	r0, r7
   1a1dc:	ldr	r3, [r4]
   1a1e0:	str	r3, [sp, #4]
   1a1e4:	beq	1a270 <__printf_chk@plt+0x15ad0>
   1a1e8:	bl	c728 <__printf_chk@plt+0x7f88>
   1a1ec:	subs	r6, r0, #0
   1a1f0:	beq	1a2f8 <__printf_chk@plt+0x15b58>
   1a1f4:	mov	r0, r7
   1a1f8:	mov	r1, r5
   1a1fc:	bl	40c8 <open64@plt>
   1a200:	cmn	r0, #1
   1a204:	mov	r9, r0
   1a208:	beq	1a248 <__printf_chk@plt+0x15aa8>
   1a20c:	mov	r1, r6
   1a210:	bl	1ab2c <__printf_chk@plt+0x1638c>
   1a214:	subs	sl, r0, #0
   1a218:	beq	1a288 <__printf_chk@plt+0x15ae8>
   1a21c:	bl	45cc <__errno_location@plt>
   1a220:	ldr	r5, [r0]
   1a224:	mov	r0, r9
   1a228:	bl	3f24 <close@plt>
   1a22c:	mov	r0, r6
   1a230:	bl	c9c0 <__printf_chk@plt+0x8220>
   1a234:	ldr	r0, [sp]
   1a238:	bl	17884 <__printf_chk@plt+0x130e4>
   1a23c:	bl	45cc <__errno_location@plt>
   1a240:	mov	r7, r0
   1a244:	b	1a268 <__printf_chk@plt+0x15ac8>
   1a248:	bl	45cc <__errno_location@plt>
   1a24c:	mvn	sl, #23
   1a250:	mov	r7, r0
   1a254:	mov	r0, r6
   1a258:	ldr	r5, [r7]
   1a25c:	bl	c9c0 <__printf_chk@plt+0x8220>
   1a260:	ldr	r0, [sp]
   1a264:	bl	17884 <__printf_chk@plt+0x130e4>
   1a268:	mov	r0, sl
   1a26c:	str	r5, [r7]
   1a270:	ldr	r1, [sp, #4]
   1a274:	ldr	r3, [r4]
   1a278:	cmp	r1, r3
   1a27c:	bne	1a300 <__printf_chk@plt+0x15b60>
   1a280:	add	sp, sp, #8
   1a284:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a288:	mov	r2, sl
   1a28c:	mov	r3, sl
   1a290:	mov	r0, r6
   1a294:	mov	r1, sp
   1a298:	bl	194fc <__printf_chk@plt+0x14d5c>
   1a29c:	subs	sl, r0, #0
   1a2a0:	bne	1a224 <__printf_chk@plt+0x15a84>
   1a2a4:	ldr	r1, [pc, #96]	; 1a30c <__printf_chk@plt+0x15b6c>
   1a2a8:	mov	r2, r7
   1a2ac:	ldr	r0, [pc, #92]	; 1a310 <__printf_chk@plt+0x15b70>
   1a2b0:	add	r1, pc, r1
   1a2b4:	add	r0, pc, r0
   1a2b8:	add	r1, r1, #148	; 0x94
   1a2bc:	bl	1f034 <__printf_chk@plt+0x1a894>
   1a2c0:	mov	r1, r8
   1a2c4:	ldr	r0, [sp]
   1a2c8:	bl	194a0 <__printf_chk@plt+0x14d00>
   1a2cc:	mov	sl, r0
   1a2d0:	mov	r0, r9
   1a2d4:	bl	3f24 <close@plt>
   1a2d8:	mov	r0, r6
   1a2dc:	bl	c9c0 <__printf_chk@plt+0x8220>
   1a2e0:	ldr	r0, [sp]
   1a2e4:	bl	17884 <__printf_chk@plt+0x130e4>
   1a2e8:	cmp	sl, #0
   1a2ec:	moveq	r0, sl
   1a2f0:	beq	1a270 <__printf_chk@plt+0x15ad0>
   1a2f4:	b	1a23c <__printf_chk@plt+0x15a9c>
   1a2f8:	mvn	r0, #1
   1a2fc:	b	1a270 <__printf_chk@plt+0x15ad0>
   1a300:	bl	41b8 <__stack_chk_fail@plt>
   1a304:	andeq	ip, r5, ip, asr r9
   1a308:	andeq	r0, r0, r8, lsl #9
   1a30c:			; <UNDEFINED> instruction: 0x0002bbbc
   1a310:	muleq	r2, ip, lr
   1a314:	push	{r3, r4, r5, lr}
   1a318:	mov	r4, r0
   1a31c:	ldr	r3, [r0, #4]
   1a320:	ldr	r2, [r0, #8]
   1a324:	cmp	r2, r3
   1a328:	bcs	1a38c <__printf_chk@plt+0x15bec>
   1a32c:	cmp	r1, #16777216	; 0x1000000
   1a330:	bhi	1a38c <__printf_chk@plt+0x15bec>
   1a334:	lsr	r5, r1, #5
   1a338:	add	r5, r5, #1
   1a33c:	cmp	r3, r5
   1a340:	bcc	1a34c <__printf_chk@plt+0x15bac>
   1a344:	mov	r0, #0
   1a348:	pop	{r3, r4, r5, pc}
   1a34c:	ldr	r0, [r0]
   1a350:	mov	r1, r5
   1a354:	mov	r2, #4
   1a358:	bl	40afc <__printf_chk@plt+0x3c35c>
   1a35c:	cmp	r0, #0
   1a360:	beq	1a38c <__printf_chk@plt+0x15bec>
   1a364:	ldr	r3, [r4, #4]
   1a368:	mov	r1, #0
   1a36c:	str	r0, [r4]
   1a370:	rsb	r2, r3, r5
   1a374:	add	r0, r0, r3, lsl #2
   1a378:	lsl	r2, r2, #2
   1a37c:	bl	3e70 <memset@plt>
   1a380:	str	r5, [r4, #4]
   1a384:	mov	r0, #0
   1a388:	pop	{r3, r4, r5, pc}
   1a38c:	mvn	r0, #0
   1a390:	pop	{r3, r4, r5, pc}
   1a394:	ldr	r3, [r0, #8]
   1a398:	cmp	r3, #0
   1a39c:	bxeq	lr
   1a3a0:	ldr	r1, [r0]
   1a3a4:	add	r2, r1, r3, lsl #2
   1a3a8:	ldr	r1, [r1, r3, lsl #2]
   1a3ac:	cmp	r1, #0
   1a3b0:	bxne	lr
   1a3b4:	sub	r3, r3, #1
   1a3b8:	str	r3, [r0, #8]
   1a3bc:	cmp	r3, #0
   1a3c0:	bxeq	lr
   1a3c4:	ldr	r1, [r2, #-4]!
   1a3c8:	cmp	r1, #0
   1a3cc:	beq	1a3b4 <__printf_chk@plt+0x15c14>
   1a3d0:	bx	lr
   1a3d4:	push	{r3, r4, r5, lr}
   1a3d8:	mov	r0, #1
   1a3dc:	mov	r1, #12
   1a3e0:	bl	4380 <calloc@plt>
   1a3e4:	subs	r4, r0, #0
   1a3e8:	beq	1a420 <__printf_chk@plt+0x15c80>
   1a3ec:	mov	r0, #1
   1a3f0:	mov	r1, #4
   1a3f4:	bl	4380 <calloc@plt>
   1a3f8:	cmp	r0, #0
   1a3fc:	mov	r5, r0
   1a400:	str	r0, [r4]
   1a404:	beq	1a428 <__printf_chk@plt+0x15c88>
   1a408:	mov	r2, #1
   1a40c:	mov	r3, #0
   1a410:	str	r2, [r4, #4]
   1a414:	mov	r0, r4
   1a418:	str	r3, [r4, #8]
   1a41c:	pop	{r3, r4, r5, pc}
   1a420:	mov	r0, r4
   1a424:	pop	{r3, r4, r5, pc}
   1a428:	mov	r0, r4
   1a42c:	bl	3bdc <free@plt>
   1a430:	mov	r0, r5
   1a434:	pop	{r3, r4, r5, pc}
   1a438:	push	{r4, lr}
   1a43c:	subs	r4, r0, #0
   1a440:	beq	1a460 <__printf_chk@plt+0x15cc0>
   1a444:	ldr	r0, [r4]
   1a448:	cmp	r0, #0
   1a44c:	beq	1a460 <__printf_chk@plt+0x15cc0>
   1a450:	ldr	r1, [r4, #4]
   1a454:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1a458:	ldr	r0, [r4]
   1a45c:	bl	3bdc <free@plt>
   1a460:	mov	r0, r4
   1a464:	pop	{r4, lr}
   1a468:	b	3bdc <free@plt>
   1a46c:	push	{r4, lr}
   1a470:	mov	r4, r0
   1a474:	ldm	r0, {r0, r2}
   1a478:	mov	r1, #0
   1a47c:	lsl	r2, r2, #2
   1a480:	bl	3e70 <memset@plt>
   1a484:	mov	r3, #0
   1a488:	str	r3, [r4, #8]
   1a48c:	pop	{r4, pc}
   1a490:	ldr	r2, [r0, #8]
   1a494:	ldr	r3, [r0, #4]
   1a498:	cmp	r2, r3
   1a49c:	bcs	1a4cc <__printf_chk@plt+0x15d2c>
   1a4a0:	cmp	r3, #0
   1a4a4:	beq	1a4d4 <__printf_chk@plt+0x15d34>
   1a4a8:	lsr	ip, r1, #5
   1a4ac:	cmp	r2, ip
   1a4b0:	bcc	1a4cc <__printf_chk@plt+0x15d2c>
   1a4b4:	ldr	r3, [r0]
   1a4b8:	and	r1, r1, #31
   1a4bc:	ldr	r0, [r3, ip, lsl #2]
   1a4c0:	lsr	r0, r0, r1
   1a4c4:	and	r0, r0, #1
   1a4c8:	bx	lr
   1a4cc:	mov	r0, #0
   1a4d0:	bx	lr
   1a4d4:	mov	r0, r3
   1a4d8:	bx	lr
   1a4dc:	push	{r3, r4, r5, lr}
   1a4e0:	mov	r4, r0
   1a4e4:	mov	r5, r1
   1a4e8:	bl	1a314 <__printf_chk@plt+0x15b74>
   1a4ec:	cmp	r0, #0
   1a4f0:	popne	{r3, r4, r5, pc}
   1a4f4:	ldr	r2, [r4, #8]
   1a4f8:	lsr	r3, r5, #5
   1a4fc:	mov	ip, #1
   1a500:	and	r5, r5, #31
   1a504:	cmp	r3, r2
   1a508:	ldr	r2, [r4]
   1a50c:	strhi	r3, [r4, #8]
   1a510:	mov	r0, #0
   1a514:	ldr	r1, [r2, r3, lsl #2]
   1a518:	orr	r5, r1, ip, lsl r5
   1a51c:	str	r5, [r2, r3, lsl #2]
   1a520:	pop	{r3, r4, r5, pc}
   1a524:	push	{r4, r5}
   1a528:	ldr	r2, [r0, #8]
   1a52c:	ldr	ip, [r0, #4]
   1a530:	cmp	r2, ip
   1a534:	bcs	1a574 <__printf_chk@plt+0x15dd4>
   1a538:	cmp	r1, #16777216	; 0x1000000
   1a53c:	bhi	1a574 <__printf_chk@plt+0x15dd4>
   1a540:	lsr	ip, r1, #5
   1a544:	cmp	r2, ip
   1a548:	bcc	1a574 <__printf_chk@plt+0x15dd4>
   1a54c:	ldr	r2, [r0]
   1a550:	and	r1, r1, #31
   1a554:	mov	r5, #1
   1a558:	ldr	r4, [r2, ip, lsl #2]
   1a55c:	bic	r1, r4, r5, lsl r1
   1a560:	str	r1, [r2, ip, lsl #2]
   1a564:	ldr	r2, [r0, #8]
   1a568:	ldr	r3, [r0, #4]
   1a56c:	cmp	r2, r3
   1a570:	bcc	1a57c <__printf_chk@plt+0x15ddc>
   1a574:	pop	{r4, r5}
   1a578:	bx	lr
   1a57c:	pop	{r4, r5}
   1a580:	b	1a394 <__printf_chk@plt+0x15bf4>
   1a584:	push	{r4, lr}
   1a588:	mov	r4, r0
   1a58c:	ldr	r2, [r0, #8]
   1a590:	ldr	r3, [r0, #4]
   1a594:	cmp	r2, r3
   1a598:	bcc	1a5a4 <__printf_chk@plt+0x15e04>
   1a59c:	mov	r0, #0
   1a5a0:	pop	{r4, pc}
   1a5a4:	bl	1a394 <__printf_chk@plt+0x15bf4>
   1a5a8:	ldr	r0, [r4, #8]
   1a5ac:	ldr	r3, [r4, #4]
   1a5b0:	cmp	r0, r3
   1a5b4:	bcs	1a59c <__printf_chk@plt+0x15dfc>
   1a5b8:	cmp	r3, #0
   1a5bc:	beq	1a59c <__printf_chk@plt+0x15dfc>
   1a5c0:	cmp	r0, #0
   1a5c4:	ldr	r3, [r4]
   1a5c8:	beq	1a5f0 <__printf_chk@plt+0x15e50>
   1a5cc:	ldr	r3, [r3, r0, lsl #2]
   1a5d0:	add	r0, r0, #1
   1a5d4:	cmp	r3, #0
   1a5d8:	lsl	r0, r0, #5
   1a5dc:	poplt	{r4, pc}
   1a5e0:	lsls	r3, r3, #1
   1a5e4:	sub	r0, r0, #1
   1a5e8:	bpl	1a5e0 <__printf_chk@plt+0x15e40>
   1a5ec:	pop	{r4, pc}
   1a5f0:	ldr	r2, [r3]
   1a5f4:	cmp	r2, #0
   1a5f8:	bne	1a5cc <__printf_chk@plt+0x15e2c>
   1a5fc:	b	1a59c <__printf_chk@plt+0x15dfc>
   1a600:	push	{r3, lr}
   1a604:	bl	1a584 <__printf_chk@plt+0x15de4>
   1a608:	add	r0, r0, #7
   1a60c:	lsr	r0, r0, #3
   1a610:	pop	{r3, pc}
   1a614:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a618:	mov	r9, r1
   1a61c:	mov	r4, r2
   1a620:	mov	r6, r0
   1a624:	bl	1a584 <__printf_chk@plt+0x15de4>
   1a628:	add	r0, r0, #7
   1a62c:	lsr	r1, r0, #3
   1a630:	cmp	r4, r1
   1a634:	bcc	1a6dc <__printf_chk@plt+0x15f3c>
   1a638:	ldmib	r6, {r3, ip}
   1a63c:	cmp	ip, r3
   1a640:	bcs	1a6dc <__printf_chk@plt+0x15f3c>
   1a644:	cmp	r1, r4
   1a648:	movcc	r0, r1
   1a64c:	movcs	r0, r4
   1a650:	cmn	ip, #1
   1a654:	subne	sl, r1, #1
   1a658:	movne	r4, #0
   1a65c:	movne	r3, r4
   1a660:	beq	1a6d4 <__printf_chk@plt+0x15f34>
   1a664:	cmp	r3, r0
   1a668:	bcs	1a6c4 <__printf_chk@plt+0x15f24>
   1a66c:	ldr	r2, [r6]
   1a670:	rsb	ip, r3, r1
   1a674:	rsb	r5, r3, sl
   1a678:	add	r8, r3, #4
   1a67c:	add	ip, r9, ip
   1a680:	lsl	r7, r4, #2
   1a684:	ldr	fp, [r2, r4, lsl #2]
   1a688:	add	r3, r3, #1
   1a68c:	mov	r2, #8
   1a690:	strb	fp, [r9, r5]
   1a694:	cmp	r3, r0
   1a698:	beq	1a6c0 <__printf_chk@plt+0x15f20>
   1a69c:	ldr	r5, [r6]
   1a6a0:	add	r3, r3, #1
   1a6a4:	cmp	r3, r8
   1a6a8:	sub	ip, ip, #1
   1a6ac:	ldr	r5, [r5, r7]
   1a6b0:	lsr	r5, r5, r2
   1a6b4:	add	r2, r2, #8
   1a6b8:	strb	r5, [ip, #-1]
   1a6bc:	bne	1a694 <__printf_chk@plt+0x15ef4>
   1a6c0:	ldr	ip, [r6, #8]
   1a6c4:	add	r4, r4, #1
   1a6c8:	add	r2, ip, #1
   1a6cc:	cmp	r2, r4
   1a6d0:	bhi	1a664 <__printf_chk@plt+0x15ec4>
   1a6d4:	mov	r0, #0
   1a6d8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a6dc:	mvn	r0, #0
   1a6e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a6e4:	cmp	r2, #2097152	; 0x200000
   1a6e8:	push	{r3, r4, r5, r6, r7, lr}
   1a6ec:	mov	r4, r2
   1a6f0:	mov	r5, r1
   1a6f4:	mov	r7, r0
   1a6f8:	bhi	1a78c <__printf_chk@plt+0x15fec>
   1a6fc:	lsl	r1, r2, #3
   1a700:	bl	1a314 <__printf_chk@plt+0x15b74>
   1a704:	cmp	r0, #0
   1a708:	popne	{r3, r4, r5, r6, r7, pc}
   1a70c:	mov	r0, r7
   1a710:	bl	1a46c <__printf_chk@plt+0x15ccc>
   1a714:	cmp	r4, #0
   1a718:	beq	1a778 <__printf_chk@plt+0x15fd8>
   1a71c:	add	ip, r4, #3
   1a720:	add	r2, r5, r4
   1a724:	and	r3, ip, #3
   1a728:	mov	r1, r5
   1a72c:	lsr	ip, ip, #2
   1a730:	lsl	r3, r3, #3
   1a734:	sub	ip, ip, #1
   1a738:	str	ip, [r7, #8]
   1a73c:	ldr	r4, [r7]
   1a740:	cmp	r3, #0
   1a744:	ldrb	r6, [r1], #1
   1a748:	ldr	r5, [r4, ip, lsl #2]
   1a74c:	orr	r5, r5, r6, lsl r3
   1a750:	sub	r3, r3, #8
   1a754:	str	r5, [r4, ip, lsl #2]
   1a758:	moveq	r3, #24
   1a75c:	subeq	ip, ip, #1
   1a760:	cmp	r1, r2
   1a764:	bne	1a73c <__printf_chk@plt+0x15f9c>
   1a768:	ldr	r2, [r7, #8]
   1a76c:	ldr	r3, [r7, #4]
   1a770:	cmp	r2, r3
   1a774:	bcc	1a780 <__printf_chk@plt+0x15fe0>
   1a778:	mov	r0, #0
   1a77c:	pop	{r3, r4, r5, r6, r7, pc}
   1a780:	mov	r0, r7
   1a784:	bl	1a394 <__printf_chk@plt+0x15bf4>
   1a788:	b	1a778 <__printf_chk@plt+0x15fd8>
   1a78c:	mvn	r0, #0
   1a790:	pop	{r3, r4, r5, r6, r7, pc}
   1a794:	ldr	ip, [pc, #620]	; 1aa08 <__printf_chk@plt+0x16268>
   1a798:	cmp	r2, #0
   1a79c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a7a0:	sub	sp, sp, #16384	; 0x4000
   1a7a4:	ldr	lr, [pc, #608]	; 1aa0c <__printf_chk@plt+0x1626c>
   1a7a8:	sub	sp, sp, #52	; 0x34
   1a7ac:	add	ip, pc, ip
   1a7b0:	movw	r3, #49144	; 0xbff8
   1a7b4:	str	r2, [sp, #28]
   1a7b8:	movt	r3, #65535	; 0xffff
   1a7bc:	str	r0, [sp, #20]
   1a7c0:	mov	r2, ip
   1a7c4:	ldr	lr, [ip, lr]
   1a7c8:	add	r2, sp, #16384	; 0x4000
   1a7cc:	add	r2, r2, #48	; 0x30
   1a7d0:	mov	r5, r1
   1a7d4:	mov	r1, #0
   1a7d8:	mov	r0, r5
   1a7dc:	str	r1, [r2, r3]
   1a7e0:	add	r2, sp, #16384	; 0x4000
   1a7e4:	ldr	r3, [lr]
   1a7e8:	str	lr, [sp, #24]
   1a7ec:	str	r3, [r2, #44]	; 0x2c
   1a7f0:	ldrne	r3, [sp, #28]
   1a7f4:	strne	r1, [r3]
   1a7f8:	ldr	r1, [pc, #528]	; 1aa10 <__printf_chk@plt+0x16270>
   1a7fc:	add	r1, pc, r1
   1a800:	bl	462c <fopen64@plt>
   1a804:	subs	r6, r0, #0
   1a808:	beq	1a9fc <__printf_chk@plt+0x1625c>
   1a80c:	movw	fp, #49140	; 0xbff4
   1a810:	movw	r7, #49148	; 0xbffc
   1a814:	ldr	r1, [pc, #504]	; 1aa14 <__printf_chk@plt+0x16274>
   1a818:	movt	fp, #65535	; 0xffff
   1a81c:	ldr	r2, [pc, #500]	; 1aa18 <__printf_chk@plt+0x16278>
   1a820:	movt	r7, #65535	; 0xffff
   1a824:	add	r9, sp, #48	; 0x30
   1a828:	add	r4, sp, #44	; 0x2c
   1a82c:	add	r8, sp, #40	; 0x28
   1a830:	add	r1, pc, r1
   1a834:	add	r2, pc, r2
   1a838:	str	r1, [sp, #12]
   1a83c:	str	r2, [sp, #16]
   1a840:	str	r8, [sp]
   1a844:	mov	r0, r6
   1a848:	mov	r1, r5
   1a84c:	mov	r2, r4
   1a850:	mov	r3, #16384	; 0x4000
   1a854:	bl	243f8 <__printf_chk@plt+0x1fc58>
   1a858:	cmn	r0, #1
   1a85c:	beq	1a9cc <__printf_chk@plt+0x1622c>
   1a860:	add	r3, sp, #16384	; 0x4000
   1a864:	add	r1, sp, #16384	; 0x4000
   1a868:	add	r3, r3, #48	; 0x30
   1a86c:	add	r1, r1, #48	; 0x30
   1a870:	ldrb	r3, [r3, r7]
   1a874:	str	r4, [r1, fp]
   1a878:	uxtb	sl, r3
   1a87c:	cmp	sl, #10
   1a880:	beq	1a840 <__printf_chk@plt+0x160a0>
   1a884:	cmp	sl, #35	; 0x23
   1a888:	beq	1a840 <__printf_chk@plt+0x160a0>
   1a88c:	cmp	sl, #0
   1a890:	beq	1a840 <__printf_chk@plt+0x160a0>
   1a894:	mov	r0, r4
   1a898:	ldr	r1, [sp, #12]
   1a89c:	mov	r2, #10
   1a8a0:	bl	3c9c <strncmp@plt>
   1a8a4:	cmp	r0, #0
   1a8a8:	beq	1a9cc <__printf_chk@plt+0x1622c>
   1a8ac:	mov	r0, r4
   1a8b0:	ldr	r1, [sp, #16]
   1a8b4:	bl	4590 <strcmp@plt>
   1a8b8:	cmp	r0, #0
   1a8bc:	beq	1a9cc <__printf_chk@plt+0x1622c>
   1a8c0:	cmp	sl, #9
   1a8c4:	cmpne	sl, #32
   1a8c8:	bne	1a8f4 <__printf_chk@plt+0x16154>
   1a8cc:	sub	ip, r9, #3
   1a8d0:	add	r2, sp, #16384	; 0x4000
   1a8d4:	add	r2, r2, #48	; 0x30
   1a8d8:	str	ip, [r2, fp]
   1a8dc:	ldrb	r3, [ip], #1
   1a8e0:	cmp	r3, #0
   1a8e4:	beq	1a840 <__printf_chk@plt+0x160a0>
   1a8e8:	cmp	r3, #32
   1a8ec:	cmpne	r3, #9
   1a8f0:	beq	1a8d0 <__printf_chk@plt+0x16130>
   1a8f4:	ldr	r0, [sp, #20]
   1a8f8:	sub	r1, r9, #12
   1a8fc:	bl	12860 <__printf_chk@plt+0xe0c0>
   1a900:	cmp	r0, #0
   1a904:	bne	1a840 <__printf_chk@plt+0x160a0>
   1a908:	add	r1, sp, #16384	; 0x4000
   1a90c:	movw	r2, #49140	; 0xbff4
   1a910:	add	r1, r1, #48	; 0x30
   1a914:	movt	r2, #65535	; 0xffff
   1a918:	mov	r3, r0
   1a91c:	ldr	r0, [r1, r2]
   1a920:	ldrb	r2, [r0]
   1a924:	cmp	r2, #0
   1a928:	beq	1a964 <__printf_chk@plt+0x161c4>
   1a92c:	cmp	r2, #13
   1a930:	beq	1a964 <__printf_chk@plt+0x161c4>
   1a934:	cmp	r2, #10
   1a938:	beq	1a964 <__printf_chk@plt+0x161c4>
   1a93c:	add	r1, r0, #1
   1a940:	b	1a954 <__printf_chk@plt+0x161b4>
   1a944:	cmp	r2, #13
   1a948:	beq	1a964 <__printf_chk@plt+0x161c4>
   1a94c:	cmp	r2, #10
   1a950:	beq	1a964 <__printf_chk@plt+0x161c4>
   1a954:	mov	r0, r1
   1a958:	ldrb	r2, [r1], #1
   1a95c:	cmp	r2, #0
   1a960:	bne	1a944 <__printf_chk@plt+0x161a4>
   1a964:	ldr	r2, [sp, #28]
   1a968:	cmp	r2, #0
   1a96c:	mov	r2, #0
   1a970:	strb	r2, [r0]
   1a974:	beq	1a9b4 <__printf_chk@plt+0x16214>
   1a978:	add	r1, sp, #16384	; 0x4000
   1a97c:	movw	r3, #49140	; 0xbff4
   1a980:	add	r1, r1, #48	; 0x30
   1a984:	movt	r3, #65535	; 0xffff
   1a988:	ldr	r3, [r1, r3]
   1a98c:	ldrb	r0, [r3]
   1a990:	cmp	r0, r2
   1a994:	movne	r0, r3
   1a998:	moveq	r0, r5
   1a99c:	bl	3f18 <__strdup@plt>
   1a9a0:	ldr	r2, [sp, #28]
   1a9a4:	cmp	r0, #0
   1a9a8:	str	r0, [r2]
   1a9ac:	movne	r3, #0
   1a9b0:	mvneq	r3, #1
   1a9b4:	mov	r0, r6
   1a9b8:	str	r3, [sp, #8]
   1a9bc:	bl	44a0 <fclose@plt>
   1a9c0:	ldr	r3, [sp, #8]
   1a9c4:	mov	r0, r3
   1a9c8:	b	1a9d8 <__printf_chk@plt+0x16238>
   1a9cc:	mov	r0, r6
   1a9d0:	bl	44a0 <fclose@plt>
   1a9d4:	mvn	r0, #3
   1a9d8:	ldr	r1, [sp, #24]
   1a9dc:	add	r3, sp, #16384	; 0x4000
   1a9e0:	ldr	r2, [r3, #44]	; 0x2c
   1a9e4:	ldr	r3, [r1]
   1a9e8:	cmp	r2, r3
   1a9ec:	bne	1aa04 <__printf_chk@plt+0x16264>
   1a9f0:	add	sp, sp, #16384	; 0x4000
   1a9f4:	add	sp, sp, #52	; 0x34
   1a9f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9fc:	mvn	r0, #23
   1aa00:	b	1a9d8 <__printf_chk@plt+0x16238>
   1aa04:	bl	41b8 <__stack_chk_fail@plt>
   1aa08:	andeq	ip, r5, r8, ror #6
   1aa0c:	andeq	r0, r0, r8, lsl #9
   1aa10:	andeq	r9, r2, r8, lsl #28
   1aa14:	andeq	fp, r2, r4, lsr r9
   1aa18:	andeq	fp, r2, ip, lsr r9
   1aa1c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1aa20:	sub	sp, sp, #20
   1aa24:	mov	r6, r0
   1aa28:	mov	r9, r1
   1aa2c:	mov	r8, r2
   1aa30:	mov	r7, r3
   1aa34:	bl	c728 <__printf_chk@plt+0x7f88>
   1aa38:	ldr	r5, [pc, #228]	; 1ab24 <__printf_chk@plt+0x16384>
   1aa3c:	add	r5, pc, r5
   1aa40:	subs	r4, r0, #0
   1aa44:	beq	1ab1c <__printf_chk@plt+0x1637c>
   1aa48:	ldr	r3, [sp, #48]	; 0x30
   1aa4c:	mov	r0, r6
   1aa50:	mov	r2, r8
   1aa54:	mov	r1, r4
   1aa58:	str	r3, [sp]
   1aa5c:	ldr	r3, [sp, #52]	; 0x34
   1aa60:	str	r3, [sp, #4]
   1aa64:	ldr	r3, [sp, #56]	; 0x38
   1aa68:	str	r3, [sp, #8]
   1aa6c:	mov	r3, r7
   1aa70:	bl	1415c <__printf_chk@plt+0xf9bc>
   1aa74:	subs	r6, r0, #0
   1aa78:	beq	1aa90 <__printf_chk@plt+0x162f0>
   1aa7c:	mov	r0, r4
   1aa80:	bl	c9c0 <__printf_chk@plt+0x8220>
   1aa84:	mov	r0, r6
   1aa88:	add	sp, sp, #20
   1aa8c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1aa90:	mov	r0, r9
   1aa94:	movw	r1, #577	; 0x241
   1aa98:	mov	r2, #384	; 0x180
   1aa9c:	bl	40c8 <open64@plt>
   1aaa0:	subs	r7, r0, #0
   1aaa4:	blt	1ab14 <__printf_chk@plt+0x16374>
   1aaa8:	mov	r0, r4
   1aaac:	bl	d150 <__printf_chk@plt+0x89b0>
   1aab0:	mov	r8, r0
   1aab4:	mov	r0, r4
   1aab8:	bl	cfb0 <__printf_chk@plt+0x8810>
   1aabc:	ldr	ip, [pc, #100]	; 1ab28 <__printf_chk@plt+0x16388>
   1aac0:	mov	r2, r8
   1aac4:	mov	r1, r7
   1aac8:	mov	r3, r0
   1aacc:	ldr	r0, [r5, ip]
   1aad0:	bl	22590 <__printf_chk@plt+0x1ddf0>
   1aad4:	mov	r5, r0
   1aad8:	mov	r0, r4
   1aadc:	bl	cfb0 <__printf_chk@plt+0x8810>
   1aae0:	cmp	r5, r0
   1aae4:	bne	1aaf4 <__printf_chk@plt+0x16354>
   1aae8:	mov	r0, r7
   1aaec:	bl	3f24 <close@plt>
   1aaf0:	b	1aa7c <__printf_chk@plt+0x162dc>
   1aaf4:	bl	45cc <__errno_location@plt>
   1aaf8:	ldr	r6, [r0]
   1aafc:	mov	r5, r0
   1ab00:	mov	r0, r7
   1ab04:	bl	3f24 <close@plt>
   1ab08:	mov	r0, r9
   1ab0c:	bl	4020 <unlink@plt>
   1ab10:	str	r6, [r5]
   1ab14:	mvn	r6, #23
   1ab18:	b	1aa7c <__printf_chk@plt+0x162dc>
   1ab1c:	mvn	r0, #1
   1ab20:	b	1aa88 <__printf_chk@plt+0x162e8>
   1ab24:	ldrdeq	ip, [r5], -r8
   1ab28:	andeq	r0, r0, r4, asr #9
   1ab2c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ab30:	sub	sp, sp, #1136	; 0x470
   1ab34:	ldr	r6, [pc, #476]	; 1ad18 <__printf_chk@plt+0x16578>
   1ab38:	mov	r5, r0
   1ab3c:	ldr	r3, [pc, #472]	; 1ad1c <__printf_chk@plt+0x1657c>
   1ab40:	mov	r4, r1
   1ab44:	add	r6, pc, r6
   1ab48:	mov	r0, #3
   1ab4c:	mov	r1, r5
   1ab50:	mov	r2, sp
   1ab54:	ldr	r7, [r6, r3]
   1ab58:	ldr	r3, [r7]
   1ab5c:	str	r3, [sp, #1132]	; 0x46c
   1ab60:	bl	3e88 <__fxstat64@plt>
   1ab64:	cmp	r0, #0
   1ab68:	blt	1ad0c <__printf_chk@plt+0x1656c>
   1ab6c:	ldr	ip, [sp, #16]
   1ab70:	tst	ip, #61440	; 0xf000
   1ab74:	bne	1ab9c <__printf_chk@plt+0x163fc>
   1ab78:	add	r8, sp, #1136	; 0x470
   1ab7c:	movw	r3, #64448	; 0xfbc0
   1ab80:	movt	r3, #65535	; 0xffff
   1ab84:	mov	r0, #1048576	; 0x100000
   1ab88:	mov	r1, #0
   1ab8c:	ldrd	r2, [r3, r8]
   1ab90:	cmp	r0, r2
   1ab94:	sbcs	r8, r1, r3
   1ab98:	blt	1acd4 <__printf_chk@plt+0x16534>
   1ab9c:	tst	ip, #32768	; 0x8000
   1aba0:	beq	1abec <__printf_chk@plt+0x1644c>
   1aba4:	movw	r3, #64448	; 0xfbc0
   1aba8:	add	lr, sp, #1136	; 0x470
   1abac:	movt	r3, #65535	; 0xffff
   1abb0:	ldrd	r2, [r3, lr]
   1abb4:	cmp	r2, #1
   1abb8:	sbcs	r1, r3, #0
   1abbc:	blt	1abec <__printf_chk@plt+0x1644c>
   1abc0:	mov	r1, r2
   1abc4:	mov	r0, r4
   1abc8:	bl	d3e8 <__printf_chk@plt+0x8c48>
   1abcc:	cmp	r0, #0
   1abd0:	beq	1ac2c <__printf_chk@plt+0x1648c>
   1abd4:	ldr	r2, [sp, #1132]	; 0x46c
   1abd8:	ldr	r3, [r7]
   1abdc:	cmp	r2, r3
   1abe0:	bne	1ad14 <__printf_chk@plt+0x16574>
   1abe4:	add	sp, sp, #1136	; 0x470
   1abe8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1abec:	movw	ip, #64448	; 0xfbc0
   1abf0:	add	r8, sp, #1136	; 0x470
   1abf4:	movt	ip, #65535	; 0xffff
   1abf8:	mov	r0, r4
   1abfc:	mov	r1, #65536	; 0x10000
   1ac00:	mov	r2, #65536	; 0x10000
   1ac04:	mov	r3, #0
   1ac08:	strd	r2, [r8, ip]
   1ac0c:	bl	d3e8 <__printf_chk@plt+0x8c48>
   1ac10:	cmp	r0, #0
   1ac14:	bne	1abd4 <__printf_chk@plt+0x16434>
   1ac18:	mov	r0, r4
   1ac1c:	ldr	r1, [sp, #48]	; 0x30
   1ac20:	bl	ce30 <__printf_chk@plt+0x8690>
   1ac24:	cmp	r0, #0
   1ac28:	bne	1abd4 <__printf_chk@plt+0x16434>
   1ac2c:	ldr	r3, [pc, #236]	; 1ad20 <__printf_chk@plt+0x16580>
   1ac30:	add	sl, sp, #108	; 0x6c
   1ac34:	ldr	r8, [r6, r3]
   1ac38:	b	1ac60 <__printf_chk@plt+0x164c0>
   1ac3c:	mov	r0, r4
   1ac40:	mov	r1, sl
   1ac44:	bl	15200 <__printf_chk@plt+0x10a60>
   1ac48:	subs	r6, r0, #0
   1ac4c:	bne	1ac90 <__printf_chk@plt+0x164f0>
   1ac50:	mov	r0, r4
   1ac54:	bl	cfb0 <__printf_chk@plt+0x8810>
   1ac58:	cmp	r0, #1048576	; 0x100000
   1ac5c:	bhi	1acac <__printf_chk@plt+0x1650c>
   1ac60:	mov	r2, sl
   1ac64:	mov	r0, r8
   1ac68:	mov	r1, r5
   1ac6c:	mov	r3, #1024	; 0x400
   1ac70:	bl	22590 <__printf_chk@plt+0x1ddf0>
   1ac74:	subs	r2, r0, #0
   1ac78:	bne	1ac3c <__printf_chk@plt+0x1649c>
   1ac7c:	bl	45cc <__errno_location@plt>
   1ac80:	ldr	r3, [r0]
   1ac84:	cmp	r3, #32
   1ac88:	mvnne	r6, #23
   1ac8c:	beq	1acb4 <__printf_chk@plt+0x16514>
   1ac90:	mov	r0, sl
   1ac94:	mov	r1, #1024	; 0x400
   1ac98:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1ac9c:	mov	r0, r4
   1aca0:	bl	cd24 <__printf_chk@plt+0x8584>
   1aca4:	mov	r0, r6
   1aca8:	b	1abd4 <__printf_chk@plt+0x16434>
   1acac:	mvn	r6, #3
   1acb0:	b	1ac90 <__printf_chk@plt+0x164f0>
   1acb4:	ldr	r3, [sp, #16]
   1acb8:	tst	r3, #61440	; 0xf000
   1acbc:	beq	1acdc <__printf_chk@plt+0x1653c>
   1acc0:	mov	r0, sl
   1acc4:	mov	r1, #1024	; 0x400
   1acc8:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1accc:	mov	r0, #0
   1acd0:	b	1abd4 <__printf_chk@plt+0x16434>
   1acd4:	mvn	r0, #3
   1acd8:	b	1abd4 <__printf_chk@plt+0x16434>
   1acdc:	add	lr, sp, #1136	; 0x470
   1ace0:	movw	r3, #64448	; 0xfbc0
   1ace4:	movt	r3, #65535	; 0xffff
   1ace8:	mov	r0, r4
   1acec:	ldrd	r8, [lr, r3]
   1acf0:	bl	cfb0 <__printf_chk@plt+0x8810>
   1acf4:	mov	r1, #0
   1acf8:	cmp	r9, r1
   1acfc:	cmpeq	r8, r0
   1ad00:	mvnne	r6, #40	; 0x28
   1ad04:	bne	1ac90 <__printf_chk@plt+0x164f0>
   1ad08:	b	1acc0 <__printf_chk@plt+0x16520>
   1ad0c:	mvn	r0, #23
   1ad10:	b	1abd4 <__printf_chk@plt+0x16434>
   1ad14:	bl	41b8 <__stack_chk_fail@plt>
   1ad18:	ldrdeq	fp, [r5], -r0
   1ad1c:	andeq	r0, r0, r8, lsl #9
   1ad20:	andeq	r0, r0, r4, lsr #9
   1ad24:	ldr	r3, [pc, #276]	; 1ae40 <__printf_chk@plt+0x166a0>
   1ad28:	ldr	ip, [pc, #276]	; 1ae44 <__printf_chk@plt+0x166a4>
   1ad2c:	add	r3, pc, r3
   1ad30:	push	{r4, r5, r6, lr}
   1ad34:	sub	sp, sp, #112	; 0x70
   1ad38:	ldr	r4, [r3, ip]
   1ad3c:	mov	lr, r0
   1ad40:	mov	r5, r1
   1ad44:	mov	r0, #3
   1ad48:	mov	r1, lr
   1ad4c:	mov	r2, sp
   1ad50:	ldr	r3, [r4]
   1ad54:	str	r3, [sp, #108]	; 0x6c
   1ad58:	bl	3e88 <__fxstat64@plt>
   1ad5c:	cmp	r0, #0
   1ad60:	blt	1ae34 <__printf_chk@plt+0x16694>
   1ad64:	ldr	r3, [sp, #16]
   1ad68:	tst	r3, #32
   1ad6c:	bne	1ae04 <__printf_chk@plt+0x16664>
   1ad70:	ldr	r6, [sp, #24]
   1ad74:	bl	4344 <getuid@plt>
   1ad78:	cmp	r6, r0
   1ad7c:	movne	r0, #0
   1ad80:	beq	1ad9c <__printf_chk@plt+0x165fc>
   1ad84:	ldr	r2, [sp, #108]	; 0x6c
   1ad88:	ldr	r3, [r4]
   1ad8c:	cmp	r2, r3
   1ad90:	bne	1ae3c <__printf_chk@plt+0x1669c>
   1ad94:	add	sp, sp, #112	; 0x70
   1ad98:	pop	{r4, r5, r6, pc}
   1ad9c:	ldr	r0, [sp, #16]
   1ada0:	ands	r0, r0, #63	; 0x3f
   1ada4:	beq	1ad84 <__printf_chk@plt+0x165e4>
   1ada8:	ldr	r6, [pc, #152]	; 1ae48 <__printf_chk@plt+0x166a8>
   1adac:	add	r6, pc, r6
   1adb0:	mov	r0, r6
   1adb4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1adb8:	ldr	r0, [pc, #140]	; 1ae4c <__printf_chk@plt+0x166ac>
   1adbc:	add	r0, pc, r0
   1adc0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1adc4:	mov	r0, r6
   1adc8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1adcc:	ldr	r1, [sp, #16]
   1add0:	ldr	r0, [pc, #120]	; 1ae50 <__printf_chk@plt+0x166b0>
   1add4:	mov	r2, r5
   1add8:	ubfx	r1, r1, #0, #9
   1addc:	add	r0, pc, r0
   1ade0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1ade4:	ldr	r0, [pc, #104]	; 1ae54 <__printf_chk@plt+0x166b4>
   1ade8:	add	r0, pc, r0
   1adec:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1adf0:	ldr	r0, [pc, #96]	; 1ae58 <__printf_chk@plt+0x166b8>
   1adf4:	add	r0, pc, r0
   1adf8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1adfc:	mvn	r0, #43	; 0x2b
   1ae00:	b	1ad84 <__printf_chk@plt+0x165e4>
   1ae04:	ldr	r0, [pc, #80]	; 1ae5c <__printf_chk@plt+0x166bc>
   1ae08:	add	r0, pc, r0
   1ae0c:	bl	4734 <getgrnam@plt>
   1ae10:	cmp	r0, #0
   1ae14:	beq	1ad70 <__printf_chk@plt+0x165d0>
   1ae18:	ldr	r3, [r0, #8]
   1ae1c:	ldr	r2, [sp, #28]
   1ae20:	cmp	r2, r3
   1ae24:	ldreq	r3, [sp, #16]
   1ae28:	biceq	r3, r3, #32
   1ae2c:	streq	r3, [sp, #16]
   1ae30:	b	1ad70 <__printf_chk@plt+0x165d0>
   1ae34:	mvn	r0, #23
   1ae38:	b	1ad84 <__printf_chk@plt+0x165e4>
   1ae3c:	bl	41b8 <__stack_chk_fail@plt>
   1ae40:	andeq	fp, r5, r8, ror #27
   1ae44:	andeq	r0, r0, r8, lsl #9
   1ae48:	andeq	fp, r2, r8, ror #7
   1ae4c:	andeq	fp, r2, r4, lsl r4
   1ae50:	andeq	fp, r2, r0, lsr r4
   1ae54:	andeq	fp, r2, r0, asr r4
   1ae58:	muleq	r2, r0, r4
   1ae5c:	andeq	fp, r2, r0, lsl #7
   1ae60:	push	{r4, r5, r6, r7, r8, lr}
   1ae64:	subs	r6, r3, #0
   1ae68:	sub	sp, sp, #8
   1ae6c:	mov	r5, r0
   1ae70:	movne	r3, #0
   1ae74:	strne	r3, [r6]
   1ae78:	mov	r8, r1
   1ae7c:	mov	r7, r2
   1ae80:	bl	c728 <__printf_chk@plt+0x7f88>
   1ae84:	subs	r4, r0, #0
   1ae88:	beq	1aed4 <__printf_chk@plt+0x16734>
   1ae8c:	mov	r0, r5
   1ae90:	mov	r1, r4
   1ae94:	bl	1ab2c <__printf_chk@plt+0x1638c>
   1ae98:	subs	r5, r0, #0
   1ae9c:	bne	1aec0 <__printf_chk@plt+0x16720>
   1aea0:	ldr	r3, [sp, #32]
   1aea4:	mov	r1, r8
   1aea8:	mov	r2, r7
   1aeac:	mov	r0, r4
   1aeb0:	str	r3, [sp]
   1aeb4:	mov	r3, r6
   1aeb8:	bl	14700 <__printf_chk@plt+0xff60>
   1aebc:	mov	r5, r0
   1aec0:	mov	r0, r4
   1aec4:	bl	c9c0 <__printf_chk@plt+0x8220>
   1aec8:	mov	r0, r5
   1aecc:	add	sp, sp, #8
   1aed0:	pop	{r4, r5, r6, r7, r8, pc}
   1aed4:	mvn	r5, #1
   1aed8:	b	1aec0 <__printf_chk@plt+0x16720>
   1aedc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1aee0:	sub	sp, sp, #8
   1aee4:	subs	r7, r3, #0
   1aee8:	mov	sl, r0
   1aeec:	ldr	r4, [sp, #40]	; 0x28
   1aef0:	mov	r0, r1
   1aef4:	movne	r3, #0
   1aef8:	strne	r3, [r7]
   1aefc:	cmp	r4, #0
   1af00:	mov	r6, r1
   1af04:	mov	r1, #0
   1af08:	mov	r9, r2
   1af0c:	movne	r3, #0
   1af10:	strne	r3, [r4]
   1af14:	ldr	r5, [sp, #44]	; 0x2c
   1af18:	bl	40c8 <open64@plt>
   1af1c:	subs	r8, r0, #0
   1af20:	blt	1af88 <__printf_chk@plt+0x167e8>
   1af24:	mov	r1, r6
   1af28:	bl	1ad24 <__printf_chk@plt+0x16584>
   1af2c:	cmp	r0, #0
   1af30:	bne	1af70 <__printf_chk@plt+0x167d0>
   1af34:	cmp	r5, #0
   1af38:	mov	r1, sl
   1af3c:	mov	r2, r9
   1af40:	mov	r0, r8
   1af44:	movne	r3, #1
   1af48:	strne	r3, [r5]
   1af4c:	str	r4, [sp]
   1af50:	mov	r3, r7
   1af54:	bl	1ae60 <__printf_chk@plt+0x166c0>
   1af58:	mov	r4, r0
   1af5c:	mov	r0, r8
   1af60:	bl	3f24 <close@plt>
   1af64:	mov	r0, r4
   1af68:	add	sp, sp, #8
   1af6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1af70:	cmp	r5, #0
   1af74:	mvneq	r4, #43	; 0x2b
   1af78:	movne	r3, #0
   1af7c:	mvnne	r4, #43	; 0x2b
   1af80:	strne	r3, [r5]
   1af84:	b	1af5c <__printf_chk@plt+0x167bc>
   1af88:	cmp	r5, #0
   1af8c:	mvneq	r0, #23
   1af90:	beq	1af68 <__printf_chk@plt+0x167c8>
   1af94:	mov	r3, #0
   1af98:	mvn	r0, #23
   1af9c:	str	r3, [r5]
   1afa0:	add	sp, sp, #8
   1afa4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1afa8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1afac:	subs	r8, r2, #0
   1afb0:	mov	r5, r3
   1afb4:	mov	r9, r1
   1afb8:	movne	r3, #0
   1afbc:	strne	r3, [r8]
   1afc0:	cmp	r5, #0
   1afc4:	mov	r1, #0
   1afc8:	mov	r4, r0
   1afcc:	movne	r3, #0
   1afd0:	strne	r3, [r5]
   1afd4:	bl	40c8 <open64@plt>
   1afd8:	subs	r6, r0, #0
   1afdc:	blt	1b050 <__printf_chk@plt+0x168b0>
   1afe0:	mov	r1, r4
   1afe4:	bl	1ad24 <__printf_chk@plt+0x16584>
   1afe8:	cmp	r0, #0
   1afec:	mvnne	r7, #43	; 0x2b
   1aff0:	movne	r4, #0
   1aff4:	beq	1b010 <__printf_chk@plt+0x16870>
   1aff8:	mov	r0, r6
   1affc:	bl	3f24 <close@plt>
   1b000:	mov	r0, r4
   1b004:	bl	c9c0 <__printf_chk@plt+0x8220>
   1b008:	mov	r0, r7
   1b00c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1b010:	bl	c728 <__printf_chk@plt+0x7f88>
   1b014:	subs	r4, r0, #0
   1b018:	mvneq	r7, #1
   1b01c:	beq	1aff8 <__printf_chk@plt+0x16858>
   1b020:	mov	r0, r6
   1b024:	mov	r1, r4
   1b028:	bl	1ab2c <__printf_chk@plt+0x1638c>
   1b02c:	subs	r7, r0, #0
   1b030:	bne	1aff8 <__printf_chk@plt+0x16858>
   1b034:	mov	r1, r9
   1b038:	mov	r2, r8
   1b03c:	mov	r3, r5
   1b040:	mov	r0, r4
   1b044:	bl	14b1c <__printf_chk@plt+0x1037c>
   1b048:	mov	r7, r0
   1b04c:	b	1aff8 <__printf_chk@plt+0x16858>
   1b050:	mvn	r0, #23
   1b054:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1b058:	ldr	r3, [pc, #508]	; 1b25c <__printf_chk@plt+0x16abc>
   1b05c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b060:	subs	r5, r1, #0
   1b064:	ldr	r1, [pc, #500]	; 1b260 <__printf_chk@plt+0x16ac0>
   1b068:	add	r3, pc, r3
   1b06c:	sub	sp, sp, #4096	; 0x1000
   1b070:	mov	r4, r2
   1b074:	sub	sp, sp, #8
   1b078:	mov	r7, r0
   1b07c:	ldr	r6, [r3, r1]
   1b080:	add	r2, sp, #8192	; 0x2000
   1b084:	mov	r1, #0
   1b088:	ldr	r3, [r6]
   1b08c:	str	r3, [r2, #-4092]	; 0xfffff004
   1b090:	movne	r3, #0
   1b094:	strne	r3, [r5]
   1b098:	cmp	r4, #0
   1b09c:	movne	r3, #0
   1b0a0:	strne	r3, [r4]
   1b0a4:	bl	40c8 <open64@plt>
   1b0a8:	subs	r8, r0, #0
   1b0ac:	blt	1b1a8 <__printf_chk@plt+0x16a08>
   1b0b0:	cmp	r5, #0
   1b0b4:	movne	r3, #0
   1b0b8:	strne	r3, [r5]
   1b0bc:	cmp	r4, #0
   1b0c0:	movne	r3, #0
   1b0c4:	strne	r3, [r4]
   1b0c8:	bl	c728 <__printf_chk@plt+0x7f88>
   1b0cc:	subs	r9, r0, #0
   1b0d0:	mov	r0, r8
   1b0d4:	beq	1b24c <__printf_chk@plt+0x16aac>
   1b0d8:	mov	r1, r9
   1b0dc:	bl	1ab2c <__printf_chk@plt+0x1638c>
   1b0e0:	subs	sl, r0, #0
   1b0e4:	beq	1b1e8 <__printf_chk@plt+0x16a48>
   1b0e8:	mov	r0, r9
   1b0ec:	bl	c9c0 <__printf_chk@plt+0x8220>
   1b0f0:	mov	r0, r8
   1b0f4:	bl	3f24 <close@plt>
   1b0f8:	add	r2, sl, #24
   1b0fc:	cmp	r2, #24
   1b100:	bhi	1b124 <__printf_chk@plt+0x16984>
   1b104:	mov	r1, #1
   1b108:	movw	r3, #16385	; 0x4001
   1b10c:	lsl	r2, r1, r2
   1b110:	movt	r3, #448	; 0x1c0
   1b114:	and	r3, r2, r3
   1b118:	cmp	r3, #0
   1b11c:	movne	r0, sl
   1b120:	bne	1b154 <__printf_chk@plt+0x169b4>
   1b124:	mov	r0, #10
   1b128:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1b12c:	subs	r8, r0, #0
   1b130:	beq	1b250 <__printf_chk@plt+0x16ab0>
   1b134:	mov	r1, r7
   1b138:	mov	r2, r4
   1b13c:	bl	1a794 <__printf_chk@plt+0x15ff4>
   1b140:	cmp	r0, #0
   1b144:	bne	1b174 <__printf_chk@plt+0x169d4>
   1b148:	cmp	r5, #0
   1b14c:	strne	r8, [r5]
   1b150:	beq	1b244 <__printf_chk@plt+0x16aa4>
   1b154:	add	r3, sp, #8192	; 0x2000
   1b158:	ldr	r2, [r3, #-4092]	; 0xfffff004
   1b15c:	ldr	r3, [r6]
   1b160:	cmp	r2, r3
   1b164:	bne	1b258 <__printf_chk@plt+0x16ab8>
   1b168:	add	sp, sp, #4096	; 0x1000
   1b16c:	add	sp, sp, #8
   1b170:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b174:	mov	r0, r8
   1b178:	bl	e818 <__printf_chk@plt+0xa078>
   1b17c:	mov	r0, #0
   1b180:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1b184:	subs	r8, r0, #0
   1b188:	beq	1b250 <__printf_chk@plt+0x16ab0>
   1b18c:	mov	r1, r7
   1b190:	mov	r2, r4
   1b194:	bl	1a794 <__printf_chk@plt+0x15ff4>
   1b198:	cmp	r0, #0
   1b19c:	beq	1b148 <__printf_chk@plt+0x169a8>
   1b1a0:	mov	r0, r8
   1b1a4:	bl	e818 <__printf_chk@plt+0xa078>
   1b1a8:	mov	r0, #10
   1b1ac:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1b1b0:	subs	r8, r0, #0
   1b1b4:	beq	1b250 <__printf_chk@plt+0x16ab0>
   1b1b8:	mov	r1, r7
   1b1bc:	add	r7, sp, #4
   1b1c0:	mov	r2, #4096	; 0x1000
   1b1c4:	mov	r0, r7
   1b1c8:	bl	40c28 <__printf_chk@plt+0x3c488>
   1b1cc:	cmp	r0, #4096	; 0x1000
   1b1d0:	bcc	1b200 <__printf_chk@plt+0x16a60>
   1b1d4:	mvn	r4, #1
   1b1d8:	mov	r0, r8
   1b1dc:	bl	e818 <__printf_chk@plt+0xa078>
   1b1e0:	mov	r0, r4
   1b1e4:	b	1b154 <__printf_chk@plt+0x169b4>
   1b1e8:	mov	r0, r9
   1b1ec:	mov	r1, r5
   1b1f0:	mov	r2, r4
   1b1f4:	bl	145c4 <__printf_chk@plt+0xfe24>
   1b1f8:	mov	sl, r0
   1b1fc:	b	1b0e8 <__printf_chk@plt+0x16948>
   1b200:	ldr	r1, [pc, #92]	; 1b264 <__printf_chk@plt+0x16ac4>
   1b204:	mov	r0, r7
   1b208:	mov	r2, #4096	; 0x1000
   1b20c:	add	r1, pc, r1
   1b210:	bl	40b54 <__printf_chk@plt+0x3c3b4>
   1b214:	cmp	r0, #4096	; 0x1000
   1b218:	bcs	1b1d4 <__printf_chk@plt+0x16a34>
   1b21c:	mov	r2, r4
   1b220:	mov	r1, r7
   1b224:	mov	r0, r8
   1b228:	bl	1a794 <__printf_chk@plt+0x15ff4>
   1b22c:	subs	r4, r0, #0
   1b230:	bne	1b1d8 <__printf_chk@plt+0x16a38>
   1b234:	cmp	r5, #0
   1b238:	strne	r8, [r5]
   1b23c:	movne	r0, r4
   1b240:	bne	1b154 <__printf_chk@plt+0x169b4>
   1b244:	mov	r0, #0
   1b248:	b	1b154 <__printf_chk@plt+0x169b4>
   1b24c:	bl	3f24 <close@plt>
   1b250:	mvn	r0, #1
   1b254:	b	1b154 <__printf_chk@plt+0x169b4>
   1b258:	bl	41b8 <__stack_chk_fail@plt>
   1b25c:	andeq	fp, r5, ip, lsr #21
   1b260:	andeq	r0, r0, r8, lsl #9
   1b264:	andeq	r8, r2, r0, ror sp
   1b268:	ldr	r2, [pc, #184]	; 1b328 <__printf_chk@plt+0x16b88>
   1b26c:	mov	ip, #0
   1b270:	push	{r4, r5, r6, r7, lr}
   1b274:	subs	r6, r1, #0
   1b278:	ldr	r1, [pc, #172]	; 1b32c <__printf_chk@plt+0x16b8c>
   1b27c:	add	r2, pc, r2
   1b280:	sub	sp, sp, #12
   1b284:	mov	r3, r0
   1b288:	ldr	r4, [r2, r1]
   1b28c:	mov	r0, sp
   1b290:	mov	r1, #1
   1b294:	str	ip, [sp]
   1b298:	ldr	r2, [r4]
   1b29c:	strne	ip, [r6]
   1b2a0:	str	r2, [sp, #4]
   1b2a4:	ldr	r2, [pc, #132]	; 1b330 <__printf_chk@plt+0x16b90>
   1b2a8:	add	r2, pc, r2
   1b2ac:	bl	42d8 <__asprintf_chk@plt>
   1b2b0:	cmn	r0, #1
   1b2b4:	beq	1b31c <__printf_chk@plt+0x16b7c>
   1b2b8:	mov	r0, #10
   1b2bc:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1b2c0:	subs	r5, r0, #0
   1b2c4:	mvneq	r7, #0
   1b2c8:	beq	1b2e0 <__printf_chk@plt+0x16b40>
   1b2cc:	ldr	r1, [sp]
   1b2d0:	mov	r2, #0
   1b2d4:	bl	1a794 <__printf_chk@plt+0x15ff4>
   1b2d8:	subs	r7, r0, #0
   1b2dc:	beq	1b30c <__printf_chk@plt+0x16b6c>
   1b2e0:	ldr	r0, [sp]
   1b2e4:	bl	3bdc <free@plt>
   1b2e8:	mov	r0, r5
   1b2ec:	bl	e818 <__printf_chk@plt+0xa078>
   1b2f0:	mov	r0, r7
   1b2f4:	ldr	r2, [sp, #4]
   1b2f8:	ldr	r3, [r4]
   1b2fc:	cmp	r2, r3
   1b300:	bne	1b324 <__printf_chk@plt+0x16b84>
   1b304:	add	sp, sp, #12
   1b308:	pop	{r4, r5, r6, r7, pc}
   1b30c:	cmp	r6, #0
   1b310:	strne	r5, [r6]
   1b314:	movne	r5, r7
   1b318:	b	1b2e0 <__printf_chk@plt+0x16b40>
   1b31c:	mvn	r0, #1
   1b320:	b	1b2f4 <__printf_chk@plt+0x16b54>
   1b324:	bl	41b8 <__stack_chk_fail@plt>
   1b328:	muleq	r5, r8, r8
   1b32c:	andeq	r0, r0, r8, lsl #9
   1b330:	muleq	r2, r8, sl
   1b334:	push	{r4, r5, r6, r7, lr}
   1b338:	subs	r7, r3, #0
   1b33c:	ldr	r4, [pc, #276]	; 1b458 <__printf_chk@plt+0x16cb8>
   1b340:	sub	r5, r0, #1
   1b344:	ldr	r3, [pc, #272]	; 1b45c <__printf_chk@plt+0x16cbc>
   1b348:	sub	sp, sp, #28
   1b34c:	add	r4, pc, r4
   1b350:	mov	ip, #0
   1b354:	mov	r6, r1
   1b358:	ldr	r1, [sp, #48]	; 0x30
   1b35c:	ldr	r4, [r4, r3]
   1b360:	str	ip, [sp, #12]
   1b364:	str	ip, [sp, #16]
   1b368:	ldr	r3, [r4]
   1b36c:	strne	ip, [r7]
   1b370:	cmp	r5, #9
   1b374:	str	r3, [sp, #20]
   1b378:	bhi	1b44c <__printf_chk@plt+0x16cac>
   1b37c:	mov	r3, #1
   1b380:	movw	ip, #527	; 0x20f
   1b384:	lsl	r5, r3, r5
   1b388:	and	ip, r5, ip
   1b38c:	cmp	ip, #0
   1b390:	beq	1b44c <__printf_chk@plt+0x16cac>
   1b394:	str	r1, [sp, #4]
   1b398:	mov	r3, #0
   1b39c:	mov	r1, r6
   1b3a0:	str	r3, [sp]
   1b3a4:	add	r3, sp, #12
   1b3a8:	bl	1aedc <__printf_chk@plt+0x1673c>
   1b3ac:	subs	r5, r0, #0
   1b3b0:	beq	1b3e0 <__printf_chk@plt+0x16c40>
   1b3b4:	ldr	r0, [sp, #12]
   1b3b8:	bl	e818 <__printf_chk@plt+0xa078>
   1b3bc:	ldr	r0, [sp, #16]
   1b3c0:	bl	e818 <__printf_chk@plt+0xa078>
   1b3c4:	mov	r0, r5
   1b3c8:	ldr	r2, [sp, #20]
   1b3cc:	ldr	r3, [r4]
   1b3d0:	cmp	r2, r3
   1b3d4:	bne	1b454 <__printf_chk@plt+0x16cb4>
   1b3d8:	add	sp, sp, #28
   1b3dc:	pop	{r4, r5, r6, r7, pc}
   1b3e0:	mov	r0, r6
   1b3e4:	add	r1, sp, #16
   1b3e8:	bl	1b268 <__printf_chk@plt+0x16ac8>
   1b3ec:	subs	r5, r0, #0
   1b3f0:	ldr	r0, [sp, #12]
   1b3f4:	bne	1b3b8 <__printf_chk@plt+0x16c18>
   1b3f8:	ldr	r1, [sp, #16]
   1b3fc:	bl	ec44 <__printf_chk@plt+0xa4a4>
   1b400:	cmp	r0, #0
   1b404:	ldr	r0, [sp, #12]
   1b408:	mvneq	r5, #44	; 0x2c
   1b40c:	beq	1b3b8 <__printf_chk@plt+0x16c18>
   1b410:	bl	10a58 <__printf_chk@plt+0xc2b8>
   1b414:	subs	r5, r0, #0
   1b418:	bne	1b3b4 <__printf_chk@plt+0x16c14>
   1b41c:	ldr	r0, [sp, #16]
   1b420:	ldr	r1, [sp, #12]
   1b424:	bl	10520 <__printf_chk@plt+0xbd80>
   1b428:	subs	r5, r0, #0
   1b42c:	bne	1b3b4 <__printf_chk@plt+0x16c14>
   1b430:	cmp	r7, #0
   1b434:	beq	1b3b4 <__printf_chk@plt+0x16c14>
   1b438:	ldr	r3, [sp, #12]
   1b43c:	mov	r0, r5
   1b440:	str	r5, [sp, #12]
   1b444:	str	r3, [r7]
   1b448:	b	1b3b8 <__printf_chk@plt+0x16c18>
   1b44c:	mvn	r0, #13
   1b450:	b	1b3c8 <__printf_chk@plt+0x16c28>
   1b454:	bl	41b8 <__stack_chk_fail@plt>
   1b458:	andeq	fp, r5, r8, asr #15
   1b45c:	andeq	r0, r0, r8, lsl #9
   1b460:	ldr	ip, [pc, #564]	; 1b69c <__printf_chk@plt+0x16efc>
   1b464:	cmp	r2, #0
   1b468:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b46c:	sub	sp, sp, #16384	; 0x4000
   1b470:	ldr	lr, [pc, #552]	; 1b6a0 <__printf_chk@plt+0x16f00>
   1b474:	sub	sp, sp, #52	; 0x34
   1b478:	add	ip, pc, ip
   1b47c:	mov	r7, r1
   1b480:	str	r3, [sp, #24]
   1b484:	add	r1, sp, #16384	; 0x4000
   1b488:	str	r0, [sp, #8]
   1b48c:	add	r1, r1, #48	; 0x30
   1b490:	ldr	lr, [ip, lr]
   1b494:	movw	r2, #49144	; 0xbff8
   1b498:	movt	r2, #65535	; 0xffff
   1b49c:	mov	r3, #0
   1b4a0:	str	r3, [r1, r2]
   1b4a4:	add	r1, sp, #16384	; 0x4000
   1b4a8:	ldr	r3, [lr]
   1b4ac:	str	lr, [sp, #28]
   1b4b0:	str	r3, [r1, #44]	; 0x2c
   1b4b4:	beq	1b674 <__printf_chk@plt+0x16ed4>
   1b4b8:	ldr	r3, [pc, #484]	; 1b6a4 <__printf_chk@plt+0x16f04>
   1b4bc:	ldr	r3, [ip, r3]
   1b4c0:	str	r3, [sp, #16]
   1b4c4:	ldr	r1, [pc, #476]	; 1b6a8 <__printf_chk@plt+0x16f08>
   1b4c8:	mov	r0, r7
   1b4cc:	add	r1, pc, r1
   1b4d0:	bl	462c <fopen64@plt>
   1b4d4:	subs	r6, r0, #0
   1b4d8:	beq	1b694 <__printf_chk@plt+0x16ef4>
   1b4dc:	movw	r5, #49140	; 0xbff4
   1b4e0:	movw	r8, #49148	; 0xbffc
   1b4e4:	movt	r5, #65535	; 0xffff
   1b4e8:	add	r4, sp, #44	; 0x2c
   1b4ec:	movt	r8, #65535	; 0xffff
   1b4f0:	add	r9, sp, #40	; 0x28
   1b4f4:	add	sl, sp, #48	; 0x30
   1b4f8:	sub	r2, sl, #12
   1b4fc:	str	r2, [sp, #20]
   1b500:	str	r9, [sp]
   1b504:	mov	r0, r6
   1b508:	mov	r1, r7
   1b50c:	mov	r2, r4
   1b510:	mov	r3, #16384	; 0x4000
   1b514:	bl	243f8 <__printf_chk@plt+0x1fc58>
   1b518:	cmn	r0, #1
   1b51c:	beq	1b664 <__printf_chk@plt+0x16ec4>
   1b520:	add	r1, sp, #16384	; 0x4000
   1b524:	add	r2, sp, #16384	; 0x4000
   1b528:	add	r1, r1, #48	; 0x30
   1b52c:	add	r2, r2, #48	; 0x30
   1b530:	ldrb	r1, [r1, r8]
   1b534:	str	r4, [r2, r5]
   1b538:	uxtb	r3, r1
   1b53c:	cmp	r3, #0
   1b540:	beq	1b500 <__printf_chk@plt+0x16d60>
   1b544:	cmp	r3, #9
   1b548:	cmpne	r3, #32
   1b54c:	bne	1b590 <__printf_chk@plt+0x16df0>
   1b550:	sub	r2, sl, #3
   1b554:	b	1b564 <__printf_chk@plt+0x16dc4>
   1b558:	cmp	r3, #32
   1b55c:	cmpne	r3, #9
   1b560:	bne	1b584 <__printf_chk@plt+0x16de4>
   1b564:	mov	r1, r2
   1b568:	ldrb	r3, [r2], #1
   1b56c:	cmp	r3, #0
   1b570:	bne	1b558 <__printf_chk@plt+0x16db8>
   1b574:	add	r3, sp, #16384	; 0x4000
   1b578:	add	r3, r3, #48	; 0x30
   1b57c:	str	r1, [r3, r5]
   1b580:	b	1b500 <__printf_chk@plt+0x16d60>
   1b584:	add	r2, sp, #16384	; 0x4000
   1b588:	add	r2, r2, #48	; 0x30
   1b58c:	str	r1, [r2, r5]
   1b590:	cmp	r3, #10
   1b594:	beq	1b500 <__printf_chk@plt+0x16d60>
   1b598:	cmp	r3, #35	; 0x23
   1b59c:	beq	1b500 <__printf_chk@plt+0x16d60>
   1b5a0:	cmp	r3, #0
   1b5a4:	beq	1b500 <__printf_chk@plt+0x16d60>
   1b5a8:	mov	r0, #10
   1b5ac:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1b5b0:	subs	fp, r0, #0
   1b5b4:	beq	1b684 <__printf_chk@plt+0x16ee4>
   1b5b8:	ldr	r1, [sp, #20]
   1b5bc:	bl	12860 <__printf_chk@plt+0xe0c0>
   1b5c0:	cmp	r0, #0
   1b5c4:	str	r0, [sp, #12]
   1b5c8:	bne	1b62c <__printf_chk@plt+0x16e8c>
   1b5cc:	ldr	r0, [sp, #8]
   1b5d0:	mov	r1, fp
   1b5d4:	ldr	r3, [sp, #16]
   1b5d8:	blx	r3
   1b5dc:	cmp	r0, #0
   1b5e0:	bne	1b62c <__printf_chk@plt+0x16e8c>
   1b5e4:	ldr	r1, [sp, #24]
   1b5e8:	cmp	r1, #0
   1b5ec:	beq	1b600 <__printf_chk@plt+0x16e60>
   1b5f0:	ldr	r0, [sp, #8]
   1b5f4:	bl	e4c0 <__printf_chk@plt+0x9d20>
   1b5f8:	cmp	r0, #0
   1b5fc:	bne	1b60c <__printf_chk@plt+0x16e6c>
   1b600:	mov	r0, fp
   1b604:	bl	e818 <__printf_chk@plt+0xa078>
   1b608:	b	1b500 <__printf_chk@plt+0x16d60>
   1b60c:	ldr	r2, [sp, #8]
   1b610:	mov	r1, fp
   1b614:	ldr	r3, [r2, #32]
   1b618:	ldr	r0, [r3, #56]	; 0x38
   1b61c:	ldr	r3, [sp, #16]
   1b620:	blx	r3
   1b624:	cmp	r0, #0
   1b628:	beq	1b600 <__printf_chk@plt+0x16e60>
   1b62c:	mov	r0, fp
   1b630:	bl	e818 <__printf_chk@plt+0xa078>
   1b634:	mov	r0, r6
   1b638:	bl	44a0 <fclose@plt>
   1b63c:	ldr	r0, [sp, #12]
   1b640:	add	r1, sp, #16384	; 0x4000
   1b644:	ldr	r2, [r1, #44]	; 0x2c
   1b648:	ldr	r1, [sp, #28]
   1b64c:	ldr	r3, [r1]
   1b650:	cmp	r2, r3
   1b654:	bne	1b690 <__printf_chk@plt+0x16ef0>
   1b658:	add	sp, sp, #16384	; 0x4000
   1b65c:	add	sp, sp, #52	; 0x34
   1b660:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b664:	mvn	r2, #45	; 0x2d
   1b668:	mov	fp, #0
   1b66c:	str	r2, [sp, #12]
   1b670:	b	1b62c <__printf_chk@plt+0x16e8c>
   1b674:	ldr	r3, [pc, #48]	; 1b6ac <__printf_chk@plt+0x16f0c>
   1b678:	ldr	r3, [ip, r3]
   1b67c:	str	r3, [sp, #16]
   1b680:	b	1b4c4 <__printf_chk@plt+0x16d24>
   1b684:	mvn	r3, #1
   1b688:	str	r3, [sp, #12]
   1b68c:	b	1b62c <__printf_chk@plt+0x16e8c>
   1b690:	bl	41b8 <__stack_chk_fail@plt>
   1b694:	mvn	r0, #23
   1b698:	b	1b640 <__printf_chk@plt+0x16ea0>
   1b69c:	muleq	r5, ip, r6
   1b6a0:	andeq	r0, r0, r8, lsl #9
   1b6a4:	muleq	r0, r8, r4
   1b6a8:	andeq	r9, r2, r8, lsr r1
   1b6ac:			; <UNDEFINED> instruction: 0x000004b8
   1b6b0:	push	{r3, r4, r5, lr}
   1b6b4:	mov	r5, r0
   1b6b8:	mov	r4, r1
   1b6bc:	mov	r0, r1
   1b6c0:	mov	r1, r5
   1b6c4:	bl	1a1b0 <__printf_chk@plt+0x15a10>
   1b6c8:	cmn	r0, #50	; 0x32
   1b6cc:	popne	{r3, r4, r5, pc}
   1b6d0:	mov	r0, r5
   1b6d4:	mov	r1, r4
   1b6d8:	mov	r2, #0
   1b6dc:	mov	r3, #1
   1b6e0:	bl	1b460 <__printf_chk@plt+0x16cc0>
   1b6e4:	cmn	r0, #46	; 0x2e
   1b6e8:	beq	1b6f8 <__printf_chk@plt+0x16f58>
   1b6ec:	cmp	r0, #0
   1b6f0:	mvneq	r0, #50	; 0x32
   1b6f4:	pop	{r3, r4, r5, pc}
   1b6f8:	mov	r0, #0
   1b6fc:	pop	{r3, r4, r5, pc}
   1b700:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b704:	mov	r9, r0
   1b708:	mov	r8, r1
   1b70c:	bl	429c <FIPS_mode@plt>
   1b710:	ldr	r4, [pc, #196]	; 1b7dc <__printf_chk@plt+0x1703c>
   1b714:	add	r4, pc, r4
   1b718:	cmp	r0, #0
   1b71c:	ldrne	r4, [pc, #188]	; 1b7e0 <__printf_chk@plt+0x17040>
   1b720:	addne	r4, pc, r4
   1b724:	addne	r4, r4, #756	; 0x2f4
   1b728:	ldr	r0, [r4]
   1b72c:	cmp	r0, #0
   1b730:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b734:	mov	r5, #0
   1b738:	add	r4, r4, #36	; 0x24
   1b73c:	mov	r6, r5
   1b740:	b	1b750 <__printf_chk@plt+0x16fb0>
   1b744:	ldr	r3, [r4], #36	; 0x24
   1b748:	cmp	r3, #0
   1b74c:	beq	1b7c4 <__printf_chk@plt+0x17024>
   1b750:	ldr	r3, [r4, #-32]	; 0xffffffe0
   1b754:	cmn	r3, #3
   1b758:	bne	1b744 <__printf_chk@plt+0x16fa4>
   1b75c:	cmp	r8, #0
   1b760:	add	r7, r5, #1
   1b764:	beq	1b774 <__printf_chk@plt+0x16fd4>
   1b768:	ldr	r3, [r4, #-16]
   1b76c:	cmp	r3, #0
   1b770:	beq	1b744 <__printf_chk@plt+0x16fa4>
   1b774:	cmp	r6, #0
   1b778:	strbne	r9, [r6, r5]
   1b77c:	ldr	r0, [r4, #-36]	; 0xffffffdc
   1b780:	moveq	r7, r5
   1b784:	bl	4458 <strlen@plt>
   1b788:	add	r5, r0, r7
   1b78c:	mov	sl, r0
   1b790:	add	r1, r5, #2
   1b794:	mov	r0, r6
   1b798:	bl	40a4 <realloc@plt>
   1b79c:	add	r2, sl, #1
   1b7a0:	subs	sl, r0, #0
   1b7a4:	add	r0, sl, r7
   1b7a8:	beq	1b7cc <__printf_chk@plt+0x1702c>
   1b7ac:	ldr	r1, [r4, #-36]	; 0xffffffdc
   1b7b0:	mov	r6, sl
   1b7b4:	bl	43f8 <memcpy@plt>
   1b7b8:	ldr	r3, [r4], #36	; 0x24
   1b7bc:	cmp	r3, #0
   1b7c0:	bne	1b750 <__printf_chk@plt+0x16fb0>
   1b7c4:	mov	r0, r6
   1b7c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b7cc:	mov	r0, r6
   1b7d0:	bl	3bdc <free@plt>
   1b7d4:	mov	r0, sl
   1b7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b7dc:	muleq	r5, ip, sp
   1b7e0:	muleq	r5, r0, sp
   1b7e4:	ldr	r0, [r0, #8]
   1b7e8:	bx	lr
   1b7ec:	ldr	r0, [r0, #12]
   1b7f0:	bx	lr
   1b7f4:	push	{r4, lr}
   1b7f8:	mov	r4, r0
   1b7fc:	ldr	r0, [pc, #24]	; 1b81c <__printf_chk@plt+0x1707c>
   1b800:	ldr	r1, [r4]
   1b804:	add	r0, pc, r0
   1b808:	bl	4590 <strcmp@plt>
   1b80c:	cmp	r0, #0
   1b810:	ldrne	r0, [r4, #12]
   1b814:	moveq	r0, #14
   1b818:	pop	{r4, pc}
   1b81c:	andeq	sl, r2, r4, lsr #21
   1b820:	ldr	r0, [r0, #20]
   1b824:	bx	lr
   1b828:	ldr	r3, [r0, #16]
   1b82c:	cmp	r3, #0
   1b830:	bne	1b848 <__printf_chk@plt+0x170a8>
   1b834:	ldr	r2, [r0, #28]
   1b838:	tst	r2, #2
   1b83c:	bne	1b848 <__printf_chk@plt+0x170a8>
   1b840:	ldr	r0, [r0, #8]
   1b844:	bx	lr
   1b848:	mov	r0, r3
   1b84c:	bx	lr
   1b850:	ldr	r0, [r0, #4]
   1b854:	bx	lr
   1b858:	ldr	r0, [r0, #28]
   1b85c:	and	r0, r0, #1
   1b860:	bx	lr
   1b864:	ldr	r0, [r0]
   1b868:	bx	lr
   1b86c:	ldr	r3, [r0, #400]	; 0x190
   1b870:	ldr	r0, [r3, #4]
   1b874:	bx	lr
   1b878:	cmp	r0, #0
   1b87c:	movne	r0, #76	; 0x4c
   1b880:	moveq	r0, #72	; 0x48
   1b884:	bx	lr
   1b888:	push	{r3, r4, r5, lr}
   1b88c:	mov	r5, r0
   1b890:	bl	429c <FIPS_mode@plt>
   1b894:	ldr	r4, [pc, #72]	; 1b8e4 <__printf_chk@plt+0x17144>
   1b898:	add	r4, pc, r4
   1b89c:	cmp	r0, #0
   1b8a0:	ldrne	r4, [pc, #64]	; 1b8e8 <__printf_chk@plt+0x17148>
   1b8a4:	addne	r4, pc, r4
   1b8a8:	addne	r4, r4, #756	; 0x2f4
   1b8ac:	ldr	r0, [r4]
   1b8b0:	cmp	r0, #0
   1b8b4:	bne	1b8c8 <__printf_chk@plt+0x17128>
   1b8b8:	pop	{r3, r4, r5, pc}
   1b8bc:	ldr	r0, [r4, #36]!	; 0x24
   1b8c0:	cmp	r0, #0
   1b8c4:	beq	1b8e0 <__printf_chk@plt+0x17140>
   1b8c8:	mov	r1, r5
   1b8cc:	bl	4590 <strcmp@plt>
   1b8d0:	cmp	r0, #0
   1b8d4:	bne	1b8bc <__printf_chk@plt+0x1711c>
   1b8d8:	mov	r0, r4
   1b8dc:	pop	{r3, r4, r5, pc}
   1b8e0:	pop	{r3, r4, r5, pc}
   1b8e4:	andeq	sl, r5, r8, lsl ip
   1b8e8:	andeq	sl, r5, ip, lsl #24
   1b8ec:	push	{r4, lr}
   1b8f0:	mov	r4, r0
   1b8f4:	bl	429c <FIPS_mode@plt>
   1b8f8:	ldr	r2, [pc, #100]	; 1b964 <__printf_chk@plt+0x171c4>
   1b8fc:	add	r2, pc, r2
   1b900:	cmp	r0, #0
   1b904:	ldrne	r2, [pc, #92]	; 1b968 <__printf_chk@plt+0x171c8>
   1b908:	addne	r2, pc, r2
   1b90c:	addne	r2, r2, #756	; 0x2f4
   1b910:	ldr	r3, [r2]
   1b914:	cmp	r3, #0
   1b918:	beq	1b954 <__printf_chk@plt+0x171b4>
   1b91c:	ldr	r3, [r2, #4]
   1b920:	cmp	r3, r4
   1b924:	bne	1b938 <__printf_chk@plt+0x17198>
   1b928:	b	1b95c <__printf_chk@plt+0x171bc>
   1b92c:	ldr	r1, [r0, #4]
   1b930:	cmp	r1, r4
   1b934:	popeq	{r4, pc}
   1b938:	ldr	r1, [r2, #36]	; 0x24
   1b93c:	add	r0, r2, #36	; 0x24
   1b940:	cmp	r1, #0
   1b944:	mov	r2, r0
   1b948:	bne	1b92c <__printf_chk@plt+0x1718c>
   1b94c:	mov	r0, r1
   1b950:	pop	{r4, pc}
   1b954:	mov	r0, r3
   1b958:	pop	{r4, pc}
   1b95c:	mov	r0, r2
   1b960:	pop	{r4, pc}
   1b964:			; <UNDEFINED> instruction: 0x0005abb4
   1b968:	andeq	sl, r5, r8, lsr #23
   1b96c:	subs	r3, r0, #0
   1b970:	push	{r4, r5, r6, lr}
   1b974:	beq	1b984 <__printf_chk@plt+0x171e4>
   1b978:	ldrb	r3, [r3]
   1b97c:	cmp	r3, #0
   1b980:	bne	1b98c <__printf_chk@plt+0x171ec>
   1b984:	mov	r0, #0
   1b988:	pop	{r4, r5, r6, pc}
   1b98c:	bl	3f18 <__strdup@plt>
   1b990:	subs	r6, r0, #0
   1b994:	beq	1b984 <__printf_chk@plt+0x171e4>
   1b998:	mov	r1, #44	; 0x2c
   1b99c:	mov	r5, #0
   1b9a0:	bl	474c <strchr@plt>
   1b9a4:	cmp	r0, #0
   1b9a8:	addne	r4, r0, #1
   1b9ac:	movne	r3, #0
   1b9b0:	strbne	r3, [r0]
   1b9b4:	mov	r3, r6
   1b9b8:	moveq	r4, r0
   1b9bc:	mov	r0, r3
   1b9c0:	ldrb	r3, [r3]
   1b9c4:	cmp	r3, #0
   1b9c8:	beq	1ba20 <__printf_chk@plt+0x17280>
   1b9cc:	bl	1b888 <__printf_chk@plt+0x170e8>
   1b9d0:	mov	r1, #44	; 0x2c
   1b9d4:	subs	r3, r0, #0
   1b9d8:	mov	r0, r4
   1b9dc:	beq	1ba38 <__printf_chk@plt+0x17298>
   1b9e0:	ldr	r3, [r3, #4]
   1b9e4:	cmn	r3, #3
   1b9e8:	bne	1ba38 <__printf_chk@plt+0x17298>
   1b9ec:	cmp	r4, #0
   1b9f0:	beq	1ba20 <__printf_chk@plt+0x17280>
   1b9f4:	bl	474c <strchr@plt>
   1b9f8:	cmp	r0, #0
   1b9fc:	strbne	r5, [r0]
   1ba00:	add	r2, r0, #1
   1ba04:	beq	1ba30 <__printf_chk@plt+0x17290>
   1ba08:	mov	r3, r4
   1ba0c:	mov	r4, r2
   1ba10:	mov	r0, r3
   1ba14:	ldrb	r3, [r3]
   1ba18:	cmp	r3, #0
   1ba1c:	bne	1b9cc <__printf_chk@plt+0x1722c>
   1ba20:	mov	r0, r6
   1ba24:	bl	3bdc <free@plt>
   1ba28:	mov	r0, #1
   1ba2c:	pop	{r4, r5, r6, pc}
   1ba30:	mov	r2, r0
   1ba34:	b	1ba08 <__printf_chk@plt+0x17268>
   1ba38:	mov	r0, r6
   1ba3c:	bl	3bdc <free@plt>
   1ba40:	mov	r0, #0
   1ba44:	pop	{r4, r5, r6, pc}
   1ba48:	push	{r3, r4, r5, lr}
   1ba4c:	subs	r5, r0, #0
   1ba50:	beq	1ba9c <__printf_chk@plt+0x172fc>
   1ba54:	bl	429c <FIPS_mode@plt>
   1ba58:	ldr	r4, [pc, #84]	; 1bab4 <__printf_chk@plt+0x17314>
   1ba5c:	add	r4, pc, r4
   1ba60:	cmp	r0, #0
   1ba64:	bne	1baa4 <__printf_chk@plt+0x17304>
   1ba68:	ldr	r0, [r4]
   1ba6c:	cmp	r0, #0
   1ba70:	bne	1ba84 <__printf_chk@plt+0x172e4>
   1ba74:	b	1ba9c <__printf_chk@plt+0x172fc>
   1ba78:	ldr	r0, [r4, #36]!	; 0x24
   1ba7c:	cmp	r0, #0
   1ba80:	beq	1ba9c <__printf_chk@plt+0x172fc>
   1ba84:	mov	r1, r5
   1ba88:	bl	3b88 <strcasecmp@plt>
   1ba8c:	cmp	r0, #0
   1ba90:	bne	1ba78 <__printf_chk@plt+0x172d8>
   1ba94:	ldr	r0, [r4, #4]
   1ba98:	pop	{r3, r4, r5, pc}
   1ba9c:	mvn	r0, #0
   1baa0:	pop	{r3, r4, r5, pc}
   1baa4:	ldr	r4, [pc, #12]	; 1bab8 <__printf_chk@plt+0x17318>
   1baa8:	add	r4, pc, r4
   1baac:	add	r4, r4, #756	; 0x2f4
   1bab0:	b	1ba68 <__printf_chk@plt+0x172c8>
   1bab4:	andeq	sl, r5, r4, asr sl
   1bab8:	andeq	sl, r5, r8, lsl #20
   1babc:	push	{r3, lr}
   1bac0:	bl	1b8ec <__printf_chk@plt+0x1714c>
   1bac4:	cmp	r0, #0
   1bac8:	beq	1bad4 <__printf_chk@plt+0x17334>
   1bacc:	ldr	r0, [r0]
   1bad0:	pop	{r3, pc}
   1bad4:	ldr	r0, [pc, #4]	; 1bae0 <__printf_chk@plt+0x17340>
   1bad8:	add	r0, pc, r0
   1badc:	pop	{r3, pc}
   1bae0:	ldrdeq	sl, [r2], -ip
   1bae4:	cmp	r0, #0
   1bae8:	bxeq	lr
   1baec:	ldr	r0, [r0, #400]	; 0x190
   1baf0:	cmp	r0, #0
   1baf4:	bxeq	lr
   1baf8:	ldr	r3, [r0, #4]
   1bafc:	cmp	r3, #2
   1bb00:	bne	1bb10 <__printf_chk@plt+0x17370>
   1bb04:	ldr	r0, [pc, #12]	; 1bb18 <__printf_chk@plt+0x17378>
   1bb08:	add	r0, pc, r0
   1bb0c:	bx	lr
   1bb10:	mov	r0, #0
   1bb14:	bx	lr
   1bb18:			; <UNDEFINED> instruction: 0x0002a7b8
   1bb1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bb20:	mov	r7, r0
   1bb24:	sub	sp, sp, #12
   1bb28:	mov	r5, r1
   1bb2c:	mov	r0, #404	; 0x194
   1bb30:	mov	r1, #0
   1bb34:	str	r1, [r7]
   1bb38:	mov	r1, #1
   1bb3c:	mov	r9, r2
   1bb40:	mov	r6, r3
   1bb44:	ldr	r8, [sp, #56]	; 0x38
   1bb48:	bl	4380 <calloc@plt>
   1bb4c:	subs	r4, r0, #0
   1bb50:	beq	1bd60 <__printf_chk@plt+0x175c0>
   1bb54:	ldr	ip, [r5, #4]
   1bb58:	cmp	ip, #2
   1bb5c:	beq	1bc20 <__printf_chk@plt+0x17480>
   1bb60:	rsbs	ip, ip, #1
   1bb64:	str	r8, [r4, #4]
   1bb68:	movcc	ip, #0
   1bb6c:	str	ip, [r4]
   1bb70:	ldr	r3, [r5, #12]
   1bb74:	cmp	r6, r3
   1bb78:	bcc	1bbe8 <__printf_chk@plt+0x17448>
   1bb7c:	ldr	r2, [sp, #48]	; 0x30
   1bb80:	cmp	r2, #0
   1bb84:	beq	1bba0 <__printf_chk@plt+0x17400>
   1bb88:	ldr	r3, [r5, #16]
   1bb8c:	cmp	r3, #0
   1bb90:	bne	1bbdc <__printf_chk@plt+0x1743c>
   1bb94:	ldr	r3, [r5, #28]
   1bb98:	tst	r3, #2
   1bb9c:	beq	1bbd8 <__printf_chk@plt+0x17438>
   1bba0:	str	r5, [r4, #400]	; 0x190
   1bba4:	ldr	r2, [r5, #28]
   1bba8:	ands	fp, r2, #2
   1bbac:	beq	1bc2c <__printf_chk@plt+0x1748c>
   1bbb0:	mov	r1, r9
   1bbb4:	mov	r2, r6
   1bbb8:	add	r0, r4, #12
   1bbbc:	bl	28340 <__printf_chk@plt+0x23ba0>
   1bbc0:	subs	r5, r0, #0
   1bbc4:	bne	1bd7c <__printf_chk@plt+0x175dc>
   1bbc8:	mov	r0, #0
   1bbcc:	str	r4, [r7]
   1bbd0:	add	sp, sp, #12
   1bbd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bbd8:	ldr	r3, [r5, #8]
   1bbdc:	ldr	r2, [sp, #52]	; 0x34
   1bbe0:	cmp	r2, r3
   1bbe4:	bcs	1bba0 <__printf_chk@plt+0x17400>
   1bbe8:	ldr	r3, [r4, #8]
   1bbec:	mvn	r5, #9
   1bbf0:	cmp	r3, #0
   1bbf4:	beq	1bc00 <__printf_chk@plt+0x17460>
   1bbf8:	mov	r0, r3
   1bbfc:	bl	3a5c <EVP_CIPHER_CTX_free@plt>
   1bc00:	mov	r0, r4
   1bc04:	mov	r1, #404	; 0x194
   1bc08:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1bc0c:	mov	r0, r4
   1bc10:	bl	3bdc <free@plt>
   1bc14:	mov	r0, r5
   1bc18:	add	sp, sp, #12
   1bc1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bc20:	cmp	r6, #8
   1bc24:	movcs	r6, #8
   1bc28:	b	1bb60 <__printf_chk@plt+0x173c0>
   1bc2c:	ldr	r3, [r5, #32]
   1bc30:	blx	r3
   1bc34:	mov	sl, r0
   1bc38:	bl	43ec <EVP_CIPHER_CTX_new@plt>
   1bc3c:	cmp	r0, #0
   1bc40:	str	r0, [r4, #8]
   1bc44:	beq	1bd58 <__printf_chk@plt+0x175b8>
   1bc48:	subs	r3, r8, #1
   1bc4c:	mov	r1, sl
   1bc50:	rsbs	r8, r3, #0
   1bc54:	mov	r2, fp
   1bc58:	adcs	r8, r8, r3
   1bc5c:	ldr	r3, [sp, #48]	; 0x30
   1bc60:	str	r8, [sp]
   1bc64:	bl	3b4c <EVP_CipherInit@plt>
   1bc68:	cmp	r0, #0
   1bc6c:	beq	1bd4c <__printf_chk@plt+0x175ac>
   1bc70:	ldr	r3, [r5, #20]
   1bc74:	cmp	r3, #0
   1bc78:	beq	1bc98 <__printf_chk@plt+0x174f8>
   1bc7c:	ldr	r0, [r4, #8]
   1bc80:	mov	r1, #18
   1bc84:	mvn	r2, #0
   1bc88:	ldr	r3, [sp, #48]	; 0x30
   1bc8c:	bl	3c84 <EVP_CIPHER_CTX_ctrl@plt>
   1bc90:	cmp	r0, #0
   1bc94:	beq	1bd4c <__printf_chk@plt+0x175ac>
   1bc98:	ldr	r0, [r4, #8]
   1bc9c:	bl	4620 <EVP_CIPHER_CTX_key_length@plt>
   1bca0:	cmp	r0, r6
   1bca4:	cmpne	r0, #0
   1bca8:	ble	1bcc0 <__printf_chk@plt+0x17520>
   1bcac:	mov	r1, r6
   1bcb0:	ldr	r0, [r4, #8]
   1bcb4:	bl	3ff0 <EVP_CIPHER_CTX_set_key_length@plt>
   1bcb8:	cmp	r0, #0
   1bcbc:	beq	1bd4c <__printf_chk@plt+0x175ac>
   1bcc0:	mov	r1, #0
   1bcc4:	ldr	r0, [r4, #8]
   1bcc8:	mvn	ip, #0
   1bccc:	mov	r2, r9
   1bcd0:	mov	r3, r1
   1bcd4:	str	ip, [sp]
   1bcd8:	bl	3b4c <EVP_CipherInit@plt>
   1bcdc:	cmp	r0, #0
   1bce0:	beq	1bd4c <__printf_chk@plt+0x175ac>
   1bce4:	ldr	r6, [r5, #24]
   1bce8:	cmp	r6, #0
   1bcec:	beq	1bbc8 <__printf_chk@plt+0x17428>
   1bcf0:	mov	r0, r6
   1bcf4:	bl	4440 <malloc@plt>
   1bcf8:	subs	r8, r0, #0
   1bcfc:	beq	1bd68 <__printf_chk@plt+0x175c8>
   1bd00:	mov	r0, r6
   1bd04:	bl	4440 <malloc@plt>
   1bd08:	subs	r9, r0, #0
   1bd0c:	beq	1bd68 <__printf_chk@plt+0x175c8>
   1bd10:	mov	r3, r6
   1bd14:	mov	r2, r8
   1bd18:	mov	r1, r9
   1bd1c:	ldr	r0, [r4, #8]
   1bd20:	bl	4158 <EVP_Cipher@plt>
   1bd24:	ldr	r1, [r5, #24]
   1bd28:	mov	r6, r0
   1bd2c:	mov	r0, r9
   1bd30:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1bd34:	mov	r0, r8
   1bd38:	bl	3bdc <free@plt>
   1bd3c:	mov	r0, r9
   1bd40:	bl	3bdc <free@plt>
   1bd44:	cmp	r6, #1
   1bd48:	beq	1bbc8 <__printf_chk@plt+0x17428>
   1bd4c:	ldr	r3, [r4, #8]
   1bd50:	mvn	r5, #21
   1bd54:	b	1bbf0 <__printf_chk@plt+0x17450>
   1bd58:	mvn	r5, #1
   1bd5c:	b	1bc00 <__printf_chk@plt+0x17460>
   1bd60:	mvn	r0, #1
   1bd64:	b	1bc18 <__printf_chk@plt+0x17478>
   1bd68:	mov	r0, r8
   1bd6c:	mvn	r5, #1
   1bd70:	bl	3bdc <free@plt>
   1bd74:	ldr	r3, [r4, #8]
   1bd78:	b	1bbf0 <__printf_chk@plt+0x17450>
   1bd7c:	ldr	r3, [r4, #8]
   1bd80:	b	1bbf0 <__printf_chk@plt+0x17450>
   1bd84:	ldr	ip, [pc, #456]	; 1bf54 <__printf_chk@plt+0x177b4>
   1bd88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd8c:	mov	r4, r0
   1bd90:	ldr	r0, [pc, #448]	; 1bf58 <__printf_chk@plt+0x177b8>
   1bd94:	add	ip, pc, ip
   1bd98:	ldr	r6, [r4, #400]	; 0x190
   1bd9c:	sub	sp, sp, #28
   1bda0:	mov	sl, r2
   1bda4:	mov	fp, r3
   1bda8:	ldr	r5, [ip, r0]
   1bdac:	ldr	ip, [r6, #28]
   1bdb0:	ldr	r9, [sp, #64]	; 0x40
   1bdb4:	ldr	r0, [r5]
   1bdb8:	tst	ip, #2
   1bdbc:	ldr	r8, [sp, #68]	; 0x44
   1bdc0:	ldr	r7, [sp, #72]	; 0x48
   1bdc4:	str	r0, [sp, #20]
   1bdc8:	bne	1be58 <__printf_chk@plt+0x176b8>
   1bdcc:	cmp	r7, #0
   1bdd0:	bne	1be30 <__printf_chk@plt+0x17690>
   1bdd4:	cmp	r8, #0
   1bdd8:	beq	1bdf0 <__printf_chk@plt+0x17650>
   1bddc:	mov	r0, sl
   1bde0:	mov	r1, fp
   1bde4:	mov	r2, r8
   1bde8:	bl	43f8 <memcpy@plt>
   1bdec:	ldr	r6, [r4, #400]	; 0x190
   1bdf0:	ldr	r1, [r6, #8]
   1bdf4:	mov	r0, r9
   1bdf8:	bl	41cbc <__printf_chk@plt+0x3d51c>
   1bdfc:	subs	r6, r1, #0
   1be00:	bne	1be3c <__printf_chk@plt+0x1769c>
   1be04:	add	r2, fp, r8
   1be08:	ldr	r0, [r4, #8]
   1be0c:	add	r1, sl, r8
   1be10:	mov	r3, r9
   1be14:	bl	4158 <EVP_Cipher@plt>
   1be18:	cmp	r0, #0
   1be1c:	blt	1bec4 <__printf_chk@plt+0x17724>
   1be20:	cmp	r7, #0
   1be24:	bne	1becc <__printf_chk@plt+0x1772c>
   1be28:	mov	r0, #0
   1be2c:	b	1be40 <__printf_chk@plt+0x176a0>
   1be30:	ldr	r3, [r6, #20]
   1be34:	cmp	r7, r3
   1be38:	beq	1be78 <__printf_chk@plt+0x176d8>
   1be3c:	mvn	r0, #9
   1be40:	ldr	ip, [sp, #20]
   1be44:	ldr	r3, [r5]
   1be48:	cmp	ip, r3
   1be4c:	bne	1bf50 <__printf_chk@plt+0x177b0>
   1be50:	add	sp, sp, #28
   1be54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1be58:	str	r9, [sp]
   1be5c:	add	r0, r4, #12
   1be60:	str	r8, [sp, #4]
   1be64:	str	r7, [sp, #8]
   1be68:	ldr	ip, [r4, #4]
   1be6c:	str	ip, [sp, #12]
   1be70:	bl	2837c <__printf_chk@plt+0x23bdc>
   1be74:	b	1be40 <__printf_chk@plt+0x176a0>
   1be78:	ldr	r0, [r4, #8]
   1be7c:	mov	r1, #19
   1be80:	mov	r2, #1
   1be84:	add	r3, sp, #16
   1be88:	bl	3c84 <EVP_CIPHER_CTX_ctrl@plt>
   1be8c:	cmp	r0, #0
   1be90:	beq	1bec4 <__printf_chk@plt+0x17724>
   1be94:	ldr	r3, [r4, #4]
   1be98:	cmp	r3, #0
   1be9c:	beq	1bf2c <__printf_chk@plt+0x1778c>
   1bea0:	cmp	r8, #0
   1bea4:	beq	1bdec <__printf_chk@plt+0x1764c>
   1bea8:	ldr	r0, [r4, #8]
   1beac:	mov	r1, #0
   1beb0:	mov	r2, fp
   1beb4:	mov	r3, r8
   1beb8:	bl	4158 <EVP_Cipher@plt>
   1bebc:	cmp	r0, #0
   1bec0:	bge	1bddc <__printf_chk@plt+0x1763c>
   1bec4:	mvn	r0, #21
   1bec8:	b	1be40 <__printf_chk@plt+0x176a0>
   1becc:	mov	r3, r6
   1bed0:	ldr	r0, [r4, #8]
   1bed4:	mov	r1, r6
   1bed8:	mov	r2, r6
   1bedc:	bl	4158 <EVP_Cipher@plt>
   1bee0:	ldr	r3, [r4, #4]
   1bee4:	cmp	r0, #0
   1bee8:	blt	1bf1c <__printf_chk@plt+0x1777c>
   1beec:	cmp	r3, #0
   1bef0:	beq	1be28 <__printf_chk@plt+0x17688>
   1bef4:	add	r3, r9, r8
   1bef8:	ldr	r0, [r4, #8]
   1befc:	add	r3, sl, r3
   1bf00:	mov	r2, r7
   1bf04:	mov	r1, #16
   1bf08:	bl	3c84 <EVP_CIPHER_CTX_ctrl@plt>
   1bf0c:	cmp	r0, #0
   1bf10:	beq	1bec4 <__printf_chk@plt+0x17724>
   1bf14:	mov	r0, r6
   1bf18:	b	1be40 <__printf_chk@plt+0x176a0>
   1bf1c:	cmp	r3, #0
   1bf20:	mvneq	r0, #29
   1bf24:	beq	1be40 <__printf_chk@plt+0x176a0>
   1bf28:	b	1bec4 <__printf_chk@plt+0x17724>
   1bf2c:	add	r3, r9, r8
   1bf30:	ldr	r0, [r4, #8]
   1bf34:	add	r3, fp, r3
   1bf38:	mov	r1, #17
   1bf3c:	mov	r2, r7
   1bf40:	bl	3c84 <EVP_CIPHER_CTX_ctrl@plt>
   1bf44:	cmp	r0, #0
   1bf48:	bne	1bea0 <__printf_chk@plt+0x17700>
   1bf4c:	b	1bec4 <__printf_chk@plt+0x17724>
   1bf50:	bl	41b8 <__stack_chk_fail@plt>
   1bf54:	andeq	sl, r5, r0, lsl #27
   1bf58:	andeq	r0, r0, r8, lsl #9
   1bf5c:	push	{r4, r5, r6, r7, r8, lr}
   1bf60:	mov	r5, r1
   1bf64:	ldr	ip, [r0, #400]	; 0x190
   1bf68:	mov	r7, r3
   1bf6c:	ldr	r4, [sp, #24]
   1bf70:	ldr	ip, [ip, #28]
   1bf74:	ands	r6, ip, #2
   1bf78:	bne	1bf98 <__printf_chk@plt+0x177f8>
   1bf7c:	cmp	r4, #3
   1bf80:	bls	1bfa4 <__printf_chk@plt+0x17804>
   1bf84:	mov	r0, r3
   1bf88:	bl	24778 <__printf_chk@plt+0x1ffd8>
   1bf8c:	str	r0, [r5]
   1bf90:	mov	r0, r6
   1bf94:	pop	{r4, r5, r6, r7, r8, pc}
   1bf98:	add	r0, r0, #12
   1bf9c:	pop	{r4, r5, r6, r7, r8, lr}
   1bfa0:	b	28580 <__printf_chk@plt+0x23de0>
   1bfa4:	mvn	r6, #2
   1bfa8:	b	1bf90 <__printf_chk@plt+0x177f0>
   1bfac:	push	{r4, lr}
   1bfb0:	subs	r4, r0, #0
   1bfb4:	popeq	{r4, pc}
   1bfb8:	ldr	r3, [r4, #400]	; 0x190
   1bfbc:	ldr	r3, [r3, #28]
   1bfc0:	tst	r3, #2
   1bfc4:	bne	1c000 <__printf_chk@plt+0x17860>
   1bfc8:	tst	r3, #4
   1bfcc:	bne	1c010 <__printf_chk@plt+0x17870>
   1bfd0:	ldr	r0, [r4, #8]
   1bfd4:	cmp	r0, #0
   1bfd8:	beq	1bfe8 <__printf_chk@plt+0x17848>
   1bfdc:	bl	3a5c <EVP_CIPHER_CTX_free@plt>
   1bfe0:	mov	r3, #0
   1bfe4:	str	r3, [r4, #8]
   1bfe8:	mov	r0, r4
   1bfec:	mov	r1, #404	; 0x194
   1bff0:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1bff4:	mov	r0, r4
   1bff8:	pop	{r4, lr}
   1bffc:	b	3bdc <free@plt>
   1c000:	add	r0, r4, #12
   1c004:	mov	r1, #128	; 0x80
   1c008:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1c00c:	b	1bfd0 <__printf_chk@plt+0x17830>
   1c010:	add	r0, r4, #140	; 0x8c
   1c014:	mov	r1, #260	; 0x104
   1c018:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1c01c:	b	1bfd0 <__printf_chk@plt+0x17830>
   1c020:	ldr	ip, [pc, #172]	; 1c0d4 <__printf_chk@plt+0x17934>
   1c024:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c028:	add	ip, pc, ip
   1c02c:	ldr	lr, [pc, #164]	; 1c0d8 <__printf_chk@plt+0x17938>
   1c030:	mov	r7, r3
   1c034:	sub	sp, sp, #40	; 0x28
   1c038:	mov	r9, r0
   1c03c:	mov	r0, r2
   1c040:	mov	r5, r2
   1c044:	ldr	r6, [ip, lr]
   1c048:	mov	r2, ip
   1c04c:	mov	r8, r1
   1c050:	add	r4, sp, #20
   1c054:	mov	sl, #16
   1c058:	ldr	r3, [r6]
   1c05c:	str	r3, [sp, #36]	; 0x24
   1c060:	bl	4458 <strlen@plt>
   1c064:	mov	r1, r5
   1c068:	mov	r3, r4
   1c06c:	str	sl, [sp]
   1c070:	mov	r2, r0
   1c074:	mov	r0, #0
   1c078:	bl	28d9c <__printf_chk@plt+0x245fc>
   1c07c:	subs	r5, r0, #0
   1c080:	bne	1c0a8 <__printf_chk@plt+0x17908>
   1c084:	str	r5, [sp]
   1c088:	mov	r0, r9
   1c08c:	str	r5, [sp, #4]
   1c090:	mov	r1, r8
   1c094:	str	r7, [sp, #8]
   1c098:	mov	r3, sl
   1c09c:	mov	r2, r4
   1c0a0:	bl	1bb1c <__printf_chk@plt+0x1737c>
   1c0a4:	mov	r5, r0
   1c0a8:	mov	r0, r4
   1c0ac:	mov	r1, #16
   1c0b0:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1c0b4:	ldr	r2, [sp, #36]	; 0x24
   1c0b8:	ldr	r3, [r6]
   1c0bc:	mov	r0, r5
   1c0c0:	cmp	r2, r3
   1c0c4:	bne	1c0d0 <__printf_chk@plt+0x17930>
   1c0c8:	add	sp, sp, #40	; 0x28
   1c0cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c0d0:	bl	41b8 <__stack_chk_fail@plt>
   1c0d4:	andeq	sl, r5, ip, ror #21
   1c0d8:	andeq	r0, r0, r8, lsl #9
   1c0dc:	ldr	r3, [r0, #400]	; 0x190
   1c0e0:	ldr	r2, [r3, #4]
   1c0e4:	cmp	r2, #3
   1c0e8:	beq	1c110 <__printf_chk@plt+0x17970>
   1c0ec:	ldr	r3, [r3, #28]
   1c0f0:	tst	r3, #2
   1c0f4:	bne	1c108 <__printf_chk@plt+0x17968>
   1c0f8:	tst	r3, #4
   1c0fc:	beq	1c118 <__printf_chk@plt+0x17978>
   1c100:	mov	r0, #16
   1c104:	bx	lr
   1c108:	mov	r0, #0
   1c10c:	bx	lr
   1c110:	mov	r0, #24
   1c114:	bx	lr
   1c118:	ldr	r0, [r0, #8]
   1c11c:	b	3c0c <EVP_CIPHER_CTX_iv_length@plt>
   1c120:	push	{r4, r5, lr}
   1c124:	mov	r4, r0
   1c128:	ldr	r5, [r0, #400]	; 0x190
   1c12c:	sub	sp, sp, #12
   1c130:	ldr	ip, [r5, #28]
   1c134:	ands	r0, ip, #2
   1c138:	beq	1c150 <__printf_chk@plt+0x179b0>
   1c13c:	cmp	r2, #0
   1c140:	bne	1c240 <__printf_chk@plt+0x17aa0>
   1c144:	mov	r0, #0
   1c148:	add	sp, sp, #12
   1c14c:	pop	{r4, r5, pc}
   1c150:	tst	ip, #4
   1c154:	beq	1c188 <__printf_chk@plt+0x179e8>
   1c158:	cmp	r2, #16
   1c15c:	bne	1c240 <__printf_chk@plt+0x17aa0>
   1c160:	ldr	r5, [r4, #384]!	; 0x180
   1c164:	ldr	ip, [r4, #4]
   1c168:	ldr	r2, [r4, #8]
   1c16c:	ldr	r3, [r4, #12]
   1c170:	str	r5, [r1]
   1c174:	str	ip, [r1, #4]
   1c178:	str	r2, [r1, #8]
   1c17c:	str	r3, [r1, #12]
   1c180:	add	sp, sp, #12
   1c184:	pop	{r4, r5, pc}
   1c188:	tst	ip, #8
   1c18c:	bne	1c144 <__printf_chk@plt+0x179a4>
   1c190:	ldr	r3, [r5, #4]
   1c194:	add	r3, r3, #3
   1c198:	cmp	r3, #9
   1c19c:	addls	pc, pc, r3, lsl #2
   1c1a0:	b	1c240 <__printf_chk@plt+0x17aa0>
   1c1a4:	b	1c1e8 <__printf_chk@plt+0x17a48>
   1c1a8:	b	1c240 <__printf_chk@plt+0x17aa0>
   1c1ac:	b	1c240 <__printf_chk@plt+0x17aa0>
   1c1b0:	b	1c240 <__printf_chk@plt+0x17aa0>
   1c1b4:	b	1c240 <__printf_chk@plt+0x17aa0>
   1c1b8:	b	1c1e8 <__printf_chk@plt+0x17a48>
   1c1bc:	b	1c1cc <__printf_chk@plt+0x17a2c>
   1c1c0:	b	1c240 <__printf_chk@plt+0x17aa0>
   1c1c4:	b	1c240 <__printf_chk@plt+0x17aa0>
   1c1c8:	b	1c1e8 <__printf_chk@plt+0x17a48>
   1c1cc:	mov	r2, r1
   1c1d0:	ldr	r0, [r4, #8]
   1c1d4:	mov	r1, #0
   1c1d8:	mov	r3, #24
   1c1dc:	add	sp, sp, #12
   1c1e0:	pop	{r4, r5, lr}
   1c1e4:	b	1c784 <__printf_chk@plt+0x17fe4>
   1c1e8:	ldr	r0, [r4, #8]
   1c1ec:	str	r1, [sp, #4]
   1c1f0:	str	r2, [sp]
   1c1f4:	bl	3c0c <EVP_CIPHER_CTX_iv_length@plt>
   1c1f8:	ldr	r1, [sp, #4]
   1c1fc:	ldr	r2, [sp]
   1c200:	cmp	r0, #0
   1c204:	beq	1c144 <__printf_chk@plt+0x179a4>
   1c208:	blt	1c238 <__printf_chk@plt+0x17a98>
   1c20c:	cmp	r0, r2
   1c210:	bne	1c240 <__printf_chk@plt+0x17aa0>
   1c214:	ldr	r5, [r5, #20]
   1c218:	cmp	r5, #0
   1c21c:	beq	1c24c <__printf_chk@plt+0x17aac>
   1c220:	mov	r3, r1
   1c224:	ldr	r0, [r4, #8]
   1c228:	mov	r1, #19
   1c22c:	bl	3c84 <EVP_CIPHER_CTX_ctrl@plt>
   1c230:	cmp	r0, #0
   1c234:	bne	1c144 <__printf_chk@plt+0x179a4>
   1c238:	mvn	r0, #21
   1c23c:	b	1c148 <__printf_chk@plt+0x179a8>
   1c240:	mvn	r0, #9
   1c244:	add	sp, sp, #12
   1c248:	pop	{r4, r5, pc}
   1c24c:	ldr	r3, [r4, #8]
   1c250:	mov	r0, r1
   1c254:	add	r1, r3, #32
   1c258:	bl	43f8 <memcpy@plt>
   1c25c:	mov	r0, r5
   1c260:	b	1c148 <__printf_chk@plt+0x179a8>
   1c264:	push	{r4, r5, lr}
   1c268:	mov	r5, r0
   1c26c:	ldr	r4, [r0, #400]	; 0x190
   1c270:	sub	sp, sp, #12
   1c274:	ldr	r0, [r4, #28]
   1c278:	tst	r0, #10
   1c27c:	bne	1c2fc <__printf_chk@plt+0x17b5c>
   1c280:	ldr	r3, [r4, #4]
   1c284:	add	r3, r3, #3
   1c288:	cmp	r3, #9
   1c28c:	addls	pc, pc, r3, lsl #2
   1c290:	b	1c324 <__printf_chk@plt+0x17b84>
   1c294:	b	1c2bc <__printf_chk@plt+0x17b1c>
   1c298:	b	1c324 <__printf_chk@plt+0x17b84>
   1c29c:	b	1c324 <__printf_chk@plt+0x17b84>
   1c2a0:	b	1c324 <__printf_chk@plt+0x17b84>
   1c2a4:	b	1c324 <__printf_chk@plt+0x17b84>
   1c2a8:	b	1c2bc <__printf_chk@plt+0x17b1c>
   1c2ac:	b	1c308 <__printf_chk@plt+0x17b68>
   1c2b0:	b	1c324 <__printf_chk@plt+0x17b84>
   1c2b4:	b	1c324 <__printf_chk@plt+0x17b84>
   1c2b8:	b	1c2bc <__printf_chk@plt+0x17b1c>
   1c2bc:	ldr	r0, [r5, #8]
   1c2c0:	str	r1, [sp, #4]
   1c2c4:	bl	3c0c <EVP_CIPHER_CTX_iv_length@plt>
   1c2c8:	ldr	r1, [sp, #4]
   1c2cc:	subs	r2, r0, #0
   1c2d0:	ble	1c32c <__printf_chk@plt+0x17b8c>
   1c2d4:	ldr	r4, [r4, #20]
   1c2d8:	ldr	r0, [r5, #8]
   1c2dc:	cmp	r4, #0
   1c2e0:	beq	1c334 <__printf_chk@plt+0x17b94>
   1c2e4:	mov	r3, r1
   1c2e8:	mvn	r2, #0
   1c2ec:	mov	r1, #18
   1c2f0:	bl	3c84 <EVP_CIPHER_CTX_ctrl@plt>
   1c2f4:	cmp	r0, #0
   1c2f8:	beq	1c32c <__printf_chk@plt+0x17b8c>
   1c2fc:	mov	r0, #0
   1c300:	add	sp, sp, #12
   1c304:	pop	{r4, r5, pc}
   1c308:	mov	r2, r1
   1c30c:	ldr	r0, [r5, #8]
   1c310:	mov	r1, #1
   1c314:	mov	r3, #24
   1c318:	add	sp, sp, #12
   1c31c:	pop	{r4, r5, lr}
   1c320:	b	1c784 <__printf_chk@plt+0x17fe4>
   1c324:	mvn	r0, #9
   1c328:	b	1c300 <__printf_chk@plt+0x17b60>
   1c32c:	mvn	r0, #21
   1c330:	b	1c300 <__printf_chk@plt+0x17b60>
   1c334:	add	r0, r0, #32
   1c338:	bl	43f8 <memcpy@plt>
   1c33c:	mov	r0, r4
   1c340:	b	1c300 <__printf_chk@plt+0x17b60>
   1c344:	ldr	r3, [pc, #84]	; 1c3a0 <__printf_chk@plt+0x17c00>
   1c348:	push	{r4, lr}
   1c34c:	add	r3, pc, r3
   1c350:	ldr	r2, [r0, #400]	; 0x190
   1c354:	ldr	ip, [pc, #72]	; 1c3a4 <__printf_chk@plt+0x17c04>
   1c358:	ldr	r2, [r2, #32]
   1c35c:	ldr	r3, [r3, ip]
   1c360:	cmp	r2, r3
   1c364:	movne	r4, #0
   1c368:	beq	1c374 <__printf_chk@plt+0x17bd4>
   1c36c:	mov	r0, r4
   1c370:	pop	{r4, pc}
   1c374:	ldr	r3, [r0, #8]
   1c378:	cmp	r1, #0
   1c37c:	ldr	r2, [r3]
   1c380:	ldr	r4, [r2, #32]
   1c384:	beq	1c36c <__printf_chk@plt+0x17bcc>
   1c388:	mov	r0, r1
   1c38c:	mov	r2, r4
   1c390:	ldr	r1, [r3, #96]	; 0x60
   1c394:	bl	43f8 <memcpy@plt>
   1c398:	mov	r0, r4
   1c39c:	pop	{r4, pc}
   1c3a0:	andeq	sl, r5, r8, asr #15
   1c3a4:	andeq	r0, r0, r8, lsr #9
   1c3a8:	ldr	r3, [pc, #44]	; 1c3dc <__printf_chk@plt+0x17c3c>
   1c3ac:	ldr	r2, [r0, #400]	; 0x190
   1c3b0:	ldr	ip, [pc, #40]	; 1c3e0 <__printf_chk@plt+0x17c40>
   1c3b4:	add	r3, pc, r3
   1c3b8:	ldr	r2, [r2, #32]
   1c3bc:	ldr	r3, [r3, ip]
   1c3c0:	cmp	r2, r3
   1c3c4:	bxne	lr
   1c3c8:	ldr	r3, [r0, #8]
   1c3cc:	ldr	r2, [r3]
   1c3d0:	ldr	r0, [r3, #96]	; 0x60
   1c3d4:	ldr	r2, [r2, #32]
   1c3d8:	b	43f8 <memcpy@plt>
   1c3dc:	andeq	sl, r5, r0, ror #14
   1c3e0:	andeq	r0, r0, r8, lsr #9
   1c3e4:	cmp	r3, #0
   1c3e8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1c3ec:	add	r7, r3, #3
   1c3f0:	movge	r7, r3
   1c3f4:	mov	r8, r3
   1c3f8:	asr	r7, r7, #2
   1c3fc:	mov	r9, r0
   1c400:	cmp	r7, #0
   1c404:	mov	r4, r1
   1c408:	ble	1c4bc <__printf_chk@plt+0x17d1c>
   1c40c:	mov	r6, r2
   1c410:	mov	r5, r1
   1c414:	mov	r0, r7
   1c418:	ldrb	lr, [r6]
   1c41c:	mvn	r1, #0
   1c420:	ldrb	ip, [r6, #1]
   1c424:	add	r5, r5, #4
   1c428:	ldrb	r2, [r6, #2]
   1c42c:	add	r6, r6, #4
   1c430:	ldrb	r3, [r6, #-1]
   1c434:	strb	lr, [r5, #-1]
   1c438:	strb	r2, [r5, #-3]
   1c43c:	strb	r3, [r5, #-4]
   1c440:	strb	ip, [r5, #-2]
   1c444:	bl	42320 <__printf_chk@plt+0x3db80>
   1c448:	cmp	r0, #0
   1c44c:	bne	1c418 <__printf_chk@plt+0x17c78>
   1c450:	ldr	ip, [pc, #128]	; 1c4d8 <__printf_chk@plt+0x17d38>
   1c454:	mov	r0, r9
   1c458:	mov	r3, r8
   1c45c:	mov	r1, r4
   1c460:	add	ip, pc, ip
   1c464:	mov	r2, r4
   1c468:	add	r5, r4, #4
   1c46c:	ldr	ip, [ip]
   1c470:	blx	ip
   1c474:	mov	r6, r0
   1c478:	ldrb	ip, [r5, #-4]
   1c47c:	mov	r0, r7
   1c480:	ldrb	r3, [r4, #1]
   1c484:	mvn	r1, #0
   1c488:	ldrb	r2, [r4, #2]
   1c48c:	add	r5, r5, #4
   1c490:	ldrb	lr, [r4, #3]
   1c494:	add	r4, r4, #4
   1c498:	strb	lr, [r5, #-8]
   1c49c:	strb	ip, [r4, #-1]
   1c4a0:	strb	r2, [r4, #-3]
   1c4a4:	strb	r3, [r4, #-2]
   1c4a8:	bl	42320 <__printf_chk@plt+0x3db80>
   1c4ac:	subs	r7, r0, #0
   1c4b0:	bne	1c478 <__printf_chk@plt+0x17cd8>
   1c4b4:	mov	r0, r6
   1c4b8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1c4bc:	ldr	ip, [pc, #24]	; 1c4dc <__printf_chk@plt+0x17d3c>
   1c4c0:	mov	r2, r1
   1c4c4:	add	ip, pc, ip
   1c4c8:	ldr	ip, [ip]
   1c4cc:	blx	ip
   1c4d0:	mov	r6, r0
   1c4d4:	b	1c4b4 <__printf_chk@plt+0x17d14>
   1c4d8:	andeq	sl, r5, r8, ror #25
   1c4dc:	andeq	sl, r5, r4, lsl #25
   1c4e0:	push	{r4, r5, r6, lr}
   1c4e4:	bl	4488 <EVP_bf_cbc@plt>
   1c4e8:	ldr	r5, [pc, #112]	; 1c560 <__printf_chk@plt+0x17dc0>
   1c4ec:	add	r5, pc, r5
   1c4f0:	add	r5, r5, #4
   1c4f4:	add	r6, r0, #48	; 0x30
   1c4f8:	mov	ip, r0
   1c4fc:	ldr	r0, [ip]
   1c500:	add	ip, ip, #16
   1c504:	ldr	r1, [ip, #-12]
   1c508:	mov	r4, r5
   1c50c:	ldr	r2, [ip, #-8]
   1c510:	add	r5, r5, #16
   1c514:	ldr	r3, [ip, #-4]
   1c518:	cmp	ip, r6
   1c51c:	stmia	r4!, {r0, r1, r2, r3}
   1c520:	bne	1c4fc <__printf_chk@plt+0x17d5c>
   1c524:	ldr	r3, [pc, #56]	; 1c564 <__printf_chk@plt+0x17dc4>
   1c528:	mov	r4, #0
   1c52c:	ldr	r0, [ip]
   1c530:	mov	r2, #32
   1c534:	add	r3, pc, r3
   1c538:	ldr	ip, [pc, #40]	; 1c568 <__printf_chk@plt+0x17dc8>
   1c53c:	str	r0, [r5]
   1c540:	add	ip, pc, ip
   1c544:	ldr	r1, [r3, #28]
   1c548:	add	r0, r3, #4
   1c54c:	str	r4, [r3, #4]
   1c550:	str	ip, [r3, #28]
   1c554:	str	r1, [r3]
   1c558:	str	r2, [r3, #12]
   1c55c:	pop	{r4, r5, r6, pc}
   1c560:	andeq	sl, r5, ip, asr ip
   1c564:	andeq	sl, r5, r4, lsl ip
   1c568:			; <UNDEFINED> instruction: 0xfffffe9c
   1c56c:	push	{r3, r4, r5, r6, r7, lr}
   1c570:	mov	r4, r1
   1c574:	mov	r6, r2
   1c578:	mov	r5, r3
   1c57c:	bl	3e64 <EVP_CIPHER_CTX_get_app_data@plt>
   1c580:	subs	r7, r0, #0
   1c584:	beq	1c5a0 <__printf_chk@plt+0x17e00>
   1c588:	mov	r2, r6
   1c58c:	mov	r1, r4
   1c590:	mov	r3, r5
   1c594:	bl	4158 <EVP_Cipher@plt>
   1c598:	cmp	r0, #0
   1c59c:	bne	1c5a8 <__printf_chk@plt+0x17e08>
   1c5a0:	mov	r0, #0
   1c5a4:	pop	{r3, r4, r5, r6, r7, pc}
   1c5a8:	add	r0, r7, #140	; 0x8c
   1c5ac:	mov	r1, r4
   1c5b0:	mov	r2, r4
   1c5b4:	mov	r3, r5
   1c5b8:	bl	4158 <EVP_Cipher@plt>
   1c5bc:	cmp	r0, #0
   1c5c0:	beq	1c5a0 <__printf_chk@plt+0x17e00>
   1c5c4:	mov	r1, r4
   1c5c8:	add	r0, r7, #280	; 0x118
   1c5cc:	mov	r3, r5
   1c5d0:	mov	r2, r4
   1c5d4:	bl	4158 <EVP_Cipher@plt>
   1c5d8:	adds	r0, r0, #0
   1c5dc:	movne	r0, #1
   1c5e0:	pop	{r3, r4, r5, r6, r7, pc}
   1c5e4:	push	{r3, r4, r5, lr}
   1c5e8:	mov	r5, r0
   1c5ec:	bl	3e64 <EVP_CIPHER_CTX_get_app_data@plt>
   1c5f0:	subs	r4, r0, #0
   1c5f4:	beq	1c62c <__printf_chk@plt+0x17e8c>
   1c5f8:	bl	40ec <EVP_CIPHER_CTX_cleanup@plt>
   1c5fc:	add	r0, r4, #140	; 0x8c
   1c600:	bl	40ec <EVP_CIPHER_CTX_cleanup@plt>
   1c604:	add	r0, r4, #280	; 0x118
   1c608:	bl	40ec <EVP_CIPHER_CTX_cleanup@plt>
   1c60c:	mov	r1, #420	; 0x1a4
   1c610:	mov	r0, r4
   1c614:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1c618:	mov	r0, r4
   1c61c:	bl	3bdc <free@plt>
   1c620:	mov	r0, r5
   1c624:	mov	r1, #0
   1c628:	bl	3e10 <EVP_CIPHER_CTX_set_app_data@plt>
   1c62c:	mov	r0, #1
   1c630:	pop	{r3, r4, r5, pc}
   1c634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c638:	sub	sp, sp, #12
   1c63c:	mov	r5, r1
   1c640:	mov	r6, r3
   1c644:	mov	r7, r0
   1c648:	bl	3e64 <EVP_CIPHER_CTX_get_app_data@plt>
   1c64c:	subs	r4, r0, #0
   1c650:	beq	1c75c <__printf_chk@plt+0x17fbc>
   1c654:	cmp	r5, #0
   1c658:	beq	1c750 <__printf_chk@plt+0x17fb0>
   1c65c:	cmn	r6, #1
   1c660:	mov	r0, r7
   1c664:	ldreq	r6, [r7, #8]
   1c668:	bl	4620 <EVP_CIPHER_CTX_key_length@plt>
   1c66c:	cmp	r0, #23
   1c670:	movle	sl, r5
   1c674:	movle	fp, r5
   1c678:	ble	1c690 <__printf_chk@plt+0x17ef0>
   1c67c:	cmp	r6, #0
   1c680:	addne	sl, r5, #16
   1c684:	addeq	fp, r5, #16
   1c688:	movne	fp, r5
   1c68c:	moveq	sl, r5
   1c690:	add	r8, r4, #140	; 0x8c
   1c694:	mov	r0, r4
   1c698:	add	r9, r4, #280	; 0x118
   1c69c:	bl	3f0c <EVP_CIPHER_CTX_init@plt>
   1c6a0:	mov	r0, r8
   1c6a4:	bl	3f0c <EVP_CIPHER_CTX_init@plt>
   1c6a8:	mov	r0, r9
   1c6ac:	bl	3f0c <EVP_CIPHER_CTX_init@plt>
   1c6b0:	bl	3fb4 <EVP_des_cbc@plt>
   1c6b4:	str	r6, [sp]
   1c6b8:	mov	r2, fp
   1c6bc:	mov	r3, #0
   1c6c0:	mov	r1, r0
   1c6c4:	mov	r0, r4
   1c6c8:	bl	3b4c <EVP_CipherInit@plt>
   1c6cc:	cmp	r0, #0
   1c6d0:	bne	1c700 <__printf_chk@plt+0x17f60>
   1c6d4:	mov	r1, #420	; 0x1a4
   1c6d8:	mov	r0, r4
   1c6dc:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1c6e0:	mov	r0, r4
   1c6e4:	bl	3bdc <free@plt>
   1c6e8:	mov	r0, r7
   1c6ec:	mov	r1, #0
   1c6f0:	bl	3e10 <EVP_CIPHER_CTX_set_app_data@plt>
   1c6f4:	mov	r0, #0
   1c6f8:	add	sp, sp, #12
   1c6fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c700:	bl	3fb4 <EVP_des_cbc@plt>
   1c704:	rsbs	ip, r6, #1
   1c708:	add	r2, r5, #8
   1c70c:	mov	r3, #0
   1c710:	movcc	ip, #0
   1c714:	str	ip, [sp]
   1c718:	mov	r1, r0
   1c71c:	mov	r0, r8
   1c720:	bl	3b4c <EVP_CipherInit@plt>
   1c724:	cmp	r0, #0
   1c728:	beq	1c6d4 <__printf_chk@plt+0x17f34>
   1c72c:	bl	3fb4 <EVP_des_cbc@plt>
   1c730:	str	r6, [sp]
   1c734:	mov	r2, sl
   1c738:	mov	r3, #0
   1c73c:	mov	r1, r0
   1c740:	mov	r0, r9
   1c744:	bl	3b4c <EVP_CipherInit@plt>
   1c748:	cmp	r0, #0
   1c74c:	beq	1c6d4 <__printf_chk@plt+0x17f34>
   1c750:	mov	r0, #1
   1c754:	add	sp, sp, #12
   1c758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c75c:	mov	r0, #1
   1c760:	mov	r1, #420	; 0x1a4
   1c764:	bl	4380 <calloc@plt>
   1c768:	subs	r4, r0, #0
   1c76c:	moveq	r0, r4
   1c770:	beq	1c6f8 <__printf_chk@plt+0x17f58>
   1c774:	mov	r0, r7
   1c778:	mov	r1, r4
   1c77c:	bl	3e10 <EVP_CIPHER_CTX_set_app_data@plt>
   1c780:	b	1c654 <__printf_chk@plt+0x17eb4>
   1c784:	cmp	r3, #24
   1c788:	push	{r3, r4, r5, lr}
   1c78c:	mov	r5, r1
   1c790:	mov	r4, r2
   1c794:	bne	1c828 <__printf_chk@plt+0x18088>
   1c798:	bl	3e64 <EVP_CIPHER_CTX_get_app_data@plt>
   1c79c:	subs	r3, r0, #0
   1c7a0:	beq	1c830 <__printf_chk@plt+0x18090>
   1c7a4:	cmp	r5, #0
   1c7a8:	bne	1c7ec <__printf_chk@plt+0x1804c>
   1c7ac:	mov	r1, r3
   1c7b0:	mov	r2, r3
   1c7b4:	ldr	ip, [r1, #32]!
   1c7b8:	mov	r0, r5
   1c7bc:	ldr	r1, [r1, #4]
   1c7c0:	str	ip, [r4]
   1c7c4:	str	r1, [r4, #4]
   1c7c8:	ldr	r1, [r2, #172]!	; 0xac
   1c7cc:	ldr	r2, [r2, #4]
   1c7d0:	str	r1, [r4, #8]
   1c7d4:	str	r2, [r4, #12]
   1c7d8:	ldr	r2, [r3, #312]!	; 0x138
   1c7dc:	ldr	r3, [r3, #4]
   1c7e0:	str	r2, [r4, #16]
   1c7e4:	str	r3, [r4, #20]
   1c7e8:	pop	{r3, r4, r5, pc}
   1c7ec:	ldr	r1, [r4, #4]
   1c7f0:	mov	r2, r4
   1c7f4:	ldr	ip, [r4]
   1c7f8:	mov	r0, #0
   1c7fc:	str	r1, [r3, #36]	; 0x24
   1c800:	str	ip, [r3, #32]
   1c804:	ldr	r1, [r2, #8]!
   1c808:	ldr	r2, [r2, #4]
   1c80c:	str	r1, [r3, #172]	; 0xac
   1c810:	str	r2, [r3, #176]	; 0xb0
   1c814:	ldr	r1, [r4, #16]!
   1c818:	ldr	r2, [r4, #4]
   1c81c:	str	r1, [r3, #312]	; 0x138
   1c820:	str	r2, [r3, #316]	; 0x13c
   1c824:	pop	{r3, r4, r5, pc}
   1c828:	mvn	r0, #9
   1c82c:	pop	{r3, r4, r5, pc}
   1c830:	mvn	r0, #0
   1c834:	pop	{r3, r4, r5, pc}
   1c838:	ldr	r1, [pc, #132]	; 1c8c4 <__printf_chk@plt+0x18124>
   1c83c:	mov	r2, #0
   1c840:	push	{r4, r5, r6, r7}
   1c844:	add	r1, pc, r1
   1c848:	mov	r0, #8
   1c84c:	ldr	r5, [pc, #116]	; 1c8c8 <__printf_chk@plt+0x18128>
   1c850:	mov	r3, r1
   1c854:	ldr	ip, [pc, #112]	; 1c8cc <__printf_chk@plt+0x1812c>
   1c858:	str	r2, [r3], #4
   1c85c:	add	r3, r3, r0
   1c860:	ldr	r4, [pc, #104]	; 1c8d0 <__printf_chk@plt+0x18130>
   1c864:	add	r5, pc, r5
   1c868:	str	r2, [r3], #4
   1c86c:	mov	r7, #16
   1c870:	str	r2, [r3], #4
   1c874:	add	r4, pc, r4
   1c878:	str	r2, [r3], #4
   1c87c:	mov	r6, #10
   1c880:	str	r2, [r3], #4
   1c884:	add	ip, pc, ip
   1c888:	str	r2, [r3], #4
   1c88c:	str	r0, [r1, #4]
   1c890:	mov	r0, r1
   1c894:	str	r2, [r3], #4
   1c898:	str	r2, [r3], #4
   1c89c:	str	r7, [r1, #8]
   1c8a0:	str	r2, [r3], #4
   1c8a4:	str	r6, [r1, #16]
   1c8a8:	str	r2, [r3], #4
   1c8ac:	str	r5, [r1, #20]
   1c8b0:	str	r4, [r1, #24]
   1c8b4:	str	ip, [r1, #28]
   1c8b8:	str	r2, [r3]
   1c8bc:	pop	{r4, r5, r6, r7}
   1c8c0:	bx	lr
   1c8c4:	andeq	sl, r5, ip, lsr r9
   1c8c8:			; <UNDEFINED> instruction: 0xfffffdc8
   1c8cc:			; <UNDEFINED> instruction: 0xfffffd58
   1c8d0:			; <UNDEFINED> instruction: 0xfffffcf0
   1c8d4:	ldr	ip, [pc, #60]	; 1c918 <__printf_chk@plt+0x18178>
   1c8d8:	push	{r0, r1, r2, r3}
   1c8dc:	add	ip, pc, ip
   1c8e0:	push	{lr}		; (str lr, [sp, #-4]!)
   1c8e4:	sub	sp, sp, #12
   1c8e8:	ldr	lr, [pc, #44]	; 1c91c <__printf_chk@plt+0x1817c>
   1c8ec:	add	r3, sp, #20
   1c8f0:	mov	r0, #1
   1c8f4:	ldr	r1, [sp, #16]
   1c8f8:	mov	r2, r3
   1c8fc:	ldr	ip, [ip, lr]
   1c900:	str	r3, [sp]
   1c904:	ldr	r3, [ip]
   1c908:	str	r3, [sp, #4]
   1c90c:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1c910:	mov	r0, #255	; 0xff
   1c914:	bl	38470 <__printf_chk@plt+0x33cd0>
   1c918:	andeq	sl, r5, r8, lsr r2
   1c91c:	andeq	r0, r0, r8, lsl #9
   1c920:	push	{r4, r5, r6, r7, r8, lr}
   1c924:	mov	r5, r0
   1c928:	ldr	r3, [r0, #8]
   1c92c:	sub	sp, sp, #8
   1c930:	mov	r6, r1
   1c934:	ldr	r4, [r1, #8]
   1c938:	cmp	r3, #1
   1c93c:	beq	1ca60 <__printf_chk@plt+0x182c0>
   1c940:	ldr	r3, [r0, #20]
   1c944:	cmp	r3, #1
   1c948:	beq	1ca54 <__printf_chk@plt+0x182b4>
   1c94c:	ldr	r7, [pc, #300]	; 1ca80 <__printf_chk@plt+0x182e0>
   1c950:	cmp	r3, #3
   1c954:	add	r7, pc, r7
   1c958:	ldrne	r7, [pc, #292]	; 1ca84 <__printf_chk@plt+0x182e4>
   1c95c:	addne	r7, pc, r7
   1c960:	ldr	r0, [r5, #36]	; 0x24
   1c964:	bl	def4 <__printf_chk@plt+0x9754>
   1c968:	ldr	ip, [r5]
   1c96c:	ldr	r1, [pc, #276]	; 1ca88 <__printf_chk@plt+0x182e8>
   1c970:	mov	r2, r7
   1c974:	str	ip, [sp]
   1c978:	add	r1, pc, r1
   1c97c:	ldr	ip, [r5, #4]
   1c980:	str	ip, [sp, #4]
   1c984:	mov	r3, r0
   1c988:	ldr	r0, [pc, #252]	; 1ca8c <__printf_chk@plt+0x182ec>
   1c98c:	add	r0, pc, r0
   1c990:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   1c994:	ldm	r4, {r0, r1}
   1c998:	mov	r2, #20
   1c99c:	add	r1, r1, #1
   1c9a0:	bl	40afc <__printf_chk@plt+0x3c35c>
   1c9a4:	subs	r7, r0, #0
   1c9a8:	beq	1ca78 <__printf_chk@plt+0x182d8>
   1c9ac:	ldr	r3, [r4, #4]
   1c9b0:	str	r7, [r4]
   1c9b4:	ldr	r0, [r6]
   1c9b8:	add	r3, r3, r3, lsl #2
   1c9bc:	lsl	r8, r3, #2
   1c9c0:	bl	21878 <__printf_chk@plt+0x1d0d8>
   1c9c4:	str	r0, [r7, r8]
   1c9c8:	ldm	r4, {r2, r3}
   1c9cc:	ldr	r0, [r5]
   1c9d0:	add	r3, r3, r3, lsl #2
   1c9d4:	add	r7, r2, r3, lsl #2
   1c9d8:	bl	21878 <__printf_chk@plt+0x1d0d8>
   1c9dc:	mov	r3, #0
   1c9e0:	mov	r1, r3
   1c9e4:	str	r0, [r7, #4]
   1c9e8:	ldr	r2, [r4, #4]
   1c9ec:	ldr	ip, [r4]
   1c9f0:	ldr	r0, [r5, #4]
   1c9f4:	add	r2, r2, r2, lsl #2
   1c9f8:	add	r2, ip, r2, lsl #2
   1c9fc:	str	r0, [r2, #8]
   1ca00:	ldr	r2, [r4, #4]
   1ca04:	ldr	ip, [r4]
   1ca08:	ldr	r0, [r5, #36]	; 0x24
   1ca0c:	add	r2, r2, r2, lsl #2
   1ca10:	add	r2, ip, r2, lsl #2
   1ca14:	str	r0, [r2, #12]
   1ca18:	str	r3, [r5, #36]	; 0x24
   1ca1c:	ldm	r4, {r0, r3}
   1ca20:	ldr	r2, [r5, #20]
   1ca24:	add	r3, r3, r3, lsl #2
   1ca28:	add	r3, r0, r3, lsl #2
   1ca2c:	str	r2, [r3, #16]
   1ca30:	ldr	r3, [r4, #4]
   1ca34:	add	r3, r3, #1
   1ca38:	str	r3, [r4, #4]
   1ca3c:	ldr	r3, [r6, #4]
   1ca40:	add	r3, r3, #1
   1ca44:	str	r3, [r6, #4]
   1ca48:	mov	r0, r1
   1ca4c:	add	sp, sp, #8
   1ca50:	pop	{r4, r5, r6, r7, r8, pc}
   1ca54:	ldr	r7, [pc, #52]	; 1ca90 <__printf_chk@plt+0x182f0>
   1ca58:	add	r7, pc, r7
   1ca5c:	b	1c960 <__printf_chk@plt+0x181c0>
   1ca60:	ldr	r0, [pc, #44]	; 1ca94 <__printf_chk@plt+0x182f4>
   1ca64:	ldm	r5, {r1, r2}
   1ca68:	add	r0, pc, r0
   1ca6c:	bl	1efcc <__printf_chk@plt+0x1a82c>
   1ca70:	mov	r1, #0
   1ca74:	b	1ca48 <__printf_chk@plt+0x182a8>
   1ca78:	mvn	r1, #1
   1ca7c:	b	1ca48 <__printf_chk@plt+0x182a8>
   1ca80:	andeq	r9, r2, r4, lsr fp
   1ca84:	andeq	r9, r2, r0, lsr #22
   1ca88:	andeq	r9, r2, r8, lsl #21
   1ca8c:	andeq	r9, r2, r8, lsr #22
   1ca90:	andeq	r8, r2, r8, ror #29
   1ca94:	andeq	r9, r2, r4, lsr #20
   1ca98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ca9c:	sub	sp, sp, #12
   1caa0:	mov	r6, r0
   1caa4:	mov	r0, r1
   1caa8:	mov	r7, r1
   1caac:	str	r2, [sp, #4]
   1cab0:	mov	r8, r3
   1cab4:	bl	e4c0 <__printf_chk@plt+0x9d20>
   1cab8:	cmp	r0, #0
   1cabc:	mov	r5, r0
   1cac0:	moveq	sl, #1
   1cac4:	movne	sl, #3
   1cac8:	cmp	r7, #0
   1cacc:	beq	1ccd8 <__printf_chk@plt+0x18538>
   1cad0:	ldr	r3, [r7]
   1cad4:	rsbs	r3, r3, #1
   1cad8:	movcc	r3, #0
   1cadc:	cmp	r3, #0
   1cae0:	mov	r3, #1
   1cae4:	str	r3, [sp]
   1cae8:	moveq	r9, #2
   1caec:	movne	r9, #1
   1caf0:	cmp	r8, #0
   1caf4:	movne	r1, #0
   1caf8:	strne	r1, [r8]
   1cafc:	ldr	ip, [r6, #4]
   1cb00:	cmp	ip, #0
   1cb04:	beq	1cb64 <__printf_chk@plt+0x183c4>
   1cb08:	mov	r4, #0
   1cb0c:	b	1cb30 <__printf_chk@plt+0x18390>
   1cb10:	cmp	r0, #0
   1cb14:	beq	1cb24 <__printf_chk@plt+0x18384>
   1cb18:	ldr	r0, [r1, #16]
   1cb1c:	cmp	sl, r0
   1cb20:	beq	1cbe8 <__printf_chk@plt+0x18448>
   1cb24:	add	r4, r4, #1
   1cb28:	cmp	ip, r4
   1cb2c:	bls	1cb64 <__printf_chk@plt+0x183c4>
   1cb30:	add	fp, r4, r4, lsl #2
   1cb34:	ldr	r1, [r6]
   1cb38:	cmp	r9, #1
   1cb3c:	lsl	fp, fp, #2
   1cb40:	add	r1, r1, fp
   1cb44:	ldr	r0, [r1, #12]
   1cb48:	ldr	r0, [r0]
   1cb4c:	bne	1cb10 <__printf_chk@plt+0x18370>
   1cb50:	cmp	r0, #0
   1cb54:	beq	1cb18 <__printf_chk@plt+0x18378>
   1cb58:	add	r4, r4, #1
   1cb5c:	cmp	ip, r4
   1cb60:	bhi	1cb30 <__printf_chk@plt+0x18390>
   1cb64:	mov	r0, r7
   1cb68:	bl	e4c0 <__printf_chk@plt+0x9d20>
   1cb6c:	ldr	ip, [r6, #4]
   1cb70:	cmp	ip, #0
   1cb74:	mov	sl, r0
   1cb78:	beq	1cbdc <__printf_chk@plt+0x1843c>
   1cb7c:	mov	r4, #0
   1cb80:	mov	r5, r4
   1cb84:	b	1cb98 <__printf_chk@plt+0x183f8>
   1cb88:	add	r5, r5, #1
   1cb8c:	add	r4, r4, #20
   1cb90:	cmp	r5, ip
   1cb94:	bcs	1cbdc <__printf_chk@plt+0x1843c>
   1cb98:	ldr	r3, [r6]
   1cb9c:	add	r3, r3, r4
   1cba0:	ldr	r2, [r3, #16]
   1cba4:	cmp	r2, #2
   1cba8:	bne	1cb88 <__printf_chk@plt+0x183e8>
   1cbac:	ldr	r1, [r3, #12]
   1cbb0:	mov	r0, r7
   1cbb4:	bl	ec44 <__printf_chk@plt+0xa4a4>
   1cbb8:	cmp	r0, #0
   1cbbc:	bne	1cc6c <__printf_chk@plt+0x184cc>
   1cbc0:	cmp	sl, #0
   1cbc4:	bne	1cc4c <__printf_chk@plt+0x184ac>
   1cbc8:	ldr	ip, [r6, #4]
   1cbcc:	add	r5, r5, #1
   1cbd0:	add	r4, r4, #20
   1cbd4:	cmp	r5, ip
   1cbd8:	bcc	1cb98 <__printf_chk@plt+0x183f8>
   1cbdc:	ldr	r0, [sp]
   1cbe0:	add	sp, sp, #12
   1cbe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cbe8:	cmp	r7, #0
   1cbec:	beq	1cc90 <__printf_chk@plt+0x184f0>
   1cbf0:	cmp	r5, #0
   1cbf4:	beq	1cc18 <__printf_chk@plt+0x18478>
   1cbf8:	ldr	r0, [r7, #32]
   1cbfc:	ldr	r1, [r1, #12]
   1cc00:	ldr	r0, [r0, #56]	; 0x38
   1cc04:	bl	ec44 <__printf_chk@plt+0xa4a4>
   1cc08:	cmp	r0, #0
   1cc0c:	bne	1cce8 <__printf_chk@plt+0x18548>
   1cc10:	ldr	ip, [r6, #4]
   1cc14:	b	1cb24 <__printf_chk@plt+0x18384>
   1cc18:	ldr	r1, [r1, #12]
   1cc1c:	mov	r0, r7
   1cc20:	bl	eee8 <__printf_chk@plt+0xa748>
   1cc24:	cmp	r0, #0
   1cc28:	bne	1cd08 <__printf_chk@plt+0x18568>
   1cc2c:	cmp	r8, #0
   1cc30:	beq	1ccc8 <__printf_chk@plt+0x18528>
   1cc34:	ldr	r1, [r6]
   1cc38:	mov	r3, #2
   1cc3c:	str	r3, [sp]
   1cc40:	add	fp, r1, fp
   1cc44:	str	fp, [r8]
   1cc48:	b	1cc10 <__printf_chk@plt+0x18470>
   1cc4c:	ldr	r3, [r6]
   1cc50:	ldr	r2, [r7, #32]
   1cc54:	add	r3, r3, r4
   1cc58:	ldr	r0, [r2, #56]	; 0x38
   1cc5c:	ldr	r1, [r3, #12]
   1cc60:	bl	ec44 <__printf_chk@plt+0xa4a4>
   1cc64:	cmp	r0, #0
   1cc68:	beq	1cbc8 <__printf_chk@plt+0x18428>
   1cc6c:	cmp	r8, #0
   1cc70:	beq	1cd30 <__printf_chk@plt+0x18590>
   1cc74:	mov	r2, #3
   1cc78:	str	r2, [sp]
   1cc7c:	mov	r3, #0
   1cc80:	ldr	r0, [sp]
   1cc84:	str	r3, [r8]
   1cc88:	add	sp, sp, #12
   1cc8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cc90:	ldr	r0, [r1, #12]
   1cc94:	ldr	r2, [sp, #4]
   1cc98:	ldr	lr, [r0]
   1cc9c:	cmp	lr, r2
   1cca0:	bne	1cb24 <__printf_chk@plt+0x18384>
   1cca4:	cmp	r8, #0
   1cca8:	strne	r1, [r8]
   1ccac:	ldrne	r3, [r6]
   1ccb0:	moveq	r7, r0
   1ccb4:	addne	fp, r3, fp
   1ccb8:	mov	r3, #4
   1ccbc:	str	r3, [sp]
   1ccc0:	ldrne	r7, [fp, #12]
   1ccc4:	b	1cb64 <__printf_chk@plt+0x183c4>
   1ccc8:	mov	r2, #2
   1cccc:	ldr	ip, [r6, #4]
   1ccd0:	str	r2, [sp]
   1ccd4:	b	1cb24 <__printf_chk@plt+0x18384>
   1ccd8:	ldr	r2, [sp, #4]
   1ccdc:	rsbs	r3, r2, #1
   1cce0:	movcc	r3, #0
   1cce4:	b	1cadc <__printf_chk@plt+0x1833c>
   1cce8:	cmp	r8, #0
   1ccec:	beq	1cd24 <__printf_chk@plt+0x18584>
   1ccf0:	ldr	r3, [r6]
   1ccf4:	mov	r2, #0
   1ccf8:	str	r2, [sp]
   1ccfc:	add	fp, r3, fp
   1cd00:	str	fp, [r8]
   1cd04:	b	1cb64 <__printf_chk@plt+0x183c4>
   1cd08:	cmp	r8, #0
   1cd0c:	beq	1cd24 <__printf_chk@plt+0x18584>
   1cd10:	ldr	r3, [r6]
   1cd14:	str	r5, [sp]
   1cd18:	add	fp, r3, fp
   1cd1c:	str	fp, [r8]
   1cd20:	b	1cb64 <__printf_chk@plt+0x183c4>
   1cd24:	mov	r2, #0
   1cd28:	str	r2, [sp]
   1cd2c:	b	1cb64 <__printf_chk@plt+0x183c4>
   1cd30:	mov	r3, #3
   1cd34:	str	r3, [sp]
   1cd38:	b	1cbdc <__printf_chk@plt+0x1843c>
   1cd3c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1cd40:	mov	r5, r1
   1cd44:	ldr	r2, [r1, #4]
   1cd48:	sub	sp, sp, #20
   1cd4c:	ldr	r3, [r0, #8]
   1cd50:	mov	r6, r0
   1cd54:	cmp	r2, #0
   1cd58:	moveq	r7, #4
   1cd5c:	movne	r7, #5
   1cd60:	cmp	r3, #3
   1cd64:	beq	1cd94 <__printf_chk@plt+0x185f4>
   1cd68:	cmp	r3, #1
   1cd6c:	beq	1ce44 <__printf_chk@plt+0x186a4>
   1cd70:	ldr	r2, [pc, #444]	; 1cf34 <__printf_chk@plt+0x18794>
   1cd74:	mov	r1, #1
   1cd78:	ldr	r0, [r5]
   1cd7c:	ldr	r3, [r6, #16]
   1cd80:	add	r2, pc, r2
   1cd84:	bl	3df8 <__fprintf_chk@plt>
   1cd88:	mov	r0, #0
   1cd8c:	add	sp, sp, #20
   1cd90:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1cd94:	ldr	r3, [r0, #20]
   1cd98:	cmp	r3, #1
   1cd9c:	bne	1ce7c <__printf_chk@plt+0x186dc>
   1cda0:	ldr	r1, [r0, #36]	; 0x24
   1cda4:	ldr	r3, [r1]
   1cda8:	cmp	r3, #0
   1cdac:	beq	1ce7c <__printf_chk@plt+0x186dc>
   1cdb0:	ldr	r3, [r5, #20]
   1cdb4:	cmp	r3, #0
   1cdb8:	beq	1cec0 <__printf_chk@plt+0x18720>
   1cdbc:	mov	r4, #0
   1cdc0:	b	1cdd4 <__printf_chk@plt+0x18634>
   1cdc4:	ldr	r3, [r5, #20]
   1cdc8:	cmp	r3, r4
   1cdcc:	bls	1ceb8 <__printf_chk@plt+0x18718>
   1cdd0:	ldr	r1, [r6, #36]	; 0x24
   1cdd4:	ldr	r3, [r5, #16]
   1cdd8:	lsl	r8, r4, #2
   1cddc:	ldr	r0, [r3, r4, lsl #2]
   1cde0:	add	r4, r4, #1
   1cde4:	bl	eee8 <__printf_chk@plt+0xa748>
   1cde8:	cmp	r0, #0
   1cdec:	beq	1cdc4 <__printf_chk@plt+0x18624>
   1cdf0:	ldr	r0, [r5, #12]
   1cdf4:	mov	r3, #1
   1cdf8:	ldr	r2, [pc, #312]	; 1cf38 <__printf_chk@plt+0x18798>
   1cdfc:	mov	r1, r3
   1ce00:	str	r3, [r0, r8]
   1ce04:	add	r2, pc, r2
   1ce08:	ldr	r3, [r6, #16]
   1ce0c:	ldr	r0, [r5]
   1ce10:	bl	3df8 <__fprintf_chk@plt>
   1ce14:	ldr	r0, [r6, #36]	; 0x24
   1ce18:	bl	def4 <__printf_chk@plt+0x9754>
   1ce1c:	ldm	r6, {r3, ip}
   1ce20:	ldr	r1, [pc, #276]	; 1cf3c <__printf_chk@plt+0x1879c>
   1ce24:	add	r1, pc, r1
   1ce28:	str	ip, [sp]
   1ce2c:	add	r1, r1, #16
   1ce30:	mov	r2, r0
   1ce34:	ldr	r0, [pc, #260]	; 1cf40 <__printf_chk@plt+0x187a0>
   1ce38:	add	r0, pc, r0
   1ce3c:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   1ce40:	b	1cd88 <__printf_chk@plt+0x185e8>
   1ce44:	cmp	r2, #0
   1ce48:	bne	1cea0 <__printf_chk@plt+0x18700>
   1ce4c:	ldr	r2, [pc, #240]	; 1cf44 <__printf_chk@plt+0x187a4>
   1ce50:	add	r2, pc, r2
   1ce54:	mov	r3, r2
   1ce58:	ldr	ip, [r6]
   1ce5c:	mov	r0, r7
   1ce60:	ldr	r1, [pc, #224]	; 1cf48 <__printf_chk@plt+0x187a8>
   1ce64:	str	ip, [sp]
   1ce68:	add	r1, pc, r1
   1ce6c:	ldr	ip, [r6, #4]
   1ce70:	str	ip, [sp, #4]
   1ce74:	bl	1f104 <__printf_chk@plt+0x1a964>
   1ce78:	b	1cd70 <__printf_chk@plt+0x185d0>
   1ce7c:	ldr	r2, [pc, #200]	; 1cf4c <__printf_chk@plt+0x187ac>
   1ce80:	mov	r1, #1
   1ce84:	ldr	r0, [r5]
   1ce88:	ldr	r3, [r6, #16]
   1ce8c:	add	r2, pc, r2
   1ce90:	bl	3df8 <__fprintf_chk@plt>
   1ce94:	mov	r0, #0
   1ce98:	add	sp, sp, #20
   1ce9c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1cea0:	ldr	r2, [pc, #168]	; 1cf50 <__printf_chk@plt+0x187b0>
   1cea4:	ldr	r3, [pc, #168]	; 1cf54 <__printf_chk@plt+0x187b4>
   1cea8:	add	r2, pc, r2
   1ceac:	add	r3, pc, r3
   1ceb0:	add	r2, r2, #16
   1ceb4:	b	1ce58 <__printf_chk@plt+0x186b8>
   1ceb8:	ldr	r2, [r5, #4]
   1cebc:	ldr	r1, [r6, #36]	; 0x24
   1cec0:	cmp	r2, #0
   1cec4:	bne	1cf1c <__printf_chk@plt+0x1877c>
   1cec8:	ldr	r4, [pc, #136]	; 1cf58 <__printf_chk@plt+0x187b8>
   1cecc:	add	r4, pc, r4
   1ced0:	mov	r9, r4
   1ced4:	mov	r0, r1
   1ced8:	ldr	r8, [r6]
   1cedc:	ldr	r6, [r6, #4]
   1cee0:	bl	def4 <__printf_chk@plt+0x9754>
   1cee4:	ldr	r1, [pc, #112]	; 1cf5c <__printf_chk@plt+0x187bc>
   1cee8:	mov	r3, r9
   1ceec:	str	r8, [sp]
   1cef0:	mov	r2, r4
   1cef4:	str	r6, [sp, #4]
   1cef8:	add	r1, pc, r1
   1cefc:	str	r0, [sp, #8]
   1cf00:	mov	r0, r7
   1cf04:	ldr	ip, [r5, #8]
   1cf08:	str	ip, [sp, #12]
   1cf0c:	bl	1f104 <__printf_chk@plt+0x1a964>
   1cf10:	mov	r3, #1
   1cf14:	str	r3, [r5, #24]
   1cf18:	b	1cd88 <__printf_chk@plt+0x185e8>
   1cf1c:	ldr	r4, [pc, #60]	; 1cf60 <__printf_chk@plt+0x187c0>
   1cf20:	ldr	r9, [pc, #60]	; 1cf64 <__printf_chk@plt+0x187c4>
   1cf24:	add	r4, pc, r4
   1cf28:	add	r9, pc, r9
   1cf2c:	add	r4, r4, #16
   1cf30:	b	1ced4 <__printf_chk@plt+0x18734>
   1cf34:	andeq	r6, r2, r0, lsr #19
   1cf38:	andeq	r6, r2, ip, lsl r9
   1cf3c:	ldrdeq	r9, [r2], -ip
   1cf40:	andeq	r9, r2, r4, lsr #13
   1cf44:	strdeq	r8, [r2], -r0
   1cf48:			; <UNDEFINED> instruction: 0x000296bc
   1cf4c:	muleq	r2, r4, r8
   1cf50:	andeq	r9, r2, r8, asr r5
   1cf54:	andeq	r6, r2, ip, ror #29
   1cf58:	andeq	r8, r2, r4, ror sl
   1cf5c:	andeq	r9, r2, r4, lsl #12
   1cf60:	ldrdeq	r9, [r2], -ip
   1cf64:	andeq	r6, r2, r0, ror lr
   1cf68:	ldr	r3, [pc, #688]	; 1d220 <__printf_chk@plt+0x18a80>
   1cf6c:	ldr	ip, [pc, #688]	; 1d224 <__printf_chk@plt+0x18a84>
   1cf70:	add	r3, pc, r3
   1cf74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cf78:	sub	sp, sp, #1568	; 0x620
   1cf7c:	ldr	r7, [r3, ip]
   1cf80:	mov	r8, r0
   1cf84:	mov	r0, #2
   1cf88:	mov	r5, r1
   1cf8c:	mov	sl, r2
   1cf90:	ldr	r3, [r7]
   1cf94:	str	r3, [sp, #1564]	; 0x61c
   1cf98:	bl	28b38 <__printf_chk@plt+0x24398>
   1cf9c:	cmp	r5, #0
   1cfa0:	mov	r4, r0
   1cfa4:	beq	1d160 <__printf_chk@plt+0x189c0>
   1cfa8:	cmp	sl, #2
   1cfac:	bls	1d1ac <__printf_chk@plt+0x18a0c>
   1cfb0:	ldr	r1, [pc, #624]	; 1d228 <__printf_chk@plt+0x18a88>
   1cfb4:	mov	r0, r5
   1cfb8:	mov	r2, #3
   1cfbc:	add	r1, pc, r1
   1cfc0:	bl	3c9c <strncmp@plt>
   1cfc4:	subs	r9, r0, #0
   1cfc8:	bne	1d1bc <__printf_chk@plt+0x18a1c>
   1cfcc:	add	r6, r5, #3
   1cfd0:	sub	r2, sl, #3
   1cfd4:	mov	r1, #124	; 0x7c
   1cfd8:	mov	r0, r6
   1cfdc:	bl	45d8 <memchr@plt>
   1cfe0:	cmp	r0, #0
   1cfe4:	beq	1d1dc <__printf_chk@plt+0x18a3c>
   1cfe8:	mov	r1, r6
   1cfec:	bl	423b4 <__printf_chk@plt+0x3dc14>
   1cff0:	sub	r3, r0, #1
   1cff4:	mov	r5, r0
   1cff8:	cmp	r3, #1024	; 0x400
   1cffc:	bcs	1d174 <__printf_chk@plt+0x189d4>
   1d000:	add	r0, r0, #1
   1d004:	bl	21798 <__printf_chk@plt+0x1cff8>
   1d008:	mov	r1, r6
   1d00c:	add	r6, sp, #28
   1d010:	mov	r2, r5
   1d014:	mov	sl, r0
   1d018:	bl	43f8 <memcpy@plt>
   1d01c:	strb	r9, [sl, r5]
   1d020:	mov	r2, #256	; 0x100
   1d024:	mov	r1, r6
   1d028:	mov	r0, sl
   1d02c:	bl	3d2fc <__printf_chk@plt+0x38b5c>
   1d030:	mov	r5, r0
   1d034:	mov	r0, sl
   1d038:	bl	3bdc <free@plt>
   1d03c:	cmn	r5, #1
   1d040:	beq	1d1cc <__printf_chk@plt+0x18a2c>
   1d044:	mov	r0, #2
   1d048:	bl	28eb4 <__printf_chk@plt+0x24714>
   1d04c:	cmp	r5, r0
   1d050:	bne	1d18c <__printf_chk@plt+0x189ec>
   1d054:	mov	r0, #2
   1d058:	bl	290a8 <__printf_chk@plt+0x24908>
   1d05c:	subs	r5, r0, #0
   1d060:	beq	1d1ec <__printf_chk@plt+0x18a4c>
   1d064:	mov	r1, r6
   1d068:	mov	r2, r4
   1d06c:	bl	28eb8 <__printf_chk@plt+0x24718>
   1d070:	cmp	r0, #0
   1d074:	blt	1d1ec <__printf_chk@plt+0x18a4c>
   1d078:	mov	r0, r8
   1d07c:	bl	4458 <strlen@plt>
   1d080:	mov	r1, r8
   1d084:	mov	r2, r0
   1d088:	mov	r0, r5
   1d08c:	bl	28fb4 <__printf_chk@plt+0x24814>
   1d090:	cmp	r0, #0
   1d094:	blt	1d1ec <__printf_chk@plt+0x18a4c>
   1d098:	add	r8, sp, #284	; 0x11c
   1d09c:	mov	r0, r5
   1d0a0:	mov	r2, #256	; 0x100
   1d0a4:	mov	r1, r8
   1d0a8:	bl	28fc4 <__printf_chk@plt+0x24824>
   1d0ac:	cmp	r0, #0
   1d0b0:	bne	1d1ec <__printf_chk@plt+0x18a4c>
   1d0b4:	mov	r0, r5
   1d0b8:	add	r5, sp, #540	; 0x21c
   1d0bc:	bl	29050 <__printf_chk@plt+0x248b0>
   1d0c0:	mov	r0, r6
   1d0c4:	mov	r1, r4
   1d0c8:	mov	r3, #512	; 0x200
   1d0cc:	mov	r2, r5
   1d0d0:	bl	3d16c <__printf_chk@plt+0x389cc>
   1d0d4:	cmn	r0, #1
   1d0d8:	beq	1d208 <__printf_chk@plt+0x18a68>
   1d0dc:	add	r6, sp, #1040	; 0x410
   1d0e0:	mov	r0, r8
   1d0e4:	add	r6, r6, #12
   1d0e8:	mov	r1, r4
   1d0ec:	mov	r3, #512	; 0x200
   1d0f0:	mov	r2, r6
   1d0f4:	bl	3d16c <__printf_chk@plt+0x389cc>
   1d0f8:	cmn	r0, #1
   1d0fc:	beq	1d208 <__printf_chk@plt+0x18a68>
   1d100:	ldr	r4, [pc, #292]	; 1d22c <__printf_chk@plt+0x18a8c>
   1d104:	mov	r1, #1024	; 0x400
   1d108:	ldr	r8, [pc, #288]	; 1d230 <__printf_chk@plt+0x18a90>
   1d10c:	mov	ip, #124	; 0x7c
   1d110:	add	r4, pc, r4
   1d114:	ldr	lr, [pc, #280]	; 1d234 <__printf_chk@plt+0x18a94>
   1d118:	add	r8, pc, r8
   1d11c:	str	r5, [sp, #8]
   1d120:	add	lr, pc, lr
   1d124:	mov	r3, r1
   1d128:	mov	r0, r4
   1d12c:	str	r6, [sp, #16]
   1d130:	mov	r2, #1
   1d134:	mov	r5, r8
   1d138:	str	ip, [sp, #12]
   1d13c:	stm	sp, {r5, lr}
   1d140:	bl	4470 <__snprintf_chk@plt>
   1d144:	mov	r0, r4
   1d148:	ldr	r2, [sp, #1564]	; 0x61c
   1d14c:	ldr	r3, [r7]
   1d150:	cmp	r2, r3
   1d154:	bne	1d204 <__printf_chk@plt+0x18a64>
   1d158:	add	sp, sp, #1568	; 0x620
   1d15c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d160:	add	r6, sp, #28
   1d164:	mov	r1, r0
   1d168:	mov	r0, r6
   1d16c:	bl	3ccd0 <__printf_chk@plt+0x38530>
   1d170:	b	1d054 <__printf_chk@plt+0x188b4>
   1d174:	mov	r1, r0
   1d178:	ldr	r0, [pc, #184]	; 1d238 <__printf_chk@plt+0x18a98>
   1d17c:	add	r0, pc, r0
   1d180:	bl	1f034 <__printf_chk@plt+0x1a894>
   1d184:	mov	r0, #0
   1d188:	b	1d148 <__printf_chk@plt+0x189a8>
   1d18c:	mov	r0, #2
   1d190:	bl	28eb4 <__printf_chk@plt+0x24714>
   1d194:	mov	r2, r5
   1d198:	mov	r1, r0
   1d19c:	ldr	r0, [pc, #152]	; 1d23c <__printf_chk@plt+0x18a9c>
   1d1a0:	add	r0, pc, r0
   1d1a4:	bl	1f034 <__printf_chk@plt+0x1a894>
   1d1a8:	b	1d184 <__printf_chk@plt+0x189e4>
   1d1ac:	ldr	r0, [pc, #140]	; 1d240 <__printf_chk@plt+0x18aa0>
   1d1b0:	add	r0, pc, r0
   1d1b4:	bl	1f034 <__printf_chk@plt+0x1a894>
   1d1b8:	b	1d184 <__printf_chk@plt+0x189e4>
   1d1bc:	ldr	r0, [pc, #128]	; 1d244 <__printf_chk@plt+0x18aa4>
   1d1c0:	add	r0, pc, r0
   1d1c4:	bl	1f034 <__printf_chk@plt+0x1a894>
   1d1c8:	b	1d184 <__printf_chk@plt+0x189e4>
   1d1cc:	ldr	r0, [pc, #116]	; 1d248 <__printf_chk@plt+0x18aa8>
   1d1d0:	add	r0, pc, r0
   1d1d4:	bl	1f034 <__printf_chk@plt+0x1a894>
   1d1d8:	b	1d184 <__printf_chk@plt+0x189e4>
   1d1dc:	ldr	r0, [pc, #104]	; 1d24c <__printf_chk@plt+0x18aac>
   1d1e0:	add	r0, pc, r0
   1d1e4:	bl	1f034 <__printf_chk@plt+0x1a894>
   1d1e8:	b	1d184 <__printf_chk@plt+0x189e4>
   1d1ec:	ldr	r1, [pc, #92]	; 1d250 <__printf_chk@plt+0x18ab0>
   1d1f0:	ldr	r0, [pc, #92]	; 1d254 <__printf_chk@plt+0x18ab4>
   1d1f4:	add	r1, pc, r1
   1d1f8:	add	r0, pc, r0
   1d1fc:	add	r1, r1, #28
   1d200:	bl	1c8d4 <__printf_chk@plt+0x18134>
   1d204:	bl	41b8 <__stack_chk_fail@plt>
   1d208:	ldr	r1, [pc, #72]	; 1d258 <__printf_chk@plt+0x18ab8>
   1d20c:	ldr	r0, [pc, #72]	; 1d25c <__printf_chk@plt+0x18abc>
   1d210:	add	r1, pc, r1
   1d214:	add	r0, pc, r0
   1d218:	add	r1, r1, #28
   1d21c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   1d220:	andeq	r9, r5, r4, lsr #23
   1d224:	andeq	r0, r0, r8, lsl #9
   1d228:			; <UNDEFINED> instruction: 0x000295b0
   1d22c:	andeq	sl, r5, r4, lsr #1
   1d230:	andeq	r9, r2, r8, asr r5
   1d234:	andeq	r9, r2, ip, asr #8
   1d238:	andeq	r9, r2, r0, asr r4
   1d23c:	andeq	r9, r2, r8, ror r4
   1d240:	muleq	r2, ip, r3
   1d244:			; <UNDEFINED> instruction: 0x000293b0
   1d248:	andeq	r9, r2, r8, lsr #8
   1d24c:			; <UNDEFINED> instruction: 0x000293b8
   1d250:	andeq	r9, r2, ip, lsl #4
   1d254:	andeq	r9, r2, ip, asr #8
   1d258:	strdeq	r9, [r2], -r0
   1d25c:	andeq	r9, r2, r4, asr #8
   1d260:	push	{r4, r5, lr}
   1d264:	sub	sp, sp, #20
   1d268:	mov	lr, r1
   1d26c:	mov	r5, r3
   1d270:	ldr	ip, [sp, #32]
   1d274:	mov	r4, r0
   1d278:	cmp	ip, #0
   1d27c:	bne	1d2d0 <__printf_chk@plt+0x18b30>
   1d280:	cmp	r2, #0
   1d284:	beq	1d328 <__printf_chk@plt+0x18b88>
   1d288:	str	r2, [sp]
   1d28c:	mov	r3, r1
   1d290:	ldr	r2, [pc, #208]	; 1d368 <__printf_chk@plt+0x18bc8>
   1d294:	mov	r1, #1
   1d298:	add	r2, pc, r2
   1d29c:	bl	3df8 <__fprintf_chk@plt>
   1d2a0:	mov	r0, r5
   1d2a4:	mov	r1, r4
   1d2a8:	bl	fc84 <__printf_chk@plt+0xb4e4>
   1d2ac:	cmp	r0, #0
   1d2b0:	moveq	r5, #1
   1d2b4:	bne	1d300 <__printf_chk@plt+0x18b60>
   1d2b8:	mov	r1, r4
   1d2bc:	mov	r0, #10
   1d2c0:	bl	43b0 <fputc@plt>
   1d2c4:	mov	r0, r5
   1d2c8:	add	sp, sp, #20
   1d2cc:	pop	{r4, r5, pc}
   1d2d0:	mov	r1, #0
   1d2d4:	mov	r0, lr
   1d2d8:	mov	r2, r1
   1d2dc:	bl	1cf68 <__printf_chk@plt+0x187c8>
   1d2e0:	subs	r3, r0, #0
   1d2e4:	beq	1d340 <__printf_chk@plt+0x18ba0>
   1d2e8:	ldr	r2, [pc, #124]	; 1d36c <__printf_chk@plt+0x18bcc>
   1d2ec:	mov	r0, r4
   1d2f0:	mov	r1, #1
   1d2f4:	add	r2, pc, r2
   1d2f8:	bl	3df8 <__fprintf_chk@plt>
   1d2fc:	b	1d2a0 <__printf_chk@plt+0x18b00>
   1d300:	bl	c22c <__printf_chk@plt+0x7a8c>
   1d304:	ldr	r1, [pc, #100]	; 1d370 <__printf_chk@plt+0x18bd0>
   1d308:	mov	r5, #0
   1d30c:	add	r1, pc, r1
   1d310:	add	r1, r1, #40	; 0x28
   1d314:	mov	r2, r0
   1d318:	ldr	r0, [pc, #84]	; 1d374 <__printf_chk@plt+0x18bd4>
   1d31c:	add	r0, pc, r0
   1d320:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1d324:	b	1d2b8 <__printf_chk@plt+0x18b18>
   1d328:	ldr	r2, [pc, #72]	; 1d378 <__printf_chk@plt+0x18bd8>
   1d32c:	mov	r3, r1
   1d330:	mov	r1, #1
   1d334:	add	r2, pc, r2
   1d338:	bl	3df8 <__fprintf_chk@plt>
   1d33c:	b	1d2a0 <__printf_chk@plt+0x18b00>
   1d340:	ldr	r1, [pc, #52]	; 1d37c <__printf_chk@plt+0x18bdc>
   1d344:	ldr	r0, [pc, #52]	; 1d380 <__printf_chk@plt+0x18be0>
   1d348:	add	r1, pc, r1
   1d34c:	str	r3, [sp, #12]
   1d350:	add	r0, pc, r0
   1d354:	add	r1, r1, #40	; 0x28
   1d358:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1d35c:	ldr	r3, [sp, #12]
   1d360:	mov	r0, r3
   1d364:	b	1d2c8 <__printf_chk@plt+0x18b28>
   1d368:	strdeq	r9, [r2], -ip
   1d36c:	andeq	r7, r2, r0, ror #25
   1d370:	strdeq	r9, [r2], -r4
   1d374:	andeq	r9, r2, r0, lsl #7
   1d378:	andeq	r7, r2, r0, lsr #25
   1d37c:	strheq	r9, [r2], -r8
   1d380:	andeq	r9, r2, ip, lsr #6
   1d384:	push	{r4, r5, r6, r7, r8, lr}
   1d388:	mov	r6, r2
   1d38c:	ldrb	r5, [r1]
   1d390:	mov	r8, r0
   1d394:	mov	r0, r1
   1d398:	mov	r4, r1
   1d39c:	subs	r2, r5, #124	; 0x7c
   1d3a0:	rsbs	r5, r2, #0
   1d3a4:	adcs	r5, r5, r2
   1d3a8:	bl	4458 <strlen@plt>
   1d3ac:	cmp	r6, #0
   1d3b0:	strne	r5, [r6]
   1d3b4:	cmp	r5, #0
   1d3b8:	mov	r1, r4
   1d3bc:	mov	r7, r0
   1d3c0:	mov	r0, r8
   1d3c4:	beq	1d3ec <__printf_chk@plt+0x18c4c>
   1d3c8:	mov	r2, r7
   1d3cc:	bl	1cf68 <__printf_chk@plt+0x187c8>
   1d3d0:	subs	r5, r0, #0
   1d3d4:	beq	1d41c <__printf_chk@plt+0x18c7c>
   1d3d8:	bl	4458 <strlen@plt>
   1d3dc:	cmp	r0, r7
   1d3e0:	beq	1d400 <__printf_chk@plt+0x18c60>
   1d3e4:	mov	r0, #0
   1d3e8:	pop	{r4, r5, r6, r7, r8, pc}
   1d3ec:	bl	1f45c <__printf_chk@plt+0x1acbc>
   1d3f0:	subs	r3, r0, #1
   1d3f4:	rsbs	r0, r3, #0
   1d3f8:	adcs	r0, r0, r3
   1d3fc:	pop	{r4, r5, r6, r7, r8, pc}
   1d400:	mov	r0, r5
   1d404:	mov	r1, r4
   1d408:	mov	r2, r7
   1d40c:	bl	3c9c <strncmp@plt>
   1d410:	rsbs	r0, r0, #1
   1d414:	movcc	r0, #0
   1d418:	pop	{r4, r5, r6, r7, r8, pc}
   1d41c:	mvn	r0, #0
   1d420:	pop	{r4, r5, r6, r7, r8, pc}
   1d424:	ldr	ip, [pc, #228]	; 1d510 <__printf_chk@plt+0x18d70>
   1d428:	push	{r4, r5, r6, r7, r8, lr}
   1d42c:	mov	r7, r0
   1d430:	ldr	r0, [pc, #220]	; 1d514 <__printf_chk@plt+0x18d74>
   1d434:	add	ip, pc, ip
   1d438:	ldr	r3, [r7]
   1d43c:	sub	sp, sp, #8
   1d440:	mov	r6, r1
   1d444:	mov	r8, r2
   1d448:	ldr	r5, [ip, r0]
   1d44c:	mov	r2, ip
   1d450:	str	r3, [sp]
   1d454:	ldrb	r1, [r3]
   1d458:	ldr	r2, [r5]
   1d45c:	cmp	r1, #32
   1d460:	cmpne	r1, #9
   1d464:	addeq	r3, r3, #1
   1d468:	str	r2, [sp, #4]
   1d46c:	bne	1d484 <__printf_chk@plt+0x18ce4>
   1d470:	str	r3, [sp]
   1d474:	ldrb	ip, [r3], #1
   1d478:	cmp	ip, #32
   1d47c:	cmpne	ip, #9
   1d480:	beq	1d470 <__printf_chk@plt+0x18cd0>
   1d484:	mov	r0, r8
   1d488:	mov	r1, sp
   1d48c:	bl	12860 <__printf_chk@plt+0xe0c0>
   1d490:	cmp	r0, #0
   1d494:	bne	1d504 <__printf_chk@plt+0x18d64>
   1d498:	ldr	r4, [sp]
   1d49c:	ldrb	r3, [r4]
   1d4a0:	cmp	r3, #32
   1d4a4:	cmpne	r3, #9
   1d4a8:	bne	1d4c8 <__printf_chk@plt+0x18d28>
   1d4ac:	add	r3, r4, #1
   1d4b0:	str	r3, [sp]
   1d4b4:	mov	r4, r3
   1d4b8:	ldrb	ip, [r3], #1
   1d4bc:	cmp	ip, #32
   1d4c0:	cmpne	ip, #9
   1d4c4:	beq	1d4b0 <__printf_chk@plt+0x18d10>
   1d4c8:	cmp	r6, #0
   1d4cc:	str	r4, [r7]
   1d4d0:	moveq	r3, #1
   1d4d4:	beq	1d4e8 <__printf_chk@plt+0x18d48>
   1d4d8:	mov	r0, r8
   1d4dc:	bl	e39c <__printf_chk@plt+0x9bfc>
   1d4e0:	mov	r3, #1
   1d4e4:	str	r0, [r6]
   1d4e8:	ldr	r2, [sp, #4]
   1d4ec:	mov	r0, r3
   1d4f0:	ldr	r3, [r5]
   1d4f4:	cmp	r2, r3
   1d4f8:	bne	1d50c <__printf_chk@plt+0x18d6c>
   1d4fc:	add	sp, sp, #8
   1d500:	pop	{r4, r5, r6, r7, r8, pc}
   1d504:	mov	r3, #0
   1d508:	b	1d4e8 <__printf_chk@plt+0x18d48>
   1d50c:	bl	41b8 <__stack_chk_fail@plt>
   1d510:	andeq	r9, r5, r0, ror #13
   1d514:	andeq	r0, r0, r8, lsl #9
   1d518:	push	{r3, lr}
   1d51c:	mov	r1, #8
   1d520:	mov	r0, #1
   1d524:	bl	217d4 <__printf_chk@plt+0x1d034>
   1d528:	mov	r2, #0
   1d52c:	str	r2, [r0]
   1d530:	pop	{r3, pc}
   1d534:	push	{r4, r5, r6, lr}
   1d538:	mov	r5, r0
   1d53c:	ldr	r3, [r0, #4]
   1d540:	cmp	r3, #0
   1d544:	movne	r4, #0
   1d548:	movne	r6, r4
   1d54c:	beq	1d5a0 <__printf_chk@plt+0x18e00>
   1d550:	ldr	r3, [r5]
   1d554:	add	r6, r6, #1
   1d558:	ldr	r0, [r3, r4]
   1d55c:	bl	3bdc <free@plt>
   1d560:	ldr	r3, [r5]
   1d564:	add	r3, r3, r4
   1d568:	ldr	r0, [r3, #4]
   1d56c:	bl	3bdc <free@plt>
   1d570:	ldr	r3, [r5]
   1d574:	add	r3, r3, r4
   1d578:	ldr	r0, [r3, #12]
   1d57c:	bl	e818 <__printf_chk@plt+0xa078>
   1d580:	ldr	r0, [r5]
   1d584:	mov	r1, #20
   1d588:	add	r0, r0, r4
   1d58c:	add	r4, r4, r1
   1d590:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1d594:	ldr	r3, [r5, #4]
   1d598:	cmp	r3, r6
   1d59c:	bhi	1d550 <__printf_chk@plt+0x18db0>
   1d5a0:	ldr	r0, [r5]
   1d5a4:	bl	3bdc <free@plt>
   1d5a8:	mov	r0, r5
   1d5ac:	mov	r1, #8
   1d5b0:	bl	4160c <__printf_chk@plt+0x3ce6c>
   1d5b4:	mov	r0, r5
   1d5b8:	pop	{r4, r5, r6, lr}
   1d5bc:	b	3bdc <free@plt>
   1d5c0:	cmp	r1, #0
   1d5c4:	push	{r4, lr}
   1d5c8:	beq	1d5dc <__printf_chk@plt+0x18e3c>
   1d5cc:	mov	r3, r2
   1d5d0:	mov	r2, #0
   1d5d4:	pop	{r4, lr}
   1d5d8:	b	1ca98 <__printf_chk@plt+0x182f8>
   1d5dc:	ldr	r0, [pc, #4]	; 1d5e8 <__printf_chk@plt+0x18e48>
   1d5e0:	add	r0, pc, r0
   1d5e4:	bl	1c8d4 <__printf_chk@plt+0x18134>
   1d5e8:	ldrdeq	r9, [r2], -r8
   1d5ec:	push	{r3, lr}
   1d5f0:	mov	r3, r2
   1d5f4:	mov	r2, r1
   1d5f8:	mov	r1, #0
   1d5fc:	bl	1ca98 <__printf_chk@plt+0x182f8>
   1d600:	subs	r3, r0, #4
   1d604:	rsbs	r0, r3, #0
   1d608:	adcs	r0, r0, r3
   1d60c:	pop	{r3, pc}
   1d610:	push	{r4, r5, r6, r7, lr}
   1d614:	subs	r4, r2, #0
   1d618:	sub	sp, sp, #12
   1d61c:	mov	r5, r1
   1d620:	mov	r6, r3
   1d624:	moveq	r0, #1
   1d628:	beq	1d668 <__printf_chk@plt+0x18ec8>
   1d62c:	ldr	r1, [pc, #60]	; 1d670 <__printf_chk@plt+0x18ed0>
   1d630:	add	r1, pc, r1
   1d634:	bl	462c <fopen64@plt>
   1d638:	subs	r7, r0, #0
   1d63c:	moveq	r0, r7
   1d640:	beq	1d668 <__printf_chk@plt+0x18ec8>
   1d644:	mov	r3, r4
   1d648:	mov	r1, r5
   1d64c:	mov	r2, #0
   1d650:	str	r6, [sp]
   1d654:	bl	1d260 <__printf_chk@plt+0x18ac0>
   1d658:	mov	r4, r0
   1d65c:	mov	r0, r7
   1d660:	bl	44a0 <fclose@plt>
   1d664:	mov	r0, r4
   1d668:	add	sp, sp, #12
   1d66c:	pop	{r4, r5, r6, r7, pc}
   1d670:	andeq	r6, r2, r4, ror #10
   1d674:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d678:	sub	sp, sp, #16640	; 0x4100
   1d67c:	ldr	r4, [pc, #2256]	; 1df54 <__printf_chk@plt+0x197b4>
   1d680:	sub	sp, sp, #36	; 0x24
   1d684:	ldr	r5, [pc, #2252]	; 1df58 <__printf_chk@plt+0x197b8>
   1d688:	mov	sl, r0
   1d68c:	add	r4, pc, r4
   1d690:	add	r0, sp, #16384	; 0x4000
   1d694:	cmp	r3, #0
   1d698:	str	r1, [sp, #36]	; 0x24
   1d69c:	str	r3, [sp, #44]	; 0x2c
   1d6a0:	add	r1, sp, #16640	; 0x4100
   1d6a4:	ldr	r5, [r4, r5]
   1d6a8:	add	r6, sp, #288	; 0x120
   1d6ac:	ldr	r0, [r0, #328]	; 0x148
   1d6b0:	movw	ip, #48928	; 0xbf20
   1d6b4:	str	r2, [sp, #40]	; 0x28
   1d6b8:	movt	ip, #65535	; 0xffff
   1d6bc:	ldr	r2, [r5]
   1d6c0:	add	r1, r1, #32
   1d6c4:	str	r0, [sp, #52]	; 0x34
   1d6c8:	add	r0, sp, #16384	; 0x4000
   1d6cc:	mov	r3, r4
   1d6d0:	str	r5, [sp, #32]
   1d6d4:	str	r2, [r0, #284]	; 0x11c
   1d6d8:	mov	r3, #0
   1d6dc:	str	r3, [r1, ip]
   1d6e0:	str	r3, [r6, #-208]	; 0xffffff30
   1d6e4:	str	r3, [r6, #-204]	; 0xffffff34
   1d6e8:	str	r3, [r6, #-200]	; 0xffffff38
   1d6ec:	str	r3, [r6, #-196]	; 0xffffff3c
   1d6f0:	str	r3, [r6, #-192]	; 0xffffff40
   1d6f4:	str	r3, [r6, #-188]	; 0xffffff44
   1d6f8:	str	r3, [r6, #-184]	; 0xffffff48
   1d6fc:	str	r3, [r6, #-180]	; 0xffffff4c
   1d700:	str	r3, [r6, #-176]	; 0xffffff50
   1d704:	str	r3, [r6, #-172]	; 0xffffff54
   1d708:	str	r3, [r6, #-168]	; 0xffffff58
   1d70c:	beq	1dc5c <__printf_chk@plt+0x194bc>
   1d710:	ldr	r1, [pc, #2116]	; 1df5c <__printf_chk@plt+0x197bc>
   1d714:	mov	r0, sl
   1d718:	add	r1, pc, r1
   1d71c:	bl	462c <fopen64@plt>
   1d720:	cmp	r0, #0
   1d724:	str	r0, [sp, #24]
   1d728:	beq	1df08 <__printf_chk@plt+0x19768>
   1d72c:	ldr	r1, [pc, #2092]	; 1df60 <__printf_chk@plt+0x197c0>
   1d730:	mov	r2, sl
   1d734:	ldr	r0, [pc, #2088]	; 1df64 <__printf_chk@plt+0x197c4>
   1d738:	add	r5, sp, #284	; 0x11c
   1d73c:	add	r1, pc, r1
   1d740:	add	fp, sp, #80	; 0x50
   1d744:	add	r1, r1, #60	; 0x3c
   1d748:	add	r0, pc, r0
   1d74c:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   1d750:	ldr	r1, [pc, #2064]	; 1df68 <__printf_chk@plt+0x197c8>
   1d754:	ldr	r2, [pc, #2064]	; 1df6c <__printf_chk@plt+0x197cc>
   1d758:	add	ip, sp, #64	; 0x40
   1d75c:	ldr	r3, [pc, #2060]	; 1df70 <__printf_chk@plt+0x197d0>
   1d760:	add	r1, pc, r1
   1d764:	add	r2, pc, r2
   1d768:	add	r1, r1, #60	; 0x3c
   1d76c:	add	r3, pc, r3
   1d770:	add	r2, r2, #60	; 0x3c
   1d774:	add	r3, r3, #60	; 0x3c
   1d778:	str	ip, [sp, #28]
   1d77c:	str	r1, [sp, #56]	; 0x38
   1d780:	str	r2, [sp, #60]	; 0x3c
   1d784:	str	r3, [sp, #48]	; 0x30
   1d788:	add	r0, sp, #64	; 0x40
   1d78c:	mov	r1, sl
   1d790:	str	r0, [sp]
   1d794:	mov	r2, r5
   1d798:	ldr	r0, [sp, #24]
   1d79c:	mov	r3, #8192	; 0x2000
   1d7a0:	bl	243f8 <__printf_chk@plt+0x1fc58>
   1d7a4:	cmp	r0, #0
   1d7a8:	bne	1ddcc <__printf_chk@plt+0x1962c>
   1d7ac:	add	r1, sp, #16640	; 0x4100
   1d7b0:	movw	r2, #49148	; 0xbffc
   1d7b4:	add	r1, r1, #32
   1d7b8:	movt	r2, #65535	; 0xffff
   1d7bc:	ldrb	r2, [r1, r2]
   1d7c0:	uxtb	r2, r2
   1d7c4:	cmp	r2, #0
   1d7c8:	beq	1dc70 <__printf_chk@plt+0x194d0>
   1d7cc:	mov	r3, r0
   1d7d0:	b	1d7e4 <__printf_chk@plt+0x19044>
   1d7d4:	add	r3, r3, #1
   1d7d8:	ldrb	r2, [r5, r3]
   1d7dc:	cmp	r2, #0
   1d7e0:	beq	1d7ec <__printf_chk@plt+0x1904c>
   1d7e4:	cmp	r2, #10
   1d7e8:	bne	1d7d4 <__printf_chk@plt+0x19034>
   1d7ec:	add	r7, sp, #8448	; 0x2100
   1d7f0:	mov	r4, #0
   1d7f4:	add	r7, r7, #32
   1d7f8:	strb	r4, [r5, r3]
   1d7fc:	sub	r7, r7, #4
   1d800:	sub	r5, r6, #4
   1d804:	mov	r2, #8192	; 0x2000
   1d808:	movw	r8, #49148	; 0xbffc
   1d80c:	mov	r1, r5
   1d810:	mov	r0, r7
   1d814:	bl	40c28 <__printf_chk@plt+0x3c488>
   1d818:	ldr	r0, [fp, #36]	; 0x24
   1d81c:	bl	e818 <__printf_chk@plt+0xa078>
   1d820:	add	r0, sp, #16640	; 0x4100
   1d824:	add	r0, r0, #32
   1d828:	movw	r3, #48928	; 0xbf20
   1d82c:	movt	r3, #65535	; 0xffff
   1d830:	movt	r8, #65535	; 0xffff
   1d834:	str	r4, [fp]
   1d838:	movw	r1, #48932	; 0xbf24
   1d83c:	ldr	r3, [r0, r3]
   1d840:	movt	r1, #65535	; 0xffff
   1d844:	ldrb	r8, [r0, r8]
   1d848:	str	r4, [r6, #-204]	; 0xffffff34
   1d84c:	str	r3, [sp, #16]
   1d850:	movw	r3, #48944	; 0xbf30
   1d854:	ldr	ip, [sp, #16]
   1d858:	uxtb	r2, r8
   1d85c:	movt	r3, #65535	; 0xffff
   1d860:	cmp	r2, #9
   1d864:	cmpne	r2, #32
   1d868:	str	r4, [r6, #-200]	; 0xffffff38
   1d86c:	str	ip, [fp, #4]
   1d870:	add	ip, sp, #16640	; 0x4100
   1d874:	add	ip, ip, #32
   1d878:	str	r4, [r6, #-196]	; 0xffffff3c
   1d87c:	str	r4, [r6, #-192]	; 0xffffff40
   1d880:	str	r5, [r0, r1]
   1d884:	mov	r0, #1
   1d888:	str	r4, [r6, #-188]	; 0xffffff44
   1d88c:	mov	r1, #10
   1d890:	str	r4, [r6, #-184]	; 0xffffff48
   1d894:	str	r4, [r6, #-180]	; 0xffffff4c
   1d898:	str	r4, [r6, #-176]	; 0xffffff50
   1d89c:	str	r7, [fp, #16]
   1d8a0:	str	r4, [r6, #-172]	; 0xffffff54
   1d8a4:	str	r4, [r6, #-168]	; 0xffffff58
   1d8a8:	str	sl, [ip, r3]
   1d8ac:	str	r0, [fp, #20]
   1d8b0:	str	r1, [fp, #32]
   1d8b4:	bne	1dc54 <__printf_chk@plt+0x194b4>
   1d8b8:	sub	r1, r6, #3
   1d8bc:	mov	r8, r1
   1d8c0:	add	r1, r1, #1
   1d8c4:	ldrb	r2, [r8]
   1d8c8:	cmp	r2, #32
   1d8cc:	cmpne	r2, #9
   1d8d0:	beq	1d8bc <__printf_chk@plt+0x1911c>
   1d8d4:	add	r0, sp, #16640	; 0x4100
   1d8d8:	movw	r1, #48932	; 0xbf24
   1d8dc:	add	r0, r0, #32
   1d8e0:	movt	r1, #65535	; 0xffff
   1d8e4:	str	r8, [r0, r1]
   1d8e8:	cmp	r2, #35	; 0x23
   1d8ec:	cmpne	r2, #0
   1d8f0:	beq	1dbf4 <__printf_chk@plt+0x19454>
   1d8f4:	cmp	r2, #10
   1d8f8:	beq	1dbf4 <__printf_chk@plt+0x19454>
   1d8fc:	ldr	ip, [pc, #1648]	; 1df74 <__printf_chk@plt+0x197d4>
   1d900:	sub	r7, r6, #164	; 0xa4
   1d904:	ldrb	r2, [r8]
   1d908:	mov	r1, #1
   1d90c:	add	ip, pc, ip
   1d910:	str	ip, [sp, #12]
   1d914:	ldr	ip, [pc, #1628]	; 1df78 <__printf_chk@plt+0x197d8>
   1d918:	add	ip, pc, ip
   1d91c:	str	ip, [sp, #20]
   1d920:	cmp	r2, #64	; 0x40
   1d924:	bne	1d9e4 <__printf_chk@plt+0x19244>
   1d928:	cmp	r1, #1
   1d92c:	bne	1dc20 <__printf_chk@plt+0x19480>
   1d930:	mov	r0, r8
   1d934:	mov	r1, #32
   1d938:	bl	474c <strchr@plt>
   1d93c:	subs	r4, r0, #0
   1d940:	beq	1dc0c <__printf_chk@plt+0x1946c>
   1d944:	add	r3, r8, #1
   1d948:	cmp	r4, r3
   1d94c:	bls	1dc20 <__printf_chk@plt+0x19480>
   1d950:	add	r3, r8, #32
   1d954:	cmp	r4, r3
   1d958:	bcs	1dc20 <__printf_chk@plt+0x19480>
   1d95c:	mov	r1, r8
   1d960:	mov	r0, r4
   1d964:	bl	423b4 <__printf_chk@plt+0x3dc14>
   1d968:	mov	r1, r8
   1d96c:	mov	r3, #32
   1d970:	mov	r9, r0
   1d974:	mov	r0, r7
   1d978:	mov	r2, r9
   1d97c:	bl	3af8 <__memcpy_chk@plt>
   1d980:	mov	r0, r7
   1d984:	ldr	r1, [sp, #12]
   1d988:	mov	r2, #0
   1d98c:	strb	r2, [r7, r9]
   1d990:	bl	4590 <strcmp@plt>
   1d994:	cmp	r0, #0
   1d998:	beq	1dbd8 <__printf_chk@plt+0x19438>
   1d99c:	mov	r0, r7
   1d9a0:	ldr	r1, [sp, #20]
   1d9a4:	bl	4590 <strcmp@plt>
   1d9a8:	cmp	r0, #0
   1d9ac:	bne	1dc20 <__printf_chk@plt+0x19480>
   1d9b0:	ldrb	r2, [r4]
   1d9b4:	mov	r1, #2
   1d9b8:	cmp	r2, #32
   1d9bc:	cmpne	r2, #9
   1d9c0:	bne	1dbec <__printf_chk@plt+0x1944c>
   1d9c4:	add	r3, r4, #1
   1d9c8:	mov	r8, r3
   1d9cc:	ldrb	r2, [r3], #1
   1d9d0:	cmp	r2, #32
   1d9d4:	cmpne	r2, #9
   1d9d8:	beq	1d9c8 <__printf_chk@plt+0x19228>
   1d9dc:	cmp	r2, #64	; 0x40
   1d9e0:	beq	1d928 <__printf_chk@plt+0x19188>
   1d9e4:	add	r3, sp, #16640	; 0x4100
   1d9e8:	movw	r2, #48932	; 0xbf24
   1d9ec:	add	r3, r3, #32
   1d9f0:	movt	r2, #65535	; 0xffff
   1d9f4:	str	r1, [fp, #20]
   1d9f8:	mov	r0, r8
   1d9fc:	str	r8, [r3, r2]
   1da00:	ldrb	r2, [r8]
   1da04:	tst	r2, #223	; 0xdf
   1da08:	beq	1da34 <__printf_chk@plt+0x19294>
   1da0c:	cmp	r2, #9
   1da10:	beq	1da34 <__printf_chk@plt+0x19294>
   1da14:	add	r2, r8, #1
   1da18:	b	1da24 <__printf_chk@plt+0x19284>
   1da1c:	cmp	r3, #9
   1da20:	beq	1da34 <__printf_chk@plt+0x19294>
   1da24:	mov	r8, r2
   1da28:	ldrb	r3, [r2], #1
   1da2c:	tst	r3, #223	; 0xdf
   1da30:	bne	1da1c <__printf_chk@plt+0x1927c>
   1da34:	ldr	ip, [sp, #44]	; 0x2c
   1da38:	mov	r2, #0
   1da3c:	str	r0, [fp, #24]
   1da40:	add	r7, fp, #24
   1da44:	cmp	ip, #0
   1da48:	strb	r2, [r8]
   1da4c:	beq	1dabc <__printf_chk@plt+0x1931c>
   1da50:	sub	r4, r6, #212	; 0xd4
   1da54:	ldr	r0, [sp, #44]	; 0x2c
   1da58:	ldr	r1, [fp, #24]
   1da5c:	mov	r2, r4
   1da60:	bl	1d384 <__printf_chk@plt+0x18be4>
   1da64:	cmn	r0, #1
   1da68:	beq	1ddd4 <__printf_chk@plt+0x19634>
   1da6c:	cmp	r0, #1
   1da70:	beq	1dd1c <__printf_chk@plt+0x1957c>
   1da74:	ldr	ip, [sp, #52]	; 0x34
   1da78:	cmp	ip, #0
   1da7c:	beq	1daa0 <__printf_chk@plt+0x19300>
   1da80:	mov	r2, r4
   1da84:	mov	r0, ip
   1da88:	ldr	r1, [fp, #24]
   1da8c:	bl	1d384 <__printf_chk@plt+0x18be4>
   1da90:	cmn	r0, #1
   1da94:	beq	1de40 <__printf_chk@plt+0x196a0>
   1da98:	cmp	r0, #1
   1da9c:	beq	1de08 <__printf_chk@plt+0x19668>
   1daa0:	add	ip, sp, #16384	; 0x4000
   1daa4:	ldr	ip, [ip, #332]	; 0x14c
   1daa8:	tst	ip, #1
   1daac:	beq	1dabc <__printf_chk@plt+0x1931c>
   1dab0:	ldr	r2, [fp, #8]
   1dab4:	cmp	r2, #3
   1dab8:	bne	1d788 <__printf_chk@plt+0x18fe8>
   1dabc:	ldrb	r2, [r8, #1]
   1dac0:	add	r1, r8, #1
   1dac4:	cmp	r2, #32
   1dac8:	cmpne	r2, #9
   1dacc:	addeq	r3, r8, #2
   1dad0:	bne	1dae8 <__printf_chk@plt+0x19348>
   1dad4:	mov	r1, r3
   1dad8:	ldrb	r2, [r3], #1
   1dadc:	cmp	r2, #32
   1dae0:	cmpne	r2, #9
   1dae4:	beq	1dad4 <__printf_chk@plt+0x19334>
   1dae8:	cmp	r2, #0
   1daec:	cmpne	r2, #35	; 0x23
   1daf0:	beq	1dcf4 <__printf_chk@plt+0x19554>
   1daf4:	add	r0, sp, #16384	; 0x4000
   1daf8:	add	ip, sp, #16640	; 0x4100
   1dafc:	movw	r3, #48932	; 0xbf24
   1db00:	add	ip, ip, #32
   1db04:	ldr	r0, [r0, #332]	; 0x14c
   1db08:	movt	r3, #65535	; 0xffff
   1db0c:	str	r1, [fp, #28]
   1db10:	ands	r2, r0, #2
   1db14:	str	r1, [ip, r3]
   1db18:	bne	1dd54 <__printf_chk@plt+0x195b4>
   1db1c:	ldrb	r3, [r1]
   1db20:	cmp	r3, #0
   1db24:	beq	1db68 <__printf_chk@plt+0x193c8>
   1db28:	cmp	r3, #32
   1db2c:	beq	1db68 <__printf_chk@plt+0x193c8>
   1db30:	cmp	r3, #9
   1db34:	addne	r0, r1, #1
   1db38:	bne	1db54 <__printf_chk@plt+0x193b4>
   1db3c:	b	1db68 <__printf_chk@plt+0x193c8>
   1db40:	cmp	r3, #32
   1db44:	beq	1dc78 <__printf_chk@plt+0x194d8>
   1db48:	cmp	r3, #9
   1db4c:	beq	1dc78 <__printf_chk@plt+0x194d8>
   1db50:	mov	r2, r4
   1db54:	mov	r7, r0
   1db58:	ldrb	r3, [r0], #1
   1db5c:	add	r4, r2, #1
   1db60:	cmp	r3, #0
   1db64:	bne	1db40 <__printf_chk@plt+0x193a0>
   1db68:	ldr	r0, [fp, #36]	; 0x24
   1db6c:	bl	e818 <__printf_chk@plt+0xa078>
   1db70:	mov	r3, #1
   1db74:	mov	r2, #0
   1db78:	str	r2, [fp, #36]	; 0x24
   1db7c:	str	r3, [fp, #8]
   1db80:	sub	fp, r6, #208	; 0xd0
   1db84:	ldr	r1, [sp, #40]	; 0x28
   1db88:	mov	r0, fp
   1db8c:	ldr	ip, [sp, #36]	; 0x24
   1db90:	blx	ip
   1db94:	cmp	r0, #0
   1db98:	beq	1d788 <__printf_chk@plt+0x18fe8>
   1db9c:	mov	r4, r0
   1dba0:	ldr	r0, [fp, #36]	; 0x24
   1dba4:	bl	e818 <__printf_chk@plt+0xa078>
   1dba8:	ldr	r0, [sp, #24]
   1dbac:	bl	44a0 <fclose@plt>
   1dbb0:	mov	r0, r4
   1dbb4:	ldr	ip, [sp, #32]
   1dbb8:	add	r3, sp, #16384	; 0x4000
   1dbbc:	ldr	r2, [r3, #284]	; 0x11c
   1dbc0:	ldr	r3, [ip]
   1dbc4:	cmp	r2, r3
   1dbc8:	bne	1df30 <__printf_chk@plt+0x19790>
   1dbcc:	add	sp, sp, #16640	; 0x4100
   1dbd0:	add	sp, sp, #36	; 0x24
   1dbd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dbd8:	ldrb	r2, [r4]
   1dbdc:	mov	r1, #3
   1dbe0:	cmp	r2, #32
   1dbe4:	cmpne	r2, #9
   1dbe8:	beq	1d9c4 <__printf_chk@plt+0x19224>
   1dbec:	mov	r8, r4
   1dbf0:	b	1d920 <__printf_chk@plt+0x19180>
   1dbf4:	add	r0, sp, #16384	; 0x4000
   1dbf8:	ldr	r0, [r0, #332]	; 0x14c
   1dbfc:	tst	r0, #1
   1dc00:	moveq	r3, #2
   1dc04:	bne	1d788 <__printf_chk@plt+0x18fe8>
   1dc08:	b	1db7c <__printf_chk@plt+0x193dc>
   1dc0c:	mov	r0, r8
   1dc10:	mov	r1, #9
   1dc14:	bl	474c <strchr@plt>
   1dc18:	subs	r4, r0, #0
   1dc1c:	bne	1d944 <__printf_chk@plt+0x191a4>
   1dc20:	ldr	r0, [pc, #852]	; 1df7c <__printf_chk@plt+0x197dc>
   1dc24:	mov	r2, sl
   1dc28:	ldr	r3, [sp, #16]
   1dc2c:	mov	ip, #0
   1dc30:	add	r0, pc, r0
   1dc34:	ldr	r1, [sp, #48]	; 0x30
   1dc38:	str	ip, [fp, #20]
   1dc3c:	bl	1ef64 <__printf_chk@plt+0x1a7c4>
   1dc40:	add	r0, sp, #16384	; 0x4000
   1dc44:	ldr	r0, [r0, #332]	; 0x14c
   1dc48:	tst	r0, #1
   1dc4c:	beq	1db68 <__printf_chk@plt+0x193c8>
   1dc50:	b	1d788 <__printf_chk@plt+0x18fe8>
   1dc54:	mov	r8, r5
   1dc58:	b	1d8e8 <__printf_chk@plt+0x19148>
   1dc5c:	ldr	r1, [r0, #332]	; 0x14c
   1dc60:	tst	r1, #1
   1dc64:	beq	1d710 <__printf_chk@plt+0x18f70>
   1dc68:	mvn	r0, #9
   1dc6c:	b	1dbb4 <__printf_chk@plt+0x19414>
   1dc70:	mov	r3, r2
   1dc74:	b	1d7ec <__printf_chk@plt+0x1904c>
   1dc78:	sub	r2, r2, #1
   1dc7c:	cmp	r2, #125	; 0x7d
   1dc80:	bhi	1db68 <__printf_chk@plt+0x193c8>
   1dc84:	sub	r8, r6, #132	; 0x84
   1dc88:	mov	r3, #128	; 0x80
   1dc8c:	mov	r2, r4
   1dc90:	mov	r9, #0
   1dc94:	mov	r0, r8
   1dc98:	bl	3af8 <__memcpy_chk@plt>
   1dc9c:	mov	r0, r8
   1dca0:	strb	r9, [r8, r4]
   1dca4:	bl	e0a8 <__printf_chk@plt+0x9908>
   1dca8:	add	r3, fp, #32
   1dcac:	cmp	r0, #10
   1dcb0:	str	r0, [fp, #32]
   1dcb4:	beq	1dea4 <__printf_chk@plt+0x19704>
   1dcb8:	ldrb	r3, [r7]
   1dcbc:	cmp	r3, #9
   1dcc0:	cmpne	r3, #32
   1dcc4:	bne	1dcd8 <__printf_chk@plt+0x19538>
   1dcc8:	ldrb	r3, [r7, #1]!
   1dccc:	cmp	r3, #32
   1dcd0:	cmpne	r3, #9
   1dcd4:	beq	1dcc8 <__printf_chk@plt+0x19528>
   1dcd8:	cmp	r3, #0
   1dcdc:	cmpne	r3, #35	; 0x23
   1dce0:	beq	1de74 <__printf_chk@plt+0x196d4>
   1dce4:	ldr	r3, [fp, #32]
   1dce8:	cmp	r3, #10
   1dcec:	bne	1ddb0 <__printf_chk@plt+0x19610>
   1dcf0:	b	1db68 <__printf_chk@plt+0x193c8>
   1dcf4:	add	ip, sp, #16640	; 0x4100
   1dcf8:	movw	r3, #48928	; 0xbf20
   1dcfc:	add	ip, ip, #32
   1dd00:	movt	r3, #65535	; 0xffff
   1dd04:	ldr	r0, [pc, #628]	; 1df80 <__printf_chk@plt+0x197e0>
   1dd08:	mov	r1, sl
   1dd0c:	ldr	r2, [ip, r3]
   1dd10:	add	r0, pc, r0
   1dd14:	bl	1f034 <__printf_chk@plt+0x1a894>
   1dd18:	b	1db68 <__printf_chk@plt+0x193c8>
   1dd1c:	add	r3, sp, #16640	; 0x4100
   1dd20:	movw	r2, #48940	; 0xbf2c
   1dd24:	add	r3, r3, #32
   1dd28:	movt	r2, #65535	; 0xffff
   1dd2c:	ldr	r1, [fp, #12]
   1dd30:	mov	r0, #3
   1dd34:	ldr	r2, [r3, r2]
   1dd38:	str	r0, [fp, #8]
   1dd3c:	cmp	r2, #0
   1dd40:	moveq	r2, #1
   1dd44:	movne	r2, #5
   1dd48:	orr	r2, r2, r1
   1dd4c:	str	r2, [fp, #12]
   1dd50:	b	1da74 <__printf_chk@plt+0x192d4>
   1dd54:	mov	r0, #10
   1dd58:	add	r8, fp, #36	; 0x24
   1dd5c:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1dd60:	cmp	r0, #0
   1dd64:	mov	r2, r0
   1dd68:	str	r0, [fp, #36]	; 0x24
   1dd6c:	beq	1df10 <__printf_chk@plt+0x19770>
   1dd70:	sub	r7, r6, #220	; 0xdc
   1dd74:	sub	r4, r6, #216	; 0xd8
   1dd78:	mov	r0, r7
   1dd7c:	mov	r1, r4
   1dd80:	bl	1d424 <__printf_chk@plt+0x18c84>
   1dd84:	subs	r9, r0, #0
   1dd88:	beq	1ded0 <__printf_chk@plt+0x19730>
   1dd8c:	ldr	r2, [fp, #36]	; 0x24
   1dd90:	add	r0, sp, #16640	; 0x4100
   1dd94:	movw	r3, #48932	; 0xbf24
   1dd98:	add	r0, r0, #32
   1dd9c:	movt	r3, #65535	; 0xffff
   1dda0:	ldr	r2, [r2]
   1dda4:	ldr	r3, [r0, r3]
   1dda8:	str	r2, [fp, #32]
   1ddac:	str	r3, [fp, #40]	; 0x28
   1ddb0:	mov	r0, fp
   1ddb4:	ldr	r1, [sp, #40]	; 0x28
   1ddb8:	ldr	ip, [sp, #36]	; 0x24
   1ddbc:	blx	ip
   1ddc0:	cmp	r0, #0
   1ddc4:	beq	1d788 <__printf_chk@plt+0x18fe8>
   1ddc8:	b	1db9c <__printf_chk@plt+0x193fc>
   1ddcc:	mov	r4, #0
   1ddd0:	b	1dba0 <__printf_chk@plt+0x19400>
   1ddd4:	add	r0, sp, #16640	; 0x4100
   1ddd8:	movw	r3, #48928	; 0xbf20
   1dddc:	add	r0, r0, #32
   1dde0:	movt	r3, #65535	; 0xffff
   1dde4:	ldr	ip, [r7]
   1dde8:	mov	r2, sl
   1ddec:	ldr	r3, [r0, r3]
   1ddf0:	ldr	r0, [pc, #396]	; 1df84 <__printf_chk@plt+0x197e4>
   1ddf4:	ldr	r1, [sp, #60]	; 0x3c
   1ddf8:	add	r0, pc, r0
   1ddfc:	str	ip, [sp]
   1de00:	bl	1f034 <__printf_chk@plt+0x1a894>
   1de04:	b	1db68 <__printf_chk@plt+0x193c8>
   1de08:	add	r3, sp, #16640	; 0x4100
   1de0c:	movw	r2, #48940	; 0xbf2c
   1de10:	add	r3, r3, #32
   1de14:	movt	r2, #65535	; 0xffff
   1de18:	ldr	r1, [fp, #12]
   1de1c:	mov	r0, #3
   1de20:	ldr	r2, [r3, r2]
   1de24:	str	r0, [fp, #8]
   1de28:	cmp	r2, #0
   1de2c:	moveq	r2, #2
   1de30:	movne	r2, #10
   1de34:	orr	r2, r2, r1
   1de38:	str	r2, [fp, #12]
   1de3c:	b	1daa0 <__printf_chk@plt+0x19300>
   1de40:	add	r0, sp, #16640	; 0x4100
   1de44:	movw	r3, #48928	; 0xbf20
   1de48:	add	r0, r0, #32
   1de4c:	movt	r3, #65535	; 0xffff
   1de50:	ldr	ip, [fp, #24]
   1de54:	mov	r2, sl
   1de58:	ldr	r3, [r0, r3]
   1de5c:	ldr	r0, [pc, #292]	; 1df88 <__printf_chk@plt+0x197e8>
   1de60:	ldr	r1, [sp, #56]	; 0x38
   1de64:	add	r0, pc, r0
   1de68:	str	ip, [sp]
   1de6c:	bl	1f034 <__printf_chk@plt+0x1a894>
   1de70:	b	1db68 <__printf_chk@plt+0x193c8>
   1de74:	add	ip, sp, #16640	; 0x4100
   1de78:	movw	r3, #48928	; 0xbf20
   1de7c:	add	ip, ip, #32
   1de80:	movt	r3, #65535	; 0xffff
   1de84:	ldr	r0, [pc, #256]	; 1df8c <__printf_chk@plt+0x197ec>
   1de88:	mov	r1, sl
   1de8c:	ldr	r2, [ip, r3]
   1de90:	add	r0, pc, r0
   1de94:	bl	1f034 <__printf_chk@plt+0x1a894>
   1de98:	mov	r3, #10
   1de9c:	str	r3, [fp, #32]
   1dea0:	b	1db68 <__printf_chk@plt+0x193c8>
   1dea4:	cmp	r4, #7
   1dea8:	bhi	1dcb8 <__printf_chk@plt+0x19518>
   1deac:	ldr	r1, [pc, #220]	; 1df90 <__printf_chk@plt+0x197f0>
   1deb0:	mov	r0, r8
   1deb4:	str	r3, [sp, #8]
   1deb8:	add	r1, pc, r1
   1debc:	bl	3ea0 <strspn@plt>
   1dec0:	ldr	r3, [sp, #8]
   1dec4:	cmp	r0, r4
   1dec8:	streq	r9, [r3]
   1decc:	b	1dcb8 <__printf_chk@plt+0x19518>
   1ded0:	ldr	r0, [r8]
   1ded4:	bl	e818 <__printf_chk@plt+0xa078>
   1ded8:	mov	r0, r9
   1dedc:	bl	ea70 <__printf_chk@plt+0xa2d0>
   1dee0:	cmp	r0, #0
   1dee4:	mov	r2, r0
   1dee8:	str	r0, [r8]
   1deec:	beq	1df34 <__printf_chk@plt+0x19794>
   1def0:	mov	r0, r7
   1def4:	mov	r1, r4
   1def8:	bl	1d424 <__printf_chk@plt+0x18c84>
   1defc:	cmp	r0, #0
   1df00:	beq	1db68 <__printf_chk@plt+0x193c8>
   1df04:	b	1dd8c <__printf_chk@plt+0x195ec>
   1df08:	mvn	r0, #23
   1df0c:	b	1dbb4 <__printf_chk@plt+0x19414>
   1df10:	ldr	r1, [pc, #124]	; 1df94 <__printf_chk@plt+0x197f4>
   1df14:	mvn	r4, #1
   1df18:	ldr	r0, [pc, #120]	; 1df98 <__printf_chk@plt+0x197f8>
   1df1c:	add	r1, pc, r1
   1df20:	add	r0, pc, r0
   1df24:	add	r1, r1, #60	; 0x3c
   1df28:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1df2c:	b	1dba0 <__printf_chk@plt+0x19400>
   1df30:	bl	41b8 <__stack_chk_fail@plt>
   1df34:	ldr	r1, [pc, #96]	; 1df9c <__printf_chk@plt+0x197fc>
   1df38:	mvn	r4, #1
   1df3c:	ldr	r0, [pc, #92]	; 1dfa0 <__printf_chk@plt+0x19800>
   1df40:	add	r1, pc, r1
   1df44:	add	r0, pc, r0
   1df48:	add	r1, r1, #60	; 0x3c
   1df4c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1df50:	b	1dba0 <__printf_chk@plt+0x19400>
   1df54:	andeq	r9, r5, r8, lsl #9
   1df58:	andeq	r0, r0, r8, lsl #9
   1df5c:	andeq	r6, r2, ip, ror #29
   1df60:	andeq	r8, r2, r4, asr #25
   1df64:	andeq	r8, r2, r4, lsl #31
   1df68:	andeq	r8, r2, r0, lsr #25
   1df6c:	muleq	r2, ip, ip
   1df70:	muleq	r2, r4, ip
   1df74:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1df78:	ldrdeq	r8, [r2], -ip
   1df7c:	andeq	r8, r2, r8, lsl #23
   1df80:	andeq	r8, r2, r4, lsr sl
   1df84:	andeq	r8, r2, r8, lsl #18
   1df88:	andeq	r8, r2, r0, asr #17
   1df8c:	andeq	r8, r2, r4, lsl #18
   1df90:	andeq	r6, r4, r4, lsr #17
   1df94:	andeq	r8, r2, r4, ror #9
   1df98:	andeq	r8, r2, r8, asr #16
   1df9c:	andeq	r8, r2, r0, asr #9
   1dfa0:	andeq	r8, r2, ip, lsr r8
   1dfa4:	push	{r4, r5, r6, r7, lr}
   1dfa8:	sub	sp, sp, #28
   1dfac:	ldr	lr, [pc, #216]	; 1e08c <__printf_chk@plt+0x198ec>
   1dfb0:	mov	ip, #0
   1dfb4:	ldr	r5, [pc, #212]	; 1e090 <__printf_chk@plt+0x198f0>
   1dfb8:	mov	r4, r1
   1dfbc:	add	lr, pc, lr
   1dfc0:	mov	r3, r1
   1dfc4:	ldr	r1, [pc, #200]	; 1e094 <__printf_chk@plt+0x198f4>
   1dfc8:	mov	r6, r2
   1dfcc:	ldr	r5, [lr, r5]
   1dfd0:	mov	r7, #3
   1dfd4:	str	ip, [sp]
   1dfd8:	add	r1, pc, r1
   1dfdc:	str	r0, [sp, #16]
   1dfe0:	add	r2, sp, #8
   1dfe4:	ldr	lr, [r5]
   1dfe8:	mov	r0, r6
   1dfec:	str	r7, [sp, #4]
   1dff0:	str	r4, [sp, #8]
   1dff4:	str	lr, [sp, #20]
   1dff8:	str	ip, [sp, #12]
   1dffc:	bl	1d674 <__printf_chk@plt+0x18ed4>
   1e000:	subs	r7, r0, #0
   1e004:	beq	1e048 <__printf_chk@plt+0x198a8>
   1e008:	cmn	r7, #24
   1e00c:	beq	1e048 <__printf_chk@plt+0x198a8>
   1e010:	bl	45cc <__errno_location@plt>
   1e014:	ldr	r3, [r0]
   1e018:	cmp	r3, #2
   1e01c:	beq	1e048 <__printf_chk@plt+0x198a8>
   1e020:	mov	r0, r7
   1e024:	bl	c22c <__printf_chk@plt+0x7a8c>
   1e028:	ldr	r1, [pc, #104]	; 1e098 <__printf_chk@plt+0x198f8>
   1e02c:	mov	r2, r6
   1e030:	add	r1, pc, r1
   1e034:	add	r1, r1, #80	; 0x50
   1e038:	mov	r3, r0
   1e03c:	ldr	r0, [pc, #88]	; 1e09c <__printf_chk@plt+0x198fc>
   1e040:	add	r0, pc, r0
   1e044:	bl	1efcc <__printf_chk@plt+0x1a82c>
   1e048:	ldr	r2, [sp, #12]
   1e04c:	cmp	r2, #0
   1e050:	beq	1e070 <__printf_chk@plt+0x198d0>
   1e054:	ldr	r1, [pc, #68]	; 1e0a0 <__printf_chk@plt+0x19900>
   1e058:	mov	r3, r4
   1e05c:	ldr	r0, [pc, #64]	; 1e0a4 <__printf_chk@plt+0x19904>
   1e060:	add	r1, pc, r1
   1e064:	add	r0, pc, r0
   1e068:	add	r1, r1, #80	; 0x50
   1e06c:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   1e070:	ldr	r2, [sp, #20]
   1e074:	ldr	r3, [r5]
   1e078:	cmp	r2, r3
   1e07c:	bne	1e088 <__printf_chk@plt+0x198e8>
   1e080:	add	sp, sp, #28
   1e084:	pop	{r4, r5, r6, r7, pc}
   1e088:	bl	41b8 <__stack_chk_fail@plt>
   1e08c:	andeq	r8, r5, r8, asr fp
   1e090:	andeq	r0, r0, r8, lsl #9
   1e094:			; <UNDEFINED> instruction: 0xffffe940
   1e098:	ldrdeq	r8, [r2], -r0
   1e09c:	muleq	r2, r8, r7
   1e0a0:	andeq	r8, r2, r0, lsr #7
   1e0a4:	muleq	r2, ip, r7
   1e0a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e0ac:	sub	sp, sp, #100	; 0x64
   1e0b0:	ldr	lr, [pc, #1220]	; 1e57c <__printf_chk@plt+0x19ddc>
   1e0b4:	mov	r6, r1
   1e0b8:	ldr	ip, [pc, #1216]	; 1e580 <__printf_chk@plt+0x19de0>
   1e0bc:	mov	fp, r3
   1e0c0:	add	lr, pc, lr
   1e0c4:	str	r2, [sp, #28]
   1e0c8:	ldr	r1, [sp, #144]	; 0x90
   1e0cc:	mov	r4, #0
   1e0d0:	ldr	ip, [lr, ip]
   1e0d4:	mov	r7, r0
   1e0d8:	cmp	r1, r4
   1e0dc:	mov	r0, #63	; 0x3f
   1e0e0:	mov	r2, lr
   1e0e4:	ldr	r5, [sp, #136]	; 0x88
   1e0e8:	ldr	r3, [ip]
   1e0ec:	moveq	sl, #4
   1e0f0:	movne	sl, #5
   1e0f4:	str	ip, [sp, #20]
   1e0f8:	str	r4, [sp, #56]	; 0x38
   1e0fc:	add	r8, sp, #64	; 0x40
   1e100:	str	r3, [sp, #92]	; 0x5c
   1e104:	str	r4, [sp, #60]	; 0x3c
   1e108:	bl	4404 <umask@plt>
   1e10c:	ldr	r2, [sp, #144]	; 0x90
   1e110:	mov	r1, #4
   1e114:	str	r4, [sp, #64]	; 0x40
   1e118:	str	r4, [sp, #76]	; 0x4c
   1e11c:	str	r4, [sp, #80]	; 0x50
   1e120:	str	r4, [sp, #84]	; 0x54
   1e124:	str	r4, [sp, #88]	; 0x58
   1e128:	str	r6, [sp, #72]	; 0x48
   1e12c:	str	r2, [sp, #68]	; 0x44
   1e130:	str	r0, [sp, #24]
   1e134:	mov	r0, r5
   1e138:	bl	4380 <calloc@plt>
   1e13c:	cmp	r0, r4
   1e140:	str	r0, [sp, #76]	; 0x4c
   1e144:	beq	1e4fc <__printf_chk@plt+0x19d5c>
   1e148:	ldr	r2, [pc, #1076]	; 1e584 <__printf_chk@plt+0x19de4>
   1e14c:	add	r0, sp, #56	; 0x38
   1e150:	mov	r1, #1
   1e154:	mov	r3, r7
   1e158:	add	r2, pc, r2
   1e15c:	str	fp, [sp, #80]	; 0x50
   1e160:	str	r5, [sp, #84]	; 0x54
   1e164:	bl	42d8 <__asprintf_chk@plt>
   1e168:	cmp	r0, r4
   1e16c:	blt	1e2e8 <__printf_chk@plt+0x19b48>
   1e170:	ldr	r2, [pc, #1040]	; 1e588 <__printf_chk@plt+0x19de8>
   1e174:	add	r0, sp, #60	; 0x3c
   1e178:	mov	r1, #1
   1e17c:	mov	r3, r7
   1e180:	add	r2, pc, r2
   1e184:	bl	42d8 <__asprintf_chk@plt>
   1e188:	cmp	r0, r4
   1e18c:	blt	1e2e8 <__printf_chk@plt+0x19b48>
   1e190:	ldr	r0, [sp, #56]	; 0x38
   1e194:	bl	403ac <__printf_chk@plt+0x3bc0c>
   1e198:	cmn	r0, #1
   1e19c:	mov	r9, r0
   1e1a0:	beq	1e364 <__printf_chk@plt+0x19bc4>
   1e1a4:	ldr	r1, [pc, #992]	; 1e58c <__printf_chk@plt+0x19dec>
   1e1a8:	add	r1, pc, r1
   1e1ac:	bl	3ba0 <fdopen@plt>
   1e1b0:	cmp	r0, #0
   1e1b4:	str	r0, [sp, #64]	; 0x40
   1e1b8:	beq	1e44c <__printf_chk@plt+0x19cac>
   1e1bc:	ldr	r3, [sp, #28]
   1e1c0:	mov	r2, r8
   1e1c4:	ldr	r1, [pc, #964]	; 1e590 <__printf_chk@plt+0x19df0>
   1e1c8:	mov	r0, r7
   1e1cc:	str	r3, [sp]
   1e1d0:	add	r1, pc, r1
   1e1d4:	mov	r3, #2
   1e1d8:	str	r3, [sp, #4]
   1e1dc:	mov	r3, r6
   1e1e0:	bl	1d674 <__printf_chk@plt+0x18ed4>
   1e1e4:	subs	r8, r0, #0
   1e1e8:	bne	1e428 <__printf_chk@plt+0x19c88>
   1e1ec:	cmp	r5, #0
   1e1f0:	beq	1e39c <__printf_chk@plt+0x19bfc>
   1e1f4:	ldr	r1, [pc, #920]	; 1e594 <__printf_chk@plt+0x19df4>
   1e1f8:	mov	r9, fp
   1e1fc:	ldr	r2, [pc, #916]	; 1e598 <__printf_chk@plt+0x19df8>
   1e200:	mov	r4, r8
   1e204:	add	r1, pc, r1
   1e208:	ldr	r3, [pc, #908]	; 1e59c <__printf_chk@plt+0x19dfc>
   1e20c:	str	r1, [sp, #32]
   1e210:	add	r2, pc, r2
   1e214:	ldr	r1, [pc, #900]	; 1e5a0 <__printf_chk@plt+0x19e00>
   1e218:	add	r3, pc, r3
   1e21c:	str	r2, [sp, #44]	; 0x2c
   1e220:	add	r1, pc, r1
   1e224:	str	r3, [sp, #48]	; 0x30
   1e228:	str	r1, [sp, #36]	; 0x24
   1e22c:	str	sl, [sp, #40]	; 0x28
   1e230:	str	r8, [sp, #52]	; 0x34
   1e234:	b	1e248 <__printf_chk@plt+0x19aa8>
   1e238:	add	r4, r4, #1
   1e23c:	add	r9, r9, #4
   1e240:	cmp	r4, r5
   1e244:	beq	1e398 <__printf_chk@plt+0x19bf8>
   1e248:	ldr	r3, [sp, #76]	; 0x4c
   1e24c:	ldr	r2, [r3, r4, lsl #2]
   1e250:	cmp	r2, #0
   1e254:	bne	1e238 <__printf_chk@plt+0x19a98>
   1e258:	ldr	r0, [r9]
   1e25c:	ldr	r1, [sp, #148]	; 0x94
   1e260:	bl	f278 <__printf_chk@plt+0xaad8>
   1e264:	subs	r8, r0, #0
   1e268:	beq	1e2e8 <__printf_chk@plt+0x19b48>
   1e26c:	ldr	r2, [sp, #144]	; 0x90
   1e270:	ldr	r0, [r9]
   1e274:	cmp	r2, #0
   1e278:	ldreq	sl, [sp, #36]	; 0x24
   1e27c:	ldrne	r3, [sp, #44]	; 0x2c
   1e280:	ldrne	fp, [sp, #48]	; 0x30
   1e284:	addne	sl, r3, #96	; 0x60
   1e288:	moveq	fp, sl
   1e28c:	bl	dfa8 <__printf_chk@plt+0x9808>
   1e290:	ldr	r1, [sp, #32]
   1e294:	mov	r2, sl
   1e298:	mov	r3, fp
   1e29c:	stm	sp, {r6, r7}
   1e2a0:	str	r8, [sp, #12]
   1e2a4:	str	r0, [sp, #8]
   1e2a8:	ldr	r0, [sp, #40]	; 0x28
   1e2ac:	bl	1f104 <__printf_chk@plt+0x1a964>
   1e2b0:	mov	r0, r8
   1e2b4:	bl	3bdc <free@plt>
   1e2b8:	ldr	r2, [sp, #140]	; 0x8c
   1e2bc:	ldr	r3, [r9]
   1e2c0:	mov	r1, r6
   1e2c4:	ldr	r0, [sp, #64]	; 0x40
   1e2c8:	str	r2, [sp]
   1e2cc:	ldr	r2, [sp, #28]
   1e2d0:	bl	1d260 <__printf_chk@plt+0x18ac0>
   1e2d4:	cmp	r0, #0
   1e2d8:	beq	1e4f0 <__printf_chk@plt+0x19d50>
   1e2dc:	mov	r3, #1
   1e2e0:	str	r3, [sp, #88]	; 0x58
   1e2e4:	b	1e238 <__printf_chk@plt+0x19a98>
   1e2e8:	mov	r4, #0
   1e2ec:	mvn	r8, #1
   1e2f0:	ldr	r0, [sp, #56]	; 0x38
   1e2f4:	cmp	r0, #0
   1e2f8:	beq	1e304 <__printf_chk@plt+0x19b64>
   1e2fc:	bl	4020 <unlink@plt>
   1e300:	ldr	r0, [sp, #56]	; 0x38
   1e304:	bl	3bdc <free@plt>
   1e308:	ldr	r0, [sp, #60]	; 0x3c
   1e30c:	bl	3bdc <free@plt>
   1e310:	ldr	r0, [sp, #64]	; 0x40
   1e314:	cmp	r0, #0
   1e318:	beq	1e320 <__printf_chk@plt+0x19b80>
   1e31c:	bl	44a0 <fclose@plt>
   1e320:	ldr	r0, [sp, #76]	; 0x4c
   1e324:	bl	3bdc <free@plt>
   1e328:	ldr	r0, [sp, #24]
   1e32c:	bl	4404 <umask@plt>
   1e330:	cmn	r8, #24
   1e334:	beq	1e358 <__printf_chk@plt+0x19bb8>
   1e338:	ldr	r1, [sp, #20]
   1e33c:	mov	r0, r8
   1e340:	ldr	r2, [sp, #92]	; 0x5c
   1e344:	ldr	r3, [r1]
   1e348:	cmp	r2, r3
   1e34c:	bne	1e578 <__printf_chk@plt+0x19dd8>
   1e350:	add	sp, sp, #100	; 0x64
   1e354:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e358:	bl	45cc <__errno_location@plt>
   1e35c:	str	r4, [r0]
   1e360:	b	1e338 <__printf_chk@plt+0x19b98>
   1e364:	bl	45cc <__errno_location@plt>
   1e368:	mvn	r8, #23
   1e36c:	ldr	r4, [r0]
   1e370:	mov	r0, r4
   1e374:	bl	3d38 <strerror@plt>
   1e378:	ldr	r1, [pc, #548]	; 1e5a4 <__printf_chk@plt+0x19e04>
   1e37c:	add	r1, pc, r1
   1e380:	add	r1, r1, #96	; 0x60
   1e384:	mov	r2, r0
   1e388:	ldr	r0, [pc, #536]	; 1e5a8 <__printf_chk@plt+0x19e08>
   1e38c:	add	r0, pc, r0
   1e390:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1e394:	b	1e2f0 <__printf_chk@plt+0x19b50>
   1e398:	ldr	r8, [sp, #52]	; 0x34
   1e39c:	ldr	r0, [sp, #64]	; 0x40
   1e3a0:	bl	44a0 <fclose@plt>
   1e3a4:	ldr	r3, [sp, #88]	; 0x58
   1e3a8:	mov	r2, #0
   1e3ac:	str	r2, [sp, #64]	; 0x40
   1e3b0:	cmp	r3, r2
   1e3b4:	beq	1e40c <__printf_chk@plt+0x19c6c>
   1e3b8:	ldr	r0, [sp, #60]	; 0x3c
   1e3bc:	bl	4020 <unlink@plt>
   1e3c0:	cmn	r0, #1
   1e3c4:	bne	1e488 <__printf_chk@plt+0x19ce8>
   1e3c8:	bl	45cc <__errno_location@plt>
   1e3cc:	ldr	r4, [r0]
   1e3d0:	cmp	r4, #2
   1e3d4:	beq	1e488 <__printf_chk@plt+0x19ce8>
   1e3d8:	mov	r0, r4
   1e3dc:	ldr	r5, [sp, #60]	; 0x3c
   1e3e0:	bl	3d38 <strerror@plt>
   1e3e4:	ldr	r1, [pc, #448]	; 1e5ac <__printf_chk@plt+0x19e0c>
   1e3e8:	mvn	r8, #23
   1e3ec:	add	r1, pc, r1
   1e3f0:	mov	r2, r5
   1e3f4:	add	r1, r1, #96	; 0x60
   1e3f8:	mov	r3, r0
   1e3fc:	ldr	r0, [pc, #428]	; 1e5b0 <__printf_chk@plt+0x19e10>
   1e400:	add	r0, pc, r0
   1e404:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1e408:	b	1e2f0 <__printf_chk@plt+0x19b50>
   1e40c:	ldr	r0, [sp, #56]	; 0x38
   1e410:	bl	4020 <unlink@plt>
   1e414:	cmp	r0, #0
   1e418:	bne	1e504 <__printf_chk@plt+0x19d64>
   1e41c:	mov	r4, #0
   1e420:	ldr	r0, [sp, #56]	; 0x38
   1e424:	b	1e304 <__printf_chk@plt+0x19b64>
   1e428:	bl	c22c <__printf_chk@plt+0x7a8c>
   1e42c:	ldr	r1, [pc, #384]	; 1e5b4 <__printf_chk@plt+0x19e14>
   1e430:	add	r1, pc, r1
   1e434:	add	r1, r1, #96	; 0x60
   1e438:	mov	r2, r0
   1e43c:	ldr	r0, [pc, #372]	; 1e5b8 <__printf_chk@plt+0x19e18>
   1e440:	add	r0, pc, r0
   1e444:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1e448:	b	1e2f0 <__printf_chk@plt+0x19b50>
   1e44c:	bl	45cc <__errno_location@plt>
   1e450:	mvn	r8, #23
   1e454:	ldr	r4, [r0]
   1e458:	mov	r0, r9
   1e45c:	bl	3f24 <close@plt>
   1e460:	mov	r0, r4
   1e464:	bl	3d38 <strerror@plt>
   1e468:	ldr	r1, [pc, #332]	; 1e5bc <__printf_chk@plt+0x19e1c>
   1e46c:	add	r1, pc, r1
   1e470:	add	r1, r1, #96	; 0x60
   1e474:	mov	r2, r0
   1e478:	ldr	r0, [pc, #320]	; 1e5c0 <__printf_chk@plt+0x19e20>
   1e47c:	add	r0, pc, r0
   1e480:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1e484:	b	1e2f0 <__printf_chk@plt+0x19b50>
   1e488:	mov	r0, r7
   1e48c:	ldr	r1, [sp, #60]	; 0x3c
   1e490:	bl	3e1c <link@plt>
   1e494:	cmn	r0, #1
   1e498:	beq	1e538 <__printf_chk@plt+0x19d98>
   1e49c:	ldr	r0, [sp, #56]	; 0x38
   1e4a0:	mov	r1, r7
   1e4a4:	bl	4728 <rename@plt>
   1e4a8:	cmn	r0, #1
   1e4ac:	bne	1e41c <__printf_chk@plt+0x19c7c>
   1e4b0:	bl	45cc <__errno_location@plt>
   1e4b4:	ldr	r5, [sp, #56]	; 0x38
   1e4b8:	mvn	r8, #23
   1e4bc:	ldr	r4, [r0]
   1e4c0:	mov	r0, r4
   1e4c4:	bl	3d38 <strerror@plt>
   1e4c8:	ldr	r1, [pc, #244]	; 1e5c4 <__printf_chk@plt+0x19e24>
   1e4cc:	mov	r2, r5
   1e4d0:	mov	r3, r7
   1e4d4:	add	r1, pc, r1
   1e4d8:	add	r1, r1, #96	; 0x60
   1e4dc:	str	r0, [sp]
   1e4e0:	ldr	r0, [pc, #224]	; 1e5c8 <__printf_chk@plt+0x19e28>
   1e4e4:	add	r0, pc, r0
   1e4e8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1e4ec:	b	1e2f0 <__printf_chk@plt+0x19b50>
   1e4f0:	mov	r4, r0
   1e4f4:	mvn	r8, #0
   1e4f8:	b	1e2f0 <__printf_chk@plt+0x19b50>
   1e4fc:	mvn	r8, #1
   1e500:	b	1e338 <__printf_chk@plt+0x19b98>
   1e504:	bl	45cc <__errno_location@plt>
   1e508:	ldr	r4, [sp, #56]	; 0x38
   1e50c:	ldr	r0, [r0]
   1e510:	bl	3d38 <strerror@plt>
   1e514:	ldr	r1, [pc, #176]	; 1e5cc <__printf_chk@plt+0x19e2c>
   1e518:	mov	r2, r4
   1e51c:	add	r1, pc, r1
   1e520:	add	r1, r1, #96	; 0x60
   1e524:	mov	r3, r0
   1e528:	ldr	r0, [pc, #160]	; 1e5d0 <__printf_chk@plt+0x19e30>
   1e52c:	add	r0, pc, r0
   1e530:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1e534:	b	1e41c <__printf_chk@plt+0x19c7c>
   1e538:	bl	45cc <__errno_location@plt>
   1e53c:	ldr	r5, [sp, #60]	; 0x3c
   1e540:	mvn	r8, #23
   1e544:	ldr	r4, [r0]
   1e548:	mov	r0, r4
   1e54c:	bl	3d38 <strerror@plt>
   1e550:	ldr	r1, [pc, #124]	; 1e5d4 <__printf_chk@plt+0x19e34>
   1e554:	mov	r3, r5
   1e558:	mov	r2, r7
   1e55c:	add	r1, pc, r1
   1e560:	add	r1, r1, #96	; 0x60
   1e564:	str	r0, [sp]
   1e568:	ldr	r0, [pc, #104]	; 1e5d8 <__printf_chk@plt+0x19e38>
   1e56c:	add	r0, pc, r0
   1e570:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   1e574:	b	1e2f0 <__printf_chk@plt+0x19b50>
   1e578:	bl	41b8 <__stack_chk_fail@plt>
   1e57c:	andeq	r8, r5, r4, asr sl
   1e580:	andeq	r0, r0, r8, lsl #9
   1e584:	andeq	r8, r2, r4, asr #13
   1e588:	andeq	r8, r2, ip, lsr #13
   1e58c:	andeq	r5, r2, r8, ror r8
   1e590:			; <UNDEFINED> instruction: 0xffffeb64
   1e594:	andeq	r8, r2, r0, asr #12
   1e598:	strdeq	r8, [r2], -r0
   1e59c:	andeq	r5, r2, r0, lsl #23
   1e5a0:	andeq	r7, r2, r0, lsr #14
   1e5a4:	andeq	r8, r2, r4, lsl #1
   1e5a8:	andeq	r8, r2, r8, lsr #9
   1e5ac:	andeq	r8, r2, r4, lsl r0
   1e5b0:	andeq	r8, r2, ip, ror #8
   1e5b4:	ldrdeq	r7, [r2], -r0
   1e5b8:	andeq	r5, r2, r4, ror #11
   1e5bc:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   1e5c0:	strdeq	r6, [r2], -r4
   1e5c4:	andeq	r7, r2, ip, lsr #30
   1e5c8:	andeq	r8, r2, r0, asr #7
   1e5cc:	andeq	r7, r2, r4, ror #29
   1e5d0:	muleq	r2, r4, r3
   1e5d4:	andeq	r7, r2, r4, lsr #29
   1e5d8:	andeq	r8, r2, r8, lsl r3
   1e5dc:	push	{r4, r5, r6, lr}
   1e5e0:	subs	r5, r0, #0
   1e5e4:	beq	1e640 <__printf_chk@plt+0x19ea0>
   1e5e8:	ldr	r0, [pc, #88]	; 1e648 <__printf_chk@plt+0x19ea8>
   1e5ec:	mov	r4, #0
   1e5f0:	ldr	r6, [pc, #84]	; 1e64c <__printf_chk@plt+0x19eac>
   1e5f4:	add	r0, pc, r0
   1e5f8:	add	r6, pc, r6
   1e5fc:	b	1e614 <__printf_chk@plt+0x19e74>
   1e600:	bl	42320 <__printf_chk@plt+0x3db80>
   1e604:	mov	r4, r0
   1e608:	ldr	r0, [r6, r0, lsl #3]
   1e60c:	cmp	r0, #0
   1e610:	beq	1e640 <__printf_chk@plt+0x19ea0>
   1e614:	mov	r1, r5
   1e618:	bl	3b88 <strcasecmp@plt>
   1e61c:	mov	r1, #1
   1e620:	cmp	r0, #0
   1e624:	mov	r0, r4
   1e628:	bne	1e600 <__printf_chk@plt+0x19e60>
   1e62c:	ldr	r3, [pc, #28]	; 1e650 <__printf_chk@plt+0x19eb0>
   1e630:	add	r3, pc, r3
   1e634:	add	r4, r3, r4, lsl #3
   1e638:	ldr	r0, [r4, #4]
   1e63c:	pop	{r4, r5, r6, pc}
   1e640:	mvn	r0, #0
   1e644:	pop	{r4, r5, r6, pc}
   1e648:	andeq	r8, r2, r0, ror #5
   1e64c:	andeq	r7, r5, r4, lsr sp
   1e650:	strdeq	r7, [r5], -ip
   1e654:	subs	r1, r0, #0
   1e658:	beq	1e688 <__printf_chk@plt+0x19ee8>
   1e65c:	ldr	r3, [pc, #48]	; 1e694 <__printf_chk@plt+0x19ef4>
   1e660:	add	r3, pc, r3
   1e664:	b	1e674 <__printf_chk@plt+0x19ed4>
   1e668:	ldr	r2, [r3, #4]
   1e66c:	cmp	r2, r1
   1e670:	bxeq	lr
   1e674:	ldr	r0, [r3, #8]
   1e678:	add	r3, r3, #8
   1e67c:	cmp	r0, #0
   1e680:	bne	1e668 <__printf_chk@plt+0x19ec8>
   1e684:	bx	lr
   1e688:	ldr	r0, [pc, #8]	; 1e698 <__printf_chk@plt+0x19ef8>
   1e68c:	add	r0, pc, r0
   1e690:	bx	lr
   1e694:	andeq	r7, r5, ip, asr #25
   1e698:	andeq	r8, r2, r8, asr #4
   1e69c:	push	{r4, r5, r6, lr}
   1e6a0:	subs	r5, r0, #0
   1e6a4:	beq	1e704 <__printf_chk@plt+0x19f64>
   1e6a8:	ldr	r0, [pc, #92]	; 1e70c <__printf_chk@plt+0x19f6c>
   1e6ac:	mov	r4, #0
   1e6b0:	ldr	r6, [pc, #88]	; 1e710 <__printf_chk@plt+0x19f70>
   1e6b4:	add	r0, pc, r0
   1e6b8:	add	r6, pc, r6
   1e6bc:	b	1e6d8 <__printf_chk@plt+0x19f38>
   1e6c0:	bl	42320 <__printf_chk@plt+0x3db80>
   1e6c4:	add	r3, r6, #104	; 0x68
   1e6c8:	mov	r4, r0
   1e6cc:	ldr	r0, [r3, r0, lsl #3]
   1e6d0:	cmp	r0, #0
   1e6d4:	beq	1e704 <__printf_chk@plt+0x19f64>
   1e6d8:	mov	r1, r5
   1e6dc:	bl	3b88 <strcasecmp@plt>
   1e6e0:	mov	r1, #1
   1e6e4:	cmp	r0, #0
   1e6e8:	mov	r0, r4
   1e6ec:	bne	1e6c0 <__printf_chk@plt+0x19f20>
   1e6f0:	ldr	r3, [pc, #28]	; 1e714 <__printf_chk@plt+0x19f74>
   1e6f4:	add	r3, pc, r3
   1e6f8:	add	r4, r3, r4, lsl #3
   1e6fc:	ldr	r0, [r4, #108]	; 0x6c
   1e700:	pop	{r4, r5, r6, pc}
   1e704:	mvn	r0, #0
   1e708:	pop	{r4, r5, r6, pc}
   1e70c:	andeq	r8, r2, r8, lsr #4
   1e710:	andeq	r7, r5, r4, ror ip
   1e714:	andeq	r7, r5, r8, lsr ip
   1e718:	subs	r1, r0, #0
   1e71c:	beq	1e750 <__printf_chk@plt+0x19fb0>
   1e720:	ldr	r3, [pc, #52]	; 1e75c <__printf_chk@plt+0x19fbc>
   1e724:	add	r3, pc, r3
   1e728:	add	r3, r3, #104	; 0x68
   1e72c:	b	1e73c <__printf_chk@plt+0x19f9c>
   1e730:	ldr	r2, [r3, #4]
   1e734:	cmp	r2, r1
   1e738:	bxeq	lr
   1e73c:	ldr	r0, [r3, #8]
   1e740:	add	r3, r3, #8
   1e744:	cmp	r0, #0
   1e748:	bne	1e730 <__printf_chk@plt+0x19f90>
   1e74c:	bx	lr
   1e750:	ldr	r0, [pc, #8]	; 1e760 <__printf_chk@plt+0x19fc0>
   1e754:	add	r0, pc, r0
   1e758:	bx	lr
   1e75c:	andeq	r7, r5, r8, lsl #24
   1e760:	andeq	r8, r2, r8, lsl #3
   1e764:	push	{r0, r1, r2, r3}
   1e768:	mov	r0, #1
   1e76c:	push	{r3, lr}
   1e770:	bl	453c <_exit@plt>
   1e774:	ldr	ip, [pc, #536]	; 1e994 <__printf_chk@plt+0x1a1f4>
   1e778:	cmp	r1, #7
   1e77c:	push	{r4, r5, r6, lr}
   1e780:	add	ip, pc, ip
   1e784:	ldr	r4, [pc, #524]	; 1e998 <__printf_chk@plt+0x1a1f8>
   1e788:	str	r0, [ip]
   1e78c:	add	r4, pc, r4
   1e790:	ldr	r5, [sp, #16]
   1e794:	bhi	1e97c <__printf_chk@plt+0x1a1dc>
   1e798:	ldr	r6, [pc, #508]	; 1e99c <__printf_chk@plt+0x1a1fc>
   1e79c:	cmp	r5, #0
   1e7a0:	add	r6, pc, r6
   1e7a4:	mov	r5, r6
   1e7a8:	str	r1, [r6]
   1e7ac:	bne	1e800 <__printf_chk@plt+0x1a060>
   1e7b0:	ldr	r1, [pc, #488]	; 1e9a0 <__printf_chk@plt+0x1a200>
   1e7b4:	cmp	r3, #0
   1e7b8:	add	r1, pc, r1
   1e7bc:	str	r3, [r1, #4]
   1e7c0:	popne	{r4, r5, r6, pc}
   1e7c4:	cmp	r2, #11
   1e7c8:	addls	pc, pc, r2, lsl #2
   1e7cc:	b	1e954 <__printf_chk@plt+0x1a1b4>
   1e7d0:	b	1e92c <__printf_chk@plt+0x1a18c>
   1e7d4:	b	1e914 <__printf_chk@plt+0x1a174>
   1e7d8:	b	1e8fc <__printf_chk@plt+0x1a15c>
   1e7dc:	b	1e8e4 <__printf_chk@plt+0x1a144>
   1e7e0:	b	1e8cc <__printf_chk@plt+0x1a12c>
   1e7e4:	b	1e8b4 <__printf_chk@plt+0x1a114>
   1e7e8:	b	1e89c <__printf_chk@plt+0x1a0fc>
   1e7ec:	b	1e884 <__printf_chk@plt+0x1a0e4>
   1e7f0:	b	1e86c <__printf_chk@plt+0x1a0cc>
   1e7f4:	b	1e854 <__printf_chk@plt+0x1a0b4>
   1e7f8:	b	1e83c <__printf_chk@plt+0x1a09c>
   1e7fc:	b	1e810 <__printf_chk@plt+0x1a070>
   1e800:	mov	r1, #0
   1e804:	str	r1, [ip, #4]
   1e808:	str	r1, [ip, #8]
   1e80c:	b	1e7b0 <__printf_chk@plt+0x1a010>
   1e810:	ldr	r1, [pc, #396]	; 1e9a4 <__printf_chk@plt+0x1a204>
   1e814:	mov	r3, #184	; 0xb8
   1e818:	mov	r2, r3
   1e81c:	add	r1, pc, r1
   1e820:	str	r3, [r1, #8]
   1e824:	cmp	r0, #0
   1e828:	beq	1e944 <__printf_chk@plt+0x1a1a4>
   1e82c:	mov	r1, #1
   1e830:	bl	46c8 <openlog@plt>
   1e834:	pop	{r4, r5, r6, lr}
   1e838:	b	3e94 <closelog@plt>
   1e83c:	ldr	r1, [pc, #356]	; 1e9a8 <__printf_chk@plt+0x1a208>
   1e840:	mov	r3, #176	; 0xb0
   1e844:	mov	r2, r3
   1e848:	add	r1, pc, r1
   1e84c:	str	r3, [r1, #8]
   1e850:	b	1e824 <__printf_chk@plt+0x1a084>
   1e854:	ldr	r1, [pc, #336]	; 1e9ac <__printf_chk@plt+0x1a20c>
   1e858:	mov	r3, #168	; 0xa8
   1e85c:	mov	r2, r3
   1e860:	add	r1, pc, r1
   1e864:	str	r3, [r1, #8]
   1e868:	b	1e824 <__printf_chk@plt+0x1a084>
   1e86c:	ldr	r1, [pc, #316]	; 1e9b0 <__printf_chk@plt+0x1a210>
   1e870:	mov	r3, #160	; 0xa0
   1e874:	mov	r2, r3
   1e878:	add	r1, pc, r1
   1e87c:	str	r3, [r1, #8]
   1e880:	b	1e824 <__printf_chk@plt+0x1a084>
   1e884:	ldr	r1, [pc, #296]	; 1e9b4 <__printf_chk@plt+0x1a214>
   1e888:	mov	r3, #152	; 0x98
   1e88c:	mov	r2, r3
   1e890:	add	r1, pc, r1
   1e894:	str	r3, [r1, #8]
   1e898:	b	1e824 <__printf_chk@plt+0x1a084>
   1e89c:	ldr	r1, [pc, #276]	; 1e9b8 <__printf_chk@plt+0x1a218>
   1e8a0:	mov	r3, #144	; 0x90
   1e8a4:	mov	r2, r3
   1e8a8:	add	r1, pc, r1
   1e8ac:	str	r3, [r1, #8]
   1e8b0:	b	1e824 <__printf_chk@plt+0x1a084>
   1e8b4:	ldr	r1, [pc, #256]	; 1e9bc <__printf_chk@plt+0x1a21c>
   1e8b8:	mov	r3, #136	; 0x88
   1e8bc:	mov	r2, r3
   1e8c0:	add	r1, pc, r1
   1e8c4:	str	r3, [r1, #8]
   1e8c8:	b	1e824 <__printf_chk@plt+0x1a084>
   1e8cc:	ldr	r1, [pc, #236]	; 1e9c0 <__printf_chk@plt+0x1a220>
   1e8d0:	mov	r3, #128	; 0x80
   1e8d4:	mov	r2, r3
   1e8d8:	add	r1, pc, r1
   1e8dc:	str	r3, [r1, #8]
   1e8e0:	b	1e824 <__printf_chk@plt+0x1a084>
   1e8e4:	ldr	r1, [pc, #216]	; 1e9c4 <__printf_chk@plt+0x1a224>
   1e8e8:	mov	r3, #80	; 0x50
   1e8ec:	mov	r2, r3
   1e8f0:	add	r1, pc, r1
   1e8f4:	str	r3, [r1, #8]
   1e8f8:	b	1e824 <__printf_chk@plt+0x1a084>
   1e8fc:	ldr	r1, [pc, #196]	; 1e9c8 <__printf_chk@plt+0x1a228>
   1e900:	mov	r3, #32
   1e904:	mov	r2, r3
   1e908:	add	r1, pc, r1
   1e90c:	str	r3, [r1, #8]
   1e910:	b	1e824 <__printf_chk@plt+0x1a084>
   1e914:	ldr	r1, [pc, #176]	; 1e9cc <__printf_chk@plt+0x1a22c>
   1e918:	mov	r3, #8
   1e91c:	mov	r2, r3
   1e920:	add	r1, pc, r1
   1e924:	str	r3, [r1, #8]
   1e928:	b	1e824 <__printf_chk@plt+0x1a084>
   1e92c:	ldr	r1, [pc, #156]	; 1e9d0 <__printf_chk@plt+0x1a230>
   1e930:	mov	r3, #24
   1e934:	mov	r2, r3
   1e938:	add	r1, pc, r1
   1e93c:	str	r3, [r1, #8]
   1e940:	b	1e824 <__printf_chk@plt+0x1a084>
   1e944:	ldr	r3, [pc, #136]	; 1e9d4 <__printf_chk@plt+0x1a234>
   1e948:	ldr	r3, [r4, r3]
   1e94c:	ldr	r0, [r3]
   1e950:	b	1e82c <__printf_chk@plt+0x1a08c>
   1e954:	mov	r3, r2
   1e958:	ldr	r2, [pc, #120]	; 1e9d8 <__printf_chk@plt+0x1a238>
   1e95c:	ldr	r0, [pc, #120]	; 1e9dc <__printf_chk@plt+0x1a23c>
   1e960:	mov	r1, #1
   1e964:	add	r2, pc, r2
   1e968:	ldr	r0, [r4, r0]
   1e96c:	ldr	r0, [r0]
   1e970:	bl	3df8 <__fprintf_chk@plt>
   1e974:	mov	r0, #1
   1e978:	bl	3d20 <exit@plt>
   1e97c:	ldr	r2, [pc, #92]	; 1e9e0 <__printf_chk@plt+0x1a240>
   1e980:	mov	r3, r1
   1e984:	ldr	r0, [pc, #80]	; 1e9dc <__printf_chk@plt+0x1a23c>
   1e988:	mov	r1, #1
   1e98c:	add	r2, pc, r2
   1e990:	b	1e968 <__printf_chk@plt+0x1a1c8>
   1e994:	andeq	r8, r5, r4, lsr lr
   1e998:	andeq	r8, r5, r8, lsl #7
   1e99c:	andeq	r8, r5, r0, asr #17
   1e9a0:	andeq	r8, r5, r8, lsr #17
   1e9a4:	andeq	r8, r5, r4, asr #16
   1e9a8:	andeq	r8, r5, r8, lsl r8
   1e9ac:	andeq	r8, r5, r0, lsl #16
   1e9b0:	andeq	r8, r5, r8, ror #15
   1e9b4:	ldrdeq	r8, [r5], -r0
   1e9b8:			; <UNDEFINED> instruction: 0x000587b8
   1e9bc:	andeq	r8, r5, r0, lsr #15
   1e9c0:	andeq	r8, r5, r8, lsl #15
   1e9c4:	andeq	r8, r5, r0, ror r7
   1e9c8:	andeq	r8, r5, r8, asr r7
   1e9cc:	andeq	r8, r5, r0, asr #14
   1e9d0:	andeq	r8, r5, r8, lsr #14
   1e9d4:	muleq	r0, r0, r4
   1e9d8:	andeq	r7, r2, ip, lsr #31
   1e9dc:			; <UNDEFINED> instruction: 0x000004b0
   1e9e0:	andeq	r7, r2, r8, asr pc
   1e9e4:	push	{lr}		; (str lr, [sp, #-4]!)
   1e9e8:	sub	sp, sp, #12
   1e9ec:	mov	ip, #1
   1e9f0:	str	ip, [sp]
   1e9f4:	bl	1e774 <__printf_chk@plt+0x19fd4>
   1e9f8:	add	sp, sp, #12
   1e9fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea00:	ldr	r3, [pc, #64]	; 1ea48 <__printf_chk@plt+0x1a2a8>
   1ea04:	mov	r1, r0
   1ea08:	push	{lr}		; (str lr, [sp, #-4]!)
   1ea0c:	add	r3, pc, r3
   1ea10:	sub	sp, sp, #12
   1ea14:	ldr	r0, [r3]
   1ea18:	cmp	r0, #0
   1ea1c:	beq	1ea40 <__printf_chk@plt+0x1a2a0>
   1ea20:	ldr	r2, [pc, #36]	; 1ea4c <__printf_chk@plt+0x1a2ac>
   1ea24:	mov	r3, #1
   1ea28:	str	r3, [sp]
   1ea2c:	add	r2, pc, r2
   1ea30:	mov	r3, r2
   1ea34:	ldr	r2, [r2, #8]
   1ea38:	ldr	r3, [r3, #4]
   1ea3c:	bl	1e774 <__printf_chk@plt+0x19fd4>
   1ea40:	add	sp, sp, #12
   1ea44:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea48:	andeq	r8, r5, r8, lsr #23
   1ea4c:	andeq	r8, r5, r4, lsr r6
   1ea50:	ldr	r3, [pc, #32]	; 1ea78 <__printf_chk@plt+0x1a2d8>
   1ea54:	add	r3, pc, r3
   1ea58:	ldr	r0, [r3, #4]
   1ea5c:	cmp	r0, #0
   1ea60:	bxeq	lr
   1ea64:	ldr	r0, [r3, #12]
   1ea68:	subs	r3, r0, #2
   1ea6c:	rsbs	r0, r3, #0
   1ea70:	adcs	r0, r0, r3
   1ea74:	bx	lr
   1ea78:	andeq	r8, r5, ip, lsl #12
   1ea7c:	push	{r4, r5, lr}
   1ea80:	mov	r2, #384	; 0x180
   1ea84:	sub	sp, sp, #12
   1ea88:	movw	r1, #1089	; 0x441
   1ea8c:	mov	r4, r0
   1ea90:	bl	40c8 <open64@plt>
   1ea94:	ldr	r2, [pc, #88]	; 1eaf4 <__printf_chk@plt+0x1a354>
   1ea98:	add	r2, pc, r2
   1ea9c:	cmn	r0, #1
   1eaa0:	beq	1eab8 <__printf_chk@plt+0x1a318>
   1eaa4:	ldr	r3, [pc, #76]	; 1eaf8 <__printf_chk@plt+0x1a358>
   1eaa8:	add	r3, pc, r3
   1eaac:	str	r0, [r3, #12]
   1eab0:	add	sp, sp, #12
   1eab4:	pop	{r4, r5, pc}
   1eab8:	ldr	r3, [pc, #60]	; 1eafc <__printf_chk@plt+0x1a35c>
   1eabc:	ldr	r3, [r2, r3]
   1eac0:	ldr	r5, [r3]
   1eac4:	bl	45cc <__errno_location@plt>
   1eac8:	ldr	r0, [r0]
   1eacc:	bl	3d38 <strerror@plt>
   1ead0:	ldr	r2, [pc, #40]	; 1eb00 <__printf_chk@plt+0x1a360>
   1ead4:	mov	r3, r4
   1ead8:	mov	r1, #1
   1eadc:	add	r2, pc, r2
   1eae0:	str	r0, [sp]
   1eae4:	mov	r0, r5
   1eae8:	bl	3df8 <__fprintf_chk@plt>
   1eaec:	mov	r0, #1
   1eaf0:	bl	3d20 <exit@plt>
   1eaf4:	andeq	r8, r5, ip, ror r0
   1eaf8:			; <UNDEFINED> instruction: 0x000585b8
   1eafc:			; <UNDEFINED> instruction: 0x000004b0
   1eb00:	andeq	r7, r2, r4, ror #28
   1eb04:	ldr	r3, [pc, #8]	; 1eb14 <__printf_chk@plt+0x1a374>
   1eb08:	add	r3, pc, r3
   1eb0c:	stmib	r3, {r0, r1}
   1eb10:	bx	lr
   1eb14:	andeq	r8, r5, ip, lsr #21
   1eb18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eb1c:	sub	sp, sp, #2080	; 0x820
   1eb20:	ldr	r4, [pc, #724]	; 1edfc <__printf_chk@plt+0x1a65c>
   1eb24:	sub	sp, sp, #12
   1eb28:	ldr	r3, [pc, #720]	; 1ee00 <__printf_chk@plt+0x1a660>
   1eb2c:	mov	r6, r0
   1eb30:	add	r4, pc, r4
   1eb34:	mov	sl, r1
   1eb38:	mov	fp, r2
   1eb3c:	ldr	r3, [r4, r3]
   1eb40:	str	r3, [sp, #24]
   1eb44:	ldr	r3, [r3]
   1eb48:	str	r3, [sp, #2084]	; 0x824
   1eb4c:	bl	45cc <__errno_location@plt>
   1eb50:	ldr	r3, [pc, #684]	; 1ee04 <__printf_chk@plt+0x1a664>
   1eb54:	add	r3, pc, r3
   1eb58:	ldr	r3, [r3]
   1eb5c:	cmp	r3, r6
   1eb60:	mov	r7, r0
   1eb64:	ldr	r9, [r0]
   1eb68:	blt	1ec44 <__printf_chk@plt+0x1a4a4>
   1eb6c:	sub	r3, r6, #1
   1eb70:	cmp	r3, #6
   1eb74:	addls	pc, pc, r3, lsl #2
   1eb78:	b	1ed3c <__printf_chk@plt+0x1a59c>
   1eb7c:	b	1ec98 <__printf_chk@plt+0x1a4f8>
   1eb80:	b	1ecc0 <__printf_chk@plt+0x1a520>
   1eb84:	b	1ec64 <__printf_chk@plt+0x1a4c4>
   1eb88:	b	1ec64 <__printf_chk@plt+0x1a4c4>
   1eb8c:	b	1ec70 <__printf_chk@plt+0x1a4d0>
   1eb90:	b	1ec84 <__printf_chk@plt+0x1a4e4>
   1eb94:	b	1eb98 <__printf_chk@plt+0x1a3f8>
   1eb98:	ldr	r2, [pc, #616]	; 1ee08 <__printf_chk@plt+0x1a668>
   1eb9c:	mov	r1, #7
   1eba0:	str	r1, [sp, #28]
   1eba4:	add	r2, pc, r2
   1eba8:	ldr	r3, [pc, #604]	; 1ee0c <__printf_chk@plt+0x1a66c>
   1ebac:	add	r3, pc, r3
   1ebb0:	ldr	r3, [r3, #4]
   1ebb4:	cmp	r3, #0
   1ebb8:	beq	1ed90 <__printf_chk@plt+0x1a5f0>
   1ebbc:	add	r8, sp, #36	; 0x24
   1ebc0:	mov	r1, #1024	; 0x400
   1ebc4:	stm	sp, {sl, fp}
   1ebc8:	mov	r3, r1
   1ebcc:	mov	r0, r8
   1ebd0:	mov	r2, #1
   1ebd4:	bl	3d5c <__vsnprintf_chk@plt>
   1ebd8:	add	r5, sp, #1056	; 0x420
   1ebdc:	add	r5, r5, #4
   1ebe0:	ldr	fp, [pc, #552]	; 1ee10 <__printf_chk@plt+0x1a670>
   1ebe4:	mov	r0, r5
   1ebe8:	ldr	sl, [pc, #548]	; 1ee14 <__printf_chk@plt+0x1a674>
   1ebec:	mov	r1, r8
   1ebf0:	add	fp, pc, fp
   1ebf4:	mov	r2, #1024	; 0x400
   1ebf8:	add	sl, pc, sl
   1ebfc:	ldr	r3, [fp, #4]
   1ec00:	cmp	r3, #0
   1ec04:	moveq	r3, #27
   1ec08:	movne	r3, #33	; 0x21
   1ec0c:	bl	41270 <__printf_chk@plt+0x3cad0>
   1ec10:	ldr	r3, [sl, #4]
   1ec14:	cmp	r3, #0
   1ec18:	beq	1ecf0 <__printf_chk@plt+0x1a550>
   1ec1c:	ldr	r2, [sl, #8]
   1ec20:	mov	ip, #0
   1ec24:	mov	r0, r6
   1ec28:	str	ip, [sl, #4]
   1ec2c:	mov	r1, r5
   1ec30:	str	r3, [sp, #20]
   1ec34:	blx	r3
   1ec38:	ldr	r3, [sp, #20]
   1ec3c:	str	r3, [sl, #4]
   1ec40:	str	r9, [r7]
   1ec44:	ldr	r1, [sp, #24]
   1ec48:	ldr	r2, [sp, #2084]	; 0x824
   1ec4c:	ldr	r3, [r1]
   1ec50:	cmp	r2, r3
   1ec54:	bne	1edf8 <__printf_chk@plt+0x1a658>
   1ec58:	add	sp, sp, #2080	; 0x820
   1ec5c:	add	sp, sp, #12
   1ec60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ec64:	mov	r2, #6
   1ec68:	str	r2, [sp, #28]
   1ec6c:	b	1ebbc <__printf_chk@plt+0x1a41c>
   1ec70:	ldr	r2, [pc, #416]	; 1ee18 <__printf_chk@plt+0x1a678>
   1ec74:	mov	r3, #7
   1ec78:	str	r3, [sp, #28]
   1ec7c:	add	r2, pc, r2
   1ec80:	b	1eba8 <__printf_chk@plt+0x1a408>
   1ec84:	ldr	r2, [pc, #400]	; 1ee1c <__printf_chk@plt+0x1a67c>
   1ec88:	mov	r1, #7
   1ec8c:	str	r1, [sp, #28]
   1ec90:	add	r2, pc, r2
   1ec94:	b	1eba8 <__printf_chk@plt+0x1a408>
   1ec98:	ldr	r3, [pc, #384]	; 1ee20 <__printf_chk@plt+0x1a680>
   1ec9c:	mov	r2, #2
   1eca0:	str	r2, [sp, #28]
   1eca4:	add	r3, pc, r3
   1eca8:	ldr	r3, [r3, #4]
   1ecac:	cmp	r3, #0
   1ecb0:	bne	1ebbc <__printf_chk@plt+0x1a41c>
   1ecb4:	ldr	r2, [pc, #360]	; 1ee24 <__printf_chk@plt+0x1a684>
   1ecb8:	add	r2, pc, r2
   1ecbc:	b	1eba8 <__printf_chk@plt+0x1a408>
   1ecc0:	ldr	r3, [pc, #352]	; 1ee28 <__printf_chk@plt+0x1a688>
   1ecc4:	add	r3, pc, r3
   1ecc8:	ldr	r3, [r3, #4]
   1eccc:	cmp	r3, #0
   1ecd0:	movne	r3, #3
   1ecd4:	strne	r3, [sp, #28]
   1ecd8:	bne	1ebbc <__printf_chk@plt+0x1a41c>
   1ecdc:	ldr	r2, [pc, #328]	; 1ee2c <__printf_chk@plt+0x1a68c>
   1ece0:	mov	r3, #3
   1ece4:	str	r3, [sp, #28]
   1ece8:	add	r2, pc, r2
   1ecec:	b	1eba8 <__printf_chk@plt+0x1a408>
   1ecf0:	ldr	r3, [fp, #4]
   1ecf4:	cmp	r3, #0
   1ecf8:	bne	1ed50 <__printf_chk@plt+0x1a5b0>
   1ecfc:	ldr	r0, [sl]
   1ed00:	cmp	r0, #0
   1ed04:	beq	1ede8 <__printf_chk@plt+0x1a648>
   1ed08:	ldr	r3, [pc, #288]	; 1ee30 <__printf_chk@plt+0x1a690>
   1ed0c:	mov	r1, #1
   1ed10:	add	r3, pc, r3
   1ed14:	ldr	r2, [r3, #8]
   1ed18:	bl	46c8 <openlog@plt>
   1ed1c:	ldr	r2, [pc, #272]	; 1ee34 <__printf_chk@plt+0x1a694>
   1ed20:	ldr	r0, [sp, #28]
   1ed24:	mov	r3, r5
   1ed28:	mov	r1, #1
   1ed2c:	add	r2, pc, r2
   1ed30:	bl	41ac <__syslog_chk@plt>
   1ed34:	bl	3e94 <closelog@plt>
   1ed38:	b	1ec40 <__printf_chk@plt+0x1a4a0>
   1ed3c:	ldr	r2, [pc, #244]	; 1ee38 <__printf_chk@plt+0x1a698>
   1ed40:	mov	r1, #3
   1ed44:	str	r1, [sp, #28]
   1ed48:	add	r2, pc, r2
   1ed4c:	b	1eba8 <__printf_chk@plt+0x1a408>
   1ed50:	ldr	lr, [pc, #228]	; 1ee3c <__printf_chk@plt+0x1a69c>
   1ed54:	mov	r1, #1024	; 0x400
   1ed58:	mov	r3, r1
   1ed5c:	mov	r2, #1
   1ed60:	add	lr, pc, lr
   1ed64:	str	r5, [sp, #4]
   1ed68:	str	lr, [sp]
   1ed6c:	mov	r0, r8
   1ed70:	bl	4470 <__snprintf_chk@plt>
   1ed74:	mov	r0, r8
   1ed78:	bl	4458 <strlen@plt>
   1ed7c:	mov	r1, r8
   1ed80:	mov	r2, r0
   1ed84:	ldr	r0, [fp, #12]
   1ed88:	bl	44ac <write@plt>
   1ed8c:	b	1ec40 <__printf_chk@plt+0x1a4a0>
   1ed90:	add	ip, sp, #1056	; 0x420
   1ed94:	ldr	lr, [pc, #164]	; 1ee40 <__printf_chk@plt+0x1a6a0>
   1ed98:	add	ip, ip, #8
   1ed9c:	mov	r1, #1024	; 0x400
   1eda0:	sub	r5, ip, #4
   1eda4:	add	lr, pc, lr
   1eda8:	str	r2, [sp, #4]
   1edac:	mov	r3, r1
   1edb0:	str	sl, [sp, #8]
   1edb4:	mov	r0, r5
   1edb8:	str	lr, [sp]
   1edbc:	mov	r2, #1
   1edc0:	add	r8, sp, #36	; 0x24
   1edc4:	bl	4470 <__snprintf_chk@plt>
   1edc8:	mov	r1, #1024	; 0x400
   1edcc:	str	r5, [sp]
   1edd0:	mov	r3, r1
   1edd4:	str	fp, [sp, #4]
   1edd8:	mov	r0, r8
   1eddc:	mov	r2, #1
   1ede0:	bl	3d5c <__vsnprintf_chk@plt>
   1ede4:	b	1ebe0 <__printf_chk@plt+0x1a440>
   1ede8:	ldr	r3, [pc, #84]	; 1ee44 <__printf_chk@plt+0x1a6a4>
   1edec:	ldr	r3, [r4, r3]
   1edf0:	ldr	r0, [r3]
   1edf4:	b	1ed08 <__printf_chk@plt+0x1a568>
   1edf8:	bl	41b8 <__stack_chk_fail@plt>
   1edfc:	andeq	r7, r5, r4, ror #31
   1ee00:	andeq	r0, r0, r8, lsl #9
   1ee04:	andeq	r8, r5, ip, lsl #10
   1ee08:			; <UNDEFINED> instruction: 0x00027dbc
   1ee0c:	andeq	r8, r5, r8, lsl #20
   1ee10:	andeq	r8, r5, r0, ror r4
   1ee14:			; <UNDEFINED> instruction: 0x000589bc
   1ee18:	strdeq	r7, [r2], -r4
   1ee1c:	ldrdeq	r7, [r2], -r8
   1ee20:			; <UNDEFINED> instruction: 0x000583bc
   1ee24:	ldrdeq	r7, [r2], -r0
   1ee28:	muleq	r5, ip, r3
   1ee2c:	andeq	r6, r2, ip, lsr #11
   1ee30:	andeq	r8, r5, r0, asr r3
   1ee34:	andeq	r7, r2, ip, ror #24
   1ee38:	andeq	r7, r2, r0, lsr ip
   1ee3c:	andeq	r7, r2, r0, lsr ip
   1ee40:	andeq	r4, r2, r4, asr lr
   1ee44:	muleq	r0, r0, r4
   1ee48:	ldr	ip, [pc, #88]	; 1eea8 <__printf_chk@plt+0x1a708>
   1ee4c:	push	{r0, r1, r2, r3}
   1ee50:	add	ip, pc, ip
   1ee54:	push	{r4, lr}
   1ee58:	sub	sp, sp, #8
   1ee5c:	ldr	lr, [pc, #72]	; 1eeac <__printf_chk@plt+0x1a70c>
   1ee60:	add	r3, sp, #20
   1ee64:	mov	r0, #2
   1ee68:	ldr	r1, [sp, #16]
   1ee6c:	mov	r2, r3
   1ee70:	ldr	r4, [ip, lr]
   1ee74:	str	r3, [sp]
   1ee78:	ldr	r3, [r4]
   1ee7c:	str	r3, [sp, #4]
   1ee80:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1ee84:	ldr	r2, [sp, #4]
   1ee88:	ldr	r3, [r4]
   1ee8c:	cmp	r2, r3
   1ee90:	bne	1eea4 <__printf_chk@plt+0x1a704>
   1ee94:	add	sp, sp, #8
   1ee98:	pop	{r4, lr}
   1ee9c:	add	sp, sp, #16
   1eea0:	bx	lr
   1eea4:	bl	41b8 <__stack_chk_fail@plt>
   1eea8:	andeq	r7, r5, r4, asr #25
   1eeac:	andeq	r0, r0, r8, lsl #9
   1eeb0:	ldr	ip, [pc, #60]	; 1eef4 <__printf_chk@plt+0x1a754>
   1eeb4:	push	{r0, r1, r2, r3}
   1eeb8:	add	ip, pc, ip
   1eebc:	push	{lr}		; (str lr, [sp, #-4]!)
   1eec0:	sub	sp, sp, #12
   1eec4:	ldr	lr, [pc, #44]	; 1eef8 <__printf_chk@plt+0x1a758>
   1eec8:	add	r3, sp, #20
   1eecc:	mov	r0, #3
   1eed0:	ldr	r1, [sp, #16]
   1eed4:	mov	r2, r3
   1eed8:	ldr	ip, [ip, lr]
   1eedc:	str	r3, [sp]
   1eee0:	ldr	r3, [ip]
   1eee4:	str	r3, [sp, #4]
   1eee8:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1eeec:	mov	r0, #255	; 0xff
   1eef0:	bl	38470 <__printf_chk@plt+0x33cd0>
   1eef4:	andeq	r7, r5, ip, asr ip
   1eef8:	andeq	r0, r0, r8, lsl #9
   1eefc:	ldr	ip, [pc, #88]	; 1ef5c <__printf_chk@plt+0x1a7bc>
   1ef00:	push	{r0, r1, r2, r3}
   1ef04:	add	ip, pc, ip
   1ef08:	push	{r4, lr}
   1ef0c:	sub	sp, sp, #8
   1ef10:	ldr	lr, [pc, #72]	; 1ef60 <__printf_chk@plt+0x1a7c0>
   1ef14:	add	r3, sp, #20
   1ef18:	mov	r0, #3
   1ef1c:	ldr	r1, [sp, #16]
   1ef20:	mov	r2, r3
   1ef24:	ldr	r4, [ip, lr]
   1ef28:	str	r3, [sp]
   1ef2c:	ldr	r3, [r4]
   1ef30:	str	r3, [sp, #4]
   1ef34:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1ef38:	ldr	r2, [sp, #4]
   1ef3c:	ldr	r3, [r4]
   1ef40:	cmp	r2, r3
   1ef44:	bne	1ef58 <__printf_chk@plt+0x1a7b8>
   1ef48:	add	sp, sp, #8
   1ef4c:	pop	{r4, lr}
   1ef50:	add	sp, sp, #16
   1ef54:	bx	lr
   1ef58:	bl	41b8 <__stack_chk_fail@plt>
   1ef5c:	andeq	r7, r5, r0, lsl ip
   1ef60:	andeq	r0, r0, r8, lsl #9
   1ef64:	ldr	ip, [pc, #88]	; 1efc4 <__printf_chk@plt+0x1a824>
   1ef68:	push	{r0, r1, r2, r3}
   1ef6c:	add	ip, pc, ip
   1ef70:	push	{r4, lr}
   1ef74:	sub	sp, sp, #8
   1ef78:	ldr	lr, [pc, #72]	; 1efc8 <__printf_chk@plt+0x1a828>
   1ef7c:	add	r3, sp, #20
   1ef80:	mov	r0, #4
   1ef84:	ldr	r1, [sp, #16]
   1ef88:	mov	r2, r3
   1ef8c:	ldr	r4, [ip, lr]
   1ef90:	str	r3, [sp]
   1ef94:	ldr	r3, [r4]
   1ef98:	str	r3, [sp, #4]
   1ef9c:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1efa0:	ldr	r2, [sp, #4]
   1efa4:	ldr	r3, [r4]
   1efa8:	cmp	r2, r3
   1efac:	bne	1efc0 <__printf_chk@plt+0x1a820>
   1efb0:	add	sp, sp, #8
   1efb4:	pop	{r4, lr}
   1efb8:	add	sp, sp, #16
   1efbc:	bx	lr
   1efc0:	bl	41b8 <__stack_chk_fail@plt>
   1efc4:	andeq	r7, r5, r8, lsr #23
   1efc8:	andeq	r0, r0, r8, lsl #9
   1efcc:	ldr	ip, [pc, #88]	; 1f02c <__printf_chk@plt+0x1a88c>
   1efd0:	push	{r0, r1, r2, r3}
   1efd4:	add	ip, pc, ip
   1efd8:	push	{r4, lr}
   1efdc:	sub	sp, sp, #8
   1efe0:	ldr	lr, [pc, #72]	; 1f030 <__printf_chk@plt+0x1a890>
   1efe4:	add	r3, sp, #20
   1efe8:	mov	r0, #5
   1efec:	ldr	r1, [sp, #16]
   1eff0:	mov	r2, r3
   1eff4:	ldr	r4, [ip, lr]
   1eff8:	str	r3, [sp]
   1effc:	ldr	r3, [r4]
   1f000:	str	r3, [sp, #4]
   1f004:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1f008:	ldr	r2, [sp, #4]
   1f00c:	ldr	r3, [r4]
   1f010:	cmp	r2, r3
   1f014:	bne	1f028 <__printf_chk@plt+0x1a888>
   1f018:	add	sp, sp, #8
   1f01c:	pop	{r4, lr}
   1f020:	add	sp, sp, #16
   1f024:	bx	lr
   1f028:	bl	41b8 <__stack_chk_fail@plt>
   1f02c:	andeq	r7, r5, r0, asr #22
   1f030:	andeq	r0, r0, r8, lsl #9
   1f034:	ldr	ip, [pc, #88]	; 1f094 <__printf_chk@plt+0x1a8f4>
   1f038:	push	{r0, r1, r2, r3}
   1f03c:	add	ip, pc, ip
   1f040:	push	{r4, lr}
   1f044:	sub	sp, sp, #8
   1f048:	ldr	lr, [pc, #72]	; 1f098 <__printf_chk@plt+0x1a8f8>
   1f04c:	add	r3, sp, #20
   1f050:	mov	r0, #6
   1f054:	ldr	r1, [sp, #16]
   1f058:	mov	r2, r3
   1f05c:	ldr	r4, [ip, lr]
   1f060:	str	r3, [sp]
   1f064:	ldr	r3, [r4]
   1f068:	str	r3, [sp, #4]
   1f06c:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1f070:	ldr	r2, [sp, #4]
   1f074:	ldr	r3, [r4]
   1f078:	cmp	r2, r3
   1f07c:	bne	1f090 <__printf_chk@plt+0x1a8f0>
   1f080:	add	sp, sp, #8
   1f084:	pop	{r4, lr}
   1f088:	add	sp, sp, #16
   1f08c:	bx	lr
   1f090:	bl	41b8 <__stack_chk_fail@plt>
   1f094:	ldrdeq	r7, [r5], -r8
   1f098:	andeq	r0, r0, r8, lsl #9
   1f09c:	ldr	ip, [pc, #88]	; 1f0fc <__printf_chk@plt+0x1a95c>
   1f0a0:	push	{r0, r1, r2, r3}
   1f0a4:	add	ip, pc, ip
   1f0a8:	push	{r4, lr}
   1f0ac:	sub	sp, sp, #8
   1f0b0:	ldr	lr, [pc, #72]	; 1f100 <__printf_chk@plt+0x1a960>
   1f0b4:	add	r3, sp, #20
   1f0b8:	mov	r0, #7
   1f0bc:	ldr	r1, [sp, #16]
   1f0c0:	mov	r2, r3
   1f0c4:	ldr	r4, [ip, lr]
   1f0c8:	str	r3, [sp]
   1f0cc:	ldr	r3, [r4]
   1f0d0:	str	r3, [sp, #4]
   1f0d4:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1f0d8:	ldr	r2, [sp, #4]
   1f0dc:	ldr	r3, [r4]
   1f0e0:	cmp	r2, r3
   1f0e4:	bne	1f0f8 <__printf_chk@plt+0x1a958>
   1f0e8:	add	sp, sp, #8
   1f0ec:	pop	{r4, lr}
   1f0f0:	add	sp, sp, #16
   1f0f4:	bx	lr
   1f0f8:	bl	41b8 <__stack_chk_fail@plt>
   1f0fc:	andeq	r7, r5, r0, ror sl
   1f100:	andeq	r0, r0, r8, lsl #9
   1f104:	ldr	ip, [pc, #84]	; 1f160 <__printf_chk@plt+0x1a9c0>
   1f108:	push	{r1, r2, r3}
   1f10c:	add	ip, pc, ip
   1f110:	push	{r4, lr}
   1f114:	sub	sp, sp, #12
   1f118:	ldr	lr, [pc, #68]	; 1f164 <__printf_chk@plt+0x1a9c4>
   1f11c:	add	r3, sp, #24
   1f120:	ldr	r1, [sp, #20]
   1f124:	mov	r2, r3
   1f128:	ldr	r4, [ip, lr]
   1f12c:	str	r3, [sp]
   1f130:	ldr	r3, [r4]
   1f134:	str	r3, [sp, #4]
   1f138:	bl	1eb18 <__printf_chk@plt+0x1a378>
   1f13c:	ldr	r2, [sp, #4]
   1f140:	ldr	r3, [r4]
   1f144:	cmp	r2, r3
   1f148:	bne	1f15c <__printf_chk@plt+0x1a9bc>
   1f14c:	add	sp, sp, #12
   1f150:	pop	{r4, lr}
   1f154:	add	sp, sp, #12
   1f158:	bx	lr
   1f15c:	bl	41b8 <__stack_chk_fail@plt>
   1f160:	andeq	r7, r5, r8, lsl #20
   1f164:	andeq	r0, r0, r8, lsl #9
   1f168:	push	{r3, r4, r5, r6, r7, lr}
   1f16c:	ldrb	r3, [r1]
   1f170:	cmp	r3, #0
   1f174:	beq	1f1d0 <__printf_chk@plt+0x1aa30>
   1f178:	cmp	r3, #42	; 0x2a
   1f17c:	beq	1f1e8 <__printf_chk@plt+0x1aa48>
   1f180:	ldrb	r4, [r0]
   1f184:	cmp	r4, #0
   1f188:	beq	1f1e0 <__printf_chk@plt+0x1aa40>
   1f18c:	add	ip, r0, #1
   1f190:	add	r2, r1, #1
   1f194:	b	1f1ac <__printf_chk@plt+0x1aa0c>
   1f198:	cmp	r3, #42	; 0x2a
   1f19c:	beq	1f1e8 <__printf_chk@plt+0x1aa48>
   1f1a0:	ldrb	r4, [ip], #1
   1f1a4:	cmp	r4, #0
   1f1a8:	beq	1f1e0 <__printf_chk@plt+0x1aa40>
   1f1ac:	cmp	r3, #63	; 0x3f
   1f1b0:	mov	r1, r2
   1f1b4:	mov	r0, ip
   1f1b8:	beq	1f1c4 <__printf_chk@plt+0x1aa24>
   1f1bc:	cmp	r3, r4
   1f1c0:	bne	1f248 <__printf_chk@plt+0x1aaa8>
   1f1c4:	ldrb	r3, [r2], #1
   1f1c8:	cmp	r3, #0
   1f1cc:	bne	1f198 <__printf_chk@plt+0x1a9f8>
   1f1d0:	ldrb	r0, [r0]
   1f1d4:	rsbs	r0, r0, #1
   1f1d8:	movcc	r0, #0
   1f1dc:	pop	{r3, r4, r5, r6, r7, pc}
   1f1e0:	mov	r0, r4
   1f1e4:	pop	{r3, r4, r5, r6, r7, pc}
   1f1e8:	ldrb	r6, [r1, #1]
   1f1ec:	cmp	r6, #0
   1f1f0:	beq	1f240 <__printf_chk@plt+0x1aaa0>
   1f1f4:	cmp	r6, #42	; 0x2a
   1f1f8:	cmpne	r6, #63	; 0x3f
   1f1fc:	bne	1f250 <__printf_chk@plt+0x1aab0>
   1f200:	ldrb	r3, [r0]
   1f204:	cmp	r3, #0
   1f208:	addne	r4, r1, #1
   1f20c:	movne	r5, r0
   1f210:	bne	1f224 <__printf_chk@plt+0x1aa84>
   1f214:	b	1f298 <__printf_chk@plt+0x1aaf8>
   1f218:	ldrb	r3, [r3, #1]
   1f21c:	cmp	r3, #0
   1f220:	beq	1f294 <__printf_chk@plt+0x1aaf4>
   1f224:	mov	r0, r5
   1f228:	mov	r1, r4
   1f22c:	bl	1f168 <__printf_chk@plt+0x1a9c8>
   1f230:	mov	r3, r5
   1f234:	add	r5, r5, #1
   1f238:	cmp	r0, #0
   1f23c:	beq	1f218 <__printf_chk@plt+0x1aa78>
   1f240:	mov	r0, #1
   1f244:	pop	{r3, r4, r5, r6, r7, pc}
   1f248:	mov	r0, #0
   1f24c:	pop	{r3, r4, r5, r6, r7, pc}
   1f250:	ldrb	r4, [r0]
   1f254:	cmp	r4, #0
   1f258:	beq	1f1e0 <__printf_chk@plt+0x1aa40>
   1f25c:	add	r5, r0, #1
   1f260:	add	r7, r1, #2
   1f264:	b	1f274 <__printf_chk@plt+0x1aad4>
   1f268:	ldrb	r4, [r5], #1
   1f26c:	cmp	r4, #0
   1f270:	beq	1f1e0 <__printf_chk@plt+0x1aa40>
   1f274:	cmp	r6, r4
   1f278:	bne	1f268 <__printf_chk@plt+0x1aac8>
   1f27c:	mov	r0, r5
   1f280:	mov	r1, r7
   1f284:	bl	1f168 <__printf_chk@plt+0x1a9c8>
   1f288:	cmp	r0, #0
   1f28c:	beq	1f268 <__printf_chk@plt+0x1aac8>
   1f290:	b	1f240 <__printf_chk@plt+0x1aaa0>
   1f294:	pop	{r3, r4, r5, r6, r7, pc}
   1f298:	mov	r0, r3
   1f29c:	pop	{r3, r4, r5, r6, r7, pc}
   1f2a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f2a4:	sub	sp, sp, #1056	; 0x420
   1f2a8:	sub	sp, sp, #4
   1f2ac:	ldr	r3, [pc, #416]	; 1f454 <__printf_chk@plt+0x1acb4>
   1f2b0:	mov	r8, r2
   1f2b4:	str	r1, [sp, #4]
   1f2b8:	add	r3, pc, r3
   1f2bc:	ldr	r1, [pc, #404]	; 1f458 <__printf_chk@plt+0x1acb8>
   1f2c0:	str	r0, [sp, #12]
   1f2c4:	ldr	r0, [sp, #4]
   1f2c8:	ldr	r1, [r3, r1]
   1f2cc:	ldr	r3, [r1]
   1f2d0:	str	r1, [sp, #16]
   1f2d4:	str	r3, [sp, #1052]	; 0x41c
   1f2d8:	bl	4458 <strlen@plt>
   1f2dc:	subs	r6, r0, #0
   1f2e0:	beq	1f430 <__printf_chk@plt+0x1ac90>
   1f2e4:	add	r7, sp, #28
   1f2e8:	movw	r9, #1022	; 0x3fe
   1f2ec:	mov	r5, #0
   1f2f0:	str	r5, [sp, #20]
   1f2f4:	ldr	r1, [sp, #4]
   1f2f8:	ldrb	r3, [r1, r5]
   1f2fc:	cmp	r3, #33	; 0x21
   1f300:	addeq	r5, r5, #1
   1f304:	moveq	r2, #1
   1f308:	movne	r3, #0
   1f30c:	streq	r2, [sp, #8]
   1f310:	strne	r3, [sp, #8]
   1f314:	cmp	r5, r6
   1f318:	bcs	1f438 <__printf_chk@plt+0x1ac98>
   1f31c:	ldr	r3, [sp, #4]
   1f320:	add	r2, r3, r5
   1f324:	ldrb	sl, [r3, r5]
   1f328:	cmp	sl, #44	; 0x2c
   1f32c:	beq	1f440 <__printf_chk@plt+0x1aca0>
   1f330:	mov	fp, r2
   1f334:	mov	r4, #0
   1f338:	b	1f348 <__printf_chk@plt+0x1aba8>
   1f33c:	ldrb	sl, [fp, #1]!
   1f340:	cmp	sl, #44	; 0x2c
   1f344:	beq	1f3b4 <__printf_chk@plt+0x1ac14>
   1f348:	cmp	r8, #0
   1f34c:	beq	1f380 <__printf_chk@plt+0x1abe0>
   1f350:	bl	432c <__ctype_b_loc@plt>
   1f354:	sxth	r3, sl
   1f358:	lsl	r2, r3, #1
   1f35c:	ldr	r1, [r0]
   1f360:	ldrh	r2, [r1, r2]
   1f364:	tst	r2, #256	; 0x100
   1f368:	beq	1f380 <__printf_chk@plt+0x1abe0>
   1f36c:	str	r3, [sp]
   1f370:	bl	46a4 <__ctype_tolower_loc@plt>
   1f374:	ldr	r3, [sp]
   1f378:	ldr	r2, [r0]
   1f37c:	ldrb	sl, [r2, r3, lsl #2]
   1f380:	strb	sl, [r7, r4]
   1f384:	add	r4, r4, #1
   1f388:	cmp	r4, r9
   1f38c:	add	r5, r5, #1
   1f390:	movw	r1, #1022	; 0x3fe
   1f394:	movhi	r3, #0
   1f398:	movls	r3, #1
   1f39c:	cmp	r6, r5
   1f3a0:	movls	r3, #0
   1f3a4:	cmp	r3, #0
   1f3a8:	bne	1f33c <__printf_chk@plt+0x1ab9c>
   1f3ac:	cmp	r4, r1
   1f3b0:	bhi	1f430 <__printf_chk@plt+0x1ac90>
   1f3b4:	cmp	r6, r5
   1f3b8:	bls	1f3cc <__printf_chk@plt+0x1ac2c>
   1f3bc:	ldr	r1, [sp, #4]
   1f3c0:	ldrb	r3, [r1, r5]
   1f3c4:	cmp	r3, #44	; 0x2c
   1f3c8:	addeq	r5, r5, #1
   1f3cc:	add	r2, sp, #1056	; 0x420
   1f3d0:	ldr	r0, [sp, #12]
   1f3d4:	add	r4, r2, r4
   1f3d8:	mov	r1, r7
   1f3dc:	mov	r3, #0
   1f3e0:	strb	r3, [r4, #-1028]	; 0xfffffbfc
   1f3e4:	bl	1f168 <__printf_chk@plt+0x1a9c8>
   1f3e8:	cmp	r0, #0
   1f3ec:	beq	1f404 <__printf_chk@plt+0x1ac64>
   1f3f0:	ldr	r2, [sp, #8]
   1f3f4:	cmp	r2, #0
   1f3f8:	bne	1f448 <__printf_chk@plt+0x1aca8>
   1f3fc:	mov	r3, #1
   1f400:	str	r3, [sp, #20]
   1f404:	cmp	r5, r6
   1f408:	bcc	1f2f4 <__printf_chk@plt+0x1ab54>
   1f40c:	ldr	r0, [sp, #20]
   1f410:	ldr	r1, [sp, #16]
   1f414:	ldr	r2, [sp, #1052]	; 0x41c
   1f418:	ldr	r3, [r1]
   1f41c:	cmp	r2, r3
   1f420:	bne	1f450 <__printf_chk@plt+0x1acb0>
   1f424:	add	sp, sp, #1056	; 0x420
   1f428:	add	sp, sp, #4
   1f42c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f430:	mov	r0, #0
   1f434:	b	1f410 <__printf_chk@plt+0x1ac70>
   1f438:	mov	r4, #0
   1f43c:	b	1f3cc <__printf_chk@plt+0x1ac2c>
   1f440:	mov	r4, #0
   1f444:	b	1f3b4 <__printf_chk@plt+0x1ac14>
   1f448:	mvn	r0, #0
   1f44c:	b	1f410 <__printf_chk@plt+0x1ac70>
   1f450:	bl	41b8 <__stack_chk_fail@plt>
   1f454:	andeq	r7, r5, ip, asr r8
   1f458:	andeq	r0, r0, r8, lsl #9
   1f45c:	mov	r2, #1
   1f460:	b	1f2a0 <__printf_chk@plt+0x1ab00>
   1f464:	push	{r3, r4, r5, r6, r7, lr}
   1f468:	mov	r4, r1
   1f46c:	mov	r5, r0
   1f470:	mov	r1, r2
   1f474:	mov	r0, r4
   1f478:	mov	r7, r2
   1f47c:	bl	22024 <__printf_chk@plt+0x1d884>
   1f480:	cmn	r0, #2
   1f484:	mov	r6, r0
   1f488:	beq	1f4e0 <__printf_chk@plt+0x1ad40>
   1f48c:	cmp	r4, #0
   1f490:	cmpne	r5, #0
   1f494:	movne	r4, #0
   1f498:	moveq	r4, #1
   1f49c:	beq	1f4d8 <__printf_chk@plt+0x1ad38>
   1f4a0:	cmn	r0, #1
   1f4a4:	beq	1f4d0 <__printf_chk@plt+0x1ad30>
   1f4a8:	mov	r0, r5
   1f4ac:	mov	r1, r7
   1f4b0:	mov	r2, #1
   1f4b4:	bl	1f2a0 <__printf_chk@plt+0x1ab00>
   1f4b8:	cmn	r0, #1
   1f4bc:	beq	1f4d0 <__printf_chk@plt+0x1ad30>
   1f4c0:	orrs	r0, r0, r6
   1f4c4:	moveq	r0, #0
   1f4c8:	movne	r0, #1
   1f4cc:	pop	{r3, r4, r5, r6, r7, pc}
   1f4d0:	mov	r0, r4
   1f4d4:	pop	{r3, r4, r5, r6, r7, pc}
   1f4d8:	mov	r0, #0
   1f4dc:	pop	{r3, r4, r5, r6, r7, pc}
   1f4e0:	mvn	r0, #0
   1f4e4:	pop	{r3, r4, r5, r6, r7, pc}
   1f4e8:	cmp	r0, #0
   1f4ec:	cmpeq	r1, #0
   1f4f0:	push	{r4, r5, r6, r7, r8, lr}
   1f4f4:	mov	r4, r0
   1f4f8:	mov	r6, r1
   1f4fc:	mov	r8, r2
   1f500:	mov	r5, r3
   1f504:	mov	r0, r3
   1f508:	mov	r1, #64	; 0x40
   1f50c:	bne	1f518 <__printf_chk@plt+0x1ad78>
   1f510:	cmp	r2, #0
   1f514:	beq	1f56c <__printf_chk@plt+0x1adcc>
   1f518:	bl	474c <strchr@plt>
   1f51c:	cmp	r0, #0
   1f520:	beq	1f5ac <__printf_chk@plt+0x1ae0c>
   1f524:	mov	r0, r5
   1f528:	bl	21878 <__printf_chk@plt+0x1d0d8>
   1f52c:	mov	r1, #64	; 0x40
   1f530:	mov	r5, r0
   1f534:	bl	474c <strchr@plt>
   1f538:	mov	r3, #0
   1f53c:	mov	r1, r5
   1f540:	mov	r7, r0
   1f544:	mov	r0, r4
   1f548:	strb	r3, [r7]
   1f54c:	bl	1f168 <__printf_chk@plt+0x1a9c8>
   1f550:	cmp	r0, #1
   1f554:	mov	r4, r0
   1f558:	beq	1f594 <__printf_chk@plt+0x1adf4>
   1f55c:	mov	r0, r5
   1f560:	bl	3bdc <free@plt>
   1f564:	mov	r0, r4
   1f568:	pop	{r4, r5, r6, r7, r8, pc}
   1f56c:	bl	474c <strchr@plt>
   1f570:	subs	r2, r0, #0
   1f574:	beq	1f5bc <__printf_chk@plt+0x1ae1c>
   1f578:	mov	r0, r8
   1f57c:	add	r2, r2, #1
   1f580:	mov	r1, r8
   1f584:	bl	1f464 <__printf_chk@plt+0x1acc4>
   1f588:	lsr	r0, r0, #31
   1f58c:	bl	42544 <__printf_chk@plt+0x3dda4>
   1f590:	pop	{r4, r5, r6, r7, r8, pc}
   1f594:	mov	r0, r6
   1f598:	mov	r1, r8
   1f59c:	add	r2, r7, #1
   1f5a0:	bl	1f464 <__printf_chk@plt+0x1acc4>
   1f5a4:	mov	r4, r0
   1f5a8:	b	1f55c <__printf_chk@plt+0x1adbc>
   1f5ac:	mov	r0, r4
   1f5b0:	mov	r1, r5
   1f5b4:	pop	{r4, r5, r6, r7, r8, lr}
   1f5b8:	b	1f168 <__printf_chk@plt+0x1a9c8>
   1f5bc:	mov	r0, r2
   1f5c0:	pop	{r4, r5, r6, r7, r8, pc}
   1f5c4:	ldr	r3, [pc, #556]	; 1f7f8 <__printf_chk@plt+0x1b058>
   1f5c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f5cc:	mov	r4, r1
   1f5d0:	ldr	r1, [pc, #548]	; 1f7fc <__printf_chk@plt+0x1b05c>
   1f5d4:	add	r3, pc, r3
   1f5d8:	sub	sp, sp, #180	; 0xb4
   1f5dc:	mov	sl, r2
   1f5e0:	ldr	r1, [r3, r1]
   1f5e4:	ldr	r3, [r1]
   1f5e8:	str	r1, [sp, #4]
   1f5ec:	str	r3, [sp, #172]	; 0xac
   1f5f0:	bl	21878 <__printf_chk@plt+0x1d0d8>
   1f5f4:	mov	r7, r0
   1f5f8:	mov	r0, r4
   1f5fc:	bl	21878 <__printf_chk@plt+0x1d0d8>
   1f600:	subs	r9, r0, #0
   1f604:	beq	1f7e0 <__printf_chk@plt+0x1b040>
   1f608:	mov	r1, #44	; 0x2c
   1f60c:	bl	474c <strchr@plt>
   1f610:	cmp	r0, #0
   1f614:	moveq	r5, r0
   1f618:	addne	r5, r0, #1
   1f61c:	movne	r3, #0
   1f620:	strbne	r3, [r0]
   1f624:	ldrb	r3, [r9]
   1f628:	cmp	r3, #0
   1f62c:	beq	1f7e0 <__printf_chk@plt+0x1b040>
   1f630:	mov	r4, #0
   1f634:	add	r6, sp, #8
   1f638:	mov	r8, r4
   1f63c:	mov	r3, r9
   1f640:	b	1f68c <__printf_chk@plt+0x1aeec>
   1f644:	mov	r0, r5
   1f648:	mov	r1, #44	; 0x2c
   1f64c:	bl	474c <strchr@plt>
   1f650:	cmp	r0, #0
   1f654:	moveq	fp, r0
   1f658:	addne	fp, r0, #1
   1f65c:	strbne	r8, [r0]
   1f660:	mov	r0, r4
   1f664:	mov	r1, #1
   1f668:	bl	42320 <__printf_chk@plt+0x3db80>
   1f66c:	ldrb	r3, [r5]
   1f670:	cmp	r3, #0
   1f674:	mov	r4, r0
   1f678:	beq	1f6a8 <__printf_chk@plt+0x1af08>
   1f67c:	cmp	r4, #40	; 0x28
   1f680:	beq	1f6a8 <__printf_chk@plt+0x1af08>
   1f684:	mov	r3, r5
   1f688:	mov	r5, fp
   1f68c:	cmp	r5, #0
   1f690:	str	r3, [r6, #4]!
   1f694:	bne	1f644 <__printf_chk@plt+0x1aea4>
   1f698:	mov	r0, r4
   1f69c:	mov	r1, #1
   1f6a0:	bl	42320 <__printf_chk@plt+0x3db80>
   1f6a4:	mov	r4, r0
   1f6a8:	cmp	r7, #0
   1f6ac:	beq	1f7b4 <__printf_chk@plt+0x1b014>
   1f6b0:	mov	r0, r7
   1f6b4:	mov	r1, #44	; 0x2c
   1f6b8:	bl	474c <strchr@plt>
   1f6bc:	cmp	r0, #0
   1f6c0:	moveq	r8, r0
   1f6c4:	addne	r8, r0, #1
   1f6c8:	movne	r3, #0
   1f6cc:	strbne	r3, [r0]
   1f6d0:	ldrb	r3, [r7]
   1f6d4:	cmp	r3, #0
   1f6d8:	movne	r6, r7
   1f6dc:	beq	1f7b4 <__printf_chk@plt+0x1b014>
   1f6e0:	cmp	r4, #0
   1f6e4:	beq	1f77c <__printf_chk@plt+0x1afdc>
   1f6e8:	add	r5, sp, #8
   1f6ec:	mov	fp, #0
   1f6f0:	b	1f70c <__printf_chk@plt+0x1af6c>
   1f6f4:	mov	r0, fp
   1f6f8:	mov	r1, #1
   1f6fc:	bl	42320 <__printf_chk@plt+0x3db80>
   1f700:	cmp	r0, r4
   1f704:	mov	fp, r0
   1f708:	beq	1f77c <__printf_chk@plt+0x1afdc>
   1f70c:	mov	r0, r6
   1f710:	ldr	r1, [r5, #4]!
   1f714:	bl	4590 <strcmp@plt>
   1f718:	cmp	r0, #0
   1f71c:	bne	1f6f4 <__printf_chk@plt+0x1af54>
   1f720:	mov	r0, r6
   1f724:	bl	21878 <__printf_chk@plt+0x1d0d8>
   1f728:	cmp	sl, #0
   1f72c:	mov	r4, r0
   1f730:	beq	1f74c <__printf_chk@plt+0x1afac>
   1f734:	cmp	r8, #0
   1f738:	beq	1f7e8 <__printf_chk@plt+0x1b048>
   1f73c:	mov	r0, r8
   1f740:	mov	r1, r7
   1f744:	bl	423b4 <__printf_chk@plt+0x3dc14>
   1f748:	str	r0, [sl]
   1f74c:	mov	r0, r7
   1f750:	bl	3bdc <free@plt>
   1f754:	mov	r0, r9
   1f758:	bl	3bdc <free@plt>
   1f75c:	mov	r0, r4
   1f760:	ldr	r1, [sp, #4]
   1f764:	ldr	r2, [sp, #172]	; 0xac
   1f768:	ldr	r3, [r1]
   1f76c:	cmp	r2, r3
   1f770:	bne	1f7f4 <__printf_chk@plt+0x1b054>
   1f774:	add	sp, sp, #180	; 0xb4
   1f778:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f77c:	cmp	r8, #0
   1f780:	beq	1f7b4 <__printf_chk@plt+0x1b014>
   1f784:	mov	r0, r8
   1f788:	mov	r1, #44	; 0x2c
   1f78c:	bl	474c <strchr@plt>
   1f790:	cmp	r0, #0
   1f794:	movne	r1, #0
   1f798:	addne	r0, r0, #1
   1f79c:	strbne	r1, [r0, #-1]
   1f7a0:	ldrb	r3, [r8]
   1f7a4:	cmp	r3, #0
   1f7a8:	movne	r6, r8
   1f7ac:	movne	r8, r0
   1f7b0:	bne	1f6e0 <__printf_chk@plt+0x1af40>
   1f7b4:	cmp	sl, #0
   1f7b8:	beq	1f7c8 <__printf_chk@plt+0x1b028>
   1f7bc:	mov	r0, r7
   1f7c0:	bl	4458 <strlen@plt>
   1f7c4:	str	r0, [sl]
   1f7c8:	mov	r0, r7
   1f7cc:	bl	3bdc <free@plt>
   1f7d0:	mov	r0, r9
   1f7d4:	bl	3bdc <free@plt>
   1f7d8:	mov	r0, #0
   1f7dc:	b	1f760 <__printf_chk@plt+0x1afc0>
   1f7e0:	mov	r4, #0
   1f7e4:	b	1f6a8 <__printf_chk@plt+0x1af08>
   1f7e8:	mov	r0, r7
   1f7ec:	bl	4458 <strlen@plt>
   1f7f0:	b	1f748 <__printf_chk@plt+0x1afa8>
   1f7f4:	bl	41b8 <__stack_chk_fail@plt>
   1f7f8:	andeq	r7, r5, r0, asr #10
   1f7fc:	andeq	r0, r0, r8, lsl #9
   1f800:	push	{r4, r5, r6, lr}
   1f804:	mov	r4, r0
   1f808:	ldr	r0, [pc, #300]	; 1f93c <__printf_chk@plt+0x1b19c>
   1f80c:	mov	r1, r4
   1f810:	add	r0, pc, r0
   1f814:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   1f818:	ldr	r3, [pc, #288]	; 1f940 <__printf_chk@plt+0x1b1a0>
   1f81c:	mov	r1, r4
   1f820:	add	r3, pc, r3
   1f824:	ldr	r2, [r3]
   1f828:	ldr	r0, [r3, #4]
   1f82c:	add	r2, r2, #1
   1f830:	str	r2, [r3]
   1f834:	bl	3f3c <BN_mod_word@plt>
   1f838:	ldr	r2, [pc, #260]	; 1f944 <__printf_chk@plt+0x1b1a4>
   1f83c:	add	r2, pc, r2
   1f840:	ldr	r5, [r2, #8]
   1f844:	cmp	r0, #0
   1f848:	rsbne	r3, r0, r4
   1f84c:	moveq	r3, r0
   1f850:	cmp	r3, r5, lsl #1
   1f854:	bcs	1f89c <__printf_chk@plt+0x1b0fc>
   1f858:	tst	r3, #1
   1f85c:	addne	r3, r3, r4
   1f860:	lsr	r3, r3, #1
   1f864:	cmp	r5, r3
   1f868:	bls	1f89c <__printf_chk@plt+0x1b0fc>
   1f86c:	ldr	r2, [pc, #212]	; 1f948 <__printf_chk@plt+0x1b1a8>
   1f870:	mov	r6, #1
   1f874:	add	r2, pc, r2
   1f878:	ldr	r1, [r2, #12]
   1f87c:	lsr	r2, r3, #5
   1f880:	and	lr, r3, #31
   1f884:	add	r3, r3, r4
   1f888:	ldr	ip, [r1, r2, lsl #2]
   1f88c:	cmp	r5, r3
   1f890:	orr	ip, ip, r6, lsl lr
   1f894:	str	ip, [r1, r2, lsl #2]
   1f898:	bhi	1f87c <__printf_chk@plt+0x1b0dc>
   1f89c:	lsl	r0, r0, #1
   1f8a0:	mov	r1, r4
   1f8a4:	add	r0, r0, #1
   1f8a8:	bl	41cbc <__printf_chk@plt+0x3d51c>
   1f8ac:	cmp	r1, #0
   1f8b0:	rsbne	r1, r1, r4
   1f8b4:	cmp	r1, r5, lsl #2
   1f8b8:	popcs	{r4, r5, r6, pc}
   1f8bc:	tst	r1, #3
   1f8c0:	beq	1f8fc <__printf_chk@plt+0x1b15c>
   1f8c4:	mvn	r3, r1
   1f8c8:	cmp	r4, r3
   1f8cc:	pophi	{r4, r5, r6, pc}
   1f8d0:	add	r3, r1, r4
   1f8d4:	mvn	r2, r3
   1f8d8:	b	1f8e8 <__printf_chk@plt+0x1b148>
   1f8dc:	cmp	r4, r2
   1f8e0:	mov	r2, r0
   1f8e4:	pophi	{r4, r5, r6, pc}
   1f8e8:	tst	r3, #3
   1f8ec:	mov	r1, r3
   1f8f0:	rsb	r0, r4, r2
   1f8f4:	add	r3, r3, r4
   1f8f8:	bne	1f8dc <__printf_chk@plt+0x1b13c>
   1f8fc:	lsr	r3, r1, #2
   1f900:	cmp	r5, r3
   1f904:	popls	{r4, r5, r6, pc}
   1f908:	ldr	r2, [pc, #60]	; 1f94c <__printf_chk@plt+0x1b1ac>
   1f90c:	mov	r6, #1
   1f910:	add	r2, pc, r2
   1f914:	ldr	r1, [r2, #12]
   1f918:	lsr	r2, r3, #5
   1f91c:	and	ip, r3, #31
   1f920:	add	r3, r3, r4
   1f924:	ldr	r0, [r1, r2, lsl #2]
   1f928:	cmp	r5, r3
   1f92c:	orr	r0, r0, r6, lsl ip
   1f930:	str	r0, [r1, r2, lsl #2]
   1f934:	bhi	1f918 <__printf_chk@plt+0x1b178>
   1f938:	pop	{r4, r5, r6, pc}
   1f93c:	andeq	r7, r2, ip, lsr #4
   1f940:	andeq	r7, r5, r0, lsr #27
   1f944:	andeq	r7, r5, r4, lsl #27
   1f948:	andeq	r7, r5, ip, asr #26
   1f94c:			; <UNDEFINED> instruction: 0x00057cb0
   1f950:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f954:	sub	sp, sp, #60	; 0x3c
   1f958:	ldr	r6, [pc, #304]	; 1fa90 <__printf_chk@plt+0x1b2f0>
   1f95c:	add	r4, sp, #48	; 0x30
   1f960:	ldr	lr, [pc, #300]	; 1fa94 <__printf_chk@plt+0x1b2f4>
   1f964:	mov	r9, r3
   1f968:	add	r6, pc, r6
   1f96c:	mov	r5, r0
   1f970:	mov	r0, r4
   1f974:	mov	sl, r2
   1f978:	ldr	lr, [r6, lr]
   1f97c:	mov	r3, r6
   1f980:	mov	r7, r1
   1f984:	ldr	fp, [sp, #104]	; 0x68
   1f988:	ldr	r8, [pc, #264]	; 1fa98 <__printf_chk@plt+0x1b2f8>
   1f98c:	ldr	r3, [lr]
   1f990:	str	lr, [sp, #44]	; 0x2c
   1f994:	add	r8, pc, r8
   1f998:	str	r3, [sp, #52]	; 0x34
   1f99c:	bl	45a8 <time@plt>
   1f9a0:	mov	r0, r4
   1f9a4:	bl	3f30 <gmtime@plt>
   1f9a8:	movw	r1, #1900	; 0x76c
   1f9ac:	mov	r4, r0
   1f9b0:	ldr	r0, [r0, #20]
   1f9b4:	bl	42320 <__printf_chk@plt+0x3db80>
   1f9b8:	mov	r1, #1
   1f9bc:	mov	r6, r0
   1f9c0:	ldr	r0, [r4, #16]
   1f9c4:	bl	42320 <__printf_chk@plt+0x3db80>
   1f9c8:	ldr	ip, [sp, #96]	; 0x60
   1f9cc:	mov	r3, r6
   1f9d0:	mov	r2, r8
   1f9d4:	mov	r1, #1
   1f9d8:	str	r0, [sp]
   1f9dc:	mov	r0, r5
   1f9e0:	ldr	lr, [r4, #12]
   1f9e4:	str	lr, [sp, #4]
   1f9e8:	ldr	lr, [r4, #8]
   1f9ec:	str	lr, [sp, #8]
   1f9f0:	ldr	lr, [r4, #4]
   1f9f4:	str	lr, [sp, #12]
   1f9f8:	ldr	lr, [r4]
   1f9fc:	str	ip, [sp, #32]
   1fa00:	ldr	ip, [sp, #100]	; 0x64
   1fa04:	str	r7, [sp, #20]
   1fa08:	str	sl, [sp, #24]
   1fa0c:	str	lr, [sp, #16]
   1fa10:	str	r9, [sp, #28]
   1fa14:	str	ip, [sp, #36]	; 0x24
   1fa18:	bl	3df8 <__fprintf_chk@plt>
   1fa1c:	cmp	r0, #0
   1fa20:	blt	1fa84 <__printf_chk@plt+0x1b2e4>
   1fa24:	mov	r1, fp
   1fa28:	mov	r0, r5
   1fa2c:	bl	3b40 <BN_print_fp@plt>
   1fa30:	cmp	r0, #0
   1fa34:	ble	1fa84 <__printf_chk@plt+0x1b2e4>
   1fa38:	ldr	r2, [pc, #92]	; 1fa9c <__printf_chk@plt+0x1b2fc>
   1fa3c:	mov	r1, #1
   1fa40:	mov	r0, r5
   1fa44:	add	r2, pc, r2
   1fa48:	bl	3df8 <__fprintf_chk@plt>
   1fa4c:	mov	r4, r0
   1fa50:	mov	r0, r5
   1fa54:	bl	4608 <fflush@plt>
   1fa58:	cmp	r4, #0
   1fa5c:	movgt	r0, #0
   1fa60:	movle	r0, #1
   1fa64:	bl	42544 <__printf_chk@plt+0x3dda4>
   1fa68:	ldr	ip, [sp, #44]	; 0x2c
   1fa6c:	ldr	r2, [sp, #52]	; 0x34
   1fa70:	ldr	r3, [ip]
   1fa74:	cmp	r2, r3
   1fa78:	bne	1fa8c <__printf_chk@plt+0x1b2ec>
   1fa7c:	add	sp, sp, #60	; 0x3c
   1fa80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa84:	mvn	r0, #0
   1fa88:	b	1fa68 <__printf_chk@plt+0x1b2c8>
   1fa8c:	bl	41b8 <__stack_chk_fail@plt>
   1fa90:	andeq	r7, r5, ip, lsr #3
   1fa94:	andeq	r0, r0, r8, lsl #9
   1fa98:	strheq	r7, [r2], -r8
   1fa9c:	andeq	r4, r2, r8, lsr #5
   1faa0:	movw	r3, #34953	; 0x8889
   1faa4:	movt	r3, #34952	; 0x8888
   1faa8:	push	{r4, r5, r6, r7, lr}
   1faac:	asr	r7, r0, #31
   1fab0:	smull	r2, r5, r3, r0
   1fab4:	mov	r4, r0
   1fab8:	sub	sp, sp, #20
   1fabc:	mov	r1, #60	; 0x3c
   1fac0:	add	r5, r5, r0
   1fac4:	movw	r6, #46021	; 0xb3c5
   1fac8:	movt	r6, #37282	; 0x91a2
   1facc:	rsb	r5, r7, r5, asr #5
   1fad0:	smull	r2, r3, r3, r5
   1fad4:	asr	r2, r5, #31
   1fad8:	add	r0, r3, r5
   1fadc:	rsb	r0, r2, r0, asr #5
   1fae0:	bl	423f4 <__printf_chk@plt+0x3dc54>
   1fae4:	smull	r2, r6, r6, r4
   1fae8:	movw	r3, #43691	; 0xaaab
   1faec:	movt	r3, #10922	; 0x2aaa
   1faf0:	mov	r1, #24
   1faf4:	add	r6, r6, r4
   1faf8:	rsb	r6, r7, r6, asr #11
   1fafc:	smull	r2, r3, r3, r6
   1fb00:	asr	r2, r6, #31
   1fb04:	rsb	r5, r0, r5
   1fb08:	rsb	r0, r2, r3, asr #2
   1fb0c:	bl	423f4 <__printf_chk@plt+0x3dc54>
   1fb10:	movw	r3, #17671	; 0x4507
   1fb14:	movt	r3, #49710	; 0xc22e
   1fb18:	smull	r2, r3, r3, r4
   1fb1c:	add	r4, r3, r4
   1fb20:	rsb	r7, r7, r4, asr #16
   1fb24:	cmp	r7, #0
   1fb28:	rsb	r6, r0, r6
   1fb2c:	ble	1fb78 <__printf_chk@plt+0x1b3d8>
   1fb30:	ldr	r0, [pc, #116]	; 1fbac <__printf_chk@plt+0x1b40c>
   1fb34:	mov	r1, #128	; 0x80
   1fb38:	ldr	ip, [pc, #112]	; 1fbb0 <__printf_chk@plt+0x1b410>
   1fb3c:	mov	r3, r1
   1fb40:	add	r0, pc, r0
   1fb44:	str	r7, [sp, #4]
   1fb48:	add	ip, pc, ip
   1fb4c:	mov	r2, #1
   1fb50:	str	r6, [sp, #8]
   1fb54:	add	r0, r0, #16
   1fb58:	str	r5, [sp, #12]
   1fb5c:	str	ip, [sp]
   1fb60:	bl	4470 <__snprintf_chk@plt>
   1fb64:	ldr	r0, [pc, #72]	; 1fbb4 <__printf_chk@plt+0x1b414>
   1fb68:	add	r0, pc, r0
   1fb6c:	add	r0, r0, #16
   1fb70:	add	sp, sp, #20
   1fb74:	pop	{r4, r5, r6, r7, pc}
   1fb78:	ldr	r0, [pc, #56]	; 1fbb8 <__printf_chk@plt+0x1b418>
   1fb7c:	mov	r1, #128	; 0x80
   1fb80:	ldr	ip, [pc, #52]	; 1fbbc <__printf_chk@plt+0x1b41c>
   1fb84:	mov	r3, r1
   1fb88:	add	r0, pc, r0
   1fb8c:	str	r6, [sp, #4]
   1fb90:	add	ip, pc, ip
   1fb94:	mov	r2, #1
   1fb98:	str	r5, [sp, #8]
   1fb9c:	add	r0, r0, #16
   1fba0:	str	ip, [sp]
   1fba4:	bl	4470 <__snprintf_chk@plt>
   1fba8:	b	1fb64 <__printf_chk@plt+0x1b3c4>
   1fbac:	andeq	r7, r5, r0, lsl #21
   1fbb0:	andeq	r6, r2, r0, lsr pc
   1fbb4:	andeq	r7, r5, r8, asr sl
   1fbb8:	andeq	r7, r5, r8, lsr sl
   1fbbc:	andeq	r6, r2, ip, ror #29
   1fbc0:	ldr	ip, [pc, #388]	; 1fd4c <__printf_chk@plt+0x1b5ac>
   1fbc4:	ldr	r3, [pc, #388]	; 1fd50 <__printf_chk@plt+0x1b5b0>
   1fbc8:	add	ip, pc, ip
   1fbcc:	ldr	r2, [pc, #384]	; 1fd54 <__printf_chk@plt+0x1b5b4>
   1fbd0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1fbd4:	sub	sp, sp, #4096	; 0x1000
   1fbd8:	ldr	r4, [ip, r3]
   1fbdc:	sub	sp, sp, #20
   1fbe0:	add	r2, pc, r2
   1fbe4:	mov	r6, r0
   1fbe8:	str	r2, [sp]
   1fbec:	add	ip, sp, #8192	; 0x2000
   1fbf0:	str	r6, [sp, #4]
   1fbf4:	add	r5, sp, #12
   1fbf8:	ldr	lr, [r4]
   1fbfc:	mov	r7, r1
   1fc00:	mov	r1, #4096	; 0x1000
   1fc04:	mov	r0, r5
   1fc08:	mov	r3, r1
   1fc0c:	mov	r2, #1
   1fc10:	str	lr, [ip, #-4084]	; 0xfffff00c
   1fc14:	bl	4470 <__snprintf_chk@plt>
   1fc18:	cmn	r0, #1
   1fc1c:	cmpne	r0, #4096	; 0x1000
   1fc20:	blt	1fc50 <__printf_chk@plt+0x1b4b0>
   1fc24:	ldr	r0, [pc, #300]	; 1fd58 <__printf_chk@plt+0x1b5b8>
   1fc28:	add	r0, pc, r0
   1fc2c:	bl	1eefc <__printf_chk@plt+0x1a75c>
   1fc30:	add	r3, sp, #8192	; 0x2000
   1fc34:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   1fc38:	ldr	r3, [r4]
   1fc3c:	cmp	r2, r3
   1fc40:	bne	1fd48 <__printf_chk@plt+0x1b5a8>
   1fc44:	add	sp, sp, #4096	; 0x1000
   1fc48:	add	sp, sp, #20
   1fc4c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1fc50:	mov	r0, r5
   1fc54:	bl	403ac <__printf_chk@plt+0x3bc0c>
   1fc58:	cmn	r0, #1
   1fc5c:	mov	r8, r0
   1fc60:	beq	1fcc8 <__printf_chk@plt+0x1b528>
   1fc64:	ldr	r1, [pc, #240]	; 1fd5c <__printf_chk@plt+0x1b5bc>
   1fc68:	add	r1, pc, r1
   1fc6c:	bl	3ba0 <fdopen@plt>
   1fc70:	subs	r9, r0, #0
   1fc74:	beq	1fd18 <__printf_chk@plt+0x1b578>
   1fc78:	ldr	r2, [pc, #224]	; 1fd60 <__printf_chk@plt+0x1b5c0>
   1fc7c:	mov	r1, #1
   1fc80:	mov	r3, r7
   1fc84:	add	r2, pc, r2
   1fc88:	bl	3df8 <__fprintf_chk@plt>
   1fc8c:	cmp	r0, #0
   1fc90:	ble	1fca4 <__printf_chk@plt+0x1b504>
   1fc94:	mov	r0, r9
   1fc98:	bl	44a0 <fclose@plt>
   1fc9c:	cmp	r0, #0
   1fca0:	beq	1fcec <__printf_chk@plt+0x1b54c>
   1fca4:	bl	45cc <__errno_location@plt>
   1fca8:	ldr	r0, [r0]
   1fcac:	bl	3d38 <strerror@plt>
   1fcb0:	mov	r1, r6
   1fcb4:	mov	r2, r0
   1fcb8:	ldr	r0, [pc, #164]	; 1fd64 <__printf_chk@plt+0x1b5c4>
   1fcbc:	add	r0, pc, r0
   1fcc0:	bl	1eefc <__printf_chk@plt+0x1a75c>
   1fcc4:	b	1fc30 <__printf_chk@plt+0x1b490>
   1fcc8:	bl	45cc <__errno_location@plt>
   1fccc:	ldr	r0, [r0]
   1fcd0:	bl	3d38 <strerror@plt>
   1fcd4:	mov	r1, r5
   1fcd8:	mov	r2, r0
   1fcdc:	ldr	r0, [pc, #132]	; 1fd68 <__printf_chk@plt+0x1b5c8>
   1fce0:	add	r0, pc, r0
   1fce4:	bl	1eefc <__printf_chk@plt+0x1a75c>
   1fce8:	b	1fc30 <__printf_chk@plt+0x1b490>
   1fcec:	mov	r0, r5
   1fcf0:	mov	r1, r6
   1fcf4:	bl	4728 <rename@plt>
   1fcf8:	cmp	r0, #0
   1fcfc:	bne	1fca4 <__printf_chk@plt+0x1b504>
   1fd00:	ldr	r0, [pc, #100]	; 1fd6c <__printf_chk@plt+0x1b5cc>
   1fd04:	mov	r1, r7
   1fd08:	mov	r2, r6
   1fd0c:	add	r0, pc, r0
   1fd10:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   1fd14:	b	1fc30 <__printf_chk@plt+0x1b490>
   1fd18:	bl	45cc <__errno_location@plt>
   1fd1c:	ldr	r0, [r0]
   1fd20:	bl	3d38 <strerror@plt>
   1fd24:	mov	r1, r0
   1fd28:	ldr	r0, [pc, #64]	; 1fd70 <__printf_chk@plt+0x1b5d0>
   1fd2c:	add	r0, pc, r0
   1fd30:	bl	1eefc <__printf_chk@plt+0x1a75c>
   1fd34:	mov	r0, r5
   1fd38:	bl	4020 <unlink@plt>
   1fd3c:	mov	r0, r8
   1fd40:	bl	3f24 <close@plt>
   1fd44:	b	1fc30 <__printf_chk@plt+0x1b490>
   1fd48:	bl	41b8 <__stack_chk_fail@plt>
   1fd4c:	andeq	r6, r5, ip, asr #30
   1fd50:	andeq	r0, r0, r8, lsl #9
   1fd54:	andeq	r6, r2, r4, lsr #29
   1fd58:	andeq	r6, r2, ip, ror #28
   1fd5c:			; <UNDEFINED> instruction: 0x00023db8
   1fd60:	andeq	r6, r2, ip, ror #28
   1fd64:	andeq	r6, r2, r0, ror #28
   1fd68:	andeq	r6, r2, r0, ror #27
   1fd6c:	andeq	r6, r2, ip, ror #27
   1fd70:	andeq	r6, r2, r4, lsr #27
   1fd74:	ldr	r3, [pc, #180]	; 1fe30 <__printf_chk@plt+0x1b690>
   1fd78:	mov	r1, #0
   1fd7c:	ldr	ip, [pc, #176]	; 1fe34 <__printf_chk@plt+0x1b694>
   1fd80:	mov	r2, r1
   1fd84:	add	r3, pc, r3
   1fd88:	push	{r4, r5, r6, r7, lr}
   1fd8c:	sub	sp, sp, #8256	; 0x2040
   1fd90:	ldr	r7, [r3, ip]
   1fd94:	sub	sp, sp, #52	; 0x34
   1fd98:	add	ip, sp, #8192	; 0x2000
   1fd9c:	mov	r5, r0
   1fda0:	ldr	r3, [r7]
   1fda4:	str	r3, [ip, #108]	; 0x6c
   1fda8:	bl	3c18 <fseek@plt>
   1fdac:	cmp	r0, #0
   1fdb0:	addeq	r6, sp, #4
   1fdb4:	moveq	r4, r0
   1fdb8:	beq	1fdc4 <__printf_chk@plt+0x1b624>
   1fdbc:	b	1fe18 <__printf_chk@plt+0x1b678>
   1fdc0:	add	r4, r4, #1
   1fdc4:	mov	r0, r6
   1fdc8:	movw	r1, #8293	; 0x2065
   1fdcc:	mov	r2, r5
   1fdd0:	bl	438c <fgets@plt>
   1fdd4:	cmp	r0, #0
   1fdd8:	bne	1fdc0 <__printf_chk@plt+0x1b620>
   1fddc:	mov	r0, r5
   1fde0:	bl	4140 <rewind@plt>
   1fde4:	ldr	r0, [pc, #76]	; 1fe38 <__printf_chk@plt+0x1b698>
   1fde8:	mov	r1, r4
   1fdec:	add	r0, pc, r0
   1fdf0:	bl	1efcc <__printf_chk@plt+0x1a82c>
   1fdf4:	mov	r0, r4
   1fdf8:	add	r3, sp, #8192	; 0x2000
   1fdfc:	ldr	r2, [r3, #108]	; 0x6c
   1fe00:	ldr	r3, [r7]
   1fe04:	cmp	r2, r3
   1fe08:	bne	1fe2c <__printf_chk@plt+0x1b68c>
   1fe0c:	add	sp, sp, #8256	; 0x2040
   1fe10:	add	sp, sp, #52	; 0x34
   1fe14:	pop	{r4, r5, r6, r7, pc}
   1fe18:	ldr	r0, [pc, #28]	; 1fe3c <__printf_chk@plt+0x1b69c>
   1fe1c:	add	r0, pc, r0
   1fe20:	bl	1efcc <__printf_chk@plt+0x1a82c>
   1fe24:	mvn	r0, #0
   1fe28:	b	1fdf8 <__printf_chk@plt+0x1b658>
   1fe2c:	bl	41b8 <__stack_chk_fail@plt>
   1fe30:	muleq	r5, r0, sp
   1fe34:	andeq	r0, r0, r8, lsl #9
   1fe38:	andeq	r6, r2, r8, ror sp
   1fe3c:	andeq	r6, r2, ip, lsr #26
   1fe40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fe44:	sub	sp, sp, #84	; 0x54
   1fe48:	ldr	r6, [pc, #1796]	; 20554 <__printf_chk@plt+0x1bdb4>
   1fe4c:	adds	lr, r1, #0
   1fe50:	ldr	r5, [pc, #1792]	; 20558 <__printf_chk@plt+0x1bdb8>
   1fe54:	sub	r7, r1, #8
   1fe58:	add	r6, pc, r6
   1fe5c:	str	r0, [sp, #40]	; 0x28
   1fe60:	ldr	r4, [pc, #1780]	; 2055c <__printf_chk@plt+0x1bdbc>
   1fe64:	movne	lr, #1
   1fe68:	ldr	r5, [r6, r5]
   1fe6c:	mov	r0, r6
   1fe70:	mov	r6, r3
   1fe74:	add	r4, pc, r4
   1fe78:	cmp	r1, #0
   1fe7c:	cmpne	r7, #119	; 0x77
   1fe80:	str	r2, [sp, #48]	; 0x30
   1fe84:	ldr	r3, [r5]
   1fe88:	str	r5, [sp, #52]	; 0x34
   1fe8c:	str	r1, [r4, #144]	; 0x90
   1fe90:	str	r3, [sp, #76]	; 0x4c
   1fe94:	bhi	2052c <__printf_chk@plt+0x1bd8c>
   1fe98:	ldr	r3, [sp, #48]	; 0x30
   1fe9c:	cmp	r3, #65536	; 0x10000
   1fea0:	bhi	204c0 <__printf_chk@plt+0x1bd20>
   1fea4:	ldr	r2, [sp, #48]	; 0x30
   1fea8:	cmp	r2, #512	; 0x200
   1feac:	bcc	204dc <__printf_chk@plt+0x1bd3c>
   1feb0:	ldr	r3, [sp, #48]	; 0x30
   1feb4:	cmp	r1, #127	; 0x7f
   1feb8:	sub	r5, r3, #1
   1febc:	mul	r2, r5, r5
   1fec0:	lsr	r2, r2, #2
   1fec4:	str	r2, [r4, #148]	; 0x94
   1fec8:	bhi	2040c <__printf_chk@plt+0x1bc6c>
   1fecc:	cmp	r2, r1, lsl #18
   1fed0:	bls	2045c <__printf_chk@plt+0x1bcbc>
   1fed4:	cmp	lr, #0
   1fed8:	bne	20434 <__printf_chk@plt+0x1bc94>
   1fedc:	mov	r1, #4
   1fee0:	mov	r0, #1024	; 0x400
   1fee4:	bl	217d4 <__printf_chk@plt+0x1d034>
   1fee8:	ldr	r8, [pc, #1648]	; 20560 <__printf_chk@plt+0x1bdc0>
   1feec:	mov	r1, #4
   1fef0:	mov	r7, #32768	; 0x8000
   1fef4:	add	r8, pc, r8
   1fef8:	str	r7, [r8, #156]	; 0x9c
   1fefc:	mov	r4, r8
   1ff00:	str	r0, [r8, #152]	; 0x98
   1ff04:	mov	r0, #1024	; 0x400
   1ff08:	bl	217d4 <__printf_chk@plt+0x1d034>
   1ff0c:	str	r7, [r8, #164]	; 0xa4
   1ff10:	ldr	r7, [r8, #148]	; 0x94
   1ff14:	str	r0, [r8, #160]	; 0xa0
   1ff18:	b	1ff2c <__printf_chk@plt+0x1b78c>
   1ff1c:	ldr	r0, [r4, #148]	; 0x94
   1ff20:	sub	r0, r0, #65536	; 0x10000
   1ff24:	str	r0, [r4, #148]	; 0x94
   1ff28:	mov	r7, r0
   1ff2c:	mov	r0, r7
   1ff30:	mov	r1, #4
   1ff34:	bl	4380 <calloc@plt>
   1ff38:	cmp	r0, #0
   1ff3c:	str	r0, [r4, #12]
   1ff40:	beq	1ff1c <__printf_chk@plt+0x1b77c>
   1ff44:	lsl	r3, r7, #5
   1ff48:	lsl	r7, r7, #6
   1ff4c:	str	r3, [r4, #8]
   1ff50:	mov	r3, #0
   1ff54:	str	r7, [r4, #168]	; 0xa8
   1ff58:	str	r3, [r4]
   1ff5c:	bl	4740 <BN_new@plt>
   1ff60:	cmp	r0, #0
   1ff64:	str	r0, [sp, #56]	; 0x38
   1ff68:	beq	204f8 <__printf_chk@plt+0x1bd58>
   1ff6c:	bl	4740 <BN_new@plt>
   1ff70:	cmp	r0, #0
   1ff74:	str	r0, [r4, #4]
   1ff78:	beq	204f8 <__printf_chk@plt+0x1bd58>
   1ff7c:	cmp	r6, #0
   1ff80:	beq	2048c <__printf_chk@plt+0x1bcec>
   1ff84:	mov	r1, r6
   1ff88:	bl	46b0 <BN_copy@plt>
   1ff8c:	cmp	r0, #0
   1ff90:	beq	20510 <__printf_chk@plt+0x1bd70>
   1ff94:	ldr	fp, [pc, #1480]	; 20564 <__printf_chk@plt+0x1bdc4>
   1ff98:	mov	r1, #0
   1ff9c:	add	fp, pc, fp
   1ffa0:	ldr	r0, [fp, #4]
   1ffa4:	bl	3cfc <BN_set_bit@plt>
   1ffa8:	cmp	r0, #0
   1ffac:	beq	2051c <__printf_chk@plt+0x1bd7c>
   1ffb0:	add	r4, sp, #68	; 0x44
   1ffb4:	mov	r0, r4
   1ffb8:	bl	45a8 <time@plt>
   1ffbc:	mov	r0, r4
   1ffc0:	bl	4008 <ctime@plt>
   1ffc4:	mov	r3, r5
   1ffc8:	ldr	r2, [fp, #168]	; 0xa8
   1ffcc:	mov	r1, r0
   1ffd0:	ldr	r0, [pc, #1424]	; 20568 <__printf_chk@plt+0x1bdc8>
   1ffd4:	add	r0, pc, r0
   1ffd8:	bl	1eefc <__printf_chk@plt+0x1a75c>
   1ffdc:	ldr	r0, [fp, #4]
   1ffe0:	bl	40f8 <BN_bn2hex@plt>
   1ffe4:	mov	r1, r0
   1ffe8:	ldr	r0, [pc, #1404]	; 2056c <__printf_chk@plt+0x1bdcc>
   1ffec:	add	r0, pc, r0
   1fff0:	bl	1f034 <__printf_chk@plt+0x1a894>
   1fff4:	ldr	r9, [fp, #156]	; 0x9c
   1fff8:	cmp	r9, #0
   1fffc:	beq	204b0 <__printf_chk@plt+0x1bd10>
   20000:	mov	r8, #3
   20004:	mov	sl, fp
   20008:	mov	r5, r8
   2000c:	mov	r7, #0
   20010:	mov	r6, #1
   20014:	ldr	r1, [fp, #152]	; 0x98
   20018:	lsr	r3, r7, #5
   2001c:	and	r2, r7, #31
   20020:	ldr	r3, [r1, r3, lsl #2]
   20024:	ands	r3, r3, r6, lsl r2
   20028:	bne	20070 <__printf_chk@plt+0x1b8d0>
   2002c:	cmp	r8, r9
   20030:	lsl	r0, r7, #1
   20034:	rsbcc	r0, r5, r0
   20038:	movcc	r3, r8
   2003c:	addcc	r0, r0, #3
   20040:	bcs	20068 <__printf_chk@plt+0x1b8c8>
   20044:	lsr	r2, r3, #5
   20048:	and	lr, r3, #31
   2004c:	add	r3, r3, r5
   20050:	add	r4, r0, r3
   20054:	ldr	ip, [r1, r2, lsl #2]
   20058:	cmp	r4, r9
   2005c:	orr	ip, ip, r6, lsl lr
   20060:	str	ip, [r1, r2, lsl #2]
   20064:	bcc	20044 <__printf_chk@plt+0x1b8a4>
   20068:	mov	r0, r5
   2006c:	bl	1f800 <__printf_chk@plt+0x1b060>
   20070:	ldr	r9, [sl, #156]	; 0x9c
   20074:	add	r7, r7, #1
   20078:	add	r5, r5, #2
   2007c:	add	r8, r8, #3
   20080:	cmp	r9, r7
   20084:	bhi	20014 <__printf_chk@plt+0x1b874>
   20088:	mov	r3, #3
   2008c:	movt	r3, #1
   20090:	str	r3, [sl, #172]	; 0xac
   20094:	ldr	r3, [pc, #1236]	; 20570 <__printf_chk@plt+0x1bdd0>
   20098:	mov	r2, #3
   2009c:	ldr	r1, [pc, #1232]	; 20574 <__printf_chk@plt+0x1bdd4>
   200a0:	movt	r2, #1
   200a4:	add	r3, pc, r3
   200a8:	str	r2, [sp, #24]
   200ac:	add	r1, pc, r1
   200b0:	ldr	r2, [pc, #1216]	; 20578 <__printf_chk@plt+0x1bdd8>
   200b4:	str	r1, [sp, #32]
   200b8:	cmp	r9, #0
   200bc:	ldr	r4, [r3, #160]	; 0xa0
   200c0:	add	r2, pc, r2
   200c4:	ldr	r3, [pc, #1200]	; 2057c <__printf_chk@plt+0x1bddc>
   200c8:	ldr	sl, [pc, #1200]	; 20580 <__printf_chk@plt+0x1bde0>
   200cc:	ldr	r1, [pc, #1200]	; 20584 <__printf_chk@plt+0x1bde4>
   200d0:	add	r3, pc, r3
   200d4:	str	r2, [sp, #60]	; 0x3c
   200d8:	add	sl, pc, sl
   200dc:	add	r1, pc, r1
   200e0:	str	r3, [sp, #44]	; 0x2c
   200e4:	str	r1, [sp, #28]
   200e8:	beq	20238 <__printf_chk@plt+0x1ba98>
   200ec:	ldr	r3, [sp, #32]
   200f0:	mov	r5, #3
   200f4:	str	sl, [sp, #36]	; 0x24
   200f8:	mov	r8, #0
   200fc:	ldr	sl, [sp, #24]
   20100:	mov	r6, #1
   20104:	ldr	fp, [r3, #152]	; 0x98
   20108:	ldr	r7, [r3, #164]	; 0xa4
   2010c:	lsr	r3, r8, #5
   20110:	and	r2, r8, #31
   20114:	ldr	r3, [fp, r3, lsl #2]
   20118:	ands	r3, r3, r6, lsl r2
   2011c:	bne	20180 <__printf_chk@plt+0x1b9e0>
   20120:	mov	r0, sl
   20124:	mov	r1, r5
   20128:	bl	41cbc <__printf_chk@plt+0x3d51c>
   2012c:	lsl	lr, r8, #1
   20130:	cmp	r1, #0
   20134:	moveq	r3, r1
   20138:	beq	2014c <__printf_chk@plt+0x1b9ac>
   2013c:	rsb	r3, r1, r5
   20140:	tst	r3, #1
   20144:	addne	r3, r3, r5
   20148:	lsr	r3, r3, #1
   2014c:	cmp	r3, r7
   20150:	bcs	20180 <__printf_chk@plt+0x1b9e0>
   20154:	rsb	lr, r5, lr
   20158:	add	lr, lr, #3
   2015c:	lsr	r2, r3, #5
   20160:	and	r0, r3, #31
   20164:	add	r3, r3, r5
   20168:	add	ip, lr, r3
   2016c:	ldr	r1, [r4, r2, lsl #2]
   20170:	cmp	ip, r7
   20174:	orr	r1, r1, r6, lsl r0
   20178:	str	r1, [r4, r2, lsl #2]
   2017c:	bcc	2015c <__printf_chk@plt+0x1b9bc>
   20180:	add	r8, r8, #1
   20184:	add	r5, r5, #2
   20188:	cmp	r8, r9
   2018c:	bne	2010c <__printf_chk@plt+0x1b96c>
   20190:	ldr	sl, [sp, #36]	; 0x24
   20194:	cmp	r7, #0
   20198:	ldr	r6, [sp, #24]
   2019c:	beq	201fc <__printf_chk@plt+0x1ba5c>
   201a0:	mov	r5, #0
   201a4:	mov	r7, #1
   201a8:	mov	r0, r6
   201ac:	ldr	r8, [sp, #44]	; 0x2c
   201b0:	b	201c4 <__printf_chk@plt+0x1ba24>
   201b4:	ldr	r3, [sl, #164]	; 0xa4
   201b8:	add	r5, r5, #1
   201bc:	cmp	r3, r5
   201c0:	bls	201f8 <__printf_chk@plt+0x1ba58>
   201c4:	lsr	r3, r5, #5
   201c8:	and	r2, r5, #31
   201cc:	ldr	r3, [r4, r3, lsl #2]
   201d0:	ands	r3, r3, r7, lsl r2
   201d4:	bne	201b4 <__printf_chk@plt+0x1ba14>
   201d8:	add	r0, r0, r5, lsl #1
   201dc:	add	r5, r5, #1
   201e0:	bl	1f800 <__printf_chk@plt+0x1b060>
   201e4:	ldr	r3, [sl, #164]	; 0xa4
   201e8:	ldr	r4, [r8, #160]	; 0xa0
   201ec:	cmp	r3, r5
   201f0:	ldr	r0, [r8, #172]	; 0xac
   201f4:	bhi	201c4 <__printf_chk@plt+0x1ba24>
   201f8:	mov	r6, r0
   201fc:	mov	r1, #0
   20200:	mov	r0, r4
   20204:	mov	r2, #4096	; 0x1000
   20208:	add	r6, r6, #65536	; 0x10000
   2020c:	bl	3e70 <memset@plt>
   20210:	movw	r3, #65534	; 0xfffe
   20214:	ldr	r1, [sp, #28]
   20218:	movt	r3, #65534	; 0xfffe
   2021c:	cmp	r6, r3
   20220:	str	r6, [r1, #172]	; 0xac
   20224:	bhi	20244 <__printf_chk@plt+0x1baa4>
   20228:	ldr	r9, [r1, #156]	; 0x9c
   2022c:	str	r6, [sp, #24]
   20230:	cmp	r9, #0
   20234:	bne	200ec <__printf_chk@plt+0x1b94c>
   20238:	ldr	r3, [sp, #60]	; 0x3c
   2023c:	ldr	r7, [r3, #164]	; 0xa4
   20240:	b	20194 <__printf_chk@plt+0x1b9f4>
   20244:	add	r1, sp, #72	; 0x48
   20248:	str	r1, [sp, #32]
   2024c:	ldr	r6, [pc, #820]	; 20588 <__printf_chk@plt+0x1bde8>
   20250:	mov	r0, r1
   20254:	bl	45a8 <time@plt>
   20258:	add	r0, sp, #72	; 0x48
   2025c:	bl	4008 <ctime@plt>
   20260:	ldr	r2, [sp, #28]
   20264:	ldr	r1, [sp, #68]	; 0x44
   20268:	add	r6, pc, r6
   2026c:	ldr	r4, [r2]
   20270:	mov	r5, r0
   20274:	ldr	r0, [sp, #72]	; 0x48
   20278:	bl	423b4 <__printf_chk@plt+0x3dc14>
   2027c:	mov	r2, r4
   20280:	mov	r1, r5
   20284:	mov	r3, r0
   20288:	mov	r0, r6
   2028c:	bl	1eefc <__printf_chk@plt+0x1a75c>
   20290:	ldr	r3, [sp, #28]
   20294:	ldr	r7, [r3, #8]
   20298:	cmp	r7, #0
   2029c:	ldreq	r2, [r3, #12]
   202a0:	moveq	r4, r7
   202a4:	beq	203a0 <__printf_chk@plt+0x1bc00>
   202a8:	ldr	r1, [sp, #28]
   202ac:	mov	r7, #0
   202b0:	ldr	fp, [pc, #724]	; 2058c <__printf_chk@plt+0x1bdec>
   202b4:	mov	r4, r7
   202b8:	ldr	r3, [sp, #48]	; 0x30
   202bc:	mov	r5, #1
   202c0:	ldr	r2, [r1, #12]
   202c4:	add	fp, pc, fp
   202c8:	ldr	r1, [pc, #704]	; 20590 <__printf_chk@plt+0x1bdf0>
   202cc:	sub	sl, r3, #2
   202d0:	ldr	r6, [pc, #700]	; 20594 <__printf_chk@plt+0x1bdf4>
   202d4:	mov	r9, fp
   202d8:	add	r1, pc, r1
   202dc:	ldr	r8, [sp, #56]	; 0x38
   202e0:	str	r1, [sp, #24]
   202e4:	add	r6, pc, r6
   202e8:	str	sl, [sp, #28]
   202ec:	b	20300 <__printf_chk@plt+0x1bb60>
   202f0:	ldr	r3, [r9, #8]
   202f4:	add	r4, r4, #1
   202f8:	cmp	r3, r4
   202fc:	bls	2039c <__printf_chk@plt+0x1bbfc>
   20300:	lsr	r3, r4, #5
   20304:	and	r1, r4, #31
   20308:	ldr	r3, [r2, r3, lsl #2]
   2030c:	ands	sl, r3, r5, lsl r1
   20310:	bne	202f0 <__printf_chk@plt+0x1bb50>
   20314:	lsl	r2, r4, #1
   20318:	ldr	r0, [sp, #24]
   2031c:	mov	fp, r2
   20320:	mov	r1, r2
   20324:	bl	1f034 <__printf_chk@plt+0x1a894>
   20328:	mov	r0, r8
   2032c:	mov	r1, fp
   20330:	bl	4200 <BN_set_word@plt>
   20334:	cmp	r0, #0
   20338:	beq	20548 <__printf_chk@plt+0x1bda8>
   2033c:	mov	r0, r8
   20340:	mov	r1, r8
   20344:	ldr	r2, [r6, #4]
   20348:	bl	3dd4 <BN_add@plt>
   2034c:	cmp	r0, #0
   20350:	beq	20504 <__printf_chk@plt+0x1bd64>
   20354:	ldr	lr, [r6]
   20358:	mov	r1, #4
   2035c:	ldr	r2, [sp, #28]
   20360:	ldr	r0, [sp, #40]	; 0x28
   20364:	str	sl, [sp, #4]
   20368:	mov	r3, lr
   2036c:	str	r2, [sp]
   20370:	mov	r2, #2
   20374:	str	r8, [sp, #8]
   20378:	bl	1f950 <__printf_chk@plt+0x1b1b0>
   2037c:	ldr	r2, [r6, #12]
   20380:	cmn	r0, #1
   20384:	beq	20484 <__printf_chk@plt+0x1bce4>
   20388:	ldr	r3, [r9, #8]
   2038c:	add	r4, r4, #1
   20390:	add	r7, r7, #1
   20394:	cmp	r3, r4
   20398:	bhi	20300 <__printf_chk@plt+0x1bb60>
   2039c:	mov	r4, #0
   203a0:	add	r0, sp, #72	; 0x48
   203a4:	str	r2, [sp, #20]
   203a8:	ldr	r5, [pc, #488]	; 20598 <__printf_chk@plt+0x1bdf8>
   203ac:	bl	45a8 <time@plt>
   203b0:	ldr	r2, [sp, #20]
   203b4:	add	r5, pc, r5
   203b8:	mov	r0, r2
   203bc:	bl	3bdc <free@plt>
   203c0:	ldr	r0, [r5, #160]	; 0xa0
   203c4:	bl	3bdc <free@plt>
   203c8:	ldr	r0, [r5, #152]	; 0x98
   203cc:	bl	3bdc <free@plt>
   203d0:	add	r0, sp, #72	; 0x48
   203d4:	bl	4008 <ctime@plt>
   203d8:	mov	r2, r7
   203dc:	mov	r1, r0
   203e0:	ldr	r0, [pc, #436]	; 2059c <__printf_chk@plt+0x1bdfc>
   203e4:	add	r0, pc, r0
   203e8:	bl	1eefc <__printf_chk@plt+0x1a75c>
   203ec:	mov	r0, r4
   203f0:	ldr	r1, [sp, #52]	; 0x34
   203f4:	ldr	r2, [sp, #76]	; 0x4c
   203f8:	ldr	r3, [r1]
   203fc:	cmp	r2, r3
   20400:	bne	20528 <__printf_chk@plt+0x1bd88>
   20404:	add	sp, sp, #84	; 0x54
   20408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2040c:	ldr	r0, [pc, #396]	; 205a0 <__printf_chk@plt+0x1be00>
   20410:	mov	r2, #127	; 0x7f
   20414:	add	r0, pc, r0
   20418:	bl	1eefc <__printf_chk@plt+0x1a75c>
   2041c:	ldr	r2, [r4, #148]	; 0x94
   20420:	mov	r3, #127	; 0x7f
   20424:	str	r3, [r4, #144]	; 0x90
   20428:	cmp	r2, #33292288	; 0x1fc0000
   2042c:	mov	r1, r3
   20430:	bls	2045c <__printf_chk@plt+0x1bcbc>
   20434:	ldr	r0, [pc, #360]	; 205a4 <__printf_chk@plt+0x1be04>
   20438:	lsl	r2, r2, #2
   2043c:	add	r0, pc, r0
   20440:	bl	1eefc <__printf_chk@plt+0x1a75c>
   20444:	ldr	r3, [pc, #348]	; 205a8 <__printf_chk@plt+0x1be08>
   20448:	add	r3, pc, r3
   2044c:	ldr	r2, [r3, #144]	; 0x90
   20450:	lsl	r2, r2, #18
   20454:	str	r2, [r3, #148]	; 0x94
   20458:	b	1fedc <__printf_chk@plt+0x1b73c>
   2045c:	ldr	r0, [pc, #328]	; 205ac <__printf_chk@plt+0x1be0c>
   20460:	lsl	r2, r2, #2
   20464:	add	r0, pc, r0
   20468:	bl	1eefc <__printf_chk@plt+0x1a75c>
   2046c:	ldr	r3, [pc, #316]	; 205b0 <__printf_chk@plt+0x1be10>
   20470:	add	r3, pc, r3
   20474:	ldr	r2, [r3, #144]	; 0x90
   20478:	lsl	r2, r2, #18
   2047c:	str	r2, [r3, #148]	; 0x94
   20480:	b	1fedc <__printf_chk@plt+0x1b73c>
   20484:	mov	r4, r0
   20488:	b	203a0 <__printf_chk@plt+0x1bc00>
   2048c:	mov	r2, #1
   20490:	mov	r1, r5
   20494:	mov	r3, r2
   20498:	bl	43bc <BN_rand@plt>
   2049c:	cmp	r0, #0
   204a0:	bne	1ff94 <__printf_chk@plt+0x1b7f4>
   204a4:	ldr	r0, [pc, #264]	; 205b4 <__printf_chk@plt+0x1be14>
   204a8:	add	r0, pc, r0
   204ac:	bl	1c8d4 <__printf_chk@plt+0x18134>
   204b0:	mov	r3, #3
   204b4:	movt	r3, #1
   204b8:	str	r3, [fp, #172]	; 0xac
   204bc:	b	20094 <__printf_chk@plt+0x1b8f4>
   204c0:	ldr	r0, [pc, #240]	; 205b8 <__printf_chk@plt+0x1be18>
   204c4:	mov	r1, r3
   204c8:	mov	r2, #65536	; 0x10000
   204cc:	add	r0, pc, r0
   204d0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   204d4:	mvn	r0, #0
   204d8:	b	203f0 <__printf_chk@plt+0x1bc50>
   204dc:	ldr	r0, [pc, #216]	; 205bc <__printf_chk@plt+0x1be1c>
   204e0:	mov	r1, r2
   204e4:	mov	r2, #512	; 0x200
   204e8:	add	r0, pc, r0
   204ec:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   204f0:	mvn	r0, #0
   204f4:	b	203f0 <__printf_chk@plt+0x1bc50>
   204f8:	ldr	r0, [pc, #192]	; 205c0 <__printf_chk@plt+0x1be20>
   204fc:	add	r0, pc, r0
   20500:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20504:	ldr	r0, [pc, #184]	; 205c4 <__printf_chk@plt+0x1be24>
   20508:	add	r0, pc, r0
   2050c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20510:	ldr	r0, [pc, #176]	; 205c8 <__printf_chk@plt+0x1be28>
   20514:	add	r0, pc, r0
   20518:	bl	1c8d4 <__printf_chk@plt+0x18134>
   2051c:	ldr	r0, [pc, #168]	; 205cc <__printf_chk@plt+0x1be2c>
   20520:	add	r0, pc, r0
   20524:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20528:	bl	41b8 <__stack_chk_fail@plt>
   2052c:	ldr	r0, [pc, #156]	; 205d0 <__printf_chk@plt+0x1be30>
   20530:	mov	r1, #8
   20534:	mov	r2, #127	; 0x7f
   20538:	add	r0, pc, r0
   2053c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   20540:	mvn	r0, #0
   20544:	b	203f0 <__printf_chk@plt+0x1bc50>
   20548:	ldr	r0, [pc, #132]	; 205d4 <__printf_chk@plt+0x1be34>
   2054c:	add	r0, pc, r0
   20550:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20554:			; <UNDEFINED> instruction: 0x00056cbc
   20558:	andeq	r0, r0, r8, lsl #9
   2055c:	andeq	r7, r5, ip, asr #14
   20560:	andeq	r7, r5, ip, asr #13
   20564:	andeq	r7, r5, r4, lsr #12
   20568:	andeq	r6, r2, r0, asr #25
   2056c:	andeq	r6, r2, r8, asr #25
   20570:	andeq	r7, r5, ip, lsl r5
   20574:	andeq	r7, r5, r4, lsl r5
   20578:	andeq	r7, r5, r0, lsl #10
   2057c:	strdeq	r7, [r5], -r0
   20580:	andeq	r7, r5, r8, ror #9
   20584:	andeq	r7, r5, r4, ror #9
   20588:	andeq	r6, r2, r0, ror #20
   2058c:	strdeq	r7, [r5], -ip
   20590:	andeq	r6, r2, r4, lsr #20
   20594:	ldrdeq	r7, [r5], -ip
   20598:	andeq	r7, r5, ip, lsl #4
   2059c:	andeq	r6, r2, r4, asr r9
   205a0:	andeq	r6, r2, r8, asr #15
   205a4:	andeq	r6, r2, ip, ror #15
   205a8:	andeq	r7, r5, r8, ror r1
   205ac:	muleq	r2, ip, r7
   205b0:	andeq	r7, r5, r0, asr r1
   205b4:			; <UNDEFINED> instruction: 0x000267b8
   205b8:	andeq	r6, r2, r0, ror #13
   205bc:	ldrdeq	r6, [r2], -ip
   205c0:	andeq	r6, r2, r4, asr r7
   205c4:	andeq	r6, r2, r0, lsr #16
   205c8:	andeq	r6, r2, ip, asr r7
   205cc:	andeq	r6, r2, r0, ror #14
   205d0:	andeq	r6, r2, r8, asr #12
   205d4:	andeq	r6, r2, r8, asr #15
   205d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   205dc:	sub	sp, sp, #132	; 0x84
   205e0:	ldr	ip, [pc, #2172]	; 20e64 <__printf_chk@plt+0x1c6c4>
   205e4:	str	r2, [sp, #60]	; 0x3c
   205e8:	ldr	r2, [pc, #2168]	; 20e68 <__printf_chk@plt+0x1c6c8>
   205ec:	add	ip, pc, ip
   205f0:	str	r3, [sp, #76]	; 0x4c
   205f4:	str	r1, [sp, #92]	; 0x5c
   205f8:	mov	r3, ip
   205fc:	str	r0, [sp, #36]	; 0x24
   20600:	ldr	r2, [ip, r2]
   20604:	ldr	lr, [sp, #60]	; 0x3c
   20608:	ldr	fp, [sp, #168]	; 0xa8
   2060c:	str	r2, [sp, #68]	; 0x44
   20610:	cmp	lr, #3
   20614:	ldr	r2, [r2]
   20618:	ldr	r5, [sp, #172]	; 0xac
   2061c:	ldr	r3, [sp, #176]	; 0xb0
   20620:	str	r2, [sp, #124]	; 0x7c
   20624:	bls	20e00 <__printf_chk@plt+0x1c660>
   20628:	cmp	r3, #0
   2062c:	addne	r3, r3, r5
   20630:	strne	r3, [sp, #28]
   20634:	beq	20cc8 <__printf_chk@plt+0x1c528>
   20638:	add	r4, sp, #116	; 0x74
   2063c:	mov	r0, r4
   20640:	bl	45a8 <time@plt>
   20644:	bl	4740 <BN_new@plt>
   20648:	cmp	r0, #0
   2064c:	str	r0, [sp, #48]	; 0x30
   20650:	beq	20e30 <__printf_chk@plt+0x1c690>
   20654:	bl	4740 <BN_new@plt>
   20658:	cmp	r0, #0
   2065c:	str	r0, [sp, #52]	; 0x34
   20660:	beq	20e30 <__printf_chk@plt+0x1c690>
   20664:	bl	4014 <BN_CTX_new@plt>
   20668:	cmp	r0, #0
   2066c:	str	r0, [sp, #72]	; 0x48
   20670:	beq	20e24 <__printf_chk@plt+0x1c684>
   20674:	mov	r0, r4
   20678:	bl	4008 <ctime@plt>
   2067c:	ldr	r2, [sp, #60]	; 0x3c
   20680:	ldr	r3, [sp, #76]	; 0x4c
   20684:	mov	r1, r0
   20688:	ldr	r0, [pc, #2012]	; 20e6c <__printf_chk@plt+0x1c6cc>
   2068c:	add	r0, pc, r0
   20690:	bl	1f034 <__printf_chk@plt+0x1a894>
   20694:	cmp	fp, #0
   20698:	moveq	r4, fp
   2069c:	beq	206f8 <__printf_chk@plt+0x1bf58>
   206a0:	ldr	r1, [pc, #1992]	; 20e70 <__printf_chk@plt+0x1c6d0>
   206a4:	mov	r0, fp
   206a8:	mov	r3, #0
   206ac:	str	r3, [sp, #120]	; 0x78
   206b0:	add	r1, pc, r1
   206b4:	bl	462c <fopen64@plt>
   206b8:	subs	r4, r0, #0
   206bc:	beq	206f8 <__printf_chk@plt+0x1bf58>
   206c0:	ldr	r1, [pc, #1964]	; 20e74 <__printf_chk@plt+0x1c6d4>
   206c4:	add	r2, sp, #120	; 0x78
   206c8:	add	r1, pc, r1
   206cc:	bl	3aa4 <fscanf@plt>
   206d0:	cmp	r0, #0
   206d4:	ble	20d6c <__printf_chk@plt+0x1c5cc>
   206d8:	ldr	r0, [pc, #1944]	; 20e78 <__printf_chk@plt+0x1c6d8>
   206dc:	mov	r1, fp
   206e0:	ldr	r2, [sp, #120]	; 0x78
   206e4:	add	r0, pc, r0
   206e8:	bl	1eefc <__printf_chk@plt+0x1a75c>
   206ec:	mov	r0, r4
   206f0:	bl	44a0 <fclose@plt>
   206f4:	ldr	r4, [sp, #120]	; 0x78
   206f8:	ldr	r0, [sp, #28]
   206fc:	cmp	r4, r5
   20700:	movcc	r4, r5
   20704:	str	r4, [sp, #32]
   20708:	cmn	r0, #1
   2070c:	beq	20cd4 <__printf_chk@plt+0x1c534>
   20710:	ldr	r0, [pc, #1892]	; 20e7c <__printf_chk@plt+0x1c6dc>
   20714:	ldr	r1, [sp, #32]
   20718:	add	r0, pc, r0
   2071c:	ldr	r2, [sp, #28]
   20720:	bl	1efcc <__printf_chk@plt+0x1a82c>
   20724:	movw	r0, #8293	; 0x2065
   20728:	mov	r1, #0
   2072c:	str	r1, [sp, #56]	; 0x38
   20730:	bl	21798 <__printf_chk@plt+0x1cff8>
   20734:	ldr	r3, [sp, #32]
   20738:	mvn	r6, #99	; 0x63
   2073c:	ldr	r2, [sp, #56]	; 0x38
   20740:	mov	r8, fp
   20744:	ldr	r7, [pc, #1844]	; 20e80 <__printf_chk@plt+0x1c6e0>
   20748:	mul	r6, r6, r3
   2074c:	str	r2, [sp, #80]	; 0x50
   20750:	mov	r4, r2
   20754:	ldr	lr, [pc, #1832]	; 20e84 <__printf_chk@plt+0x1c6e4>
   20758:	ldr	r1, [pc, #1832]	; 20e88 <__printf_chk@plt+0x1c6e8>
   2075c:	add	r7, pc, r7
   20760:	ldr	r2, [pc, #1828]	; 20e8c <__printf_chk@plt+0x1c6ec>
   20764:	add	lr, pc, lr
   20768:	ldr	r3, [pc, #1824]	; 20e90 <__printf_chk@plt+0x1c6f0>
   2076c:	add	r1, pc, r1
   20770:	add	r2, pc, r2
   20774:	str	lr, [sp, #44]	; 0x2c
   20778:	add	r3, pc, r3
   2077c:	add	r6, r6, #100	; 0x64
   20780:	str	r1, [sp, #96]	; 0x60
   20784:	str	r2, [sp, #100]	; 0x64
   20788:	str	r3, [sp, #88]	; 0x58
   2078c:	mov	r5, r0
   20790:	ldr	r0, [pc, #1788]	; 20e94 <__printf_chk@plt+0x1c6f4>
   20794:	add	r0, pc, r0
   20798:	str	r0, [sp, #84]	; 0x54
   2079c:	b	20850 <__printf_chk@plt+0x1c0b0>
   207a0:	cmp	r8, #0
   207a4:	beq	207b4 <__printf_chk@plt+0x1c014>
   207a8:	mov	r0, r8
   207ac:	mov	r1, r4
   207b0:	bl	1fbc0 <__printf_chk@plt+0x1b420>
   207b4:	bl	24974 <__printf_chk@plt+0x201d4>
   207b8:	ldr	sl, [r7, #176]	; 0xb0
   207bc:	cmp	sl, #0
   207c0:	mov	r9, r0
   207c4:	str	r0, [sp, #120]	; 0x78
   207c8:	streq	r0, [r7, #180]	; 0xb4
   207cc:	streq	r0, [r7, #176]	; 0xb0
   207d0:	beq	207e4 <__printf_chk@plt+0x1c044>
   207d4:	ldr	r1, [r7, #180]	; 0xb4
   207d8:	bl	423b4 <__printf_chk@plt+0x3dc14>
   207dc:	cmp	r0, #300	; 0x12c
   207e0:	bge	208a8 <__printf_chk@plt+0x1c108>
   207e4:	mov	r0, r5
   207e8:	bl	4458 <strlen@plt>
   207ec:	cmp	r0, #13
   207f0:	bls	20898 <__printf_chk@plt+0x1c0f8>
   207f4:	ldrb	r3, [r5]
   207f8:	and	r3, r3, #253	; 0xfd
   207fc:	cmp	r3, #33	; 0x21
   20800:	beq	20898 <__printf_chk@plt+0x1c0f8>
   20804:	add	fp, sp, #128	; 0x80
   20808:	add	r0, r5, #14
   2080c:	mov	r2, #10
   20810:	str	r0, [fp, #-16]!
   20814:	mov	r1, fp
   20818:	bl	3e28 <strtoul@plt>
   2081c:	mov	r1, fp
   20820:	mov	r2, #10
   20824:	str	r0, [sp, #40]	; 0x28
   20828:	ldr	r0, [sp, #112]	; 0x70
   2082c:	bl	3e28 <strtoul@plt>
   20830:	tst	r0, #1
   20834:	mov	r9, r0
   20838:	beq	20988 <__printf_chk@plt+0x1c1e8>
   2083c:	ldr	r0, [pc, #1620]	; 20e98 <__printf_chk@plt+0x1c6f8>
   20840:	mov	r1, r4
   20844:	add	r0, pc, r0
   20848:	bl	1f034 <__printf_chk@plt+0x1a894>
   2084c:	add	r6, r6, #100	; 0x64
   20850:	mov	r0, r5
   20854:	movw	r1, #8293	; 0x2065
   20858:	ldr	r2, [sp, #36]	; 0x24
   2085c:	bl	438c <fgets@plt>
   20860:	cmp	r0, #0
   20864:	beq	20c08 <__printf_chk@plt+0x1c468>
   20868:	ldr	r0, [sp, #28]
   2086c:	cmp	r4, r0
   20870:	beq	20ca4 <__printf_chk@plt+0x1c504>
   20874:	ldr	lr, [sp, #32]
   20878:	add	r4, r4, #1
   2087c:	cmp	lr, r4
   20880:	bcc	207a0 <__printf_chk@plt+0x1c000>
   20884:	ldr	r0, [pc, #1552]	; 20e9c <__printf_chk@plt+0x1c6fc>
   20888:	mov	r1, r4
   2088c:	add	r0, pc, r0
   20890:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   20894:	b	2084c <__printf_chk@plt+0x1c0ac>
   20898:	ldr	r0, [sp, #44]	; 0x2c
   2089c:	mov	r1, r4
   208a0:	bl	1f034 <__printf_chk@plt+0x1a894>
   208a4:	b	2084c <__printf_chk@plt+0x1c0ac>
   208a8:	mov	r1, sl
   208ac:	str	r9, [r7, #180]	; 0xb4
   208b0:	mov	r0, r9
   208b4:	add	fp, sp, #120	; 0x78
   208b8:	bl	423b4 <__printf_chk@plt+0x3dc14>
   208bc:	ldr	r1, [sp, #32]
   208c0:	rsb	r9, r1, r4
   208c4:	mov	sl, r0
   208c8:	mov	r0, fp
   208cc:	bl	45a8 <time@plt>
   208d0:	ldr	r2, [sp, #28]
   208d4:	cmn	r2, #1
   208d8:	beq	20bc8 <__printf_chk@plt+0x1c428>
   208dc:	ldr	lr, [sp, #28]
   208e0:	ldr	r0, [sp, #32]
   208e4:	rsb	r3, r0, lr
   208e8:	mov	r0, r6
   208ec:	str	r3, [sp, #20]
   208f0:	mov	r1, r3
   208f4:	bl	41ad0 <__printf_chk@plt+0x3d330>
   208f8:	vmov	s11, sl
   208fc:	vcvt.f64.s32	d6, s11
   20900:	vmov	s11, r9
   20904:	vcvt.f64.u32	d7, s11
   20908:	vdiv.f64	d6, d6, d7
   2090c:	mov	r2, r0
   20910:	ldr	r0, [sp, #28]
   20914:	str	r2, [sp, #24]
   20918:	rsb	r1, r4, r0
   2091c:	vmov	s11, r1
   20920:	vcvt.f64.u32	d7, s11
   20924:	vmul.f64	d7, d6, d7
   20928:	vcvt.u32.f64	s13, d7
   2092c:	vmov	r0, s13
   20930:	bl	1faa0 <__printf_chk@plt+0x1b300>
   20934:	bl	21878 <__printf_chk@plt+0x1d0d8>
   20938:	str	r0, [sp, #40]	; 0x28
   2093c:	mov	r0, fp
   20940:	bl	4008 <ctime@plt>
   20944:	mov	fp, r0
   20948:	mov	r0, sl
   2094c:	bl	1faa0 <__printf_chk@plt+0x1b300>
   20950:	ldr	r2, [sp, #24]
   20954:	ldr	r1, [sp, #40]	; 0x28
   20958:	ldr	r3, [sp, #20]
   2095c:	str	r2, [sp]
   20960:	mov	r2, r9
   20964:	str	r1, [sp, #8]
   20968:	mov	r1, fp
   2096c:	str	r0, [sp, #4]
   20970:	ldr	r0, [pc, #1320]	; 20ea0 <__printf_chk@plt+0x1c700>
   20974:	add	r0, pc, r0
   20978:	bl	1eefc <__printf_chk@plt+0x1a75c>
   2097c:	ldr	r0, [sp, #40]	; 0x28
   20980:	bl	3bdc <free@plt>
   20984:	b	207e4 <__printf_chk@plt+0x1c044>
   20988:	mov	r1, fp
   2098c:	mov	r2, #10
   20990:	ldr	r0, [sp, #112]	; 0x70
   20994:	bl	3e28 <strtoul@plt>
   20998:	mov	r1, fp
   2099c:	mov	r2, #10
   209a0:	str	r0, [sp, #64]	; 0x40
   209a4:	ldr	r0, [sp, #112]	; 0x70
   209a8:	bl	3e28 <strtoul@plt>
   209ac:	mov	r1, fp
   209b0:	mov	r2, #16
   209b4:	mov	sl, r0
   209b8:	ldr	r0, [sp, #112]	; 0x70
   209bc:	bl	3e28 <strtoul@plt>
   209c0:	ldr	r3, [sp, #112]	; 0x70
   209c4:	ldrb	r2, [r3]
   209c8:	cmp	r2, #32
   209cc:	mov	fp, r0
   209d0:	bne	20d64 <__printf_chk@plt+0x1c5c4>
   209d4:	add	r3, r3, #1
   209d8:	mov	r2, r3
   209dc:	add	r3, r3, #1
   209e0:	ldrb	r1, [r2]
   209e4:	cmp	r1, #32
   209e8:	beq	209d8 <__printf_chk@plt+0x1c238>
   209ec:	ldr	r3, [sp, #40]	; 0x28
   209f0:	str	r2, [sp, #112]	; 0x70
   209f4:	cmp	r3, #5
   209f8:	addls	pc, pc, r3, lsl #2
   209fc:	b	20bf8 <__printf_chk@plt+0x1c458>
   20a00:	b	20aa8 <__printf_chk@plt+0x1c308>
   20a04:	b	20aa8 <__printf_chk@plt+0x1c308>
   20a08:	b	20aa8 <__printf_chk@plt+0x1c308>
   20a0c:	b	20aa8 <__printf_chk@plt+0x1c308>
   20a10:	b	20a18 <__printf_chk@plt+0x1c278>
   20a14:	b	20aa8 <__printf_chk@plt+0x1c308>
   20a18:	ldr	r0, [pc, #1156]	; 20ea4 <__printf_chk@plt+0x1c704>
   20a1c:	mov	r1, r4
   20a20:	mov	r2, #4
   20a24:	add	r0, pc, r0
   20a28:	bl	1f034 <__printf_chk@plt+0x1a894>
   20a2c:	ldr	lr, [sp, #52]	; 0x34
   20a30:	add	r0, sp, #128	; 0x80
   20a34:	ldr	r1, [sp, #112]	; 0x70
   20a38:	str	lr, [r0, #-20]!	; 0xffffffec
   20a3c:	bl	3c30 <BN_hex2bn@plt>
   20a40:	cmp	r0, #0
   20a44:	beq	20e58 <__printf_chk@plt+0x1c6b8>
   20a48:	ldr	r0, [sp, #48]	; 0x30
   20a4c:	mov	r2, #1
   20a50:	ldr	r1, [sp, #52]	; 0x34
   20a54:	bl	4770 <BN_lshift@plt>
   20a58:	cmp	r0, #0
   20a5c:	beq	20e48 <__printf_chk@plt+0x1c6a8>
   20a60:	ldr	r0, [sp, #48]	; 0x30
   20a64:	mov	r1, #1
   20a68:	bl	3f9c <BN_add_word@plt>
   20a6c:	cmp	r0, #0
   20a70:	beq	20e3c <__printf_chk@plt+0x1c69c>
   20a74:	add	sl, sl, #1
   20a78:	mov	fp, #0
   20a7c:	ldr	r0, [sp, #48]	; 0x30
   20a80:	bl	43e0 <BN_num_bits@plt>
   20a84:	add	r3, sl, #1
   20a88:	cmp	r0, r3
   20a8c:	beq	20afc <__printf_chk@plt+0x1c35c>
   20a90:	ldr	r0, [pc, #1040]	; 20ea8 <__printf_chk@plt+0x1c708>
   20a94:	mov	r2, sl
   20a98:	mov	r1, r4
   20a9c:	add	r0, pc, r0
   20aa0:	bl	1f034 <__printf_chk@plt+0x1a894>
   20aa4:	b	2084c <__printf_chk@plt+0x1c0ac>
   20aa8:	ldr	r0, [pc, #1020]	; 20eac <__printf_chk@plt+0x1c70c>
   20aac:	mov	r1, r4
   20ab0:	ldr	r2, [sp, #40]	; 0x28
   20ab4:	add	r0, pc, r0
   20ab8:	bl	1f034 <__printf_chk@plt+0x1a894>
   20abc:	ldr	r1, [sp, #48]	; 0x30
   20ac0:	add	r0, sp, #128	; 0x80
   20ac4:	str	r1, [r0, #-20]!	; 0xffffffec
   20ac8:	ldr	r1, [sp, #112]	; 0x70
   20acc:	bl	3c30 <BN_hex2bn@plt>
   20ad0:	cmp	r0, #0
   20ad4:	beq	20e58 <__printf_chk@plt+0x1c6b8>
   20ad8:	ldr	r0, [sp, #52]	; 0x34
   20adc:	mov	r2, #1
   20ae0:	ldr	r1, [sp, #48]	; 0x30
   20ae4:	bl	4530 <BN_rshift@plt>
   20ae8:	cmp	r0, #0
   20aec:	bne	20a7c <__printf_chk@plt+0x1c2dc>
   20af0:	ldr	r0, [pc, #952]	; 20eb0 <__printf_chk@plt+0x1c710>
   20af4:	add	r0, pc, r0
   20af8:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20afc:	movw	r3, #510	; 0x1fe
   20b00:	cmp	sl, r3
   20b04:	bls	20cb0 <__printf_chk@plt+0x1c510>
   20b08:	tst	r9, #4
   20b0c:	ldrne	r2, [sp, #64]	; 0x40
   20b10:	ldreq	lr, [sp, #60]	; 0x3c
   20b14:	ldrne	r3, [sp, #60]	; 0x3c
   20b18:	streq	lr, [sp, #40]	; 0x28
   20b1c:	addne	r2, r2, r3
   20b20:	strne	r2, [sp, #40]	; 0x28
   20b24:	cmp	fp, #0
   20b28:	beq	20d04 <__printf_chk@plt+0x1c564>
   20b2c:	ldr	r3, [sp, #76]	; 0x4c
   20b30:	cmp	r3, fp
   20b34:	cmpne	r3, #0
   20b38:	moveq	r3, #0
   20b3c:	movne	r3, #1
   20b40:	str	r3, [sp, #64]	; 0x40
   20b44:	bne	20ce8 <__printf_chk@plt+0x1c548>
   20b48:	mov	r1, #1
   20b4c:	ldr	r0, [sp, #52]	; 0x34
   20b50:	ldr	r2, [sp, #72]	; 0x48
   20b54:	ldr	r3, [sp, #64]	; 0x40
   20b58:	bl	450c <BN_is_prime_ex@plt>
   20b5c:	ldr	r1, [sp, #56]	; 0x38
   20b60:	add	r1, r1, #1
   20b64:	str	r1, [sp, #56]	; 0x38
   20b68:	cmp	r0, #0
   20b6c:	ble	20d98 <__printf_chk@plt+0x1c5f8>
   20b70:	ldr	r0, [sp, #48]	; 0x30
   20b74:	ldr	r1, [sp, #60]	; 0x3c
   20b78:	ldr	r2, [sp, #72]	; 0x48
   20b7c:	ldr	r3, [sp, #64]	; 0x40
   20b80:	bl	450c <BN_is_prime_ex@plt>
   20b84:	cmp	r0, #0
   20b88:	beq	20d88 <__printf_chk@plt+0x1c5e8>
   20b8c:	ldr	r0, [sp, #84]	; 0x54
   20b90:	mov	r1, r4
   20b94:	bl	1efcc <__printf_chk@plt+0x1a82c>
   20b98:	ldr	r2, [sp, #60]	; 0x3c
   20b9c:	ldr	r0, [sp, #52]	; 0x34
   20ba0:	sub	r1, r2, #1
   20ba4:	ldr	r3, [sp, #64]	; 0x40
   20ba8:	ldr	r2, [sp, #72]	; 0x48
   20bac:	bl	450c <BN_is_prime_ex@plt>
   20bb0:	cmp	r0, #0
   20bb4:	bne	20db4 <__printf_chk@plt+0x1c614>
   20bb8:	ldr	r0, [sp, #100]	; 0x64
   20bbc:	mov	r1, r4
   20bc0:	bl	1efcc <__printf_chk@plt+0x1a82c>
   20bc4:	b	2084c <__printf_chk@plt+0x1c0ac>
   20bc8:	mov	r0, fp
   20bcc:	bl	4008 <ctime@plt>
   20bd0:	mov	fp, r0
   20bd4:	mov	r0, sl
   20bd8:	bl	1faa0 <__printf_chk@plt+0x1b300>
   20bdc:	mov	r1, fp
   20be0:	mov	r2, r9
   20be4:	mov	r3, r0
   20be8:	ldr	r0, [pc, #708]	; 20eb4 <__printf_chk@plt+0x1c714>
   20bec:	add	r0, pc, r0
   20bf0:	bl	1eefc <__printf_chk@plt+0x1a75c>
   20bf4:	b	207e4 <__printf_chk@plt+0x1c044>
   20bf8:	ldr	r0, [pc, #696]	; 20eb8 <__printf_chk@plt+0x1c718>
   20bfc:	add	r0, pc, r0
   20c00:	bl	1f034 <__printf_chk@plt+0x1a894>
   20c04:	b	20a7c <__printf_chk@plt+0x1c2dc>
   20c08:	mov	fp, r8
   20c0c:	mov	r6, r0
   20c10:	add	r4, sp, #120	; 0x78
   20c14:	mov	r0, r4
   20c18:	bl	45a8 <time@plt>
   20c1c:	mov	r0, r5
   20c20:	bl	3bdc <free@plt>
   20c24:	ldr	r0, [sp, #48]	; 0x30
   20c28:	bl	3d80 <BN_free@plt>
   20c2c:	ldr	r0, [sp, #52]	; 0x34
   20c30:	bl	3d80 <BN_free@plt>
   20c34:	ldr	r0, [sp, #72]	; 0x48
   20c38:	bl	4650 <BN_CTX_free@plt>
   20c3c:	cmp	fp, #0
   20c40:	beq	20c4c <__printf_chk@plt+0x1c4ac>
   20c44:	mov	r0, fp
   20c48:	bl	4020 <unlink@plt>
   20c4c:	mov	r0, r4
   20c50:	ldr	r4, [pc, #612]	; 20ebc <__printf_chk@plt+0x1c71c>
   20c54:	bl	4008 <ctime@plt>
   20c58:	ldr	r1, [sp, #116]	; 0x74
   20c5c:	add	r4, pc, r4
   20c60:	mov	r5, r0
   20c64:	ldr	r0, [sp, #120]	; 0x78
   20c68:	bl	423b4 <__printf_chk@plt+0x3dc14>
   20c6c:	mov	r1, r5
   20c70:	ldr	r2, [sp, #80]	; 0x50
   20c74:	ldr	r3, [sp, #56]	; 0x38
   20c78:	str	r0, [sp]
   20c7c:	mov	r0, r4
   20c80:	bl	1eefc <__printf_chk@plt+0x1a75c>
   20c84:	mov	r0, r6
   20c88:	ldr	r1, [sp, #68]	; 0x44
   20c8c:	ldr	r2, [sp, #124]	; 0x7c
   20c90:	ldr	r3, [r1]
   20c94:	cmp	r2, r3
   20c98:	bne	20e54 <__printf_chk@plt+0x1c6b4>
   20c9c:	add	sp, sp, #132	; 0x84
   20ca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ca4:	mov	fp, r8
   20ca8:	mov	r6, #0
   20cac:	b	20c10 <__printf_chk@plt+0x1c470>
   20cb0:	ldr	r0, [pc, #520]	; 20ec0 <__printf_chk@plt+0x1c720>
   20cb4:	mov	r2, sl
   20cb8:	mov	r1, r4
   20cbc:	add	r0, pc, r0
   20cc0:	bl	1f034 <__printf_chk@plt+0x1a894>
   20cc4:	b	2084c <__printf_chk@plt+0x1c0ac>
   20cc8:	bl	1fd74 <__printf_chk@plt+0x1b5d4>
   20ccc:	str	r0, [sp, #28]
   20cd0:	b	20638 <__printf_chk@plt+0x1be98>
   20cd4:	ldr	r0, [pc, #488]	; 20ec4 <__printf_chk@plt+0x1c724>
   20cd8:	mov	r1, r4
   20cdc:	add	r0, pc, r0
   20ce0:	bl	1efcc <__printf_chk@plt+0x1a82c>
   20ce4:	b	20724 <__printf_chk@plt+0x1bf84>
   20ce8:	ldr	r0, [pc, #472]	; 20ec8 <__printf_chk@plt+0x1c728>
   20cec:	mov	r2, fp
   20cf0:	mov	r1, r4
   20cf4:	ldr	r3, [sp, #76]	; 0x4c
   20cf8:	add	r0, pc, r0
   20cfc:	bl	1f034 <__printf_chk@plt+0x1a894>
   20d00:	b	2084c <__printf_chk@plt+0x1c0ac>
   20d04:	ldr	r0, [sp, #48]	; 0x30
   20d08:	mov	r1, #24
   20d0c:	bl	3f3c <BN_mod_word@plt>
   20d10:	cmp	r0, #11
   20d14:	beq	20d80 <__printf_chk@plt+0x1c5e0>
   20d18:	ldr	r0, [sp, #48]	; 0x30
   20d1c:	mov	r1, #12
   20d20:	bl	3f3c <BN_mod_word@plt>
   20d24:	cmp	r0, #5
   20d28:	beq	20dac <__printf_chk@plt+0x1c60c>
   20d2c:	ldr	r0, [sp, #48]	; 0x30
   20d30:	mov	r1, #10
   20d34:	bl	3f3c <BN_mod_word@plt>
   20d38:	bic	r0, r0, #4
   20d3c:	cmp	r0, #3
   20d40:	beq	20df8 <__printf_chk@plt+0x1c658>
   20d44:	ldr	r2, [sp, #76]	; 0x4c
   20d48:	cmp	r2, #0
   20d4c:	bne	20ce8 <__printf_chk@plt+0x1c548>
   20d50:	ldr	r0, [pc, #372]	; 20ecc <__printf_chk@plt+0x1c72c>
   20d54:	mov	r1, r4
   20d58:	add	r0, pc, r0
   20d5c:	bl	1f034 <__printf_chk@plt+0x1a894>
   20d60:	b	2084c <__printf_chk@plt+0x1c0ac>
   20d64:	mov	r2, r3
   20d68:	b	209ec <__printf_chk@plt+0x1c24c>
   20d6c:	ldr	r0, [pc, #348]	; 20ed0 <__printf_chk@plt+0x1c730>
   20d70:	mov	r1, fp
   20d74:	add	r0, pc, r0
   20d78:	bl	1eefc <__printf_chk@plt+0x1a75c>
   20d7c:	b	206ec <__printf_chk@plt+0x1bf4c>
   20d80:	mov	fp, #2
   20d84:	b	20b2c <__printf_chk@plt+0x1c38c>
   20d88:	ldr	r0, [sp, #88]	; 0x58
   20d8c:	mov	r1, r4
   20d90:	bl	1efcc <__printf_chk@plt+0x1a82c>
   20d94:	b	2084c <__printf_chk@plt+0x1c0ac>
   20d98:	ldr	r0, [pc, #308]	; 20ed4 <__printf_chk@plt+0x1c734>
   20d9c:	mov	r1, r4
   20da0:	add	r0, pc, r0
   20da4:	bl	1efcc <__printf_chk@plt+0x1a82c>
   20da8:	b	2084c <__printf_chk@plt+0x1c0ac>
   20dac:	mov	fp, #3
   20db0:	b	20b2c <__printf_chk@plt+0x1c38c>
   20db4:	ldr	r0, [sp, #96]	; 0x60
   20db8:	mov	r1, r4
   20dbc:	bl	1efcc <__printf_chk@plt+0x1a82c>
   20dc0:	ldr	r3, [sp, #48]	; 0x30
   20dc4:	stm	sp, {sl, fp}
   20dc8:	orr	r2, r9, #4
   20dcc:	ldr	r0, [sp, #92]	; 0x5c
   20dd0:	mov	r1, #2
   20dd4:	str	r3, [sp, #8]
   20dd8:	ldr	r3, [sp, #40]	; 0x28
   20ddc:	bl	1f950 <__printf_chk@plt+0x1b1b0>
   20de0:	cmp	r0, #0
   20de4:	bne	20e18 <__printf_chk@plt+0x1c678>
   20de8:	ldr	lr, [sp, #80]	; 0x50
   20dec:	add	lr, lr, #1
   20df0:	str	lr, [sp, #80]	; 0x50
   20df4:	b	2084c <__printf_chk@plt+0x1c0ac>
   20df8:	mov	fp, #5
   20dfc:	b	20b2c <__printf_chk@plt+0x1c38c>
   20e00:	ldr	r0, [pc, #208]	; 20ed8 <__printf_chk@plt+0x1c738>
   20e04:	mov	r1, #4
   20e08:	add	r0, pc, r0
   20e0c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   20e10:	mvn	r0, #0
   20e14:	b	20c88 <__printf_chk@plt+0x1c4e8>
   20e18:	mov	fp, r8
   20e1c:	mvn	r6, #0
   20e20:	b	20c10 <__printf_chk@plt+0x1c470>
   20e24:	ldr	r0, [pc, #176]	; 20edc <__printf_chk@plt+0x1c73c>
   20e28:	add	r0, pc, r0
   20e2c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20e30:	ldr	r0, [pc, #168]	; 20ee0 <__printf_chk@plt+0x1c740>
   20e34:	add	r0, pc, r0
   20e38:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20e3c:	ldr	r0, [pc, #160]	; 20ee4 <__printf_chk@plt+0x1c744>
   20e40:	add	r0, pc, r0
   20e44:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20e48:	ldr	r0, [pc, #152]	; 20ee8 <__printf_chk@plt+0x1c748>
   20e4c:	add	r0, pc, r0
   20e50:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20e54:	bl	41b8 <__stack_chk_fail@plt>
   20e58:	ldr	r0, [pc, #140]	; 20eec <__printf_chk@plt+0x1c74c>
   20e5c:	add	r0, pc, r0
   20e60:	bl	1c8d4 <__printf_chk@plt+0x18134>
   20e64:	andeq	r6, r5, r8, lsr #10
   20e68:	andeq	r0, r0, r8, lsl #9
   20e6c:	strdeq	r6, [r2], -ip
   20e70:	andeq	r3, r2, r4, asr pc
   20e74:	andeq	r6, r2, r8, lsr #8
   20e78:	strdeq	r6, [r2], -ip
   20e7c:	andeq	r6, r2, r0, lsl r7
   20e80:	andeq	r6, r5, r4, ror #28
   20e84:	andeq	r6, r2, r4, ror r7
   20e88:	andeq	r6, r2, ip, lsl r9
   20e8c:	andeq	r6, r2, r0, lsl #18
   20e90:			; <UNDEFINED> instruction: 0x000268bc
   20e94:			; <UNDEFINED> instruction: 0x000268b8
   20e98:			; <UNDEFINED> instruction: 0x000266b0
   20e9c:	andeq	r6, r2, r0, asr #11
   20ea0:	andeq	r6, r2, r0, lsr r5
   20ea4:	andeq	r6, r2, r8, ror #9
   20ea8:	strdeq	r6, [r2], -ip
   20eac:			; <UNDEFINED> instruction: 0x000264b0
   20eb0:	andeq	r6, r2, ip, ror r4
   20eb4:	muleq	r2, ip, r2
   20eb8:	andeq	r6, r2, r8, lsl #7
   20ebc:	andeq	r6, r2, r0, asr r4
   20ec0:	strdeq	r6, [r2], -r8
   20ec4:	andeq	r6, r2, ip, lsr #2
   20ec8:	ldrdeq	r6, [r2], -r8
   20ecc:	muleq	r2, r4, r2
   20ed0:	andeq	r6, r2, r8, asr #32
   20ed4:	andeq	r6, r2, r8, ror #4
   20ed8:	andeq	r5, r2, ip, asr #30
   20edc:	andeq	r5, r2, ip, asr #30
   20ee0:	andeq	r5, r2, ip, lsl lr
   20ee4:	andeq	r6, r2, r0, lsl r1
   20ee8:	strdeq	r6, [r2], -r0
   20eec:	andeq	r6, r2, ip, asr #1
   20ef0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20ef4:	ands	r2, r1, #8
   20ef8:	ldr	r4, [pc, #1060]	; 21324 <__printf_chk@plt+0x1cb84>
   20efc:	sub	sp, sp, #1040	; 0x410
   20f00:	ldr	r3, [pc, #1056]	; 21328 <__printf_chk@plt+0x1cb88>
   20f04:	mov	r5, r1
   20f08:	add	r4, pc, r4
   20f0c:	mov	r9, r0
   20f10:	and	r6, r1, #1
   20f14:	ldr	r7, [r4, r3]
   20f18:	ldr	r3, [r7]
   20f1c:	str	r3, [sp, #1036]	; 0x40c
   20f20:	bne	20f90 <__printf_chk@plt+0x1c7f0>
   20f24:	tst	r1, #2
   20f28:	beq	21154 <__printf_chk@plt+0x1c9b4>
   20f2c:	mov	r0, r2
   20f30:	bl	420c <isatty@plt>
   20f34:	cmp	r0, #0
   20f38:	beq	211d4 <__printf_chk@plt+0x1ca34>
   20f3c:	add	r4, sp, #12
   20f40:	mov	r0, r9
   20f44:	mov	r3, r6
   20f48:	mov	r2, #1024	; 0x400
   20f4c:	mov	r1, r4
   20f50:	bl	403fc <__printf_chk@plt+0x3bc5c>
   20f54:	cmp	r0, #0
   20f58:	beq	21208 <__printf_chk@plt+0x1ca68>
   20f5c:	mov	r0, r4
   20f60:	bl	21878 <__printf_chk@plt+0x1d0d8>
   20f64:	mov	r1, #1024	; 0x400
   20f68:	mov	r5, r0
   20f6c:	mov	r0, r4
   20f70:	bl	4160c <__printf_chk@plt+0x3ce6c>
   20f74:	mov	r0, r5
   20f78:	ldr	r2, [sp, #1036]	; 0x40c
   20f7c:	ldr	r3, [r7]
   20f80:	cmp	r2, r3
   20f84:	bne	21314 <__printf_chk@plt+0x1cb74>
   20f88:	add	sp, sp, #1040	; 0x410
   20f8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20f90:	ldr	r0, [pc, #916]	; 2132c <__printf_chk@plt+0x1cb8c>
   20f94:	add	r0, pc, r0
   20f98:	bl	46e0 <getenv@plt>
   20f9c:	cmp	r0, #0
   20fa0:	beq	2128c <__printf_chk@plt+0x1caec>
   20fa4:	ldr	r0, [pc, #900]	; 21330 <__printf_chk@plt+0x1cb90>
   20fa8:	add	r0, pc, r0
   20fac:	bl	46e0 <getenv@plt>
   20fb0:	cmp	r0, #0
   20fb4:	beq	20f3c <__printf_chk@plt+0x1c79c>
   20fb8:	ldr	r6, [pc, #884]	; 21334 <__printf_chk@plt+0x1cb94>
   20fbc:	add	r6, pc, r6
   20fc0:	mov	r0, r6
   20fc4:	bl	46e0 <getenv@plt>
   20fc8:	cmp	r0, #0
   20fcc:	beq	21220 <__printf_chk@plt+0x1ca80>
   20fd0:	mov	r0, r6
   20fd4:	bl	46e0 <getenv@plt>
   20fd8:	mov	r6, r0
   20fdc:	ldr	r3, [pc, #852]	; 21338 <__printf_chk@plt+0x1cb98>
   20fe0:	ldr	r3, [r4, r3]
   20fe4:	ldr	r0, [r3]
   20fe8:	bl	4608 <fflush@plt>
   20fec:	cmp	r0, #0
   20ff0:	bne	2122c <__printf_chk@plt+0x1ca8c>
   20ff4:	cmp	r6, #0
   20ff8:	beq	21318 <__printf_chk@plt+0x1cb78>
   20ffc:	add	r0, sp, #4
   21000:	bl	4794 <pipe@plt>
   21004:	cmp	r0, #0
   21008:	blt	212c0 <__printf_chk@plt+0x1cb20>
   2100c:	mov	r1, #0
   21010:	mov	r0, #17
   21014:	bl	3d028 <__printf_chk@plt+0x38888>
   21018:	mov	sl, r0
   2101c:	bl	41dc <fork@plt>
   21020:	subs	r8, r0, #0
   21024:	blt	212e0 <__printf_chk@plt+0x1cb40>
   21028:	beq	2117c <__printf_chk@plt+0x1c9dc>
   2102c:	ldr	r0, [sp, #8]
   21030:	add	r6, sp, #12
   21034:	bl	3f24 <close@plt>
   21038:	mov	r4, #0
   2103c:	movw	r9, #1023	; 0x3ff
   21040:	b	21058 <__printf_chk@plt+0x1c8b8>
   21044:	cmp	r0, #0
   21048:	ble	21084 <__printf_chk@plt+0x1c8e4>
   2104c:	add	r4, r4, r0
   21050:	cmp	r4, r9
   21054:	beq	21084 <__printf_chk@plt+0x1c8e4>
   21058:	rsb	r2, r4, #1020	; 0x3fc
   2105c:	ldr	r0, [sp, #4]
   21060:	add	r2, r2, #3
   21064:	add	r1, r6, r4
   21068:	bl	3f60 <read@plt>
   2106c:	cmn	r0, #1
   21070:	bne	21044 <__printf_chk@plt+0x1c8a4>
   21074:	bl	45cc <__errno_location@plt>
   21078:	ldr	r3, [r0]
   2107c:	cmp	r3, #4
   21080:	beq	21050 <__printf_chk@plt+0x1c8b0>
   21084:	add	r3, sp, #1040	; 0x410
   21088:	ldr	r0, [sp, #4]
   2108c:	add	r4, r3, r4
   21090:	mov	r3, #0
   21094:	strb	r3, [r4, #-1028]	; 0xfffffbfc
   21098:	bl	3f24 <close@plt>
   2109c:	b	210b0 <__printf_chk@plt+0x1c910>
   210a0:	bl	45cc <__errno_location@plt>
   210a4:	ldr	r3, [r0]
   210a8:	cmp	r3, #4
   210ac:	bne	21254 <__printf_chk@plt+0x1cab4>
   210b0:	mov	r0, r8
   210b4:	mov	r1, sp
   210b8:	mov	r2, #0
   210bc:	bl	4110 <waitpid@plt>
   210c0:	subs	r4, r0, #0
   210c4:	blt	210a0 <__printf_chk@plt+0x1c900>
   210c8:	mov	r1, sl
   210cc:	mov	r0, #17
   210d0:	bl	3d028 <__printf_chk@plt+0x38888>
   210d4:	ldr	r2, [sp]
   210d8:	tst	r2, #127	; 0x7f
   210dc:	bne	21268 <__printf_chk@plt+0x1cac8>
   210e0:	ubfx	r2, r2, #8, #8
   210e4:	cmp	r2, #0
   210e8:	bne	21268 <__printf_chk@plt+0x1cac8>
   210ec:	ldrb	r3, [sp, #12]
   210f0:	cmp	r3, #0
   210f4:	bne	21114 <__printf_chk@plt+0x1c974>
   210f8:	b	2130c <__printf_chk@plt+0x1cb6c>
   210fc:	cmp	r3, #10
   21100:	beq	2111c <__printf_chk@plt+0x1c97c>
   21104:	add	r2, r2, #1
   21108:	ldrb	r3, [r6, r2]
   2110c:	cmp	r3, #0
   21110:	beq	2111c <__printf_chk@plt+0x1c97c>
   21114:	cmp	r3, #13
   21118:	bne	210fc <__printf_chk@plt+0x1c95c>
   2111c:	add	r3, sp, #1040	; 0x410
   21120:	mov	r0, r6
   21124:	add	r2, r3, r2
   21128:	mov	r3, #0
   2112c:	strb	r3, [r2, #-1028]	; 0xfffffbfc
   21130:	bl	21878 <__printf_chk@plt+0x1d0d8>
   21134:	mov	r1, #1024	; 0x400
   21138:	mov	r4, r0
   2113c:	mov	r0, r6
   21140:	bl	4160c <__printf_chk@plt+0x3ce6c>
   21144:	cmp	r4, #0
   21148:	movne	r0, r4
   2114c:	bne	20f78 <__printf_chk@plt+0x1c7d8>
   21150:	b	21274 <__printf_chk@plt+0x1cad4>
   21154:	ldr	r8, [pc, #480]	; 2133c <__printf_chk@plt+0x1cb9c>
   21158:	mov	r1, #2
   2115c:	orr	r6, r6, r1
   21160:	add	r8, pc, r8
   21164:	mov	r0, r8
   21168:	bl	40c8 <open64@plt>
   2116c:	cmp	r0, #0
   21170:	blt	211e4 <__printf_chk@plt+0x1ca44>
   21174:	bl	3f24 <close@plt>
   21178:	b	20f3c <__printf_chk@plt+0x1c79c>
   2117c:	bl	4344 <getuid@plt>
   21180:	bl	22b1c <__printf_chk@plt+0x1e37c>
   21184:	ldr	r0, [sp, #4]
   21188:	bl	3f24 <close@plt>
   2118c:	ldr	r0, [sp, #8]
   21190:	mov	r1, #1
   21194:	bl	4074 <dup2@plt>
   21198:	cmp	r0, #0
   2119c:	blt	212a4 <__printf_chk@plt+0x1cb04>
   211a0:	mov	r2, r9
   211a4:	mov	r1, r6
   211a8:	mov	r3, r8
   211ac:	mov	r0, r6
   211b0:	bl	4368 <execlp@plt>
   211b4:	bl	45cc <__errno_location@plt>
   211b8:	ldr	r0, [r0]
   211bc:	bl	3d38 <strerror@plt>
   211c0:	mov	r1, r6
   211c4:	mov	r2, r0
   211c8:	ldr	r0, [pc, #368]	; 21340 <__printf_chk@plt+0x1cba0>
   211cc:	add	r0, pc, r0
   211d0:	bl	1c8d4 <__printf_chk@plt+0x18134>
   211d4:	ldr	r0, [pc, #360]	; 21344 <__printf_chk@plt+0x1cba4>
   211d8:	add	r0, pc, r0
   211dc:	bl	1efcc <__printf_chk@plt+0x1a82c>
   211e0:	b	20fa4 <__printf_chk@plt+0x1c804>
   211e4:	bl	45cc <__errno_location@plt>
   211e8:	ldr	r0, [r0]
   211ec:	bl	3d38 <strerror@plt>
   211f0:	mov	r1, r8
   211f4:	mov	r2, r0
   211f8:	ldr	r0, [pc, #328]	; 21348 <__printf_chk@plt+0x1cba8>
   211fc:	add	r0, pc, r0
   21200:	bl	1efcc <__printf_chk@plt+0x1a82c>
   21204:	b	20fa4 <__printf_chk@plt+0x1c804>
   21208:	tst	r5, #4
   2120c:	bne	2124c <__printf_chk@plt+0x1caac>
   21210:	ldr	r0, [pc, #308]	; 2134c <__printf_chk@plt+0x1cbac>
   21214:	add	r0, pc, r0
   21218:	bl	21878 <__printf_chk@plt+0x1d0d8>
   2121c:	b	20f78 <__printf_chk@plt+0x1c7d8>
   21220:	ldr	r6, [pc, #296]	; 21350 <__printf_chk@plt+0x1cbb0>
   21224:	add	r6, pc, r6
   21228:	b	20fdc <__printf_chk@plt+0x1c83c>
   2122c:	bl	45cc <__errno_location@plt>
   21230:	ldr	r0, [r0]
   21234:	bl	3d38 <strerror@plt>
   21238:	mov	r1, r0
   2123c:	ldr	r0, [pc, #272]	; 21354 <__printf_chk@plt+0x1cbb4>
   21240:	add	r0, pc, r0
   21244:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   21248:	b	20ff4 <__printf_chk@plt+0x1c854>
   2124c:	mov	r0, #0
   21250:	b	20f78 <__printf_chk@plt+0x1c7d8>
   21254:	mov	r1, sl
   21258:	mov	r0, #17
   2125c:	bl	3d028 <__printf_chk@plt+0x38888>
   21260:	cmn	r4, #1
   21264:	bne	210d4 <__printf_chk@plt+0x1c934>
   21268:	mov	r0, r6
   2126c:	mov	r1, #1024	; 0x400
   21270:	bl	4160c <__printf_chk@plt+0x3ce6c>
   21274:	tst	r5, #4
   21278:	bne	2124c <__printf_chk@plt+0x1caac>
   2127c:	ldr	r0, [pc, #212]	; 21358 <__printf_chk@plt+0x1cbb8>
   21280:	add	r0, pc, r0
   21284:	bl	21878 <__printf_chk@plt+0x1d0d8>
   21288:	b	20f78 <__printf_chk@plt+0x1c7d8>
   2128c:	tst	r5, #4
   21290:	bne	2124c <__printf_chk@plt+0x1caac>
   21294:	ldr	r0, [pc, #192]	; 2135c <__printf_chk@plt+0x1cbbc>
   21298:	add	r0, pc, r0
   2129c:	bl	21878 <__printf_chk@plt+0x1d0d8>
   212a0:	b	20f78 <__printf_chk@plt+0x1c7d8>
   212a4:	bl	45cc <__errno_location@plt>
   212a8:	ldr	r0, [r0]
   212ac:	bl	3d38 <strerror@plt>
   212b0:	mov	r1, r0
   212b4:	ldr	r0, [pc, #164]	; 21360 <__printf_chk@plt+0x1cbc0>
   212b8:	add	r0, pc, r0
   212bc:	bl	1c8d4 <__printf_chk@plt+0x18134>
   212c0:	bl	45cc <__errno_location@plt>
   212c4:	ldr	r0, [r0]
   212c8:	bl	3d38 <strerror@plt>
   212cc:	mov	r1, r0
   212d0:	ldr	r0, [pc, #140]	; 21364 <__printf_chk@plt+0x1cbc4>
   212d4:	add	r0, pc, r0
   212d8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   212dc:	b	21274 <__printf_chk@plt+0x1cad4>
   212e0:	bl	45cc <__errno_location@plt>
   212e4:	ldr	r0, [r0]
   212e8:	bl	3d38 <strerror@plt>
   212ec:	mov	r1, r0
   212f0:	ldr	r0, [pc, #112]	; 21368 <__printf_chk@plt+0x1cbc8>
   212f4:	add	r0, pc, r0
   212f8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   212fc:	mov	r1, sl
   21300:	mov	r0, #17
   21304:	bl	3d028 <__printf_chk@plt+0x38888>
   21308:	b	21274 <__printf_chk@plt+0x1cad4>
   2130c:	mov	r2, r3
   21310:	b	2111c <__printf_chk@plt+0x1c97c>
   21314:	bl	41b8 <__stack_chk_fail@plt>
   21318:	ldr	r0, [pc, #76]	; 2136c <__printf_chk@plt+0x1cbcc>
   2131c:	add	r0, pc, r0
   21320:	bl	1c8d4 <__printf_chk@plt+0x18134>
   21324:	andeq	r5, r5, ip, lsl #24
   21328:	andeq	r0, r0, r8, lsl #9
   2132c:	andeq	r6, r2, ip, asr #3
   21330:			; <UNDEFINED> instruction: 0x000261b8
   21334:	andeq	r6, r2, ip, lsr #3
   21338:	andeq	r0, r0, r8, asr #9
   2133c:	ldrdeq	r5, [r2], -r0
   21340:	andeq	r6, r2, ip, lsr #32
   21344:	andeq	r5, r2, r4, lsr pc
   21348:	andeq	r5, r2, r0, asr #30
   2134c:	andeq	r4, r2, ip, lsr #14
   21350:	andeq	r5, r2, r4, asr #29
   21354:	andeq	r5, r2, r4, lsr pc
   21358:	andeq	r4, r2, r0, asr #13
   2135c:	andeq	r4, r2, r8, lsr #13
   21360:	andeq	r5, r2, r8, lsr #30
   21364:	ldrdeq	r5, [r2], -ip
   21368:	ldrdeq	r5, [r2], -r4
   2136c:	andeq	r5, r2, r0, ror lr
   21370:	push	{r0, r1, r2, r3}
   21374:	mov	r1, #1024	; 0x400
   21378:	push	{r4, r5, r6, lr}
   2137c:	sub	sp, sp, #1040	; 0x410
   21380:	ldr	lr, [pc, #180]	; 2143c <__printf_chk@plt+0x1cc9c>
   21384:	add	r5, sp, #12
   21388:	ldr	ip, [pc, #176]	; 21440 <__printf_chk@plt+0x1cca0>
   2138c:	mov	r3, r1
   21390:	add	lr, pc, lr
   21394:	ldr	r2, [sp, #1056]	; 0x420
   21398:	mov	r0, r5
   2139c:	ldr	r4, [lr, ip]
   213a0:	add	ip, sp, #1056	; 0x420
   213a4:	add	ip, ip, #4
   213a8:	str	r2, [sp]
   213ac:	str	ip, [sp, #4]
   213b0:	mov	r2, #1
   213b4:	ldr	lr, [r4]
   213b8:	str	ip, [sp, #8]
   213bc:	str	lr, [sp, #1036]	; 0x40c
   213c0:	bl	3d5c <__vsnprintf_chk@plt>
   213c4:	mov	r0, r5
   213c8:	mov	r1, #12
   213cc:	bl	20ef0 <__printf_chk@plt+0x1c750>
   213d0:	subs	r5, r0, #0
   213d4:	beq	21430 <__printf_chk@plt+0x1cc90>
   213d8:	ldrb	r3, [r5]
   213dc:	cmp	r3, #0
   213e0:	cmpne	r3, #10
   213e4:	moveq	r6, #1
   213e8:	bne	21418 <__printf_chk@plt+0x1cc78>
   213ec:	mov	r0, r5
   213f0:	bl	3bdc <free@plt>
   213f4:	ldr	r2, [sp, #1036]	; 0x40c
   213f8:	mov	r0, r6
   213fc:	ldr	r3, [r4]
   21400:	cmp	r2, r3
   21404:	bne	21438 <__printf_chk@plt+0x1cc98>
   21408:	add	sp, sp, #1040	; 0x410
   2140c:	pop	{r4, r5, r6, lr}
   21410:	add	sp, sp, #16
   21414:	bx	lr
   21418:	ldr	r1, [pc, #36]	; 21444 <__printf_chk@plt+0x1cca4>
   2141c:	add	r1, pc, r1
   21420:	bl	3b88 <strcasecmp@plt>
   21424:	rsbs	r6, r0, #1
   21428:	movcc	r6, #0
   2142c:	b	213ec <__printf_chk@plt+0x1cc4c>
   21430:	mov	r6, r5
   21434:	b	213f4 <__printf_chk@plt+0x1cc54>
   21438:	bl	41b8 <__stack_chk_fail@plt>
   2143c:	andeq	r5, r5, r4, lsl #15
   21440:	andeq	r0, r0, r8, lsl #9
   21444:	strdeq	r5, [r2], -r8
   21448:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2144c:	mov	r8, r0
   21450:	sub	sp, sp, #8
   21454:	ldr	r0, [r2, #20]
   21458:	mov	r4, r2
   2145c:	mov	r7, r1
   21460:	bl	43e0 <BN_num_bits@plt>
   21464:	cmp	r0, #1
   21468:	ble	21594 <__printf_chk@plt+0x1cdf4>
   2146c:	ldr	r3, [r4, #20]
   21470:	ldr	r2, [r3, #4]
   21474:	cmp	r2, #0
   21478:	ble	21594 <__printf_chk@plt+0x1cdf4>
   2147c:	ldr	r3, [r3]
   21480:	ldr	r3, [r3]
   21484:	tst	r3, #1
   21488:	beq	21594 <__printf_chk@plt+0x1cdf4>
   2148c:	ldr	r0, [r4, #16]
   21490:	bl	43e0 <BN_num_bits@plt>
   21494:	mov	r1, #7
   21498:	bl	42320 <__printf_chk@plt+0x3db80>
   2149c:	cmp	r0, #0
   214a0:	add	r6, r0, #7
   214a4:	movge	r3, r0
   214a8:	movlt	r3, r6
   214ac:	asr	r6, r3, #3
   214b0:	mov	r0, r6
   214b4:	bl	4440 <malloc@plt>
   214b8:	subs	r5, r0, #0
   214bc:	beq	21588 <__printf_chk@plt+0x1cde8>
   214c0:	mov	r0, r7
   214c4:	bl	43e0 <BN_num_bits@plt>
   214c8:	mov	r1, #7
   214cc:	bl	42320 <__printf_chk@plt+0x3db80>
   214d0:	cmp	r0, #0
   214d4:	add	sl, r0, #7
   214d8:	movge	ip, r0
   214dc:	movlt	ip, sl
   214e0:	asr	sl, ip, #3
   214e4:	mov	r0, sl
   214e8:	bl	4440 <malloc@plt>
   214ec:	subs	r9, r0, #0
   214f0:	beq	21574 <__printf_chk@plt+0x1cdd4>
   214f4:	mov	r1, r9
   214f8:	mov	r0, r7
   214fc:	bl	3cb4 <BN_bn2bin@plt>
   21500:	mov	r3, r4
   21504:	mov	r2, #1
   21508:	mov	r1, r9
   2150c:	str	r2, [sp]
   21510:	mov	r0, sl
   21514:	mov	r2, r5
   21518:	bl	3d14 <RSA_public_encrypt@plt>
   2151c:	subs	r1, r0, #0
   21520:	mvnle	r4, #21
   21524:	ble	21540 <__printf_chk@plt+0x1cda0>
   21528:	mov	r2, r8
   2152c:	mov	r0, r5
   21530:	bl	4170 <BN_bin2bn@plt>
   21534:	cmp	r0, #0
   21538:	movne	r4, #0
   2153c:	mvneq	r4, #21
   21540:	mov	r1, r6
   21544:	mov	r0, r5
   21548:	bl	4160c <__printf_chk@plt+0x3ce6c>
   2154c:	mov	r0, r5
   21550:	bl	3bdc <free@plt>
   21554:	mov	r0, r9
   21558:	mov	r1, sl
   2155c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   21560:	mov	r0, r9
   21564:	bl	3bdc <free@plt>
   21568:	mov	r0, r4
   2156c:	add	sp, sp, #8
   21570:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21574:	mov	r0, r5
   21578:	mov	r1, r6
   2157c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   21580:	mov	r0, r5
   21584:	bl	3bdc <free@plt>
   21588:	mvn	r0, #1
   2158c:	add	sp, sp, #8
   21590:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21594:	mvn	r0, #9
   21598:	add	sp, sp, #8
   2159c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   215a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   215a4:	mov	r9, r0
   215a8:	sub	sp, sp, #8
   215ac:	ldr	r0, [r2, #16]
   215b0:	mov	r7, r2
   215b4:	mov	r8, r1
   215b8:	bl	43e0 <BN_num_bits@plt>
   215bc:	mov	r1, #7
   215c0:	bl	42320 <__printf_chk@plt+0x3db80>
   215c4:	cmp	r0, #0
   215c8:	add	sl, r0, #7
   215cc:	movge	ip, r0
   215d0:	movlt	ip, sl
   215d4:	asr	sl, ip, #3
   215d8:	mov	r0, sl
   215dc:	bl	4440 <malloc@plt>
   215e0:	subs	r4, r0, #0
   215e4:	beq	216ac <__printf_chk@plt+0x1cf0c>
   215e8:	mov	r0, r8
   215ec:	bl	43e0 <BN_num_bits@plt>
   215f0:	mov	r1, #7
   215f4:	bl	42320 <__printf_chk@plt+0x3db80>
   215f8:	cmp	r0, #0
   215fc:	add	r6, r0, #7
   21600:	movge	lr, r0
   21604:	movlt	lr, r6
   21608:	asr	r6, lr, #3
   2160c:	mov	r0, r6
   21610:	bl	4440 <malloc@plt>
   21614:	subs	r5, r0, #0
   21618:	beq	21698 <__printf_chk@plt+0x1cef8>
   2161c:	mov	r1, r5
   21620:	mov	r0, r8
   21624:	bl	3cb4 <BN_bn2bin@plt>
   21628:	mov	r2, #1
   2162c:	mov	r1, r5
   21630:	str	r2, [sp]
   21634:	mov	r3, r7
   21638:	mov	r0, r6
   2163c:	mov	r2, r4
   21640:	bl	3d50 <RSA_private_decrypt@plt>
   21644:	subs	r1, r0, #0
   21648:	ble	216b4 <__printf_chk@plt+0x1cf14>
   2164c:	mov	r2, r9
   21650:	mov	r0, r4
   21654:	bl	4170 <BN_bin2bn@plt>
   21658:	cmp	r0, #0
   2165c:	movne	r7, #0
   21660:	mvneq	r7, #21
   21664:	mov	r1, sl
   21668:	mov	r0, r4
   2166c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   21670:	mov	r0, r4
   21674:	bl	3bdc <free@plt>
   21678:	mov	r0, r5
   2167c:	mov	r1, r6
   21680:	bl	4160c <__printf_chk@plt+0x3ce6c>
   21684:	mov	r0, r5
   21688:	bl	3bdc <free@plt>
   2168c:	mov	r0, r7
   21690:	add	sp, sp, #8
   21694:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21698:	mov	r0, r4
   2169c:	mov	r1, sl
   216a0:	bl	4160c <__printf_chk@plt+0x3ce6c>
   216a4:	mov	r0, r4
   216a8:	bl	3bdc <free@plt>
   216ac:	mvn	r7, #1
   216b0:	b	2168c <__printf_chk@plt+0x1ceec>
   216b4:	mvn	r7, #21
   216b8:	b	21664 <__printf_chk@plt+0x1cec4>
   216bc:	push	{r4, r5, r6, r7, lr}
   216c0:	sub	sp, sp, #12
   216c4:	mov	r6, r0
   216c8:	bl	4014 <BN_CTX_new@plt>
   216cc:	subs	r5, r0, #0
   216d0:	beq	2178c <__printf_chk@plt+0x1cfec>
   216d4:	bl	4740 <BN_new@plt>
   216d8:	subs	r4, r0, #0
   216dc:	mvneq	r6, #1
   216e0:	beq	21708 <__printf_chk@plt+0x1cf68>
   216e4:	ldr	r7, [r6, #32]
   216e8:	bl	459c <BN_value_one@plt>
   216ec:	mov	r1, r7
   216f0:	mov	r2, r0
   216f4:	mov	r0, r4
   216f8:	bl	3f6c <BN_sub@plt>
   216fc:	cmp	r0, #0
   21700:	bne	21724 <__printf_chk@plt+0x1cf84>
   21704:	mvn	r6, #21
   21708:	mov	r0, r4
   2170c:	bl	40d4 <BN_clear_free@plt>
   21710:	mov	r0, r5
   21714:	bl	4650 <BN_CTX_free@plt>
   21718:	mov	r0, r6
   2171c:	add	sp, sp, #12
   21720:	pop	{r4, r5, r6, r7, pc}
   21724:	ldr	r1, [r6, #40]	; 0x28
   21728:	mov	r0, #0
   2172c:	ldr	r2, [r6, #24]
   21730:	mov	r3, r4
   21734:	str	r5, [sp]
   21738:	bl	3fc0 <BN_div@plt>
   2173c:	cmp	r0, #0
   21740:	beq	21704 <__printf_chk@plt+0x1cf64>
   21744:	ldr	r7, [r6, #28]
   21748:	bl	459c <BN_value_one@plt>
   2174c:	mov	r1, r7
   21750:	mov	r2, r0
   21754:	mov	r0, r4
   21758:	bl	3f6c <BN_sub@plt>
   2175c:	cmp	r0, #0
   21760:	beq	21704 <__printf_chk@plt+0x1cf64>
   21764:	ldr	r1, [r6, #36]	; 0x24
   21768:	mov	r0, #0
   2176c:	ldr	r2, [r6, #24]
   21770:	mov	r3, r4
   21774:	str	r5, [sp]
   21778:	bl	3fc0 <BN_div@plt>
   2177c:	cmp	r0, #0
   21780:	mvneq	r6, #21
   21784:	movne	r6, #0
   21788:	b	21708 <__printf_chk@plt+0x1cf68>
   2178c:	mvn	r0, #1
   21790:	b	2171c <__printf_chk@plt+0x1cf7c>
   21794:	bx	lr
   21798:	push	{r4, lr}
   2179c:	subs	r4, r0, #0
   217a0:	beq	217c0 <__printf_chk@plt+0x1d020>
   217a4:	bl	4440 <malloc@plt>
   217a8:	cmp	r0, #0
   217ac:	popne	{r4, pc}
   217b0:	ldr	r0, [pc, #20]	; 217cc <__printf_chk@plt+0x1d02c>
   217b4:	mov	r1, r4
   217b8:	add	r0, pc, r0
   217bc:	bl	1c8d4 <__printf_chk@plt+0x18134>
   217c0:	ldr	r0, [pc, #8]	; 217d0 <__printf_chk@plt+0x1d030>
   217c4:	add	r0, pc, r0
   217c8:	bl	1c8d4 <__printf_chk@plt+0x18134>
   217cc:	andeq	r5, r2, r4, ror sl
   217d0:	andeq	r5, r2, r4, asr sl
   217d4:	cmp	r0, #0
   217d8:	cmpne	r1, #0
   217dc:	push	{r3, r4, r5, lr}
   217e0:	mov	r4, r1
   217e4:	mov	r5, r0
   217e8:	beq	21830 <__printf_chk@plt+0x1d090>
   217ec:	mvn	r0, #0
   217f0:	mov	r1, r5
   217f4:	bl	41ad0 <__printf_chk@plt+0x3d330>
   217f8:	cmp	r4, r0
   217fc:	bhi	21824 <__printf_chk@plt+0x1d084>
   21800:	mov	r0, r5
   21804:	mov	r1, r4
   21808:	bl	4380 <calloc@plt>
   2180c:	cmp	r0, #0
   21810:	popne	{r3, r4, r5, pc}
   21814:	ldr	r0, [pc, #32]	; 2183c <__printf_chk@plt+0x1d09c>
   21818:	mul	r1, r5, r4
   2181c:	add	r0, pc, r0
   21820:	bl	1c8d4 <__printf_chk@plt+0x18134>
   21824:	ldr	r0, [pc, #20]	; 21840 <__printf_chk@plt+0x1d0a0>
   21828:	add	r0, pc, r0
   2182c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   21830:	ldr	r0, [pc, #12]	; 21844 <__printf_chk@plt+0x1d0a4>
   21834:	add	r0, pc, r0
   21838:	bl	1c8d4 <__printf_chk@plt+0x18134>
   2183c:	andeq	r5, r2, r8, ror sl
   21840:	andeq	r5, r2, r8, asr #20
   21844:	andeq	r5, r2, r8, lsr #20
   21848:	push	{r3, r4, r5, lr}
   2184c:	mov	r5, r1
   21850:	mov	r4, r2
   21854:	bl	40afc <__printf_chk@plt+0x3c35c>
   21858:	cmp	r0, #0
   2185c:	popne	{r3, r4, r5, pc}
   21860:	ldr	r0, [pc, #12]	; 21874 <__printf_chk@plt+0x1d0d4>
   21864:	mov	r1, r5
   21868:	mov	r2, r4
   2186c:	add	r0, pc, r0
   21870:	bl	1c8d4 <__printf_chk@plt+0x18134>
   21874:	andeq	r5, r2, r8, asr sl
   21878:	push	{r4, r5, r6, lr}
   2187c:	mov	r6, r0
   21880:	bl	4458 <strlen@plt>
   21884:	add	r4, r0, #1
   21888:	mov	r0, r4
   2188c:	bl	21798 <__printf_chk@plt+0x1cff8>
   21890:	mov	r1, r6
   21894:	mov	r2, r4
   21898:	mov	r5, r0
   2189c:	bl	40c28 <__printf_chk@plt+0x3c488>
   218a0:	mov	r0, r5
   218a4:	pop	{r4, r5, r6, pc}
   218a8:	push	{r1, r2, r3}
   218ac:	mov	r1, #1
   218b0:	push	{r4, r5, lr}
   218b4:	sub	sp, sp, #8
   218b8:	ldr	lr, [pc, #108]	; 2192c <__printf_chk@plt+0x1d18c>
   218bc:	add	ip, sp, #24
   218c0:	ldr	r4, [pc, #104]	; 21930 <__printf_chk@plt+0x1d190>
   218c4:	mov	r5, r0
   218c8:	add	lr, pc, lr
   218cc:	mov	r3, ip
   218d0:	ldr	r2, [sp, #20]
   218d4:	ldr	r4, [lr, r4]
   218d8:	str	ip, [sp]
   218dc:	ldr	ip, [r4]
   218e0:	str	ip, [sp, #4]
   218e4:	bl	468c <__vasprintf_chk@plt>
   218e8:	cmp	r0, #0
   218ec:	blt	2191c <__printf_chk@plt+0x1d17c>
   218f0:	ldr	r3, [r5]
   218f4:	cmp	r3, #0
   218f8:	beq	2191c <__printf_chk@plt+0x1d17c>
   218fc:	ldr	r2, [sp, #4]
   21900:	ldr	r3, [r4]
   21904:	cmp	r2, r3
   21908:	bne	21928 <__printf_chk@plt+0x1d188>
   2190c:	add	sp, sp, #8
   21910:	pop	{r4, r5, lr}
   21914:	add	sp, sp, #12
   21918:	bx	lr
   2191c:	ldr	r0, [pc, #16]	; 21934 <__printf_chk@plt+0x1d194>
   21920:	add	r0, pc, r0
   21924:	bl	1c8d4 <__printf_chk@plt+0x18134>
   21928:	bl	41b8 <__stack_chk_fail@plt>
   2192c:	andeq	r5, r5, ip, asr #4
   21930:	andeq	r0, r0, r8, lsl #9
   21934:	andeq	r5, r2, r0, ror #19
   21938:	cmp	r1, #0
   2193c:	cmpne	r0, #0
   21940:	mov	r3, r0
   21944:	push	{r4, r5, r6}
   21948:	movne	r0, #0
   2194c:	moveq	r0, #1
   21950:	beq	219e8 <__printf_chk@plt+0x1d248>
   21954:	cmp	r2, #0
   21958:	beq	219e8 <__printf_chk@plt+0x1d248>
   2195c:	ldrh	r4, [r1]
   21960:	ldrh	ip, [r2]
   21964:	cmp	r4, ip
   21968:	bne	219e8 <__printf_chk@plt+0x1d248>
   2196c:	ldr	r4, [r1]
   21970:	ldr	ip, [r1, #4]
   21974:	ldr	r6, [r1, #8]
   21978:	ldr	r5, [r1, #12]
   2197c:	str	r4, [r3]
   21980:	str	ip, [r3, #4]
   21984:	str	r6, [r3, #8]
   21988:	str	r5, [r3, #12]
   2198c:	ldr	ip, [r1, #20]
   21990:	ldr	r4, [r1, #16]
   21994:	str	ip, [r3, #20]
   21998:	str	r4, [r3, #16]
   2199c:	ldrh	ip, [r1]
   219a0:	cmp	ip, #2
   219a4:	beq	219f4 <__printf_chk@plt+0x1d254>
   219a8:	cmp	ip, #10
   219ac:	bne	219e8 <__printf_chk@plt+0x1d248>
   219b0:	ldr	r1, [r1, #20]
   219b4:	str	r1, [r3, #20]
   219b8:	add	r1, r3, r0
   219bc:	add	ip, r2, r0
   219c0:	add	r0, r0, #4
   219c4:	ldr	r4, [r1, #4]
   219c8:	cmp	r0, #16
   219cc:	ldr	ip, [ip, #4]
   219d0:	and	ip, r4, ip
   219d4:	str	ip, [r1, #4]
   219d8:	bne	219b8 <__printf_chk@plt+0x1d218>
   219dc:	mov	r0, #0
   219e0:	pop	{r4, r5, r6}
   219e4:	bx	lr
   219e8:	mvn	r0, #0
   219ec:	pop	{r4, r5, r6}
   219f0:	bx	lr
   219f4:	ldr	r2, [r2, #4]
   219f8:	ldr	r1, [r3, #4]
   219fc:	and	r2, r1, r2
   21a00:	str	r2, [r3, #4]
   21a04:	pop	{r4, r5, r6}
   21a08:	bx	lr
   21a0c:	ldr	r3, [pc, #324]	; 21b58 <__printf_chk@plt+0x1d3b8>
   21a10:	cmp	r0, #0
   21a14:	ldr	ip, [pc, #320]	; 21b5c <__printf_chk@plt+0x1d3bc>
   21a18:	add	r3, pc, r3
   21a1c:	push	{r4, r5, r6, r7, r8, r9, lr}
   21a20:	mov	r5, r1
   21a24:	mov	r1, r3
   21a28:	sub	sp, sp, #44	; 0x2c
   21a2c:	ldr	r8, [r1, ip]
   21a30:	mov	r3, #0
   21a34:	mov	r4, #4
   21a38:	str	r3, [sp, #8]
   21a3c:	add	r2, sp, r4
   21a40:	str	r3, [sp, #12]
   21a44:	ldr	r1, [r8]
   21a48:	str	r3, [sp, #16]
   21a4c:	str	r3, [sp, #20]
   21a50:	str	r1, [sp, #36]	; 0x24
   21a54:	str	r3, [sp, #24]
   21a58:	str	r3, [sp, #28]
   21a5c:	str	r3, [sp, #32]
   21a60:	str	r4, [sp, #4]
   21a64:	beq	21b4c <__printf_chk@plt+0x1d3ac>
   21a68:	mov	r1, r3
   21a6c:	mov	r3, sp
   21a70:	bl	3c00 <getaddrinfo@plt>
   21a74:	subs	r7, r0, #0
   21a78:	bne	21b4c <__printf_chk@plt+0x1d3ac>
   21a7c:	ldr	r4, [sp]
   21a80:	cmp	r4, #0
   21a84:	beq	21b4c <__printf_chk@plt+0x1d3ac>
   21a88:	ldr	r6, [r4, #20]
   21a8c:	cmp	r6, #0
   21a90:	beq	21b4c <__printf_chk@plt+0x1d3ac>
   21a94:	cmp	r5, #0
   21a98:	beq	21b00 <__printf_chk@plt+0x1d360>
   21a9c:	mov	r0, r5
   21aa0:	mov	r1, r7
   21aa4:	mov	r2, #24
   21aa8:	ldr	r9, [r4, #16]
   21aac:	bl	3e70 <memset@plt>
   21ab0:	ldrh	r3, [r6]
   21ab4:	cmp	r3, #2
   21ab8:	beq	21b34 <__printf_chk@plt+0x1d394>
   21abc:	cmp	r3, #10
   21ac0:	bne	21b24 <__printf_chk@plt+0x1d384>
   21ac4:	cmp	r9, #27
   21ac8:	bls	21b24 <__printf_chk@plt+0x1d384>
   21acc:	mov	r2, r5
   21ad0:	mov	r1, r6
   21ad4:	strh	r3, [r2], #4
   21ad8:	ldr	lr, [r1, #8]!
   21adc:	ldr	r3, [r1, #12]
   21ae0:	ldr	ip, [r1, #4]
   21ae4:	ldr	r0, [r1, #8]
   21ae8:	str	lr, [r5, #4]
   21aec:	str	ip, [r2, #4]
   21af0:	str	r0, [r2, #8]
   21af4:	str	r3, [r2, #12]
   21af8:	ldr	r3, [r6, #24]
   21afc:	str	r3, [r5, #20]
   21b00:	mov	r0, r4
   21b04:	bl	3bb8 <freeaddrinfo@plt>
   21b08:	ldr	r2, [sp, #36]	; 0x24
   21b0c:	mov	r0, r7
   21b10:	ldr	r3, [r8]
   21b14:	cmp	r2, r3
   21b18:	bne	21b54 <__printf_chk@plt+0x1d3b4>
   21b1c:	add	sp, sp, #44	; 0x2c
   21b20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21b24:	mov	r0, r4
   21b28:	mvn	r7, #0
   21b2c:	bl	3bb8 <freeaddrinfo@plt>
   21b30:	b	21b08 <__printf_chk@plt+0x1d368>
   21b34:	cmp	r9, #15
   21b38:	bls	21b24 <__printf_chk@plt+0x1d384>
   21b3c:	strh	r3, [r5]
   21b40:	ldr	r3, [r6, #4]
   21b44:	str	r3, [r5, #4]
   21b48:	b	21b00 <__printf_chk@plt+0x1d360>
   21b4c:	mvn	r7, #0
   21b50:	b	21b08 <__printf_chk@plt+0x1d368>
   21b54:	bl	41b8 <__stack_chk_fail@plt>
   21b58:	strdeq	r5, [r5], -ip
   21b5c:	andeq	r0, r0, r8, lsl #9
   21b60:	cmp	r0, #2
   21b64:	push	{r3, r4, r5, r6, r7, lr}
   21b68:	mov	r5, r0
   21b6c:	mov	r4, r1
   21b70:	mov	r6, r2
   21b74:	beq	21c30 <__printf_chk@plt+0x1d490>
   21b78:	cmp	r0, #10
   21b7c:	bne	21c38 <__printf_chk@plt+0x1d498>
   21b80:	cmp	r1, #128	; 0x80
   21b84:	bhi	21c38 <__printf_chk@plt+0x1d498>
   21b88:	cmp	r6, #0
   21b8c:	beq	21c38 <__printf_chk@plt+0x1d498>
   21b90:	mov	r0, r6
   21b94:	mov	r1, #0
   21b98:	mov	r2, #24
   21b9c:	bl	3e70 <memset@plt>
   21ba0:	cmp	r5, #2
   21ba4:	beq	21c40 <__printf_chk@plt+0x1d4a0>
   21ba8:	cmp	r5, #10
   21bac:	bne	21c38 <__printf_chk@plt+0x1d498>
   21bb0:	cmp	r4, #31
   21bb4:	strh	r5, [r6]
   21bb8:	bls	21c70 <__printf_chk@plt+0x1d4d0>
   21bbc:	sub	r5, r6, #4
   21bc0:	mov	r0, #0
   21bc4:	mvn	r7, #0
   21bc8:	add	r5, r5, #4
   21bcc:	mov	r1, #1
   21bd0:	str	r7, [r5, #4]
   21bd4:	sub	r4, r4, #32
   21bd8:	bl	42320 <__printf_chk@plt+0x3db80>
   21bdc:	cmp	r0, #3
   21be0:	movgt	r3, #0
   21be4:	movle	r3, #1
   21be8:	cmp	r4, #31
   21bec:	movls	r2, #0
   21bf0:	andhi	r2, r3, #1
   21bf4:	cmp	r2, #0
   21bf8:	bne	21bc8 <__printf_chk@plt+0x1d428>
   21bfc:	cmp	r4, #0
   21c00:	moveq	r3, #0
   21c04:	andne	r3, r3, #1
   21c08:	cmp	r3, #0
   21c0c:	beq	21c4c <__printf_chk@plt+0x1d4ac>
   21c10:	add	r6, r6, r0, lsl #2
   21c14:	mvn	r3, #0
   21c18:	rsb	r4, r4, #32
   21c1c:	mov	r0, #0
   21c20:	lsl	r4, r3, r4
   21c24:	rev	r4, r4
   21c28:	str	r4, [r6, #4]
   21c2c:	pop	{r3, r4, r5, r6, r7, pc}
   21c30:	cmp	r1, #32
   21c34:	bls	21b88 <__printf_chk@plt+0x1d3e8>
   21c38:	mvn	r0, #0
   21c3c:	pop	{r3, r4, r5, r6, r7, pc}
   21c40:	cmp	r4, #0
   21c44:	strh	r5, [r6]
   21c48:	bne	21c54 <__printf_chk@plt+0x1d4b4>
   21c4c:	mov	r0, #0
   21c50:	pop	{r3, r4, r5, r6, r7, pc}
   21c54:	mvn	r3, #0
   21c58:	rsb	r4, r4, #32
   21c5c:	lsl	r4, r3, r4
   21c60:	mov	r0, #0
   21c64:	rev	r4, r4
   21c68:	str	r4, [r6, #4]
   21c6c:	pop	{r3, r4, r5, r6, r7, pc}
   21c70:	mov	r3, #1
   21c74:	mov	r0, #0
   21c78:	b	21bfc <__printf_chk@plt+0x1d45c>
   21c7c:	ldr	r3, [pc, #300]	; 21db0 <__printf_chk@plt+0x1d610>
   21c80:	push	{r4, r5, r6, r7, r8, lr}
   21c84:	mov	r6, r0
   21c88:	ldr	r0, [pc, #292]	; 21db4 <__printf_chk@plt+0x1d614>
   21c8c:	add	r3, pc, r3
   21c90:	ldrh	r7, [r6]
   21c94:	sub	sp, sp, #56	; 0x38
   21c98:	ldrh	ip, [r1]
   21c9c:	mov	r4, r1
   21ca0:	ldr	r5, [r3, r0]
   21ca4:	cmp	ip, r7
   21ca8:	ldr	r3, [r5]
   21cac:	str	r3, [sp, #52]	; 0x34
   21cb0:	bne	21d28 <__printf_chk@plt+0x1d588>
   21cb4:	add	r7, sp, #4
   21cb8:	mov	r1, r2
   21cbc:	mov	r0, ip
   21cc0:	mov	r2, r7
   21cc4:	bl	21b60 <__printf_chk@plt+0x1d3c0>
   21cc8:	cmn	r0, #1
   21ccc:	beq	21d28 <__printf_chk@plt+0x1d588>
   21cd0:	add	r8, sp, #28
   21cd4:	mov	r1, r6
   21cd8:	mov	r2, r7
   21cdc:	mov	r0, r8
   21ce0:	bl	21938 <__printf_chk@plt+0x1d198>
   21ce4:	cmn	r0, #1
   21ce8:	beq	21d28 <__printf_chk@plt+0x1d588>
   21cec:	ldrh	r3, [sp, #28]
   21cf0:	ldrh	r2, [r4]
   21cf4:	cmp	r2, r3
   21cf8:	beq	21d30 <__printf_chk@plt+0x1d590>
   21cfc:	cmp	r3, #10
   21d00:	moveq	r0, #1
   21d04:	mvnne	r0, #0
   21d08:	ldr	r2, [sp, #52]	; 0x34
   21d0c:	ldr	r3, [r5]
   21d10:	cmp	r2, r3
   21d14:	bne	21dac <__printf_chk@plt+0x1d60c>
   21d18:	add	sp, sp, #56	; 0x38
   21d1c:	pop	{r4, r5, r6, r7, r8, pc}
   21d20:	movhi	r0, #1
   21d24:	bhi	21d08 <__printf_chk@plt+0x1d568>
   21d28:	mvn	r0, #0
   21d2c:	b	21d08 <__printf_chk@plt+0x1d568>
   21d30:	cmp	r2, #2
   21d34:	beq	21d84 <__printf_chk@plt+0x1d5e4>
   21d38:	cmp	r2, #10
   21d3c:	bne	21d28 <__printf_chk@plt+0x1d588>
   21d40:	mov	r0, #0
   21d44:	add	r2, r8, r0
   21d48:	add	r3, r4, r0
   21d4c:	ldrb	r2, [r2, #4]
   21d50:	ldrb	r3, [r3, #4]
   21d54:	cmp	r2, r3
   21d58:	bne	21d20 <__printf_chk@plt+0x1d580>
   21d5c:	mov	r1, #1
   21d60:	bl	42320 <__printf_chk@plt+0x3db80>
   21d64:	cmp	r0, #16
   21d68:	bne	21d44 <__printf_chk@plt+0x1d5a4>
   21d6c:	ldr	r3, [r4, #20]
   21d70:	ldr	r2, [sp, #48]	; 0x30
   21d74:	cmp	r2, r3
   21d78:	bne	21d20 <__printf_chk@plt+0x1d580>
   21d7c:	mov	r0, #0
   21d80:	b	21d08 <__printf_chk@plt+0x1d568>
   21d84:	ldr	r3, [r4, #4]
   21d88:	ldr	r2, [sp, #32]
   21d8c:	cmp	r2, r3
   21d90:	beq	21d7c <__printf_chk@plt+0x1d5dc>
   21d94:	rev	r2, r2
   21d98:	rev	r3, r3
   21d9c:	cmp	r2, r3
   21da0:	movhi	r0, #1
   21da4:	mvnls	r0, #0
   21da8:	b	21d08 <__printf_chk@plt+0x1d568>
   21dac:	bl	41b8 <__stack_chk_fail@plt>
   21db0:	andeq	r4, r5, r8, lsl #29
   21db4:	andeq	r0, r0, r8, lsl #9
   21db8:	ldr	r3, [pc, #604]	; 2201c <__printf_chk@plt+0x1d87c>
   21dbc:	cmp	r0, #0
   21dc0:	ldr	ip, [pc, #600]	; 22020 <__printf_chk@plt+0x1d880>
   21dc4:	add	r3, pc, r3
   21dc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21dcc:	sub	sp, sp, #172	; 0xac
   21dd0:	ldr	r8, [r3, ip]
   21dd4:	mov	r4, r1
   21dd8:	mov	r9, r2
   21ddc:	ldr	r3, [r8]
   21de0:	str	r3, [sp, #164]	; 0xa4
   21de4:	beq	21ff0 <__printf_chk@plt+0x1d850>
   21de8:	add	r6, sp, #100	; 0x64
   21dec:	mov	r1, r0
   21df0:	mov	r2, #64	; 0x40
   21df4:	mov	r0, r6
   21df8:	bl	40c28 <__printf_chk@plt+0x3c488>
   21dfc:	cmp	r0, #63	; 0x3f
   21e00:	bhi	21ff0 <__printf_chk@plt+0x1d850>
   21e04:	mov	r0, r6
   21e08:	mov	r1, #47	; 0x2f
   21e0c:	bl	474c <strchr@plt>
   21e10:	subs	sl, r0, #0
   21e14:	beq	21fd8 <__printf_chk@plt+0x1d838>
   21e18:	mov	r5, sl
   21e1c:	mov	r3, #0
   21e20:	mov	r1, sp
   21e24:	strb	r3, [r5], #1
   21e28:	mov	r2, #10
   21e2c:	mov	r0, r5
   21e30:	bl	3e28 <strtoul@plt>
   21e34:	ldrb	r3, [sl, #1]
   21e38:	cmp	r3, #0
   21e3c:	mov	r7, r0
   21e40:	beq	21ff0 <__printf_chk@plt+0x1d850>
   21e44:	ldr	r3, [sp]
   21e48:	ldrb	r3, [r3]
   21e4c:	cmp	r3, #0
   21e50:	bne	21ff0 <__printf_chk@plt+0x1d850>
   21e54:	cmp	r0, #128	; 0x80
   21e58:	bhi	21ff0 <__printf_chk@plt+0x1d850>
   21e5c:	add	sl, sp, #4
   21e60:	mov	r0, r6
   21e64:	mov	r1, sl
   21e68:	bl	21a0c <__printf_chk@plt+0x1d26c>
   21e6c:	cmn	r0, #1
   21e70:	beq	21ff0 <__printf_chk@plt+0x1d850>
   21e74:	cmp	r5, #0
   21e78:	beq	21ff8 <__printf_chk@plt+0x1d858>
   21e7c:	ldrh	ip, [sp, #4]
   21e80:	cmp	ip, #2
   21e84:	beq	21fac <__printf_chk@plt+0x1d80c>
   21e88:	cmp	ip, #10
   21e8c:	beq	21eac <__printf_chk@plt+0x1d70c>
   21e90:	mvn	r0, #1
   21e94:	ldr	r2, [sp, #164]	; 0xa4
   21e98:	ldr	r3, [r8]
   21e9c:	cmp	r2, r3
   21ea0:	bne	22018 <__printf_chk@plt+0x1d878>
   21ea4:	add	sp, sp, #172	; 0xac
   21ea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21eac:	cmp	r7, #128	; 0x80
   21eb0:	bhi	21e90 <__printf_chk@plt+0x1d6f0>
   21eb4:	mov	fp, sl
   21eb8:	add	r6, sp, #28
   21ebc:	ldm	fp!, {r0, r1, r2, r3}
   21ec0:	mov	lr, r6
   21ec4:	add	r5, sp, #52	; 0x34
   21ec8:	stmia	lr!, {r0, r1, r2, r3}
   21ecc:	mov	r2, r5
   21ed0:	ldm	fp, {r0, r1}
   21ed4:	stm	lr, {r0, r1}
   21ed8:	mov	r0, ip
   21edc:	mov	r1, r7
   21ee0:	bl	21b60 <__printf_chk@plt+0x1d3c0>
   21ee4:	cmn	r0, #1
   21ee8:	beq	21e90 <__printf_chk@plt+0x1d6f0>
   21eec:	ldrh	r3, [sp, #52]	; 0x34
   21ef0:	cmp	r3, #2
   21ef4:	beq	21fb8 <__printf_chk@plt+0x1d818>
   21ef8:	cmp	r3, #10
   21efc:	bne	21e90 <__printf_chk@plt+0x1d6f0>
   21f00:	add	r3, sp, #48	; 0x30
   21f04:	add	r1, sp, #64	; 0x40
   21f08:	ldr	r2, [r3, #8]
   21f0c:	add	r3, r3, #4
   21f10:	cmp	r3, r1
   21f14:	mvn	r2, r2
   21f18:	str	r2, [r3, #4]
   21f1c:	bne	21f08 <__printf_chk@plt+0x1d768>
   21f20:	mov	r1, r6
   21f24:	mov	r2, r5
   21f28:	add	r0, sp, #76	; 0x4c
   21f2c:	bl	21938 <__printf_chk@plt+0x1d198>
   21f30:	cmn	r0, #1
   21f34:	beq	21e90 <__printf_chk@plt+0x1d6f0>
   21f38:	ldrh	r3, [sp, #76]	; 0x4c
   21f3c:	cmp	r3, #2
   21f40:	beq	21fc8 <__printf_chk@plt+0x1d828>
   21f44:	cmp	r3, #10
   21f48:	bne	21e90 <__printf_chk@plt+0x1d6f0>
   21f4c:	add	r3, sp, #72	; 0x48
   21f50:	add	r1, sp, #88	; 0x58
   21f54:	add	r3, r3, #4
   21f58:	ldr	r2, [r3, #4]
   21f5c:	cmp	r2, #0
   21f60:	bne	21e90 <__printf_chk@plt+0x1d6f0>
   21f64:	cmp	r3, r1
   21f68:	bne	21f54 <__printf_chk@plt+0x1d7b4>
   21f6c:	cmp	r4, #0
   21f70:	beq	21f98 <__printf_chk@plt+0x1d7f8>
   21f74:	mov	ip, sl
   21f78:	ldm	ip!, {r0, r1, r2, r3}
   21f7c:	str	r0, [r4]
   21f80:	str	r1, [r4, #4]
   21f84:	ldm	ip!, {r0, r1}
   21f88:	str	r2, [r4, #8]
   21f8c:	str	r3, [r4, #12]
   21f90:	str	r0, [r4, #16]
   21f94:	str	r1, [r4, #20]
   21f98:	cmp	r9, #0
   21f9c:	strne	r7, [r9]
   21fa0:	movne	r0, #0
   21fa4:	moveq	r0, r9
   21fa8:	b	21e94 <__printf_chk@plt+0x1d6f4>
   21fac:	cmp	r7, #32
   21fb0:	bls	21eb4 <__printf_chk@plt+0x1d714>
   21fb4:	b	21e90 <__printf_chk@plt+0x1d6f0>
   21fb8:	ldr	r3, [sp, #56]	; 0x38
   21fbc:	mvn	r3, r3
   21fc0:	str	r3, [sp, #56]	; 0x38
   21fc4:	b	21f20 <__printf_chk@plt+0x1d780>
   21fc8:	ldr	r3, [sp, #80]	; 0x50
   21fcc:	cmp	r3, #0
   21fd0:	beq	21f6c <__printf_chk@plt+0x1d7cc>
   21fd4:	b	21e90 <__printf_chk@plt+0x1d6f0>
   21fd8:	add	sl, sp, #4
   21fdc:	mov	r0, r6
   21fe0:	mov	r1, sl
   21fe4:	bl	21a0c <__printf_chk@plt+0x1d26c>
   21fe8:	cmn	r0, #1
   21fec:	bne	21ff8 <__printf_chk@plt+0x1d858>
   21ff0:	mvn	r0, #0
   21ff4:	b	21e94 <__printf_chk@plt+0x1d6f4>
   21ff8:	ldrh	ip, [sp, #4]
   21ffc:	cmp	ip, #2
   22000:	moveq	r7, #32
   22004:	beq	21e80 <__printf_chk@plt+0x1d6e0>
   22008:	cmp	ip, #10
   2200c:	moveq	r7, #128	; 0x80
   22010:	mvnne	r7, #0
   22014:	b	21e80 <__printf_chk@plt+0x1d6e0>
   22018:	bl	41b8 <__stack_chk_fail@plt>
   2201c:	andeq	r4, r5, r0, asr sp
   22020:	andeq	r0, r0, r8, lsl #9
   22024:	ldr	r3, [pc, #432]	; 221dc <__printf_chk@plt+0x1da3c>
   22028:	ldr	r2, [pc, #432]	; 221e0 <__printf_chk@plt+0x1da40>
   2202c:	add	r3, pc, r3
   22030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22034:	subs	r6, r0, #0
   22038:	ldr	r2, [r3, r2]
   2203c:	sub	sp, sp, #76	; 0x4c
   22040:	mov	r4, r1
   22044:	ldr	r3, [r2]
   22048:	str	r2, [sp, #4]
   2204c:	str	r3, [sp, #68]	; 0x44
   22050:	beq	22064 <__printf_chk@plt+0x1d8c4>
   22054:	add	r1, sp, #20
   22058:	bl	21a0c <__printf_chk@plt+0x1d26c>
   2205c:	cmp	r0, #0
   22060:	bne	22184 <__printf_chk@plt+0x1d9e4>
   22064:	mov	r0, r4
   22068:	bl	3f18 <__strdup@plt>
   2206c:	cmp	r0, #0
   22070:	str	r0, [sp, #8]
   22074:	beq	221d0 <__printf_chk@plt+0x1da30>
   22078:	mov	sl, #0
   2207c:	add	r7, sp, #44	; 0x2c
   22080:	add	r8, sp, #16
   22084:	mov	fp, r0
   22088:	mov	r9, sl
   2208c:	add	r3, sp, #20
   22090:	str	r3, [sp, #12]
   22094:	mov	r0, fp
   22098:	mov	r1, #44	; 0x2c
   2209c:	bl	474c <strchr@plt>
   220a0:	cmp	r0, #0
   220a4:	moveq	r4, r0
   220a8:	addne	r4, r0, #1
   220ac:	strbne	r9, [r0]
   220b0:	ldrb	r2, [fp]
   220b4:	subs	r3, r2, #33	; 0x21
   220b8:	rsbs	r5, r3, #0
   220bc:	adcs	r5, r5, r3
   220c0:	cmp	r5, #0
   220c4:	ldrbne	r2, [fp, #1]
   220c8:	addne	fp, fp, #1
   220cc:	cmp	r2, #0
   220d0:	beq	221a4 <__printf_chk@plt+0x1da04>
   220d4:	mov	r0, fp
   220d8:	mov	r1, r7
   220dc:	mov	r2, r8
   220e0:	bl	21db8 <__printf_chk@plt+0x1d618>
   220e4:	cmn	r0, #2
   220e8:	beq	221ac <__printf_chk@plt+0x1da0c>
   220ec:	cmp	r0, #0
   220f0:	bne	22130 <__printf_chk@plt+0x1d990>
   220f4:	cmp	r6, #0
   220f8:	beq	22120 <__printf_chk@plt+0x1d980>
   220fc:	add	r0, sp, #20
   22100:	mov	r1, r7
   22104:	ldr	r2, [sp, #16]
   22108:	bl	21c7c <__printf_chk@plt+0x1d4dc>
   2210c:	cmp	r0, #0
   22110:	bne	22120 <__printf_chk@plt+0x1d980>
   22114:	cmp	r5, #0
   22118:	bne	2217c <__printf_chk@plt+0x1d9dc>
   2211c:	mov	sl, #1
   22120:	cmp	r4, #0
   22124:	beq	22154 <__printf_chk@plt+0x1d9b4>
   22128:	mov	fp, r4
   2212c:	b	22094 <__printf_chk@plt+0x1d8f4>
   22130:	cmp	r6, #0
   22134:	beq	22120 <__printf_chk@plt+0x1d980>
   22138:	mov	r1, fp
   2213c:	mov	r0, r6
   22140:	bl	1f168 <__printf_chk@plt+0x1a9c8>
   22144:	cmp	r0, #1
   22148:	beq	22114 <__printf_chk@plt+0x1d974>
   2214c:	cmp	r4, #0
   22150:	bne	22128 <__printf_chk@plt+0x1d988>
   22154:	ldr	r0, [sp, #8]
   22158:	bl	3bdc <free@plt>
   2215c:	mov	r0, sl
   22160:	ldr	r1, [sp, #4]
   22164:	ldr	r2, [sp, #68]	; 0x44
   22168:	ldr	r3, [r1]
   2216c:	cmp	r2, r3
   22170:	bne	221d8 <__printf_chk@plt+0x1da38>
   22174:	add	sp, sp, #76	; 0x4c
   22178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2217c:	mvn	sl, #0
   22180:	b	22154 <__printf_chk@plt+0x1d9b4>
   22184:	ldr	r0, [pc, #88]	; 221e4 <__printf_chk@plt+0x1da44>
   22188:	mov	r2, r6
   2218c:	ldr	r1, [pc, #84]	; 221e8 <__printf_chk@plt+0x1da48>
   22190:	add	r0, pc, r0
   22194:	add	r1, pc, r1
   22198:	bl	1f034 <__printf_chk@plt+0x1a894>
   2219c:	mov	r0, #0
   221a0:	b	22160 <__printf_chk@plt+0x1d9c0>
   221a4:	mvn	sl, #1
   221a8:	b	22154 <__printf_chk@plt+0x1d9b4>
   221ac:	mov	ip, r0
   221b0:	ldr	r1, [pc, #52]	; 221ec <__printf_chk@plt+0x1da4c>
   221b4:	ldr	r0, [pc, #52]	; 221f0 <__printf_chk@plt+0x1da50>
   221b8:	mov	r2, fp
   221bc:	add	r1, pc, r1
   221c0:	mov	sl, ip
   221c4:	add	r0, pc, r0
   221c8:	bl	1f034 <__printf_chk@plt+0x1a894>
   221cc:	b	22154 <__printf_chk@plt+0x1d9b4>
   221d0:	mvn	r0, #0
   221d4:	b	22160 <__printf_chk@plt+0x1d9c0>
   221d8:	bl	41b8 <__stack_chk_fail@plt>
   221dc:	andeq	r4, r5, r8, ror #21
   221e0:	andeq	r0, r0, r8, lsl #9
   221e4:	andeq	r5, r2, r0, asr #3
   221e8:	muleq	r2, r4, r1
   221ec:	andeq	r5, r2, ip, ror #2
   221f0:			; <UNDEFINED> instruction: 0x000251b0
   221f4:	ldr	r3, [pc, #540]	; 22418 <__printf_chk@plt+0x1dc78>
   221f8:	ldr	r2, [pc, #540]	; 2241c <__printf_chk@plt+0x1dc7c>
   221fc:	add	r3, pc, r3
   22200:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22204:	subs	r7, r0, #0
   22208:	ldr	r2, [r3, r2]
   2220c:	sub	sp, sp, #76	; 0x4c
   22210:	mov	r4, r1
   22214:	ldr	r3, [r2]
   22218:	str	r2, [sp, #8]
   2221c:	str	r3, [sp, #68]	; 0x44
   22220:	beq	22234 <__printf_chk@plt+0x1da94>
   22224:	add	r1, sp, #20
   22228:	bl	21a0c <__printf_chk@plt+0x1d26c>
   2222c:	cmp	r0, #0
   22230:	bne	2236c <__printf_chk@plt+0x1dbcc>
   22234:	mov	r0, r4
   22238:	bl	3f18 <__strdup@plt>
   2223c:	cmp	r0, #0
   22240:	str	r0, [sp, #12]
   22244:	beq	2240c <__printf_chk@plt+0x1dc6c>
   22248:	ldr	fp, [pc, #464]	; 22420 <__printf_chk@plt+0x1dc80>
   2224c:	mov	r6, #0
   22250:	ldr	r8, [pc, #460]	; 22424 <__printf_chk@plt+0x1dc84>
   22254:	mov	r9, r6
   22258:	ldr	r3, [pc, #456]	; 22428 <__printf_chk@plt+0x1dc88>
   2225c:	add	fp, pc, fp
   22260:	mov	r4, r0
   22264:	add	fp, fp, #16
   22268:	add	r3, pc, r3
   2226c:	add	r8, pc, r8
   22270:	str	r3, [sp, #4]
   22274:	b	22284 <__printf_chk@plt+0x1dae4>
   22278:	cmp	r5, #0
   2227c:	beq	22344 <__printf_chk@plt+0x1dba4>
   22280:	mov	r4, r5
   22284:	mov	r0, r4
   22288:	mov	r1, #44	; 0x2c
   2228c:	bl	474c <strchr@plt>
   22290:	cmp	r0, #0
   22294:	moveq	r5, r0
   22298:	addne	r5, r0, #1
   2229c:	strbne	r9, [r0]
   222a0:	ldrb	r3, [r4]
   222a4:	cmp	r3, #0
   222a8:	beq	22390 <__printf_chk@plt+0x1dbf0>
   222ac:	mov	r0, r4
   222b0:	bl	4458 <strlen@plt>
   222b4:	cmp	r0, #49	; 0x31
   222b8:	mov	sl, r0
   222bc:	bhi	223b4 <__printf_chk@plt+0x1dc14>
   222c0:	mov	r0, r4
   222c4:	mov	r1, r8
   222c8:	bl	3ea0 <strspn@plt>
   222cc:	cmp	sl, r0
   222d0:	beq	222e8 <__printf_chk@plt+0x1db48>
   222d4:	ldr	r0, [sp, #4]
   222d8:	mov	r1, fp
   222dc:	mov	r2, r4
   222e0:	mvn	r6, #0
   222e4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   222e8:	add	sl, sp, #44	; 0x2c
   222ec:	mov	r0, r4
   222f0:	add	r2, sp, #16
   222f4:	mov	r1, sl
   222f8:	bl	21db8 <__printf_chk@plt+0x1d618>
   222fc:	cmn	r0, #1
   22300:	beq	223d8 <__printf_chk@plt+0x1dc38>
   22304:	cmn	r0, #2
   22308:	beq	223f4 <__printf_chk@plt+0x1dc54>
   2230c:	rsbs	r0, r0, #1
   22310:	movcc	r0, #0
   22314:	cmp	r7, #0
   22318:	moveq	r0, #0
   2231c:	cmp	r0, #0
   22320:	beq	22278 <__printf_chk@plt+0x1dad8>
   22324:	mov	r1, sl
   22328:	add	r0, sp, #20
   2232c:	ldr	r2, [sp, #16]
   22330:	bl	21c7c <__printf_chk@plt+0x1d4dc>
   22334:	cmp	r0, #0
   22338:	moveq	r6, #1
   2233c:	cmp	r5, #0
   22340:	bne	22280 <__printf_chk@plt+0x1dae0>
   22344:	ldr	r0, [sp, #12]
   22348:	bl	3bdc <free@plt>
   2234c:	mov	r0, r6
   22350:	ldr	r1, [sp, #8]
   22354:	ldr	r2, [sp, #68]	; 0x44
   22358:	ldr	r3, [r1]
   2235c:	cmp	r2, r3
   22360:	bne	22414 <__printf_chk@plt+0x1dc74>
   22364:	add	sp, sp, #76	; 0x4c
   22368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2236c:	ldr	r1, [pc, #184]	; 2242c <__printf_chk@plt+0x1dc8c>
   22370:	mov	r2, r7
   22374:	ldr	r0, [pc, #180]	; 22430 <__printf_chk@plt+0x1dc90>
   22378:	add	r1, pc, r1
   2237c:	add	r0, pc, r0
   22380:	add	r1, r1, #16
   22384:	bl	1f034 <__printf_chk@plt+0x1a894>
   22388:	mov	r0, #0
   2238c:	b	22350 <__printf_chk@plt+0x1dbb0>
   22390:	ldr	r1, [pc, #156]	; 22434 <__printf_chk@plt+0x1dc94>
   22394:	mvn	r6, #0
   22398:	ldr	r0, [pc, #152]	; 22438 <__printf_chk@plt+0x1dc98>
   2239c:	add	r1, pc, r1
   223a0:	ldr	r2, [sp, #12]
   223a4:	add	r0, pc, r0
   223a8:	add	r1, r1, #16
   223ac:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   223b0:	b	22344 <__printf_chk@plt+0x1dba4>
   223b4:	ldr	r1, [pc, #128]	; 2243c <__printf_chk@plt+0x1dc9c>
   223b8:	mov	r2, r4
   223bc:	ldr	r0, [pc, #124]	; 22440 <__printf_chk@plt+0x1dca0>
   223c0:	mvn	r6, #0
   223c4:	add	r1, pc, r1
   223c8:	add	r0, pc, r0
   223cc:	add	r1, r1, #16
   223d0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   223d4:	b	22344 <__printf_chk@plt+0x1dba4>
   223d8:	mov	r3, r0
   223dc:	ldr	r0, [pc, #96]	; 22444 <__printf_chk@plt+0x1dca4>
   223e0:	mov	r1, r4
   223e4:	mov	r6, r3
   223e8:	add	r0, pc, r0
   223ec:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   223f0:	b	22344 <__printf_chk@plt+0x1dba4>
   223f4:	ldr	r0, [pc, #76]	; 22448 <__printf_chk@plt+0x1dca8>
   223f8:	mov	r1, r4
   223fc:	mvn	r6, #0
   22400:	add	r0, pc, r0
   22404:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   22408:	b	22344 <__printf_chk@plt+0x1dba4>
   2240c:	mvn	r0, #0
   22410:	b	22350 <__printf_chk@plt+0x1dbb0>
   22414:	bl	41b8 <__stack_chk_fail@plt>
   22418:	andeq	r4, r5, r8, lsl r9
   2241c:	andeq	r0, r0, r8, lsl #9
   22420:	andeq	r5, r2, ip, asr #1
   22424:	andeq	r5, r2, r8, lsl #3
   22428:	andeq	r5, r2, r8, lsr #3
   2242c:			; <UNDEFINED> instruction: 0x00024fb0
   22430:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   22434:	andeq	r4, r2, ip, lsl #31
   22438:	andeq	r5, r2, r8
   2243c:	andeq	r4, r2, r4, ror #30
   22440:	andeq	r5, r2, r8
   22444:	andeq	r5, r2, ip, asr r0
   22448:	andeq	r5, r2, r4, rrx
   2244c:	ldr	ip, [pc, #304]	; 22584 <__printf_chk@plt+0x1dde4>
   22450:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22454:	mov	r5, r1
   22458:	ldr	r1, [pc, #296]	; 22588 <__printf_chk@plt+0x1dde8>
   2245c:	add	ip, pc, ip
   22460:	sub	sp, sp, #28
   22464:	mov	r4, r0
   22468:	ldr	r0, [pc, #284]	; 2258c <__printf_chk@plt+0x1ddec>
   2246c:	mov	r8, r2
   22470:	ldr	r1, [ip, r1]
   22474:	mov	r2, ip
   22478:	str	r5, [sp, #12]
   2247c:	ldr	r9, [sp, #64]	; 0x40
   22480:	str	r1, [sp, #4]
   22484:	ldr	r1, [r1]
   22488:	ldr	sl, [sp, #68]	; 0x44
   2248c:	str	r1, [sp, #20]
   22490:	ldr	r2, [r2, r0]
   22494:	cmp	r4, r2
   22498:	movne	r2, #4
   2249c:	moveq	r2, #1
   224a0:	subs	r6, r3, #0
   224a4:	strh	r2, [sp, #16]
   224a8:	addne	fp, sp, #12
   224ac:	movne	r7, #0
   224b0:	beq	22528 <__printf_chk@plt+0x1dd88>
   224b4:	add	r1, r8, r7
   224b8:	mov	r0, r5
   224bc:	rsb	r2, r7, r6
   224c0:	blx	r4
   224c4:	cmn	r0, #1
   224c8:	mov	r1, r0
   224cc:	beq	22508 <__printf_chk@plt+0x1dd68>
   224d0:	cmp	r0, #0
   224d4:	bne	22550 <__printf_chk@plt+0x1ddb0>
   224d8:	bl	45cc <__errno_location@plt>
   224dc:	mov	r3, r7
   224e0:	mov	r2, #32
   224e4:	str	r2, [r0]
   224e8:	ldr	ip, [sp, #4]
   224ec:	mov	r0, r3
   224f0:	ldr	r2, [sp, #20]
   224f4:	ldr	r3, [ip]
   224f8:	cmp	r2, r3
   224fc:	bne	22580 <__printf_chk@plt+0x1dde0>
   22500:	add	sp, sp, #28
   22504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22508:	str	r0, [sp]
   2250c:	bl	45cc <__errno_location@plt>
   22510:	ldr	r1, [sp]
   22514:	ldr	r2, [r0]
   22518:	cmp	r2, #4
   2251c:	beq	22540 <__printf_chk@plt+0x1dda0>
   22520:	cmp	r2, #11
   22524:	beq	22530 <__printf_chk@plt+0x1dd90>
   22528:	mov	r3, #0
   2252c:	b	224e8 <__printf_chk@plt+0x1dd48>
   22530:	mov	r2, r1
   22534:	mov	r0, fp
   22538:	mov	r1, #1
   2253c:	bl	3f90 <poll@plt>
   22540:	cmp	r6, r7
   22544:	bhi	224b4 <__printf_chk@plt+0x1dd14>
   22548:	mov	r3, r7
   2254c:	b	224e8 <__printf_chk@plt+0x1dd48>
   22550:	cmp	r9, #0
   22554:	add	r7, r7, r0
   22558:	beq	22540 <__printf_chk@plt+0x1dda0>
   2255c:	mov	r0, sl
   22560:	blx	r9
   22564:	cmn	r0, #1
   22568:	bne	22540 <__printf_chk@plt+0x1dda0>
   2256c:	bl	45cc <__errno_location@plt>
   22570:	mov	r2, #4
   22574:	mov	r3, r7
   22578:	str	r2, [r0]
   2257c:	b	224e8 <__printf_chk@plt+0x1dd48>
   22580:	bl	41b8 <__stack_chk_fail@plt>
   22584:			; <UNDEFINED> instruction: 0x000546b8
   22588:	andeq	r0, r0, r8, lsl #9
   2258c:	andeq	r0, r0, r4, lsr #9
   22590:	push	{lr}		; (str lr, [sp, #-4]!)
   22594:	sub	sp, sp, #12
   22598:	mov	ip, #0
   2259c:	str	ip, [sp]
   225a0:	str	ip, [sp, #4]
   225a4:	bl	2244c <__printf_chk@plt+0x1dcac>
   225a8:	add	sp, sp, #12
   225ac:	pop	{pc}		; (ldr pc, [sp], #4)
   225b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   225b4:	mov	r5, r3
   225b8:	ldr	r6, [pc, #544]	; 227e0 <__printf_chk@plt+0x1e040>
   225bc:	sub	sp, sp, #8192	; 0x2000
   225c0:	ldr	r3, [pc, #540]	; 227e4 <__printf_chk@plt+0x1e044>
   225c4:	sub	sp, sp, #36	; 0x24
   225c8:	add	r6, pc, r6
   225cc:	mov	r7, r0
   225d0:	cmp	r5, #1024	; 0x400
   225d4:	add	r0, sp, #8192	; 0x2000
   225d8:	ldr	r3, [r6, r3]
   225dc:	mov	r8, r1
   225e0:	ldr	r9, [r0, #72]	; 0x48
   225e4:	ldr	sl, [r0, #76]	; 0x4c
   225e8:	str	r3, [sp, #4]
   225ec:	ldr	r3, [r3]
   225f0:	str	r3, [r0, #28]
   225f4:	bls	22630 <__printf_chk@plt+0x1de90>
   225f8:	bl	45cc <__errno_location@plt>
   225fc:	mov	fp, #0
   22600:	mov	r3, #22
   22604:	str	r3, [r0]
   22608:	ldr	r1, [sp, #4]
   2260c:	add	r0, sp, #8192	; 0x2000
   22610:	ldr	r2, [r0, #28]
   22614:	mov	r0, fp
   22618:	ldr	r3, [r1]
   2261c:	cmp	r2, r3
   22620:	bne	227dc <__printf_chk@plt+0x1e03c>
   22624:	add	sp, sp, #8192	; 0x2000
   22628:	add	sp, sp, #36	; 0x24
   2262c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22630:	add	fp, sp, #32
   22634:	mov	r1, r2
   22638:	sub	r4, fp, #4
   2263c:	lsl	r2, r5, #3
   22640:	mov	r3, #8192	; 0x2000
   22644:	add	r0, sp, #20
   22648:	str	r0, [sp, #12]
   2264c:	mov	r0, r4
   22650:	bl	3af8 <__memcpy_chk@plt>
   22654:	ldr	r2, [pc, #396]	; 227e8 <__printf_chk@plt+0x1e048>
   22658:	add	r1, sp, #8192	; 0x2000
   2265c:	movw	r3, #57332	; 0xdff4
   22660:	add	r1, r1, #32
   22664:	movt	r3, #65535	; 0xffff
   22668:	str	r8, [r1, r3]
   2266c:	ldr	r3, [r6, r2]
   22670:	cmp	r7, r3
   22674:	movne	r3, #4
   22678:	moveq	r3, #1
   2267c:	cmp	r5, #0
   22680:	strh	r3, [sp, #24]
   22684:	beq	226ec <__printf_chk@plt+0x1df4c>
   22688:	ldr	r3, [fp]
   2268c:	cmp	r3, #0
   22690:	beq	226ec <__printf_chk@plt+0x1df4c>
   22694:	mov	r3, #0
   22698:	str	r3, [sp, #8]
   2269c:	mov	r0, r8
   226a0:	mov	r1, r4
   226a4:	mov	r2, r5
   226a8:	blx	r7
   226ac:	cmn	r0, #1
   226b0:	mov	fp, r0
   226b4:	beq	226d4 <__printf_chk@plt+0x1df34>
   226b8:	cmp	r0, #0
   226bc:	bne	22720 <__printf_chk@plt+0x1df80>
   226c0:	bl	45cc <__errno_location@plt>
   226c4:	ldr	fp, [sp, #8]
   226c8:	mov	r3, #32
   226cc:	str	r3, [r0]
   226d0:	b	22608 <__printf_chk@plt+0x1de68>
   226d4:	bl	45cc <__errno_location@plt>
   226d8:	ldr	r3, [r0]
   226dc:	cmp	r3, #4
   226e0:	beq	22704 <__printf_chk@plt+0x1df64>
   226e4:	cmp	r3, #11
   226e8:	beq	226f4 <__printf_chk@plt+0x1df54>
   226ec:	mov	fp, #0
   226f0:	b	22608 <__printf_chk@plt+0x1de68>
   226f4:	mov	r2, fp
   226f8:	add	r0, sp, #20
   226fc:	mov	r1, #1
   22700:	bl	3f90 <poll@plt>
   22704:	cmp	r5, #0
   22708:	beq	22718 <__printf_chk@plt+0x1df78>
   2270c:	ldr	r3, [r4, #4]
   22710:	cmp	r3, #0
   22714:	bne	2269c <__printf_chk@plt+0x1defc>
   22718:	ldr	fp, [sp, #8]
   2271c:	b	22608 <__printf_chk@plt+0x1de68>
   22720:	ldr	r3, [sp, #8]
   22724:	mov	r6, r0
   22728:	add	r3, r3, r0
   2272c:	str	r3, [sp, #8]
   22730:	ldr	r3, [r4, #4]
   22734:	cmp	r3, r6
   22738:	bhi	22774 <__printf_chk@plt+0x1dfd4>
   2273c:	mov	r0, r5
   22740:	mvn	r1, #0
   22744:	rsb	r6, r3, r6
   22748:	bl	42320 <__printf_chk@plt+0x3db80>
   2274c:	add	r4, r4, #8
   22750:	subs	r5, r0, #0
   22754:	bne	22730 <__printf_chk@plt+0x1df90>
   22758:	cmp	r6, #0
   2275c:	beq	227ac <__printf_chk@plt+0x1e00c>
   22760:	bl	45cc <__errno_location@plt>
   22764:	mov	fp, #0
   22768:	mov	r3, #14
   2276c:	str	r3, [r0]
   22770:	b	22608 <__printf_chk@plt+0x1de68>
   22774:	cmp	r6, #0
   22778:	beq	227a4 <__printf_chk@plt+0x1e004>
   2277c:	cmp	r5, #0
   22780:	beq	22760 <__printf_chk@plt+0x1dfc0>
   22784:	cmp	r6, r3
   22788:	bhi	22760 <__printf_chk@plt+0x1dfc0>
   2278c:	ldr	r2, [r4]
   22790:	rsb	r3, r6, r3
   22794:	str	r3, [r4, #4]
   22798:	add	r6, r2, r6
   2279c:	str	r6, [r4]
   227a0:	b	227ac <__printf_chk@plt+0x1e00c>
   227a4:	cmp	r5, #0
   227a8:	bne	2278c <__printf_chk@plt+0x1dfec>
   227ac:	cmp	r9, #0
   227b0:	beq	22704 <__printf_chk@plt+0x1df64>
   227b4:	mov	r1, fp
   227b8:	mov	r0, sl
   227bc:	blx	r9
   227c0:	cmn	r0, #1
   227c4:	bne	22704 <__printf_chk@plt+0x1df64>
   227c8:	bl	45cc <__errno_location@plt>
   227cc:	ldr	fp, [sp, #8]
   227d0:	mov	r3, #4
   227d4:	str	r3, [r0]
   227d8:	b	22608 <__printf_chk@plt+0x1de68>
   227dc:	bl	41b8 <__stack_chk_fail@plt>
   227e0:	andeq	r4, r5, ip, asr #10
   227e4:	andeq	r0, r0, r8, lsl #9
   227e8:	andeq	r0, r0, r0, lsr #9
   227ec:	push	{lr}		; (str lr, [sp, #-4]!)
   227f0:	sub	sp, sp, #12
   227f4:	mov	ip, #0
   227f8:	str	ip, [sp]
   227fc:	str	ip, [sp, #4]
   22800:	bl	225b0 <__printf_chk@plt+0x1de10>
   22804:	add	sp, sp, #12
   22808:	pop	{pc}		; (ldr pc, [sp], #4)
   2280c:	push	{r4, r5, r6, r7, r8, lr}
   22810:	sub	sp, sp, #8
   22814:	mov	r5, r0
   22818:	bl	4428 <geteuid@plt>
   2281c:	ldr	r4, [pc, #692]	; 22ad8 <__printf_chk@plt+0x1e338>
   22820:	add	r4, pc, r4
   22824:	mov	r6, r0
   22828:	str	r0, [r4]
   2282c:	bl	3d2c <getegid@plt>
   22830:	mov	r3, r6
   22834:	ldr	r1, [r5, #8]
   22838:	ldr	r2, [r5, #12]
   2283c:	mov	ip, r0
   22840:	ldr	r0, [pc, #660]	; 22adc <__printf_chk@plt+0x1e33c>
   22844:	str	ip, [sp]
   22848:	add	r0, pc, r0
   2284c:	str	ip, [r4, #4]
   22850:	bl	1efcc <__printf_chk@plt+0x1a82c>
   22854:	ldr	r0, [r4]
   22858:	cmp	r0, #0
   2285c:	movne	r3, #0
   22860:	strne	r3, [r4, #8]
   22864:	beq	22870 <__printf_chk@plt+0x1e0d0>
   22868:	add	sp, sp, #8
   2286c:	pop	{r4, r5, r6, r7, r8, pc}
   22870:	mov	r1, r0
   22874:	mov	r3, #1
   22878:	str	r3, [r4, #8]
   2287c:	str	r3, [r4, #12]
   22880:	bl	3ee8 <getgroups@plt>
   22884:	ldr	r7, [pc, #596]	; 22ae0 <__printf_chk@plt+0x1e340>
   22888:	add	r7, pc, r7
   2288c:	cmp	r0, #0
   22890:	mov	r6, r0
   22894:	str	r0, [r7]
   22898:	blt	22a04 <__printf_chk@plt+0x1e264>
   2289c:	beq	229d8 <__printf_chk@plt+0x1e238>
   228a0:	mov	r1, r0
   228a4:	mov	r2, #4
   228a8:	ldr	r0, [r4, #16]
   228ac:	bl	21848 <__printf_chk@plt+0x1d0a8>
   228b0:	mov	r3, r0
   228b4:	mov	r1, r0
   228b8:	ldr	r0, [r7]
   228bc:	str	r3, [r4, #16]
   228c0:	bl	3ee8 <getgroups@plt>
   228c4:	cmp	r0, #0
   228c8:	blt	22aa0 <__printf_chk@plt+0x1e300>
   228cc:	ldr	r3, [pc, #528]	; 22ae4 <__printf_chk@plt+0x1e344>
   228d0:	add	r3, pc, r3
   228d4:	ldr	r4, [r3, #4]
   228d8:	cmn	r4, #1
   228dc:	beq	228fc <__printf_chk@plt+0x1e15c>
   228e0:	ldr	r3, [pc, #512]	; 22ae8 <__printf_chk@plt+0x1e348>
   228e4:	ldr	r1, [r5, #8]
   228e8:	add	r3, pc, r3
   228ec:	ldr	r2, [r3, #20]
   228f0:	cmp	r1, r2
   228f4:	ldreq	r1, [r3, #24]
   228f8:	beq	22984 <__printf_chk@plt+0x1e1e4>
   228fc:	ldr	r0, [r5]
   22900:	ldr	r1, [r5, #12]
   22904:	bl	3d44 <initgroups@plt>
   22908:	cmp	r0, #0
   2290c:	blt	22a60 <__printf_chk@plt+0x1e2c0>
   22910:	mov	r0, #0
   22914:	ldr	r7, [pc, #464]	; 22aec <__printf_chk@plt+0x1e34c>
   22918:	mov	r1, r0
   2291c:	bl	3ee8 <getgroups@plt>
   22920:	add	r7, pc, r7
   22924:	cmp	r0, #0
   22928:	mov	r4, r0
   2292c:	str	r0, [r7, #4]
   22930:	blt	22abc <__printf_chk@plt+0x1e31c>
   22934:	beq	229e8 <__printf_chk@plt+0x1e248>
   22938:	ldr	r8, [pc, #432]	; 22af0 <__printf_chk@plt+0x1e350>
   2293c:	mov	r1, r0
   22940:	mov	r2, #4
   22944:	add	r8, pc, r8
   22948:	ldr	r0, [r8, #24]
   2294c:	bl	21848 <__printf_chk@plt+0x1d0a8>
   22950:	ldr	r4, [r7, #4]
   22954:	mov	r1, r0
   22958:	mov	r6, r0
   2295c:	str	r0, [r8, #24]
   22960:	mov	r0, r4
   22964:	bl	3ee8 <getgroups@plt>
   22968:	cmp	r0, #0
   2296c:	movge	r1, r6
   22970:	blt	22a84 <__printf_chk@plt+0x1e2e4>
   22974:	ldr	r3, [pc, #376]	; 22af4 <__printf_chk@plt+0x1e354>
   22978:	ldr	r2, [r5, #8]
   2297c:	add	r3, pc, r3
   22980:	str	r2, [r3, #20]
   22984:	mov	r0, r4
   22988:	bl	417c <setgroups@plt>
   2298c:	cmp	r0, #0
   22990:	blt	22a44 <__printf_chk@plt+0x1e2a4>
   22994:	ldr	r0, [r5, #12]
   22998:	bl	3b28 <setegid@plt>
   2299c:	cmp	r0, #0
   229a0:	blt	22a20 <__printf_chk@plt+0x1e280>
   229a4:	ldr	r0, [r5, #8]
   229a8:	bl	3a80 <seteuid@plt>
   229ac:	cmn	r0, #1
   229b0:	bne	22868 <__printf_chk@plt+0x1e0c8>
   229b4:	bl	45cc <__errno_location@plt>
   229b8:	ldr	r4, [r5, #8]
   229bc:	ldr	r0, [r0]
   229c0:	bl	3d38 <strerror@plt>
   229c4:	mov	r1, r4
   229c8:	mov	r2, r0
   229cc:	ldr	r0, [pc, #292]	; 22af8 <__printf_chk@plt+0x1e358>
   229d0:	add	r0, pc, r0
   229d4:	bl	1c8d4 <__printf_chk@plt+0x18134>
   229d8:	ldr	r0, [r4, #16]
   229dc:	bl	3bdc <free@plt>
   229e0:	str	r6, [r4, #16]
   229e4:	b	228cc <__printf_chk@plt+0x1e12c>
   229e8:	ldr	r6, [pc, #268]	; 22afc <__printf_chk@plt+0x1e35c>
   229ec:	add	r6, pc, r6
   229f0:	ldr	r0, [r6, #24]
   229f4:	bl	3bdc <free@plt>
   229f8:	str	r4, [r6, #24]
   229fc:	mov	r1, r4
   22a00:	b	22974 <__printf_chk@plt+0x1e1d4>
   22a04:	bl	45cc <__errno_location@plt>
   22a08:	ldr	r0, [r0]
   22a0c:	bl	3d38 <strerror@plt>
   22a10:	mov	r1, r0
   22a14:	ldr	r0, [pc, #228]	; 22b00 <__printf_chk@plt+0x1e360>
   22a18:	add	r0, pc, r0
   22a1c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22a20:	bl	45cc <__errno_location@plt>
   22a24:	ldr	r4, [r5, #12]
   22a28:	ldr	r0, [r0]
   22a2c:	bl	3d38 <strerror@plt>
   22a30:	mov	r1, r4
   22a34:	mov	r2, r0
   22a38:	ldr	r0, [pc, #196]	; 22b04 <__printf_chk@plt+0x1e364>
   22a3c:	add	r0, pc, r0
   22a40:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22a44:	bl	45cc <__errno_location@plt>
   22a48:	ldr	r0, [r0]
   22a4c:	bl	3d38 <strerror@plt>
   22a50:	mov	r1, r0
   22a54:	ldr	r0, [pc, #172]	; 22b08 <__printf_chk@plt+0x1e368>
   22a58:	add	r0, pc, r0
   22a5c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22a60:	bl	45cc <__errno_location@plt>
   22a64:	ldr	r4, [r5]
   22a68:	ldr	r0, [r0]
   22a6c:	bl	3d38 <strerror@plt>
   22a70:	mov	r1, r4
   22a74:	mov	r2, r0
   22a78:	ldr	r0, [pc, #140]	; 22b0c <__printf_chk@plt+0x1e36c>
   22a7c:	add	r0, pc, r0
   22a80:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22a84:	bl	45cc <__errno_location@plt>
   22a88:	ldr	r0, [r0]
   22a8c:	bl	3d38 <strerror@plt>
   22a90:	mov	r1, r0
   22a94:	ldr	r0, [pc, #116]	; 22b10 <__printf_chk@plt+0x1e370>
   22a98:	add	r0, pc, r0
   22a9c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22aa0:	bl	45cc <__errno_location@plt>
   22aa4:	ldr	r0, [r0]
   22aa8:	bl	3d38 <strerror@plt>
   22aac:	mov	r1, r0
   22ab0:	ldr	r0, [pc, #92]	; 22b14 <__printf_chk@plt+0x1e374>
   22ab4:	add	r0, pc, r0
   22ab8:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22abc:	bl	45cc <__errno_location@plt>
   22ac0:	ldr	r0, [r0]
   22ac4:	bl	3d38 <strerror@plt>
   22ac8:	mov	r1, r0
   22acc:	ldr	r0, [pc, #68]	; 22b18 <__printf_chk@plt+0x1e378>
   22ad0:	add	r0, pc, r0
   22ad4:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22ad8:	andeq	r4, r5, r8, asr lr
   22adc:	andeq	r4, r2, r8, ror ip
   22ae0:	andeq	r4, r5, r8, ror #15
   22ae4:	andeq	r4, r5, r0, lsr #15
   22ae8:	muleq	r5, r0, sp
   22aec:	andeq	r4, r5, r0, asr r7
   22af0:	andeq	r4, r5, r4, lsr sp
   22af4:	strdeq	r4, [r5], -ip
   22af8:	andeq	r4, r2, ip, ror #22
   22afc:	andeq	r4, r5, ip, lsl #25
   22b00:	ldrdeq	r4, [r2], -r0
   22b04:	andeq	r4, r2, ip, ror #21
   22b08:			; <UNDEFINED> instruction: 0x00024abc
   22b0c:	andeq	r4, r2, r0, lsl #21
   22b10:	andeq	r4, r2, r0, asr sl
   22b14:	andeq	r4, r2, r4, lsr sl
   22b18:	andeq	r4, r2, r8, lsl sl
   22b1c:	push	{r4, r5, lr}
   22b20:	sub	sp, sp, #12
   22b24:	mov	r4, r0
   22b28:	bl	4344 <getuid@plt>
   22b2c:	mov	r1, r4
   22b30:	mov	r5, r0
   22b34:	ldr	r0, [pc, #196]	; 22c00 <__printf_chk@plt+0x1e460>
   22b38:	add	r0, pc, r0
   22b3c:	bl	1efcc <__printf_chk@plt+0x1a82c>
   22b40:	mov	r0, r4
   22b44:	mov	r1, r4
   22b48:	mov	r2, r4
   22b4c:	bl	40b0 <setresuid@plt>
   22b50:	cmp	r0, #0
   22b54:	blt	22be0 <__printf_chk@plt+0x1e440>
   22b58:	cmp	r5, r4
   22b5c:	beq	22b80 <__printf_chk@plt+0x1e3e0>
   22b60:	mov	r0, r5
   22b64:	bl	4320 <setuid@plt>
   22b68:	cmn	r0, #1
   22b6c:	bne	22bcc <__printf_chk@plt+0x1e42c>
   22b70:	mov	r0, r5
   22b74:	bl	3a80 <seteuid@plt>
   22b78:	cmn	r0, #1
   22b7c:	bne	22bcc <__printf_chk@plt+0x1e42c>
   22b80:	bl	4344 <getuid@plt>
   22b84:	cmp	r0, r4
   22b88:	bne	22ba0 <__printf_chk@plt+0x1e400>
   22b8c:	bl	4428 <geteuid@plt>
   22b90:	cmp	r4, r0
   22b94:	bne	22ba0 <__printf_chk@plt+0x1e400>
   22b98:	add	sp, sp, #12
   22b9c:	pop	{r4, r5, pc}
   22ba0:	bl	4344 <getuid@plt>
   22ba4:	mov	r5, r0
   22ba8:	bl	4428 <geteuid@plt>
   22bac:	ldr	r1, [pc, #80]	; 22c04 <__printf_chk@plt+0x1e464>
   22bb0:	mov	r2, r5
   22bb4:	str	r4, [sp]
   22bb8:	add	r1, pc, r1
   22bbc:	mov	r3, r0
   22bc0:	ldr	r0, [pc, #64]	; 22c08 <__printf_chk@plt+0x1e468>
   22bc4:	add	r0, pc, r0
   22bc8:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22bcc:	ldr	r0, [pc, #56]	; 22c0c <__printf_chk@plt+0x1e46c>
   22bd0:	ldr	r1, [pc, #56]	; 22c10 <__printf_chk@plt+0x1e470>
   22bd4:	add	r0, pc, r0
   22bd8:	add	r1, pc, r1
   22bdc:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22be0:	bl	45cc <__errno_location@plt>
   22be4:	ldr	r0, [r0]
   22be8:	bl	3d38 <strerror@plt>
   22bec:	mov	r1, r4
   22bf0:	mov	r2, r0
   22bf4:	ldr	r0, [pc, #24]	; 22c14 <__printf_chk@plt+0x1e474>
   22bf8:	add	r0, pc, r0
   22bfc:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22c00:	andeq	r4, r2, r8, lsl sl
   22c04:	ldrdeq	r4, [r2], -ip
   22c08:	andeq	r4, r2, r4, ror #19
   22c0c:			; <UNDEFINED> instruction: 0x000249b0
   22c10:			; <UNDEFINED> instruction: 0x000248bc
   22c14:	andeq	r4, r2, r4, ror r9
   22c18:	push	{r3, r4, r5, lr}
   22c1c:	ldr	r4, [pc, #236]	; 22d10 <__printf_chk@plt+0x1e570>
   22c20:	add	r4, pc, r4
   22c24:	ldr	r3, [r4, #8]
   22c28:	cmp	r3, #0
   22c2c:	beq	22cb4 <__printf_chk@plt+0x1e514>
   22c30:	ldr	r3, [r4, #12]
   22c34:	cmp	r3, #0
   22c38:	beq	22cc4 <__printf_chk@plt+0x1e524>
   22c3c:	ldr	r0, [pc, #208]	; 22d14 <__printf_chk@plt+0x1e574>
   22c40:	ldm	r4, {r1, r2}
   22c44:	add	r0, pc, r0
   22c48:	bl	1efcc <__printf_chk@plt+0x1a82c>
   22c4c:	ldr	r5, [r4]
   22c50:	mov	r0, r5
   22c54:	bl	3a80 <seteuid@plt>
   22c58:	cmp	r0, #0
   22c5c:	blt	22cf0 <__printf_chk@plt+0x1e550>
   22c60:	ldr	r5, [r4, #4]
   22c64:	mov	r0, r5
   22c68:	bl	3b28 <setegid@plt>
   22c6c:	cmp	r0, #0
   22c70:	blt	22cd0 <__printf_chk@plt+0x1e530>
   22c74:	ldr	r3, [pc, #156]	; 22d18 <__printf_chk@plt+0x1e578>
   22c78:	ldr	r1, [r4, #16]
   22c7c:	add	r3, pc, r3
   22c80:	ldr	r0, [r3]
   22c84:	bl	417c <setgroups@plt>
   22c88:	cmp	r0, #0
   22c8c:	movge	r3, #0
   22c90:	strge	r3, [r4, #12]
   22c94:	popge	{r3, r4, r5, pc}
   22c98:	bl	45cc <__errno_location@plt>
   22c9c:	ldr	r0, [r0]
   22ca0:	bl	3d38 <strerror@plt>
   22ca4:	mov	r1, r0
   22ca8:	ldr	r0, [pc, #108]	; 22d1c <__printf_chk@plt+0x1e57c>
   22cac:	add	r0, pc, r0
   22cb0:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22cb4:	ldr	r0, [pc, #100]	; 22d20 <__printf_chk@plt+0x1e580>
   22cb8:	pop	{r3, r4, r5, lr}
   22cbc:	add	r0, pc, r0
   22cc0:	b	1efcc <__printf_chk@plt+0x1a82c>
   22cc4:	ldr	r0, [pc, #88]	; 22d24 <__printf_chk@plt+0x1e584>
   22cc8:	add	r0, pc, r0
   22ccc:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22cd0:	bl	45cc <__errno_location@plt>
   22cd4:	ldr	r0, [r0]
   22cd8:	bl	3d38 <strerror@plt>
   22cdc:	mov	r1, r5
   22ce0:	mov	r2, r0
   22ce4:	ldr	r0, [pc, #60]	; 22d28 <__printf_chk@plt+0x1e588>
   22ce8:	add	r0, pc, r0
   22cec:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22cf0:	bl	45cc <__errno_location@plt>
   22cf4:	ldr	r0, [r0]
   22cf8:	bl	3d38 <strerror@plt>
   22cfc:	mov	r1, r5
   22d00:	mov	r2, r0
   22d04:	ldr	r0, [pc, #32]	; 22d2c <__printf_chk@plt+0x1e58c>
   22d08:	add	r0, pc, r0
   22d0c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22d10:	andeq	r4, r5, r8, asr sl
   22d14:	andeq	r4, r2, r4, ror #19
   22d18:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   22d1c:	andeq	r4, r2, r8, ror #16
   22d20:	andeq	r4, r2, r0, lsr #18
   22d24:	andeq	r4, r2, r0, lsr r9
   22d28:	andeq	r4, r2, r0, asr #16
   22d2c:	andeq	r4, r2, r4, lsr r8
   22d30:	push	{r4, r5, r6, lr}
   22d34:	sub	sp, sp, #8
   22d38:	mov	r4, r0
   22d3c:	bl	4344 <getuid@plt>
   22d40:	mov	r5, r0
   22d44:	bl	4434 <getgid@plt>
   22d48:	cmp	r4, #0
   22d4c:	mov	r6, r0
   22d50:	beq	22efc <__printf_chk@plt+0x1e75c>
   22d54:	ldr	r3, [pc, #500]	; 22f50 <__printf_chk@plt+0x1e7b0>
   22d58:	add	r3, pc, r3
   22d5c:	ldr	r3, [r3, #12]
   22d60:	cmp	r3, #0
   22d64:	bne	22ef0 <__printf_chk@plt+0x1e750>
   22d68:	ldr	r0, [pc, #484]	; 22f54 <__printf_chk@plt+0x1e7b4>
   22d6c:	ldr	r1, [r4, #8]
   22d70:	add	r0, pc, r0
   22d74:	ldr	r2, [r4, #12]
   22d78:	bl	1efcc <__printf_chk@plt+0x1a82c>
   22d7c:	ldr	r0, [r4, #12]
   22d80:	mov	r1, r0
   22d84:	mov	r2, r0
   22d88:	bl	3b64 <setresgid@plt>
   22d8c:	cmp	r0, #0
   22d90:	blt	22f2c <__printf_chk@plt+0x1e78c>
   22d94:	ldr	r0, [r4, #8]
   22d98:	mov	r1, r0
   22d9c:	mov	r2, r0
   22da0:	bl	40b0 <setresuid@plt>
   22da4:	cmp	r0, #0
   22da8:	blt	22f08 <__printf_chk@plt+0x1e768>
   22dac:	ldr	r3, [r4, #12]
   22db0:	cmp	r3, r6
   22db4:	beq	22dc4 <__printf_chk@plt+0x1e624>
   22db8:	ldr	r3, [r4, #8]
   22dbc:	cmp	r3, #0
   22dc0:	bne	22e38 <__printf_chk@plt+0x1e698>
   22dc4:	bl	4434 <getgid@plt>
   22dc8:	ldr	r3, [r4, #12]
   22dcc:	cmp	r0, r3
   22dd0:	bne	22ea4 <__printf_chk@plt+0x1e704>
   22dd4:	bl	3d2c <getegid@plt>
   22dd8:	ldr	r3, [r4, #12]
   22ddc:	cmp	r0, r3
   22de0:	bne	22ea4 <__printf_chk@plt+0x1e704>
   22de4:	ldr	r3, [r4, #8]
   22de8:	cmp	r3, r5
   22dec:	beq	22e10 <__printf_chk@plt+0x1e670>
   22df0:	mov	r0, r5
   22df4:	bl	4320 <setuid@plt>
   22df8:	cmn	r0, #1
   22dfc:	bne	22ed8 <__printf_chk@plt+0x1e738>
   22e00:	mov	r0, r5
   22e04:	bl	3a80 <seteuid@plt>
   22e08:	cmn	r0, #1
   22e0c:	bne	22ed8 <__printf_chk@plt+0x1e738>
   22e10:	bl	4344 <getuid@plt>
   22e14:	ldr	r3, [r4, #8]
   22e18:	cmp	r0, r3
   22e1c:	bne	22e70 <__printf_chk@plt+0x1e6d0>
   22e20:	bl	4428 <geteuid@plt>
   22e24:	ldr	r3, [r4, #8]
   22e28:	cmp	r0, r3
   22e2c:	bne	22e70 <__printf_chk@plt+0x1e6d0>
   22e30:	add	sp, sp, #8
   22e34:	pop	{r4, r5, r6, pc}
   22e38:	mov	r0, r6
   22e3c:	bl	41a0 <setgid@plt>
   22e40:	cmn	r0, #1
   22e44:	bne	22e58 <__printf_chk@plt+0x1e6b8>
   22e48:	mov	r0, r6
   22e4c:	bl	3b28 <setegid@plt>
   22e50:	cmn	r0, #1
   22e54:	beq	22dc4 <__printf_chk@plt+0x1e624>
   22e58:	ldr	r1, [pc, #248]	; 22f58 <__printf_chk@plt+0x1e7b8>
   22e5c:	ldr	r0, [pc, #248]	; 22f5c <__printf_chk@plt+0x1e7bc>
   22e60:	add	r1, pc, r1
   22e64:	add	r0, pc, r0
   22e68:	add	r1, r1, #24
   22e6c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22e70:	bl	4344 <getuid@plt>
   22e74:	mov	r5, r0
   22e78:	bl	4428 <geteuid@plt>
   22e7c:	ldr	ip, [r4, #8]
   22e80:	mov	r2, r5
   22e84:	ldr	r1, [pc, #212]	; 22f60 <__printf_chk@plt+0x1e7c0>
   22e88:	add	r1, pc, r1
   22e8c:	str	ip, [sp]
   22e90:	add	r1, r1, #24
   22e94:	mov	r3, r0
   22e98:	ldr	r0, [pc, #196]	; 22f64 <__printf_chk@plt+0x1e7c4>
   22e9c:	add	r0, pc, r0
   22ea0:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22ea4:	bl	4434 <getgid@plt>
   22ea8:	mov	r5, r0
   22eac:	bl	3d2c <getegid@plt>
   22eb0:	ldr	ip, [r4, #12]
   22eb4:	mov	r2, r5
   22eb8:	ldr	r1, [pc, #168]	; 22f68 <__printf_chk@plt+0x1e7c8>
   22ebc:	add	r1, pc, r1
   22ec0:	str	ip, [sp]
   22ec4:	add	r1, r1, #24
   22ec8:	mov	r3, r0
   22ecc:	ldr	r0, [pc, #152]	; 22f6c <__printf_chk@plt+0x1e7cc>
   22ed0:	add	r0, pc, r0
   22ed4:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22ed8:	ldr	r1, [pc, #144]	; 22f70 <__printf_chk@plt+0x1e7d0>
   22edc:	ldr	r0, [pc, #144]	; 22f74 <__printf_chk@plt+0x1e7d4>
   22ee0:	add	r1, pc, r1
   22ee4:	add	r0, pc, r0
   22ee8:	add	r1, r1, #24
   22eec:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22ef0:	ldr	r0, [pc, #128]	; 22f78 <__printf_chk@plt+0x1e7d8>
   22ef4:	add	r0, pc, r0
   22ef8:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22efc:	ldr	r0, [pc, #120]	; 22f7c <__printf_chk@plt+0x1e7dc>
   22f00:	add	r0, pc, r0
   22f04:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22f08:	bl	45cc <__errno_location@plt>
   22f0c:	ldr	r4, [r4, #8]
   22f10:	ldr	r0, [r0]
   22f14:	bl	3d38 <strerror@plt>
   22f18:	mov	r1, r4
   22f1c:	mov	r2, r0
   22f20:	ldr	r0, [pc, #88]	; 22f80 <__printf_chk@plt+0x1e7e0>
   22f24:	add	r0, pc, r0
   22f28:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22f2c:	bl	45cc <__errno_location@plt>
   22f30:	ldr	r4, [r4, #12]
   22f34:	ldr	r0, [r0]
   22f38:	bl	3d38 <strerror@plt>
   22f3c:	mov	r1, r4
   22f40:	mov	r2, r0
   22f44:	ldr	r0, [pc, #56]	; 22f84 <__printf_chk@plt+0x1e7e4>
   22f48:	add	r0, pc, r0
   22f4c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   22f50:	andeq	r4, r5, r0, lsr #18
   22f54:	andeq	r4, r2, r4, lsr #18
   22f58:	andeq	r4, r2, r4, lsr r6
   22f5c:	andeq	r4, r2, r4, ror #16
   22f60:	andeq	r4, r2, ip, lsl #12
   22f64:	andeq	r4, r2, ip, lsl #14
   22f68:	ldrdeq	r4, [r2], -r8
   22f6c:	andeq	r4, r2, ip, lsl r8
   22f70:			; <UNDEFINED> instruction: 0x000245b4
   22f74:	andeq	r4, r2, r0, lsr #13
   22f78:	andeq	r4, r2, ip, ror #14
   22f7c:	andeq	r4, r2, ip, lsr r7
   22f80:	andeq	r4, r2, r8, asr #12
   22f84:	andeq	r4, r2, r8, ror #14
   22f88:	b	3d16c <__printf_chk@plt+0x389cc>
   22f8c:	push	{r4, r5, r6, lr}
   22f90:	mov	r6, r1
   22f94:	mov	r5, r2
   22f98:	bl	21878 <__printf_chk@plt+0x1d0d8>
   22f9c:	ldrb	r3, [r0]
   22fa0:	mov	r4, r0
   22fa4:	cmp	r3, #32
   22fa8:	cmpne	r3, #9
   22fac:	bne	23024 <__printf_chk@plt+0x1e884>
   22fb0:	add	ip, r0, #1
   22fb4:	mov	lr, ip
   22fb8:	ldrb	r3, [ip], #1
   22fbc:	cmp	r3, #32
   22fc0:	cmpne	r3, #9
   22fc4:	beq	22fb4 <__printf_chk@plt+0x1e814>
   22fc8:	tst	r3, #223	; 0xdf
   22fcc:	beq	22ff8 <__printf_chk@plt+0x1e858>
   22fd0:	cmp	r3, #9
   22fd4:	beq	22ff8 <__printf_chk@plt+0x1e858>
   22fd8:	add	r3, lr, #1
   22fdc:	b	22fe8 <__printf_chk@plt+0x1e848>
   22fe0:	cmp	ip, #9
   22fe4:	beq	22ff8 <__printf_chk@plt+0x1e858>
   22fe8:	mov	lr, r3
   22fec:	ldrb	ip, [r3], #1
   22ff0:	tst	ip, #223	; 0xdf
   22ff4:	bne	22fe0 <__printf_chk@plt+0x1e840>
   22ff8:	mov	r2, r5
   22ffc:	mov	r3, #0
   23000:	mov	r1, r6
   23004:	strb	r3, [lr]
   23008:	mov	r0, r4
   2300c:	bl	3d2fc <__printf_chk@plt+0x38b5c>
   23010:	mov	r5, r0
   23014:	mov	r0, r4
   23018:	bl	3bdc <free@plt>
   2301c:	mov	r0, r5
   23020:	pop	{r4, r5, r6, pc}
   23024:	mov	lr, r0
   23028:	b	22fc8 <__printf_chk@plt+0x1e828>
   2302c:	cmp	r2, #65536	; 0x10000
   23030:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23034:	mov	r4, r2
   23038:	mov	r6, r0
   2303c:	mov	r5, r1
   23040:	bhi	23134 <__printf_chk@plt+0x1e994>
   23044:	mov	r1, #2
   23048:	mov	r0, #0
   2304c:	bl	21848 <__printf_chk@plt+0x1d0a8>
   23050:	mov	r1, r4
   23054:	lsl	r3, r4, #1
   23058:	mov	r9, r0
   2305c:	mov	r0, r5
   23060:	mov	r2, r9
   23064:	bl	3d16c <__printf_chk@plt+0x389cc>
   23068:	subs	r7, r0, #0
   2306c:	ble	2311c <__printf_chk@plt+0x1e97c>
   23070:	ldrb	r0, [r9]
   23074:	mov	r1, r6
   23078:	bl	43b0 <fputc@plt>
   2307c:	movw	r8, #41195	; 0xa0eb
   23080:	movt	r8, #59918	; 0xea0e
   23084:	mov	r5, r9
   23088:	mov	r4, #0
   2308c:	mov	r0, r4
   23090:	mov	r1, #1
   23094:	bl	42320 <__printf_chk@plt+0x3db80>
   23098:	mov	r1, r6
   2309c:	cmp	r0, r7
   230a0:	mov	r4, r0
   230a4:	beq	230e4 <__printf_chk@plt+0x1e944>
   230a8:	ldrb	r0, [r5, #1]!
   230ac:	bl	43b0 <fputc@plt>
   230b0:	smull	r0, lr, r8, r4
   230b4:	asr	ip, r4, #31
   230b8:	mov	r1, #70	; 0x46
   230bc:	add	lr, lr, r4
   230c0:	rsb	r0, ip, lr, asr #6
   230c4:	bl	423f4 <__printf_chk@plt+0x3dc54>
   230c8:	rsb	r0, r0, r4
   230cc:	cmp	r0, #69	; 0x45
   230d0:	bne	2308c <__printf_chk@plt+0x1e8ec>
   230d4:	mov	r1, r6
   230d8:	mov	r0, #10
   230dc:	bl	43b0 <fputc@plt>
   230e0:	b	2308c <__printf_chk@plt+0x1e8ec>
   230e4:	movw	r3, #41195	; 0xa0eb
   230e8:	movt	r3, #59918	; 0xea0e
   230ec:	asr	r2, r0, #31
   230f0:	mov	r1, #70	; 0x46
   230f4:	smull	r0, r3, r3, r4
   230f8:	add	r0, r3, r4
   230fc:	rsb	r0, r2, r0, asr #6
   23100:	bl	423f4 <__printf_chk@plt+0x3dc54>
   23104:	rsb	r0, r0, r4
   23108:	cmp	r0, #69	; 0x45
   2310c:	bne	2311c <__printf_chk@plt+0x1e97c>
   23110:	mov	r0, r9
   23114:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   23118:	b	3bdc <free@plt>
   2311c:	mov	r1, r6
   23120:	mov	r0, #10
   23124:	bl	43b0 <fputc@plt>
   23128:	mov	r0, r9
   2312c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   23130:	b	3bdc <free@plt>
   23134:	mov	r3, r0
   23138:	ldr	r0, [pc, #16]	; 23150 <__printf_chk@plt+0x1e9b0>
   2313c:	mov	r1, #1
   23140:	mov	r2, #25
   23144:	add	r0, pc, r0
   23148:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2314c:	b	43d4 <fwrite@plt>
   23150:	ldrdeq	r4, [r2], -ip
   23154:	andeq	r0, r0, r0
   23158:	push	{r3, lr}
   2315c:	rsbs	r3, r0, #1
   23160:	movcc	r3, #0
   23164:	cmp	r1, #0
   23168:	moveq	r3, #0
   2316c:	cmp	r3, #0
   23170:	bne	231b0 <__printf_chk@plt+0x1ea10>
   23174:	adds	ip, r0, #0
   23178:	movne	ip, #1
   2317c:	cmp	r1, #0
   23180:	movne	r2, #0
   23184:	andeq	r2, ip, #1
   23188:	cmp	r2, #0
   2318c:	bne	231a8 <__printf_chk@plt+0x1ea08>
   23190:	cmp	ip, #0
   23194:	beq	231b8 <__printf_chk@plt+0x1ea18>
   23198:	bl	4590 <strcmp@plt>
   2319c:	rsbs	r0, r0, #1
   231a0:	movcc	r0, #0
   231a4:	pop	{r3, pc}
   231a8:	mov	r0, r3
   231ac:	pop	{r3, pc}
   231b0:	mov	r0, #0
   231b4:	pop	{r3, pc}
   231b8:	mov	r0, #1
   231bc:	pop	{r3, pc}
   231c0:	ldrb	r3, [r0]
   231c4:	cmp	r3, #0
   231c8:	bxeq	lr
   231cc:	cmp	r3, #10
   231d0:	cmpne	r3, #13
   231d4:	addne	r2, r0, #1
   231d8:	bne	231ec <__printf_chk@plt+0x1ea4c>
   231dc:	b	23200 <__printf_chk@plt+0x1ea60>
   231e0:	cmp	r3, #10
   231e4:	cmpne	r3, #13
   231e8:	beq	23204 <__printf_chk@plt+0x1ea64>
   231ec:	mov	r1, r2
   231f0:	ldrb	r3, [r2], #1
   231f4:	cmp	r3, #0
   231f8:	bne	231e0 <__printf_chk@plt+0x1ea40>
   231fc:	bx	lr
   23200:	mov	r1, r0
   23204:	mov	r3, #0
   23208:	strb	r3, [r1]
   2320c:	bx	lr
   23210:	push	{r4, r5, r6, lr}
   23214:	mov	r1, #3
   23218:	mov	r5, r0
   2321c:	bl	3ed0 <fcntl@plt>
   23220:	subs	r4, r0, #0
   23224:	blt	23280 <__printf_chk@plt+0x1eae0>
   23228:	ands	r6, r4, #2048	; 0x800
   2322c:	bne	23264 <__printf_chk@plt+0x1eac4>
   23230:	ldr	r0, [pc, #152]	; 232d0 <__printf_chk@plt+0x1eb30>
   23234:	mov	r1, r5
   23238:	add	r0, pc, r0
   2323c:	bl	1f034 <__printf_chk@plt+0x1a894>
   23240:	orr	r2, r4, #2048	; 0x800
   23244:	mov	r0, r5
   23248:	mov	r1, #4
   2324c:	bl	3ed0 <fcntl@plt>
   23250:	cmn	r0, #1
   23254:	mov	r4, r0
   23258:	beq	232a8 <__printf_chk@plt+0x1eb08>
   2325c:	mov	r0, r6
   23260:	pop	{r4, r5, r6, pc}
   23264:	ldr	r0, [pc, #104]	; 232d4 <__printf_chk@plt+0x1eb34>
   23268:	mov	r1, r5
   2326c:	mov	r6, #0
   23270:	add	r0, pc, r0
   23274:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   23278:	mov	r0, r6
   2327c:	pop	{r4, r5, r6, pc}
   23280:	bl	45cc <__errno_location@plt>
   23284:	mvn	r6, #0
   23288:	ldr	r0, [r0]
   2328c:	bl	3d38 <strerror@plt>
   23290:	mov	r1, r5
   23294:	mov	r2, r0
   23298:	ldr	r0, [pc, #56]	; 232d8 <__printf_chk@plt+0x1eb38>
   2329c:	add	r0, pc, r0
   232a0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   232a4:	b	2325c <__printf_chk@plt+0x1eabc>
   232a8:	bl	45cc <__errno_location@plt>
   232ac:	mov	r6, r4
   232b0:	ldr	r0, [r0]
   232b4:	bl	3d38 <strerror@plt>
   232b8:	mov	r1, r5
   232bc:	mov	r2, r0
   232c0:	ldr	r0, [pc, #20]	; 232dc <__printf_chk@plt+0x1eb3c>
   232c4:	add	r0, pc, r0
   232c8:	bl	1efcc <__printf_chk@plt+0x1a82c>
   232cc:	b	2325c <__printf_chk@plt+0x1eabc>
   232d0:	andeq	r4, r2, r4, lsl #11
   232d4:	andeq	r4, r2, r8, lsr r5
   232d8:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   232dc:	andeq	r4, r2, r4, lsl r5
   232e0:	push	{r4, r5, r6, lr}
   232e4:	mov	r1, #3
   232e8:	mov	r6, r0
   232ec:	bl	3ed0 <fcntl@plt>
   232f0:	subs	r5, r0, #0
   232f4:	blt	23350 <__printf_chk@plt+0x1ebb0>
   232f8:	ands	r4, r5, #2048	; 0x800
   232fc:	beq	23338 <__printf_chk@plt+0x1eb98>
   23300:	ldr	r0, [pc, #148]	; 2339c <__printf_chk@plt+0x1ebfc>
   23304:	mov	r1, r6
   23308:	add	r0, pc, r0
   2330c:	bl	1efcc <__printf_chk@plt+0x1a82c>
   23310:	mov	r0, r6
   23314:	bic	r2, r5, #2048	; 0x800
   23318:	mov	r1, #4
   2331c:	bl	3ed0 <fcntl@plt>
   23320:	cmn	r0, #1
   23324:	mov	r4, r0
   23328:	movne	r4, #0
   2332c:	beq	23378 <__printf_chk@plt+0x1ebd8>
   23330:	mov	r0, r4
   23334:	pop	{r4, r5, r6, pc}
   23338:	ldr	r0, [pc, #96]	; 233a0 <__printf_chk@plt+0x1ec00>
   2333c:	mov	r1, r6
   23340:	add	r0, pc, r0
   23344:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   23348:	mov	r0, r4
   2334c:	pop	{r4, r5, r6, pc}
   23350:	bl	45cc <__errno_location@plt>
   23354:	mvn	r4, #0
   23358:	ldr	r0, [r0]
   2335c:	bl	3d38 <strerror@plt>
   23360:	mov	r1, r6
   23364:	mov	r2, r0
   23368:	ldr	r0, [pc, #52]	; 233a4 <__printf_chk@plt+0x1ec04>
   2336c:	add	r0, pc, r0
   23370:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   23374:	b	23330 <__printf_chk@plt+0x1eb90>
   23378:	bl	45cc <__errno_location@plt>
   2337c:	ldr	r0, [r0]
   23380:	bl	3d38 <strerror@plt>
   23384:	mov	r1, r6
   23388:	mov	r2, r0
   2338c:	ldr	r0, [pc, #20]	; 233a8 <__printf_chk@plt+0x1ec08>
   23390:	add	r0, pc, r0
   23394:	bl	1efcc <__printf_chk@plt+0x1a82c>
   23398:	b	23330 <__printf_chk@plt+0x1eb90>
   2339c:	andeq	r4, r2, ip, lsl #10
   233a0:			; <UNDEFINED> instruction: 0x000244bc
   233a4:	andeq	r4, r2, r4, lsr #8
   233a8:	andeq	r4, r2, r0, lsr #9
   233ac:	cmn	r0, #11
   233b0:	push	{r4, lr}
   233b4:	mov	r4, r0
   233b8:	beq	233c8 <__printf_chk@plt+0x1ec28>
   233bc:	mov	r0, r4
   233c0:	pop	{r4, lr}
   233c4:	b	4644 <gai_strerror@plt>
   233c8:	bl	45cc <__errno_location@plt>
   233cc:	ldr	r0, [r0]
   233d0:	cmp	r0, #0
   233d4:	beq	233bc <__printf_chk@plt+0x1ec1c>
   233d8:	pop	{r4, lr}
   233dc:	b	3d38 <strerror@plt>
   233e0:	ldr	ip, [pc, #252]	; 234e4 <__printf_chk@plt+0x1ed44>
   233e4:	mov	r1, #6
   233e8:	push	{r4, r5, r6, r7, r8, lr}
   233ec:	add	ip, pc, ip
   233f0:	ldr	lr, [pc, #240]	; 234e8 <__printf_chk@plt+0x1ed48>
   233f4:	sub	sp, sp, #24
   233f8:	add	r5, sp, #12
   233fc:	mov	r2, #1
   23400:	mov	r6, #4
   23404:	mov	r7, r0
   23408:	ldr	r4, [ip, lr]
   2340c:	add	ip, sp, #16
   23410:	str	ip, [sp]
   23414:	mov	r3, r5
   23418:	str	r6, [sp, #16]
   2341c:	ldr	ip, [r4]
   23420:	str	ip, [sp, #20]
   23424:	bl	3b7c <getsockopt@plt>
   23428:	cmn	r0, #1
   2342c:	beq	234c0 <__printf_chk@plt+0x1ed20>
   23430:	ldr	r3, [sp, #12]
   23434:	cmp	r3, #1
   23438:	beq	2348c <__printf_chk@plt+0x1ecec>
   2343c:	ldr	r0, [pc, #168]	; 234ec <__printf_chk@plt+0x1ed4c>
   23440:	mov	r8, #1
   23444:	mov	r1, r7
   23448:	str	r8, [sp, #12]
   2344c:	add	r0, pc, r0
   23450:	bl	1f034 <__printf_chk@plt+0x1a894>
   23454:	mov	r2, r8
   23458:	str	r6, [sp]
   2345c:	mov	r0, r7
   23460:	mov	r3, r5
   23464:	mov	r1, #6
   23468:	bl	42f0 <setsockopt@plt>
   2346c:	cmn	r0, #1
   23470:	beq	234a0 <__printf_chk@plt+0x1ed00>
   23474:	ldr	r2, [sp, #20]
   23478:	ldr	r3, [r4]
   2347c:	cmp	r2, r3
   23480:	bne	234e0 <__printf_chk@plt+0x1ed40>
   23484:	add	sp, sp, #24
   23488:	pop	{r4, r5, r6, r7, r8, pc}
   2348c:	ldr	r0, [pc, #92]	; 234f0 <__printf_chk@plt+0x1ed50>
   23490:	mov	r1, r7
   23494:	add	r0, pc, r0
   23498:	bl	1f034 <__printf_chk@plt+0x1a894>
   2349c:	b	23474 <__printf_chk@plt+0x1ecd4>
   234a0:	bl	45cc <__errno_location@plt>
   234a4:	ldr	r0, [r0]
   234a8:	bl	3d38 <strerror@plt>
   234ac:	mov	r1, r0
   234b0:	ldr	r0, [pc, #60]	; 234f4 <__printf_chk@plt+0x1ed54>
   234b4:	add	r0, pc, r0
   234b8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   234bc:	b	23474 <__printf_chk@plt+0x1ecd4>
   234c0:	bl	45cc <__errno_location@plt>
   234c4:	ldr	r0, [r0]
   234c8:	bl	3d38 <strerror@plt>
   234cc:	mov	r1, r0
   234d0:	ldr	r0, [pc, #32]	; 234f8 <__printf_chk@plt+0x1ed58>
   234d4:	add	r0, pc, r0
   234d8:	bl	1efcc <__printf_chk@plt+0x1a82c>
   234dc:	b	23474 <__printf_chk@plt+0x1ecd4>
   234e0:	bl	41b8 <__stack_chk_fail@plt>
   234e4:	andeq	r3, r5, r8, lsr #14
   234e8:	andeq	r0, r0, r8, lsl #9
   234ec:	andeq	r4, r2, r0, asr #8
   234f0:	andeq	r4, r2, r0, ror #7
   234f4:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   234f8:	andeq	r4, r2, r0, lsl #7
   234fc:	push	{r4, r5, r6, r7, r8, lr}
   23500:	mov	r6, r0
   23504:	ldr	r4, [r0]
   23508:	cmp	r4, #0
   2350c:	beq	235e8 <__printf_chk@plt+0x1ee48>
   23510:	ldr	r1, [pc, #240]	; 23608 <__printf_chk@plt+0x1ee68>
   23514:	mov	r0, r4
   23518:	add	r1, pc, r1
   2351c:	bl	3ffc <strpbrk@plt>
   23520:	cmp	r0, #0
   23524:	mov	r5, r0
   23528:	str	r0, [r6]
   2352c:	beq	2357c <__printf_chk@plt+0x1eddc>
   23530:	ldrb	r7, [r0]
   23534:	cmp	r7, #34	; 0x22
   23538:	beq	23584 <__printf_chk@plt+0x1ede4>
   2353c:	cmp	r7, #61	; 0x3d
   23540:	beq	235f0 <__printf_chk@plt+0x1ee50>
   23544:	ldr	r7, [pc, #192]	; 2360c <__printf_chk@plt+0x1ee6c>
   23548:	mov	r3, #0
   2354c:	strb	r3, [r0]
   23550:	add	r7, pc, r7
   23554:	ldr	r8, [r6]
   23558:	mov	r1, r7
   2355c:	add	r0, r8, #1
   23560:	bl	3ea0 <strspn@plt>
   23564:	add	r0, r0, #1
   23568:	add	r5, r8, r0
   2356c:	str	r5, [r6]
   23570:	ldrb	r3, [r8, r0]
   23574:	cmp	r3, #61	; 0x3d
   23578:	beq	235e0 <__printf_chk@plt+0x1ee40>
   2357c:	mov	r0, r4
   23580:	pop	{r4, r5, r6, r7, r8, pc}
   23584:	bl	4458 <strlen@plt>
   23588:	add	r1, r5, #1
   2358c:	mov	r2, r0
   23590:	mov	r0, r5
   23594:	bl	3fe4 <memmove@plt>
   23598:	ldr	r0, [r6]
   2359c:	mov	r1, r7
   235a0:	bl	474c <strchr@plt>
   235a4:	cmp	r0, #0
   235a8:	str	r0, [r6]
   235ac:	beq	235e8 <__printf_chk@plt+0x1ee48>
   235b0:	ldr	r1, [pc, #88]	; 23610 <__printf_chk@plt+0x1ee70>
   235b4:	mov	r3, #0
   235b8:	strb	r3, [r0]
   235bc:	ldr	r5, [r6]
   235c0:	add	r1, pc, r1
   235c4:	add	r0, r5, #1
   235c8:	bl	3ea0 <strspn@plt>
   235cc:	add	r0, r0, #1
   235d0:	add	r5, r5, r0
   235d4:	mov	r0, r4
   235d8:	str	r5, [r6]
   235dc:	pop	{r4, r5, r6, r7, r8, pc}
   235e0:	mov	r1, r7
   235e4:	b	235c4 <__printf_chk@plt+0x1ee24>
   235e8:	mov	r4, #0
   235ec:	b	2357c <__printf_chk@plt+0x1eddc>
   235f0:	ldr	r1, [pc, #28]	; 23614 <__printf_chk@plt+0x1ee74>
   235f4:	mov	r3, #0
   235f8:	strb	r3, [r0]
   235fc:	add	r1, pc, r1
   23600:	ldr	r5, [r6]
   23604:	b	235c4 <__printf_chk@plt+0x1ee24>
   23608:			; <UNDEFINED> instruction: 0x000243b0
   2360c:	andeq	r2, r2, ip, ror #7
   23610:	andeq	r2, r2, ip, ror r3
   23614:	andeq	r2, r2, r0, asr #6
   23618:	push	{r3, r4, r5, lr}
   2361c:	mov	r1, #28
   23620:	mov	r5, r0
   23624:	mov	r0, #1
   23628:	bl	217d4 <__printf_chk@plt+0x1d034>
   2362c:	mov	r4, r0
   23630:	ldr	r0, [r5]
   23634:	bl	21878 <__printf_chk@plt+0x1d0d8>
   23638:	str	r0, [r4]
   2363c:	ldr	r0, [r5, #4]
   23640:	bl	21878 <__printf_chk@plt+0x1d0d8>
   23644:	str	r0, [r4, #4]
   23648:	ldr	r0, [r5, #16]
   2364c:	bl	21878 <__printf_chk@plt+0x1d0d8>
   23650:	str	r0, [r4, #16]
   23654:	ldr	r3, [r5, #8]
   23658:	str	r3, [r4, #8]
   2365c:	ldr	r3, [r5, #12]
   23660:	str	r3, [r4, #12]
   23664:	ldr	r0, [r5, #20]
   23668:	bl	21878 <__printf_chk@plt+0x1d0d8>
   2366c:	str	r0, [r4, #20]
   23670:	ldr	r0, [r5, #24]
   23674:	bl	21878 <__printf_chk@plt+0x1d0d8>
   23678:	str	r0, [r4, #24]
   2367c:	mov	r0, r4
   23680:	pop	{r3, r4, r5, pc}
   23684:	ldr	r1, [pc, #96]	; 236ec <__printf_chk@plt+0x1ef4c>
   23688:	mov	r2, #0
   2368c:	ldr	ip, [pc, #92]	; 236f0 <__printf_chk@plt+0x1ef50>
   23690:	mov	r3, #0
   23694:	add	r1, pc, r1
   23698:	push	{r4, r5, r6, lr}
   2369c:	sub	sp, sp, #24
   236a0:	ldr	r6, [r1, ip]
   236a4:	movw	r4, #65535	; 0xffff
   236a8:	add	r1, sp, #16
   236ac:	mov	r5, #0
   236b0:	str	r1, [sp, #8]
   236b4:	strd	r4, [sp]
   236b8:	ldr	r1, [r6]
   236bc:	str	r1, [sp, #20]
   236c0:	bl	40c98 <__printf_chk@plt+0x3c4f8>
   236c4:	ldr	r3, [sp, #16]
   236c8:	ldr	r2, [sp, #20]
   236cc:	cmp	r3, #0
   236d0:	ldr	r3, [r6]
   236d4:	mvnne	r0, #0
   236d8:	cmp	r2, r3
   236dc:	bne	236e8 <__printf_chk@plt+0x1ef48>
   236e0:	add	sp, sp, #24
   236e4:	pop	{r4, r5, r6, pc}
   236e8:	bl	41b8 <__stack_chk_fail@plt>
   236ec:	andeq	r3, r5, r0, lsl #9
   236f0:	andeq	r0, r0, r8, lsl #9
   236f4:	ldr	r3, [pc, #260]	; 23800 <__printf_chk@plt+0x1f060>
   236f8:	ldr	r2, [pc, #260]	; 23804 <__printf_chk@plt+0x1f064>
   236fc:	add	r3, pc, r3
   23700:	push	{r4, r5, r6, r7, r8, r9, lr}
   23704:	subs	r6, r1, #0
   23708:	ldr	r5, [r3, r2]
   2370c:	sub	sp, sp, #28
   23710:	mov	r4, #0
   23714:	mov	r8, r0
   23718:	str	r4, [sp, #16]
   2371c:	ldr	r3, [r5]
   23720:	str	r3, [sp, #20]
   23724:	beq	23798 <__printf_chk@plt+0x1eff8>
   23728:	mvn	r3, #-2147483648	; 0x80000000
   2372c:	str	r3, [r6]
   23730:	bl	21878 <__printf_chk@plt+0x1d0d8>
   23734:	mov	r1, #58	; 0x3a
   23738:	mov	r7, r0
   2373c:	bl	474c <strchr@plt>
   23740:	subs	r9, r0, #0
   23744:	beq	237e4 <__printf_chk@plt+0x1f044>
   23748:	mov	r0, r9
   2374c:	mov	r1, r4
   23750:	strb	r4, [r0], #1
   23754:	bl	236f4 <__printf_chk@plt+0x1ef54>
   23758:	mov	r1, r4
   2375c:	str	r0, [r6]
   23760:	mov	r0, r7
   23764:	bl	236f4 <__printf_chk@plt+0x1ef54>
   23768:	mov	r4, r0
   2376c:	mov	r0, r7
   23770:	bl	3bdc <free@plt>
   23774:	ldr	r0, [r6]
   23778:	cmn	r0, #-2147483646	; 0x80000002
   2377c:	movne	r0, r4
   23780:	ldr	r2, [sp, #20]
   23784:	ldr	r3, [r5]
   23788:	cmp	r2, r3
   2378c:	bne	237fc <__printf_chk@plt+0x1f05c>
   23790:	add	sp, sp, #28
   23794:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23798:	ldr	r1, [pc, #104]	; 23808 <__printf_chk@plt+0x1f068>
   2379c:	add	r1, pc, r1
   237a0:	bl	3b88 <strcasecmp@plt>
   237a4:	cmp	r0, #0
   237a8:	mvneq	r0, #-2147483648	; 0x80000000
   237ac:	beq	23780 <__printf_chk@plt+0x1efe0>
   237b0:	mvn	r2, #-2147483646	; 0x80000002
   237b4:	mov	r3, #0
   237b8:	mov	r0, r8
   237bc:	strd	r2, [sp]
   237c0:	add	r3, sp, #16
   237c4:	mov	r2, #0
   237c8:	str	r3, [sp, #8]
   237cc:	mov	r3, #0
   237d0:	bl	40c98 <__printf_chk@plt+0x3c4f8>
   237d4:	ldr	r3, [sp, #16]
   237d8:	cmp	r3, #0
   237dc:	mvnne	r0, #-2147483647	; 0x80000001
   237e0:	b	23780 <__printf_chk@plt+0x1efe0>
   237e4:	mov	r0, r7
   237e8:	bl	3bdc <free@plt>
   237ec:	mov	r0, r8
   237f0:	mov	r1, r9
   237f4:	bl	236f4 <__printf_chk@plt+0x1ef54>
   237f8:	b	23780 <__printf_chk@plt+0x1efe0>
   237fc:	bl	41b8 <__stack_chk_fail@plt>
   23800:	andeq	r3, r5, r8, lsl r4
   23804:	andeq	r0, r0, r8, lsl #9
   23808:	andeq	r4, r2, r4, lsr r1
   2380c:	ldr	r3, [pc, #400]	; 239a4 <__printf_chk@plt+0x1f204>
   23810:	ldr	r2, [pc, #400]	; 239a8 <__printf_chk@plt+0x1f208>
   23814:	add	r3, pc, r3
   23818:	push	{r4, r5, r6, r7, r8, lr}
   2381c:	sub	sp, sp, #8
   23820:	ldr	r8, [r3, r2]
   23824:	mov	r4, r0
   23828:	mov	r5, #0
   2382c:	ldr	r3, [r8]
   23830:	str	r3, [sp, #4]
   23834:	bl	45cc <__errno_location@plt>
   23838:	cmp	r4, #0
   2383c:	mov	r6, r0
   23840:	str	r5, [r0]
   23844:	beq	23934 <__printf_chk@plt+0x1f194>
   23848:	ldrb	r3, [r4]
   2384c:	cmp	r3, #0
   23850:	bne	2388c <__printf_chk@plt+0x1f0ec>
   23854:	b	23934 <__printf_chk@plt+0x1f194>
   23858:	cmp	r2, #72	; 0x48
   2385c:	beq	238f4 <__printf_chk@plt+0x1f154>
   23860:	bhi	23950 <__printf_chk@plt+0x1f1b0>
   23864:	cmp	r2, #0
   23868:	streq	r3, [sp]
   2386c:	moveq	r4, r3
   23870:	bne	23908 <__printf_chk@plt+0x1f168>
   23874:	mov	r0, r5
   23878:	bl	42320 <__printf_chk@plt+0x3db80>
   2387c:	ldrb	r3, [r4]
   23880:	cmp	r3, #0
   23884:	mov	r5, r0
   23888:	beq	23938 <__printf_chk@plt+0x1f198>
   2388c:	mov	r1, sp
   23890:	mov	r0, r4
   23894:	mov	r2, #10
   23898:	bl	3bd0 <strtol@plt>
   2389c:	ldr	r3, [sp]
   238a0:	cmp	r4, r3
   238a4:	mov	r1, r0
   238a8:	beq	23934 <__printf_chk@plt+0x1f194>
   238ac:	ldr	r2, [r6]
   238b0:	cmp	r2, #34	; 0x22
   238b4:	beq	23928 <__printf_chk@plt+0x1f188>
   238b8:	cmp	r1, #0
   238bc:	blt	23934 <__printf_chk@plt+0x1f194>
   238c0:	add	r4, r3, #1
   238c4:	str	r4, [sp]
   238c8:	ldrb	r2, [r3]
   238cc:	cmp	r2, #87	; 0x57
   238d0:	beq	23988 <__printf_chk@plt+0x1f1e8>
   238d4:	bls	23858 <__printf_chk@plt+0x1f0b8>
   238d8:	cmp	r2, #109	; 0x6d
   238dc:	beq	23964 <__printf_chk@plt+0x1f1c4>
   238e0:	bhi	23978 <__printf_chk@plt+0x1f1d8>
   238e4:	cmp	r2, #100	; 0x64
   238e8:	beq	23910 <__printf_chk@plt+0x1f170>
   238ec:	cmp	r2, #104	; 0x68
   238f0:	bne	23934 <__printf_chk@plt+0x1f194>
   238f4:	mov	r0, r1
   238f8:	mov	r1, #3600	; 0xe10
   238fc:	bl	423f4 <__printf_chk@plt+0x3dc54>
   23900:	mov	r1, r0
   23904:	b	23874 <__printf_chk@plt+0x1f0d4>
   23908:	cmp	r2, #68	; 0x44
   2390c:	bne	23934 <__printf_chk@plt+0x1f194>
   23910:	mov	r0, r1
   23914:	movw	r1, #20864	; 0x5180
   23918:	movt	r1, #1
   2391c:	bl	423f4 <__printf_chk@plt+0x3dc54>
   23920:	mov	r1, r0
   23924:	b	23874 <__printf_chk@plt+0x1f0d4>
   23928:	sub	r2, r0, #-2147483647	; 0x80000001
   2392c:	cmn	r2, #3
   23930:	bls	238b8 <__printf_chk@plt+0x1f118>
   23934:	mvn	r0, #0
   23938:	ldr	r2, [sp, #4]
   2393c:	ldr	r3, [r8]
   23940:	cmp	r2, r3
   23944:	bne	239a0 <__printf_chk@plt+0x1f200>
   23948:	add	sp, sp, #8
   2394c:	pop	{r4, r5, r6, r7, r8, pc}
   23950:	cmp	r2, #77	; 0x4d
   23954:	beq	23964 <__printf_chk@plt+0x1f1c4>
   23958:	cmp	r2, #83	; 0x53
   2395c:	beq	23874 <__printf_chk@plt+0x1f0d4>
   23960:	b	23934 <__printf_chk@plt+0x1f194>
   23964:	mov	r0, r1
   23968:	mov	r1, #60	; 0x3c
   2396c:	bl	423f4 <__printf_chk@plt+0x3dc54>
   23970:	mov	r1, r0
   23974:	b	23874 <__printf_chk@plt+0x1f0d4>
   23978:	cmp	r2, #115	; 0x73
   2397c:	beq	23874 <__printf_chk@plt+0x1f0d4>
   23980:	cmp	r2, #119	; 0x77
   23984:	bne	23934 <__printf_chk@plt+0x1f194>
   23988:	mov	r0, r1
   2398c:	mov	r1, #14976	; 0x3a80
   23990:	movt	r1, #9
   23994:	bl	423f4 <__printf_chk@plt+0x3dc54>
   23998:	mov	r1, r0
   2399c:	b	23874 <__printf_chk@plt+0x1f0d4>
   239a0:	bl	41b8 <__stack_chk_fail@plt>
   239a4:	andeq	r3, r5, r0, lsl #6
   239a8:	andeq	r0, r0, r8, lsl #9
   239ac:	ldr	r2, [pc, #156]	; 23a50 <__printf_chk@plt+0x1f2b0>
   239b0:	cmp	r1, #0
   239b4:	cmpne	r1, #22
   239b8:	ldr	ip, [pc, #148]	; 23a54 <__printf_chk@plt+0x1f2b4>
   239bc:	mov	r3, r0
   239c0:	add	r2, pc, r2
   239c4:	push	{r4, lr}
   239c8:	sub	sp, sp, #16
   239cc:	ldr	r4, [r2, ip]
   239d0:	ldr	r2, [r4]
   239d4:	str	r2, [sp, #12]
   239d8:	beq	23a28 <__printf_chk@plt+0x1f288>
   239dc:	ldr	r2, [pc, #116]	; 23a58 <__printf_chk@plt+0x1f2b8>
   239e0:	add	r0, sp, #8
   239e4:	str	r1, [sp]
   239e8:	mov	r1, #1
   239ec:	add	r2, pc, r2
   239f0:	bl	42d8 <__asprintf_chk@plt>
   239f4:	cmp	r0, #0
   239f8:	blt	23a34 <__printf_chk@plt+0x1f294>
   239fc:	ldr	r0, [pc, #88]	; 23a5c <__printf_chk@plt+0x1f2bc>
   23a00:	ldr	r1, [sp, #8]
   23a04:	add	r0, pc, r0
   23a08:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   23a0c:	ldr	r0, [sp, #8]
   23a10:	ldr	r2, [sp, #12]
   23a14:	ldr	r3, [r4]
   23a18:	cmp	r2, r3
   23a1c:	bne	23a30 <__printf_chk@plt+0x1f290>
   23a20:	add	sp, sp, #16
   23a24:	pop	{r4, pc}
   23a28:	bl	21878 <__printf_chk@plt+0x1d0d8>
   23a2c:	b	23a10 <__printf_chk@plt+0x1f270>
   23a30:	bl	41b8 <__stack_chk_fail@plt>
   23a34:	bl	45cc <__errno_location@plt>
   23a38:	ldr	r0, [r0]
   23a3c:	bl	3d38 <strerror@plt>
   23a40:	mov	r1, r0
   23a44:	ldr	r0, [pc, #20]	; 23a60 <__printf_chk@plt+0x1f2c0>
   23a48:	add	r0, pc, r0
   23a4c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   23a50:	andeq	r3, r5, r4, asr r1
   23a54:	andeq	r0, r0, r8, lsl #9
   23a58:	andeq	r3, r2, r8, ror #29
   23a5c:	strdeq	r3, [r2], -r4
   23a60:	muleq	r2, r4, lr
   23a64:	push	{r3, r4, r5, lr}
   23a68:	subs	r5, r0, #0
   23a6c:	beq	23b44 <__printf_chk@plt+0x1f3a4>
   23a70:	ldr	r4, [r5]
   23a74:	cmp	r4, #0
   23a78:	beq	23b3c <__printf_chk@plt+0x1f39c>
   23a7c:	ldrb	r3, [r4]
   23a80:	cmp	r3, #91	; 0x5b
   23a84:	beq	23b1c <__printf_chk@plt+0x1f37c>
   23a88:	cmp	r3, #0
   23a8c:	beq	23ac8 <__printf_chk@plt+0x1f328>
   23a90:	cmp	r3, #58	; 0x3a
   23a94:	beq	23af8 <__printf_chk@plt+0x1f358>
   23a98:	cmp	r3, #47	; 0x2f
   23a9c:	addne	r2, r4, #1
   23aa0:	bne	23ab8 <__printf_chk@plt+0x1f318>
   23aa4:	b	23af8 <__printf_chk@plt+0x1f358>
   23aa8:	cmp	r3, #58	; 0x3a
   23aac:	beq	23afc <__printf_chk@plt+0x1f35c>
   23ab0:	cmp	r3, #47	; 0x2f
   23ab4:	beq	23afc <__printf_chk@plt+0x1f35c>
   23ab8:	mov	r1, r2
   23abc:	ldrb	r3, [r2], #1
   23ac0:	cmp	r3, #0
   23ac4:	bne	23aa8 <__printf_chk@plt+0x1f308>
   23ac8:	mov	r0, r4
   23acc:	bl	4458 <strlen@plt>
   23ad0:	ldrb	r3, [r4, r0]
   23ad4:	add	r1, r4, r0
   23ad8:	cmp	r3, #47	; 0x2f
   23adc:	beq	23afc <__printf_chk@plt+0x1f35c>
   23ae0:	cmp	r3, #58	; 0x3a
   23ae4:	beq	23afc <__printf_chk@plt+0x1f35c>
   23ae8:	cmp	r3, #0
   23aec:	beq	23b10 <__printf_chk@plt+0x1f370>
   23af0:	mov	r0, #0
   23af4:	pop	{r3, r4, r5, pc}
   23af8:	mov	r1, r4
   23afc:	mov	r3, #0
   23b00:	mov	r0, r4
   23b04:	strb	r3, [r1], #1
   23b08:	str	r1, [r5]
   23b0c:	pop	{r3, r4, r5, pc}
   23b10:	str	r3, [r5]
   23b14:	mov	r0, r4
   23b18:	pop	{r3, r4, r5, pc}
   23b1c:	mov	r0, r4
   23b20:	mov	r1, #93	; 0x5d
   23b24:	bl	474c <strchr@plt>
   23b28:	cmp	r0, #0
   23b2c:	popeq	{r3, r4, r5, pc}
   23b30:	add	r1, r0, #1
   23b34:	ldrb	r3, [r0, #1]
   23b38:	b	23ad8 <__printf_chk@plt+0x1f338>
   23b3c:	mov	r0, r4
   23b40:	pop	{r3, r4, r5, pc}
   23b44:	mov	r0, r5
   23b48:	pop	{r3, r4, r5, pc}
   23b4c:	push	{r4, lr}
   23b50:	mov	r4, r0
   23b54:	ldrb	r3, [r0]
   23b58:	cmp	r3, #91	; 0x5b
   23b5c:	beq	23b68 <__printf_chk@plt+0x1f3c8>
   23b60:	mov	r0, r4
   23b64:	pop	{r4, pc}
   23b68:	bl	4458 <strlen@plt>
   23b6c:	sub	r3, r0, #1
   23b70:	ldrb	r2, [r4, r3]
   23b74:	cmp	r2, #93	; 0x5d
   23b78:	bne	23b60 <__printf_chk@plt+0x1f3c0>
   23b7c:	mov	r2, #0
   23b80:	add	r0, r4, #1
   23b84:	strb	r2, [r4, r3]
   23b88:	pop	{r4, pc}
   23b8c:	ldrb	r3, [r0]
   23b90:	cmp	r3, #58	; 0x3a
   23b94:	beq	23c30 <__printf_chk@plt+0x1f490>
   23b98:	subs	r1, r3, #91	; 0x5b
   23b9c:	rsbs	r2, r1, #0
   23ba0:	adcs	r2, r2, r1
   23ba4:	cmp	r3, #0
   23ba8:	bne	23bd0 <__printf_chk@plt+0x1f430>
   23bac:	b	23c18 <__printf_chk@plt+0x1f478>
   23bb0:	cmp	r3, #58	; 0x3a
   23bb4:	beq	23bfc <__printf_chk@plt+0x1f45c>
   23bb8:	cmp	r3, #47	; 0x2f
   23bbc:	beq	23c30 <__printf_chk@plt+0x1f490>
   23bc0:	ldrb	r3, [r0, #1]
   23bc4:	cmp	r3, #0
   23bc8:	add	r0, r0, #1
   23bcc:	beq	23c18 <__printf_chk@plt+0x1f478>
   23bd0:	cmp	r3, #64	; 0x40
   23bd4:	beq	23c20 <__printf_chk@plt+0x1f480>
   23bd8:	cmp	r3, #93	; 0x5d
   23bdc:	bne	23bb0 <__printf_chk@plt+0x1f410>
   23be0:	ldrb	r3, [r0, #1]
   23be4:	cmp	r3, #58	; 0x3a
   23be8:	bne	23bc4 <__printf_chk@plt+0x1f424>
   23bec:	cmp	r2, #0
   23bf0:	beq	23bc4 <__printf_chk@plt+0x1f424>
   23bf4:	add	r0, r0, #1
   23bf8:	bx	lr
   23bfc:	cmp	r2, #0
   23c00:	bxeq	lr
   23c04:	ldrb	r3, [r0, #1]
   23c08:	mov	r2, #1
   23c0c:	add	r0, r0, #1
   23c10:	cmp	r3, #0
   23c14:	bne	23bd0 <__printf_chk@plt+0x1f430>
   23c18:	mov	r0, r3
   23c1c:	bx	lr
   23c20:	ldrb	r3, [r0, #1]
   23c24:	cmp	r3, #91	; 0x5b
   23c28:	moveq	r2, #1
   23c2c:	b	23bc4 <__printf_chk@plt+0x1f424>
   23c30:	mov	r0, #0
   23c34:	bx	lr
   23c38:	ldr	ip, [pc, #364]	; 23dac <__printf_chk@plt+0x1f60c>
   23c3c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23c40:	subs	r9, r1, #0
   23c44:	ldr	r1, [pc, #356]	; 23db0 <__printf_chk@plt+0x1f610>
   23c48:	add	ip, pc, ip
   23c4c:	mov	r6, r3
   23c50:	sub	sp, sp, #8
   23c54:	mov	r7, r2
   23c58:	ldr	r5, [ip, r1]
   23c5c:	ldr	r3, [r5]
   23c60:	str	r3, [sp, #4]
   23c64:	movne	r3, #0
   23c68:	strne	r3, [r9]
   23c6c:	cmp	r2, #0
   23c70:	movne	r3, #0
   23c74:	strne	r3, [r2]
   23c78:	cmp	r6, #0
   23c7c:	mvnne	r3, #0
   23c80:	strne	r3, [r6]
   23c84:	bl	3f18 <__strdup@plt>
   23c88:	cmp	r0, #0
   23c8c:	mov	r4, r0
   23c90:	str	r0, [sp]
   23c94:	beq	23da0 <__printf_chk@plt+0x1f600>
   23c98:	mov	r1, #64	; 0x40
   23c9c:	bl	474c <strchr@plt>
   23ca0:	subs	r8, r0, #0
   23ca4:	beq	23d88 <__printf_chk@plt+0x1f5e8>
   23ca8:	mov	r3, #0
   23cac:	strb	r3, [r8]
   23cb0:	ldr	r0, [sp]
   23cb4:	ldrb	r3, [r0]
   23cb8:	cmp	r3, #0
   23cbc:	bne	23d00 <__printf_chk@plt+0x1f560>
   23cc0:	mov	r8, #0
   23cc4:	mvn	r6, #0
   23cc8:	mov	sl, r8
   23ccc:	mov	r0, r4
   23cd0:	bl	3bdc <free@plt>
   23cd4:	mov	r0, sl
   23cd8:	bl	3bdc <free@plt>
   23cdc:	mov	r0, r8
   23ce0:	bl	3bdc <free@plt>
   23ce4:	mov	r0, r6
   23ce8:	ldr	r2, [sp, #4]
   23cec:	ldr	r3, [r5]
   23cf0:	cmp	r2, r3
   23cf4:	bne	23da8 <__printf_chk@plt+0x1f608>
   23cf8:	add	sp, sp, #8
   23cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23d00:	bl	3f18 <__strdup@plt>
   23d04:	subs	sl, r0, #0
   23d08:	beq	23cc0 <__printf_chk@plt+0x1f520>
   23d0c:	add	r8, r8, #1
   23d10:	str	r8, [sp]
   23d14:	mov	r0, sp
   23d18:	bl	23a64 <__printf_chk@plt+0x1f2c4>
   23d1c:	subs	r8, r0, #0
   23d20:	beq	23d30 <__printf_chk@plt+0x1f590>
   23d24:	ldrb	r8, [r8]
   23d28:	cmp	r8, #0
   23d2c:	bne	23d38 <__printf_chk@plt+0x1f598>
   23d30:	mvn	r6, #0
   23d34:	b	23ccc <__printf_chk@plt+0x1f52c>
   23d38:	bl	23b4c <__printf_chk@plt+0x1f3ac>
   23d3c:	bl	21878 <__printf_chk@plt+0x1d0d8>
   23d40:	mov	r8, r0
   23d44:	ldr	r0, [sp]
   23d48:	cmp	r0, #0
   23d4c:	beq	23d5c <__printf_chk@plt+0x1f5bc>
   23d50:	ldrb	r3, [r0]
   23d54:	cmp	r3, #0
   23d58:	bne	23d90 <__printf_chk@plt+0x1f5f0>
   23d5c:	mvn	r0, #0
   23d60:	cmp	r9, #0
   23d64:	strne	sl, [r9]
   23d68:	movne	sl, #0
   23d6c:	cmp	r7, #0
   23d70:	strne	r8, [r7]
   23d74:	movne	r8, #0
   23d78:	cmp	r6, #0
   23d7c:	strne	r0, [r6]
   23d80:	movne	r6, #0
   23d84:	b	23ccc <__printf_chk@plt+0x1f52c>
   23d88:	mov	sl, r8
   23d8c:	b	23d14 <__printf_chk@plt+0x1f574>
   23d90:	bl	23684 <__printf_chk@plt+0x1eee4>
   23d94:	cmp	r0, #0
   23d98:	bgt	23d60 <__printf_chk@plt+0x1f5c0>
   23d9c:	b	23d30 <__printf_chk@plt+0x1f590>
   23da0:	mvn	r0, #0
   23da4:	b	23ce8 <__printf_chk@plt+0x1f548>
   23da8:	bl	41b8 <__stack_chk_fail@plt>
   23dac:	andeq	r2, r5, ip, asr #29
   23db0:	andeq	r0, r0, r8, lsl #9
   23db4:	push	{r1, r2, r3}
   23db8:	mov	r1, #1
   23dbc:	push	{r4, r5, r6, lr}
   23dc0:	sub	sp, sp, #20
   23dc4:	ldr	lr, [pc, #192]	; 23e8c <__printf_chk@plt+0x1f6ec>
   23dc8:	add	ip, sp, #40	; 0x28
   23dcc:	ldr	r5, [pc, #188]	; 23e90 <__printf_chk@plt+0x1f6f0>
   23dd0:	mov	r4, r0
   23dd4:	add	lr, pc, lr
   23dd8:	mov	r3, ip
   23ddc:	ldr	r2, [sp, #36]	; 0x24
   23de0:	add	r0, sp, #8
   23de4:	ldr	r6, [lr, r5]
   23de8:	str	ip, [sp, #4]
   23dec:	ldr	ip, [r6]
   23df0:	str	ip, [sp, #12]
   23df4:	bl	468c <__vasprintf_chk@plt>
   23df8:	cmn	r0, #1
   23dfc:	beq	23e7c <__printf_chk@plt+0x1f6dc>
   23e00:	ldr	r0, [r4]
   23e04:	ldr	r5, [r4, #8]
   23e08:	cmp	r0, #0
   23e0c:	streq	r0, [r4, #4]
   23e10:	moveq	r5, #32
   23e14:	beq	23e28 <__printf_chk@plt+0x1f688>
   23e18:	ldr	r3, [r4, #4]
   23e1c:	add	r3, r3, #2
   23e20:	cmp	r5, r3
   23e24:	lslls	r5, r5, #1
   23e28:	mov	r1, r5
   23e2c:	mov	r2, #4
   23e30:	bl	21848 <__printf_chk@plt+0x1d0a8>
   23e34:	ldr	r3, [r4, #4]
   23e38:	ldr	r2, [sp, #8]
   23e3c:	mov	ip, #0
   23e40:	add	r1, r3, #1
   23e44:	stmib	r4, {r1, r5}
   23e48:	str	r0, [r4]
   23e4c:	str	r2, [r0, r3, lsl #2]
   23e50:	ldr	r3, [r4]
   23e54:	ldr	r1, [r4, #4]
   23e58:	ldr	r2, [sp, #12]
   23e5c:	str	ip, [r3, r1, lsl #2]
   23e60:	ldr	r3, [r6]
   23e64:	cmp	r2, r3
   23e68:	bne	23e88 <__printf_chk@plt+0x1f6e8>
   23e6c:	add	sp, sp, #20
   23e70:	pop	{r4, r5, r6, lr}
   23e74:	add	sp, sp, #12
   23e78:	bx	lr
   23e7c:	ldr	r0, [pc, #16]	; 23e94 <__printf_chk@plt+0x1f6f4>
   23e80:	add	r0, pc, r0
   23e84:	bl	1c8d4 <__printf_chk@plt+0x18134>
   23e88:	bl	41b8 <__stack_chk_fail@plt>
   23e8c:	andeq	r2, r5, r0, asr #26
   23e90:	andeq	r0, r0, r8, lsl #9
   23e94:	andeq	r3, r2, ip, lsl #21
   23e98:	push	{r2, r3}
   23e9c:	push	{r4, r5, r6, lr}
   23ea0:	sub	sp, sp, #16
   23ea4:	ldr	lr, [pc, #160]	; 23f4c <__printf_chk@plt+0x1f7ac>
   23ea8:	add	ip, sp, #36	; 0x24
   23eac:	ldr	r6, [pc, #156]	; 23f50 <__printf_chk@plt+0x1f7b0>
   23eb0:	mov	r5, r0
   23eb4:	add	lr, pc, lr
   23eb8:	mov	r3, ip
   23ebc:	ldr	r2, [sp, #32]
   23ec0:	mov	r4, r1
   23ec4:	ldr	r6, [lr, r6]
   23ec8:	add	r0, sp, #8
   23ecc:	str	ip, [sp, #4]
   23ed0:	mov	r1, #1
   23ed4:	ldr	ip, [r6]
   23ed8:	str	ip, [sp, #12]
   23edc:	bl	468c <__vasprintf_chk@plt>
   23ee0:	cmn	r0, #1
   23ee4:	beq	23f2c <__printf_chk@plt+0x1f78c>
   23ee8:	ldr	r2, [r5, #4]
   23eec:	cmp	r2, r4
   23ef0:	bls	23f3c <__printf_chk@plt+0x1f79c>
   23ef4:	ldr	r3, [r5]
   23ef8:	ldr	r0, [r3, r4, lsl #2]
   23efc:	bl	3bdc <free@plt>
   23f00:	ldr	r3, [r5]
   23f04:	ldr	r1, [sp, #8]
   23f08:	ldr	r2, [sp, #12]
   23f0c:	str	r1, [r3, r4, lsl #2]
   23f10:	ldr	r3, [r6]
   23f14:	cmp	r2, r3
   23f18:	bne	23f38 <__printf_chk@plt+0x1f798>
   23f1c:	add	sp, sp, #16
   23f20:	pop	{r4, r5, r6, lr}
   23f24:	add	sp, sp, #8
   23f28:	bx	lr
   23f2c:	ldr	r0, [pc, #32]	; 23f54 <__printf_chk@plt+0x1f7b4>
   23f30:	add	r0, pc, r0
   23f34:	bl	1c8d4 <__printf_chk@plt+0x18134>
   23f38:	bl	41b8 <__stack_chk_fail@plt>
   23f3c:	ldr	r0, [pc, #20]	; 23f58 <__printf_chk@plt+0x1f7b8>
   23f40:	mov	r1, r4
   23f44:	add	r0, pc, r0
   23f48:	bl	1c8d4 <__printf_chk@plt+0x18134>
   23f4c:	andeq	r2, r5, r0, ror #24
   23f50:	andeq	r0, r0, r8, lsl #9
   23f54:	strdeq	r3, [r2], -r8
   23f58:	andeq	r3, r2, r4, lsl #20
   23f5c:	push	{r3, r4, r5, lr}
   23f60:	mov	r5, r0
   23f64:	ldr	r0, [r0]
   23f68:	cmp	r0, #0
   23f6c:	popeq	{r3, r4, r5, pc}
   23f70:	ldr	r3, [r5, #4]
   23f74:	cmp	r3, #0
   23f78:	beq	23f98 <__printf_chk@plt+0x1f7f8>
   23f7c:	mov	r4, #0
   23f80:	ldr	r0, [r0, r4, lsl #2]
   23f84:	add	r4, r4, #1
   23f88:	bl	3bdc <free@plt>
   23f8c:	ldm	r5, {r0, r3}
   23f90:	cmp	r3, r4
   23f94:	bhi	23f80 <__printf_chk@plt+0x1f7e0>
   23f98:	bl	3bdc <free@plt>
   23f9c:	mov	r3, #0
   23fa0:	str	r3, [r5, #4]
   23fa4:	str	r3, [r5, #8]
   23fa8:	str	r3, [r5]
   23fac:	pop	{r3, r4, r5, pc}
   23fb0:	ldr	r3, [pc, #376]	; 24130 <__printf_chk@plt+0x1f990>
   23fb4:	ldr	r2, [pc, #376]	; 24134 <__printf_chk@plt+0x1f994>
   23fb8:	add	r3, pc, r3
   23fbc:	push	{r4, r5, r6, r7, r8, r9, lr}
   23fc0:	mov	r6, r1
   23fc4:	ldr	r5, [r3, r2]
   23fc8:	sub	sp, sp, #148	; 0x94
   23fcc:	ldrb	r1, [r0]
   23fd0:	ldr	r3, [r5]
   23fd4:	cmp	r1, #126	; 0x7e
   23fd8:	str	r3, [sp, #140]	; 0x8c
   23fdc:	bne	240c4 <__printf_chk@plt+0x1f924>
   23fe0:	add	r4, r0, #1
   23fe4:	mov	r1, #47	; 0x2f
   23fe8:	mov	r0, r4
   23fec:	bl	474c <strchr@plt>
   23ff0:	adds	r9, r0, #0
   23ff4:	mov	r7, r0
   23ff8:	movne	r9, #1
   23ffc:	cmp	r0, #0
   24000:	cmpne	r0, r4
   24004:	bls	240d8 <__printf_chk@plt+0x1f938>
   24008:	mov	r1, r4
   2400c:	bl	423b4 <__printf_chk@plt+0x3dc14>
   24010:	cmp	r0, #127	; 0x7f
   24014:	mov	r6, r0
   24018:	bhi	24114 <__printf_chk@plt+0x1f974>
   2401c:	add	r8, sp, #12
   24020:	mov	r2, r0
   24024:	mov	r1, r4
   24028:	mov	r3, #128	; 0x80
   2402c:	mov	r0, r8
   24030:	bl	3af8 <__memcpy_chk@plt>
   24034:	add	r3, sp, #144	; 0x90
   24038:	add	r6, r3, r6
   2403c:	mov	r0, r8
   24040:	mov	r3, #0
   24044:	strb	r3, [r6, #-132]	; 0xffffff7c
   24048:	bl	3a74 <getpwnam@plt>
   2404c:	cmp	r0, #0
   24050:	beq	24120 <__printf_chk@plt+0x1f980>
   24054:	ldr	r6, [r0, #20]
   24058:	mov	r0, r6
   2405c:	bl	4458 <strlen@plt>
   24060:	cmp	r0, #0
   24064:	beq	240cc <__printf_chk@plt+0x1f92c>
   24068:	add	r0, r6, r0
   2406c:	ldrb	r3, [r0, #-1]
   24070:	cmp	r3, #47	; 0x2f
   24074:	beq	240f8 <__printf_chk@plt+0x1f958>
   24078:	ldr	r3, [pc, #184]	; 24138 <__printf_chk@plt+0x1f998>
   2407c:	add	r3, pc, r3
   24080:	ldr	r1, [pc, #180]	; 2413c <__printf_chk@plt+0x1f99c>
   24084:	cmp	r9, #0
   24088:	addne	r4, r7, #1
   2408c:	mov	r2, r6
   24090:	str	r4, [sp]
   24094:	add	r0, sp, #8
   24098:	add	r1, pc, r1
   2409c:	bl	218a8 <__printf_chk@plt+0x1d108>
   240a0:	cmp	r0, #4096	; 0x1000
   240a4:	ldrlt	r0, [sp, #8]
   240a8:	bge	24108 <__printf_chk@plt+0x1f968>
   240ac:	ldr	r2, [sp, #140]	; 0x8c
   240b0:	ldr	r3, [r5]
   240b4:	cmp	r2, r3
   240b8:	bne	24104 <__printf_chk@plt+0x1f964>
   240bc:	add	sp, sp, #148	; 0x94
   240c0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   240c4:	bl	21878 <__printf_chk@plt+0x1d0d8>
   240c8:	b	240ac <__printf_chk@plt+0x1f90c>
   240cc:	ldr	r3, [pc, #108]	; 24140 <__printf_chk@plt+0x1f9a0>
   240d0:	add	r3, pc, r3
   240d4:	b	24080 <__printf_chk@plt+0x1f8e0>
   240d8:	mov	r0, r6
   240dc:	bl	3dec <getpwuid@plt>
   240e0:	cmp	r0, #0
   240e4:	bne	24054 <__printf_chk@plt+0x1f8b4>
   240e8:	ldr	r0, [pc, #84]	; 24144 <__printf_chk@plt+0x1f9a4>
   240ec:	mov	r1, r6
   240f0:	add	r0, pc, r0
   240f4:	bl	1c8d4 <__printf_chk@plt+0x18134>
   240f8:	ldr	r3, [pc, #72]	; 24148 <__printf_chk@plt+0x1f9a8>
   240fc:	add	r3, pc, r3
   24100:	b	24080 <__printf_chk@plt+0x1f8e0>
   24104:	bl	41b8 <__stack_chk_fail@plt>
   24108:	ldr	r0, [pc, #60]	; 2414c <__printf_chk@plt+0x1f9ac>
   2410c:	add	r0, pc, r0
   24110:	bl	1c8d4 <__printf_chk@plt+0x18134>
   24114:	ldr	r0, [pc, #52]	; 24150 <__printf_chk@plt+0x1f9b0>
   24118:	add	r0, pc, r0
   2411c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   24120:	ldr	r0, [pc, #44]	; 24154 <__printf_chk@plt+0x1f9b4>
   24124:	mov	r1, r8
   24128:	add	r0, pc, r0
   2412c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   24130:	andeq	r2, r5, ip, asr fp
   24134:	andeq	r0, r0, r8, lsl #9
   24138:	muleq	r2, r0, r3
   2413c:	andeq	r3, r2, r0, ror #18
   24140:	andeq	r3, r2, ip, lsr r3
   24144:	andeq	r3, r2, r0, ror #17
   24148:	andeq	r1, r2, r4, asr #16
   2414c:	strdeq	r3, [r2], -r4
   24150:	andeq	r3, r2, r4, ror #16
   24154:	andeq	r3, r2, r0, lsl #17
   24158:	push	{r0, r1, r2, r3}
   2415c:	movw	r1, #61304	; 0xef78
   24160:	ldr	r0, [pc, #608]	; 243c8 <__printf_chk@plt+0x1fc28>
   24164:	movt	r1, #65535	; 0xffff
   24168:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2416c:	add	r0, pc, r0
   24170:	ldr	lr, [pc, #596]	; 243cc <__printf_chk@plt+0x1fc2c>
   24174:	sub	sp, sp, #4224	; 0x1080
   24178:	sub	sp, sp, #28
   2417c:	mov	r3, #0
   24180:	add	r2, sp, #8192	; 0x2000
   24184:	add	ip, sp, #4288	; 0x10c0
   24188:	ldr	lr, [r0, lr]
   2418c:	add	r0, sp, #4224	; 0x1080
   24190:	add	r0, r0, #24
   24194:	add	ip, ip, #4
   24198:	ldr	r6, [r2, #-3904]	; 0xfffff0c0
   2419c:	add	r8, sp, #20
   241a0:	str	lr, [sp, #12]
   241a4:	add	lr, sp, #24
   241a8:	str	lr, [sp, #8]
   241ac:	add	r2, ip, #8
   241b0:	ldr	lr, [sp, #12]
   241b4:	mov	r5, r3
   241b8:	str	ip, [r0, r1]
   241bc:	add	r0, sp, #8192	; 0x2000
   241c0:	ldr	r1, [lr]
   241c4:	str	r1, [r0, #-3948]	; 0xfffff094
   241c8:	ldr	r1, [r2, #-8]
   241cc:	mov	lr, r2
   241d0:	cmp	r1, #0
   241d4:	str	r1, [r8, r3]
   241d8:	beq	2422c <__printf_chk@plt+0x1fa8c>
   241dc:	add	r1, ip, r3
   241e0:	add	r0, r8, r3
   241e4:	ldr	r1, [r1, #4]
   241e8:	cmp	r1, #0
   241ec:	str	r1, [r0, #4]
   241f0:	beq	2439c <__printf_chk@plt+0x1fbfc>
   241f4:	add	r5, r5, #1
   241f8:	add	r2, r2, #8
   241fc:	cmp	r5, #16
   24200:	add	r3, r3, #8
   24204:	bne	241c8 <__printf_chk@plt+0x1fa28>
   24208:	ldr	r2, [lr]
   2420c:	add	r0, sp, #4224	; 0x1080
   24210:	movw	r3, #61304	; 0xef78
   24214:	add	r0, r0, #24
   24218:	movt	r3, #65535	; 0xffff
   2421c:	cmp	r2, #0
   24220:	add	lr, lr, #4
   24224:	str	lr, [r0, r3]
   24228:	bne	24388 <__printf_chk@plt+0x1fbe8>
   2422c:	ldrb	r3, [r6]
   24230:	add	r1, sp, #4224	; 0x1080
   24234:	movw	r2, #61436	; 0xeffc
   24238:	add	r1, r1, #24
   2423c:	movt	r2, #65535	; 0xffff
   24240:	mov	r0, #0
   24244:	cmp	r3, r0
   24248:	strb	r0, [r1, r2]
   2424c:	addne	r2, sp, #148	; 0x94
   24250:	movne	sl, r0
   24254:	strne	r2, [sp]
   24258:	movne	r9, r2
   2425c:	bne	24298 <__printf_chk@plt+0x1faf8>
   24260:	b	2433c <__printf_chk@plt+0x1fb9c>
   24264:	ldrb	r2, [r6]
   24268:	mov	r7, r6
   2426c:	add	r3, r0, #1
   24270:	strb	r2, [r9, r0]
   24274:	cmp	r3, #4096	; 0x1000
   24278:	mov	r4, r9
   2427c:	bcs	24374 <__printf_chk@plt+0x1fbd4>
   24280:	mov	r0, r3
   24284:	strb	sl, [r9, r3]
   24288:	ldrb	r3, [r7, #1]
   2428c:	add	r6, r7, #1
   24290:	cmp	r3, #0
   24294:	beq	24340 <__printf_chk@plt+0x1fba0>
   24298:	cmp	r3, #37	; 0x25
   2429c:	bne	24264 <__printf_chk@plt+0x1fac4>
   242a0:	ldrb	r4, [r6, #1]
   242a4:	add	r7, r6, #1
   242a8:	cmp	r4, #37	; 0x25
   242ac:	beq	24334 <__printf_chk@plt+0x1fb94>
   242b0:	cmp	r4, #0
   242b4:	beq	243b4 <__printf_chk@plt+0x1fc14>
   242b8:	cmp	r5, #0
   242bc:	str	r4, [sp, #4]
   242c0:	beq	2431c <__printf_chk@plt+0x1fb7c>
   242c4:	mov	fp, #0
   242c8:	b	242d8 <__printf_chk@plt+0x1fb38>
   242cc:	add	fp, fp, #1
   242d0:	cmp	fp, r5
   242d4:	beq	2431c <__printf_chk@plt+0x1fb7c>
   242d8:	ldr	r0, [r8, fp, lsl #3]
   242dc:	mov	r1, r4
   242e0:	bl	474c <strchr@plt>
   242e4:	cmp	r0, #0
   242e8:	beq	242cc <__printf_chk@plt+0x1fb2c>
   242ec:	ldr	r0, [sp]
   242f0:	add	r2, sp, #24
   242f4:	ldr	r1, [r2, fp, lsl #3]
   242f8:	mov	r2, #4096	; 0x1000
   242fc:	mov	r4, r0
   24300:	bl	40b54 <__printf_chk@plt+0x3c3b4>
   24304:	cmp	r0, #4096	; 0x1000
   24308:	bcs	24374 <__printf_chk@plt+0x1fbd4>
   2430c:	cmp	fp, r5
   24310:	bcc	24288 <__printf_chk@plt+0x1fae8>
   24314:	ldrb	r6, [r6, #1]
   24318:	str	r6, [sp, #4]
   2431c:	ldr	r0, [pc, #172]	; 243d0 <__printf_chk@plt+0x1fc30>
   24320:	ldr	r1, [pc, #172]	; 243d4 <__printf_chk@plt+0x1fc34>
   24324:	ldr	r2, [sp, #4]
   24328:	add	r0, pc, r0
   2432c:	add	r1, pc, r1
   24330:	bl	1c8d4 <__printf_chk@plt+0x18134>
   24334:	mov	r2, r3
   24338:	b	2426c <__printf_chk@plt+0x1facc>
   2433c:	add	r4, sp, #148	; 0x94
   24340:	mov	r0, r4
   24344:	bl	21878 <__printf_chk@plt+0x1d0d8>
   24348:	ldr	r1, [sp, #12]
   2434c:	add	r3, sp, #8192	; 0x2000
   24350:	ldr	r2, [r3, #-3948]	; 0xfffff094
   24354:	ldr	r3, [r1]
   24358:	cmp	r2, r3
   2435c:	bne	243b0 <__printf_chk@plt+0x1fc10>
   24360:	add	sp, sp, #4224	; 0x1080
   24364:	add	sp, sp, #28
   24368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2436c:	add	sp, sp, #16
   24370:	bx	lr
   24374:	ldr	r0, [pc, #92]	; 243d8 <__printf_chk@plt+0x1fc38>
   24378:	ldr	r1, [pc, #92]	; 243dc <__printf_chk@plt+0x1fc3c>
   2437c:	add	r0, pc, r0
   24380:	add	r1, pc, r1
   24384:	bl	1c8d4 <__printf_chk@plt+0x18134>
   24388:	ldr	r0, [pc, #80]	; 243e0 <__printf_chk@plt+0x1fc40>
   2438c:	ldr	r1, [pc, #80]	; 243e4 <__printf_chk@plt+0x1fc44>
   24390:	add	r0, pc, r0
   24394:	add	r1, pc, r1
   24398:	bl	1c8d4 <__printf_chk@plt+0x18134>
   2439c:	ldr	r0, [pc, #68]	; 243e8 <__printf_chk@plt+0x1fc48>
   243a0:	ldr	r1, [pc, #68]	; 243ec <__printf_chk@plt+0x1fc4c>
   243a4:	add	r0, pc, r0
   243a8:	add	r1, pc, r1
   243ac:	bl	1c8d4 <__printf_chk@plt+0x18134>
   243b0:	bl	41b8 <__stack_chk_fail@plt>
   243b4:	ldr	r0, [pc, #52]	; 243f0 <__printf_chk@plt+0x1fc50>
   243b8:	ldr	r1, [pc, #52]	; 243f4 <__printf_chk@plt+0x1fc54>
   243bc:	add	r0, pc, r0
   243c0:	add	r1, pc, r1
   243c4:	bl	1c8d4 <__printf_chk@plt+0x18134>
   243c8:	andeq	r2, r5, r8, lsr #19
   243cc:	andeq	r0, r0, r8, lsl #9
   243d0:	andeq	r3, r2, r4, asr r7
   243d4:	andeq	r3, r2, r0, lsl r4
   243d8:	ldrdeq	r3, [r2], -r8
   243dc:			; <UNDEFINED> instruction: 0x000233bc
   243e0:			; <UNDEFINED> instruction: 0x000236b0
   243e4:	andeq	r3, r2, r8, lsr #7
   243e8:	andeq	r3, r2, r4, lsl #13
   243ec:	muleq	r2, r4, r3
   243f0:	andeq	r3, r2, ip, lsr #13
   243f4:	andeq	r3, r2, ip, ror r3
   243f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   243fc:	mov	r4, r0
   24400:	ldr	r9, [pc, #188]	; 244c4 <__printf_chk@plt+0x1fd24>
   24404:	mov	sl, r1
   24408:	ldr	r8, [pc, #184]	; 244c8 <__printf_chk@plt+0x1fd28>
   2440c:	mov	r5, r2
   24410:	add	r9, pc, r9
   24414:	ldr	r6, [sp, #32]
   24418:	add	r9, r9, #16
   2441c:	add	r8, pc, r8
   24420:	mov	r7, r3
   24424:	mov	r0, r5
   24428:	mov	r1, r7
   2442c:	mov	r2, r4
   24430:	bl	438c <fgets@plt>
   24434:	cmp	r0, #0
   24438:	beq	244b4 <__printf_chk@plt+0x1fd14>
   2443c:	ldrb	ip, [r5]
   24440:	cmp	ip, #0
   24444:	beq	24424 <__printf_chk@plt+0x1fc84>
   24448:	ldr	r3, [r6]
   2444c:	mov	r0, r5
   24450:	add	r3, r3, #1
   24454:	str	r3, [r6]
   24458:	bl	4458 <strlen@plt>
   2445c:	add	r0, r5, r0
   24460:	ldrb	r3, [r0, #-1]
   24464:	cmp	r3, #10
   24468:	beq	244bc <__printf_chk@plt+0x1fd1c>
   2446c:	mov	r0, r4
   24470:	bl	3da4 <feof@plt>
   24474:	cmp	r0, #0
   24478:	bne	244bc <__printf_chk@plt+0x1fd1c>
   2447c:	mov	r0, r8
   24480:	mov	r1, r9
   24484:	mov	r2, sl
   24488:	ldr	r3, [r6]
   2448c:	bl	1efcc <__printf_chk@plt+0x1a82c>
   24490:	mov	r0, r4
   24494:	bl	3cc0 <fgetc@plt>
   24498:	cmp	r0, #10
   2449c:	mov	r0, r4
   244a0:	beq	24424 <__printf_chk@plt+0x1fc84>
   244a4:	bl	3da4 <feof@plt>
   244a8:	cmp	r0, #0
   244ac:	beq	24490 <__printf_chk@plt+0x1fcf0>
   244b0:	b	24424 <__printf_chk@plt+0x1fc84>
   244b4:	mvn	r0, #0
   244b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   244bc:	mov	r0, #0
   244c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   244c4:	andeq	r3, r2, ip, lsr #6
   244c8:	andeq	r3, r2, r8, ror r6
   244cc:	b	41714 <__printf_chk@plt+0x3cf74>
   244d0:	ldr	r0, [pc, #244]	; 245cc <__printf_chk@plt+0x1fe2c>
   244d4:	mov	r1, #2
   244d8:	push	{r3, r4, r5, r6, r7, lr}
   244dc:	add	r0, pc, r0
   244e0:	bl	40c8 <open64@plt>
   244e4:	ldr	r7, [pc, #228]	; 245d0 <__printf_chk@plt+0x1fe30>
   244e8:	add	r7, pc, r7
   244ec:	cmn	r0, #1
   244f0:	mov	r6, r0
   244f4:	beq	24594 <__printf_chk@plt+0x1fdf4>
   244f8:	mov	r4, r0
   244fc:	mov	r0, r4
   24500:	mov	r1, #1
   24504:	bl	42320 <__printf_chk@plt+0x3db80>
   24508:	cmp	r0, #2
   2450c:	mov	r4, r0
   24510:	bgt	24580 <__printf_chk@plt+0x1fde0>
   24514:	mov	r1, #3
   24518:	bl	3ed0 <fcntl@plt>
   2451c:	cmn	r0, #1
   24520:	bne	244fc <__printf_chk@plt+0x1fd5c>
   24524:	bl	45cc <__errno_location@plt>
   24528:	ldr	r3, [r0]
   2452c:	mov	r5, r0
   24530:	cmp	r3, #9
   24534:	bne	244fc <__printf_chk@plt+0x1fd5c>
   24538:	mov	r0, r6
   2453c:	mov	r1, r4
   24540:	bl	4074 <dup2@plt>
   24544:	cmn	r0, #1
   24548:	bne	244fc <__printf_chk@plt+0x1fd5c>
   2454c:	ldr	r3, [pc, #128]	; 245d4 <__printf_chk@plt+0x1fe34>
   24550:	ldr	r0, [r5]
   24554:	ldr	r3, [r7, r3]
   24558:	ldr	r4, [r3]
   2455c:	bl	3d38 <strerror@plt>
   24560:	ldr	r2, [pc, #112]	; 245d8 <__printf_chk@plt+0x1fe38>
   24564:	mov	r1, #1
   24568:	add	r2, pc, r2
   2456c:	mov	r3, r0
   24570:	mov	r0, r4
   24574:	bl	3df8 <__fprintf_chk@plt>
   24578:	mov	r0, #1
   2457c:	bl	3d20 <exit@plt>
   24580:	cmp	r6, #2
   24584:	pople	{r3, r4, r5, r6, r7, pc}
   24588:	mov	r0, r6
   2458c:	pop	{r3, r4, r5, r6, r7, lr}
   24590:	b	3f24 <close@plt>
   24594:	ldr	r3, [pc, #56]	; 245d4 <__printf_chk@plt+0x1fe34>
   24598:	ldr	r3, [r7, r3]
   2459c:	ldr	r4, [r3]
   245a0:	bl	45cc <__errno_location@plt>
   245a4:	ldr	r0, [r0]
   245a8:	bl	3d38 <strerror@plt>
   245ac:	ldr	r2, [pc, #40]	; 245dc <__printf_chk@plt+0x1fe3c>
   245b0:	mov	r1, #1
   245b4:	add	r2, pc, r2
   245b8:	mov	r3, r0
   245bc:	mov	r0, r4
   245c0:	bl	3df8 <__fprintf_chk@plt>
   245c4:	mov	r0, #1
   245c8:	bl	3d20 <exit@plt>
   245cc:	ldrdeq	r3, [r2], -ip
   245d0:	andeq	r2, r5, ip, lsr #12
   245d4:			; <UNDEFINED> instruction: 0x000004b0
   245d8:	andeq	r3, r2, ip, ror r5
   245dc:	andeq	r3, r2, r0, lsl r5
   245e0:	ldr	r3, [pc, #192]	; 246a8 <__printf_chk@plt+0x1ff08>
   245e4:	cmp	r1, #65536	; 0x10000
   245e8:	ldr	r2, [pc, #188]	; 246ac <__printf_chk@plt+0x1ff0c>
   245ec:	add	r3, pc, r3
   245f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   245f4:	sub	sp, sp, #16
   245f8:	ldr	sl, [r3, r2]
   245fc:	mov	r8, r1
   24600:	mov	r4, r0
   24604:	ldr	r3, [sl]
   24608:	str	r3, [sp, #12]
   2460c:	bhi	24694 <__printf_chk@plt+0x1fef4>
   24610:	lsl	r6, r1, #1
   24614:	mov	r0, #1
   24618:	add	r6, r6, r0
   2461c:	mov	r1, r6
   24620:	bl	217d4 <__printf_chk@plt+0x1d034>
   24624:	cmp	r8, #0
   24628:	mov	r7, r0
   2462c:	beq	24678 <__printf_chk@plt+0x1fed8>
   24630:	ldr	r9, [pc, #120]	; 246b0 <__printf_chk@plt+0x1ff10>
   24634:	add	r5, sp, #8
   24638:	add	r8, r4, r8
   2463c:	add	r9, pc, r9
   24640:	ldrb	ip, [r4], #1
   24644:	mov	r1, #3
   24648:	mov	r3, r1
   2464c:	mov	r2, #1
   24650:	str	r9, [sp]
   24654:	mov	r0, r5
   24658:	str	ip, [sp, #4]
   2465c:	bl	4470 <__snprintf_chk@plt>
   24660:	mov	r0, r7
   24664:	mov	r1, r5
   24668:	mov	r2, r6
   2466c:	bl	40b54 <__printf_chk@plt+0x3c3b4>
   24670:	cmp	r4, r8
   24674:	bne	24640 <__printf_chk@plt+0x1fea0>
   24678:	mov	r0, r7
   2467c:	ldr	r2, [sp, #12]
   24680:	ldr	r3, [sl]
   24684:	cmp	r2, r3
   24688:	bne	246a4 <__printf_chk@plt+0x1ff04>
   2468c:	add	sp, sp, #16
   24690:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24694:	ldr	r0, [pc, #24]	; 246b4 <__printf_chk@plt+0x1ff14>
   24698:	add	r0, pc, r0
   2469c:	bl	21878 <__printf_chk@plt+0x1d0d8>
   246a0:	b	2467c <__printf_chk@plt+0x1fedc>
   246a4:	bl	41b8 <__stack_chk_fail@plt>
   246a8:	andeq	r2, r5, r8, lsr #10
   246ac:	andeq	r0, r0, r8, lsl #9
   246b0:	andeq	r3, r2, ip, asr #9
   246b4:	andeq	r3, r2, r8, asr r4
   246b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   246bc:	sub	sp, sp, #16
   246c0:	ldrb	r6, [r0, #1]
   246c4:	mov	r2, #0
   246c8:	ldrb	r4, [r0]
   246cc:	orr	r8, r2, r2
   246d0:	ldrb	sl, [r0, #2]
   246d4:	mov	r7, #0
   246d8:	lsl	r5, r6, #16
   246dc:	ldrb	r6, [r0, #7]
   246e0:	lsl	r3, r4, #24
   246e4:	orr	r9, r3, r5
   246e8:	strd	r8, [sp]
   246ec:	strd	r6, [sp, #8]
   246f0:	lsl	r9, sl, #8
   246f4:	ldrd	r4, [sp, #8]
   246f8:	ldrd	sl, [sp]
   246fc:	ldrb	r7, [r0, #3]
   24700:	orr	sl, sl, r4
   24704:	orr	fp, fp, r5
   24708:	strd	sl, [sp]
   2470c:	ldrd	r4, [sp]
   24710:	ldrb	sl, [r0, #4]
   24714:	orr	r4, r4, r2
   24718:	orr	r5, r5, r9
   2471c:	strd	r4, [sp]
   24720:	ldrd	r8, [sp]
   24724:	lsr	r5, sl, #8
   24728:	lsl	r4, sl, #24
   2472c:	ldrb	sl, [r0, #5]
   24730:	orr	r8, r8, r2
   24734:	orr	r9, r9, r7
   24738:	strd	r8, [sp]
   2473c:	ldrb	r6, [r0, #6]
   24740:	lsr	r9, sl, #16
   24744:	ldrd	r0, [sp]
   24748:	lsl	r8, sl, #16
   2474c:	orr	r4, r4, r0
   24750:	orr	r5, r5, r1
   24754:	orr	r4, r4, r8
   24758:	lsr	r1, r6, #24
   2475c:	orr	r5, r5, r9
   24760:	lsl	r0, r6, #8
   24764:	orr	r0, r0, r4
   24768:	orr	r1, r1, r5
   2476c:	add	sp, sp, #16
   24770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   24774:	bx	lr
   24778:	ldrb	r3, [r0, #1]
   2477c:	ldrb	r1, [r0]
   24780:	ldrb	r2, [r0, #3]
   24784:	lsl	r3, r3, #16
   24788:	ldrb	r0, [r0, #2]
   2478c:	orr	r3, r3, r1, lsl #24
   24790:	orr	r3, r3, r2
   24794:	orr	r0, r3, r0, lsl #8
   24798:	bx	lr
   2479c:	ldrb	r3, [r0, #2]
   247a0:	ldrb	r1, [r0, #1]
   247a4:	ldrb	r2, [r0]
   247a8:	lsl	r3, r3, #16
   247ac:	ldrb	r0, [r0, #3]
   247b0:	orr	r3, r3, r1, lsl #8
   247b4:	orr	r3, r3, r2
   247b8:	orr	r0, r3, r0, lsl #24
   247bc:	bx	lr
   247c0:	ldrb	r2, [r0]
   247c4:	ldrb	r0, [r0, #1]
   247c8:	orr	r0, r0, r2, lsl #8
   247cc:	bx	lr
   247d0:	lsr	ip, r3, #24
   247d4:	lsr	r1, r3, #16
   247d8:	strb	r3, [r0, #3]
   247dc:	lsr	r3, r3, #8
   247e0:	strb	r2, [r0, #7]
   247e4:	strb	ip, [r0]
   247e8:	lsr	ip, r2, #24
   247ec:	strb	r1, [r0, #1]
   247f0:	lsr	r1, r2, #16
   247f4:	strb	r3, [r0, #2]
   247f8:	lsr	r2, r2, #8
   247fc:	strb	ip, [r0, #4]
   24800:	strb	r1, [r0, #5]
   24804:	strb	r2, [r0, #6]
   24808:	bx	lr
   2480c:	lsr	r2, r1, #24
   24810:	lsr	r3, r1, #16
   24814:	strb	r1, [r0, #3]
   24818:	lsr	r1, r1, #8
   2481c:	strb	r2, [r0]
   24820:	strb	r3, [r0, #1]
   24824:	strb	r1, [r0, #2]
   24828:	bx	lr
   2482c:	lsr	r2, r1, #8
   24830:	lsr	r3, r1, #16
   24834:	strb	r1, [r0]
   24838:	lsr	r1, r1, #24
   2483c:	strb	r2, [r0, #1]
   24840:	strb	r3, [r0, #2]
   24844:	strb	r1, [r0, #3]
   24848:	bx	lr
   2484c:	strb	r1, [r0, #1]
   24850:	lsr	r1, r1, #8
   24854:	strb	r1, [r0]
   24858:	bx	lr
   2485c:	ldr	r3, [pc, #200]	; 2492c <__printf_chk@plt+0x2018c>
   24860:	ldr	r2, [pc, #200]	; 24930 <__printf_chk@plt+0x20190>
   24864:	add	r3, pc, r3
   24868:	push	{r4, r5, r6, r7, lr}
   2486c:	sub	sp, sp, #20
   24870:	ldr	r5, [r3, r2]
   24874:	mov	r4, r0
   24878:	mov	r6, r1
   2487c:	add	r0, sp, #4
   24880:	mov	r1, #0
   24884:	ldr	r3, [r5]
   24888:	str	r3, [sp, #12]
   2488c:	bl	3b1c <gettimeofday@plt>
   24890:	ldr	r1, [r4]
   24894:	ldr	r0, [sp, #4]
   24898:	bl	423b4 <__printf_chk@plt+0x3dc14>
   2489c:	ldr	r1, [r4, #4]
   248a0:	mov	r7, r0
   248a4:	ldr	r0, [sp, #8]
   248a8:	bl	423b4 <__printf_chk@plt+0x3dc14>
   248ac:	subs	r4, r0, #0
   248b0:	bge	248d8 <__printf_chk@plt+0x20138>
   248b4:	mov	r0, r7
   248b8:	mvn	r1, #0
   248bc:	bl	42320 <__printf_chk@plt+0x3db80>
   248c0:	movw	r1, #16960	; 0x4240
   248c4:	movt	r1, #15
   248c8:	mov	r7, r0
   248cc:	mov	r0, r4
   248d0:	bl	42320 <__printf_chk@plt+0x3db80>
   248d4:	mov	r4, r0
   248d8:	mov	r0, r7
   248dc:	movw	r1, #64536	; 0xfc18
   248e0:	movt	r1, #65535	; 0xffff
   248e4:	bl	423f4 <__printf_chk@plt+0x3dc54>
   248e8:	movw	r3, #19923	; 0x4dd3
   248ec:	movt	r3, #4194	; 0x1062
   248f0:	asr	r1, r4, #31
   248f4:	smull	r2, r4, r3, r4
   248f8:	rsb	r1, r1, r4, asr #6
   248fc:	bl	423b4 <__printf_chk@plt+0x3dc14>
   24900:	mov	r1, r0
   24904:	ldr	r0, [r6]
   24908:	bl	42320 <__printf_chk@plt+0x3db80>
   2490c:	ldr	r3, [sp, #12]
   24910:	str	r0, [r6]
   24914:	ldr	r2, [r5]
   24918:	cmp	r3, r2
   2491c:	bne	24928 <__printf_chk@plt+0x20188>
   24920:	add	sp, sp, #20
   24924:	pop	{r4, r5, r6, r7, pc}
   24928:	bl	41b8 <__stack_chk_fail@plt>
   2492c:			; <UNDEFINED> instruction: 0x000522b0
   24930:	andeq	r0, r0, r8, lsl #9
   24934:	push	{r3, r4, r5, lr}
   24938:	bic	r4, r1, r1, asr #31
   2493c:	movw	r3, #19923	; 0x4dd3
   24940:	movt	r3, #4194	; 0x1062
   24944:	mov	r5, r0
   24948:	asr	r2, r4, #31
   2494c:	smull	r0, r3, r3, r4
   24950:	mov	r1, #1000	; 0x3e8
   24954:	rsb	r0, r2, r3, asr #6
   24958:	str	r0, [r5]
   2495c:	bl	423f4 <__printf_chk@plt+0x3dc54>
   24960:	mov	r1, #1000	; 0x3e8
   24964:	rsb	r0, r0, r4
   24968:	bl	423f4 <__printf_chk@plt+0x3dc54>
   2496c:	str	r0, [r5, #4]
   24970:	pop	{r3, r4, r5, pc}
   24974:	ldr	r3, [pc, #168]	; 24a24 <__printf_chk@plt+0x20284>
   24978:	ldr	r2, [pc, #168]	; 24a28 <__printf_chk@plt+0x20288>
   2497c:	push	{r4, r5, r6, lr}
   24980:	add	r3, pc, r3
   24984:	ldr	r5, [pc, #160]	; 24a2c <__printf_chk@plt+0x2028c>
   24988:	sub	sp, sp, #16
   2498c:	ldr	r4, [r3, r2]
   24990:	add	r5, pc, r5
   24994:	ldr	r2, [r5]
   24998:	ldr	r3, [r4]
   2499c:	cmp	r2, #0
   249a0:	str	r3, [sp, #12]
   249a4:	bne	24a00 <__printf_chk@plt+0x20260>
   249a8:	add	r6, sp, #4
   249ac:	mov	r0, #7
   249b0:	mov	r1, r6
   249b4:	bl	4098 <clock_gettime@plt>
   249b8:	cmp	r0, #0
   249bc:	bne	249c8 <__printf_chk@plt+0x20228>
   249c0:	ldr	r0, [sp, #4]
   249c4:	b	24a08 <__printf_chk@plt+0x20268>
   249c8:	mov	r1, r6
   249cc:	mov	r0, #1
   249d0:	bl	4098 <clock_gettime@plt>
   249d4:	cmp	r0, #0
   249d8:	beq	249c0 <__printf_chk@plt+0x20220>
   249dc:	bl	45cc <__errno_location@plt>
   249e0:	ldr	r0, [r0]
   249e4:	bl	3d38 <strerror@plt>
   249e8:	mov	r1, r0
   249ec:	ldr	r0, [pc, #60]	; 24a30 <__printf_chk@plt+0x20290>
   249f0:	add	r0, pc, r0
   249f4:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   249f8:	mov	r3, #1
   249fc:	str	r3, [r5]
   24a00:	mov	r0, #0
   24a04:	bl	45a8 <time@plt>
   24a08:	ldr	r2, [sp, #12]
   24a0c:	ldr	r3, [r4]
   24a10:	cmp	r2, r3
   24a14:	bne	24a20 <__printf_chk@plt+0x20280>
   24a18:	add	sp, sp, #16
   24a1c:	pop	{r4, r5, r6, pc}
   24a20:	bl	41b8 <__stack_chk_fail@plt>
   24a24:	muleq	r5, r4, r1
   24a28:	andeq	r0, r0, r8, lsl #9
   24a2c:	andeq	r2, r5, r4, lsl #26
   24a30:	andeq	r3, r2, r0, lsr #2
   24a34:	ldr	r3, [pc, #212]	; 24b10 <__printf_chk@plt+0x20370>
   24a38:	ldr	r2, [pc, #212]	; 24b14 <__printf_chk@plt+0x20374>
   24a3c:	push	{r4, r5, r6, lr}
   24a40:	add	r3, pc, r3
   24a44:	ldr	r5, [pc, #204]	; 24b18 <__printf_chk@plt+0x20378>
   24a48:	sub	sp, sp, #16
   24a4c:	ldr	r4, [r3, r2]
   24a50:	add	r5, pc, r5
   24a54:	ldr	r2, [r5, #4]
   24a58:	ldr	r3, [r4]
   24a5c:	cmp	r2, #0
   24a60:	str	r3, [sp, #12]
   24a64:	bne	24ad8 <__printf_chk@plt+0x20338>
   24a68:	add	r6, sp, #4
   24a6c:	mov	r0, #7
   24a70:	mov	r1, r6
   24a74:	bl	4098 <clock_gettime@plt>
   24a78:	cmp	r0, #0
   24a7c:	bne	24aa0 <__printf_chk@plt+0x20300>
   24a80:	vldr	s13, [sp, #8]
   24a84:	vcvt.f64.s32	d0, s13
   24a88:	vldr	d7, [pc, #120]	; 24b08 <__printf_chk@plt+0x20368>
   24a8c:	vldr	s13, [sp, #4]
   24a90:	vdiv.f64	d0, d0, d7
   24a94:	vcvt.f64.s32	d7, s13
   24a98:	vadd.f64	d0, d7, d0
   24a9c:	b	24ae8 <__printf_chk@plt+0x20348>
   24aa0:	mov	r1, r6
   24aa4:	mov	r0, #1
   24aa8:	bl	4098 <clock_gettime@plt>
   24aac:	cmp	r0, #0
   24ab0:	beq	24a80 <__printf_chk@plt+0x202e0>
   24ab4:	bl	45cc <__errno_location@plt>
   24ab8:	ldr	r0, [r0]
   24abc:	bl	3d38 <strerror@plt>
   24ac0:	mov	r1, r0
   24ac4:	ldr	r0, [pc, #80]	; 24b1c <__printf_chk@plt+0x2037c>
   24ac8:	add	r0, pc, r0
   24acc:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   24ad0:	mov	r3, #1
   24ad4:	str	r3, [r5, #4]
   24ad8:	mov	r0, #0
   24adc:	bl	45a8 <time@plt>
   24ae0:	vmov	s15, r0
   24ae4:	vcvt.f64.s32	d0, s15
   24ae8:	ldr	r2, [sp, #12]
   24aec:	ldr	r3, [r4]
   24af0:	cmp	r2, r3
   24af4:	bne	24b00 <__printf_chk@plt+0x20360>
   24af8:	add	sp, sp, #16
   24afc:	pop	{r4, r5, r6, pc}
   24b00:	bl	41b8 <__stack_chk_fail@plt>
   24b04:	nop	{0}
   24b08:	andeq	r0, r0, r0
   24b0c:	bicmi	ip, sp, r5, ror #26
   24b10:	ldrdeq	r2, [r5], -r4
   24b14:	andeq	r0, r0, r8, lsl #9
   24b18:	andeq	r2, r5, r4, asr #24
   24b1c:	andeq	r3, r2, r8, asr #32
   24b20:	push	{r4, r5}
   24b24:	mov	r1, #0
   24b28:	ldr	ip, [sp, #8]
   24b2c:	mov	r4, #0
   24b30:	mov	r5, #0
   24b34:	strd	r2, [r0, #8]
   24b38:	strd	r2, [r0, #16]
   24b3c:	strd	r4, [r0, #24]
   24b40:	str	r1, [r0, #36]	; 0x24
   24b44:	str	r1, [r0, #32]
   24b48:	str	r1, [r0, #44]	; 0x2c
   24b4c:	str	r1, [r0, #40]	; 0x28
   24b50:	str	ip, [r0]
   24b54:	pop	{r4, r5}
   24b58:	bx	lr
   24b5c:	ldr	r3, [pc, #764]	; 24e60 <__printf_chk@plt+0x206c0>
   24b60:	ldr	r2, [pc, #764]	; 24e64 <__printf_chk@plt+0x206c4>
   24b64:	add	r3, pc, r3
   24b68:	push	{r4, r5, r6, r7, r8, r9, lr}
   24b6c:	vpush	{d8}
   24b70:	mov	r6, r0
   24b74:	ldr	r7, [r3, r2]
   24b78:	sub	sp, sp, #28
   24b7c:	ldr	r0, [r0, #32]
   24b80:	ldr	r3, [r7]
   24b84:	cmp	r0, #0
   24b88:	str	r3, [sp, #20]
   24b8c:	bne	24b9c <__printf_chk@plt+0x203fc>
   24b90:	ldr	r3, [r6, #36]	; 0x24
   24b94:	cmp	r3, #0
   24b98:	beq	24d84 <__printf_chk@plt+0x205e4>
   24b9c:	ldrd	r2, [r6, #24]
   24ba0:	ldrd	r4, [r6, #16]
   24ba4:	adds	r2, r2, r1
   24ba8:	adc	r3, r3, #0
   24bac:	strd	r2, [r6, #24]
   24bb0:	cmp	r3, r5
   24bb4:	cmpeq	r2, r4
   24bb8:	bcs	24bd8 <__printf_chk@plt+0x20438>
   24bbc:	ldr	r2, [sp, #20]
   24bc0:	ldr	r3, [r7]
   24bc4:	cmp	r2, r3
   24bc8:	bne	24e50 <__printf_chk@plt+0x206b0>
   24bcc:	add	sp, sp, #28
   24bd0:	vpop	{d8}
   24bd4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   24bd8:	mov	r1, #0
   24bdc:	add	r0, r6, #40	; 0x28
   24be0:	bl	3b1c <gettimeofday@plt>
   24be4:	ldr	r0, [r6, #40]	; 0x28
   24be8:	ldr	r1, [r6, #32]
   24bec:	bl	423b4 <__printf_chk@plt+0x3dc14>
   24bf0:	ldr	r1, [r6, #36]	; 0x24
   24bf4:	str	r0, [r6, #40]	; 0x28
   24bf8:	mov	r8, r0
   24bfc:	ldr	r0, [r6, #44]	; 0x2c
   24c00:	bl	423b4 <__printf_chk@plt+0x3dc14>
   24c04:	cmp	r0, #0
   24c08:	mov	r4, r0
   24c0c:	str	r0, [r6, #44]	; 0x2c
   24c10:	blt	24da4 <__printf_chk@plt+0x20604>
   24c14:	cmp	r8, #0
   24c18:	beq	24d94 <__printf_chk@plt+0x205f4>
   24c1c:	ldr	r1, [r6, #28]
   24c20:	vldr	d8, [pc, #560]	; 24e58 <__printf_chk@plt+0x206b8>
   24c24:	ldr	r0, [r6, #24]
   24c28:	lsl	r1, r1, #3
   24c2c:	orr	r1, r1, r0, lsr #29
   24c30:	lsl	r0, r0, #3
   24c34:	str	r1, [r6, #28]
   24c38:	str	r0, [r6, #24]
   24c3c:	bl	42260 <__printf_chk@plt+0x3dac0>
   24c40:	vmov	d7, r0, r1
   24c44:	ldrd	r0, [r6, #8]
   24c48:	vmul.f64	d8, d7, d8
   24c4c:	bl	42260 <__printf_chk@plt+0x3dac0>
   24c50:	vmov	d7, r0, r1
   24c54:	vdiv.f64	d7, d8, d7
   24c58:	vmov	r0, r1, d7
   24c5c:	bl	42570 <__printf_chk@plt+0x3ddd0>
   24c60:	mov	r3, #0
   24c64:	movw	r2, #16960	; 0x4240
   24c68:	movt	r2, #15
   24c6c:	mov	r4, r0
   24c70:	mov	r5, r1
   24c74:	bl	422d4 <__printf_chk@plt+0x3db34>
   24c78:	movw	r2, #16960	; 0x4240
   24c7c:	mov	r3, #0
   24c80:	movt	r2, #15
   24c84:	mov	r1, r5
   24c88:	mov	r9, r0
   24c8c:	str	r0, [r6, #32]
   24c90:	mov	r0, r4
   24c94:	bl	422d4 <__printf_chk@plt+0x3db34>
   24c98:	cmp	r9, r8
   24c9c:	mov	r4, r2
   24ca0:	str	r2, [r6, #36]	; 0x24
   24ca4:	beq	24e0c <__printf_chk@plt+0x2066c>
   24ca8:	movle	r3, #0
   24cac:	movgt	r3, #1
   24cb0:	cmp	r3, #0
   24cb4:	beq	24d68 <__printf_chk@plt+0x205c8>
   24cb8:	mov	r1, r8
   24cbc:	mov	r0, r9
   24cc0:	bl	423b4 <__printf_chk@plt+0x3dc14>
   24cc4:	ldr	r1, [r6, #44]	; 0x2c
   24cc8:	mov	r5, r0
   24ccc:	mov	r0, r4
   24cd0:	str	r5, [r6, #40]	; 0x28
   24cd4:	bl	423b4 <__printf_chk@plt+0x3dc14>
   24cd8:	cmp	r0, #0
   24cdc:	mov	r4, r0
   24ce0:	str	r0, [r6, #44]	; 0x2c
   24ce4:	movge	ip, r5
   24ce8:	movge	r0, r0
   24cec:	blt	24e20 <__printf_chk@plt+0x20680>
   24cf0:	cmp	ip, #0
   24cf4:	beq	24dd0 <__printf_chk@plt+0x20630>
   24cf8:	ldr	r4, [r6]
   24cfc:	mov	r5, #0
   24d00:	ldrd	r2, [r6, #16]
   24d04:	lsr	r4, r4, #2
   24d08:	lsrs	r3, r3, #1
   24d0c:	rrx	r2, r2
   24d10:	cmp	r3, r5
   24d14:	cmpeq	r2, r4
   24d18:	strd	r2, [r6, #16]
   24d1c:	bcc	24e04 <__printf_chk@plt+0x20664>
   24d20:	mov	r1, #1000	; 0x3e8
   24d24:	str	ip, [sp, #4]
   24d28:	bl	423f4 <__printf_chk@plt+0x3dc54>
   24d2c:	add	r5, sp, #4
   24d30:	add	r4, sp, #12
   24d34:	str	r0, [sp, #8]
   24d38:	b	24d54 <__printf_chk@plt+0x205b4>
   24d3c:	bl	45cc <__errno_location@plt>
   24d40:	ldr	r3, [r0]
   24d44:	cmp	r3, #4
   24d48:	bne	24d68 <__printf_chk@plt+0x205c8>
   24d4c:	ldm	r4, {r0, r1}
   24d50:	stm	r5, {r0, r1}
   24d54:	mov	r0, r5
   24d58:	mov	r1, r4
   24d5c:	bl	3e34 <nanosleep@plt>
   24d60:	cmn	r0, #1
   24d64:	beq	24d3c <__printf_chk@plt+0x2059c>
   24d68:	mov	r2, #0
   24d6c:	mov	r3, #0
   24d70:	add	r0, r6, #32
   24d74:	strd	r2, [r6, #24]
   24d78:	mov	r1, #0
   24d7c:	bl	3b1c <gettimeofday@plt>
   24d80:	b	24bbc <__printf_chk@plt+0x2041c>
   24d84:	add	r0, r6, #32
   24d88:	mov	r1, r3
   24d8c:	bl	3b1c <gettimeofday@plt>
   24d90:	b	24bbc <__printf_chk@plt+0x2041c>
   24d94:	ldr	r3, [r6, #44]	; 0x2c
   24d98:	cmp	r3, #0
   24d9c:	beq	24bbc <__printf_chk@plt+0x2041c>
   24da0:	b	24c1c <__printf_chk@plt+0x2047c>
   24da4:	mov	r0, r8
   24da8:	mvn	r1, #0
   24dac:	bl	42320 <__printf_chk@plt+0x3db80>
   24db0:	movw	r1, #16960	; 0x4240
   24db4:	movt	r1, #15
   24db8:	str	r0, [r6, #40]	; 0x28
   24dbc:	mov	r8, r0
   24dc0:	mov	r0, r4
   24dc4:	bl	42320 <__printf_chk@plt+0x3db80>
   24dc8:	str	r0, [r6, #44]	; 0x2c
   24dcc:	b	24c14 <__printf_chk@plt+0x20474>
   24dd0:	movw	r3, #9999	; 0x270f
   24dd4:	cmp	r0, r3
   24dd8:	bgt	24d20 <__printf_chk@plt+0x20580>
   24ddc:	ldrd	r2, [r6, #16]
   24de0:	mov	r5, #0
   24de4:	ldr	r4, [r6]
   24de8:	adds	r2, r2, r2
   24dec:	adc	r3, r3, r3
   24df0:	strd	r2, [r6, #16]
   24df4:	lsl	r4, r4, #3
   24df8:	cmp	r3, r5
   24dfc:	cmpeq	r2, r4
   24e00:	bls	24d20 <__printf_chk@plt+0x20580>
   24e04:	strd	r4, [r6, #16]
   24e08:	b	24d20 <__printf_chk@plt+0x20580>
   24e0c:	ldr	r3, [r6, #44]	; 0x2c
   24e10:	cmp	r4, r3
   24e14:	movle	r3, #0
   24e18:	movgt	r3, #1
   24e1c:	b	24cb0 <__printf_chk@plt+0x20510>
   24e20:	mov	r0, r5
   24e24:	mvn	r1, #0
   24e28:	bl	42320 <__printf_chk@plt+0x3db80>
   24e2c:	movw	r1, #16960	; 0x4240
   24e30:	movt	r1, #15
   24e34:	mov	r5, r0
   24e38:	str	r0, [r6, #40]	; 0x28
   24e3c:	mov	r0, r4
   24e40:	bl	42320 <__printf_chk@plt+0x3db80>
   24e44:	mov	ip, r5
   24e48:	str	r0, [r6, #44]	; 0x2c
   24e4c:	b	24cf0 <__printf_chk@plt+0x20550>
   24e50:	bl	41b8 <__stack_chk_fail@plt>
   24e54:	nop	{0}
   24e58:	andeq	r0, r0, r0
   24e5c:	smlawbmi	lr, r0, r4, r8
   24e60:			; <UNDEFINED> instruction: 0x00051fb0
   24e64:	andeq	r0, r0, r8, lsl #9
   24e68:	push	{r4, r5, lr}
   24e6c:	mov	r5, r0
   24e70:	ldr	r0, [pc, #156]	; 24f14 <__printf_chk@plt+0x20774>
   24e74:	sub	sp, sp, #12
   24e78:	mov	r4, r1
   24e7c:	add	r0, pc, r0
   24e80:	bl	46e0 <getenv@plt>
   24e84:	subs	r3, r0, #0
   24e88:	beq	24ecc <__printf_chk@plt+0x2072c>
   24e8c:	ldr	ip, [pc, #132]	; 24f18 <__printf_chk@plt+0x20778>
   24e90:	mov	r0, r5
   24e94:	str	r3, [sp, #4]
   24e98:	mov	r1, r4
   24e9c:	mvn	r3, #0
   24ea0:	add	ip, pc, ip
   24ea4:	mov	r2, #1
   24ea8:	str	ip, [sp]
   24eac:	bl	4470 <__snprintf_chk@plt>
   24eb0:	cmp	r0, r4
   24eb4:	movcs	r3, #0
   24eb8:	movcc	r3, #1
   24ebc:	cmp	r0, #0
   24ec0:	movle	r3, #0
   24ec4:	cmp	r3, #0
   24ec8:	bne	24ef4 <__printf_chk@plt+0x20754>
   24ecc:	ldr	r2, [pc, #72]	; 24f1c <__printf_chk@plt+0x2077c>
   24ed0:	mov	r1, r4
   24ed4:	mov	r0, r5
   24ed8:	add	r2, pc, r2
   24edc:	bl	3f00 <snprintf@plt>
   24ee0:	cmp	r0, r4
   24ee4:	movcc	r4, #0
   24ee8:	movcs	r4, #1
   24eec:	orrs	r4, r4, r0, lsr #31
   24ef0:	bne	24efc <__printf_chk@plt+0x2075c>
   24ef4:	add	sp, sp, #12
   24ef8:	pop	{r4, r5, pc}
   24efc:	ldr	r1, [pc, #28]	; 24f20 <__printf_chk@plt+0x20780>
   24f00:	ldr	r0, [pc, #28]	; 24f24 <__printf_chk@plt+0x20784>
   24f04:	add	r1, pc, r1
   24f08:	add	r0, pc, r0
   24f0c:	add	r1, r1, #36	; 0x24
   24f10:	bl	1c8d4 <__printf_chk@plt+0x18134>
   24f14:	andeq	r2, r2, r8, lsr #25
   24f18:	andeq	r2, r2, r4, lsr #25
   24f1c:	andeq	r2, r2, r4, asr ip
   24f20:	andeq	r2, r2, r8, lsr r8
   24f24:	andeq	r2, r2, r0, asr ip
   24f28:	ldr	r3, [pc, #196]	; 24ff4 <__printf_chk@plt+0x20854>
   24f2c:	ldr	r2, [pc, #196]	; 24ff8 <__printf_chk@plt+0x20858>
   24f30:	add	r3, pc, r3
   24f34:	push	{r4, r5, r6, r7, lr}
   24f38:	subs	r6, r0, #0
   24f3c:	ldr	r7, [r3, r2]
   24f40:	sub	sp, sp, #12
   24f44:	ldr	r3, [r7]
   24f48:	str	r3, [sp, #4]
   24f4c:	beq	24fe8 <__printf_chk@plt+0x20848>
   24f50:	ldr	r5, [pc, #164]	; 24ffc <__printf_chk@plt+0x2085c>
   24f54:	mov	r4, #0
   24f58:	ldr	r1, [pc, #160]	; 25000 <__printf_chk@plt+0x20860>
   24f5c:	add	r5, pc, r5
   24f60:	add	r1, pc, r1
   24f64:	b	24f78 <__printf_chk@plt+0x207d8>
   24f68:	ldr	r1, [r5, #8]!
   24f6c:	add	r4, r4, #1
   24f70:	cmp	r1, #0
   24f74:	beq	24f9c <__printf_chk@plt+0x207fc>
   24f78:	mov	r0, r6
   24f7c:	bl	3b88 <strcasecmp@plt>
   24f80:	cmp	r0, #0
   24f84:	bne	24f68 <__printf_chk@plt+0x207c8>
   24f88:	ldr	r3, [pc, #116]	; 25004 <__printf_chk@plt+0x20864>
   24f8c:	add	r3, pc, r3
   24f90:	add	r4, r3, r4, lsl #3
   24f94:	ldr	r0, [r4, #4]
   24f98:	b	24fd0 <__printf_chk@plt+0x20830>
   24f9c:	mov	r2, r1
   24fa0:	mov	r0, r6
   24fa4:	mov	r1, sp
   24fa8:	bl	3bd0 <strtol@plt>
   24fac:	ldrb	r3, [r6]
   24fb0:	cmp	r3, #0
   24fb4:	beq	24fe8 <__printf_chk@plt+0x20848>
   24fb8:	ldr	r3, [sp]
   24fbc:	ldrb	r3, [r3]
   24fc0:	cmp	r3, #0
   24fc4:	bne	24fe8 <__printf_chk@plt+0x20848>
   24fc8:	cmp	r0, #256	; 0x100
   24fcc:	mvncs	r0, #0
   24fd0:	ldr	r2, [sp, #4]
   24fd4:	ldr	r3, [r7]
   24fd8:	cmp	r2, r3
   24fdc:	bne	24ff0 <__printf_chk@plt+0x20850>
   24fe0:	add	sp, sp, #12
   24fe4:	pop	{r4, r5, r6, r7, pc}
   24fe8:	mvn	r0, #0
   24fec:	b	24fd0 <__printf_chk@plt+0x20830>
   24ff0:	bl	41b8 <__stack_chk_fail@plt>
   24ff4:	andeq	r1, r5, r4, ror #23
   24ff8:	andeq	r0, r0, r8, lsl #9
   24ffc:	andeq	r1, r5, r8, lsl #9
   25000:	andeq	r2, r2, r8, lsl ip
   25004:	andeq	r1, r5, r8, asr r4
   25008:	cmp	r0, #40	; 0x28
   2500c:	mov	ip, r0
   25010:	push	{r4, lr}
   25014:	sub	sp, sp, #8
   25018:	beq	25080 <__printf_chk@plt+0x208e0>
   2501c:	ldr	r3, [pc, #104]	; 2508c <__printf_chk@plt+0x208ec>
   25020:	add	r3, pc, r3
   25024:	b	25034 <__printf_chk@plt+0x20894>
   25028:	ldr	r2, [r3, #4]
   2502c:	cmp	r2, ip
   25030:	beq	25078 <__printf_chk@plt+0x208d8>
   25034:	ldr	r0, [r3, #8]
   25038:	add	r3, r3, #8
   2503c:	cmp	r0, #0
   25040:	bne	25028 <__printf_chk@plt+0x20888>
   25044:	ldr	r4, [pc, #68]	; 25090 <__printf_chk@plt+0x208f0>
   25048:	mov	r1, #5
   2504c:	ldr	lr, [pc, #64]	; 25094 <__printf_chk@plt+0x208f4>
   25050:	mov	r3, r1
   25054:	add	r4, pc, r4
   25058:	str	ip, [sp, #4]
   2505c:	add	r4, r4, #8
   25060:	add	lr, pc, lr
   25064:	mov	r2, #1
   25068:	str	lr, [sp]
   2506c:	mov	r0, r4
   25070:	bl	4470 <__snprintf_chk@plt>
   25074:	mov	r0, r4
   25078:	add	sp, sp, #8
   2507c:	pop	{r4, pc}
   25080:	ldr	r0, [pc, #16]	; 25098 <__printf_chk@plt+0x208f8>
   25084:	add	r0, pc, r0
   25088:	b	25078 <__printf_chk@plt+0x208d8>
   2508c:	andeq	r1, r5, r4, asr #7
   25090:	andeq	r2, r5, r0, asr #12
   25094:	andeq	r2, r2, r0, lsr #22
   25098:	strdeq	r2, [r2], -r4
   2509c:	push	{r3, r4, r5, lr}
   250a0:	mov	r5, r0
   250a4:	ldrb	r4, [r0]
   250a8:	cmp	r4, #0
   250ac:	popeq	{r3, r4, r5, pc}
   250b0:	bl	46a4 <__ctype_tolower_loc@plt>
   250b4:	sub	r3, r5, #1
   250b8:	ldr	r2, [r0]
   250bc:	ldr	r2, [r2, r4, lsl #2]
   250c0:	strb	r2, [r3, #1]!
   250c4:	ldrb	r4, [r3, #1]
   250c8:	cmp	r4, #0
   250cc:	bne	250b8 <__printf_chk@plt+0x20918>
   250d0:	pop	{r3, r4, r5, pc}
   250d4:	ldr	r3, [pc, #528]	; 252ec <__printf_chk@plt+0x20b4c>
   250d8:	ldr	ip, [pc, #528]	; 252f0 <__printf_chk@plt+0x20b50>
   250dc:	add	r3, pc, r3
   250e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   250e4:	sub	sp, sp, #124	; 0x7c
   250e8:	ldr	r5, [r3, ip]
   250ec:	add	r6, sp, #4
   250f0:	mov	r7, r0
   250f4:	mov	r9, r1
   250f8:	mov	r8, r2
   250fc:	mov	r1, #0
   25100:	ldr	r3, [r5]
   25104:	mov	r2, #110	; 0x6e
   25108:	mov	r0, r6
   2510c:	mov	r4, #1
   25110:	str	r3, [sp, #116]	; 0x74
   25114:	bl	3e70 <memset@plt>
   25118:	mov	r1, r7
   2511c:	add	r0, sp, #6
   25120:	mov	r2, #108	; 0x6c
   25124:	strh	r4, [sp, #4]
   25128:	bl	40c28 <__printf_chk@plt+0x3c488>
   2512c:	cmp	r0, #107	; 0x6b
   25130:	bhi	251d8 <__printf_chk@plt+0x20a38>
   25134:	mov	r0, r4
   25138:	mov	r1, r4
   2513c:	mov	r2, #0
   25140:	bl	41e8 <socket@plt>
   25144:	subs	r4, r0, #0
   25148:	blt	2525c <__printf_chk@plt+0x20abc>
   2514c:	cmp	r8, #1
   25150:	beq	2519c <__printf_chk@plt+0x209fc>
   25154:	mov	r1, r6
   25158:	mov	r0, r4
   2515c:	mov	r2, #110	; 0x6e
   25160:	bl	4104 <bind@plt>
   25164:	cmp	r0, #0
   25168:	blt	25208 <__printf_chk@plt+0x20a68>
   2516c:	mov	r1, r9
   25170:	mov	r0, r4
   25174:	bl	3ef4 <listen@plt>
   25178:	cmp	r0, #0
   2517c:	blt	2528c <__printf_chk@plt+0x20aec>
   25180:	ldr	r2, [sp, #116]	; 0x74
   25184:	mov	r0, r4
   25188:	ldr	r3, [r5]
   2518c:	cmp	r2, r3
   25190:	bne	252e8 <__printf_chk@plt+0x20b48>
   25194:	add	sp, sp, #124	; 0x7c
   25198:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2519c:	mov	r0, r7
   251a0:	bl	4020 <unlink@plt>
   251a4:	cmp	r0, #0
   251a8:	beq	25154 <__printf_chk@plt+0x209b4>
   251ac:	bl	45cc <__errno_location@plt>
   251b0:	ldr	r0, [r0]
   251b4:	cmp	r0, #2
   251b8:	beq	25154 <__printf_chk@plt+0x209b4>
   251bc:	bl	3d38 <strerror@plt>
   251c0:	mov	r1, r7
   251c4:	mov	r2, r0
   251c8:	ldr	r0, [pc, #292]	; 252f4 <__printf_chk@plt+0x20b54>
   251cc:	add	r0, pc, r0
   251d0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   251d4:	b	25154 <__printf_chk@plt+0x209b4>
   251d8:	ldr	r1, [pc, #280]	; 252f8 <__printf_chk@plt+0x20b58>
   251dc:	mov	r2, r7
   251e0:	ldr	r0, [pc, #276]	; 252fc <__printf_chk@plt+0x20b5c>
   251e4:	mvn	r4, #0
   251e8:	add	r1, pc, r1
   251ec:	add	r0, pc, r0
   251f0:	add	r1, r1, #52	; 0x34
   251f4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   251f8:	bl	45cc <__errno_location@plt>
   251fc:	mov	r3, #36	; 0x24
   25200:	str	r3, [r0]
   25204:	b	25180 <__printf_chk@plt+0x209e0>
   25208:	bl	45cc <__errno_location@plt>
   2520c:	ldr	r8, [r0]
   25210:	mov	r6, r0
   25214:	mov	r0, r8
   25218:	bl	3d38 <strerror@plt>
   2521c:	mov	r1, r0
   25220:	ldr	r0, [pc, #216]	; 25300 <__printf_chk@plt+0x20b60>
   25224:	add	r0, pc, r0
   25228:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   2522c:	mov	r0, r4
   25230:	bl	3f24 <close@plt>
   25234:	ldr	r1, [pc, #200]	; 25304 <__printf_chk@plt+0x20b64>
   25238:	ldr	r0, [pc, #200]	; 25308 <__printf_chk@plt+0x20b68>
   2523c:	mov	r2, r7
   25240:	add	r1, pc, r1
   25244:	mvn	r4, #0
   25248:	add	r0, pc, r0
   2524c:	add	r1, r1, #52	; 0x34
   25250:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   25254:	str	r8, [r6]
   25258:	b	25180 <__printf_chk@plt+0x209e0>
   2525c:	bl	45cc <__errno_location@plt>
   25260:	ldr	r6, [r0]
   25264:	mov	r4, r0
   25268:	mov	r0, r6
   2526c:	bl	3d38 <strerror@plt>
   25270:	mov	r1, r0
   25274:	ldr	r0, [pc, #144]	; 2530c <__printf_chk@plt+0x20b6c>
   25278:	add	r0, pc, r0
   2527c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   25280:	str	r6, [r4]
   25284:	mvn	r4, #0
   25288:	b	25180 <__printf_chk@plt+0x209e0>
   2528c:	bl	45cc <__errno_location@plt>
   25290:	ldr	r8, [r0]
   25294:	mov	r6, r0
   25298:	mov	r0, r8
   2529c:	bl	3d38 <strerror@plt>
   252a0:	mov	r1, r0
   252a4:	ldr	r0, [pc, #100]	; 25310 <__printf_chk@plt+0x20b70>
   252a8:	add	r0, pc, r0
   252ac:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   252b0:	mov	r0, r4
   252b4:	bl	3f24 <close@plt>
   252b8:	mov	r0, r7
   252bc:	bl	4020 <unlink@plt>
   252c0:	ldr	r1, [pc, #76]	; 25314 <__printf_chk@plt+0x20b74>
   252c4:	ldr	r0, [pc, #76]	; 25318 <__printf_chk@plt+0x20b78>
   252c8:	mov	r2, r7
   252cc:	add	r1, pc, r1
   252d0:	mvn	r4, #0
   252d4:	add	r0, pc, r0
   252d8:	add	r1, r1, #52	; 0x34
   252dc:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   252e0:	str	r8, [r6]
   252e4:	b	25180 <__printf_chk@plt+0x209e0>
   252e8:	bl	41b8 <__stack_chk_fail@plt>
   252ec:	andeq	r1, r5, r8, lsr sl
   252f0:	andeq	r0, r0, r8, lsl #9
   252f4:	strdeq	r2, [r2], -r8
   252f8:	andeq	r2, r2, r4, asr r5
   252fc:	muleq	r2, ip, r9
   25300:			; <UNDEFINED> instruction: 0x000229b4
   25304:	strdeq	r2, [r2], -ip
   25308:	andeq	r2, r2, r0, lsr #19
   2530c:	andeq	r2, r2, ip, lsr r9
   25310:	andeq	r2, r2, ip, asr r9
   25314:	andeq	r2, r2, r0, ror r4
   25318:	andeq	r2, r2, r0, asr #18
   2531c:	ldr	r3, [pc, #164]	; 253c8 <__printf_chk@plt+0x20c28>
   25320:	mov	r2, r0
   25324:	push	{r4, r5, r6, lr}
   25328:	add	r3, pc, r3
   2532c:	ldr	lr, [pc, #152]	; 253cc <__printf_chk@plt+0x20c2c>
   25330:	sub	sp, sp, #16
   25334:	ldr	r1, [pc, #148]	; 253d0 <__printf_chk@plt+0x20c30>
   25338:	mov	r6, r0
   2533c:	ldr	r0, [pc, #144]	; 253d4 <__printf_chk@plt+0x20c34>
   25340:	add	r4, sp, #16
   25344:	ldr	r5, [r3, lr]
   25348:	add	r1, pc, r1
   2534c:	add	r0, pc, r0
   25350:	add	r1, r1, #68	; 0x44
   25354:	mov	ip, #1
   25358:	str	ip, [r4, #-8]!
   2535c:	ldr	r3, [r5]
   25360:	str	r3, [sp, #12]
   25364:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   25368:	mov	r2, #4
   2536c:	mov	r3, r4
   25370:	str	r2, [sp]
   25374:	mov	r0, r6
   25378:	mov	r1, #41	; 0x29
   2537c:	mov	r2, #26
   25380:	bl	42f0 <setsockopt@plt>
   25384:	cmn	r0, #1
   25388:	beq	253a4 <__printf_chk@plt+0x20c04>
   2538c:	ldr	r2, [sp, #12]
   25390:	ldr	r3, [r5]
   25394:	cmp	r2, r3
   25398:	bne	253c4 <__printf_chk@plt+0x20c24>
   2539c:	add	sp, sp, #16
   253a0:	pop	{r4, r5, r6, pc}
   253a4:	bl	45cc <__errno_location@plt>
   253a8:	ldr	r0, [r0]
   253ac:	bl	3d38 <strerror@plt>
   253b0:	mov	r1, r0
   253b4:	ldr	r0, [pc, #28]	; 253d8 <__printf_chk@plt+0x20c38>
   253b8:	add	r0, pc, r0
   253bc:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   253c0:	b	2538c <__printf_chk@plt+0x20bec>
   253c4:	bl	41b8 <__stack_chk_fail@plt>
   253c8:	andeq	r1, r5, ip, ror #15
   253cc:	andeq	r0, r0, r8, lsl #9
   253d0:	strdeq	r2, [r2], -r4
   253d4:	andeq	r2, r2, r8, ror #17
   253d8:	muleq	r2, ip, r8
   253dc:	push	{r3, r4, r5, lr}
   253e0:	mov	r5, r0
   253e4:	mov	r4, r1
   253e8:	ldr	r0, [r0]
   253ec:	ldr	r1, [r1]
   253f0:	bl	23158 <__printf_chk@plt+0x1e9b8>
   253f4:	cmp	r0, #0
   253f8:	popeq	{r3, r4, r5, pc}
   253fc:	ldr	r2, [r5, #4]
   25400:	ldr	r3, [r4, #4]
   25404:	cmp	r2, r3
   25408:	beq	25414 <__printf_chk@plt+0x20c74>
   2540c:	mov	r0, #0
   25410:	pop	{r3, r4, r5, pc}
   25414:	ldr	r0, [r5, #8]
   25418:	ldr	r1, [r4, #8]
   2541c:	bl	23158 <__printf_chk@plt+0x1e9b8>
   25420:	cmp	r0, #0
   25424:	popeq	{r3, r4, r5, pc}
   25428:	ldr	r0, [r5, #12]
   2542c:	ldr	r1, [r4, #12]
   25430:	bl	23158 <__printf_chk@plt+0x1e9b8>
   25434:	cmp	r0, #0
   25438:	popeq	{r3, r4, r5, pc}
   2543c:	ldr	r2, [r5, #16]
   25440:	ldr	r3, [r4, #16]
   25444:	cmp	r2, r3
   25448:	bne	2540c <__printf_chk@plt+0x20c6c>
   2544c:	ldr	r0, [r5, #20]
   25450:	ldr	r1, [r4, #20]
   25454:	bl	23158 <__printf_chk@plt+0x1e9b8>
   25458:	adds	r0, r0, #0
   2545c:	movne	r0, #1
   25460:	pop	{r3, r4, r5, pc}
   25464:	cmp	r1, #0
   25468:	cmpne	r0, #1024	; 0x400
   2546c:	movge	r0, #0
   25470:	movlt	r0, #1
   25474:	eor	r0, r0, #1
   25478:	bx	lr
   2547c:	ldr	r0, [pc, #104]	; 254ec <__printf_chk@plt+0x20d4c>
   25480:	mov	r1, #256	; 0x100
   25484:	push	{r3, r4, r5, lr}
   25488:	add	r0, pc, r0
   2548c:	bl	40c8 <open64@plt>
   25490:	cmp	r0, #0
   25494:	blt	254a8 <__printf_chk@plt+0x20d08>
   25498:	bl	3f24 <close@plt>
   2549c:	mov	r4, #0
   254a0:	mov	r0, r4
   254a4:	pop	{r3, r4, r5, pc}
   254a8:	bl	3ca8 <getppid@plt>
   254ac:	cmp	r0, #1
   254b0:	mov	r4, r0
   254b4:	beq	254c4 <__printf_chk@plt+0x20d24>
   254b8:	mov	r4, #0
   254bc:	mov	r0, r4
   254c0:	pop	{r3, r4, r5, pc}
   254c4:	mov	r0, #0
   254c8:	bl	3bac <getsid@plt>
   254cc:	mov	r5, r0
   254d0:	bl	3ad4 <getpid@plt>
   254d4:	cmp	r5, r0
   254d8:	bne	254b8 <__printf_chk@plt+0x20d18>
   254dc:	ldr	r0, [pc, #12]	; 254f0 <__printf_chk@plt+0x20d50>
   254e0:	add	r0, pc, r0
   254e4:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   254e8:	b	254a0 <__printf_chk@plt+0x20d00>
   254ec:	andeq	r1, r2, r8, lsr #25
   254f0:	muleq	r2, r0, r7
   254f4:	ldr	ip, [pc, #676]	; 257a0 <__printf_chk@plt+0x21000>
   254f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   254fc:	add	ip, pc, ip
   25500:	ldr	lr, [pc, #668]	; 257a4 <__printf_chk@plt+0x21004>
   25504:	mov	sl, r3
   25508:	sub	sp, sp, #132	; 0x84
   2550c:	mov	r4, r0
   25510:	mov	r0, #2
   25514:	mov	r6, r1
   25518:	ldr	r5, [ip, lr]
   2551c:	mov	r7, r2
   25520:	ldr	r3, [r5]
   25524:	str	r3, [sp, #124]	; 0x7c
   25528:	bl	28b38 <__printf_chk@plt+0x24398>
   2552c:	cmp	r7, #0
   25530:	movne	r3, #0
   25534:	strne	r3, [r7]
   25538:	cmp	r6, #0
   2553c:	mov	r9, r0
   25540:	movne	r3, #0
   25544:	strne	r3, [r6]
   25548:	cmp	r4, #0
   2554c:	beq	2565c <__printf_chk@plt+0x20ebc>
   25550:	ldr	r3, [r4, #12]
   25554:	cmp	r3, #0
   25558:	beq	2565c <__printf_chk@plt+0x20ebc>
   2555c:	ldr	r0, [r4]
   25560:	bl	e520 <__printf_chk@plt+0x9d80>
   25564:	cmp	r0, #2
   25568:	bne	2565c <__printf_chk@plt+0x20ebc>
   2556c:	cmp	r9, #0
   25570:	beq	25664 <__printf_chk@plt+0x20ec4>
   25574:	add	r8, sp, #60	; 0x3c
   25578:	mov	r1, sl
   2557c:	mov	ip, #64	; 0x40
   25580:	ldr	r2, [sp, #168]	; 0xa8
   25584:	mov	r3, r8
   25588:	str	ip, [sp]
   2558c:	bl	28d9c <__printf_chk@plt+0x245fc>
   25590:	subs	sl, r0, #0
   25594:	beq	255cc <__printf_chk@plt+0x20e2c>
   25598:	mov	r0, r8
   2559c:	mov	r1, #64	; 0x40
   255a0:	bl	4160c <__printf_chk@plt+0x3ce6c>
   255a4:	mov	r4, #0
   255a8:	mov	r0, r4
   255ac:	bl	c9c0 <__printf_chk@plt+0x8220>
   255b0:	mov	r0, sl
   255b4:	ldr	r2, [sp, #124]	; 0x7c
   255b8:	ldr	r3, [r5]
   255bc:	cmp	r2, r3
   255c0:	bne	2579c <__printf_chk@plt+0x20ffc>
   255c4:	add	sp, sp, #132	; 0x84
   255c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   255cc:	mov	r1, r9
   255d0:	ldr	r2, [r4, #12]
   255d4:	mov	r0, r8
   255d8:	bl	3ab0 <DSA_do_sign@plt>
   255dc:	subs	r9, r0, #0
   255e0:	beq	25654 <__printf_chk@plt+0x20eb4>
   255e4:	ldr	r0, [r9]
   255e8:	bl	43e0 <BN_num_bits@plt>
   255ec:	mov	r1, #7
   255f0:	bl	42320 <__printf_chk@plt+0x3db80>
   255f4:	mov	r3, r0
   255f8:	add	r4, r0, #7
   255fc:	cmp	r3, #0
   25600:	ldr	r0, [r9, #4]
   25604:	movlt	r3, r4
   25608:	asr	r4, r3, #3
   2560c:	bl	43e0 <BN_num_bits@plt>
   25610:	mov	r1, #7
   25614:	bl	42320 <__printf_chk@plt+0x3db80>
   25618:	add	r3, r0, #7
   2561c:	cmp	r0, #0
   25620:	movlt	r0, r3
   25624:	asr	r3, r0, #3
   25628:	cmp	r4, #20
   2562c:	cmpls	r3, #20
   25630:	mvnhi	sl, #0
   25634:	movhi	r4, #0
   25638:	bls	2566c <__printf_chk@plt+0x20ecc>
   2563c:	mov	r0, r8
   25640:	mov	r1, #64	; 0x40
   25644:	bl	4160c <__printf_chk@plt+0x3ce6c>
   25648:	mov	r0, r9
   2564c:	bl	3eb8 <DSA_SIG_free@plt>
   25650:	b	255a8 <__printf_chk@plt+0x20e08>
   25654:	mvn	sl, #21
   25658:	b	25598 <__printf_chk@plt+0x20df8>
   2565c:	mvn	r0, #9
   25660:	b	255b4 <__printf_chk@plt+0x20e14>
   25664:	mvn	r0, #0
   25668:	b	255b4 <__printf_chk@plt+0x20e14>
   2566c:	add	fp, sp, #20
   25670:	mov	r1, #40	; 0x28
   25674:	str	r3, [sp, #12]
   25678:	mov	r0, fp
   2567c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   25680:	rsb	r1, r4, #20
   25684:	add	r1, fp, r1
   25688:	ldr	r0, [r9]
   2568c:	bl	3cb4 <BN_bn2bin@plt>
   25690:	ldr	r3, [sp, #12]
   25694:	ldr	r0, [r9, #4]
   25698:	rsb	r1, r3, #40	; 0x28
   2569c:	add	r1, fp, r1
   256a0:	bl	3cb4 <BN_bn2bin@plt>
   256a4:	ldr	r3, [sp, #172]	; 0xac
   256a8:	tst	r3, #1
   256ac:	beq	25700 <__printf_chk@plt+0x20f60>
   256b0:	cmp	r6, #0
   256b4:	beq	256e8 <__printf_chk@plt+0x20f48>
   256b8:	mov	r0, #40	; 0x28
   256bc:	bl	4440 <malloc@plt>
   256c0:	cmp	r0, #0
   256c4:	str	r0, [r6]
   256c8:	beq	25790 <__printf_chk@plt+0x20ff0>
   256cc:	mov	ip, r0
   256d0:	ldm	fp!, {r0, r1, r2, r3}
   256d4:	stmia	ip!, {r0, r1, r2, r3}
   256d8:	ldm	fp!, {r0, r1, r2, r3}
   256dc:	stmia	ip!, {r0, r1, r2, r3}
   256e0:	ldm	fp, {r0, r1}
   256e4:	stm	ip, {r0, r1}
   256e8:	cmp	r7, #0
   256ec:	moveq	r4, r7
   256f0:	movne	r3, #40	; 0x28
   256f4:	movne	r4, #0
   256f8:	strne	r3, [r7]
   256fc:	b	2563c <__printf_chk@plt+0x20e9c>
   25700:	bl	c728 <__printf_chk@plt+0x7f88>
   25704:	subs	r4, r0, #0
   25708:	beq	25790 <__printf_chk@plt+0x20ff0>
   2570c:	ldr	r1, [pc, #148]	; 257a8 <__printf_chk@plt+0x21008>
   25710:	add	r1, pc, r1
   25714:	bl	156dc <__printf_chk@plt+0x10f3c>
   25718:	subs	sl, r0, #0
   2571c:	bne	2563c <__printf_chk@plt+0x20e9c>
   25720:	mov	r1, fp
   25724:	mov	r0, r4
   25728:	mov	r2, #40	; 0x28
   2572c:	bl	15618 <__printf_chk@plt+0x10e78>
   25730:	subs	sl, r0, #0
   25734:	bne	2563c <__printf_chk@plt+0x20e9c>
   25738:	mov	r0, r4
   2573c:	bl	cfb0 <__printf_chk@plt+0x8810>
   25740:	cmp	r6, #0
   25744:	mov	fp, r0
   25748:	beq	25784 <__printf_chk@plt+0x20fe4>
   2574c:	bl	4440 <malloc@plt>
   25750:	cmp	r0, #0
   25754:	mov	r3, r0
   25758:	str	r0, [r6]
   2575c:	mvneq	sl, #1
   25760:	beq	2563c <__printf_chk@plt+0x20e9c>
   25764:	mov	r0, r4
   25768:	str	r3, [sp, #12]
   2576c:	bl	d150 <__printf_chk@plt+0x89b0>
   25770:	ldr	r3, [sp, #12]
   25774:	mov	r2, fp
   25778:	mov	r1, r0
   2577c:	mov	r0, r3
   25780:	bl	43f8 <memcpy@plt>
   25784:	cmp	r7, #0
   25788:	strne	fp, [r7]
   2578c:	b	2563c <__printf_chk@plt+0x20e9c>
   25790:	mvn	sl, #1
   25794:	mov	r4, #0
   25798:	b	2563c <__printf_chk@plt+0x20e9c>
   2579c:	bl	41b8 <__stack_chk_fail@plt>
   257a0:	andeq	r1, r5, r8, lsl r6
   257a4:	andeq	r0, r0, r8, lsl #9
   257a8:	andeq	r0, r2, r8, ror #11
   257ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   257b0:	mov	r9, r3
   257b4:	ldr	lr, [pc, #668]	; 25a58 <__printf_chk@plt+0x212b8>
   257b8:	sub	sp, sp, #92	; 0x5c
   257bc:	ldr	ip, [pc, #664]	; 25a5c <__printf_chk@plt+0x212bc>
   257c0:	mov	r5, r0
   257c4:	add	lr, pc, lr
   257c8:	mov	r0, #2
   257cc:	mov	r8, #0
   257d0:	mov	r6, r1
   257d4:	ldr	r7, [lr, ip]
   257d8:	mov	r4, r2
   257dc:	str	r8, [sp, #8]
   257e0:	mov	r2, lr
   257e4:	ldr	r3, [r7]
   257e8:	str	r3, [sp, #84]	; 0x54
   257ec:	bl	28b38 <__printf_chk@plt+0x24398>
   257f0:	cmp	r5, r8
   257f4:	str	r8, [sp, #16]
   257f8:	mov	sl, r0
   257fc:	beq	25998 <__printf_chk@plt+0x211f8>
   25800:	ldr	r3, [r5, #12]
   25804:	cmp	r3, #0
   25808:	beq	25998 <__printf_chk@plt+0x211f8>
   2580c:	ldr	r0, [r5]
   25810:	bl	e520 <__printf_chk@plt+0x9d80>
   25814:	cmp	r0, #2
   25818:	bne	25998 <__printf_chk@plt+0x211f8>
   2581c:	cmp	r4, #0
   25820:	cmpne	r6, #0
   25824:	movne	r8, #0
   25828:	moveq	r8, #1
   2582c:	beq	25998 <__printf_chk@plt+0x211f8>
   25830:	cmp	sl, #0
   25834:	beq	259f4 <__printf_chk@plt+0x21254>
   25838:	ldr	r3, [sp, #132]	; 0x84
   2583c:	ands	fp, r3, #1
   25840:	bne	258c8 <__printf_chk@plt+0x21128>
   25844:	mov	r0, r6
   25848:	mov	r1, r4
   2584c:	bl	c798 <__printf_chk@plt+0x7ff8>
   25850:	subs	r6, r0, #0
   25854:	beq	25a08 <__printf_chk@plt+0x21268>
   25858:	mov	r2, fp
   2585c:	add	r1, sp, #16
   25860:	bl	1501c <__printf_chk@plt+0x1087c>
   25864:	cmp	r0, #0
   25868:	beq	259a0 <__printf_chk@plt+0x21200>
   2586c:	mvn	r4, #3
   25870:	add	r0, sp, #20
   25874:	mov	r1, #64	; 0x40
   25878:	bl	4160c <__printf_chk@plt+0x3ce6c>
   2587c:	mov	r0, r6
   25880:	bl	c9c0 <__printf_chk@plt+0x8220>
   25884:	ldr	r0, [sp, #16]
   25888:	bl	3bdc <free@plt>
   2588c:	ldr	r0, [sp, #8]
   25890:	cmp	r0, #0
   25894:	moveq	r0, r4
   25898:	beq	258b0 <__printf_chk@plt+0x21110>
   2589c:	ldr	r1, [sp, #12]
   258a0:	bl	4160c <__printf_chk@plt+0x3ce6c>
   258a4:	ldr	r0, [sp, #8]
   258a8:	bl	3bdc <free@plt>
   258ac:	mov	r0, r4
   258b0:	ldr	r2, [sp, #84]	; 0x54
   258b4:	ldr	r3, [r7]
   258b8:	cmp	r2, r3
   258bc:	bne	25a54 <__printf_chk@plt+0x212b4>
   258c0:	add	sp, sp, #92	; 0x5c
   258c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   258c8:	mov	r0, r4
   258cc:	bl	4440 <malloc@plt>
   258d0:	cmp	r0, #0
   258d4:	str	r0, [sp, #8]
   258d8:	beq	25a08 <__printf_chk@plt+0x21268>
   258dc:	mov	r1, r6
   258e0:	mov	r2, r4
   258e4:	mov	r6, r8
   258e8:	bl	43f8 <memcpy@plt>
   258ec:	str	r4, [sp, #12]
   258f0:	cmp	r4, #40	; 0x28
   258f4:	bne	2586c <__printf_chk@plt+0x210cc>
   258f8:	bl	44f4 <DSA_SIG_new@plt>
   258fc:	subs	r8, r0, #0
   25900:	beq	259ec <__printf_chk@plt+0x2124c>
   25904:	bl	4740 <BN_new@plt>
   25908:	cmp	r0, #0
   2590c:	str	r0, [r8]
   25910:	beq	259fc <__printf_chk@plt+0x2125c>
   25914:	bl	4740 <BN_new@plt>
   25918:	cmp	r0, #0
   2591c:	str	r0, [r8, #4]
   25920:	beq	259fc <__printf_chk@plt+0x2125c>
   25924:	ldr	r0, [sp, #8]
   25928:	mov	r1, #20
   2592c:	ldr	r2, [r8]
   25930:	bl	4170 <BN_bin2bn@plt>
   25934:	cmp	r0, #0
   25938:	beq	25a10 <__printf_chk@plt+0x21270>
   2593c:	ldr	r0, [sp, #8]
   25940:	mov	r1, #20
   25944:	ldr	r2, [r8, #4]
   25948:	add	r0, r0, r1
   2594c:	bl	4170 <BN_bin2bn@plt>
   25950:	cmp	r0, #0
   25954:	beq	25a10 <__printf_chk@plt+0x21270>
   25958:	add	fp, sp, #20
   2595c:	mov	r2, #64	; 0x40
   25960:	mov	r1, r9
   25964:	str	r2, [sp]
   25968:	mov	r0, #2
   2596c:	mov	r3, fp
   25970:	ldr	r2, [sp, #128]	; 0x80
   25974:	bl	28d9c <__printf_chk@plt+0x245fc>
   25978:	subs	r4, r0, #0
   2597c:	beq	25a24 <__printf_chk@plt+0x21284>
   25980:	mov	r0, fp
   25984:	mov	r1, #64	; 0x40
   25988:	bl	4160c <__printf_chk@plt+0x3ce6c>
   2598c:	mov	r0, r8
   25990:	bl	3eb8 <DSA_SIG_free@plt>
   25994:	b	2587c <__printf_chk@plt+0x210dc>
   25998:	mvn	r0, #9
   2599c:	b	258b0 <__printf_chk@plt+0x21110>
   259a0:	mov	r0, r6
   259a4:	add	r1, sp, #8
   259a8:	add	r2, sp, #12
   259ac:	bl	14f3c <__printf_chk@plt+0x1079c>
   259b0:	cmp	r0, #0
   259b4:	bne	2586c <__printf_chk@plt+0x210cc>
   259b8:	ldr	r0, [pc, #160]	; 25a60 <__printf_chk@plt+0x212c0>
   259bc:	ldr	r1, [sp, #16]
   259c0:	add	r0, pc, r0
   259c4:	bl	4590 <strcmp@plt>
   259c8:	cmp	r0, #0
   259cc:	mvnne	r4, #12
   259d0:	bne	25870 <__printf_chk@plt+0x210d0>
   259d4:	mov	r0, r6
   259d8:	bl	cfb0 <__printf_chk@plt+0x8810>
   259dc:	cmp	r0, #0
   259e0:	bne	25a1c <__printf_chk@plt+0x2127c>
   259e4:	ldr	r4, [sp, #12]
   259e8:	b	258f0 <__printf_chk@plt+0x21150>
   259ec:	mvn	r4, #1
   259f0:	b	25870 <__printf_chk@plt+0x210d0>
   259f4:	mvn	r0, #0
   259f8:	b	258b0 <__printf_chk@plt+0x21110>
   259fc:	mvn	r4, #1
   25a00:	add	fp, sp, #20
   25a04:	b	25980 <__printf_chk@plt+0x211e0>
   25a08:	mvn	r0, #1
   25a0c:	b	258b0 <__printf_chk@plt+0x21110>
   25a10:	mvn	r4, #21
   25a14:	add	fp, sp, #20
   25a18:	b	25980 <__printf_chk@plt+0x211e0>
   25a1c:	mvn	r4, #22
   25a20:	b	25870 <__printf_chk@plt+0x210d0>
   25a24:	mov	r1, sl
   25a28:	ldr	r3, [r5, #12]
   25a2c:	mov	r0, fp
   25a30:	mov	r2, r8
   25a34:	bl	477c <DSA_do_verify@plt>
   25a38:	cmp	r0, #0
   25a3c:	mvneq	r4, #20
   25a40:	beq	25980 <__printf_chk@plt+0x211e0>
   25a44:	cmp	r0, #1
   25a48:	moveq	r4, #0
   25a4c:	mvnne	r4, #21
   25a50:	b	25980 <__printf_chk@plt+0x211e0>
   25a54:	bl	41b8 <__stack_chk_fail@plt>
   25a58:	andeq	r1, r5, r0, asr r3
   25a5c:	andeq	r0, r0, r8, lsl #9
   25a60:	andeq	r0, r2, r8, lsr r3
   25a64:	ldr	ip, [pc, #560]	; 25c9c <__printf_chk@plt+0x214fc>
   25a68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25a6c:	subs	r9, r2, #0
   25a70:	ldr	r2, [pc, #552]	; 25ca0 <__printf_chk@plt+0x21500>
   25a74:	add	ip, pc, ip
   25a78:	mov	sl, r3
   25a7c:	sub	sp, sp, #92	; 0x5c
   25a80:	mov	r4, r0
   25a84:	mov	r6, r1
   25a88:	ldr	r5, [ip, r2]
   25a8c:	mov	r0, ip
   25a90:	ldr	r3, [r5]
   25a94:	str	r3, [sp, #84]	; 0x54
   25a98:	movne	r3, #0
   25a9c:	strne	r3, [r9]
   25aa0:	cmp	r1, #0
   25aa4:	movne	r3, #0
   25aa8:	strne	r3, [r1]
   25aac:	cmp	r4, #0
   25ab0:	beq	25b50 <__printf_chk@plt+0x213b0>
   25ab4:	ldr	r3, [r4, #20]
   25ab8:	cmp	r3, #0
   25abc:	beq	25b50 <__printf_chk@plt+0x213b0>
   25ac0:	ldr	r0, [r4]
   25ac4:	bl	e520 <__printf_chk@plt+0x9d80>
   25ac8:	cmp	r0, #3
   25acc:	bne	25b50 <__printf_chk@plt+0x213b0>
   25ad0:	ldr	r0, [r4, #16]
   25ad4:	bl	e694 <__printf_chk@plt+0x9ef4>
   25ad8:	cmn	r0, #1
   25adc:	mov	r7, r0
   25ae0:	beq	25bd0 <__printf_chk@plt+0x21430>
   25ae4:	bl	28b38 <__printf_chk@plt+0x24398>
   25ae8:	subs	fp, r0, #0
   25aec:	beq	25bd0 <__printf_chk@plt+0x21430>
   25af0:	add	r8, sp, #20
   25af4:	mov	r0, r7
   25af8:	mov	r2, #64	; 0x40
   25afc:	mov	r1, sl
   25b00:	str	r2, [sp]
   25b04:	mov	r3, r8
   25b08:	ldr	r2, [sp, #128]	; 0x80
   25b0c:	bl	28d9c <__printf_chk@plt+0x245fc>
   25b10:	subs	r7, r0, #0
   25b14:	beq	25b58 <__printf_chk@plt+0x213b8>
   25b18:	mov	r1, #64	; 0x40
   25b1c:	mov	r0, r8
   25b20:	bl	4160c <__printf_chk@plt+0x3ce6c>
   25b24:	mov	r0, #0
   25b28:	bl	c9c0 <__printf_chk@plt+0x8220>
   25b2c:	mov	r0, #0
   25b30:	bl	c9c0 <__printf_chk@plt+0x8220>
   25b34:	mov	r0, r7
   25b38:	ldr	r2, [sp, #84]	; 0x54
   25b3c:	ldr	r3, [r5]
   25b40:	cmp	r2, r3
   25b44:	bne	25c98 <__printf_chk@plt+0x214f8>
   25b48:	add	sp, sp, #92	; 0x5c
   25b4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b50:	mvn	r0, #9
   25b54:	b	25b38 <__printf_chk@plt+0x21398>
   25b58:	mov	r1, fp
   25b5c:	mov	r0, r8
   25b60:	ldr	r2, [r4, #20]
   25b64:	bl	3e04 <ECDSA_do_sign@plt>
   25b68:	subs	r7, r0, #0
   25b6c:	beq	25bd8 <__printf_chk@plt+0x21438>
   25b70:	bl	c728 <__printf_chk@plt+0x7f88>
   25b74:	subs	sl, r0, #0
   25b78:	beq	25c84 <__printf_chk@plt+0x214e4>
   25b7c:	bl	c728 <__printf_chk@plt+0x7f88>
   25b80:	subs	fp, r0, #0
   25b84:	beq	25c90 <__printf_chk@plt+0x214f0>
   25b88:	mov	r0, sl
   25b8c:	ldr	r1, [r7]
   25b90:	bl	162a4 <__printf_chk@plt+0x11b04>
   25b94:	subs	r3, r0, #0
   25b98:	beq	25be0 <__printf_chk@plt+0x21440>
   25b9c:	mov	r1, #64	; 0x40
   25ba0:	mov	r0, r8
   25ba4:	str	r3, [sp, #8]
   25ba8:	bl	4160c <__printf_chk@plt+0x3ce6c>
   25bac:	mov	r0, fp
   25bb0:	bl	c9c0 <__printf_chk@plt+0x8220>
   25bb4:	mov	r0, sl
   25bb8:	bl	c9c0 <__printf_chk@plt+0x8220>
   25bbc:	mov	r0, r7
   25bc0:	bl	3e40 <ECDSA_SIG_free@plt>
   25bc4:	ldr	r3, [sp, #8]
   25bc8:	mov	r0, r3
   25bcc:	b	25b38 <__printf_chk@plt+0x21398>
   25bd0:	mvn	r0, #0
   25bd4:	b	25b38 <__printf_chk@plt+0x21398>
   25bd8:	mvn	r7, #21
   25bdc:	b	25b18 <__printf_chk@plt+0x21378>
   25be0:	mov	r0, sl
   25be4:	ldr	r1, [r7, #4]
   25be8:	bl	162a4 <__printf_chk@plt+0x11b04>
   25bec:	subs	r3, r0, #0
   25bf0:	bne	25b9c <__printf_chk@plt+0x213fc>
   25bf4:	mov	r0, r4
   25bf8:	bl	e008 <__printf_chk@plt+0x9868>
   25bfc:	mov	r1, r0
   25c00:	mov	r0, fp
   25c04:	bl	156dc <__printf_chk@plt+0x10f3c>
   25c08:	subs	r3, r0, #0
   25c0c:	bne	25b9c <__printf_chk@plt+0x213fc>
   25c10:	mov	r0, fp
   25c14:	mov	r1, sl
   25c18:	bl	1571c <__printf_chk@plt+0x10f7c>
   25c1c:	subs	r3, r0, #0
   25c20:	bne	25b9c <__printf_chk@plt+0x213fc>
   25c24:	mov	r0, fp
   25c28:	str	r3, [sp, #8]
   25c2c:	bl	cfb0 <__printf_chk@plt+0x8810>
   25c30:	cmp	r6, #0
   25c34:	ldr	r3, [sp, #8]
   25c38:	mov	r4, r0
   25c3c:	beq	25c78 <__printf_chk@plt+0x214d8>
   25c40:	bl	4440 <malloc@plt>
   25c44:	cmp	r0, #0
   25c48:	mov	r2, r0
   25c4c:	str	r0, [r6]
   25c50:	beq	25c90 <__printf_chk@plt+0x214f0>
   25c54:	mov	r0, fp
   25c58:	str	r2, [sp, #12]
   25c5c:	bl	d150 <__printf_chk@plt+0x89b0>
   25c60:	ldr	r2, [sp, #12]
   25c64:	mov	r1, r0
   25c68:	mov	r0, r2
   25c6c:	mov	r2, r4
   25c70:	bl	43f8 <memcpy@plt>
   25c74:	ldr	r3, [sp, #8]
   25c78:	cmp	r9, #0
   25c7c:	strne	r4, [r9]
   25c80:	b	25b9c <__printf_chk@plt+0x213fc>
   25c84:	mvn	r3, #1
   25c88:	mov	fp, sl
   25c8c:	b	25b9c <__printf_chk@plt+0x213fc>
   25c90:	mvn	r3, #1
   25c94:	b	25b9c <__printf_chk@plt+0x213fc>
   25c98:	bl	41b8 <__stack_chk_fail@plt>
   25c9c:	andeq	r1, r5, r0, lsr #1
   25ca0:	andeq	r0, r0, r8, lsl #9
   25ca4:	ldr	ip, [pc, #576]	; 25eec <__printf_chk@plt+0x2174c>
   25ca8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25cac:	add	ip, pc, ip
   25cb0:	ldr	r7, [pc, #568]	; 25ef0 <__printf_chk@plt+0x21750>
   25cb4:	mov	r8, r3
   25cb8:	sub	sp, sp, #100	; 0x64
   25cbc:	subs	r4, r0, #0
   25cc0:	mov	r5, r2
   25cc4:	mov	r0, ip
   25cc8:	ldr	r7, [ip, r7]
   25ccc:	mov	r2, #0
   25cd0:	mov	r6, r1
   25cd4:	str	r2, [sp, #20]
   25cd8:	str	r2, [sp, #24]
   25cdc:	ldr	r3, [r7]
   25ce0:	str	r3, [sp, #92]	; 0x5c
   25ce4:	beq	25da4 <__printf_chk@plt+0x21604>
   25ce8:	ldr	r3, [r4, #20]
   25cec:	cmp	r3, #0
   25cf0:	beq	25da4 <__printf_chk@plt+0x21604>
   25cf4:	ldr	r0, [r4]
   25cf8:	bl	e520 <__printf_chk@plt+0x9d80>
   25cfc:	cmp	r0, #3
   25d00:	bne	25da4 <__printf_chk@plt+0x21604>
   25d04:	cmp	r5, #0
   25d08:	cmpne	r6, #0
   25d0c:	movne	sl, #0
   25d10:	moveq	sl, #1
   25d14:	beq	25da4 <__printf_chk@plt+0x21604>
   25d18:	ldr	r0, [r4, #16]
   25d1c:	bl	e694 <__printf_chk@plt+0x9ef4>
   25d20:	cmn	r0, #1
   25d24:	mov	r9, r0
   25d28:	beq	25e40 <__printf_chk@plt+0x216a0>
   25d2c:	bl	28b38 <__printf_chk@plt+0x24398>
   25d30:	subs	fp, r0, #0
   25d34:	beq	25e40 <__printf_chk@plt+0x216a0>
   25d38:	mov	r1, r5
   25d3c:	mov	r0, r6
   25d40:	bl	c798 <__printf_chk@plt+0x7ff8>
   25d44:	subs	r5, r0, #0
   25d48:	beq	25e48 <__printf_chk@plt+0x216a8>
   25d4c:	mov	r2, sl
   25d50:	add	r1, sp, #24
   25d54:	bl	1501c <__printf_chk@plt+0x1087c>
   25d58:	cmp	r0, #0
   25d5c:	beq	25dac <__printf_chk@plt+0x2160c>
   25d60:	mvn	r6, #3
   25d64:	add	r0, sp, #28
   25d68:	mov	r1, #64	; 0x40
   25d6c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   25d70:	ldr	r0, [sp, #20]
   25d74:	bl	c9c0 <__printf_chk@plt+0x8220>
   25d78:	mov	r0, r5
   25d7c:	bl	c9c0 <__printf_chk@plt+0x8220>
   25d80:	ldr	r0, [sp, #24]
   25d84:	bl	3bdc <free@plt>
   25d88:	mov	r0, r6
   25d8c:	ldr	r2, [sp, #92]	; 0x5c
   25d90:	ldr	r3, [r7]
   25d94:	cmp	r2, r3
   25d98:	bne	25ee8 <__printf_chk@plt+0x21748>
   25d9c:	add	sp, sp, #100	; 0x64
   25da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25da4:	mvn	r0, #9
   25da8:	b	25d8c <__printf_chk@plt+0x215ec>
   25dac:	mov	r0, r5
   25db0:	add	r1, sp, #20
   25db4:	bl	15750 <__printf_chk@plt+0x10fb0>
   25db8:	cmp	r0, #0
   25dbc:	bne	25d60 <__printf_chk@plt+0x215c0>
   25dc0:	mov	r0, r4
   25dc4:	bl	e008 <__printf_chk@plt+0x9868>
   25dc8:	ldr	r1, [sp, #24]
   25dcc:	bl	4590 <strcmp@plt>
   25dd0:	cmp	r0, #0
   25dd4:	mvnne	r6, #12
   25dd8:	bne	25d64 <__printf_chk@plt+0x215c4>
   25ddc:	mov	r0, r5
   25de0:	bl	cfb0 <__printf_chk@plt+0x8810>
   25de4:	cmp	r0, #0
   25de8:	mvnne	r6, #22
   25dec:	bne	25d64 <__printf_chk@plt+0x215c4>
   25df0:	bl	3f48 <ECDSA_SIG_new@plt>
   25df4:	subs	sl, r0, #0
   25df8:	beq	25e50 <__printf_chk@plt+0x216b0>
   25dfc:	ldr	r0, [sp, #20]
   25e00:	ldr	r1, [sl]
   25e04:	bl	15fdc <__printf_chk@plt+0x1183c>
   25e08:	cmp	r0, #0
   25e0c:	beq	25e58 <__printf_chk@plt+0x216b8>
   25e10:	add	ip, sp, #28
   25e14:	mvn	r6, #3
   25e18:	mov	r0, ip
   25e1c:	mov	r1, #64	; 0x40
   25e20:	bl	4160c <__printf_chk@plt+0x3ce6c>
   25e24:	ldr	r0, [sp, #20]
   25e28:	bl	c9c0 <__printf_chk@plt+0x8220>
   25e2c:	mov	r0, r5
   25e30:	bl	c9c0 <__printf_chk@plt+0x8220>
   25e34:	mov	r0, sl
   25e38:	bl	3e40 <ECDSA_SIG_free@plt>
   25e3c:	b	25d80 <__printf_chk@plt+0x215e0>
   25e40:	mvn	r0, #0
   25e44:	b	25d8c <__printf_chk@plt+0x215ec>
   25e48:	mvn	r0, #1
   25e4c:	b	25d8c <__printf_chk@plt+0x215ec>
   25e50:	mvn	r6, #1
   25e54:	b	25d64 <__printf_chk@plt+0x215c4>
   25e58:	ldr	r0, [sp, #20]
   25e5c:	ldr	r1, [sl, #4]
   25e60:	bl	15fdc <__printf_chk@plt+0x1183c>
   25e64:	cmp	r0, #0
   25e68:	bne	25e10 <__printf_chk@plt+0x21670>
   25e6c:	ldr	r0, [sp, #20]
   25e70:	bl	cfb0 <__printf_chk@plt+0x8810>
   25e74:	cmp	r0, #0
   25e78:	addne	ip, sp, #28
   25e7c:	mvnne	r6, #22
   25e80:	bne	25e18 <__printf_chk@plt+0x21678>
   25e84:	add	ip, sp, #28
   25e88:	mov	r2, #64	; 0x40
   25e8c:	mov	r0, r9
   25e90:	str	r2, [sp]
   25e94:	mov	r3, ip
   25e98:	mov	r1, r8
   25e9c:	ldr	r2, [sp, #136]	; 0x88
   25ea0:	str	ip, [sp, #12]
   25ea4:	bl	28d9c <__printf_chk@plt+0x245fc>
   25ea8:	ldr	ip, [sp, #12]
   25eac:	subs	r6, r0, #0
   25eb0:	bne	25e18 <__printf_chk@plt+0x21678>
   25eb4:	mov	r0, ip
   25eb8:	mov	r1, fp
   25ebc:	ldr	r3, [r4, #20]
   25ec0:	mov	r2, sl
   25ec4:	bl	4128 <ECDSA_do_verify@plt>
   25ec8:	ldr	ip, [sp, #12]
   25ecc:	cmp	r0, #0
   25ed0:	mvneq	r6, #20
   25ed4:	beq	25e18 <__printf_chk@plt+0x21678>
   25ed8:	cmp	r0, #1
   25edc:	moveq	r6, #0
   25ee0:	mvnne	r6, #21
   25ee4:	b	25e18 <__printf_chk@plt+0x21678>
   25ee8:	bl	41b8 <__stack_chk_fail@plt>
   25eec:	andeq	r0, r5, r8, ror #28
   25ef0:	andeq	r0, r0, r8, lsl #9
   25ef4:	ldr	r1, [pc, #116]	; 25f70 <__printf_chk@plt+0x217d0>
   25ef8:	push	{r4, lr}
   25efc:	add	r1, pc, r1
   25f00:	mov	r4, r0
   25f04:	bl	4590 <strcmp@plt>
   25f08:	cmp	r0, #0
   25f0c:	bne	25f18 <__printf_chk@plt+0x21778>
   25f10:	mov	r0, #2
   25f14:	pop	{r4, pc}
   25f18:	ldr	r1, [pc, #84]	; 25f74 <__printf_chk@plt+0x217d4>
   25f1c:	mov	r0, r4
   25f20:	add	r1, pc, r1
   25f24:	bl	4590 <strcmp@plt>
   25f28:	cmp	r0, #0
   25f2c:	beq	25f10 <__printf_chk@plt+0x21770>
   25f30:	ldr	r1, [pc, #64]	; 25f78 <__printf_chk@plt+0x217d8>
   25f34:	mov	r0, r4
   25f38:	add	r1, pc, r1
   25f3c:	bl	4590 <strcmp@plt>
   25f40:	cmp	r0, #0
   25f44:	bne	25f50 <__printf_chk@plt+0x217b0>
   25f48:	mov	r0, #3
   25f4c:	pop	{r4, pc}
   25f50:	ldr	r1, [pc, #36]	; 25f7c <__printf_chk@plt+0x217dc>
   25f54:	mov	r0, r4
   25f58:	add	r1, pc, r1
   25f5c:	bl	4590 <strcmp@plt>
   25f60:	cmp	r0, #0
   25f64:	mvnne	r0, #0
   25f68:	moveq	r0, #5
   25f6c:	pop	{r4, pc}
   25f70:	ldrdeq	pc, [r1], -r4
   25f74:	andeq	pc, r1, ip, lsl lr	; <UNPREDICTABLE>
   25f78:	andeq	pc, r1, r0, lsr #27
   25f7c:	muleq	r1, r0, sp
   25f80:	ldr	ip, [pc, #736]	; 26268 <__printf_chk@plt+0x21ac8>
   25f84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25f88:	subs	r8, r2, #0
   25f8c:	ldr	r2, [pc, #728]	; 2626c <__printf_chk@plt+0x21acc>
   25f90:	add	ip, pc, ip
   25f94:	mov	sl, r3
   25f98:	sub	sp, sp, #100	; 0x64
   25f9c:	mov	r3, ip
   25fa0:	mov	r4, r0
   25fa4:	ldr	r6, [ip, r2]
   25fa8:	mov	r7, r1
   25fac:	ldr	r0, [sp, #140]	; 0x8c
   25fb0:	ldr	r3, [r6]
   25fb4:	str	r3, [sp, #92]	; 0x5c
   25fb8:	movne	r3, #0
   25fbc:	strne	r3, [r8]
   25fc0:	cmp	r1, #0
   25fc4:	movne	r3, #0
   25fc8:	strne	r3, [r1]
   25fcc:	cmp	r0, #0
   25fd0:	beq	25fe0 <__printf_chk@plt+0x21840>
   25fd4:	ldrb	r3, [r0]
   25fd8:	cmp	r3, #0
   25fdc:	bne	260c0 <__printf_chk@plt+0x21920>
   25fe0:	mov	r5, #2
   25fe4:	cmp	r4, #0
   25fe8:	beq	260e0 <__printf_chk@plt+0x21940>
   25fec:	ldr	r3, [r4, #8]
   25ff0:	cmp	r3, #0
   25ff4:	beq	260e0 <__printf_chk@plt+0x21940>
   25ff8:	cmn	r5, #1
   25ffc:	beq	260e0 <__printf_chk@plt+0x21940>
   26000:	ldr	r0, [r4]
   26004:	bl	e520 <__printf_chk@plt+0x9d80>
   26008:	cmp	r0, #1
   2600c:	bne	260e0 <__printf_chk@plt+0x21940>
   26010:	ldr	r3, [r4, #8]
   26014:	ldr	r0, [r3, #16]
   26018:	bl	43e0 <BN_num_bits@plt>
   2601c:	cmp	r0, #768	; 0x300
   26020:	blt	260e0 <__printf_chk@plt+0x21940>
   26024:	ldr	r0, [r4, #8]
   26028:	bl	4680 <RSA_size@plt>
   2602c:	sub	r3, r0, #1
   26030:	mov	r9, r0
   26034:	cmp	r3, #2048	; 0x800
   26038:	bcs	260e0 <__printf_chk@plt+0x21940>
   2603c:	sub	r3, r5, #2
   26040:	cmp	r3, #3
   26044:	mvnhi	r3, #0
   26048:	strhi	r3, [sp, #20]
   2604c:	bls	260cc <__printf_chk@plt+0x2192c>
   26050:	mov	r0, r5
   26054:	bl	28b38 <__printf_chk@plt+0x24398>
   26058:	cmp	r0, #0
   2605c:	str	r0, [sp, #16]
   26060:	beq	26154 <__printf_chk@plt+0x219b4>
   26064:	add	fp, sp, #28
   26068:	mov	r1, sl
   2606c:	mov	r2, #64	; 0x40
   26070:	mov	r0, r5
   26074:	str	r2, [sp]
   26078:	mov	r3, fp
   2607c:	ldr	r2, [sp, #136]	; 0x88
   26080:	bl	28d9c <__printf_chk@plt+0x245fc>
   26084:	subs	sl, r0, #0
   26088:	beq	260e8 <__printf_chk@plt+0x21948>
   2608c:	mov	r0, fp
   26090:	mov	r1, #64	; 0x40
   26094:	bl	4160c <__printf_chk@plt+0x3ce6c>
   26098:	mov	r4, #0
   2609c:	mov	r0, r4
   260a0:	bl	c9c0 <__printf_chk@plt+0x8220>
   260a4:	mov	r0, sl
   260a8:	ldr	r2, [sp, #92]	; 0x5c
   260ac:	ldr	r3, [r6]
   260b0:	cmp	r2, r3
   260b4:	bne	26264 <__printf_chk@plt+0x21ac4>
   260b8:	add	sp, sp, #100	; 0x64
   260bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   260c0:	bl	25ef4 <__printf_chk@plt+0x21754>
   260c4:	mov	r5, r0
   260c8:	b	25fe4 <__printf_chk@plt+0x21844>
   260cc:	ldr	r2, [pc, #412]	; 26270 <__printf_chk@plt+0x21ad0>
   260d0:	add	r2, pc, r2
   260d4:	ldr	r2, [r2, r3, lsl #2]
   260d8:	str	r2, [sp, #20]
   260dc:	b	26050 <__printf_chk@plt+0x218b0>
   260e0:	mvn	r0, #9
   260e4:	b	260a8 <__printf_chk@plt+0x21908>
   260e8:	mov	r0, r9
   260ec:	bl	4440 <malloc@plt>
   260f0:	cmp	r0, #0
   260f4:	str	r0, [sp, #12]
   260f8:	beq	2615c <__printf_chk@plt+0x219bc>
   260fc:	add	r3, sp, #24
   26100:	str	r3, [sp]
   26104:	ldr	lr, [r4, #8]
   26108:	mov	r1, fp
   2610c:	ldr	r0, [sp, #20]
   26110:	ldr	r2, [sp, #16]
   26114:	ldr	r3, [sp, #12]
   26118:	str	lr, [sp, #4]
   2611c:	bl	44e8 <RSA_sign@plt>
   26120:	cmp	r0, #1
   26124:	movne	r4, sl
   26128:	mvnne	sl, #21
   2612c:	beq	26164 <__printf_chk@plt+0x219c4>
   26130:	mov	r0, fp
   26134:	mov	r1, #64	; 0x40
   26138:	bl	4160c <__printf_chk@plt+0x3ce6c>
   2613c:	ldr	r0, [sp, #12]
   26140:	mov	r1, r9
   26144:	bl	4160c <__printf_chk@plt+0x3ce6c>
   26148:	ldr	r0, [sp, #12]
   2614c:	bl	3bdc <free@plt>
   26150:	b	2609c <__printf_chk@plt+0x218fc>
   26154:	mvn	r0, #0
   26158:	b	260a8 <__printf_chk@plt+0x21908>
   2615c:	mvn	sl, #1
   26160:	b	2608c <__printf_chk@plt+0x218ec>
   26164:	ldr	r2, [sp, #24]
   26168:	cmp	r9, r2
   2616c:	bhi	26220 <__printf_chk@plt+0x21a80>
   26170:	movcc	r4, sl
   26174:	mvncc	sl, #0
   26178:	bcc	26130 <__printf_chk@plt+0x21990>
   2617c:	bl	c728 <__printf_chk@plt+0x7f88>
   26180:	subs	r4, r0, #0
   26184:	beq	2625c <__printf_chk@plt+0x21abc>
   26188:	cmp	r5, #3
   2618c:	beq	26250 <__printf_chk@plt+0x21ab0>
   26190:	cmp	r5, #5
   26194:	beq	26244 <__printf_chk@plt+0x21aa4>
   26198:	ldr	r1, [pc, #212]	; 26274 <__printf_chk@plt+0x21ad4>
   2619c:	cmp	r5, #2
   261a0:	add	r1, pc, r1
   261a4:	movne	r1, #0
   261a8:	mov	r0, r4
   261ac:	bl	156dc <__printf_chk@plt+0x10f3c>
   261b0:	subs	sl, r0, #0
   261b4:	bne	26130 <__printf_chk@plt+0x21990>
   261b8:	mov	r0, r4
   261bc:	ldr	r1, [sp, #12]
   261c0:	mov	r2, r9
   261c4:	bl	15618 <__printf_chk@plt+0x10e78>
   261c8:	subs	sl, r0, #0
   261cc:	bne	26130 <__printf_chk@plt+0x21990>
   261d0:	mov	r0, r4
   261d4:	bl	cfb0 <__printf_chk@plt+0x8810>
   261d8:	cmp	r7, #0
   261dc:	str	r0, [sp, #24]
   261e0:	beq	26210 <__printf_chk@plt+0x21a70>
   261e4:	bl	4440 <malloc@plt>
   261e8:	cmp	r0, #0
   261ec:	mov	r5, r0
   261f0:	str	r0, [r7]
   261f4:	beq	2625c <__printf_chk@plt+0x21abc>
   261f8:	mov	r0, r4
   261fc:	bl	d150 <__printf_chk@plt+0x89b0>
   26200:	ldr	r2, [sp, #24]
   26204:	mov	r1, r0
   26208:	mov	r0, r5
   2620c:	bl	43f8 <memcpy@plt>
   26210:	cmp	r8, #0
   26214:	ldrne	r3, [sp, #24]
   26218:	strne	r3, [r8]
   2621c:	b	26130 <__printf_chk@plt+0x21990>
   26220:	ldr	r3, [sp, #12]
   26224:	rsb	r4, r2, r9
   26228:	add	r0, r3, r4
   2622c:	mov	r1, r3
   26230:	bl	3fe4 <memmove@plt>
   26234:	ldr	r0, [sp, #12]
   26238:	mov	r1, r4
   2623c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   26240:	b	2617c <__printf_chk@plt+0x219dc>
   26244:	ldr	r1, [pc, #44]	; 26278 <__printf_chk@plt+0x21ad8>
   26248:	add	r1, pc, r1
   2624c:	b	261a8 <__printf_chk@plt+0x21a08>
   26250:	ldr	r1, [pc, #36]	; 2627c <__printf_chk@plt+0x21adc>
   26254:	add	r1, pc, r1
   26258:	b	261a8 <__printf_chk@plt+0x21a08>
   2625c:	mvn	sl, #1
   26260:	b	26130 <__printf_chk@plt+0x21990>
   26264:	bl	41b8 <__stack_chk_fail@plt>
   26268:	andeq	r0, r5, r4, lsl #23
   2626c:	andeq	r0, r0, r8, lsl #9
   26270:	andeq	r1, r2, r4, asr ip
   26274:	andeq	pc, r1, r0, lsr fp	; <UNPREDICTABLE>
   26278:	andeq	pc, r1, r0, lsr #21
   2627c:	andeq	pc, r1, r4, lsl #21
   26280:	ldr	ip, [pc, #956]	; 26644 <__printf_chk@plt+0x21ea4>
   26284:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26288:	subs	r8, r0, #0
   2628c:	ldr	r0, [pc, #948]	; 26648 <__printf_chk@plt+0x21ea8>
   26290:	add	ip, pc, ip
   26294:	sub	sp, sp, #108	; 0x6c
   26298:	mov	r9, r3
   2629c:	mov	r3, #0
   262a0:	mov	r5, r2
   262a4:	ldr	r4, [ip, r0]
   262a8:	mov	r2, ip
   262ac:	str	r3, [sp, #24]
   262b0:	mov	r6, r1
   262b4:	str	r3, [sp, #32]
   262b8:	ldr	r3, [r4]
   262bc:	str	r3, [sp, #100]	; 0x64
   262c0:	beq	263d8 <__printf_chk@plt+0x21c38>
   262c4:	ldr	r3, [r8, #8]
   262c8:	cmp	r3, #0
   262cc:	beq	263d8 <__printf_chk@plt+0x21c38>
   262d0:	ldr	r0, [r8]
   262d4:	bl	e520 <__printf_chk@plt+0x9d80>
   262d8:	cmp	r0, #1
   262dc:	bne	263d8 <__printf_chk@plt+0x21c38>
   262e0:	ldr	r3, [r8, #8]
   262e4:	ldr	r0, [r3, #16]
   262e8:	bl	43e0 <BN_num_bits@plt>
   262ec:	cmp	r0, #768	; 0x300
   262f0:	blt	263d8 <__printf_chk@plt+0x21c38>
   262f4:	cmp	r5, #0
   262f8:	cmpne	r6, #0
   262fc:	movne	r7, #0
   26300:	moveq	r7, #1
   26304:	beq	263d8 <__printf_chk@plt+0x21c38>
   26308:	mov	r1, r5
   2630c:	mov	r0, r6
   26310:	bl	c798 <__printf_chk@plt+0x7ff8>
   26314:	subs	r5, r0, #0
   26318:	beq	26418 <__printf_chk@plt+0x21c78>
   2631c:	mov	r2, r7
   26320:	add	r1, sp, #24
   26324:	bl	1501c <__printf_chk@plt+0x1087c>
   26328:	cmp	r0, #0
   2632c:	beq	2638c <__printf_chk@plt+0x21bec>
   26330:	ldr	r0, [sp, #32]
   26334:	add	r6, sp, #36	; 0x24
   26338:	mvn	r9, #3
   2633c:	cmp	r0, #0
   26340:	beq	26354 <__printf_chk@plt+0x21bb4>
   26344:	ldr	r1, [sp, #28]
   26348:	bl	4160c <__printf_chk@plt+0x3ce6c>
   2634c:	ldr	r0, [sp, #32]
   26350:	bl	3bdc <free@plt>
   26354:	ldr	r0, [sp, #24]
   26358:	bl	3bdc <free@plt>
   2635c:	mov	r0, r5
   26360:	bl	c9c0 <__printf_chk@plt+0x8220>
   26364:	mov	r0, r6
   26368:	mov	r1, #64	; 0x40
   2636c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   26370:	mov	r0, r9
   26374:	ldr	r2, [sp, #100]	; 0x64
   26378:	ldr	r3, [r4]
   2637c:	cmp	r2, r3
   26380:	bne	264c4 <__printf_chk@plt+0x21d24>
   26384:	add	sp, sp, #108	; 0x6c
   26388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2638c:	ldr	r0, [sp, #24]
   26390:	bl	25ef4 <__printf_chk@plt+0x21754>
   26394:	cmn	r0, #1
   26398:	mov	sl, r0
   2639c:	beq	263e0 <__printf_chk@plt+0x21c40>
   263a0:	mov	r0, r5
   263a4:	add	r1, sp, #32
   263a8:	add	r2, sp, #28
   263ac:	bl	14f3c <__printf_chk@plt+0x1079c>
   263b0:	cmp	r0, #0
   263b4:	bne	26330 <__printf_chk@plt+0x21b90>
   263b8:	mov	r0, r5
   263bc:	bl	cfb0 <__printf_chk@plt+0x8810>
   263c0:	cmp	r0, #0
   263c4:	beq	263f0 <__printf_chk@plt+0x21c50>
   263c8:	ldr	r0, [sp, #32]
   263cc:	mvn	r9, #22
   263d0:	add	r6, sp, #36	; 0x24
   263d4:	b	2633c <__printf_chk@plt+0x21b9c>
   263d8:	mvn	r0, #9
   263dc:	b	26374 <__printf_chk@plt+0x21bd4>
   263e0:	ldr	r0, [sp, #32]
   263e4:	mvn	r9, #12
   263e8:	add	r6, sp, #36	; 0x24
   263ec:	b	2633c <__printf_chk@plt+0x21b9c>
   263f0:	ldr	r0, [r8, #8]
   263f4:	bl	4680 <RSA_size@plt>
   263f8:	ldr	r7, [sp, #28]
   263fc:	cmp	r0, r7
   26400:	mov	r6, r0
   26404:	bcs	26420 <__printf_chk@plt+0x21c80>
   26408:	ldr	r0, [sp, #32]
   2640c:	mvn	r9, #10
   26410:	add	r6, sp, #36	; 0x24
   26414:	b	2633c <__printf_chk@plt+0x21b9c>
   26418:	mvn	r0, #1
   2641c:	b	26374 <__printf_chk@plt+0x21bd4>
   26420:	bls	26464 <__printf_chk@plt+0x21cc4>
   26424:	ldr	fp, [sp, #32]
   26428:	mov	r1, r0
   2642c:	mov	r0, fp
   26430:	bl	40a4 <realloc@plt>
   26434:	cmp	r0, #0
   26438:	str	r0, [sp, #32]
   2643c:	beq	264b0 <__printf_chk@plt+0x21d10>
   26440:	rsb	r7, r7, r6
   26444:	mov	r1, r0
   26448:	ldr	r2, [sp, #28]
   2644c:	add	r0, r0, r7
   26450:	bl	3fe4 <memmove@plt>
   26454:	mov	r1, r7
   26458:	ldr	r0, [sp, #32]
   2645c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   26460:	str	r6, [sp, #28]
   26464:	mov	r0, sl
   26468:	bl	28b38 <__printf_chk@plt+0x24398>
   2646c:	subs	r7, r0, #0
   26470:	ldreq	r0, [sp, #32]
   26474:	mvneq	r9, #0
   26478:	addeq	r6, sp, #36	; 0x24
   2647c:	beq	2633c <__printf_chk@plt+0x21b9c>
   26480:	add	r6, sp, #36	; 0x24
   26484:	mov	r1, r9
   26488:	mov	r2, #64	; 0x40
   2648c:	mov	r0, sl
   26490:	str	r2, [sp]
   26494:	mov	r3, r6
   26498:	ldr	r2, [sp, #144]	; 0x90
   2649c:	bl	28d9c <__printf_chk@plt+0x245fc>
   264a0:	subs	r9, r0, #0
   264a4:	beq	264c8 <__printf_chk@plt+0x21d28>
   264a8:	ldr	r0, [sp, #32]
   264ac:	b	2633c <__printf_chk@plt+0x21b9c>
   264b0:	str	fp, [sp, #32]
   264b4:	mov	r0, fp
   264b8:	mvn	r9, #1
   264bc:	add	r6, sp, #36	; 0x24
   264c0:	b	2633c <__printf_chk@plt+0x21b9c>
   264c4:	bl	41b8 <__stack_chk_fail@plt>
   264c8:	ldr	r8, [r8, #8]
   264cc:	cmp	sl, #3
   264d0:	ldr	r2, [sp, #28]
   264d4:	ldr	r1, [sp, #32]
   264d8:	str	r8, [sp, #20]
   264dc:	str	r2, [sp, #12]
   264e0:	beq	26500 <__printf_chk@plt+0x21d60>
   264e4:	cmp	sl, #5
   264e8:	beq	26548 <__printf_chk@plt+0x21da8>
   264ec:	cmp	sl, #2
   264f0:	mvnne	r9, #9
   264f4:	beq	26534 <__printf_chk@plt+0x21d94>
   264f8:	mov	r0, r1
   264fc:	b	2633c <__printf_chk@plt+0x21b9c>
   26500:	ldr	fp, [pc, #324]	; 2664c <__printf_chk@plt+0x21eac>
   26504:	mov	r9, #19
   26508:	add	fp, pc, fp
   2650c:	add	fp, fp, #36	; 0x24
   26510:	mov	r0, sl
   26514:	str	r1, [sp, #8]
   26518:	bl	28b38 <__printf_chk@plt+0x24398>
   2651c:	ldr	r1, [sp, #8]
   26520:	cmp	r7, r0
   26524:	beq	2655c <__printf_chk@plt+0x21dbc>
   26528:	mvn	r9, #9
   2652c:	ldr	r1, [sp, #32]
   26530:	b	264f8 <__printf_chk@plt+0x21d58>
   26534:	ldr	fp, [pc, #276]	; 26650 <__printf_chk@plt+0x21eb0>
   26538:	mov	r9, #15
   2653c:	add	fp, pc, fp
   26540:	add	fp, fp, #56	; 0x38
   26544:	b	26510 <__printf_chk@plt+0x21d70>
   26548:	ldr	fp, [pc, #260]	; 26654 <__printf_chk@plt+0x21eb4>
   2654c:	mov	r9, #19
   26550:	add	fp, pc, fp
   26554:	add	fp, fp, #16
   26558:	b	26510 <__printf_chk@plt+0x21d70>
   2655c:	ldr	r0, [sp, #20]
   26560:	str	r1, [sp, #8]
   26564:	bl	4680 <RSA_size@plt>
   26568:	ldr	r1, [sp, #8]
   2656c:	sub	r3, r0, #1
   26570:	str	r0, [sp, #16]
   26574:	cmp	r3, #2048	; 0x800
   26578:	bcs	26528 <__printf_chk@plt+0x21d88>
   2657c:	ldr	ip, [sp, #12]
   26580:	ldr	r2, [sp, #16]
   26584:	cmp	ip, r2
   26588:	movls	r3, #0
   2658c:	movhi	r3, #1
   26590:	cmp	ip, #0
   26594:	orreq	r3, r3, #1
   26598:	cmp	r3, #0
   2659c:	bne	26528 <__printf_chk@plt+0x21d88>
   265a0:	str	r1, [sp, #8]
   265a4:	bl	4440 <malloc@plt>
   265a8:	ldr	r1, [sp, #8]
   265ac:	subs	r8, r0, #0
   265b0:	beq	26638 <__printf_chk@plt+0x21e98>
   265b4:	mov	ip, #1
   265b8:	ldr	r0, [sp, #12]
   265bc:	ldr	r3, [sp, #20]
   265c0:	mov	r2, r8
   265c4:	str	ip, [sp]
   265c8:	bl	4398 <RSA_public_decrypt@plt>
   265cc:	cmp	r0, #0
   265d0:	mvnlt	r9, #21
   265d4:	blt	2661c <__printf_chk@plt+0x21e7c>
   265d8:	add	r3, r9, r7
   265dc:	cmp	r0, r3
   265e0:	mvnne	r9, #3
   265e4:	bne	2661c <__printf_chk@plt+0x21e7c>
   265e8:	mov	r2, r9
   265ec:	mov	r1, fp
   265f0:	mov	r0, r8
   265f4:	bl	40e1c <__printf_chk@plt+0x3c67c>
   265f8:	mov	r2, r7
   265fc:	mov	r1, r6
   26600:	mov	sl, r0
   26604:	add	r0, r8, r9
   26608:	bl	40e1c <__printf_chk@plt+0x3c67c>
   2660c:	cmp	sl, #0
   26610:	cmpeq	r0, #0
   26614:	moveq	r9, #0
   26618:	mvnne	r9, #20
   2661c:	ldr	r1, [sp, #16]
   26620:	mov	r0, r8
   26624:	bl	4160c <__printf_chk@plt+0x3ce6c>
   26628:	mov	r0, r8
   2662c:	bl	3bdc <free@plt>
   26630:	ldr	r1, [sp, #32]
   26634:	b	264f8 <__printf_chk@plt+0x21d58>
   26638:	mvn	r9, #1
   2663c:	ldr	r1, [sp, #32]
   26640:	b	264f8 <__printf_chk@plt+0x21d58>
   26644:	andeq	r0, r5, r4, lsl #17
   26648:	andeq	r0, r0, r8, lsl #9
   2664c:	andeq	r1, r2, ip, lsl r8
   26650:	andeq	r1, r2, r8, ror #15
   26654:	ldrdeq	r1, [r2], -r4
   26658:	push	{r3, r4, r5, lr}
   2665c:	ldr	r4, [sp, #16]
   26660:	ldr	ip, [r4]
   26664:	sub	ip, ip, #1
   26668:	cmp	ip, #3
   2666c:	addls	pc, pc, ip, lsl #2
   26670:	b	26744 <__printf_chk@plt+0x21fa4>
   26674:	b	26720 <__printf_chk@plt+0x21f80>
   26678:	b	266fc <__printf_chk@plt+0x21f5c>
   2667c:	b	266dc <__printf_chk@plt+0x21f3c>
   26680:	b	26684 <__printf_chk@plt+0x21ee4>
   26684:	mov	ip, #4
   26688:	strb	ip, [r0]
   2668c:	ldrb	ip, [r1]
   26690:	cmp	ip, #0
   26694:	beq	266f0 <__printf_chk@plt+0x21f50>
   26698:	cmp	ip, #1
   2669c:	moveq	ip, #2
   266a0:	beq	266b0 <__printf_chk@plt+0x21f10>
   266a4:	cmp	ip, #2
   266a8:	bne	2674c <__printf_chk@plt+0x21fac>
   266ac:	mov	ip, #3
   266b0:	ldrb	r0, [r0]
   266b4:	cmp	r0, #0
   266b8:	beq	266c8 <__printf_chk@plt+0x21f28>
   266bc:	ldrb	r1, [r1]
   266c0:	cmp	r1, #0
   266c4:	bne	2675c <__printf_chk@plt+0x21fbc>
   266c8:	mov	r1, #0
   266cc:	str	r1, [r2]
   266d0:	mov	r0, r1
   266d4:	str	r1, [r3]
   266d8:	pop	{r3, r4, r5, pc}
   266dc:	mov	ip, #3
   266e0:	strb	ip, [r0]
   266e4:	ldrb	ip, [r1]
   266e8:	cmp	ip, #0
   266ec:	bne	26698 <__printf_chk@plt+0x21ef8>
   266f0:	mov	ip, #2
   266f4:	strb	ip, [r1]
   266f8:	b	266ac <__printf_chk@plt+0x21f0c>
   266fc:	mov	ip, #2
   26700:	strb	ip, [r0]
   26704:	ldrb	ip, [r1]
   26708:	cmp	ip, #0
   2670c:	bne	26698 <__printf_chk@plt+0x21ef8>
   26710:	mov	r5, #1
   26714:	mov	ip, #2
   26718:	strb	r5, [r1]
   2671c:	b	266b0 <__printf_chk@plt+0x21f10>
   26720:	mov	ip, #1
   26724:	strb	ip, [r0]
   26728:	ldrb	ip, [r1]
   2672c:	cmp	ip, #0
   26730:	bne	26698 <__printf_chk@plt+0x21ef8>
   26734:	mov	r5, #1
   26738:	mov	ip, #2
   2673c:	strb	r5, [r1]
   26740:	b	266b0 <__printf_chk@plt+0x21f10>
   26744:	mov	ip, #0
   26748:	strb	ip, [r0]
   2674c:	mov	r5, #0
   26750:	mvn	ip, #0
   26754:	strb	r5, [r1]
   26758:	b	266b0 <__printf_chk@plt+0x21f10>
   2675c:	mov	r0, r4
   26760:	mov	r1, ip
   26764:	bl	f074 <__printf_chk@plt+0xa8d4>
   26768:	cmp	r0, #0
   2676c:	bne	26778 <__printf_chk@plt+0x21fd8>
   26770:	mov	r0, #1
   26774:	pop	{r3, r4, r5, pc}
   26778:	bl	c22c <__printf_chk@plt+0x7a8c>
   2677c:	ldr	r1, [pc, #16]	; 26794 <__printf_chk@plt+0x21ff4>
   26780:	add	r1, pc, r1
   26784:	mov	r2, r0
   26788:	ldr	r0, [pc, #8]	; 26798 <__printf_chk@plt+0x21ff8>
   2678c:	add	r0, pc, r0
   26790:	bl	1c8d4 <__printf_chk@plt+0x18134>
   26794:	andeq	r1, r2, ip, ror #11
   26798:	andeq	r1, r2, r0, lsl #12
   2679c:	ldr	r1, [pc, #1016]	; 26b9c <__printf_chk@plt+0x223fc>
   267a0:	ldr	ip, [pc, #1016]	; 26ba0 <__printf_chk@plt+0x22400>
   267a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   267a8:	add	r1, pc, r1
   267ac:	sub	sp, sp, #92	; 0x5c
   267b0:	mov	r8, r2
   267b4:	mov	r5, r0
   267b8:	ldr	r0, [pc, #996]	; 26ba4 <__printf_chk@plt+0x22404>
   267bc:	str	r3, [sp, #28]
   267c0:	mov	r3, r1
   267c4:	ldr	ip, [r1, ip]
   267c8:	mov	r4, #0
   267cc:	ldr	r2, [sp, #28]
   267d0:	add	r0, pc, r0
   267d4:	str	r4, [sp, #44]	; 0x2c
   267d8:	ldr	r3, [ip]
   267dc:	str	r4, [r2]
   267e0:	str	ip, [sp, #36]	; 0x24
   267e4:	strb	r4, [sp, #43]	; 0x2b
   267e8:	str	r3, [sp, #84]	; 0x54
   267ec:	bl	1f09c <__printf_chk@plt+0x1a8fc>
   267f0:	cmp	r8, r4
   267f4:	beq	26b90 <__printf_chk@plt+0x223f0>
   267f8:	cmp	r5, #0
   267fc:	beq	26b70 <__printf_chk@plt+0x223d0>
   26800:	add	sl, sp, #52	; 0x34
   26804:	add	r3, sp, #48	; 0x30
   26808:	mov	r0, r5
   2680c:	mov	r1, r4
   26810:	mov	r2, sl
   26814:	mov	lr, #2
   26818:	mov	ip, #4
   2681c:	str	r3, [sp, #16]
   26820:	str	r4, [sp, #56]	; 0x38
   26824:	str	r4, [sp, #64]	; 0x40
   26828:	str	r4, [sp, #68]	; 0x44
   2682c:	str	r4, [sp, #72]	; 0x48
   26830:	str	r4, [sp, #76]	; 0x4c
   26834:	str	r4, [sp, #80]	; 0x50
   26838:	str	lr, [sp, #60]	; 0x3c
   2683c:	str	ip, [sp, #52]	; 0x34
   26840:	bl	3c00 <getaddrinfo@plt>
   26844:	cmp	r0, #0
   26848:	beq	26ac8 <__printf_chk@plt+0x22328>
   2684c:	add	r2, sp, #44	; 0x2c
   26850:	mov	r0, r5
   26854:	str	r2, [sp]
   26858:	mov	r3, r4
   2685c:	mov	r1, #1
   26860:	mov	r2, #44	; 0x2c
   26864:	bl	3fc1c <__printf_chk@plt+0x3b47c>
   26868:	cmp	r0, #0
   2686c:	bne	26ae4 <__printf_chk@plt+0x22344>
   26870:	ldr	r3, [sp, #44]	; 0x2c
   26874:	ldr	r2, [r3]
   26878:	tst	r2, #1
   2687c:	bne	269c4 <__printf_chk@plt+0x22224>
   26880:	ldr	r0, [pc, #800]	; 26ba8 <__printf_chk@plt+0x22408>
   26884:	ldr	r1, [r3, #16]
   26888:	add	r0, pc, r0
   2688c:	bl	1efcc <__printf_chk@plt+0x1a82c>
   26890:	add	r3, sp, #43	; 0x2b
   26894:	add	r2, sp, #42	; 0x2a
   26898:	str	r3, [sp, #20]
   2689c:	add	r0, sp, #42	; 0x2a
   268a0:	str	r2, [sp, #12]
   268a4:	mov	r1, r3
   268a8:	str	r8, [sp]
   268ac:	add	r2, sp, #48	; 0x30
   268b0:	mov	r3, sl
   268b4:	bl	26658 <__printf_chk@plt+0x21eb8>
   268b8:	cmp	r0, #0
   268bc:	beq	26b54 <__printf_chk@plt+0x223b4>
   268c0:	ldr	r3, [sp, #44]	; 0x2c
   268c4:	ldr	r2, [r3, #16]
   268c8:	cmp	r2, #0
   268cc:	beq	26a34 <__printf_chk@plt+0x22294>
   268d0:	ldr	r1, [sp, #28]
   268d4:	ldr	r2, [r1]
   268d8:	orr	r2, r2, #1
   268dc:	str	r2, [r1]
   268e0:	ldr	r2, [r3, #16]
   268e4:	cmp	r2, #0
   268e8:	beq	26a34 <__printf_chk@plt+0x22294>
   268ec:	ldr	r2, [pc, #696]	; 26bac <__printf_chk@plt+0x2240c>
   268f0:	mov	r4, #0
   268f4:	ldr	r9, [pc, #692]	; 26bb0 <__printf_chk@plt+0x22410>
   268f8:	add	r2, pc, r2
   268fc:	str	r8, [sp, #24]
   26900:	str	r2, [sp, #32]
   26904:	add	r9, pc, r9
   26908:	b	2697c <__printf_chk@plt+0x221dc>
   2690c:	mov	r0, r9
   26910:	bl	21878 <__printf_chk@plt+0x1d0d8>
   26914:	mov	fp, r0
   26918:	ldrb	r3, [sp, #43]	; 0x2b
   2691c:	cmp	r3, r5
   26920:	beq	26954 <__printf_chk@plt+0x221b4>
   26924:	ldr	r0, [sp, #48]	; 0x30
   26928:	strb	r5, [sp, #43]	; 0x2b
   2692c:	bl	3bdc <free@plt>
   26930:	ldr	r3, [sp, #24]
   26934:	add	r0, sp, #42	; 0x2a
   26938:	add	r1, sp, #43	; 0x2b
   2693c:	add	r2, sp, #48	; 0x30
   26940:	str	r3, [sp]
   26944:	mov	r3, sl
   26948:	bl	26658 <__printf_chk@plt+0x21eb8>
   2694c:	cmp	r0, #0
   26950:	beq	26a9c <__printf_chk@plt+0x222fc>
   26954:	ldrb	r3, [sp, #42]	; 0x2a
   26958:	cmp	r3, r6
   2695c:	beq	269e8 <__printf_chk@plt+0x22248>
   26960:	mov	r0, fp
   26964:	bl	3bdc <free@plt>
   26968:	ldr	r3, [sp, #44]	; 0x2c
   2696c:	add	r4, r4, #1
   26970:	ldr	r2, [r3, #16]
   26974:	cmp	r2, r4
   26978:	bls	26a34 <__printf_chk@plt+0x22294>
   2697c:	ldr	r3, [r3, #28]
   26980:	add	r2, r3, r4, lsl #3
   26984:	ldr	r0, [r3, r4, lsl #3]
   26988:	ldr	r8, [r2, #4]
   2698c:	cmp	r0, #1
   26990:	ble	26a28 <__printf_chk@plt+0x22288>
   26994:	mvn	r1, #1
   26998:	bl	42320 <__printf_chk@plt+0x3db80>
   2699c:	ldrb	r6, [r8]
   269a0:	ldrb	r5, [r8, #1]
   269a4:	subs	r7, r0, #0
   269a8:	beq	2690c <__printf_chk@plt+0x2216c>
   269ac:	bl	21798 <__printf_chk@plt+0x1cff8>
   269b0:	add	r1, r8, #2
   269b4:	mov	r2, r7
   269b8:	mov	fp, r0
   269bc:	bl	43f8 <memcpy@plt>
   269c0:	b	26918 <__printf_chk@plt+0x22178>
   269c4:	ldr	r1, [sp, #28]
   269c8:	ldr	r0, [pc, #484]	; 26bb4 <__printf_chk@plt+0x22414>
   269cc:	ldr	r2, [r1]
   269d0:	add	r0, pc, r0
   269d4:	orr	r2, r2, #4
   269d8:	str	r2, [r1]
   269dc:	ldr	r1, [r3, #16]
   269e0:	bl	1efcc <__printf_chk@plt+0x1a82c>
   269e4:	b	26890 <__printf_chk@plt+0x220f0>
   269e8:	ldrb	r3, [sp, #43]	; 0x2b
   269ec:	cmp	r3, r5
   269f0:	bne	26960 <__printf_chk@plt+0x221c0>
   269f4:	ldr	r3, [sp, #52]	; 0x34
   269f8:	cmp	r3, r7
   269fc:	bne	26960 <__printf_chk@plt+0x221c0>
   26a00:	mov	r1, fp
   26a04:	mov	r2, r7
   26a08:	ldr	r0, [sp, #48]	; 0x30
   26a0c:	bl	40e1c <__printf_chk@plt+0x3c67c>
   26a10:	cmp	r0, #0
   26a14:	ldreq	r1, [sp, #28]
   26a18:	ldreq	r3, [r1]
   26a1c:	orreq	r3, r3, #2
   26a20:	streq	r3, [r1]
   26a24:	b	26960 <__printf_chk@plt+0x221c0>
   26a28:	ldr	r0, [sp, #32]
   26a2c:	bl	1ef64 <__printf_chk@plt+0x1a7c4>
   26a30:	b	26968 <__printf_chk@plt+0x221c8>
   26a34:	ldr	r0, [sp, #48]	; 0x30
   26a38:	bl	3bdc <free@plt>
   26a3c:	ldr	r0, [sp, #44]	; 0x2c
   26a40:	bl	3fb34 <__printf_chk@plt+0x3b394>
   26a44:	ldr	r1, [sp, #28]
   26a48:	ldr	r3, [r1]
   26a4c:	ands	r4, r3, #1
   26a50:	beq	26ab8 <__printf_chk@plt+0x22318>
   26a54:	ands	r4, r3, #2
   26a58:	beq	26a8c <__printf_chk@plt+0x222ec>
   26a5c:	ldr	r0, [pc, #340]	; 26bb8 <__printf_chk@plt+0x22418>
   26a60:	mov	r4, #0
   26a64:	add	r0, pc, r0
   26a68:	bl	1efcc <__printf_chk@plt+0x1a82c>
   26a6c:	ldr	r1, [sp, #36]	; 0x24
   26a70:	mov	r0, r4
   26a74:	ldr	r2, [sp, #84]	; 0x54
   26a78:	ldr	r3, [r1]
   26a7c:	cmp	r2, r3
   26a80:	bne	26b80 <__printf_chk@plt+0x223e0>
   26a84:	add	sp, sp, #92	; 0x5c
   26a88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26a8c:	ldr	r0, [pc, #296]	; 26bbc <__printf_chk@plt+0x2241c>
   26a90:	add	r0, pc, r0
   26a94:	bl	1efcc <__printf_chk@plt+0x1a82c>
   26a98:	b	26a6c <__printf_chk@plt+0x222cc>
   26a9c:	ldr	r0, [pc, #284]	; 26bc0 <__printf_chk@plt+0x22420>
   26aa0:	mvn	r4, #0
   26aa4:	add	r0, pc, r0
   26aa8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   26aac:	ldr	r0, [sp, #44]	; 0x2c
   26ab0:	bl	3fb34 <__printf_chk@plt+0x3b394>
   26ab4:	b	26a6c <__printf_chk@plt+0x222cc>
   26ab8:	ldr	r0, [pc, #260]	; 26bc4 <__printf_chk@plt+0x22424>
   26abc:	add	r0, pc, r0
   26ac0:	bl	1efcc <__printf_chk@plt+0x1a82c>
   26ac4:	b	26a6c <__printf_chk@plt+0x222cc>
   26ac8:	ldr	r0, [sp, #48]	; 0x30
   26acc:	bl	3bb8 <freeaddrinfo@plt>
   26ad0:	ldr	r0, [pc, #240]	; 26bc8 <__printf_chk@plt+0x22428>
   26ad4:	mvn	r4, #0
   26ad8:	add	r0, pc, r0
   26adc:	bl	1efcc <__printf_chk@plt+0x1a82c>
   26ae0:	b	26a6c <__printf_chk@plt+0x222cc>
   26ae4:	sub	r0, r0, #1
   26ae8:	cmp	r0, #4
   26aec:	addls	pc, pc, r0, lsl #2
   26af0:	b	26b84 <__printf_chk@plt+0x223e4>
   26af4:	b	26b08 <__printf_chk@plt+0x22368>
   26af8:	b	26b48 <__printf_chk@plt+0x223a8>
   26afc:	b	26b3c <__printf_chk@plt+0x2239c>
   26b00:	b	26b30 <__printf_chk@plt+0x22390>
   26b04:	b	26b24 <__printf_chk@plt+0x22384>
   26b08:	ldr	r1, [pc, #188]	; 26bcc <__printf_chk@plt+0x2242c>
   26b0c:	add	r1, pc, r1
   26b10:	ldr	r0, [pc, #184]	; 26bd0 <__printf_chk@plt+0x22430>
   26b14:	mvn	r4, #0
   26b18:	add	r0, pc, r0
   26b1c:	bl	1ef64 <__printf_chk@plt+0x1a7c4>
   26b20:	b	26a6c <__printf_chk@plt+0x222cc>
   26b24:	ldr	r1, [pc, #168]	; 26bd4 <__printf_chk@plt+0x22434>
   26b28:	add	r1, pc, r1
   26b2c:	b	26b10 <__printf_chk@plt+0x22370>
   26b30:	ldr	r1, [pc, #160]	; 26bd8 <__printf_chk@plt+0x22438>
   26b34:	add	r1, pc, r1
   26b38:	b	26b10 <__printf_chk@plt+0x22370>
   26b3c:	ldr	r1, [pc, #152]	; 26bdc <__printf_chk@plt+0x2243c>
   26b40:	add	r1, pc, r1
   26b44:	b	26b10 <__printf_chk@plt+0x22370>
   26b48:	ldr	r1, [pc, #144]	; 26be0 <__printf_chk@plt+0x22440>
   26b4c:	add	r1, pc, r1
   26b50:	b	26b10 <__printf_chk@plt+0x22370>
   26b54:	ldr	r0, [pc, #136]	; 26be4 <__printf_chk@plt+0x22444>
   26b58:	mvn	r4, #0
   26b5c:	add	r0, pc, r0
   26b60:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   26b64:	ldr	r0, [sp, #44]	; 0x2c
   26b68:	bl	3fb34 <__printf_chk@plt+0x3b394>
   26b6c:	b	26a6c <__printf_chk@plt+0x222cc>
   26b70:	ldr	r0, [pc, #112]	; 26be8 <__printf_chk@plt+0x22448>
   26b74:	add	r0, pc, r0
   26b78:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   26b7c:	b	26ad0 <__printf_chk@plt+0x22330>
   26b80:	bl	41b8 <__stack_chk_fail@plt>
   26b84:	ldr	r1, [pc, #96]	; 26bec <__printf_chk@plt+0x2244c>
   26b88:	add	r1, pc, r1
   26b8c:	b	26b10 <__printf_chk@plt+0x22370>
   26b90:	ldr	r0, [pc, #88]	; 26bf0 <__printf_chk@plt+0x22450>
   26b94:	add	r0, pc, r0
   26b98:	bl	1c8d4 <__printf_chk@plt+0x18134>
   26b9c:	andeq	r0, r5, ip, ror #6
   26ba0:	andeq	r0, r0, r8, lsl #9
   26ba4:	andeq	r1, r2, r8, lsr r6
   26ba8:	andeq	r1, r2, r4, lsl r6
   26bac:	andeq	r1, r2, r8, asr #13
   26bb0:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   26bb4:	andeq	r1, r2, r8, lsr #9
   26bb8:	andeq	r1, r2, ip, lsr #9
   26bbc:	andeq	r1, r2, ip, lsr #9
   26bc0:	andeq	r1, r2, r8, asr #8
   26bc4:			; <UNDEFINED> instruction: 0x000214b0
   26bc8:			; <UNDEFINED> instruction: 0x000214bc
   26bcc:			; <UNDEFINED> instruction: 0x000212b4
   26bd0:	andeq	r1, r2, r8, asr #6
   26bd4:	andeq	r1, r2, r4, lsl #5
   26bd8:	andeq	r1, r2, r0, asr #5
   26bdc:	andeq	r1, r2, r0, lsr #5
   26be0:	andeq	r1, r2, r4, lsl #5
   26be4:	andeq	r1, r2, r8, ror #6
   26be8:			; <UNDEFINED> instruction: 0x000212bc
   26bec:	andeq	lr, r1, r8, ror #25
   26bf0:	andeq	r1, r2, r8, lsl #5
   26bf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26bf8:	sub	sp, sp, #60	; 0x3c
   26bfc:	ldr	lr, [pc, #416]	; 26da4 <__printf_chk@plt+0x22604>
   26c00:	mov	ip, #0
   26c04:	ldr	r4, [pc, #412]	; 26da8 <__printf_chk@plt+0x22608>
   26c08:	add	r7, sp, #56	; 0x38
   26c0c:	add	lr, pc, lr
   26c10:	ldr	r6, [pc, #404]	; 26dac <__printf_chk@plt+0x2260c>
   26c14:	ldr	r5, [pc, #404]	; 26db0 <__printf_chk@plt+0x22610>
   26c18:	add	fp, sp, #43	; 0x2b
   26c1c:	add	r6, pc, r6
   26c20:	str	r6, [sp, #32]
   26c24:	ldr	r4, [lr, r4]
   26c28:	add	r5, pc, r5
   26c2c:	ldr	r6, [pc, #384]	; 26db4 <__printf_chk@plt+0x22614>
   26c30:	add	sl, sp, #44	; 0x2c
   26c34:	str	r3, [sp, #28]
   26c38:	add	r9, sp, #48	; 0x30
   26c3c:	str	r4, [sp, #20]
   26c40:	add	r6, pc, r6
   26c44:	str	r6, [sp, #36]	; 0x24
   26c48:	mov	r4, r2
   26c4c:	ldr	r6, [sp, #20]
   26c50:	mov	r8, ip
   26c54:	str	r0, [sp, #24]
   26c58:	str	r1, [sp, #16]
   26c5c:	ldr	r3, [r6]
   26c60:	mov	r6, #1
   26c64:	strb	ip, [r7, #-14]!
   26c68:	str	r3, [sp, #52]	; 0x34
   26c6c:	ldr	r0, [sp, #16]
   26c70:	mov	r1, fp
   26c74:	mov	r2, sl
   26c78:	mov	r3, r9
   26c7c:	strb	r6, [sp, #43]	; 0x2b
   26c80:	str	r0, [sp]
   26c84:	mov	r0, r7
   26c88:	bl	26658 <__printf_chk@plt+0x21eb8>
   26c8c:	cmp	r0, #0
   26c90:	beq	26d28 <__printf_chk@plt+0x22588>
   26c94:	ldr	r1, [sp, #28]
   26c98:	cmp	r1, #0
   26c9c:	beq	26d78 <__printf_chk@plt+0x225d8>
   26ca0:	ldrb	r1, [sp, #42]	; 0x2a
   26ca4:	mov	r3, #44	; 0x2c
   26ca8:	ldrb	ip, [sp, #43]	; 0x2b
   26cac:	mov	r0, r4
   26cb0:	ldr	r2, [sp, #48]	; 0x30
   26cb4:	str	r1, [sp, #8]
   26cb8:	mov	r1, #1
   26cbc:	add	r2, r2, #2
   26cc0:	str	r3, [sp]
   26cc4:	str	r2, [sp, #4]
   26cc8:	str	ip, [sp, #12]
   26ccc:	ldr	r2, [sp, #36]	; 0x24
   26cd0:	ldr	r3, [sp, #24]
   26cd4:	bl	3df8 <__fprintf_chk@plt>
   26cd8:	ldr	r3, [sp, #48]	; 0x30
   26cdc:	cmp	r3, #0
   26ce0:	movne	r8, #0
   26ce4:	beq	26d10 <__printf_chk@plt+0x22570>
   26ce8:	ldr	r3, [sp, #44]	; 0x2c
   26cec:	mov	r1, #1
   26cf0:	mov	r0, r4
   26cf4:	mov	r2, r5
   26cf8:	ldrb	r3, [r3, r8]
   26cfc:	add	r8, r8, r1
   26d00:	bl	3df8 <__fprintf_chk@plt>
   26d04:	ldr	r3, [sp, #48]	; 0x30
   26d08:	cmp	r3, r8
   26d0c:	bhi	26ce8 <__printf_chk@plt+0x22548>
   26d10:	mov	r1, r4
   26d14:	mov	r0, #10
   26d18:	bl	43b0 <fputc@plt>
   26d1c:	ldr	r0, [sp, #44]	; 0x2c
   26d20:	bl	3bdc <free@plt>
   26d24:	mov	r8, #1
   26d28:	add	r6, r6, #1
   26d2c:	uxtb	r6, r6
   26d30:	cmp	r6, #3
   26d34:	bne	26c6c <__printf_chk@plt+0x224cc>
   26d38:	cmp	r8, #0
   26d3c:	bne	26d58 <__printf_chk@plt+0x225b8>
   26d40:	ldr	r1, [pc, #112]	; 26db8 <__printf_chk@plt+0x22618>
   26d44:	ldr	r0, [pc, #112]	; 26dbc <__printf_chk@plt+0x2261c>
   26d48:	add	r1, pc, r1
   26d4c:	add	r0, pc, r0
   26d50:	add	r1, r1, #16
   26d54:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   26d58:	ldr	r6, [sp, #20]
   26d5c:	mov	r0, r8
   26d60:	ldr	r2, [sp, #52]	; 0x34
   26d64:	ldr	r3, [r6]
   26d68:	cmp	r2, r3
   26d6c:	bne	26da0 <__printf_chk@plt+0x22600>
   26d70:	add	sp, sp, #60	; 0x3c
   26d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26d78:	ldrb	r3, [sp, #42]	; 0x2a
   26d7c:	mov	r0, r4
   26d80:	ldrb	ip, [sp, #43]	; 0x2b
   26d84:	mov	r1, #1
   26d88:	ldr	r2, [sp, #32]
   26d8c:	str	r3, [sp]
   26d90:	str	ip, [sp, #4]
   26d94:	ldr	r3, [sp, #24]
   26d98:	bl	3df8 <__fprintf_chk@plt>
   26d9c:	b	26cd8 <__printf_chk@plt+0x22538>
   26da0:	bl	41b8 <__stack_chk_fail@plt>
   26da4:	andeq	pc, r4, r8, lsl #30
   26da8:	andeq	r0, r0, r8, lsl #9
   26dac:	andeq	r1, r2, r8, ror #7
   26db0:	andeq	r0, r2, r0, ror #29
   26db4:	andeq	r1, r2, r4, lsr #7
   26db8:	andeq	r1, r2, r4, lsr #32
   26dbc:	andeq	r1, r2, ip, asr #5
   26dc0:	push	{r4, lr}
   26dc4:	bl	42e4 <SSLeay@plt>
   26dc8:	ldr	r4, [pc, #92]	; 26e2c <__printf_chk@plt+0x2268c>
   26dcc:	add	r4, pc, r4
   26dd0:	mov	r1, r0
   26dd4:	movw	r0, #8383	; 0x20bf
   26dd8:	movt	r0, #4096	; 0x1000
   26ddc:	bl	3d0f0 <__printf_chk@plt+0x38950>
   26de0:	cmp	r0, #0
   26de4:	beq	26e10 <__printf_chk@plt+0x22670>
   26de8:	ldr	r3, [pc, #64]	; 26e30 <__printf_chk@plt+0x22690>
   26dec:	ldr	r0, [r4, r3]
   26df0:	bl	42f54 <__libc_csu_fini@@Base+0x4>
   26df4:	bl	41628 <__printf_chk@plt+0x3ce88>
   26df8:	bl	465c <RAND_status@plt>
   26dfc:	cmp	r0, #1
   26e00:	popeq	{r4, pc}
   26e04:	ldr	r0, [pc, #40]	; 26e34 <__printf_chk@plt+0x22694>
   26e08:	add	r0, pc, r0
   26e0c:	bl	1c8d4 <__printf_chk@plt+0x18134>
   26e10:	bl	42e4 <SSLeay@plt>
   26e14:	movw	r1, #8383	; 0x20bf
   26e18:	movt	r1, #4096	; 0x1000
   26e1c:	mov	r2, r0
   26e20:	ldr	r0, [pc, #16]	; 26e38 <__printf_chk@plt+0x22698>
   26e24:	add	r0, pc, r0
   26e28:	bl	1c8d4 <__printf_chk@plt+0x18134>
   26e2c:	andeq	pc, r4, r8, asr #26
   26e30:			; <UNDEFINED> instruction: 0x000004bc
   26e34:	andeq	r1, r2, ip, ror r2
   26e38:	andeq	r1, r2, r4, lsr #4
   26e3c:	mvn	r0, #0
   26e40:	bx	lr
   26e44:	ldr	r3, [pc, #96]	; 26eac <__printf_chk@plt+0x2270c>
   26e48:	push	{r4, r5, r6, lr}
   26e4c:	add	r3, pc, r3
   26e50:	mov	r5, r0
   26e54:	ldr	r4, [r3]
   26e58:	cmp	r4, #0
   26e5c:	beq	26ea4 <__printf_chk@plt+0x22704>
   26e60:	ldr	r6, [pc, #72]	; 26eb0 <__printf_chk@plt+0x22710>
   26e64:	add	r6, pc, r6
   26e68:	b	26e78 <__printf_chk@plt+0x226d8>
   26e6c:	ldr	r4, [r4, #108]	; 0x6c
   26e70:	cmp	r4, #0
   26e74:	beq	26ea4 <__printf_chk@plt+0x22704>
   26e78:	mov	r0, r6
   26e7c:	mov	r1, r4
   26e80:	ldr	r2, [r4]
   26e84:	bl	1efcc <__printf_chk@plt+0x1a82c>
   26e88:	mov	r0, r5
   26e8c:	ldr	r1, [r4]
   26e90:	bl	4590 <strcmp@plt>
   26e94:	cmp	r0, #0
   26e98:	bne	26e6c <__printf_chk@plt+0x226cc>
   26e9c:	mov	r0, r4
   26ea0:	pop	{r4, r5, r6, pc}
   26ea4:	mov	r0, #0
   26ea8:	pop	{r4, r5, r6, pc}
   26eac:			; <UNDEFINED> instruction: 0x000515b4
   26eb0:			; <UNDEFINED> instruction: 0x000212b4
   26eb4:	subs	ip, r1, #1
   26eb8:	bxeq	lr
   26ebc:	add	r0, r0, r1
   26ec0:	mov	r3, ip
   26ec4:	mov	r1, #0
   26ec8:	b	26ee0 <__printf_chk@plt+0x22740>
   26ecc:	cmp	ip, r3
   26ed0:	beq	26ee0 <__printf_chk@plt+0x22740>
   26ed4:	ldrb	r2, [r0, #-1]
   26ed8:	cmp	r2, #32
   26edc:	bxne	lr
   26ee0:	subs	r3, r3, #1
   26ee4:	strb	r1, [r0, #-1]!
   26ee8:	bne	26ecc <__printf_chk@plt+0x2272c>
   26eec:	bx	lr
   26ef0:	push	{r4, r5, r6, r7, r8, lr}
   26ef4:	mov	lr, #168	; 0xa8
   26ef8:	mla	lr, lr, r2, r1
   26efc:	ldr	ip, [pc, #240]	; 26ff4 <__printf_chk@plt+0x22854>
   26f00:	ldr	r2, [pc, #240]	; 26ff8 <__printf_chk@plt+0x22858>
   26f04:	sub	sp, sp, #8
   26f08:	add	ip, pc, ip
   26f0c:	mov	r1, r3
   26f10:	ldr	r7, [sp, #32]
   26f14:	mov	r5, r0
   26f18:	ldr	r6, [ip, r2]
   26f1c:	ldr	r4, [lr, #160]	; 0xa0
   26f20:	ldr	r3, [r0, #108]	; 0x6c
   26f24:	mov	r2, r7
   26f28:	ldr	ip, [r6]
   26f2c:	mov	r0, #0
   26f30:	str	r0, [sp]
   26f34:	mov	r0, r4
   26f38:	ldr	r8, [sp, #36]	; 0x24
   26f3c:	str	ip, [sp, #4]
   26f40:	blx	r3
   26f44:	cmp	r0, #0
   26f48:	bne	26fd4 <__printf_chk@plt+0x22834>
   26f4c:	mov	r1, r8
   26f50:	mov	r3, sp
   26f54:	ldr	ip, [r5, #112]	; 0x70
   26f58:	mov	r0, r4
   26f5c:	mov	r2, #1
   26f60:	blx	ip
   26f64:	ldr	r1, [sp]
   26f68:	subs	r3, r0, #0
   26f6c:	bne	26f7c <__printf_chk@plt+0x227dc>
   26f70:	cmp	r1, #1
   26f74:	moveq	r7, r3
   26f78:	beq	26f90 <__printf_chk@plt+0x227f0>
   26f7c:	ldr	r0, [pc, #120]	; 26ffc <__printf_chk@plt+0x2285c>
   26f80:	mov	r2, r7
   26f84:	mvn	r7, #0
   26f88:	add	r0, pc, r0
   26f8c:	bl	1efcc <__printf_chk@plt+0x1a82c>
   26f90:	ldr	r2, [r5, #116]	; 0x74
   26f94:	mov	r0, r4
   26f98:	blx	r2
   26f9c:	subs	r1, r0, #0
   26fa0:	moveq	r0, r7
   26fa4:	bne	26fc0 <__printf_chk@plt+0x22820>
   26fa8:	ldr	r2, [sp, #4]
   26fac:	ldr	r3, [r6]
   26fb0:	cmp	r2, r3
   26fb4:	bne	26ff0 <__printf_chk@plt+0x22850>
   26fb8:	add	sp, sp, #8
   26fbc:	pop	{r4, r5, r6, r7, r8, pc}
   26fc0:	ldr	r0, [pc, #56]	; 27000 <__printf_chk@plt+0x22860>
   26fc4:	add	r0, pc, r0
   26fc8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   26fcc:	mov	r0, r7
   26fd0:	b	26fa8 <__printf_chk@plt+0x22808>
   26fd4:	mov	r2, r0
   26fd8:	ldr	r0, [pc, #36]	; 27004 <__printf_chk@plt+0x22864>
   26fdc:	mov	r1, r7
   26fe0:	add	r0, pc, r0
   26fe4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   26fe8:	mvn	r0, #0
   26fec:	b	26fa8 <__printf_chk@plt+0x22808>
   26ff0:	bl	41b8 <__stack_chk_fail@plt>
   26ff4:	andeq	pc, r4, ip, lsl #24
   26ff8:	andeq	r0, r0, r8, lsl #9
   26ffc:	andeq	r1, r2, r8, asr #3
   27000:	andeq	r1, r2, r0, asr #3
   27004:	andeq	r1, r2, r4, asr #2
   27008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2700c:	sub	sp, sp, #1120	; 0x460
   27010:	ldr	lr, [pc, #852]	; 2736c <__printf_chk@plt+0x22bcc>
   27014:	sub	sp, sp, #12
   27018:	ldr	r5, [pc, #848]	; 27370 <__printf_chk@plt+0x22bd0>
   2701c:	add	r8, sp, #64	; 0x40
   27020:	add	lr, pc, lr
   27024:	str	r3, [sp, #16]
   27028:	str	r0, [sp, #20]
   2702c:	add	r5, pc, r5
   27030:	str	r1, [sp, #24]
   27034:	mov	ip, r8
   27038:	str	r2, [sp, #28]
   2703c:	mov	r4, #0
   27040:	ldm	lr!, {r0, r1, r2, r3}
   27044:	add	r6, sp, #56	; 0x38
   27048:	ldr	r7, [pc, #804]	; 27374 <__printf_chk@plt+0x22bd4>
   2704c:	mov	sl, #1
   27050:	ldr	r7, [r5, r7]
   27054:	stmia	ip!, {r0, r1, r2, r3}
   27058:	ldm	lr!, {r0, r1, r2, r3}
   2705c:	str	r7, [sp, #12]
   27060:	add	r7, sp, #40	; 0x28
   27064:	ldr	r9, [sp, #12]
   27068:	str	r4, [sp, #44]	; 0x2c
   2706c:	ldr	lr, [lr]
   27070:	ldr	r5, [r9]
   27074:	stmia	ip!, {r0, r1, r2, r3}
   27078:	mov	r1, r4
   2707c:	ldr	r0, [sp, #16]
   27080:	sub	r2, r6, #8
   27084:	str	r4, [sp, #56]	; 0x38
   27088:	sub	r3, r7, #1
   2708c:	str	lr, [ip]
   27090:	str	r2, [sp, #68]	; 0x44
   27094:	str	r3, [sp, #92]	; 0x5c
   27098:	mov	r3, #3
   2709c:	str	r5, [sp, #1124]	; 0x464
   270a0:	str	r4, [sp, #60]	; 0x3c
   270a4:	str	r3, [sp, #48]	; 0x30
   270a8:	strb	sl, [sp, #39]	; 0x27
   270ac:	str	sl, [sp, #52]	; 0x34
   270b0:	bl	3ce4 <RSA_get_ex_data@plt>
   270b4:	subs	r4, r0, #0
   270b8:	beq	27348 <__printf_chk@plt+0x22ba8>
   270bc:	ldr	r3, [r4]
   270c0:	cmp	r3, #0
   270c4:	beq	27308 <__printf_chk@plt+0x22b68>
   270c8:	ldr	r2, [r3, #100]	; 0x64
   270cc:	cmp	r2, #0
   270d0:	beq	27308 <__printf_chk@plt+0x22b68>
   270d4:	ldr	r2, [r3, #96]	; 0x60
   270d8:	mov	r5, #168	; 0xa8
   270dc:	ldr	r1, [r4, #4]
   270e0:	ldr	r9, [r3, #8]
   270e4:	mla	r5, r5, r1, r2
   270e8:	ldr	r3, [r5, #96]	; 0x60
   270ec:	tst	r3, #4
   270f0:	beq	271ac <__printf_chk@plt+0x22a0c>
   270f4:	ldr	fp, [r5, #164]	; 0xa4
   270f8:	cmp	fp, #0
   270fc:	bne	271ac <__printf_chk@plt+0x22a0c>
   27100:	ldr	r2, [pc, #624]	; 27378 <__printf_chk@plt+0x22bd8>
   27104:	add	r2, pc, r2
   27108:	ldr	r2, [r2]
   2710c:	cmp	r2, #0
   27110:	beq	27320 <__printf_chk@plt+0x22b80>
   27114:	tst	r3, #256	; 0x100
   27118:	bne	272b0 <__printf_chk@plt+0x22b10>
   2711c:	add	fp, sp, #100	; 0x64
   27120:	ldr	r2, [pc, #596]	; 2737c <__printf_chk@plt+0x22bdc>
   27124:	mov	r1, #1024	; 0x400
   27128:	str	r5, [sp, #4]
   2712c:	mov	r3, r1
   27130:	add	r2, pc, r2
   27134:	mov	r0, fp
   27138:	str	r2, [sp]
   2713c:	mov	r2, sl
   27140:	bl	4470 <__snprintf_chk@plt>
   27144:	mov	r0, fp
   27148:	mov	r1, #4
   2714c:	bl	20ef0 <__printf_chk@plt+0x1c750>
   27150:	subs	fp, r0, #0
   27154:	beq	27360 <__printf_chk@plt+0x22bc0>
   27158:	bl	4458 <strlen@plt>
   2715c:	ldr	ip, [r9, #76]	; 0x4c
   27160:	mov	r2, fp
   27164:	mov	r1, sl
   27168:	mov	r3, r0
   2716c:	ldr	r0, [r5, #160]	; 0xa0
   27170:	blx	ip
   27174:	mov	r3, r0
   27178:	mov	r0, fp
   2717c:	str	r3, [sp, #8]
   27180:	bl	4458 <strlen@plt>
   27184:	mov	r1, r0
   27188:	mov	r0, fp
   2718c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   27190:	mov	r0, fp
   27194:	bl	3bdc <free@plt>
   27198:	ldr	r3, [sp, #8]
   2719c:	bics	r1, r3, #256	; 0x100
   271a0:	moveq	r3, #1
   271a4:	streq	r3, [r5, #164]	; 0xa4
   271a8:	bne	272f0 <__printf_chk@plt+0x22b50>
   271ac:	ldr	r1, [r4, #68]	; 0x44
   271b0:	mov	ip, #3
   271b4:	ldr	r2, [r4, #72]	; 0x48
   271b8:	mov	r3, r8
   271bc:	str	r1, [sp, #80]	; 0x50
   271c0:	str	r2, [sp, #84]	; 0x54
   271c4:	ldm	r4, {r1, r2}
   271c8:	ldr	r0, [r1, #8]
   271cc:	ldr	r1, [r1, #96]	; 0x60
   271d0:	str	r7, [sp, #4]
   271d4:	str	ip, [sp]
   271d8:	bl	26ef0 <__printf_chk@plt+0x22750>
   271dc:	cmp	r0, #0
   271e0:	blt	27270 <__printf_chk@plt+0x22ad0>
   271e4:	sub	r1, r6, #4
   271e8:	ldr	r3, [r9, #172]	; 0xac
   271ec:	ldr	r0, [r5, #160]	; 0xa0
   271f0:	ldr	r2, [sp, #40]	; 0x28
   271f4:	blx	r3
   271f8:	subs	r1, r0, #0
   271fc:	bne	2725c <__printf_chk@plt+0x22abc>
   27200:	ldr	r0, [sp, #16]
   27204:	sub	r6, r6, #12
   27208:	bl	4680 <RSA_size@plt>
   2720c:	ldr	lr, [r5, #160]	; 0xa0
   27210:	ldr	r1, [sp, #24]
   27214:	str	r6, [sp]
   27218:	ldr	r2, [sp, #20]
   2721c:	ldr	ip, [r9, #176]	; 0xb0
   27220:	ldr	r3, [sp, #28]
   27224:	str	r0, [sp, #44]	; 0x2c
   27228:	mov	r0, lr
   2722c:	blx	ip
   27230:	subs	r1, r0, #0
   27234:	bne	272dc <__printf_chk@plt+0x22b3c>
   27238:	ldr	r0, [sp, #44]	; 0x2c
   2723c:	ldr	r9, [sp, #12]
   27240:	ldr	r2, [sp, #1124]	; 0x464
   27244:	ldr	r3, [r9]
   27248:	cmp	r2, r3
   2724c:	bne	27368 <__printf_chk@plt+0x22bc8>
   27250:	add	sp, sp, #1120	; 0x460
   27254:	add	sp, sp, #12
   27258:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2725c:	ldr	r0, [pc, #284]	; 27380 <__printf_chk@plt+0x22be0>
   27260:	add	r0, pc, r0
   27264:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27268:	mvn	r0, #0
   2726c:	b	2723c <__printf_chk@plt+0x22a9c>
   27270:	ldr	r1, [r4]
   27274:	mov	ip, #2
   27278:	ldr	r2, [r4, #4]
   2727c:	mov	r3, r8
   27280:	ldr	r0, [r1, #8]
   27284:	ldr	r1, [r1, #96]	; 0x60
   27288:	str	r7, [sp, #4]
   2728c:	str	ip, [sp]
   27290:	bl	26ef0 <__printf_chk@plt+0x22750>
   27294:	cmp	r0, #0
   27298:	bge	271e4 <__printf_chk@plt+0x22a44>
   2729c:	ldr	r0, [pc, #224]	; 27384 <__printf_chk@plt+0x22be4>
   272a0:	add	r0, pc, r0
   272a4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   272a8:	mvn	r0, #0
   272ac:	b	2723c <__printf_chk@plt+0x22a9c>
   272b0:	ldr	r0, [pc, #208]	; 27388 <__printf_chk@plt+0x22be8>
   272b4:	add	r0, pc, r0
   272b8:	bl	1ef64 <__printf_chk@plt+0x1a7c4>
   272bc:	mov	r3, fp
   272c0:	mov	r2, fp
   272c4:	mov	r1, sl
   272c8:	ldr	ip, [r9, #76]	; 0x4c
   272cc:	ldr	r0, [r5, #160]	; 0xa0
   272d0:	blx	ip
   272d4:	mov	r3, r0
   272d8:	b	2719c <__printf_chk@plt+0x229fc>
   272dc:	ldr	r0, [pc, #168]	; 2738c <__printf_chk@plt+0x22bec>
   272e0:	add	r0, pc, r0
   272e4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   272e8:	mvn	r0, #0
   272ec:	b	2723c <__printf_chk@plt+0x22a9c>
   272f0:	ldr	r0, [pc, #152]	; 27390 <__printf_chk@plt+0x22bf0>
   272f4:	mov	r1, r3
   272f8:	add	r0, pc, r0
   272fc:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27300:	mvn	r0, #0
   27304:	b	2723c <__printf_chk@plt+0x22a9c>
   27308:	ldr	r0, [pc, #132]	; 27394 <__printf_chk@plt+0x22bf4>
   2730c:	ldr	r1, [sp, #16]
   27310:	add	r0, pc, r0
   27314:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27318:	mvn	r0, #0
   2731c:	b	2723c <__printf_chk@plt+0x22a9c>
   27320:	ldr	r1, [pc, #112]	; 27398 <__printf_chk@plt+0x22bf8>
   27324:	tst	r3, #256	; 0x100
   27328:	add	r1, pc, r1
   2732c:	ldreq	r1, [pc, #104]	; 2739c <__printf_chk@plt+0x22bfc>
   27330:	addeq	r1, pc, r1
   27334:	ldr	r0, [pc, #100]	; 273a0 <__printf_chk@plt+0x22c00>
   27338:	add	r0, pc, r0
   2733c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27340:	mvn	r0, #0
   27344:	b	2723c <__printf_chk@plt+0x22a9c>
   27348:	ldr	r0, [pc, #84]	; 273a4 <__printf_chk@plt+0x22c04>
   2734c:	ldr	r1, [sp, #16]
   27350:	add	r0, pc, r0
   27354:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27358:	mvn	r0, #0
   2735c:	b	2723c <__printf_chk@plt+0x22a9c>
   27360:	mvn	r0, #0
   27364:	b	2723c <__printf_chk@plt+0x22a9c>
   27368:	bl	41b8 <__stack_chk_fail@plt>
   2736c:	andeq	r1, r2, r8, ror r0
   27370:	andeq	pc, r4, r8, ror #21
   27374:	andeq	r0, r0, r8, lsl #9
   27378:	andeq	r0, r5, r0, lsr #11
   2737c:	andeq	r1, r2, r0, lsl r1
   27380:	andeq	r1, r2, r4, lsr #32
   27384:	andeq	r0, r2, ip, asr #31
   27388:	andeq	r0, r2, r4, ror #30
   2738c:			; <UNDEFINED> instruction: 0x00020fbc
   27390:	andeq	r0, r2, r0, ror #30
   27394:	andeq	r0, r2, ip, asr #29
   27398:	andeq	r0, r2, ip, ror lr
   2739c:	andeq	lr, r1, r0, lsl r6
   273a0:	andeq	r0, r2, ip, asr #29
   273a4:	andeq	r0, r2, r8, ror #28
   273a8:	push	{r3, r4, r5, r6, r7, lr}
   273ac:	mov	r6, r0
   273b0:	ldr	r0, [pc, #212]	; 2748c <__printf_chk@plt+0x22cec>
   273b4:	mov	r1, r6
   273b8:	ldr	r3, [r6, #100]	; 0x64
   273bc:	add	r0, pc, r0
   273c0:	ldr	r2, [r6, #104]	; 0x68
   273c4:	bl	1efcc <__printf_chk@plt+0x1a82c>
   273c8:	ldr	r3, [r6, #100]	; 0x64
   273cc:	cmp	r3, #0
   273d0:	popeq	{r3, r4, r5, r6, r7, pc}
   273d4:	ldr	r2, [r6, #88]	; 0x58
   273d8:	mov	r4, #0
   273dc:	ldr	r7, [pc, #172]	; 27490 <__printf_chk@plt+0x22cf0>
   273e0:	mov	r5, r4
   273e4:	cmp	r2, #0
   273e8:	add	r7, pc, r7
   273ec:	bne	27404 <__printf_chk@plt+0x22c64>
   273f0:	b	27440 <__printf_chk@plt+0x22ca0>
   273f4:	add	r5, r5, #1
   273f8:	add	r4, r4, #168	; 0xa8
   273fc:	cmp	r5, r2
   27400:	bcs	27440 <__printf_chk@plt+0x22ca0>
   27404:	ldr	r3, [r6, #96]	; 0x60
   27408:	add	r3, r3, r4
   2740c:	ldr	r0, [r3, #160]	; 0xa0
   27410:	cmp	r0, #0
   27414:	beq	273f4 <__printf_chk@plt+0x22c54>
   27418:	ldr	r3, [r6, #8]
   2741c:	ldr	r3, [r3, #56]	; 0x38
   27420:	blx	r3
   27424:	subs	r1, r0, #0
   27428:	bne	27470 <__printf_chk@plt+0x22cd0>
   2742c:	ldr	r2, [r6, #88]	; 0x58
   27430:	add	r5, r5, #1
   27434:	add	r4, r4, #168	; 0xa8
   27438:	cmp	r5, r2
   2743c:	bcc	27404 <__printf_chk@plt+0x22c64>
   27440:	ldr	r3, [r6, #8]
   27444:	mov	r0, #0
   27448:	ldr	r3, [r3, #8]
   2744c:	blx	r3
   27450:	subs	r1, r0, #0
   27454:	bne	2747c <__printf_chk@plt+0x22cdc>
   27458:	mov	r3, #0
   2745c:	ldr	r0, [r6, #4]
   27460:	str	r3, [r6, #100]	; 0x64
   27464:	str	r3, [r6, #8]
   27468:	pop	{r3, r4, r5, r6, r7, lr}
   2746c:	b	3d68 <dlclose@plt>
   27470:	mov	r0, r7
   27474:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27478:	b	2742c <__printf_chk@plt+0x22c8c>
   2747c:	ldr	r0, [pc, #16]	; 27494 <__printf_chk@plt+0x22cf4>
   27480:	add	r0, pc, r0
   27484:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27488:	b	27458 <__printf_chk@plt+0x22cb8>
   2748c:	strdeq	r0, [r2], -r4
   27490:	strdeq	r0, [r2], -ip
   27494:	andeq	r0, r2, r0, lsl #29
   27498:	push	{r4, lr}
   2749c:	mov	r4, r0
   274a0:	ldr	r0, [pc, #96]	; 27508 <__printf_chk@plt+0x22d68>
   274a4:	mov	r1, r4
   274a8:	ldr	r2, [r4, #104]	; 0x68
   274ac:	add	r0, pc, r0
   274b0:	bl	1efcc <__printf_chk@plt+0x1a82c>
   274b4:	ldr	r0, [r4, #104]	; 0x68
   274b8:	mvn	r1, #0
   274bc:	bl	42320 <__printf_chk@plt+0x3db80>
   274c0:	cmp	r0, #0
   274c4:	str	r0, [r4, #104]	; 0x68
   274c8:	popgt	{r4, pc}
   274cc:	ldr	r3, [r4, #100]	; 0x64
   274d0:	cmp	r3, #0
   274d4:	bne	274f4 <__printf_chk@plt+0x22d54>
   274d8:	ldr	r0, [r4, #92]	; 0x5c
   274dc:	bl	3bdc <free@plt>
   274e0:	ldr	r0, [r4, #96]	; 0x60
   274e4:	bl	3bdc <free@plt>
   274e8:	mov	r0, r4
   274ec:	pop	{r4, lr}
   274f0:	b	3bdc <free@plt>
   274f4:	ldr	r0, [pc, #16]	; 2750c <__printf_chk@plt+0x22d6c>
   274f8:	mov	r1, r4
   274fc:	add	r0, pc, r0
   27500:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27504:	b	274d8 <__printf_chk@plt+0x22d38>
   27508:	andeq	r0, r2, ip, ror #28
   2750c:	andeq	r0, r2, r4, asr #28
   27510:	push	{r3, r4, r5, lr}
   27514:	mov	r1, #0
   27518:	mov	r5, r0
   2751c:	bl	3ce4 <RSA_get_ex_data@plt>
   27520:	subs	r4, r0, #0
   27524:	beq	2756c <__printf_chk@plt+0x22dcc>
   27528:	ldr	r3, [r4, #8]
   2752c:	cmp	r3, #0
   27530:	mvneq	r5, #0
   27534:	beq	27544 <__printf_chk@plt+0x22da4>
   27538:	mov	r0, r5
   2753c:	blx	r3
   27540:	mov	r5, r0
   27544:	ldr	r0, [r4]
   27548:	cmp	r0, #0
   2754c:	beq	27554 <__printf_chk@plt+0x22db4>
   27550:	bl	27498 <__printf_chk@plt+0x22cf8>
   27554:	ldr	r0, [r4, #68]	; 0x44
   27558:	bl	3bdc <free@plt>
   2755c:	mov	r0, r4
   27560:	bl	3bdc <free@plt>
   27564:	mov	r0, r5
   27568:	pop	{r3, r4, r5, pc}
   2756c:	mvn	r5, #0
   27570:	b	27564 <__printf_chk@plt+0x22dc4>
   27574:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27578:	sub	sp, sp, #76	; 0x4c
   2757c:	ldr	ip, [r0, #96]	; 0x60
   27580:	mov	sl, r0
   27584:	str	r1, [sp, #8]
   27588:	mov	r4, #168	; 0xa8
   2758c:	ldr	r5, [sp, #8]
   27590:	mov	r1, r2
   27594:	ldr	r0, [pc, #1348]	; 27ae0 <__printf_chk@plt+0x23340>
   27598:	mov	r2, #1
   2759c:	ldr	lr, [pc, #1344]	; 27ae4 <__printf_chk@plt+0x23344>
   275a0:	mla	ip, r4, r5, ip
   275a4:	add	r0, pc, r0
   275a8:	ldr	r5, [sp, #112]	; 0x70
   275ac:	mov	r4, r3
   275b0:	ldr	lr, [r0, lr]
   275b4:	ldr	r6, [sl, #8]
   275b8:	str	r5, [sp, #24]
   275bc:	ldr	r0, [lr]
   275c0:	ldr	r5, [ip, #160]	; 0xa0
   275c4:	ldr	ip, [sp, #116]	; 0x74
   275c8:	str	r0, [sp, #68]	; 0x44
   275cc:	ldr	r3, [r6, #108]	; 0x6c
   275d0:	mov	r0, r5
   275d4:	str	lr, [sp, #4]
   275d8:	str	ip, [sp, #12]
   275dc:	blx	r3
   275e0:	cmp	r0, #0
   275e4:	bne	27ac4 <__printf_chk@plt+0x23324>
   275e8:	ldr	ip, [pc, #1272]	; 27ae8 <__printf_chk@plt+0x23348>
   275ec:	add	r7, sp, #60	; 0x3c
   275f0:	add	fp, sp, #64	; 0x40
   275f4:	str	sl, [sp]
   275f8:	add	ip, pc, ip
   275fc:	str	ip, [sp, #28]
   27600:	ldr	ip, [pc, #1252]	; 27aec <__printf_chk@plt+0x2334c>
   27604:	mov	sl, r7
   27608:	add	ip, pc, ip
   2760c:	str	ip, [sp, #32]
   27610:	ldr	ip, [pc, #1240]	; 27af0 <__printf_chk@plt+0x23350>
   27614:	add	ip, pc, ip
   27618:	str	ip, [sp, #36]	; 0x24
   2761c:	ldr	ip, [pc, #1232]	; 27af4 <__printf_chk@plt+0x23354>
   27620:	add	ip, pc, ip
   27624:	str	ip, [sp, #40]	; 0x28
   27628:	ldr	ip, [pc, #1224]	; 27af8 <__printf_chk@plt+0x23358>
   2762c:	add	ip, pc, ip
   27630:	str	ip, [sp, #44]	; 0x2c
   27634:	ldr	ip, [pc, #1216]	; 27afc <__printf_chk@plt+0x2335c>
   27638:	add	ip, pc, ip
   2763c:	str	ip, [sp, #16]
   27640:	cmp	r0, #2
   27644:	ble	27934 <__printf_chk@plt+0x23194>
   27648:	ldr	ip, [r6, #112]	; 0x70
   2764c:	mov	r0, r5
   27650:	mov	r1, sl
   27654:	mov	r2, #1
   27658:	mov	r3, fp
   2765c:	blx	ip
   27660:	subs	r7, r0, #0
   27664:	bne	27974 <__printf_chk@plt+0x231d4>
   27668:	ldr	r3, [sp, #64]	; 0x40
   2766c:	cmp	r3, #0
   27670:	beq	27974 <__printf_chk@plt+0x231d4>
   27674:	ldr	r1, [sp, #60]	; 0x3c
   27678:	mov	r0, r5
   2767c:	ldr	ip, [r6, #100]	; 0x64
   27680:	mov	r2, r4
   27684:	mov	r3, #3
   27688:	blx	ip
   2768c:	subs	r1, r0, #0
   27690:	bne	27954 <__printf_chk@plt+0x231b4>
   27694:	ldr	r3, [r4, #20]
   27698:	cmp	r3, #0
   2769c:	beq	27930 <__printf_chk@plt+0x23190>
   276a0:	ldr	r3, [r4, #32]
   276a4:	cmp	r3, #0
   276a8:	beq	27930 <__printf_chk@plt+0x23190>
   276ac:	mov	r7, r1
   276b0:	mov	r8, r4
   276b4:	ldr	r0, [r8, #8]
   276b8:	cmp	r0, #0
   276bc:	bne	27968 <__printf_chk@plt+0x231c8>
   276c0:	mov	r0, r7
   276c4:	mov	r1, #1
   276c8:	bl	42320 <__printf_chk@plt+0x3db80>
   276cc:	add	r8, r8, #12
   276d0:	cmp	r0, #3
   276d4:	mov	r7, r0
   276d8:	bne	276b4 <__printf_chk@plt+0x22f14>
   276dc:	mov	r3, r0
   276e0:	ldr	ip, [r6, #100]	; 0x64
   276e4:	mov	r0, r5
   276e8:	ldr	r1, [sp, #60]	; 0x3c
   276ec:	mov	r2, r4
   276f0:	blx	ip
   276f4:	subs	r7, r0, #0
   276f8:	bne	279c4 <__printf_chk@plt+0x23224>
   276fc:	ldr	r3, [r4, #12]
   27700:	cmp	r3, #288	; 0x120
   27704:	beq	279d8 <__printf_chk@plt+0x23238>
   27708:	ldr	r3, [r4, #28]
   2770c:	str	r3, [sp, #56]	; 0x38
   27710:	bl	3eac <X509_new@plt>
   27714:	cmp	r0, #0
   27718:	mov	r8, r0
   2771c:	str	r0, [sp, #52]	; 0x34
   27720:	beq	27a38 <__printf_chk@plt+0x23298>
   27724:	add	r0, sp, #52	; 0x34
   27728:	add	r1, sp, #56	; 0x38
   2772c:	ldr	r2, [r4, #32]
   27730:	bl	4410 <d2i_X509@plt>
   27734:	subs	r8, r0, #0
   27738:	beq	27a48 <__printf_chk@plt+0x232a8>
   2773c:	ldr	r0, [sp, #52]	; 0x34
   27740:	bl	45e4 <X509_get_pubkey@plt>
   27744:	cmp	r0, #0
   27748:	beq	27758 <__printf_chk@plt+0x22fb8>
   2774c:	ldr	r3, [r0]
   27750:	cmp	r3, #6
   27754:	beq	27a10 <__printf_chk@plt+0x23270>
   27758:	ldr	r0, [sp, #16]
   2775c:	mov	r8, #0
   27760:	bl	1efcc <__printf_chk@plt+0x1a82c>
   27764:	ldr	r0, [sp, #52]	; 0x34
   27768:	cmp	r0, #0
   2776c:	beq	27774 <__printf_chk@plt+0x22fd4>
   27770:	bl	4350 <X509_free@plt>
   27774:	cmp	r8, #0
   27778:	beq	27918 <__printf_chk@plt+0x23178>
   2777c:	ldr	r3, [r8, #16]
   27780:	cmp	r3, #0
   27784:	beq	279b8 <__printf_chk@plt+0x23218>
   27788:	ldr	r3, [r8, #20]
   2778c:	cmp	r3, #0
   27790:	beq	279b8 <__printf_chk@plt+0x23218>
   27794:	bl	44b8 <RSA_get_default_method@plt>
   27798:	mov	r1, #76	; 0x4c
   2779c:	mov	r9, r0
   277a0:	mov	r0, #1
   277a4:	bl	217d4 <__printf_chk@plt+0x1d034>
   277a8:	ldr	ip, [sp]
   277ac:	mov	r1, #1
   277b0:	mov	r7, r0
   277b4:	str	ip, [r0]
   277b8:	ldr	r0, [ip, #104]	; 0x68
   277bc:	bl	42320 <__printf_chk@plt+0x3db80>
   277c0:	ldr	ip, [sp]
   277c4:	str	r0, [ip, #104]	; 0x68
   277c8:	ldr	ip, [sp, #8]
   277cc:	str	ip, [r7, #4]
   277d0:	ldr	r0, [r4, #8]
   277d4:	cmp	r0, #0
   277d8:	str	r0, [r7, #72]	; 0x48
   277dc:	ble	277f4 <__printf_chk@plt+0x23054>
   277e0:	bl	21798 <__printf_chk@plt+0x1cff8>
   277e4:	ldr	r2, [r7, #72]	; 0x48
   277e8:	str	r0, [r7, #68]	; 0x44
   277ec:	ldr	r1, [r4, #4]
   277f0:	bl	43f8 <memcpy@plt>
   277f4:	ldr	ip, [r9, #32]
   277f8:	add	r1, r7, #12
   277fc:	add	r0, r9, #48	; 0x30
   27800:	mov	r3, r9
   27804:	mov	r2, r1
   27808:	str	r8, [sp, #20]
   2780c:	str	ip, [r7, #8]
   27810:	ldr	r9, [r3]
   27814:	add	r3, r3, #16
   27818:	ldr	r8, [r3, #-12]
   2781c:	add	r2, r2, #16
   27820:	ldr	lr, [r3, #-8]
   27824:	ldr	ip, [r3, #-4]
   27828:	cmp	r3, r0
   2782c:	str	r9, [r2, #-16]
   27830:	str	r8, [r2, #-12]
   27834:	str	lr, [r2, #-8]
   27838:	str	ip, [r2, #-4]
   2783c:	bne	27810 <__printf_chk@plt+0x23070>
   27840:	ldr	ip, [r3]
   27844:	ldr	r3, [r3, #4]
   27848:	ldr	r8, [sp, #20]
   2784c:	str	ip, [r2]
   27850:	str	r3, [r2, #4]
   27854:	ldr	ip, [sp, #28]
   27858:	mov	r0, r8
   2785c:	str	ip, [r7, #12]
   27860:	ldr	ip, [sp, #32]
   27864:	str	ip, [r7, #24]
   27868:	ldr	ip, [sp, #36]	; 0x24
   2786c:	str	ip, [r7, #28]
   27870:	ldr	ip, [sp, #40]	; 0x28
   27874:	str	ip, [r7, #44]	; 0x2c
   27878:	bl	402c <RSA_set_method@plt>
   2787c:	mov	r2, r7
   27880:	mov	r1, #0
   27884:	mov	r0, r8
   27888:	bl	3fa8 <RSA_set_ex_data@plt>
   2788c:	mov	r0, #10
   27890:	bl	ea70 <__printf_chk@plt+0xa2d0>
   27894:	subs	r7, r0, #0
   27898:	beq	279b8 <__printf_chk@plt+0x23218>
   2789c:	ldr	ip, [sp, #12]
   278a0:	mov	r2, #1
   278a4:	ldr	r3, [r7, #4]
   278a8:	str	r8, [r7, #8]
   278ac:	orr	r3, r3, r2
   278b0:	stm	r7, {r2, r3}
   278b4:	ldr	r0, [ip]
   278b8:	cmp	r0, #0
   278bc:	ble	27a5c <__printf_chk@plt+0x232bc>
   278c0:	mov	r8, #0
   278c4:	str	r4, [sp, #20]
   278c8:	ldr	r9, [sp, #24]
   278cc:	mov	r4, r8
   278d0:	mov	r8, ip
   278d4:	b	278f4 <__printf_chk@plt+0x23154>
   278d8:	mov	r0, r4
   278dc:	mov	r1, #1
   278e0:	bl	42320 <__printf_chk@plt+0x3db80>
   278e4:	mov	r4, r0
   278e8:	ldr	r0, [r8]
   278ec:	cmp	r4, r0
   278f0:	bge	27a58 <__printf_chk@plt+0x232b8>
   278f4:	ldr	r2, [r9]
   278f8:	mov	r0, r7
   278fc:	ldr	r1, [r2, r4, lsl #2]
   27900:	bl	eee8 <__printf_chk@plt+0xa748>
   27904:	cmp	r0, #0
   27908:	beq	278d8 <__printf_chk@plt+0x23138>
   2790c:	mov	r0, r7
   27910:	ldr	r4, [sp, #20]
   27914:	bl	e818 <__printf_chk@plt+0xa078>
   27918:	ldr	r0, [r4, #4]
   2791c:	bl	3bdc <free@plt>
   27920:	ldr	r0, [r4, #16]
   27924:	bl	3bdc <free@plt>
   27928:	ldr	r0, [r4, #28]
   2792c:	bl	3bdc <free@plt>
   27930:	mov	r0, #0
   27934:	add	r3, r0, r0, lsl #1
   27938:	mov	r2, #0
   2793c:	mov	r1, #1
   27940:	add	r3, r4, r3, lsl #2
   27944:	str	r2, [r3, #4]
   27948:	str	r2, [r3, #8]
   2794c:	bl	42320 <__printf_chk@plt+0x3db80>
   27950:	b	27640 <__printf_chk@plt+0x22ea0>
   27954:	ldr	r0, [pc, #420]	; 27b00 <__printf_chk@plt+0x23360>
   27958:	add	r0, pc, r0
   2795c:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27960:	mov	r0, r7
   27964:	b	27934 <__printf_chk@plt+0x23194>
   27968:	bl	21798 <__printf_chk@plt+0x1cff8>
   2796c:	str	r0, [r8, #4]
   27970:	b	276c0 <__printf_chk@plt+0x22f20>
   27974:	ldr	r3, [r6, #116]	; 0x74
   27978:	mov	r0, r5
   2797c:	blx	r3
   27980:	subs	r1, r0, #0
   27984:	moveq	r0, r1
   27988:	beq	2799c <__printf_chk@plt+0x231fc>
   2798c:	ldr	r0, [pc, #368]	; 27b04 <__printf_chk@plt+0x23364>
   27990:	add	r0, pc, r0
   27994:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27998:	mov	r0, #0
   2799c:	ldr	r5, [sp, #4]
   279a0:	ldr	r2, [sp, #68]	; 0x44
   279a4:	ldr	r3, [r5]
   279a8:	cmp	r2, r3
   279ac:	bne	27adc <__printf_chk@plt+0x2333c>
   279b0:	add	sp, sp, #76	; 0x4c
   279b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   279b8:	mov	r0, r8
   279bc:	bl	411c <RSA_free@plt>
   279c0:	b	27918 <__printf_chk@plt+0x23178>
   279c4:	ldr	r0, [pc, #316]	; 27b08 <__printf_chk@plt+0x23368>
   279c8:	mov	r1, r7
   279cc:	add	r0, pc, r0
   279d0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   279d4:	b	27918 <__printf_chk@plt+0x23178>
   279d8:	bl	4044 <RSA_new@plt>
   279dc:	subs	r8, r0, #0
   279e0:	beq	27ab4 <__printf_chk@plt+0x23314>
   279e4:	mov	r2, r7
   279e8:	ldr	r1, [r4, #20]
   279ec:	ldr	r0, [r4, #16]
   279f0:	bl	4170 <BN_bin2bn@plt>
   279f4:	mov	r2, r7
   279f8:	str	r0, [r8, #16]
   279fc:	ldr	r0, [r4, #28]
   27a00:	ldr	r1, [r4, #32]
   27a04:	bl	4170 <BN_bin2bn@plt>
   27a08:	str	r0, [r8, #20]
   27a0c:	b	2777c <__printf_chk@plt+0x22fdc>
   27a10:	ldr	r0, [r0, #20]
   27a14:	cmp	r0, #0
   27a18:	beq	27758 <__printf_chk@plt+0x22fb8>
   27a1c:	bl	3ac8 <RSAPublicKey_dup@plt>
   27a20:	subs	r8, r0, #0
   27a24:	bne	27764 <__printf_chk@plt+0x22fc4>
   27a28:	ldr	r0, [pc, #220]	; 27b0c <__printf_chk@plt+0x2336c>
   27a2c:	add	r0, pc, r0
   27a30:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27a34:	b	27764 <__printf_chk@plt+0x22fc4>
   27a38:	ldr	r0, [pc, #208]	; 27b10 <__printf_chk@plt+0x23370>
   27a3c:	add	r0, pc, r0
   27a40:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27a44:	b	27764 <__printf_chk@plt+0x22fc4>
   27a48:	ldr	r0, [pc, #196]	; 27b14 <__printf_chk@plt+0x23374>
   27a4c:	add	r0, pc, r0
   27a50:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27a54:	b	27764 <__printf_chk@plt+0x22fc4>
   27a58:	ldr	r4, [sp, #20]
   27a5c:	ldr	ip, [sp, #24]
   27a60:	mov	r1, #1
   27a64:	ldr	r8, [ip]
   27a68:	bl	42320 <__printf_chk@plt+0x3db80>
   27a6c:	mov	r2, #4
   27a70:	mov	r1, r0
   27a74:	mov	r0, r8
   27a78:	bl	21848 <__printf_chk@plt+0x1d0a8>
   27a7c:	ldr	ip, [sp, #24]
   27a80:	mov	r1, #1
   27a84:	str	r0, [ip]
   27a88:	ldr	ip, [sp, #12]
   27a8c:	ldr	r3, [ip]
   27a90:	str	r7, [r0, r3, lsl #2]
   27a94:	ldr	r0, [ip]
   27a98:	bl	42320 <__printf_chk@plt+0x3db80>
   27a9c:	ldr	ip, [sp, #12]
   27aa0:	mov	r1, r0
   27aa4:	str	r0, [ip]
   27aa8:	ldr	r0, [sp, #44]	; 0x2c
   27aac:	bl	1efcc <__printf_chk@plt+0x1a82c>
   27ab0:	b	27918 <__printf_chk@plt+0x23178>
   27ab4:	ldr	r0, [pc, #92]	; 27b18 <__printf_chk@plt+0x23378>
   27ab8:	add	r0, pc, r0
   27abc:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27ac0:	b	27918 <__printf_chk@plt+0x23178>
   27ac4:	mov	r1, r0
   27ac8:	ldr	r0, [pc, #76]	; 27b1c <__printf_chk@plt+0x2337c>
   27acc:	add	r0, pc, r0
   27ad0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27ad4:	mvn	r0, #0
   27ad8:	b	2799c <__printf_chk@plt+0x231fc>
   27adc:	bl	41b8 <__stack_chk_fail@plt>
   27ae0:	andeq	pc, r4, r0, ror r5	; <UNPREDICTABLE>
   27ae4:	andeq	r0, r0, r8, lsl #9
   27ae8:	andeq	ip, r1, r0, lsr sl
   27aec:			; <UNDEFINED> instruction: 0xfffff9f8
   27af0:			; <UNDEFINED> instruction: 0xfffff820
   27af4:			; <UNDEFINED> instruction: 0xfffffee8
   27af8:	andeq	r0, r2, r4, ror #27
   27afc:	andeq	r0, r2, r0, lsr #27
   27b00:	andeq	r0, r2, r0, lsr sl
   27b04:	strdeq	r0, [r2], -r4
   27b08:			; <UNDEFINED> instruction: 0x000209bc
   27b0c:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   27b10:	andeq	r0, r2, ip, ror r9
   27b14:	andeq	r0, r2, ip, ror r9
   27b18:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   27b1c:	muleq	r2, ip, r8
   27b20:	ldr	r1, [pc, #28]	; 27b44 <__printf_chk@plt+0x233a4>
   27b24:	mov	r2, #0
   27b28:	ldr	r3, [pc, #24]	; 27b48 <__printf_chk@plt+0x233a8>
   27b2c:	add	r1, pc, r1
   27b30:	add	r3, pc, r3
   27b34:	str	r0, [r1]
   27b38:	mov	r0, r2
   27b3c:	stm	r3, {r2, r3}
   27b40:	bx	lr
   27b44:	andeq	pc, r4, r8, ror fp	; <UNPREDICTABLE>
   27b48:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   27b4c:	push	{r4, r5, r6, lr}
   27b50:	ldr	r5, [pc, #84]	; 27bac <__printf_chk@plt+0x2340c>
   27b54:	add	r5, pc, r5
   27b58:	ldr	r4, [r5]
   27b5c:	cmp	r4, #0
   27b60:	popeq	{r4, r5, r6, pc}
   27b64:	ldr	r6, [pc, #68]	; 27bb0 <__printf_chk@plt+0x23410>
   27b68:	add	r6, pc, r6
   27b6c:	ldr	r3, [r4, #108]	; 0x6c
   27b70:	mov	r0, r4
   27b74:	ldr	r2, [r4, #112]	; 0x70
   27b78:	cmp	r3, #0
   27b7c:	strne	r2, [r3, #112]	; 0x70
   27b80:	ldrne	r2, [r4, #112]	; 0x70
   27b84:	ldrne	r3, [r4, #108]	; 0x6c
   27b88:	streq	r2, [r6, #4]
   27b8c:	str	r3, [r2]
   27b90:	bl	273a8 <__printf_chk@plt+0x22c08>
   27b94:	mov	r0, r4
   27b98:	bl	27498 <__printf_chk@plt+0x22cf8>
   27b9c:	ldr	r4, [r5]
   27ba0:	cmp	r4, #0
   27ba4:	bne	27b6c <__printf_chk@plt+0x233cc>
   27ba8:	pop	{r4, r5, r6, pc}
   27bac:	andeq	r0, r5, ip, lsr #17
   27bb0:	muleq	r5, r8, r8
   27bb4:	push	{r4, lr}
   27bb8:	bl	26e44 <__printf_chk@plt+0x226a4>
   27bbc:	subs	r4, r0, #0
   27bc0:	beq	27c0c <__printf_chk@plt+0x2346c>
   27bc4:	ldr	r3, [r4, #108]	; 0x6c
   27bc8:	ldr	r2, [r4, #112]	; 0x70
   27bcc:	cmp	r3, #0
   27bd0:	beq	27bfc <__printf_chk@plt+0x2345c>
   27bd4:	str	r2, [r3, #112]	; 0x70
   27bd8:	ldr	r2, [r4, #112]	; 0x70
   27bdc:	ldr	r3, [r4, #108]	; 0x6c
   27be0:	str	r3, [r2]
   27be4:	mov	r0, r4
   27be8:	bl	273a8 <__printf_chk@plt+0x22c08>
   27bec:	mov	r0, r4
   27bf0:	bl	27498 <__printf_chk@plt+0x22cf8>
   27bf4:	mov	r0, #0
   27bf8:	pop	{r4, pc}
   27bfc:	ldr	r1, [pc, #16]	; 27c14 <__printf_chk@plt+0x23474>
   27c00:	add	r1, pc, r1
   27c04:	str	r2, [r1, #4]
   27c08:	b	27be0 <__printf_chk@plt+0x23440>
   27c0c:	mvn	r0, #0
   27c10:	pop	{r4, pc}
   27c14:	andeq	r0, r5, r0, lsl #16
   27c18:	ldr	ip, [pc, #1712]	; 282d0 <__printf_chk@plt+0x23b30>
   27c1c:	mov	r3, #0
   27c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27c24:	add	ip, pc, ip
   27c28:	ldr	lr, [pc, #1700]	; 282d4 <__printf_chk@plt+0x23b34>
   27c2c:	mov	r6, r2
   27c30:	mov	r2, ip
   27c34:	sub	sp, sp, #188	; 0xbc
   27c38:	mov	r8, r1
   27c3c:	mov	r5, r0
   27c40:	ldr	sl, [ip, lr]
   27c44:	str	r3, [sp, #72]	; 0x48
   27c48:	ldr	r2, [sl]
   27c4c:	str	r3, [r6]
   27c50:	str	r2, [sp, #180]	; 0xb4
   27c54:	bl	26e44 <__printf_chk@plt+0x226a4>
   27c58:	cmp	r0, #0
   27c5c:	beq	27c9c <__printf_chk@plt+0x234fc>
   27c60:	ldr	r1, [pc, #1648]	; 282d8 <__printf_chk@plt+0x23b38>
   27c64:	mov	r2, r5
   27c68:	ldr	r0, [pc, #1644]	; 282dc <__printf_chk@plt+0x23b3c>
   27c6c:	add	r1, pc, r1
   27c70:	add	r0, pc, r0
   27c74:	add	r1, r1, #36	; 0x24
   27c78:	bl	1efcc <__printf_chk@plt+0x1a82c>
   27c7c:	mvn	r3, #0
   27c80:	ldr	r2, [sp, #180]	; 0xb4
   27c84:	mov	r0, r3
   27c88:	ldr	r3, [sl]
   27c8c:	cmp	r2, r3
   27c90:	bne	2823c <__printf_chk@plt+0x23a9c>
   27c94:	add	sp, sp, #188	; 0xbc
   27c98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27c9c:	mov	r0, r5
   27ca0:	mov	r1, #2
   27ca4:	bl	4050 <dlopen@plt>
   27ca8:	subs	fp, r0, #0
   27cac:	beq	27dbc <__printf_chk@plt+0x2361c>
   27cb0:	ldr	r1, [pc, #1576]	; 282e0 <__printf_chk@plt+0x23b40>
   27cb4:	add	r1, pc, r1
   27cb8:	bl	46f8 <dlsym@plt>
   27cbc:	subs	r7, r0, #0
   27cc0:	beq	27dd8 <__printf_chk@plt+0x23638>
   27cc4:	mov	r1, #116	; 0x74
   27cc8:	mov	r0, #1
   27ccc:	bl	217d4 <__printf_chk@plt+0x1d034>
   27cd0:	mov	r4, r0
   27cd4:	mov	r0, r5
   27cd8:	bl	21878 <__printf_chk@plt+0x1d0d8>
   27cdc:	stm	r4, {r0, fp}
   27ce0:	add	r0, sp, #72	; 0x48
   27ce4:	blx	r7
   27ce8:	subs	r2, r0, #0
   27cec:	beq	27d38 <__printf_chk@plt+0x23598>
   27cf0:	ldr	r0, [pc, #1516]	; 282e4 <__printf_chk@plt+0x23b44>
   27cf4:	mov	r1, r5
   27cf8:	add	r0, pc, r0
   27cfc:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27d00:	cmp	r4, #0
   27d04:	beq	27d20 <__printf_chk@plt+0x23580>
   27d08:	ldr	r0, [r4, #92]	; 0x5c
   27d0c:	bl	3bdc <free@plt>
   27d10:	ldr	r0, [r4, #96]	; 0x60
   27d14:	bl	3bdc <free@plt>
   27d18:	mov	r0, r4
   27d1c:	bl	3bdc <free@plt>
   27d20:	cmp	fp, #0
   27d24:	beq	27c7c <__printf_chk@plt+0x234dc>
   27d28:	mov	r0, fp
   27d2c:	bl	3d68 <dlclose@plt>
   27d30:	mvn	r3, #0
   27d34:	b	27c80 <__printf_chk@plt+0x234e0>
   27d38:	ldr	r3, [sp, #72]	; 0x48
   27d3c:	str	r3, [r4, #8]
   27d40:	ldr	r3, [r3, #4]
   27d44:	blx	r3
   27d48:	subs	r2, r0, #0
   27d4c:	bne	27da8 <__printf_chk@plt+0x23608>
   27d50:	ldr	r3, [sp, #72]	; 0x48
   27d54:	add	r0, r4, #12
   27d58:	ldr	r3, [r3, #12]
   27d5c:	blx	r3
   27d60:	subs	r7, r0, #0
   27d64:	beq	27df0 <__printf_chk@plt+0x23650>
   27d68:	ldr	r0, [pc, #1400]	; 282e8 <__printf_chk@plt+0x23b48>
   27d6c:	mov	r2, r7
   27d70:	mov	r1, r5
   27d74:	add	r0, pc, r0
   27d78:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27d7c:	ldr	r3, [sp, #72]	; 0x48
   27d80:	mov	r0, #0
   27d84:	ldr	r3, [r3, #8]
   27d88:	blx	r3
   27d8c:	subs	r2, r0, #0
   27d90:	beq	27d08 <__printf_chk@plt+0x23568>
   27d94:	ldr	r0, [pc, #1360]	; 282ec <__printf_chk@plt+0x23b4c>
   27d98:	mov	r1, r5
   27d9c:	add	r0, pc, r0
   27da0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27da4:	b	27d08 <__printf_chk@plt+0x23568>
   27da8:	ldr	r0, [pc, #1344]	; 282f0 <__printf_chk@plt+0x23b50>
   27dac:	mov	r1, r5
   27db0:	add	r0, pc, r0
   27db4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27db8:	b	27d00 <__printf_chk@plt+0x23560>
   27dbc:	bl	3b10 <dlerror@plt>
   27dc0:	mov	r1, r5
   27dc4:	mov	r2, r0
   27dc8:	ldr	r0, [pc, #1316]	; 282f4 <__printf_chk@plt+0x23b54>
   27dcc:	add	r0, pc, r0
   27dd0:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27dd4:	b	27c7c <__printf_chk@plt+0x234dc>
   27dd8:	bl	3b10 <dlerror@plt>
   27ddc:	mov	r1, r0
   27de0:	ldr	r0, [pc, #1296]	; 282f8 <__printf_chk@plt+0x23b58>
   27de4:	add	r0, pc, r0
   27de8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27dec:	b	27d20 <__printf_chk@plt+0x23580>
   27df0:	add	r3, r4, #14
   27df4:	add	r9, r4, #52	; 0x34
   27df8:	mov	r1, #32
   27dfc:	add	r2, r4, #88	; 0x58
   27e00:	mov	r0, r3
   27e04:	str	r2, [sp, #20]
   27e08:	str	r3, [sp, #16]
   27e0c:	bl	26eb4 <__printf_chk@plt+0x22714>
   27e10:	mov	r0, r9
   27e14:	mov	r1, #32
   27e18:	bl	26eb4 <__printf_chk@plt+0x22714>
   27e1c:	ldrb	r0, [r4, #13]
   27e20:	ldrb	r3, [r4, #12]
   27e24:	mov	r1, r5
   27e28:	str	r9, [sp, #4]
   27e2c:	str	r0, [sp]
   27e30:	ldrb	ip, [r4, #84]	; 0x54
   27e34:	ldr	r0, [pc, #1216]	; 282fc <__printf_chk@plt+0x23b5c>
   27e38:	ldr	r2, [sp, #16]
   27e3c:	str	ip, [sp, #8]
   27e40:	add	r0, pc, r0
   27e44:	ldrb	ip, [r4, #85]	; 0x55
   27e48:	str	ip, [sp, #12]
   27e4c:	bl	1efcc <__printf_chk@plt+0x1a82c>
   27e50:	ldr	r3, [sp, #72]	; 0x48
   27e54:	mov	r1, r7
   27e58:	ldr	r2, [sp, #20]
   27e5c:	mov	r0, #1
   27e60:	ldr	r3, [r3, #20]
   27e64:	blx	r3
   27e68:	subs	r1, r0, #0
   27e6c:	bne	27ee0 <__printf_chk@plt+0x23740>
   27e70:	ldr	r0, [r4, #88]	; 0x58
   27e74:	cmp	r0, #0
   27e78:	bne	27e9c <__printf_chk@plt+0x236fc>
   27e7c:	ldr	r1, [pc, #1148]	; 28300 <__printf_chk@plt+0x23b60>
   27e80:	mov	r2, r5
   27e84:	ldr	r0, [pc, #1144]	; 28304 <__printf_chk@plt+0x23b64>
   27e88:	add	r1, pc, r1
   27e8c:	add	r0, pc, r0
   27e90:	add	r1, r1, #36	; 0x24
   27e94:	bl	1efcc <__printf_chk@plt+0x1a82c>
   27e98:	b	27d7c <__printf_chk@plt+0x235dc>
   27e9c:	mov	r1, #4
   27ea0:	bl	217d4 <__printf_chk@plt+0x1d034>
   27ea4:	ldr	r3, [sp, #72]	; 0x48
   27ea8:	ldr	r2, [sp, #20]
   27eac:	str	r0, [r4, #92]	; 0x5c
   27eb0:	mov	r1, r0
   27eb4:	ldr	r3, [r3, #20]
   27eb8:	mov	r0, #1
   27ebc:	blx	r3
   27ec0:	subs	r7, r0, #0
   27ec4:	beq	27ef0 <__printf_chk@plt+0x23750>
   27ec8:	ldr	r0, [pc, #1080]	; 28308 <__printf_chk@plt+0x23b68>
   27ecc:	mov	r2, r7
   27ed0:	mov	r1, r5
   27ed4:	add	r0, pc, r0
   27ed8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27edc:	b	27d7c <__printf_chk@plt+0x235dc>
   27ee0:	ldr	r0, [pc, #1060]	; 2830c <__printf_chk@plt+0x23b6c>
   27ee4:	add	r0, pc, r0
   27ee8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   27eec:	b	27d7c <__printf_chk@plt+0x235dc>
   27ef0:	ldr	r0, [r4, #88]	; 0x58
   27ef4:	mov	r1, #168	; 0xa8
   27ef8:	bl	217d4 <__printf_chk@plt+0x1d034>
   27efc:	ldr	r2, [r4, #88]	; 0x58
   27f00:	mov	r3, #1
   27f04:	str	r7, [sp, #68]	; 0x44
   27f08:	cmp	r2, #0
   27f0c:	str	r3, [r4, #100]	; 0x64
   27f10:	str	r0, [r4, #96]	; 0x60
   27f14:	beq	2826c <__printf_chk@plt+0x23acc>
   27f18:	ldr	r3, [pc, #1008]	; 28310 <__printf_chk@plt+0x23b70>
   27f1c:	mov	ip, #0
   27f20:	ldr	r1, [pc, #1004]	; 28314 <__printf_chk@plt+0x23b74>
   27f24:	mov	r2, r0
   27f28:	add	r3, pc, r3
   27f2c:	str	r3, [sp, #28]
   27f30:	ldr	r3, [pc, #992]	; 28318 <__printf_chk@plt+0x23b78>
   27f34:	add	r1, pc, r1
   27f38:	str	r1, [sp, #48]	; 0x30
   27f3c:	mov	r9, ip
   27f40:	add	r3, pc, r3
   27f44:	ldr	r1, [pc, #976]	; 2831c <__printf_chk@plt+0x23b7c>
   27f48:	str	r3, [sp, #52]	; 0x34
   27f4c:	ldr	r3, [pc, #972]	; 28320 <__printf_chk@plt+0x23b80>
   27f50:	add	r1, pc, r1
   27f54:	str	r8, [sp, #24]
   27f58:	mov	r8, ip
   27f5c:	add	r3, pc, r3
   27f60:	str	r1, [sp, #56]	; 0x38
   27f64:	str	r3, [sp, #60]	; 0x3c
   27f68:	str	fp, [sp, #40]	; 0x28
   27f6c:	str	r6, [sp, #36]	; 0x24
   27f70:	str	sl, [sp, #44]	; 0x2c
   27f74:	b	27fb0 <__printf_chk@plt+0x23810>
   27f78:	ldr	r1, [pc, #932]	; 28324 <__printf_chk@plt+0x23b84>
   27f7c:	mov	r2, r5
   27f80:	ldr	r0, [pc, #928]	; 28328 <__printf_chk@plt+0x23b88>
   27f84:	mov	r3, r9
   27f88:	add	r1, pc, r1
   27f8c:	add	r0, pc, r0
   27f90:	add	r1, r1, #36	; 0x24
   27f94:	bl	1f034 <__printf_chk@plt+0x1a894>
   27f98:	ldr	r3, [r4, #88]	; 0x58
   27f9c:	add	r9, r9, #1
   27fa0:	add	r8, r8, #168	; 0xa8
   27fa4:	cmp	r3, r9
   27fa8:	bls	281ec <__printf_chk@plt+0x23a4c>
   27fac:	ldr	r2, [r4, #96]	; 0x60
   27fb0:	ldr	r3, [sp, #72]	; 0x48
   27fb4:	add	r7, r2, r8
   27fb8:	ldr	r0, [r4, #92]	; 0x5c
   27fbc:	lsl	r6, r9, #2
   27fc0:	mov	r1, r7
   27fc4:	ldr	r3, [r3, #28]
   27fc8:	ldr	r0, [r0, r9, lsl #2]
   27fcc:	blx	r3
   27fd0:	subs	ip, r0, #0
   27fd4:	bne	281d0 <__printf_chk@plt+0x23a30>
   27fd8:	ldr	r3, [r7, #96]	; 0x60
   27fdc:	tst	r3, #1024	; 0x400
   27fe0:	beq	27f78 <__printf_chk@plt+0x237d8>
   27fe4:	add	fp, r7, #32
   27fe8:	mov	r0, r7
   27fec:	add	sl, r7, #64	; 0x40
   27ff0:	mov	r1, #32
   27ff4:	str	ip, [sp, #16]
   27ff8:	bl	26eb4 <__printf_chk@plt+0x22714>
   27ffc:	mov	r0, fp
   28000:	mov	r1, #32
   28004:	add	r2, r7, #80	; 0x50
   28008:	str	r2, [sp, #20]
   2800c:	bl	26eb4 <__printf_chk@plt+0x22714>
   28010:	mov	r0, sl
   28014:	mov	r1, #16
   28018:	bl	26eb4 <__printf_chk@plt+0x22714>
   2801c:	ldr	r0, [sp, #20]
   28020:	mov	r1, #16
   28024:	bl	26eb4 <__printf_chk@plt+0x22714>
   28028:	str	fp, [sp]
   2802c:	ldr	fp, [sp, #20]
   28030:	mov	r3, r7
   28034:	str	sl, [sp, #4]
   28038:	mov	r1, r5
   2803c:	ldr	r0, [pc, #744]	; 2832c <__printf_chk@plt+0x23b8c>
   28040:	mov	r2, r9
   28044:	str	fp, [sp, #8]
   28048:	ldr	lr, [r7, #96]	; 0x60
   2804c:	add	r0, pc, r0
   28050:	str	lr, [sp, #12]
   28054:	bl	1efcc <__printf_chk@plt+0x1a82c>
   28058:	ldr	r2, [r4, #96]	; 0x60
   2805c:	ldr	r1, [sp, #24]
   28060:	add	r2, r2, r8
   28064:	ldr	r7, [r4, #8]
   28068:	adds	r3, r1, #0
   2806c:	ldr	ip, [sp, #16]
   28070:	ldr	r2, [r2, #96]	; 0x60
   28074:	movne	r3, #1
   28078:	ands	r2, r3, r2, lsr #2
   2807c:	beq	2828c <__printf_chk@plt+0x23aec>
   28080:	ldrb	r3, [r1]
   28084:	cmp	r3, #0
   28088:	beq	282c4 <__printf_chk@plt+0x23b24>
   2808c:	ldr	r0, [r4, #92]	; 0x5c
   28090:	mov	r2, ip
   28094:	add	fp, sp, #80	; 0x50
   28098:	mov	r3, ip
   2809c:	str	fp, [sp]
   280a0:	mov	r1, #6
   280a4:	ldr	r0, [r0, r6]
   280a8:	ldr	ip, [r7, #52]	; 0x34
   280ac:	str	fp, [sp, #32]
   280b0:	blx	ip
   280b4:	subs	r1, r0, #0
   280b8:	bne	282b8 <__printf_chk@plt+0x23b18>
   280bc:	ldr	r0, [sp, #24]
   280c0:	bl	4458 <strlen@plt>
   280c4:	ldr	r2, [sp, #24]
   280c8:	ldr	ip, [r7, #76]	; 0x4c
   280cc:	mov	r1, #1
   280d0:	mov	r3, r0
   280d4:	ldr	r0, [sp, #80]	; 0x50
   280d8:	blx	ip
   280dc:	bics	r2, r0, #256	; 0x100
   280e0:	bne	28240 <__printf_chk@plt+0x23aa0>
   280e4:	ldr	r3, [r4, #96]	; 0x60
   280e8:	mov	r2, #1
   280ec:	add	r3, r3, r8
   280f0:	str	r2, [r3, #164]	; 0xa4
   280f4:	ldr	r6, [sp, #28]
   280f8:	add	sl, sp, #144	; 0x90
   280fc:	ldr	fp, [sp, #28]
   28100:	add	r7, r6, #56	; 0x38
   28104:	add	r6, sp, #108	; 0x6c
   28108:	add	lr, fp, #92	; 0x5c
   2810c:	ldr	ip, [r4, #96]	; 0x60
   28110:	ldm	r7!, {r0, r1, r2, r3}
   28114:	add	ip, ip, r8
   28118:	ldr	fp, [sp, #80]	; 0x50
   2811c:	stmia	r6!, {r0, r1, r2, r3}
   28120:	ldm	r7!, {r0, r1, r2, r3}
   28124:	str	fp, [ip, #160]	; 0xa0
   28128:	mov	ip, sl
   2812c:	mov	fp, #2
   28130:	str	fp, [sp, #76]	; 0x4c
   28134:	mov	fp, #1
   28138:	str	fp, [sp, #80]	; 0x50
   2813c:	stmia	r6!, {r0, r1, r2, r3}
   28140:	ldm	lr!, {r0, r1, r2, r3}
   28144:	ldr	r7, [r7]
   28148:	str	r7, [r6]
   2814c:	mov	r7, #0
   28150:	mov	r6, #4
   28154:	str	r7, [sp, #84]	; 0x54
   28158:	str	r7, [sp, #96]	; 0x60
   2815c:	add	r7, sp, #68	; 0x44
   28160:	str	r6, [sp, #92]	; 0x5c
   28164:	str	r6, [sp, #104]	; 0x68
   28168:	stmia	ip!, {r0, r1, r2, r3}
   2816c:	ldm	lr!, {r0, r1, r2, r3}
   28170:	ldr	r6, [sp, #36]	; 0x24
   28174:	ldr	fp, [sp, #32]
   28178:	ldr	lr, [lr]
   2817c:	stm	sp, {r6, r7}
   28180:	stmia	ip!, {r0, r1, r2, r3}
   28184:	mov	r0, r4
   28188:	str	lr, [ip]
   2818c:	mov	r1, r9
   28190:	add	r2, sp, #84	; 0x54
   28194:	add	r3, sp, #108	; 0x6c
   28198:	add	ip, sp, #76	; 0x4c
   2819c:	str	fp, [sp, #100]	; 0x64
   281a0:	str	ip, [sp, #88]	; 0x58
   281a4:	bl	27574 <__printf_chk@plt+0x22dd4>
   281a8:	cmp	r0, #0
   281ac:	blt	27f98 <__printf_chk@plt+0x237f8>
   281b0:	str	r6, [sp]
   281b4:	mov	r3, sl
   281b8:	str	r7, [sp, #4]
   281bc:	mov	r0, r4
   281c0:	mov	r1, r9
   281c4:	add	r2, sp, #96	; 0x60
   281c8:	bl	27574 <__printf_chk@plt+0x22dd4>
   281cc:	b	27f98 <__printf_chk@plt+0x237f8>
   281d0:	ldr	r0, [pc, #344]	; 28330 <__printf_chk@plt+0x23b90>
   281d4:	mov	r3, ip
   281d8:	mov	r1, r5
   281dc:	mov	r2, r9
   281e0:	add	r0, pc, r0
   281e4:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   281e8:	b	27f98 <__printf_chk@plt+0x237f8>
   281ec:	ldr	r3, [sp, #68]	; 0x44
   281f0:	ldr	fp, [sp, #40]	; 0x28
   281f4:	cmp	r3, #0
   281f8:	ldr	sl, [sp, #44]	; 0x2c
   281fc:	ble	2826c <__printf_chk@plt+0x23acc>
   28200:	ldr	r3, [pc, #300]	; 28334 <__printf_chk@plt+0x23b94>
   28204:	mov	r2, #0
   28208:	str	r2, [r4, #108]	; 0x6c
   2820c:	add	ip, r4, #108	; 0x6c
   28210:	add	r3, pc, r3
   28214:	mov	r1, #1
   28218:	ldr	r2, [r3, #4]
   2821c:	str	r2, [r4, #112]	; 0x70
   28220:	str	r4, [r2]
   28224:	str	ip, [r3, #4]
   28228:	ldr	r0, [r4, #104]	; 0x68
   2822c:	bl	42320 <__printf_chk@plt+0x3db80>
   28230:	ldr	r3, [sp, #68]	; 0x44
   28234:	str	r0, [r4, #104]	; 0x68
   28238:	b	27c80 <__printf_chk@plt+0x234e0>
   2823c:	bl	41b8 <__stack_chk_fail@plt>
   28240:	mov	r1, r0
   28244:	ldr	r0, [sp, #52]	; 0x34
   28248:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   2824c:	ldr	r3, [r7, #56]	; 0x38
   28250:	ldr	r0, [sp, #80]	; 0x50
   28254:	blx	r3
   28258:	subs	r1, r0, #0
   2825c:	beq	27f98 <__printf_chk@plt+0x237f8>
   28260:	ldr	r0, [sp, #56]	; 0x38
   28264:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   28268:	b	27f98 <__printf_chk@plt+0x237f8>
   2826c:	ldr	r1, [pc, #196]	; 28338 <__printf_chk@plt+0x23b98>
   28270:	mov	r2, r5
   28274:	ldr	r0, [pc, #192]	; 2833c <__printf_chk@plt+0x23b9c>
   28278:	add	r1, pc, r1
   2827c:	add	r0, pc, r0
   28280:	add	r1, r1, #36	; 0x24
   28284:	bl	1efcc <__printf_chk@plt+0x1a82c>
   28288:	b	27d7c <__printf_chk@plt+0x235dc>
   2828c:	ldr	r0, [r4, #92]	; 0x5c
   28290:	add	fp, sp, #80	; 0x50
   28294:	mov	r1, #6
   28298:	str	fp, [sp]
   2829c:	mov	r3, r2
   282a0:	ldr	ip, [r7, #52]	; 0x34
   282a4:	ldr	r0, [r0, r6]
   282a8:	str	fp, [sp, #32]
   282ac:	blx	ip
   282b0:	subs	r1, r0, #0
   282b4:	beq	280f4 <__printf_chk@plt+0x23954>
   282b8:	ldr	r0, [sp, #48]	; 0x30
   282bc:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   282c0:	b	27f98 <__printf_chk@plt+0x237f8>
   282c4:	ldr	r0, [sp, #60]	; 0x3c
   282c8:	bl	1ee48 <__printf_chk@plt+0x1a6a8>
   282cc:	b	27f98 <__printf_chk@plt+0x237f8>
   282d0:	strdeq	lr, [r4], -r0
   282d4:	andeq	r0, r0, r8, lsl #9
   282d8:	andeq	r0, r2, ip, lsr #8
   282dc:			; <UNDEFINED> instruction: 0x000207b0
   282e0:	andeq	r0, r2, r8, lsr #15
   282e4:	muleq	r2, ip, r7
   282e8:	andeq	r0, r2, ip, ror r7
   282ec:	andeq	r0, r2, r4, ror #18
   282f0:	andeq	r0, r2, r4, lsl r7
   282f4:	andeq	r0, r2, r8, ror r6
   282f8:	andeq	r0, r2, ip, lsl #13
   282fc:	ldrdeq	r0, [r2], -r8
   28300:	andeq	r0, r2, r0, lsl r2
   28304:	andeq	r0, r2, ip, lsl #14
   28308:	andeq	r0, r2, r8, ror #13
   2830c:	muleq	r2, r8, r6
   28310:	andeq	r0, r2, r0, ror r1
   28314:	andeq	r0, r2, ip, lsl #15
   28318:	andeq	r0, r2, r8, lsl r3
   2831c:	muleq	r2, r4, r3
   28320:	andeq	r0, r2, r4, asr r7
   28324:	andeq	r0, r2, r0, lsl r1
   28328:	muleq	r2, r0, r6
   2832c:	andeq	r0, r2, ip, lsl #12
   28330:	andeq	r0, r2, r8, lsl #8
   28334:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   28338:	andeq	pc, r1, r0, lsr #28
   2833c:	andeq	r0, r2, r0, ror #8
   28340:	cmp	r2, #64	; 0x40
   28344:	push	{r3, r4, r5, lr}
   28348:	mov	r5, r0
   2834c:	mov	r4, r1
   28350:	bne	28374 <__printf_chk@plt+0x23bd4>
   28354:	mov	r2, #256	; 0x100
   28358:	bl	38cdc <__printf_chk@plt+0x3453c>
   2835c:	add	r0, r5, #64	; 0x40
   28360:	add	r1, r4, #32
   28364:	mov	r2, #256	; 0x100
   28368:	bl	38cdc <__printf_chk@plt+0x3453c>
   2836c:	mov	r0, #0
   28370:	pop	{r3, r4, r5, pc}
   28374:	mvn	r0, #9
   28378:	pop	{r3, r4, r5, pc}
   2837c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28380:	sub	sp, sp, #84	; 0x54
   28384:	ldr	r4, [pc, #492]	; 28578 <__printf_chk@plt+0x23dd8>
   28388:	mov	sl, r3
   2838c:	ldr	r5, [pc, #488]	; 2857c <__printf_chk@plt+0x23ddc>
   28390:	add	r6, sp, #12
   28394:	add	r4, pc, r4
   28398:	mov	ip, #0
   2839c:	mov	lr, r1
   283a0:	mov	r7, r0
   283a4:	ldr	r5, [r4, r5]
   283a8:	mov	r1, r6
   283ac:	ldr	r8, [sp, #132]	; 0x84
   283b0:	mov	r9, r2
   283b4:	mov	r2, ip
   283b8:	strb	lr, [sp, #19]
   283bc:	str	r5, [sp, #4]
   283c0:	add	r5, sp, #44	; 0x2c
   283c4:	ldr	r3, [sp, #4]
   283c8:	strb	ip, [sp, #21]
   283cc:	strb	ip, [sp, #22]
   283d0:	ldr	r4, [r3]
   283d4:	lsr	r3, lr, #24
   283d8:	strb	ip, [sp, #23]
   283dc:	strb	r3, [sp, #16]
   283e0:	lsr	r3, lr, #16
   283e4:	str	r4, [sp, #76]	; 0x4c
   283e8:	lsr	lr, lr, #8
   283ec:	strb	r3, [sp, #17]
   283f0:	mov	r3, #1
   283f4:	strb	lr, [sp, #18]
   283f8:	strb	ip, [sp, #24]
   283fc:	strb	ip, [sp, #25]
   28400:	strb	ip, [sp, #26]
   28404:	strb	ip, [sp, #27]
   28408:	str	ip, [sp, #44]	; 0x2c
   2840c:	str	ip, [sp, #48]	; 0x30
   28410:	str	ip, [sp, #52]	; 0x34
   28414:	str	ip, [sp, #56]	; 0x38
   28418:	str	ip, [sp, #60]	; 0x3c
   2841c:	str	ip, [sp, #64]	; 0x40
   28420:	str	ip, [sp, #68]	; 0x44
   28424:	str	ip, [sp, #72]	; 0x48
   28428:	strb	ip, [sp, #12]
   2842c:	strb	ip, [sp, #13]
   28430:	strb	ip, [sp, #14]
   28434:	strb	ip, [sp, #15]
   28438:	strb	r3, [sp, #20]
   2843c:	ldr	r4, [sp, #124]	; 0x7c
   28440:	bl	38ec4 <__printf_chk@plt+0x34724>
   28444:	mov	r0, r7
   28448:	mov	r1, r5
   2844c:	mov	r2, r5
   28450:	mov	r3, #32
   28454:	bl	38f6c <__printf_chk@plt+0x347cc>
   28458:	cmp	r8, #0
   2845c:	beq	284f8 <__printf_chk@plt+0x23d58>
   28460:	add	fp, sp, #28
   28464:	cmp	r4, #0
   28468:	bne	28540 <__printf_chk@plt+0x23da0>
   2846c:	mov	r0, r7
   28470:	mov	r1, r6
   28474:	add	r2, sp, #20
   28478:	bl	38ec4 <__printf_chk@plt+0x34724>
   2847c:	mov	r0, r7
   28480:	add	r1, sl, r4
   28484:	add	r2, r9, r4
   28488:	ldr	r3, [sp, #120]	; 0x78
   2848c:	bl	38f6c <__printf_chk@plt+0x347cc>
   28490:	cmp	r8, #0
   28494:	beq	284b4 <__printf_chk@plt+0x23d14>
   28498:	ldr	r3, [sp, #120]	; 0x78
   2849c:	mov	r1, r9
   284a0:	mov	r8, #0
   284a4:	add	r2, r4, r3
   284a8:	mov	r3, r5
   284ac:	add	r0, r9, r2
   284b0:	bl	38478 <__printf_chk@plt+0x33cd8>
   284b4:	mov	r0, fp
   284b8:	mov	r1, #16
   284bc:	bl	4160c <__printf_chk@plt+0x3ce6c>
   284c0:	mov	r0, r6
   284c4:	mov	r1, #8
   284c8:	bl	4160c <__printf_chk@plt+0x3ce6c>
   284cc:	mov	r0, r5
   284d0:	mov	r1, #32
   284d4:	bl	4160c <__printf_chk@plt+0x3ce6c>
   284d8:	ldr	r1, [sp, #4]
   284dc:	ldr	r2, [sp, #76]	; 0x4c
   284e0:	mov	r0, r8
   284e4:	ldr	r3, [r1]
   284e8:	cmp	r2, r3
   284ec:	bne	28574 <__printf_chk@plt+0x23dd4>
   284f0:	add	sp, sp, #84	; 0x54
   284f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   284f8:	ldr	r1, [sp, #120]	; 0x78
   284fc:	add	fp, sp, #28
   28500:	mov	r3, r5
   28504:	add	r2, r4, r1
   28508:	mov	r0, fp
   2850c:	mov	r1, sl
   28510:	add	ip, sl, r2
   28514:	str	ip, [sp]
   28518:	bl	38478 <__printf_chk@plt+0x33cd8>
   2851c:	ldr	ip, [sp]
   28520:	mov	r0, fp
   28524:	mov	r2, #16
   28528:	mov	r1, ip
   2852c:	bl	40e1c <__printf_chk@plt+0x3c67c>
   28530:	cmp	r0, #0
   28534:	beq	28464 <__printf_chk@plt+0x23cc4>
   28538:	mvn	r8, #29
   2853c:	b	284b4 <__printf_chk@plt+0x23d14>
   28540:	add	r3, r7, #64	; 0x40
   28544:	mov	r1, r6
   28548:	mov	r2, #0
   2854c:	str	r3, [sp]
   28550:	mov	r0, r3
   28554:	bl	38ec4 <__printf_chk@plt+0x34724>
   28558:	ldr	r3, [sp]
   2855c:	mov	r1, sl
   28560:	mov	r2, r9
   28564:	mov	r0, r3
   28568:	mov	r3, r4
   2856c:	bl	38f6c <__printf_chk@plt+0x347cc>
   28570:	b	2846c <__printf_chk@plt+0x23ccc>
   28574:	bl	41b8 <__stack_chk_fail@plt>
   28578:	andeq	lr, r4, r0, lsl #15
   2857c:	andeq	r0, r0, r8, lsl #9
   28580:	push	{r4, r5, r6, r7, r8, r9, lr}
   28584:	sub	sp, sp, #20
   28588:	ldr	r4, [pc, #208]	; 28660 <__printf_chk@plt+0x23ec0>
   2858c:	mov	r9, r3
   28590:	ldr	r5, [pc, #204]	; 28664 <__printf_chk@plt+0x23ec4>
   28594:	mov	ip, r2
   28598:	add	r4, pc, r4
   2859c:	ldr	r7, [sp, #48]	; 0x30
   285a0:	mov	r8, r1
   285a4:	ldr	r5, [r4, r5]
   285a8:	cmp	r7, #3
   285ac:	mov	r2, r4
   285b0:	ldr	r3, [r5]
   285b4:	str	r3, [sp, #12]
   285b8:	bls	28654 <__printf_chk@plt+0x23eb4>
   285bc:	add	r6, r0, #64	; 0x40
   285c0:	mov	r4, #0
   285c4:	mov	r2, r4
   285c8:	add	r1, sp, #4
   285cc:	mov	r0, r6
   285d0:	lsr	lr, ip, #24
   285d4:	lsr	r3, ip, #16
   285d8:	strb	ip, [sp, #11]
   285dc:	strb	lr, [sp, #8]
   285e0:	lsr	ip, ip, #8
   285e4:	strb	r3, [sp, #9]
   285e8:	strb	ip, [sp, #10]
   285ec:	strb	r4, [sp, #4]
   285f0:	strb	r4, [sp, #5]
   285f4:	strb	r4, [sp, #6]
   285f8:	strb	r4, [sp, #7]
   285fc:	bl	38ec4 <__printf_chk@plt+0x34724>
   28600:	mov	r0, r6
   28604:	mov	r1, r9
   28608:	mov	r2, sp
   2860c:	mov	r3, #4
   28610:	bl	38f6c <__printf_chk@plt+0x347cc>
   28614:	ldrb	r3, [sp, #1]
   28618:	ldrb	ip, [sp]
   2861c:	mov	r0, r4
   28620:	ldrb	r1, [sp, #3]
   28624:	lsl	r3, r3, #16
   28628:	ldrb	r2, [sp, #2]
   2862c:	orr	r3, r3, ip, lsl #24
   28630:	orr	r3, r3, r1
   28634:	orr	r3, r3, r2, lsl #8
   28638:	str	r3, [r8]
   2863c:	ldr	r2, [sp, #12]
   28640:	ldr	r3, [r5]
   28644:	cmp	r2, r3
   28648:	bne	2865c <__printf_chk@plt+0x23ebc>
   2864c:	add	sp, sp, #20
   28650:	pop	{r4, r5, r6, r7, r8, r9, pc}
   28654:	mvn	r0, #2
   28658:	b	2863c <__printf_chk@plt+0x23e9c>
   2865c:	bl	41b8 <__stack_chk_fail@plt>
   28660:	andeq	lr, r4, ip, ror r5
   28664:	andeq	r0, r0, r8, lsl #9
   28668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2866c:	sub	sp, sp, #44	; 0x2c
   28670:	ldr	ip, [pc, #444]	; 28834 <__printf_chk@plt+0x24094>
   28674:	cmp	r2, #0
   28678:	str	r2, [sp, #20]
   2867c:	mov	fp, r3
   28680:	ldr	r2, [pc, #432]	; 28838 <__printf_chk@plt+0x24098>
   28684:	add	ip, pc, ip
   28688:	mov	r5, r0
   2868c:	mov	r7, r1
   28690:	mov	r3, ip
   28694:	ldr	r4, [sp, #80]	; 0x50
   28698:	ldr	r6, [ip, r2]
   2869c:	ldrne	r2, [sp, #20]
   286a0:	ldr	r3, [r6]
   286a4:	str	r3, [sp, #36]	; 0x24
   286a8:	movne	r3, #0
   286ac:	strne	r3, [r2]
   286b0:	cmp	r1, #0
   286b4:	movne	r3, #0
   286b8:	strne	r3, [r1]
   286bc:	cmp	r0, #0
   286c0:	beq	28818 <__printf_chk@plt+0x24078>
   286c4:	ldr	r0, [r0]
   286c8:	bl	e520 <__printf_chk@plt+0x9d80>
   286cc:	cmp	r0, #4
   286d0:	bne	28818 <__printf_chk@plt+0x24078>
   286d4:	ldr	sl, [r5, #24]
   286d8:	cmp	sl, #0
   286dc:	beq	28818 <__printf_chk@plt+0x24078>
   286e0:	movw	r3, #65470	; 0xffbe
   286e4:	movt	r3, #32767	; 0x7fff
   286e8:	cmp	r4, r3
   286ec:	bhi	28818 <__printf_chk@plt+0x24078>
   286f0:	add	r5, r4, #64	; 0x40
   286f4:	mov	r9, #0
   286f8:	str	r5, [sp, #24]
   286fc:	mov	r0, r5
   28700:	str	r9, [sp, #28]
   28704:	bl	4440 <malloc@plt>
   28708:	subs	r8, r0, #0
   2870c:	beq	28828 <__printf_chk@plt+0x24088>
   28710:	str	sl, [sp, #8]
   28714:	mov	r2, fp
   28718:	mov	sl, r4
   2871c:	mov	fp, #0
   28720:	add	r1, sp, #24
   28724:	strd	sl, [sp]
   28728:	bl	292a4 <__printf_chk@plt+0x24b04>
   2872c:	cmp	r0, #0
   28730:	beq	28770 <__printf_chk@plt+0x23fd0>
   28734:	mvn	fp, #9
   28738:	mov	r0, r9
   2873c:	bl	c9c0 <__printf_chk@plt+0x8220>
   28740:	mov	r0, r8
   28744:	mov	r1, r5
   28748:	bl	4160c <__printf_chk@plt+0x3ce6c>
   2874c:	mov	r0, r8
   28750:	bl	3bdc <free@plt>
   28754:	mov	r0, fp
   28758:	ldr	r2, [sp, #36]	; 0x24
   2875c:	ldr	r3, [r6]
   28760:	cmp	r2, r3
   28764:	bne	28830 <__printf_chk@plt+0x24090>
   28768:	add	sp, sp, #44	; 0x2c
   2876c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28770:	ldrd	r2, [sp, #24]
   28774:	cmp	fp, r3
   28778:	cmpeq	sl, r2
   2877c:	movcs	r9, r0
   28780:	bcs	28734 <__printf_chk@plt+0x23f94>
   28784:	bl	c728 <__printf_chk@plt+0x7f88>
   28788:	subs	r9, r0, #0
   2878c:	beq	28820 <__printf_chk@plt+0x24080>
   28790:	ldr	r1, [pc, #164]	; 2883c <__printf_chk@plt+0x2409c>
   28794:	add	r1, pc, r1
   28798:	bl	156dc <__printf_chk@plt+0x10f3c>
   2879c:	subs	fp, r0, #0
   287a0:	bne	28738 <__printf_chk@plt+0x23f98>
   287a4:	ldr	r2, [sp, #24]
   287a8:	mov	r0, r9
   287ac:	mov	r1, r8
   287b0:	rsb	r2, r4, r2
   287b4:	bl	15618 <__printf_chk@plt+0x10e78>
   287b8:	subs	fp, r0, #0
   287bc:	bne	28738 <__printf_chk@plt+0x23f98>
   287c0:	mov	r0, r9
   287c4:	bl	cfb0 <__printf_chk@plt+0x8810>
   287c8:	cmp	r7, #0
   287cc:	mov	r4, r0
   287d0:	beq	28808 <__printf_chk@plt+0x24068>
   287d4:	bl	4440 <malloc@plt>
   287d8:	cmp	r0, #0
   287dc:	mov	r3, r0
   287e0:	str	r0, [r7]
   287e4:	beq	28820 <__printf_chk@plt+0x24080>
   287e8:	mov	r0, r9
   287ec:	str	r3, [sp, #16]
   287f0:	bl	d150 <__printf_chk@plt+0x89b0>
   287f4:	ldr	r3, [sp, #16]
   287f8:	mov	r2, r4
   287fc:	mov	r1, r0
   28800:	mov	r0, r3
   28804:	bl	43f8 <memcpy@plt>
   28808:	ldr	r3, [sp, #20]
   2880c:	cmp	r3, #0
   28810:	strne	r4, [r3]
   28814:	b	28738 <__printf_chk@plt+0x23f98>
   28818:	mvn	r0, #9
   2881c:	b	28758 <__printf_chk@plt+0x23fb8>
   28820:	mvn	fp, #1
   28824:	b	28738 <__printf_chk@plt+0x23f98>
   28828:	mvn	r0, #1
   2882c:	b	28758 <__printf_chk@plt+0x23fb8>
   28830:	bl	41b8 <__stack_chk_fail@plt>
   28834:	muleq	r4, r0, r4
   28838:	andeq	r0, r0, r8, lsl #9
   2883c:	strdeq	sp, [r1], -ip
   28840:	ldr	ip, [pc, #596]	; 28a9c <__printf_chk@plt+0x242fc>
   28844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28848:	subs	r4, r0, #0
   2884c:	ldr	r0, [pc, #588]	; 28aa0 <__printf_chk@plt+0x24300>
   28850:	add	ip, pc, ip
   28854:	mov	r5, r3
   28858:	sub	sp, sp, #60	; 0x3c
   2885c:	mov	r3, ip
   28860:	mov	sl, r2
   28864:	ldr	r8, [ip, r0]
   28868:	mov	r2, #0
   2886c:	mov	r6, #0
   28870:	mov	r7, #0
   28874:	mov	r9, r1
   28878:	str	r2, [sp, #28]
   2887c:	ldr	r3, [r8]
   28880:	strd	r6, [sp, #40]	; 0x28
   28884:	str	r3, [sp, #52]	; 0x34
   28888:	beq	28928 <__printf_chk@plt+0x24188>
   2888c:	ldr	r0, [r4]
   28890:	bl	e520 <__printf_chk@plt+0x9d80>
   28894:	cmp	r0, #4
   28898:	bne	28928 <__printf_chk@plt+0x24188>
   2889c:	ldr	r3, [r4, #28]
   288a0:	cmp	r3, #0
   288a4:	beq	28928 <__printf_chk@plt+0x24188>
   288a8:	rsbs	r6, r9, #1
   288ac:	ldr	r2, [sp, #96]	; 0x60
   288b0:	movw	r3, #65470	; 0xffbe
   288b4:	movt	r3, #32767	; 0x7fff
   288b8:	movcc	r6, #0
   288bc:	cmp	r2, r3
   288c0:	orrhi	r6, r6, #1
   288c4:	cmp	r6, #0
   288c8:	bne	28928 <__printf_chk@plt+0x24188>
   288cc:	cmp	sl, #0
   288d0:	beq	28928 <__printf_chk@plt+0x24188>
   288d4:	mov	r0, r9
   288d8:	mov	r1, sl
   288dc:	bl	c798 <__printf_chk@plt+0x7ff8>
   288e0:	subs	r9, r0, #0
   288e4:	beq	28a58 <__printf_chk@plt+0x242b8>
   288e8:	mov	r2, r6
   288ec:	add	r1, sp, #28
   288f0:	bl	1501c <__printf_chk@plt+0x1087c>
   288f4:	subs	r6, r0, #0
   288f8:	beq	28930 <__printf_chk@plt+0x24190>
   288fc:	mov	r0, r9
   28900:	bl	c9c0 <__printf_chk@plt+0x8220>
   28904:	ldr	r0, [sp, #28]
   28908:	bl	3bdc <free@plt>
   2890c:	mov	r0, r6
   28910:	ldr	r2, [sp, #52]	; 0x34
   28914:	ldr	r3, [r8]
   28918:	cmp	r2, r3
   2891c:	bne	28a7c <__printf_chk@plt+0x242dc>
   28920:	add	sp, sp, #60	; 0x3c
   28924:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28928:	mvn	r0, #9
   2892c:	b	28910 <__printf_chk@plt+0x24170>
   28930:	mov	r0, r9
   28934:	add	r1, sp, #32
   28938:	add	r2, sp, #36	; 0x24
   2893c:	bl	14e8c <__printf_chk@plt+0x106ec>
   28940:	subs	r6, r0, #0
   28944:	bne	288fc <__printf_chk@plt+0x2415c>
   28948:	ldr	r0, [pc, #340]	; 28aa4 <__printf_chk@plt+0x24304>
   2894c:	ldr	r1, [sp, #28]
   28950:	add	r0, pc, r0
   28954:	bl	4590 <strcmp@plt>
   28958:	cmp	r0, #0
   2895c:	mvnne	r6, #12
   28960:	bne	288fc <__printf_chk@plt+0x2415c>
   28964:	mov	r0, r9
   28968:	bl	cfb0 <__printf_chk@plt+0x8810>
   2896c:	cmp	r0, #0
   28970:	mvnne	r6, #22
   28974:	bne	288fc <__printf_chk@plt+0x2415c>
   28978:	ldr	r7, [sp, #36]	; 0x24
   2897c:	cmp	r7, #64	; 0x40
   28980:	mvnhi	r6, #3
   28984:	bhi	288fc <__printf_chk@plt+0x2415c>
   28988:	ldr	r3, [sp, #96]	; 0x60
   2898c:	mov	r6, #0
   28990:	str	r6, [sp, #44]	; 0x2c
   28994:	add	fp, r3, r7
   28998:	str	fp, [sp, #40]	; 0x28
   2899c:	mov	r0, fp
   289a0:	bl	4440 <malloc@plt>
   289a4:	subs	sl, r0, #0
   289a8:	beq	28a74 <__printf_chk@plt+0x242d4>
   289ac:	mov	r0, fp
   289b0:	bl	4440 <malloc@plt>
   289b4:	cmp	r0, #0
   289b8:	str	r0, [sp, #20]
   289bc:	beq	28a60 <__printf_chk@plt+0x242c0>
   289c0:	ldr	r1, [sp, #32]
   289c4:	mov	r2, r7
   289c8:	mov	r0, sl
   289cc:	bl	43f8 <memcpy@plt>
   289d0:	mov	r1, r5
   289d4:	ldr	r2, [sp, #96]	; 0x60
   289d8:	add	r0, sl, r7
   289dc:	bl	43f8 <memcpy@plt>
   289e0:	str	fp, [sp]
   289e4:	str	r6, [sp, #4]
   289e8:	mov	r2, sl
   289ec:	ldr	r3, [r4, #28]
   289f0:	add	r1, sp, #40	; 0x28
   289f4:	ldr	r0, [sp, #20]
   289f8:	str	r3, [sp, #8]
   289fc:	bl	294a4 <__printf_chk@plt+0x24d04>
   28a00:	subs	r2, r0, #0
   28a04:	bne	28a80 <__printf_chk@plt+0x242e0>
   28a08:	ldr	r2, [sp, #96]	; 0x60
   28a0c:	mov	r3, #0
   28a10:	ldrd	r4, [sp, #40]	; 0x28
   28a14:	mov	r7, r3
   28a18:	mov	r6, r2
   28a1c:	cmp	r7, r5
   28a20:	cmpeq	r6, r4
   28a24:	moveq	r6, #0
   28a28:	mvnne	r6, #20
   28a2c:	mov	r1, fp
   28a30:	mov	r0, sl
   28a34:	bl	4160c <__printf_chk@plt+0x3ce6c>
   28a38:	mov	r0, sl
   28a3c:	bl	3bdc <free@plt>
   28a40:	ldr	r0, [sp, #20]
   28a44:	mov	r1, fp
   28a48:	bl	4160c <__printf_chk@plt+0x3ce6c>
   28a4c:	ldr	r0, [sp, #20]
   28a50:	bl	3bdc <free@plt>
   28a54:	b	288fc <__printf_chk@plt+0x2415c>
   28a58:	mvn	r0, #1
   28a5c:	b	28910 <__printf_chk@plt+0x24170>
   28a60:	mov	r0, sl
   28a64:	mov	r1, fp
   28a68:	bl	4160c <__printf_chk@plt+0x3ce6c>
   28a6c:	mov	r0, sl
   28a70:	bl	3bdc <free@plt>
   28a74:	mvn	r6, #1
   28a78:	b	288fc <__printf_chk@plt+0x2415c>
   28a7c:	bl	41b8 <__stack_chk_fail@plt>
   28a80:	ldr	r0, [pc, #32]	; 28aa8 <__printf_chk@plt+0x24308>
   28a84:	mvn	r6, #20
   28a88:	ldr	r1, [pc, #28]	; 28aac <__printf_chk@plt+0x2430c>
   28a8c:	add	r0, pc, r0
   28a90:	add	r1, pc, r1
   28a94:	bl	1f034 <__printf_chk@plt+0x1a894>
   28a98:	b	28a2c <__printf_chk@plt+0x2428c>
   28a9c:	andeq	lr, r4, r4, asr #5
   28aa0:	andeq	r0, r0, r8, lsl #9
   28aa4:	andeq	sp, r1, r0, asr #6
   28aa8:			; <UNDEFINED> instruction: 0x0001fcb0
   28aac:	muleq	r1, r8, ip
   28ab0:	push	{r4, r5, r6, lr}
   28ab4:	mov	r6, r0
   28ab8:	ldr	r4, [pc, #56]	; 28af8 <__printf_chk@plt+0x24358>
   28abc:	mov	r5, #0
   28ac0:	add	r4, pc, r4
   28ac4:	add	r4, r4, #4
   28ac8:	b	28ad8 <__printf_chk@plt+0x24338>
   28acc:	ldr	r5, [r4, #-4]
   28ad0:	cmn	r5, #1
   28ad4:	beq	28af0 <__printf_chk@plt+0x24350>
   28ad8:	ldr	r1, [r4]
   28adc:	mov	r0, r6
   28ae0:	bl	3b88 <strcasecmp@plt>
   28ae4:	add	r4, r4, #16
   28ae8:	cmp	r0, #0
   28aec:	bne	28acc <__printf_chk@plt+0x2432c>
   28af0:	mov	r0, r5
   28af4:	pop	{r4, r5, r6, pc}
   28af8:	muleq	r4, r4, lr
   28afc:	cmp	r0, #5
   28b00:	bhi	28b18 <__printf_chk@plt+0x24378>
   28b04:	ldr	r3, [pc, #40]	; 28b34 <__printf_chk@plt+0x24394>
   28b08:	add	r3, pc, r3
   28b0c:	ldr	r2, [r3, r0, lsl #4]
   28b10:	cmp	r0, r2
   28b14:	beq	28b20 <__printf_chk@plt+0x24380>
   28b18:	mov	r0, #0
   28b1c:	bx	lr
   28b20:	add	r3, r3, r0, lsl #4
   28b24:	ldr	r0, [r3, #12]
   28b28:	cmp	r0, #0
   28b2c:	ldrne	r0, [r3, #4]
   28b30:	bx	lr
   28b34:	andeq	sp, r4, ip, asr #28
   28b38:	cmp	r0, #5
   28b3c:	bhi	28b54 <__printf_chk@plt+0x243b4>
   28b40:	ldr	r3, [pc, #40]	; 28b70 <__printf_chk@plt+0x243d0>
   28b44:	add	r3, pc, r3
   28b48:	ldr	r2, [r3, r0, lsl #4]
   28b4c:	cmp	r0, r2
   28b50:	beq	28b5c <__printf_chk@plt+0x243bc>
   28b54:	mov	r0, #0
   28b58:	bx	lr
   28b5c:	add	r3, r3, r0, lsl #4
   28b60:	ldr	r0, [r3, #12]
   28b64:	cmp	r0, #0
   28b68:	ldrne	r0, [r3, #8]
   28b6c:	bx	lr
   28b70:	andeq	sp, r4, r0, lsl lr
   28b74:	push	{r3, lr}
   28b78:	add	r0, r0, #4
   28b7c:	bl	3ec4 <EVP_MD_CTX_md@plt>
   28b80:	pop	{r3, lr}
   28b84:	b	3c54 <EVP_MD_block_size@plt>
   28b88:	cmp	r0, #5
   28b8c:	push	{r3, r4, r5, r6, r7, lr}
   28b90:	mov	r5, r0
   28b94:	bhi	28bac <__printf_chk@plt+0x2440c>
   28b98:	ldr	r3, [pc, #116]	; 28c14 <__printf_chk@plt+0x24474>
   28b9c:	add	r3, pc, r3
   28ba0:	ldr	r2, [r3, r0, lsl #4]
   28ba4:	cmp	r0, r2
   28ba8:	beq	28bb4 <__printf_chk@plt+0x24414>
   28bac:	mov	r0, #0
   28bb0:	pop	{r3, r4, r5, r6, r7, pc}
   28bb4:	add	r3, r3, r0, lsl #4
   28bb8:	ldr	r7, [r3, #12]
   28bbc:	cmp	r7, #0
   28bc0:	beq	28bac <__printf_chk@plt+0x2440c>
   28bc4:	mov	r0, #1
   28bc8:	mov	r1, #28
   28bcc:	bl	4380 <calloc@plt>
   28bd0:	subs	r6, r0, #0
   28bd4:	beq	28bac <__printf_chk@plt+0x2440c>
   28bd8:	mov	r4, r6
   28bdc:	str	r5, [r4], #4
   28be0:	mov	r0, r4
   28be4:	bl	45b4 <EVP_MD_CTX_init@plt>
   28be8:	blx	r7
   28bec:	mov	r2, #0
   28bf0:	mov	r1, r0
   28bf4:	mov	r0, r4
   28bf8:	bl	4764 <EVP_DigestInit_ex@plt>
   28bfc:	cmp	r0, #1
   28c00:	mov	r0, r6
   28c04:	bne	28c0c <__printf_chk@plt+0x2446c>
   28c08:	pop	{r3, r4, r5, r6, r7, pc}
   28c0c:	bl	3bdc <free@plt>
   28c10:	b	28bac <__printf_chk@plt+0x2440c>
   28c14:			; <UNDEFINED> instruction: 0x0004ddb8
   28c18:	push	{r3, lr}
   28c1c:	mov	r3, r0
   28c20:	ldr	r2, [r1]
   28c24:	ldr	r0, [r0]
   28c28:	cmp	r0, r2
   28c2c:	bne	28c4c <__printf_chk@plt+0x244ac>
   28c30:	add	r0, r1, #4
   28c34:	add	r1, r3, #4
   28c38:	bl	4710 <EVP_MD_CTX_copy_ex@plt>
   28c3c:	cmp	r0, #0
   28c40:	movne	r0, #0
   28c44:	mvneq	r0, #21
   28c48:	pop	{r3, pc}
   28c4c:	mvn	r0, #9
   28c50:	pop	{r3, pc}
   28c54:	push	{r3, lr}
   28c58:	add	r0, r0, #4
   28c5c:	bl	4548 <EVP_DigestUpdate@plt>
   28c60:	cmp	r0, #1
   28c64:	mvnne	r0, #21
   28c68:	moveq	r0, #0
   28c6c:	pop	{r3, pc}
   28c70:	push	{r4, r5, r6, lr}
   28c74:	mov	r5, r0
   28c78:	mov	r0, r1
   28c7c:	mov	r4, r1
   28c80:	bl	d150 <__printf_chk@plt+0x89b0>
   28c84:	mov	r6, r0
   28c88:	mov	r0, r4
   28c8c:	bl	cfb0 <__printf_chk@plt+0x8810>
   28c90:	mov	r1, r6
   28c94:	mov	r2, r0
   28c98:	add	r0, r5, #4
   28c9c:	bl	4548 <EVP_DigestUpdate@plt>
   28ca0:	cmp	r0, #1
   28ca4:	mvnne	r0, #21
   28ca8:	moveq	r0, #0
   28cac:	pop	{r4, r5, r6, pc}
   28cb0:	ldr	ip, [pc, #172]	; 28d64 <__printf_chk@plt+0x245c4>
   28cb4:	push	{r4, r5, lr}
   28cb8:	add	ip, pc, ip
   28cbc:	ldr	r4, [pc, #164]	; 28d68 <__printf_chk@plt+0x245c8>
   28cc0:	sub	sp, sp, #12
   28cc4:	ldr	r3, [r0]
   28cc8:	ldr	r4, [ip, r4]
   28ccc:	cmp	r3, #5
   28cd0:	ldr	ip, [r4]
   28cd4:	str	ip, [sp, #4]
   28cd8:	bhi	28cf0 <__printf_chk@plt+0x24550>
   28cdc:	ldr	r5, [pc, #136]	; 28d6c <__printf_chk@plt+0x245cc>
   28ce0:	add	r5, pc, r5
   28ce4:	ldr	ip, [r5, r3, lsl #4]
   28ce8:	cmp	r3, ip
   28cec:	beq	28d0c <__printf_chk@plt+0x2456c>
   28cf0:	mvn	r0, #9
   28cf4:	ldr	r2, [sp, #4]
   28cf8:	ldr	r3, [r4]
   28cfc:	cmp	r2, r3
   28d00:	bne	28d60 <__printf_chk@plt+0x245c0>
   28d04:	add	sp, sp, #12
   28d08:	pop	{r4, r5, pc}
   28d0c:	add	r5, r5, r3, lsl #4
   28d10:	ldr	r3, [r5, #12]
   28d14:	cmp	r3, #0
   28d18:	beq	28cf0 <__printf_chk@plt+0x24550>
   28d1c:	ldr	r3, [r5, #8]
   28d20:	str	r2, [sp]
   28d24:	cmp	r2, r3
   28d28:	bcc	28cf0 <__printf_chk@plt+0x24550>
   28d2c:	add	r0, r0, #4
   28d30:	mov	r2, sp
   28d34:	bl	3b04 <EVP_DigestFinal_ex@plt>
   28d38:	cmp	r0, #1
   28d3c:	bne	28d58 <__printf_chk@plt+0x245b8>
   28d40:	ldr	r0, [r5, #8]
   28d44:	ldr	r3, [sp]
   28d48:	subs	r0, r0, r3
   28d4c:	movne	r0, #1
   28d50:	bl	42544 <__printf_chk@plt+0x3dda4>
   28d54:	b	28cf4 <__printf_chk@plt+0x24554>
   28d58:	mvn	r0, #21
   28d5c:	b	28cf4 <__printf_chk@plt+0x24554>
   28d60:	bl	41b8 <__stack_chk_fail@plt>
   28d64:	andeq	sp, r4, ip, asr lr
   28d68:	andeq	r0, r0, r8, lsl #9
   28d6c:	andeq	sp, r4, r4, ror ip
   28d70:	push	{r4, lr}
   28d74:	subs	r4, r0, #0
   28d78:	popeq	{r4, pc}
   28d7c:	add	r0, r4, #4
   28d80:	bl	42b4 <EVP_MD_CTX_cleanup@plt>
   28d84:	mov	r0, r4
   28d88:	mov	r1, #28
   28d8c:	bl	4160c <__printf_chk@plt+0x3ce6c>
   28d90:	mov	r0, r4
   28d94:	pop	{r4, lr}
   28d98:	b	3bdc <free@plt>
   28d9c:	ldr	ip, [pc, #184]	; 28e5c <__printf_chk@plt+0x246bc>
   28da0:	cmp	r0, #5
   28da4:	push	{r4, r5, r6, r7, r8, r9, lr}
   28da8:	add	ip, pc, ip
   28dac:	ldr	r4, [pc, #172]	; 28e60 <__printf_chk@plt+0x246c0>
   28db0:	sub	sp, sp, #20
   28db4:	mov	r7, r1
   28db8:	mov	r9, r2
   28dbc:	mov	r8, r3
   28dc0:	ldr	r6, [sp, #48]	; 0x30
   28dc4:	ldr	r5, [ip, r4]
   28dc8:	ldr	ip, [r5]
   28dcc:	str	ip, [sp, #12]
   28dd0:	bhi	28de8 <__printf_chk@plt+0x24648>
   28dd4:	ldr	r3, [pc, #136]	; 28e64 <__printf_chk@plt+0x246c4>
   28dd8:	add	r3, pc, r3
   28ddc:	ldr	r2, [r3, r0, lsl #4]
   28de0:	cmp	r0, r2
   28de4:	beq	28e04 <__printf_chk@plt+0x24664>
   28de8:	mvn	r0, #9
   28dec:	ldr	r2, [sp, #12]
   28df0:	ldr	r3, [r5]
   28df4:	cmp	r2, r3
   28df8:	bne	28e58 <__printf_chk@plt+0x246b8>
   28dfc:	add	sp, sp, #20
   28e00:	pop	{r4, r5, r6, r7, r8, r9, pc}
   28e04:	add	r0, r3, r0, lsl #4
   28e08:	ldr	r3, [r0, #12]
   28e0c:	cmp	r3, #0
   28e10:	beq	28de8 <__printf_chk@plt+0x24648>
   28e14:	ldr	r2, [r0, #8]
   28e18:	cmp	r2, r6
   28e1c:	bhi	28de8 <__printf_chk@plt+0x24648>
   28e20:	add	r4, sp, #16
   28e24:	str	r6, [r4, #-8]!
   28e28:	blx	r3
   28e2c:	mov	ip, #0
   28e30:	mov	r3, r4
   28e34:	mov	r1, r9
   28e38:	mov	r2, r8
   28e3c:	stm	sp, {r0, ip}
   28e40:	mov	r0, r7
   28e44:	bl	4554 <EVP_Digest@plt>
   28e48:	cmp	r0, #0
   28e4c:	movne	r0, #0
   28e50:	mvneq	r0, #21
   28e54:	b	28dec <__printf_chk@plt+0x2464c>
   28e58:	bl	41b8 <__stack_chk_fail@plt>
   28e5c:	andeq	sp, r4, ip, ror #26
   28e60:	andeq	r0, r0, r8, lsl #9
   28e64:	andeq	sp, r4, ip, ror fp
   28e68:	push	{r4, r5, r6, r7, r8, lr}
   28e6c:	mov	r5, r0
   28e70:	sub	sp, sp, #8
   28e74:	mov	r0, r1
   28e78:	mov	r4, r1
   28e7c:	mov	r6, r2
   28e80:	mov	r8, r3
   28e84:	bl	d150 <__printf_chk@plt+0x89b0>
   28e88:	mov	r7, r0
   28e8c:	mov	r0, r4
   28e90:	bl	cfb0 <__printf_chk@plt+0x8810>
   28e94:	str	r8, [sp]
   28e98:	mov	r1, r7
   28e9c:	mov	r3, r6
   28ea0:	mov	r2, r0
   28ea4:	mov	r0, r5
   28ea8:	bl	28d9c <__printf_chk@plt+0x245fc>
   28eac:	add	sp, sp, #8
   28eb0:	pop	{r4, r5, r6, r7, r8, pc}
   28eb4:	b	28b38 <__printf_chk@plt+0x24398>
   28eb8:	cmp	r1, #0
   28ebc:	push	{r4, lr}
   28ec0:	mov	r4, r0
   28ec4:	sub	sp, sp, #8
   28ec8:	beq	28f84 <__printf_chk@plt+0x247e4>
   28ecc:	ldr	ip, [r0, #20]
   28ed0:	cmp	ip, r2
   28ed4:	bcs	28fa0 <__printf_chk@plt+0x24800>
   28ed8:	ldr	r0, [r0]
   28edc:	ldr	r3, [r4, #16]
   28ee0:	str	ip, [sp]
   28ee4:	bl	28d9c <__printf_chk@plt+0x245fc>
   28ee8:	cmp	r0, #0
   28eec:	blt	28fac <__printf_chk@plt+0x2480c>
   28ef0:	ldr	r2, [r4, #20]
   28ef4:	cmp	r2, #0
   28ef8:	movne	r3, #0
   28efc:	beq	28f20 <__printf_chk@plt+0x24780>
   28f00:	ldr	r2, [r4, #16]
   28f04:	ldrb	r1, [r2, r3]
   28f08:	eor	r1, r1, #54	; 0x36
   28f0c:	strb	r1, [r2, r3]
   28f10:	ldr	r2, [r4, #20]
   28f14:	add	r3, r3, #1
   28f18:	cmp	r2, r3
   28f1c:	bhi	28f00 <__printf_chk@plt+0x24760>
   28f20:	ldr	r0, [r4, #4]
   28f24:	ldr	r1, [r4, #16]
   28f28:	bl	28c54 <__printf_chk@plt+0x244b4>
   28f2c:	cmp	r0, #0
   28f30:	blt	28fac <__printf_chk@plt+0x2480c>
   28f34:	ldr	r2, [r4, #20]
   28f38:	cmp	r2, #0
   28f3c:	beq	28f64 <__printf_chk@plt+0x247c4>
   28f40:	mov	r3, #0
   28f44:	ldr	r2, [r4, #16]
   28f48:	ldrb	r1, [r2, r3]
   28f4c:	eor	r1, r1, #106	; 0x6a
   28f50:	strb	r1, [r2, r3]
   28f54:	ldr	r2, [r4, #20]
   28f58:	add	r3, r3, #1
   28f5c:	cmp	r2, r3
   28f60:	bhi	28f44 <__printf_chk@plt+0x247a4>
   28f64:	ldr	r0, [r4, #8]
   28f68:	ldr	r1, [r4, #16]
   28f6c:	bl	28c54 <__printf_chk@plt+0x244b4>
   28f70:	cmp	r0, #0
   28f74:	blt	28fac <__printf_chk@plt+0x2480c>
   28f78:	ldr	r0, [r4, #16]
   28f7c:	ldr	r1, [r4, #20]
   28f80:	bl	4160c <__printf_chk@plt+0x3ce6c>
   28f84:	ldr	r0, [r4, #4]
   28f88:	ldr	r1, [r4, #12]
   28f8c:	bl	28c18 <__printf_chk@plt+0x24478>
   28f90:	lsr	r0, r0, #31
   28f94:	bl	42544 <__printf_chk@plt+0x3dda4>
   28f98:	add	sp, sp, #8
   28f9c:	pop	{r4, pc}
   28fa0:	ldr	r0, [r0, #16]
   28fa4:	bl	43f8 <memcpy@plt>
   28fa8:	b	28ef0 <__printf_chk@plt+0x24750>
   28fac:	mvn	r0, #0
   28fb0:	b	28f98 <__printf_chk@plt+0x247f8>
   28fb4:	ldr	r0, [r0, #12]
   28fb8:	b	28c54 <__printf_chk@plt+0x244b4>
   28fbc:	ldr	r0, [r0, #12]
   28fc0:	b	28c70 <__printf_chk@plt+0x244d0>
   28fc4:	push	{r3, r4, r5, r6, r7, lr}
   28fc8:	mov	r4, r0
   28fcc:	ldr	r0, [r0]
   28fd0:	mov	r6, r2
   28fd4:	mov	r7, r1
   28fd8:	bl	28b38 <__printf_chk@plt+0x24398>
   28fdc:	cmp	r0, r6
   28fe0:	mov	r5, r0
   28fe4:	bhi	29048 <__printf_chk@plt+0x248a8>
   28fe8:	ldr	r0, [r4, #12]
   28fec:	mov	r2, r5
   28ff0:	ldr	r1, [r4, #16]
   28ff4:	bl	28cb0 <__printf_chk@plt+0x24510>
   28ff8:	cmp	r0, #0
   28ffc:	bne	29048 <__printf_chk@plt+0x248a8>
   29000:	ldr	r0, [r4, #8]
   29004:	ldr	r1, [r4, #12]
   29008:	bl	28c18 <__printf_chk@plt+0x24478>
   2900c:	cmp	r0, #0
   29010:	blt	29048 <__printf_chk@plt+0x248a8>
   29014:	mov	r2, r5
   29018:	ldr	r0, [r4, #12]
   2901c:	ldr	r1, [r4, #16]
   29020:	bl	28c54 <__printf_chk@plt+0x244b4>
   29024:	cmp	r0, #0
   29028:	blt	29048 <__printf_chk@plt+0x248a8>
   2902c:	ldr	r0, [r4, #12]
   29030:	mov	r1, r7
   29034:	mov	r2, r6
   29038:	bl	28cb0 <__printf_chk@plt+0x24510>
   2903c:	lsr	r0, r0, #31
   29040:	bl	42544 <__printf_chk@plt+0x3dda4>
   29044:	pop	{r3, r4, r5, r6, r7, pc}
   29048:	mvn	r0, #0
   2904c:	pop	{r3, r4, r5, r6, r7, pc}
   29050:	push	{r4, lr}
   29054:	subs	r4, r0, #0
   29058:	popeq	{r4, pc}
   2905c:	ldr	r0, [r4, #4]
   29060:	bl	28d70 <__printf_chk@plt+0x245d0>
   29064:	ldr	r0, [r4, #8]
   29068:	bl	28d70 <__printf_chk@plt+0x245d0>
   2906c:	ldr	r0, [r4, #12]
   29070:	bl	28d70 <__printf_chk@plt+0x245d0>
   29074:	ldr	r0, [r4, #16]
   29078:	cmp	r0, #0
   2907c:	beq	29090 <__printf_chk@plt+0x248f0>
   29080:	ldr	r1, [r4, #20]
   29084:	bl	4160c <__printf_chk@plt+0x3ce6c>
   29088:	ldr	r0, [r4, #16]
   2908c:	bl	3bdc <free@plt>
   29090:	mov	r0, r4
   29094:	mov	r1, #24
   29098:	bl	4160c <__printf_chk@plt+0x3ce6c>
   2909c:	mov	r0, r4
   290a0:	pop	{r4, lr}
   290a4:	b	3bdc <free@plt>
   290a8:	push	{r3, r4, r5, lr}
   290ac:	mov	r1, #24
   290b0:	mov	r5, r0
   290b4:	mov	r0, #1
   290b8:	bl	4380 <calloc@plt>
   290bc:	subs	r4, r0, #0
   290c0:	beq	29138 <__printf_chk@plt+0x24998>
   290c4:	str	r5, [r4]
   290c8:	mov	r0, r5
   290cc:	bl	28b88 <__printf_chk@plt+0x243e8>
   290d0:	cmp	r0, #0
   290d4:	str	r0, [r4, #4]
   290d8:	beq	29130 <__printf_chk@plt+0x24990>
   290dc:	mov	r0, r5
   290e0:	bl	28b88 <__printf_chk@plt+0x243e8>
   290e4:	cmp	r0, #0
   290e8:	str	r0, [r4, #8]
   290ec:	beq	29130 <__printf_chk@plt+0x24990>
   290f0:	mov	r0, r5
   290f4:	bl	28b88 <__printf_chk@plt+0x243e8>
   290f8:	cmp	r0, #0
   290fc:	str	r0, [r4, #12]
   29100:	beq	29130 <__printf_chk@plt+0x24990>
   29104:	ldr	r0, [r4, #4]
   29108:	bl	28b74 <__printf_chk@plt+0x243d4>
   2910c:	mov	r1, r0
   29110:	str	r0, [r4, #20]
   29114:	mov	r0, #1
   29118:	bl	4380 <calloc@plt>
   2911c:	cmp	r0, #0
   29120:	str	r0, [r4, #16]
   29124:	beq	29130 <__printf_chk@plt+0x24990>
   29128:	mov	r0, r4
   2912c:	pop	{r3, r4, r5, pc}
   29130:	mov	r0, r4
   29134:	bl	29050 <__printf_chk@plt+0x248b0>
   29138:	mov	r0, #0
   2913c:	pop	{r3, r4, r5, pc}
   29140:	push	{r4, r5, r6, r7, r8, r9}
   29144:	mov	ip, #0
   29148:	ldrd	r6, [sp, #24]
   2914c:	ldrb	r4, [r1, ip]
   29150:	strb	r4, [r3, ip]
   29154:	add	ip, ip, #1
   29158:	cmp	ip, #32
   2915c:	bne	2914c <__printf_chk@plt+0x249ac>
   29160:	sub	r2, r2, #1
   29164:	add	ip, r3, #31
   29168:	mov	r4, #32
   2916c:	mov	r5, #0
   29170:	subs	r4, r4, #1
   29174:	ldrb	r8, [r2, #1]!
   29178:	sbc	r5, r5, #0
   2917c:	orrs	r9, r4, r5
   29180:	strb	r8, [ip, #1]!
   29184:	bne	29170 <__printf_chk@plt+0x249d0>
   29188:	cmp	r7, #0
   2918c:	cmpeq	r6, #64	; 0x40
   29190:	subhi	ip, r6, #1
   29194:	addhi	r2, r1, #63	; 0x3f
   29198:	addhi	r1, r1, ip
   2919c:	addhi	ip, r3, #63	; 0x3f
   291a0:	bls	291b4 <__printf_chk@plt+0x24a14>
   291a4:	ldrb	r4, [r2, #1]!
   291a8:	cmp	r2, r1
   291ac:	strb	r4, [ip, #1]!
   291b0:	bne	291a4 <__printf_chk@plt+0x24a04>
   291b4:	mov	r1, r3
   291b8:	mov	r2, r6
   291bc:	mov	r3, r7
   291c0:	pop	{r4, r5, r6, r7, r8, r9}
   291c4:	b	29878 <__printf_chk@plt+0x250d8>
   291c8:	ldr	r3, [pc, #204]	; 2929c <__printf_chk@plt+0x24afc>
   291cc:	ldr	r2, [pc, #204]	; 292a0 <__printf_chk@plt+0x24b00>
   291d0:	add	r3, pc, r3
   291d4:	push	{r4, r5, r6, r7, lr}
   291d8:	mov	r6, r1
   291dc:	ldr	r7, [r3, r2]
   291e0:	sub	sp, sp, #716	; 0x2cc
   291e4:	mov	r5, r0
   291e8:	mov	r1, #32
   291ec:	mov	r0, r6
   291f0:	add	r4, r6, #31
   291f4:	ldr	r3, [r7]
   291f8:	str	r3, [sp, #708]	; 0x2c4
   291fc:	bl	3ccd0 <__printf_chk@plt+0x38530>
   29200:	mov	r1, r6
   29204:	add	r6, sp, #644	; 0x284
   29208:	mov	r2, #32
   2920c:	mov	r3, #0
   29210:	mov	r0, r6
   29214:	bl	29878 <__printf_chk@plt+0x250d8>
   29218:	ldrb	r2, [sp, #675]	; 0x2a3
   2921c:	mov	r1, r6
   29220:	add	r6, sp, #4
   29224:	ldrb	r3, [sp, #644]	; 0x284
   29228:	and	r2, r2, #127	; 0x7f
   2922c:	mov	r0, r6
   29230:	orr	r2, r2, #64	; 0x40
   29234:	bic	r3, r3, #7
   29238:	strb	r2, [sp, #675]	; 0x2a3
   2923c:	strb	r3, [sp, #644]	; 0x284
   29240:	bl	39e20 <__printf_chk@plt+0x35680>
   29244:	mov	r1, r6
   29248:	add	r6, sp, #132	; 0x84
   2924c:	mov	r0, r6
   29250:	bl	3b038 <__printf_chk@plt+0x36898>
   29254:	mov	r0, r5
   29258:	mov	r1, r6
   2925c:	bl	3ac48 <__printf_chk@plt+0x364a8>
   29260:	mov	r0, #0
   29264:	ldrb	r3, [r5, r0]
   29268:	mov	r1, #1
   2926c:	strb	r3, [r4, #1]!
   29270:	bl	42320 <__printf_chk@plt+0x3db80>
   29274:	cmp	r0, #32
   29278:	bne	29264 <__printf_chk@plt+0x24ac4>
   2927c:	ldr	r2, [sp, #708]	; 0x2c4
   29280:	mov	r0, #0
   29284:	ldr	r3, [r7]
   29288:	cmp	r2, r3
   2928c:	bne	29298 <__printf_chk@plt+0x24af8>
   29290:	add	sp, sp, #716	; 0x2cc
   29294:	pop	{r4, r5, r6, r7, pc}
   29298:	bl	41b8 <__stack_chk_fail@plt>
   2929c:	andeq	sp, r4, r4, asr #18
   292a0:	andeq	r0, r0, r8, lsl #9
   292a4:	ldr	ip, [pc, #496]	; 2949c <__printf_chk@plt+0x24cfc>
   292a8:	ldr	r3, [pc, #496]	; 294a0 <__printf_chk@plt+0x24d00>
   292ac:	add	ip, pc, ip
   292b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   292b4:	sub	sp, sp, #1168	; 0x490
   292b8:	sub	sp, sp, #12
   292bc:	ldr	r9, [ip, r3]
   292c0:	add	lr, sp, #1024	; 0x400
   292c4:	add	sl, sp, #980	; 0x3d4
   292c8:	ldr	r8, [sp, #1224]	; 0x4c8
   292cc:	mov	r5, r1
   292d0:	ldrd	r6, [lr, #192]	; 0xc0
   292d4:	mov	r3, #0
   292d8:	ldr	ip, [r9]
   292dc:	mov	r4, r0
   292e0:	adds	r6, r6, #64	; 0x40
   292e4:	mov	r1, r8
   292e8:	mov	fp, r2
   292ec:	mov	r0, sl
   292f0:	mov	r2, #32
   292f4:	adc	r7, r7, #0
   292f8:	str	ip, [sp, #1172]	; 0x494
   292fc:	strd	r6, [sp, #8]
   29300:	bl	29878 <__printf_chk@plt+0x250d8>
   29304:	add	r0, sp, #1024	; 0x400
   29308:	ldrb	r2, [sp, #1011]	; 0x3f3
   2930c:	ldrb	r3, [sp, #980]	; 0x3d4
   29310:	ldrd	r0, [r0, #192]	; 0xc0
   29314:	and	r2, r2, #127	; 0x7f
   29318:	orr	r2, r2, #64	; 0x40
   2931c:	bic	r3, r3, #7
   29320:	orrs	r1, r0, r1
   29324:	strd	r6, [r5]
   29328:	strb	r2, [sp, #1011]	; 0x3f3
   2932c:	strb	r3, [sp, #980]	; 0x3d4
   29330:	beq	29354 <__printf_chk@plt+0x24bb4>
   29334:	ldr	r2, [sp, #1216]	; 0x4c0
   29338:	sub	r6, fp, #1
   2933c:	add	r3, r4, #63	; 0x3f
   29340:	add	r1, r6, r2
   29344:	ldrb	r2, [r6, #1]!
   29348:	cmp	r6, r1
   2934c:	strb	r2, [r3, #1]!
   29350:	bne	29344 <__printf_chk@plt+0x24ba4>
   29354:	add	r7, r4, #31
   29358:	add	r3, sp, #1008	; 0x3f0
   2935c:	add	r0, sp, #1040	; 0x410
   29360:	add	r3, r3, #3
   29364:	add	r0, r0, #3
   29368:	mov	r2, r7
   2936c:	ldrb	r1, [r3, #1]!
   29370:	cmp	r3, r0
   29374:	strb	r1, [r2, #1]!
   29378:	bne	2936c <__printf_chk@plt+0x24bcc>
   2937c:	add	r6, sp, #1024	; 0x400
   29380:	add	fp, sp, #1040	; 0x410
   29384:	add	fp, fp, #4
   29388:	add	r1, r4, #32
   2938c:	ldrd	r2, [r6, #192]	; 0xc0
   29390:	add	r6, sp, #20
   29394:	mov	r0, fp
   29398:	add	r5, sp, #916	; 0x394
   2939c:	adds	r2, r2, #32
   293a0:	adc	r3, r3, #0
   293a4:	bl	29878 <__printf_chk@plt+0x250d8>
   293a8:	mov	r1, fp
   293ac:	add	fp, sp, #404	; 0x194
   293b0:	mov	r0, r6
   293b4:	bl	39ec8 <__printf_chk@plt+0x35728>
   293b8:	mov	r1, r6
   293bc:	mov	r0, fp
   293c0:	bl	3b038 <__printf_chk@plt+0x36898>
   293c4:	mov	r1, fp
   293c8:	mov	r0, r5
   293cc:	bl	3ac48 <__printf_chk@plt+0x364a8>
   293d0:	mov	r3, #0
   293d4:	ldrb	r2, [r5, r3]
   293d8:	strb	r2, [r4, r3]
   293dc:	add	r3, r3, #1
   293e0:	cmp	r3, #32
   293e4:	bne	293d4 <__printf_chk@plt+0x24c34>
   293e8:	ldrd	r2, [sp, #8]
   293ec:	add	r5, sp, #1104	; 0x450
   293f0:	add	r5, r5, #4
   293f4:	mov	r1, r4
   293f8:	strd	r2, [sp]
   293fc:	mov	r0, r5
   29400:	mov	r3, r4
   29404:	add	r2, r8, #32
   29408:	add	r4, sp, #148	; 0x94
   2940c:	bl	29140 <__printf_chk@plt+0x249a0>
   29410:	mov	r1, r5
   29414:	add	r5, sp, #276	; 0x114
   29418:	mov	r0, r4
   2941c:	bl	39ec8 <__printf_chk@plt+0x35728>
   29420:	mov	r1, sl
   29424:	mov	r0, r5
   29428:	bl	39e20 <__printf_chk@plt+0x35680>
   2942c:	mov	r0, r4
   29430:	mov	r1, r4
   29434:	mov	r2, r5
   29438:	bl	3a0dc <__printf_chk@plt+0x3593c>
   2943c:	mov	r0, r4
   29440:	mov	r1, r4
   29444:	mov	r2, r6
   29448:	bl	3a048 <__printf_chk@plt+0x358a8>
   2944c:	mov	r1, r4
   29450:	add	r0, sp, #948	; 0x3b4
   29454:	bl	39f64 <__printf_chk@plt+0x357c4>
   29458:	add	r3, sp, #944	; 0x3b0
   2945c:	add	r1, sp, #976	; 0x3d0
   29460:	add	r3, r3, #3
   29464:	add	r1, r1, #3
   29468:	ldrb	r2, [r3, #1]!
   2946c:	cmp	r3, r1
   29470:	strb	r2, [r7, #1]!
   29474:	bne	29468 <__printf_chk@plt+0x24cc8>
   29478:	ldr	r2, [sp, #1172]	; 0x494
   2947c:	mov	r0, #0
   29480:	ldr	r3, [r9]
   29484:	cmp	r2, r3
   29488:	bne	29498 <__printf_chk@plt+0x24cf8>
   2948c:	add	sp, sp, #1168	; 0x490
   29490:	add	sp, sp, #12
   29494:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29498:	bl	41b8 <__stack_chk_fail@plt>
   2949c:	andeq	sp, r4, r8, ror #16
   294a0:	andeq	r0, r0, r8, lsl #9
   294a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   294a8:	mov	fp, r1
   294ac:	ldr	r6, [pc, #424]	; 2965c <__printf_chk@plt+0x24ebc>
   294b0:	sub	sp, sp, #1392	; 0x570
   294b4:	ldr	r1, [pc, #420]	; 29660 <__printf_chk@plt+0x24ec0>
   294b8:	sub	sp, sp, #12
   294bc:	add	r6, pc, r6
   294c0:	mov	r4, r0
   294c4:	mov	r5, r2
   294c8:	mvn	r3, #0
   294cc:	ldr	r1, [r6, r1]
   294d0:	mvn	r2, #0
   294d4:	ldr	sl, [sp, #1448]	; 0x5a8
   294d8:	str	r1, [sp, #12]
   294dc:	add	r1, sp, #1536	; 0x600
   294e0:	ldr	r8, [sp, #12]
   294e4:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   294e8:	cmp	r1, #0
   294ec:	cmpeq	r0, #63	; 0x3f
   294f0:	ldr	r1, [r8]
   294f4:	strd	r2, [fp]
   294f8:	str	r1, [sp, #1396]	; 0x574
   294fc:	bls	29650 <__printf_chk@plt+0x24eb0>
   29500:	add	r9, sp, #276	; 0x114
   29504:	mov	r1, sl
   29508:	mov	r0, r9
   2950c:	bl	3aa10 <__printf_chk@plt+0x36270>
   29510:	subs	r7, r0, #0
   29514:	bne	29650 <__printf_chk@plt+0x24eb0>
   29518:	add	r1, sp, #1536	; 0x600
   2951c:	mov	r2, sl
   29520:	add	sl, sp, #1328	; 0x530
   29524:	mov	r3, r4
   29528:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   2952c:	add	sl, sl, #4
   29530:	add	r8, sp, #20
   29534:	strd	r0, [sp]
   29538:	mov	r0, sl
   2953c:	mov	r1, r5
   29540:	bl	29140 <__printf_chk@plt+0x249a0>
   29544:	mov	r1, sl
   29548:	add	sl, sp, #148	; 0x94
   2954c:	mov	r0, r8
   29550:	bl	39ec8 <__printf_chk@plt+0x35728>
   29554:	add	r1, r5, #32
   29558:	mov	r0, sl
   2955c:	bl	39e20 <__printf_chk@plt+0x35680>
   29560:	ldr	r3, [pc, #252]	; 29664 <__printf_chk@plt+0x24ec4>
   29564:	mov	r1, r9
   29568:	add	r9, sp, #788	; 0x314
   2956c:	mov	r2, r8
   29570:	ldr	r3, [r6, r3]
   29574:	add	r6, sp, #1296	; 0x510
   29578:	add	r6, r6, #4
   2957c:	mov	r0, r9
   29580:	str	sl, [sp]
   29584:	bl	3ad1c <__printf_chk@plt+0x3657c>
   29588:	mov	r1, r9
   2958c:	mov	r0, r6
   29590:	bl	3ac48 <__printf_chk@plt+0x364a8>
   29594:	mov	r0, r5
   29598:	mov	r1, r6
   2959c:	bl	29668 <__printf_chk@plt+0x24ec8>
   295a0:	cmp	r0, #0
   295a4:	bne	29610 <__printf_chk@plt+0x24e70>
   295a8:	add	r8, sp, #1536	; 0x600
   295ac:	ldrd	r2, [r8, #-96]	; 0xffffffa0
   295b0:	subs	r2, r2, #64	; 0x40
   295b4:	sbc	r3, r3, #0
   295b8:	orrs	r9, r2, r3
   295bc:	addne	r5, r5, #63	; 0x3f
   295c0:	movne	ip, r7
   295c4:	beq	295e8 <__printf_chk@plt+0x24e48>
   295c8:	ldrb	r1, [r5, #1]!
   295cc:	strb	r1, [r4, ip]
   295d0:	add	ip, ip, #1
   295d4:	mov	r1, #0
   295d8:	mov	r0, ip
   295dc:	cmp	r1, r3
   295e0:	cmpeq	r0, r2
   295e4:	bcc	295c8 <__printf_chk@plt+0x24e28>
   295e8:	strd	r2, [fp]
   295ec:	ldr	r8, [sp, #12]
   295f0:	mov	r0, r7
   295f4:	ldr	r2, [sp, #1396]	; 0x574
   295f8:	ldr	r3, [r8]
   295fc:	cmp	r2, r3
   29600:	bne	29658 <__printf_chk@plt+0x24eb8>
   29604:	add	sp, sp, #1392	; 0x570
   29608:	add	sp, sp, #12
   2960c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29610:	add	r2, sp, #1536	; 0x600
   29614:	ldrd	sl, [r2, #-96]	; 0xffffffa0
   29618:	subs	sl, sl, #64	; 0x40
   2961c:	sbc	fp, fp, #0
   29620:	orrs	r3, sl, fp
   29624:	movne	r1, r7
   29628:	beq	29648 <__printf_chk@plt+0x24ea8>
   2962c:	strb	r1, [r4, r7]
   29630:	add	r7, r7, #1
   29634:	mov	r3, #0
   29638:	mov	r2, r7
   2963c:	cmp	r3, fp
   29640:	cmpeq	r2, sl
   29644:	bcc	2962c <__printf_chk@plt+0x24e8c>
   29648:	mov	r7, r0
   2964c:	b	295ec <__printf_chk@plt+0x24e4c>
   29650:	mvn	r7, #0
   29654:	b	295ec <__printf_chk@plt+0x24e4c>
   29658:	bl	41b8 <__stack_chk_fail@plt>
   2965c:	andeq	sp, r4, r8, asr r6
   29660:	andeq	r0, r0, r8, lsl #9
   29664:	andeq	r0, r0, ip, lsr #9
   29668:	push	{r4, r5}
   2966c:	ldrb	ip, [r1, #1]
   29670:	ldrb	r2, [r0]
   29674:	ldrb	r5, [r0, #1]
   29678:	ldrb	r3, [r1]
   2967c:	ldrb	r4, [r0, #2]
   29680:	eor	r5, r5, ip
   29684:	eor	r3, r2, r3
   29688:	ldrb	ip, [r1, #2]
   2968c:	ldrb	r2, [r0, #3]
   29690:	orr	r5, r5, r3
   29694:	ldrb	r3, [r1, #3]
   29698:	eor	ip, r4, ip
   2969c:	orr	r5, r5, ip
   296a0:	ldrb	r4, [r0, #4]
   296a4:	eor	r3, r2, r3
   296a8:	ldrb	ip, [r1, #4]
   296ac:	ldrb	r2, [r0, #5]
   296b0:	orr	r5, r5, r3
   296b4:	ldrb	r3, [r1, #5]
   296b8:	eor	ip, r4, ip
   296bc:	orr	r5, r5, ip
   296c0:	ldrb	r4, [r0, #6]
   296c4:	eor	r3, r2, r3
   296c8:	ldrb	ip, [r1, #6]
   296cc:	ldrb	r2, [r0, #7]
   296d0:	orr	r5, r5, r3
   296d4:	ldrb	r3, [r1, #7]
   296d8:	eor	ip, r4, ip
   296dc:	orr	r5, r5, ip
   296e0:	ldrb	r4, [r0, #8]
   296e4:	eor	r3, r2, r3
   296e8:	ldrb	ip, [r1, #8]
   296ec:	ldrb	r2, [r0, #9]
   296f0:	orr	r5, r5, r3
   296f4:	ldrb	r3, [r1, #9]
   296f8:	eor	ip, r4, ip
   296fc:	orr	r5, r5, ip
   29700:	ldrb	r4, [r0, #10]
   29704:	eor	r3, r2, r3
   29708:	ldrb	ip, [r1, #10]
   2970c:	ldrb	r2, [r0, #11]
   29710:	orr	r5, r5, r3
   29714:	ldrb	r3, [r1, #11]
   29718:	eor	ip, r4, ip
   2971c:	orr	r5, r5, ip
   29720:	ldrb	r4, [r0, #12]
   29724:	eor	r3, r2, r3
   29728:	ldrb	ip, [r1, #12]
   2972c:	ldrb	r2, [r0, #13]
   29730:	orr	r5, r5, r3
   29734:	ldrb	r3, [r1, #13]
   29738:	eor	ip, r4, ip
   2973c:	orr	r5, r5, ip
   29740:	ldrb	r4, [r0, #14]
   29744:	eor	r3, r2, r3
   29748:	ldrb	ip, [r1, #14]
   2974c:	ldrb	r2, [r0, #15]
   29750:	orr	r5, r5, r3
   29754:	ldrb	r3, [r1, #15]
   29758:	eor	ip, r4, ip
   2975c:	orr	r5, r5, ip
   29760:	ldrb	r4, [r0, #16]
   29764:	eor	r3, r2, r3
   29768:	ldrb	ip, [r1, #16]
   2976c:	ldrb	r2, [r0, #17]
   29770:	orr	r5, r5, r3
   29774:	ldrb	r3, [r1, #17]
   29778:	eor	ip, r4, ip
   2977c:	orr	r5, r5, ip
   29780:	ldrb	r4, [r0, #18]
   29784:	eor	r3, r2, r3
   29788:	ldrb	ip, [r1, #18]
   2978c:	ldrb	r2, [r0, #19]
   29790:	orr	r5, r5, r3
   29794:	ldrb	r3, [r1, #19]
   29798:	eor	ip, r4, ip
   2979c:	orr	r5, r5, ip
   297a0:	ldrb	r4, [r0, #20]
   297a4:	eor	r3, r2, r3
   297a8:	ldrb	ip, [r1, #20]
   297ac:	ldrb	r2, [r0, #21]
   297b0:	orr	r5, r5, r3
   297b4:	ldrb	r3, [r1, #21]
   297b8:	eor	ip, r4, ip
   297bc:	orr	r5, r5, ip
   297c0:	ldrb	r4, [r0, #22]
   297c4:	eor	r3, r2, r3
   297c8:	ldrb	ip, [r1, #22]
   297cc:	ldrb	r2, [r0, #23]
   297d0:	orr	r5, r5, r3
   297d4:	ldrb	r3, [r1, #23]
   297d8:	eor	ip, r4, ip
   297dc:	orr	r5, r5, ip
   297e0:	ldrb	r4, [r0, #24]
   297e4:	eor	r3, r2, r3
   297e8:	ldrb	ip, [r1, #24]
   297ec:	ldrb	r2, [r0, #25]
   297f0:	orr	r5, r5, r3
   297f4:	ldrb	r3, [r1, #25]
   297f8:	eor	ip, r4, ip
   297fc:	orr	r5, r5, ip
   29800:	ldrb	r4, [r0, #26]
   29804:	eor	r3, r2, r3
   29808:	ldrb	ip, [r1, #26]
   2980c:	ldrb	r2, [r0, #27]
   29810:	orr	r5, r5, r3
   29814:	ldrb	r3, [r1, #27]
   29818:	eor	ip, r4, ip
   2981c:	orr	r5, r5, ip
   29820:	ldrb	r4, [r0, #28]
   29824:	eor	r3, r2, r3
   29828:	ldrb	ip, [r1, #28]
   2982c:	ldrb	r2, [r0, #29]
   29830:	orr	r5, r5, r3
   29834:	ldrb	r3, [r1, #29]
   29838:	eor	ip, r4, ip
   2983c:	orr	r5, r5, ip
   29840:	ldrb	r4, [r0, #30]
   29844:	eor	r3, r2, r3
   29848:	ldrb	ip, [r1, #30]
   2984c:	ldrb	r2, [r0, #31]
   29850:	orr	r0, r5, r3
   29854:	ldrb	r3, [r1, #31]
   29858:	eor	r1, r4, ip
   2985c:	orr	r0, r0, r1
   29860:	eor	r3, r2, r3
   29864:	orr	r0, r0, r3
   29868:	rsb	r0, r0, #0
   2986c:	pop	{r4, r5}
   29870:	asr	r0, r0, #31
   29874:	bx	lr
   29878:	push	{r4, r5, r6, r7, r8, r9, lr}
   2987c:	mov	r4, r2
   29880:	ldr	lr, [pc, #488]	; 29a70 <__printf_chk@plt+0x252d0>
   29884:	sub	sp, sp, #332	; 0x14c
   29888:	ldr	r8, [pc, #484]	; 29a74 <__printf_chk@plt+0x252d4>
   2988c:	add	r6, sp, #4
   29890:	add	lr, pc, lr
   29894:	ldr	ip, [pc, #476]	; 29a78 <__printf_chk@plt+0x252d8>
   29898:	mov	r5, r3
   2989c:	mov	r7, r0
   298a0:	ldr	r8, [lr, r8]
   298a4:	mov	r2, lr
   298a8:	add	ip, pc, ip
   298ac:	mov	r9, r1
   298b0:	mov	r3, #0
   298b4:	ldr	r2, [r8]
   298b8:	str	r2, [sp, #324]	; 0x144
   298bc:	ldrb	r2, [r3, ip]
   298c0:	strb	r2, [r6, r3]
   298c4:	add	r3, r3, #1
   298c8:	cmp	r3, #64	; 0x40
   298cc:	bne	298bc <__printf_chk@plt+0x2511c>
   298d0:	mov	r1, r9
   298d4:	mov	r2, r4
   298d8:	mov	r3, r5
   298dc:	mov	r0, r6
   298e0:	bl	29b3c <__printf_chk@plt+0x2539c>
   298e4:	mov	r2, #127	; 0x7f
   298e8:	mov	r3, #0
   298ec:	and	r2, r2, r4
   298f0:	and	r3, r3, r5
   298f4:	add	r9, r9, r4
   298f8:	orrs	r1, r2, r3
   298fc:	rsb	r9, r2, r9
   29900:	mov	lr, r2
   29904:	beq	299e8 <__printf_chk@plt+0x25248>
   29908:	add	r1, sp, #68	; 0x44
   2990c:	mov	r0, #0
   29910:	ldrb	ip, [r9, r0]
   29914:	strb	ip, [r1, r0]
   29918:	add	r0, r0, #1
   2991c:	cmp	lr, r0
   29920:	bne	29910 <__printf_chk@plt+0x25170>
   29924:	add	lr, sp, #328	; 0x148
   29928:	cmp	r3, #0
   2992c:	cmpeq	r2, #111	; 0x6f
   29930:	add	r0, lr, r2
   29934:	mvn	ip, #127	; 0x7f
   29938:	addhi	r2, r2, #1
   2993c:	movhi	r3, #0
   29940:	strb	ip, [r0, #-260]	; 0xfffffefc
   29944:	bls	299f4 <__printf_chk@plt+0x25254>
   29948:	strb	r3, [r1, r2]
   2994c:	add	r2, r2, #1
   29950:	cmp	r2, #246	; 0xf6
   29954:	bls	29948 <__printf_chk@plt+0x251a8>
   29958:	lsr	ip, r4, #29
   2995c:	mov	r0, r6
   29960:	mov	r2, #256	; 0x100
   29964:	mov	r3, #0
   29968:	orr	ip, ip, r5, lsl #3
   2996c:	lsr	lr, r5, #21
   29970:	lsr	r9, r5, #29
   29974:	strb	ip, [sp, #319]	; 0x13f
   29978:	strb	lr, [sp, #316]	; 0x13c
   2997c:	lsr	ip, r5, #13
   29980:	lsr	lr, r5, #5
   29984:	strb	ip, [sp, #317]	; 0x13d
   29988:	strb	lr, [sp, #318]	; 0x13e
   2998c:	lsr	ip, r4, #21
   29990:	lsr	lr, r4, #13
   29994:	strb	ip, [sp, #320]	; 0x140
   29998:	strb	r9, [sp, #315]	; 0x13b
   2999c:	lsr	ip, r4, #5
   299a0:	strb	lr, [sp, #321]	; 0x141
   299a4:	lsl	r4, r4, #3
   299a8:	strb	ip, [sp, #322]	; 0x142
   299ac:	strb	r4, [sp, #323]	; 0x143
   299b0:	bl	29b3c <__printf_chk@plt+0x2539c>
   299b4:	mov	r3, #0
   299b8:	ldrb	r2, [r6, r3]
   299bc:	strb	r2, [r7, r3]
   299c0:	add	r3, r3, #1
   299c4:	cmp	r3, #64	; 0x40
   299c8:	bne	299b8 <__printf_chk@plt+0x25218>
   299cc:	ldr	r2, [sp, #324]	; 0x144
   299d0:	mov	r0, #0
   299d4:	ldr	r3, [r8]
   299d8:	cmp	r2, r3
   299dc:	bne	29a6c <__printf_chk@plt+0x252cc>
   299e0:	add	sp, sp, #332	; 0x14c
   299e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   299e8:	add	r1, sp, #328	; 0x148
   299ec:	mvn	r0, #127	; 0x7f
   299f0:	strb	r0, [r1, #-260]!	; 0xfffffefc
   299f4:	add	r2, r2, #1
   299f8:	mov	r3, #0
   299fc:	strb	r3, [r1, r2]
   29a00:	add	r2, r2, #1
   29a04:	cmp	r2, #118	; 0x76
   29a08:	bls	299fc <__printf_chk@plt+0x2525c>
   29a0c:	lsr	ip, r4, #29
   29a10:	mov	r0, r6
   29a14:	mov	r2, #128	; 0x80
   29a18:	mov	r3, #0
   29a1c:	orr	ip, ip, r5, lsl #3
   29a20:	lsr	lr, r5, #21
   29a24:	lsr	r9, r5, #29
   29a28:	strb	ip, [sp, #191]	; 0xbf
   29a2c:	strb	lr, [sp, #188]	; 0xbc
   29a30:	lsr	ip, r5, #13
   29a34:	lsr	lr, r5, #5
   29a38:	strb	ip, [sp, #189]	; 0xbd
   29a3c:	strb	lr, [sp, #190]	; 0xbe
   29a40:	lsr	ip, r4, #21
   29a44:	lsr	lr, r4, #13
   29a48:	strb	ip, [sp, #192]	; 0xc0
   29a4c:	strb	r9, [sp, #187]	; 0xbb
   29a50:	lsr	ip, r4, #5
   29a54:	strb	lr, [sp, #193]	; 0xc1
   29a58:	lsl	r4, r4, #3
   29a5c:	strb	ip, [sp, #194]	; 0xc2
   29a60:	strb	r4, [sp, #195]	; 0xc3
   29a64:	bl	29b3c <__printf_chk@plt+0x2539c>
   29a68:	b	299b4 <__printf_chk@plt+0x25214>
   29a6c:	bl	41b8 <__stack_chk_fail@plt>
   29a70:	andeq	sp, r4, r4, lsl #5
   29a74:	andeq	r0, r0, r8, lsl #9
   29a78:	andeq	lr, r1, ip, ror #29
   29a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   29a80:	sub	sp, sp, #16
   29a84:	ldrb	sl, [r0, #6]
   29a88:	mov	r3, #0
   29a8c:	ldrb	r2, [r0, #4]
   29a90:	mov	fp, #0
   29a94:	ldrb	r4, [r0, #5]
   29a98:	lsr	r9, sl, #24
   29a9c:	lsl	r8, sl, #8
   29aa0:	ldrb	sl, [r0, #2]
   29aa4:	strd	r2, [sp]
   29aa8:	lsl	r6, r4, #16
   29aac:	orr	r6, r6, r8
   29ab0:	ldrb	r8, [r0, #7]
   29ab4:	strd	sl, [sp, #8]
   29ab8:	lsr	r7, r4, #16
   29abc:	ldr	fp, [sp]
   29ac0:	orr	r6, r6, r8
   29ac4:	ldr	r3, [sp]
   29ac8:	orr	r7, r7, r9
   29acc:	ldr	ip, [sp, #8]
   29ad0:	mov	r9, #0
   29ad4:	lsl	r4, fp, #24
   29ad8:	orr	r7, r7, r9
   29adc:	orr	r6, r6, r4
   29ae0:	ldrb	r4, [r0]
   29ae4:	lsr	r5, r3, #8
   29ae8:	ldrb	r8, [r0, #1]
   29aec:	ldrb	r3, [r0, #3]
   29af0:	orr	r7, r7, r5
   29af4:	mov	r5, #0
   29af8:	strd	r4, [sp]
   29afc:	lsl	fp, ip, #8
   29b00:	ldr	ip, [sp]
   29b04:	mov	r2, #0
   29b08:	orr	r7, r7, r3
   29b0c:	orr	r6, r6, r2
   29b10:	lsl	r5, r8, #16
   29b14:	orr	r6, r6, r2
   29b18:	orr	r7, r7, fp
   29b1c:	lsl	r1, ip, #24
   29b20:	orr	r4, r2, r6
   29b24:	orr	r5, r5, r7
   29b28:	orr	r0, r2, r4
   29b2c:	orr	r1, r1, r5
   29b30:	add	sp, sp, #16
   29b34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   29b38:	bx	lr
   29b3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29b40:	sub	sp, sp, #7296	; 0x1c80
   29b44:	sub	sp, sp, #4
   29b48:	add	r5, sp, #512	; 0x200
   29b4c:	add	r6, sp, #1536	; 0x600
   29b50:	str	r1, [sp, #280]	; 0x118
   29b54:	add	r1, sp, #7168	; 0x1c00
   29b58:	str	r0, [sp, #284]	; 0x11c
   29b5c:	add	r7, sp, #512	; 0x200
   29b60:	strd	r2, [r1, #120]	; 0x78
   29b64:	bl	29a7c <__printf_chk@plt+0x252dc>
   29b68:	ldr	r2, [sp, #284]	; 0x11c
   29b6c:	add	r8, sp, #1536	; 0x600
   29b70:	add	fp, sp, #7168	; 0x1c00
   29b74:	add	r9, sp, #1536	; 0x600
   29b78:	strd	r0, [sp, #224]	; 0xe0
   29b7c:	add	r0, r2, #8
   29b80:	bl	29a7c <__printf_chk@plt+0x252dc>
   29b84:	add	r3, sp, #512	; 0x200
   29b88:	ldr	r4, [sp, #284]	; 0x11c
   29b8c:	strd	r0, [r3, #-240]	; 0xffffff10
   29b90:	add	r0, r4, #16
   29b94:	bl	29a7c <__printf_chk@plt+0x252dc>
   29b98:	strd	r0, [r5, #-216]	; 0xffffff28
   29b9c:	add	r0, r4, #24
   29ba0:	bl	29a7c <__printf_chk@plt+0x252dc>
   29ba4:	strd	r0, [r6, #-192]	; 0xffffff40
   29ba8:	add	r0, r4, #32
   29bac:	bl	29a7c <__printf_chk@plt+0x252dc>
   29bb0:	strd	r0, [sp, #232]	; 0xe8
   29bb4:	add	r0, r4, #40	; 0x28
   29bb8:	bl	29a7c <__printf_chk@plt+0x252dc>
   29bbc:	strd	r0, [r7, #-208]	; 0xffffff30
   29bc0:	add	r0, r4, #48	; 0x30
   29bc4:	bl	29a7c <__printf_chk@plt+0x252dc>
   29bc8:	strd	r0, [r8, #-200]	; 0xffffff38
   29bcc:	add	r0, r4, #56	; 0x38
   29bd0:	bl	29a7c <__printf_chk@plt+0x252dc>
   29bd4:	ldrd	sl, [fp, #120]	; 0x78
   29bd8:	cmp	fp, #0
   29bdc:	cmpeq	sl, #127	; 0x7f
   29be0:	strd	r0, [r9, #-184]	; 0xffffff48
   29be4:	bls	38040 <__printf_chk@plt+0x338a0>
   29be8:	strd	sl, [r9, #-176]	; 0xffffff50
   29bec:	ldr	r0, [sp, #280]	; 0x118
   29bf0:	bl	29a7c <__printf_chk@plt+0x252dc>
   29bf4:	ldr	r4, [sp, #280]	; 0x118
   29bf8:	strd	r0, [sp, #8]
   29bfc:	add	r0, r4, #8
   29c00:	bl	29a7c <__printf_chk@plt+0x252dc>
   29c04:	strd	r0, [sp, #120]	; 0x78
   29c08:	add	r0, r4, #16
   29c0c:	bl	29a7c <__printf_chk@plt+0x252dc>
   29c10:	ldr	r5, [sp, #120]	; 0x78
   29c14:	lsr	r5, r5, #7
   29c18:	str	r5, [sp, #320]	; 0x140
   29c1c:	strd	r0, [sp, #128]	; 0x80
   29c20:	add	r0, r4, #24
   29c24:	bl	29a7c <__printf_chk@plt+0x252dc>
   29c28:	ldr	r6, [sp, #124]	; 0x7c
   29c2c:	ldr	r7, [sp, #320]	; 0x140
   29c30:	orr	r6, r7, r6, lsl #25
   29c34:	str	r6, [sp, #320]	; 0x140
   29c38:	strd	r0, [sp, #136]	; 0x88
   29c3c:	add	r0, r4, #32
   29c40:	bl	29a7c <__printf_chk@plt+0x252dc>
   29c44:	ldr	r8, [sp, #128]	; 0x80
   29c48:	lsr	r8, r8, #7
   29c4c:	str	r8, [sp, #336]	; 0x150
   29c50:	strd	r0, [sp, #104]	; 0x68
   29c54:	add	r0, r4, #40	; 0x28
   29c58:	bl	29a7c <__printf_chk@plt+0x252dc>
   29c5c:	ldr	r9, [sp, #124]	; 0x7c
   29c60:	lsr	r9, r9, #7
   29c64:	str	r9, [sp, #324]	; 0x144
   29c68:	strd	r0, [sp, #192]	; 0xc0
   29c6c:	add	r0, r4, #48	; 0x30
   29c70:	bl	29a7c <__printf_chk@plt+0x252dc>
   29c74:	ldr	sl, [sp, #132]	; 0x84
   29c78:	ldr	fp, [sp, #336]	; 0x150
   29c7c:	orr	sl, fp, sl, lsl #25
   29c80:	str	sl, [sp, #336]	; 0x150
   29c84:	strd	r0, [sp, #200]	; 0xc8
   29c88:	add	r0, r4, #56	; 0x38
   29c8c:	bl	29a7c <__printf_chk@plt+0x252dc>
   29c90:	ldr	ip, [sp, #132]	; 0x84
   29c94:	lsr	ip, ip, #7
   29c98:	str	ip, [sp, #340]	; 0x154
   29c9c:	strd	r0, [sp, #208]	; 0xd0
   29ca0:	add	r0, r4, #64	; 0x40
   29ca4:	bl	29a7c <__printf_chk@plt+0x252dc>
   29ca8:	strd	r0, [sp, #216]	; 0xd8
   29cac:	add	r0, r4, #72	; 0x48
   29cb0:	ldr	r1, [sp, #136]	; 0x88
   29cb4:	lsr	r1, r1, #7
   29cb8:	str	r1, [sp, #344]	; 0x158
   29cbc:	bl	29a7c <__printf_chk@plt+0x252dc>
   29cc0:	ldr	r2, [sp, #104]	; 0x68
   29cc4:	lsr	r2, r2, #7
   29cc8:	str	r2, [sp, #360]	; 0x168
   29ccc:	strd	r0, [sp, #144]	; 0x90
   29cd0:	add	r0, r4, #80	; 0x50
   29cd4:	bl	29a7c <__printf_chk@plt+0x252dc>
   29cd8:	ldr	r3, [sp, #140]	; 0x8c
   29cdc:	strd	r0, [sp, #152]	; 0x98
   29ce0:	add	r0, r4, #88	; 0x58
   29ce4:	ldr	r4, [sp, #344]	; 0x158
   29ce8:	orr	r3, r4, r3, lsl #25
   29cec:	str	r3, [sp, #344]	; 0x158
   29cf0:	bl	29a7c <__printf_chk@plt+0x252dc>
   29cf4:	ldr	r5, [sp, #280]	; 0x118
   29cf8:	ldr	r6, [sp, #108]	; 0x6c
   29cfc:	ldr	r7, [sp, #360]	; 0x168
   29d00:	orr	r6, r7, r6, lsl #25
   29d04:	str	r6, [sp, #360]	; 0x168
   29d08:	strd	r0, [sp, #160]	; 0xa0
   29d0c:	add	r0, r5, #96	; 0x60
   29d10:	bl	29a7c <__printf_chk@plt+0x252dc>
   29d14:	ldr	r8, [sp, #140]	; 0x8c
   29d18:	lsr	r8, r8, #7
   29d1c:	str	r8, [sp, #348]	; 0x15c
   29d20:	strd	r0, [sp, #168]	; 0xa8
   29d24:	add	r0, r5, #104	; 0x68
   29d28:	bl	29a7c <__printf_chk@plt+0x252dc>
   29d2c:	ldr	r9, [sp, #108]	; 0x6c
   29d30:	lsr	r9, r9, #7
   29d34:	strd	r0, [sp, #176]	; 0xb0
   29d38:	add	r0, r5, #112	; 0x70
   29d3c:	str	r9, [sp, #364]	; 0x16c
   29d40:	bl	29a7c <__printf_chk@plt+0x252dc>
   29d44:	ldr	sl, [sp, #192]	; 0xc0
   29d48:	lsr	sl, sl, #7
   29d4c:	str	sl, [sp, #376]	; 0x178
   29d50:	strd	r0, [sp, #88]	; 0x58
   29d54:	add	r0, r5, #120	; 0x78
   29d58:	bl	29a7c <__printf_chk@plt+0x252dc>
   29d5c:	ldr	fp, [sp, #88]	; 0x58
   29d60:	ldr	r5, [sp, #120]	; 0x78
   29d64:	ldr	sl, [sp, #124]	; 0x7c
   29d68:	lsl	r2, fp, #3
   29d6c:	lsr	r3, fp, #19
   29d70:	lsr	ip, fp, #6
   29d74:	ldr	r7, [sp, #92]	; 0x5c
   29d78:	str	ip, [sp, #312]	; 0x138
   29d7c:	ldr	r8, [sp, #312]	; 0x138
   29d80:	orr	r7, r8, r7, lsl #26
   29d84:	ldr	r8, [sp, #120]	; 0x78
   29d88:	str	r7, [sp, #312]	; 0x138
   29d8c:	strd	r0, [sp, #112]	; 0x70
   29d90:	ldr	r1, [sp, #92]	; 0x5c
   29d94:	ldr	r0, [sp, #120]	; 0x78
   29d98:	ldr	r6, [sp, #112]	; 0x70
   29d9c:	orr	r2, r2, r1, lsr #29
   29da0:	orr	r3, r3, r1, lsl #13
   29da4:	lsr	r4, r0, #8
   29da8:	lsl	ip, r1, #3
   29dac:	lsr	r0, r1, #19
   29db0:	lsr	r1, r5, #1
   29db4:	ldr	r5, [sp, #88]	; 0x58
   29db8:	lsr	r9, r6, #6
   29dbc:	str	r9, [sp, #328]	; 0x148
   29dc0:	orr	r4, r4, sl, lsl #24
   29dc4:	ldr	r9, [sp, #116]	; 0x74
   29dc8:	orr	r1, r1, sl, lsl #31
   29dcc:	orr	ip, ip, r5, lsr #29
   29dd0:	orr	r0, r0, r5, lsl #13
   29dd4:	str	r4, [sp, #2152]	; 0x868
   29dd8:	lsr	r4, sl, #8
   29ddc:	str	ip, [sp, #2140]	; 0x85c
   29de0:	lsr	ip, sl, #1
   29de4:	ldr	r5, [sp, #92]	; 0x5c
   29de8:	orr	r4, r4, r8, lsl #24
   29dec:	ldr	sl, [sp, #112]	; 0x70
   29df0:	orr	ip, ip, r8, lsl #31
   29df4:	ldr	r7, [sp, #328]	; 0x148
   29df8:	str	r3, [sp, #2144]	; 0x860
   29dfc:	lsr	r3, r6, #19
   29e00:	orr	r3, r3, r9, lsl #13
   29e04:	str	r2, [sp, #2136]	; 0x858
   29e08:	str	r0, [sp, #2148]	; 0x864
   29e0c:	lsl	r2, r6, #3
   29e10:	lsl	r0, r9, #3
   29e14:	str	r3, [sp, #2176]	; 0x880
   29e18:	ldr	r3, [sp, #128]	; 0x80
   29e1c:	orr	r2, r2, r9, lsr #29
   29e20:	orr	r6, r7, r9, lsl #26
   29e24:	orr	r0, r0, sl, lsr #29
   29e28:	str	r1, [sp, #2160]	; 0x870
   29e2c:	lsr	r5, r5, #6
   29e30:	str	r2, [sp, #2168]	; 0x878
   29e34:	lsr	r2, r3, #8
   29e38:	str	r5, [sp, #316]	; 0x13c
   29e3c:	lsr	r3, r3, #1
   29e40:	str	r6, [sp, #328]	; 0x148
   29e44:	lsr	r1, r9, #19
   29e48:	str	r4, [sp, #2156]	; 0x86c
   29e4c:	add	r9, sp, #2048	; 0x800
   29e50:	str	ip, [sp, #2164]	; 0x874
   29e54:	orr	r1, r1, sl, lsl #13
   29e58:	str	r0, [sp, #2172]	; 0x87c
   29e5c:	ldr	ip, [sp, #132]	; 0x84
   29e60:	ldr	r5, [sp, #128]	; 0x80
   29e64:	ldrd	sl, [r9, #88]	; 0x58
   29e68:	orr	r3, r3, ip, lsl #31
   29e6c:	str	r3, [sp, #2192]	; 0x890
   29e70:	lsr	r3, ip, #1
   29e74:	ldrd	r8, [r9, #96]	; 0x60
   29e78:	orr	r3, r3, r5, lsl #31
   29e7c:	str	r3, [sp, #2196]	; 0x894
   29e80:	add	r3, sp, #512	; 0x200
   29e84:	orr	r2, r2, ip, lsl #24
   29e88:	ldr	r4, [sp, #116]	; 0x74
   29e8c:	eor	sl, sl, r8
   29e90:	str	r2, [sp, #2184]	; 0x888
   29e94:	lsr	r2, ip, #8
   29e98:	str	r1, [sp, #2180]	; 0x884
   29e9c:	orr	r2, r2, r5, lsl #24
   29ea0:	ldrd	r0, [r3, #-200]	; 0xffffff38
   29ea4:	add	r5, sp, #2048	; 0x800
   29ea8:	eor	fp, fp, r9
   29eac:	lsr	r4, r4, #6
   29eb0:	eor	r0, r0, sl
   29eb4:	str	r4, [sp, #332]	; 0x14c
   29eb8:	eor	r1, r1, fp
   29ebc:	ldrd	sl, [r5, #104]	; 0x68
   29ec0:	ldrd	r4, [r5, #112]	; 0x70
   29ec4:	ldrd	r6, [r3, #-192]	; 0xffffff40
   29ec8:	ldr	r9, [sp, #136]	; 0x88
   29ecc:	eor	fp, fp, r5
   29ed0:	eor	r7, r7, fp
   29ed4:	ldr	fp, [sp, #140]	; 0x8c
   29ed8:	eor	sl, sl, r4
   29edc:	strd	r0, [sp, #64]	; 0x40
   29ee0:	eor	r6, r6, sl
   29ee4:	str	r2, [sp, #2188]	; 0x88c
   29ee8:	ldr	sl, [sp, #104]	; 0x68
   29eec:	lsr	r2, r9, #8
   29ef0:	lsr	r1, r9, #1
   29ef4:	orr	r2, r2, fp, lsl #24
   29ef8:	orr	r1, r1, fp, lsl #31
   29efc:	lsr	r0, fp, #8
   29f00:	str	r1, [sp, #2208]	; 0x8a0
   29f04:	lsr	r1, fp, #1
   29f08:	add	fp, sp, #2048	; 0x800
   29f0c:	ldr	r5, [sp, #108]	; 0x6c
   29f10:	strd	r6, [sp, #240]	; 0xf0
   29f14:	lsr	ip, sl, #8
   29f18:	ldrd	r8, [fp, #120]	; 0x78
   29f1c:	add	r6, sp, #512	; 0x200
   29f20:	lsr	r3, sl, #1
   29f24:	ldrd	sl, [fp, #128]	; 0x80
   29f28:	orr	ip, ip, r5, lsl #24
   29f2c:	orr	r3, r3, r5, lsl #31
   29f30:	eor	r9, r9, fp
   29f34:	str	r2, [sp, #2200]	; 0x898
   29f38:	ldr	fp, [sp, #136]	; 0x88
   29f3c:	lsr	r2, r5, #8
   29f40:	str	r3, [sp, #2240]	; 0x8c0
   29f44:	lsr	r3, r5, #1
   29f48:	ldrd	r4, [r6, #-184]	; 0xffffff48
   29f4c:	eor	r8, r8, sl
   29f50:	orr	r0, r0, fp, lsl #24
   29f54:	orr	r1, r1, fp, lsl #31
   29f58:	eor	r4, r4, r8
   29f5c:	ldr	r8, [sp, #104]	; 0x68
   29f60:	add	fp, sp, #2048	; 0x800
   29f64:	eor	r5, r5, r9
   29f68:	str	ip, [sp, #2232]	; 0x8b8
   29f6c:	orr	r2, r2, r8, lsl #24
   29f70:	str	r0, [sp, #2204]	; 0x89c
   29f74:	strd	r4, [sp, #248]	; 0xf8
   29f78:	orr	r3, r3, r8, lsl #31
   29f7c:	str	r1, [sp, #2212]	; 0x8a4
   29f80:	str	r2, [sp, #2236]	; 0x8bc
   29f84:	add	r2, sp, #256	; 0x100
   29f88:	ldrd	r4, [fp, #136]	; 0x88
   29f8c:	ldrd	sl, [fp, #144]	; 0x90
   29f90:	ldrd	r0, [r6, #-176]	; 0xffffff50
   29f94:	eor	r5, r5, fp
   29f98:	ldr	r8, [sp, #196]	; 0xc4
   29f9c:	str	r3, [sp, #2244]	; 0x8c4
   29fa0:	eor	r4, r4, sl
   29fa4:	eor	r1, r1, r5
   29fa8:	ldr	r3, [sp, #196]	; 0xc4
   29fac:	ldr	r5, [sp, #192]	; 0xc0
   29fb0:	eor	r0, r0, r4
   29fb4:	ldr	r4, [sp, #376]	; 0x178
   29fb8:	lsr	r9, r8, #7
   29fbc:	str	r9, [sp, #380]	; 0x17c
   29fc0:	orr	r3, r4, r3, lsl #25
   29fc4:	ldr	r9, [sp, #200]	; 0xc8
   29fc8:	str	r3, [sp, #376]	; 0x178
   29fcc:	lsr	r3, r5, #8
   29fd0:	ldr	sl, [sp, #204]	; 0xcc
   29fd4:	orr	r3, r3, r8, lsl #24
   29fd8:	str	r3, [sp, #2264]	; 0x8d8
   29fdc:	lsr	r3, r5, #1
   29fe0:	strd	r0, [r2]
   29fe4:	orr	r3, r3, r8, lsl #31
   29fe8:	ldr	fp, [sp, #200]	; 0xc8
   29fec:	lsr	r2, r8, #8
   29ff0:	str	r3, [sp, #2272]	; 0x8e0
   29ff4:	lsr	r3, r8, #1
   29ff8:	orr	r2, r2, r5, lsl #24
   29ffc:	orr	r3, r3, r5, lsl #31
   2a000:	ldr	r6, [sp, #204]	; 0xcc
   2a004:	add	r5, sp, #2048	; 0x800
   2a008:	str	r3, [sp, #2276]	; 0x8e4
   2a00c:	lsr	r3, r9, #8
   2a010:	add	r8, sp, #512	; 0x200
   2a014:	orr	r3, r3, sl, lsl #24
   2a018:	str	r2, [sp, #2268]	; 0x8dc
   2a01c:	lsr	fp, fp, #7
   2a020:	ldr	r2, [sp, #204]	; 0xcc
   2a024:	orr	r6, fp, r6, lsl #25
   2a028:	str	r3, [sp, #2296]	; 0x8f8
   2a02c:	lsr	r3, sl, #8
   2a030:	ldrd	r0, [r5, #152]	; 0x98
   2a034:	orr	r3, r3, r9, lsl #24
   2a038:	ldrd	r4, [r5, #160]	; 0xa0
   2a03c:	lsr	r2, r2, #7
   2a040:	str	r3, [sp, #2300]	; 0x8fc
   2a044:	add	r3, sp, #2048	; 0x800
   2a048:	str	r6, [sp, #392]	; 0x188
   2a04c:	eor	r0, r0, r4
   2a050:	ldrd	r6, [r8, #-168]	; 0xffffff58
   2a054:	eor	r1, r1, r5
   2a058:	str	r2, [sp, #396]	; 0x18c
   2a05c:	ldrd	r4, [r3, #184]	; 0xb8
   2a060:	eor	r6, r6, r0
   2a064:	ldrd	r2, [r3, #192]	; 0xc0
   2a068:	eor	r7, r7, r1
   2a06c:	strd	r6, [r8, #-248]	; 0xffffff08
   2a070:	ldrd	r6, [r8, #-152]	; 0xffffff68
   2a074:	eor	r4, r4, r2
   2a078:	eor	r5, r5, r3
   2a07c:	ldr	r3, [sp, #208]	; 0xd0
   2a080:	eor	r6, r6, r4
   2a084:	eor	r7, r7, r5
   2a088:	ldr	r0, [sp, #216]	; 0xd8
   2a08c:	strd	r6, [r8, #-224]	; 0xffffff20
   2a090:	lsr	r3, r3, #7
   2a094:	ldr	r1, [sp, #200]	; 0xc8
   2a098:	add	r6, sp, #512	; 0x200
   2a09c:	ldr	fp, [sp, #212]	; 0xd4
   2a0a0:	lsr	r0, r0, #7
   2a0a4:	ldr	r4, [sp, #204]	; 0xcc
   2a0a8:	ldr	r7, [sp, #216]	; 0xd8
   2a0ac:	ldr	r8, [sp, #220]	; 0xdc
   2a0b0:	orr	fp, r3, fp, lsl #25
   2a0b4:	lsr	r3, r1, #1
   2a0b8:	ldr	r2, [sp, #212]	; 0xd4
   2a0bc:	orr	r3, r3, r4, lsl #31
   2a0c0:	str	r3, [sp, #2304]	; 0x900
   2a0c4:	lsr	r3, r4, #1
   2a0c8:	ldr	r9, [sp, #220]	; 0xdc
   2a0cc:	orr	r3, r3, r1, lsl #31
   2a0d0:	str	r3, [sp, #2308]	; 0x904
   2a0d4:	lsr	r3, r7, #1
   2a0d8:	lsr	r2, r2, #7
   2a0dc:	orr	r3, r3, r8, lsl #31
   2a0e0:	str	r3, [sp, #2368]	; 0x940
   2a0e4:	lsr	r3, r8, #1
   2a0e8:	str	r2, [sp, #412]	; 0x19c
   2a0ec:	orr	r3, r3, r7, lsl #31
   2a0f0:	lsr	r2, r7, #8
   2a0f4:	str	r3, [sp, #2372]	; 0x944
   2a0f8:	add	r3, sp, #2048	; 0x800
   2a0fc:	orr	r2, r2, r8, lsl #24
   2a100:	str	r2, [sp, #2360]	; 0x938
   2a104:	lsr	r2, r8, #8
   2a108:	orr	r9, r0, r9, lsl #25
   2a10c:	orr	r2, r2, r7, lsl #24
   2a110:	str	fp, [sp, #408]	; 0x198
   2a114:	ldr	r0, [sp, #220]	; 0xdc
   2a118:	ldrd	sl, [r3, #216]	; 0xd8
   2a11c:	str	r2, [sp, #2364]	; 0x93c
   2a120:	ldrd	r2, [r3, #224]	; 0xe0
   2a124:	lsr	r0, r0, #7
   2a128:	ldrd	r4, [r6, #-136]	; 0xffffff78
   2a12c:	add	r6, sp, #7168	; 0x1c00
   2a130:	eor	sl, sl, r2
   2a134:	ldr	r7, [sp, #208]	; 0xd0
   2a138:	eor	fp, fp, r3
   2a13c:	eor	r4, r4, sl
   2a140:	ldr	r8, [sp, #212]	; 0xd4
   2a144:	eor	r5, r5, fp
   2a148:	ldr	sl, [sp, #232]	; 0xe8
   2a14c:	lsr	r3, r7, #8
   2a150:	str	r0, [sp, #428]	; 0x1ac
   2a154:	ldr	r0, [sp, #144]	; 0x90
   2a158:	orr	r3, r3, r8, lsl #24
   2a15c:	ldr	fp, [sp, #236]	; 0xec
   2a160:	lsr	r2, sl, #18
   2a164:	str	r9, [sp, #424]	; 0x1a8
   2a168:	ldr	r1, [sp, #148]	; 0x94
   2a16c:	lsr	r0, r0, #7
   2a170:	ldr	r9, [sp, #148]	; 0x94
   2a174:	orr	r2, r2, fp, lsl #14
   2a178:	str	r3, [sp, #2328]	; 0x918
   2a17c:	lsr	r3, sl, #14
   2a180:	strd	r4, [r6, #88]	; 0x58
   2a184:	orr	r1, r0, r1, lsl #25
   2a188:	orr	r3, r3, fp, lsl #18
   2a18c:	str	r1, [sp, #440]	; 0x1b8
   2a190:	lsr	r9, r9, #7
   2a194:	str	r2, [sp, #1368]	; 0x558
   2a198:	str	r9, [sp, #444]	; 0x1bc
   2a19c:	lsr	r1, fp, #18
   2a1a0:	str	r3, [sp, #1376]	; 0x560
   2a1a4:	lsl	r3, sl, #23
   2a1a8:	orr	r1, r1, sl, lsl #14
   2a1ac:	orr	r3, r3, fp, lsr #9
   2a1b0:	str	r1, [sp, #1372]	; 0x55c
   2a1b4:	lsr	r2, fp, #14
   2a1b8:	lsl	r1, fp, #23
   2a1bc:	add	fp, sp, #1536	; 0x600
   2a1c0:	add	r9, sp, #1536	; 0x600
   2a1c4:	orr	r2, r2, sl, lsl #18
   2a1c8:	orr	r1, r1, sl, lsr #9
   2a1cc:	ldrd	r6, [sp, #8]
   2a1d0:	ldrd	sl, [fp, #-184]	; 0xffffff48
   2a1d4:	movw	r4, #44578	; 0xae22
   2a1d8:	str	r2, [sp, #1380]	; 0x564
   2a1dc:	movt	r4, #55080	; 0xd728
   2a1e0:	str	r3, [sp, #1384]	; 0x568
   2a1e4:	adds	r6, r6, sl
   2a1e8:	ldrd	r2, [r9, #-168]	; 0xffffff58
   2a1ec:	adc	r7, r7, fp
   2a1f0:	ldrd	r8, [r9, #-160]	; 0xffffff60
   2a1f4:	add	fp, sp, #512	; 0x200
   2a1f8:	str	r1, [sp, #1388]	; 0x56c
   2a1fc:	add	r1, sp, #1536	; 0x600
   2a200:	eor	r3, r3, r9
   2a204:	add	r9, sp, #1536	; 0x600
   2a208:	ldrd	r0, [r1, #-152]	; 0xffffff68
   2a20c:	adds	r6, r6, r4
   2a210:	eor	r2, r2, r8
   2a214:	movw	r5, #12184	; 0x2f98
   2a218:	movt	r5, #17034	; 0x428a
   2a21c:	ldrd	r8, [r9, #-200]	; 0xffffff38
   2a220:	adc	r7, r7, r5
   2a224:	eor	r2, r2, r0
   2a228:	ldrd	r4, [sp, #232]	; 0xe8
   2a22c:	eor	r3, r3, r1
   2a230:	ldrd	r0, [fp, #-208]	; 0xffffff30
   2a234:	adds	r2, r2, r6
   2a238:	ldrd	sl, [sp, #232]	; 0xe8
   2a23c:	bic	r4, r8, r4
   2a240:	bic	r5, r9, r5
   2a244:	adc	r3, r3, r7
   2a248:	and	r0, r0, sl
   2a24c:	and	r1, r1, fp
   2a250:	eor	r0, r0, r4
   2a254:	eor	r1, r1, r5
   2a258:	adds	r4, r2, r0
   2a25c:	add	r9, sp, #1536	; 0x600
   2a260:	adc	r5, r3, r1
   2a264:	strd	r4, [sp, #24]
   2a268:	ldrd	r8, [r9, #-192]	; 0xffffff40
   2a26c:	ldrd	r6, [sp, #24]
   2a270:	ldr	r5, [sp, #224]	; 0xe0
   2a274:	adds	r6, r6, r8
   2a278:	ldr	fp, [sp, #228]	; 0xe4
   2a27c:	adc	r7, r7, r9
   2a280:	strd	r6, [sp, #16]
   2a284:	ldr	r4, [sp, #16]
   2a288:	lsl	r3, r5, #30
   2a28c:	lsr	r2, r5, #28
   2a290:	ldr	r5, [sp, #20]
   2a294:	lsr	r0, r6, #18
   2a298:	orr	r2, r2, fp, lsl #4
   2a29c:	orr	r0, r0, r7, lsl #14
   2a2a0:	lsr	r1, r4, #14
   2a2a4:	str	r0, [sp, #1416]	; 0x588
   2a2a8:	lsr	ip, r5, #18
   2a2ac:	lsr	r0, r5, #14
   2a2b0:	orr	r1, r1, r5, lsl #18
   2a2b4:	mov	r7, r4
   2a2b8:	str	r1, [sp, #1424]	; 0x590
   2a2bc:	orr	ip, ip, r4, lsl #14
   2a2c0:	orr	r0, r0, r4, lsl #18
   2a2c4:	lsl	r1, r4, #23
   2a2c8:	ldr	r4, [sp, #224]	; 0xe0
   2a2cc:	orr	r1, r1, r5, lsr #9
   2a2d0:	str	r2, [sp, #1400]	; 0x578
   2a2d4:	str	r1, [sp, #1432]	; 0x598
   2a2d8:	lsl	r1, r5, #23
   2a2dc:	lsl	r2, r4, #25
   2a2e0:	orr	r3, r3, fp, lsr #2
   2a2e4:	str	r0, [sp, #1428]	; 0x594
   2a2e8:	orr	r1, r1, r7, lsr #9
   2a2ec:	str	r3, [sp, #1392]	; 0x570
   2a2f0:	orr	r2, r2, fp, lsr #7
   2a2f4:	lsl	r3, fp, #30
   2a2f8:	lsr	r0, fp, #28
   2a2fc:	str	r1, [sp, #1436]	; 0x59c
   2a300:	lsl	r1, fp, #25
   2a304:	add	fp, sp, #512	; 0x200
   2a308:	orr	r3, r3, r4, lsr #2
   2a30c:	str	r3, [sp, #1396]	; 0x574
   2a310:	add	r3, sp, #1536	; 0x600
   2a314:	ldrd	r8, [fp, #-216]	; 0xffffff28
   2a318:	add	r5, sp, #1536	; 0x600
   2a31c:	ldrd	sl, [fp, #-240]	; 0xffffff10
   2a320:	mov	r6, r4
   2a324:	str	ip, [sp, #1420]	; 0x58c
   2a328:	orr	r0, r0, r4, lsl #4
   2a32c:	str	r2, [sp, #1408]	; 0x580
   2a330:	eor	r8, r8, sl
   2a334:	eor	r9, r9, fp
   2a338:	ldrd	sl, [r3, #-120]	; 0xffffff88
   2a33c:	ldrd	r2, [r3, #-112]	; 0xffffff90
   2a340:	orr	r1, r1, r6, lsr #7
   2a344:	str	r0, [sp, #1404]	; 0x57c
   2a348:	add	ip, sp, #1536	; 0x600
   2a34c:	eor	sl, sl, r2
   2a350:	eor	fp, fp, r3
   2a354:	ldrd	r2, [r5, #-144]	; 0xffffff70
   2a358:	ldrd	r4, [r5, #-136]	; 0xffffff78
   2a35c:	str	r1, [sp, #1412]	; 0x584
   2a360:	add	r1, sp, #512	; 0x200
   2a364:	ldrd	r6, [sp, #224]	; 0xe0
   2a368:	eor	r2, r2, r4
   2a36c:	eor	r3, r3, r5
   2a370:	ldrd	r4, [ip, #-104]	; 0xffffff98
   2a374:	and	r8, r8, r6
   2a378:	and	r9, r9, r7
   2a37c:	ldrd	r6, [r1, #-216]	; 0xffffff28
   2a380:	eor	r4, r4, sl
   2a384:	ldrd	r0, [r1, #-240]	; 0xffffff10
   2a388:	eor	r5, r5, fp
   2a38c:	strd	r4, [sp]
   2a390:	and	r7, r7, r1
   2a394:	add	r1, sp, #512	; 0x200
   2a398:	ldrd	r4, [sp, #16]
   2a39c:	and	r6, r6, r0
   2a3a0:	ldrd	r0, [r1, #-208]	; 0xffffff30
   2a3a4:	eor	r6, r6, r8
   2a3a8:	ldrd	sl, [sp, #232]	; 0xe8
   2a3ac:	eor	r7, r7, r9
   2a3b0:	bic	r4, r0, r4
   2a3b4:	bic	r5, r1, r5
   2a3b8:	ldrd	r0, [sp, #16]
   2a3bc:	ldrd	r8, [sp, #24]
   2a3c0:	and	r0, r0, sl
   2a3c4:	and	r1, r1, fp
   2a3c8:	ldrd	sl, [ip, #-128]	; 0xffffff80
   2a3cc:	eor	r5, r5, r1
   2a3d0:	ldr	ip, [sp, #208]	; 0xd0
   2a3d4:	eor	r4, r4, r0
   2a3d8:	eor	r2, r2, sl
   2a3dc:	eor	r3, r3, fp
   2a3e0:	adds	r6, r6, r2
   2a3e4:	ldrd	sl, [sp, #224]	; 0xe0
   2a3e8:	adc	r7, r7, r3
   2a3ec:	adds	r8, r8, r6
   2a3f0:	adc	r9, r9, r7
   2a3f4:	ldrd	r6, [sp, #224]	; 0xe0
   2a3f8:	lsl	r1, r8, #30
   2a3fc:	lsr	r3, r8, #28
   2a400:	eor	r6, r6, r8
   2a404:	eor	r7, r7, r9
   2a408:	strd	r6, [sp, #80]	; 0x50
   2a40c:	add	r7, sp, #1536	; 0x600
   2a410:	orr	r1, r1, r9, lsr #2
   2a414:	lsl	r0, r9, #30
   2a418:	str	r1, [sp, #1440]	; 0x5a0
   2a41c:	lsr	r1, r9, #28
   2a420:	orr	r3, r3, r9, lsl #4
   2a424:	orr	r0, r0, r8, lsr #2
   2a428:	str	r3, [sp, #1448]	; 0x5a8
   2a42c:	orr	r1, r1, r8, lsl #4
   2a430:	lsr	r2, ip, #1
   2a434:	str	r1, [sp, #1452]	; 0x5ac
   2a438:	lsl	r3, r8, #25
   2a43c:	str	r0, [sp, #1444]	; 0x5a4
   2a440:	add	ip, sp, #1536	; 0x600
   2a444:	ldrd	r0, [r7, #-96]	; 0xffffffa0
   2a448:	ldrd	r6, [r7, #-88]	; 0xffffffa8
   2a44c:	orr	r3, r3, r9, lsr #7
   2a450:	str	r3, [sp, #1456]	; 0x5b0
   2a454:	lsl	r3, r9, #25
   2a458:	and	sl, sl, r8
   2a45c:	and	fp, fp, r9
   2a460:	eor	r1, r1, r7
   2a464:	orr	r3, r3, r8, lsr #7
   2a468:	ldr	r7, [sp, #212]	; 0xd4
   2a46c:	eor	r0, r0, r6
   2a470:	str	r3, [sp, #1460]	; 0x5b4
   2a474:	strd	sl, [sp, #96]	; 0x60
   2a478:	ldrd	sl, [ip, #-80]	; 0xffffffb0
   2a47c:	orr	r2, r2, r7, lsl #31
   2a480:	ldr	r6, [sp, #208]	; 0xd0
   2a484:	lsr	r3, r7, #8
   2a488:	eor	sl, sl, r0
   2a48c:	eor	fp, fp, r1
   2a490:	strd	sl, [sp, #24]
   2a494:	add	fp, sp, #2048	; 0x800
   2a498:	add	sl, sp, #2304	; 0x900
   2a49c:	str	r2, [sp, #2336]	; 0x920
   2a4a0:	lsr	r2, r7, #1
   2a4a4:	orr	r3, r3, r6, lsl #24
   2a4a8:	orr	r2, r2, r6, lsl #31
   2a4ac:	str	r3, [sp, #2332]	; 0x91c
   2a4b0:	str	r2, [sp, #2340]	; 0x924
   2a4b4:	add	r6, sp, #512	; 0x200
   2a4b8:	ldrd	r2, [fp, #248]	; 0xf8
   2a4bc:	ldrd	sl, [sl]
   2a4c0:	ldrd	r0, [r6, #-120]	; 0xffffff88
   2a4c4:	add	r6, sp, #7168	; 0x1c00
   2a4c8:	eor	r3, r3, fp
   2a4cc:	add	fp, sp, #2560	; 0xa00
   2a4d0:	eor	r2, r2, sl
   2a4d4:	eor	r1, r1, r3
   2a4d8:	eor	r0, r0, r2
   2a4dc:	strd	r0, [r6, #96]	; 0x60
   2a4e0:	ldrd	r2, [fp, #-200]	; 0xffffff38
   2a4e4:	add	r6, sp, #512	; 0x200
   2a4e8:	ldrd	sl, [fp, #-192]	; 0xffffff40
   2a4ec:	ldrd	r0, [r6, #-88]	; 0xffffffa8
   2a4f0:	add	r6, sp, #7168	; 0x1c00
   2a4f4:	eor	r3, r3, fp
   2a4f8:	add	fp, sp, #2560	; 0xa00
   2a4fc:	eor	r2, r2, sl
   2a500:	eor	r1, r1, r3
   2a504:	eor	r0, r0, r2
   2a508:	ldrd	r2, [fp, #-232]	; 0xffffff18
   2a50c:	ldrd	sl, [fp, #-224]	; 0xffffff20
   2a510:	ldr	r7, [sp, #112]	; 0x70
   2a514:	strd	r0, [r6, #112]	; 0x70
   2a518:	add	r6, sp, #512	; 0x200
   2a51c:	eor	r3, r3, fp
   2a520:	ldr	fp, [sp, #116]	; 0x74
   2a524:	ldrd	r0, [r6, #-104]	; 0xffffff98
   2a528:	add	r6, sp, #7168	; 0x1c00
   2a52c:	eor	r2, r2, sl
   2a530:	lsr	sl, r7, #7
   2a534:	eor	r0, r0, r2
   2a538:	eor	r1, r1, r3
   2a53c:	lsr	r2, r7, #8
   2a540:	strd	r0, [r6, #104]	; 0x68
   2a544:	lsr	r3, r7, #1
   2a548:	orr	r1, sl, fp, lsl #25
   2a54c:	str	r1, [sp, #536]	; 0x218
   2a550:	add	r1, sp, #1536	; 0x600
   2a554:	orr	r2, r2, fp, lsl #24
   2a558:	orr	r3, r3, fp, lsl #31
   2a55c:	str	r2, [sp, #2584]	; 0xa18
   2a560:	lsr	r2, fp, #8
   2a564:	str	r3, [sp, #2592]	; 0xa20
   2a568:	lsr	r3, fp, #1
   2a56c:	ldrd	r0, [r1, #-200]	; 0xffffff38
   2a570:	orr	r2, r2, r7, lsl #24
   2a574:	orr	r3, r3, r7, lsl #31
   2a578:	ldrd	r6, [sp, #120]	; 0x78
   2a57c:	str	r3, [sp, #2596]	; 0xa24
   2a580:	add	r3, sp, #512	; 0x200
   2a584:	adds	r6, r6, r0
   2a588:	str	r2, [sp, #2588]	; 0xa1c
   2a58c:	adc	r7, r7, r1
   2a590:	ldrd	r0, [r3, #-240]	; 0xffffff10
   2a594:	ldrd	r2, [sp, #224]	; 0xe0
   2a598:	lsr	sl, fp, #7
   2a59c:	str	sl, [sp, #540]	; 0x21c
   2a5a0:	movw	sl, #26061	; 0x65cd
   2a5a4:	eor	r0, r0, r2
   2a5a8:	eor	r1, r1, r3
   2a5ac:	movt	sl, #9199	; 0x23ef
   2a5b0:	ldrd	r2, [sp]
   2a5b4:	adds	r6, r6, sl
   2a5b8:	movw	fp, #17553	; 0x4491
   2a5bc:	movt	fp, #28983	; 0x7137
   2a5c0:	and	r0, r0, r8
   2a5c4:	adc	r7, r7, fp
   2a5c8:	adds	r6, r6, r2
   2a5cc:	adc	r7, r7, r3
   2a5d0:	adds	sl, r6, r4
   2a5d4:	adc	fp, r7, r5
   2a5d8:	add	r7, sp, #512	; 0x200
   2a5dc:	and	r1, r1, r9
   2a5e0:	ldrd	r4, [r7, #-240]	; 0xffffff10
   2a5e4:	ldrd	r6, [sp, #224]	; 0xe0
   2a5e8:	and	r4, r4, r6
   2a5ec:	add	r6, sp, #512	; 0x200
   2a5f0:	and	r5, r5, r7
   2a5f4:	eor	r0, r0, r4
   2a5f8:	ldrd	r2, [r6, #-216]	; 0xffffff28
   2a5fc:	movw	r4, #15151	; 0x3b2f
   2a600:	ldrd	r6, [sp, #128]	; 0x80
   2a604:	movt	r4, #60493	; 0xec4d
   2a608:	adds	r2, r2, sl
   2a60c:	eor	r1, r1, r5
   2a610:	adc	r3, r3, fp
   2a614:	strd	r2, [sp, #32]
   2a618:	add	r3, sp, #512	; 0x200
   2a61c:	movw	r5, #64463	; 0xfbcf
   2a620:	movt	r5, #46528	; 0xb5c0
   2a624:	ldrd	r2, [r3, #-208]	; 0xffffff30
   2a628:	adds	r6, r6, r2
   2a62c:	adc	r7, r7, r3
   2a630:	adds	r4, r4, r6
   2a634:	adc	r5, r5, r7
   2a638:	strd	r4, [sp]
   2a63c:	ldr	r5, [sp, #32]
   2a640:	add	r7, sp, #1536	; 0x600
   2a644:	ldr	r6, [sp, #36]	; 0x24
   2a648:	lsr	r2, r5, #18
   2a64c:	lsr	r3, r5, #14
   2a650:	orr	r2, r2, r6, lsl #14
   2a654:	orr	r3, r3, r6, lsl #18
   2a658:	str	r2, [sp, #1464]	; 0x5b8
   2a65c:	lsr	ip, r6, #18
   2a660:	str	r3, [sp, #1472]	; 0x5c0
   2a664:	lsr	r2, r6, #14
   2a668:	lsl	r3, r5, #23
   2a66c:	orr	ip, ip, r5, lsl #14
   2a670:	orr	r2, r2, r5, lsl #18
   2a674:	orr	r3, r3, r6, lsr #9
   2a678:	str	ip, [sp, #1468]	; 0x5bc
   2a67c:	str	r2, [sp, #1476]	; 0x5c4
   2a680:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   2a684:	str	r3, [sp, #1480]	; 0x5c8
   2a688:	lsl	r3, r6, #23
   2a68c:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   2a690:	eor	r5, r5, r7
   2a694:	ldr	r7, [sp, #32]
   2a698:	eor	r4, r4, r6
   2a69c:	orr	r3, r3, r7, lsr #9
   2a6a0:	ldrd	r6, [sp, #232]	; 0xe8
   2a6a4:	str	r3, [sp, #1484]	; 0x5cc
   2a6a8:	ldrd	r2, [sp, #32]
   2a6ac:	bic	r2, r6, r2
   2a6b0:	bic	r3, r7, r3
   2a6b4:	strd	r2, [sp, #56]	; 0x38
   2a6b8:	add	r3, sp, #1536	; 0x600
   2a6bc:	ldrd	r6, [sp, #24]
   2a6c0:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   2a6c4:	adds	r0, r0, r6
   2a6c8:	adc	r1, r1, r7
   2a6cc:	eor	r4, r4, r2
   2a6d0:	ldrd	r6, [sp, #16]
   2a6d4:	eor	r5, r5, r3
   2a6d8:	ldrd	r2, [sp, #32]
   2a6dc:	and	r2, r2, r6
   2a6e0:	and	r3, r3, r7
   2a6e4:	ldrd	r6, [sp]
   2a6e8:	adds	r4, r4, r6
   2a6ec:	adc	r5, r5, r7
   2a6f0:	ldrd	r6, [sp, #56]	; 0x38
   2a6f4:	adds	sl, sl, r0
   2a6f8:	eor	r2, r2, r6
   2a6fc:	adc	fp, fp, r1
   2a700:	eor	r3, r3, r7
   2a704:	adds	r0, r4, r2
   2a708:	add	r7, sp, #512	; 0x200
   2a70c:	adc	r1, r5, r3
   2a710:	ldrd	r2, [sp, #232]	; 0xe8
   2a714:	ldrd	r4, [sp, #136]	; 0x88
   2a718:	ldrd	r6, [r7, #-240]	; 0xffffff10
   2a71c:	adds	r4, r4, r2
   2a720:	strd	r0, [sp, #24]
   2a724:	adc	r5, r5, r3
   2a728:	adds	r0, r0, r6
   2a72c:	adc	r1, r1, r7
   2a730:	lsl	r3, sl, #30
   2a734:	strd	r0, [sp, #56]	; 0x38
   2a738:	orr	r3, r3, fp, lsr #2
   2a73c:	ldr	ip, [sp, #56]	; 0x38
   2a740:	add	r7, sp, #1536	; 0x600
   2a744:	str	r3, [sp, #1488]	; 0x5d0
   2a748:	lsr	r3, r0, #18
   2a74c:	ldr	r0, [sp, #60]	; 0x3c
   2a750:	lsr	r1, sl, #28
   2a754:	lsr	r2, ip, #14
   2a758:	orr	r1, r1, fp, lsl #4
   2a75c:	str	r1, [sp, #1496]	; 0x5d8
   2a760:	lsl	r1, sl, #25
   2a764:	orr	r3, r3, r0, lsl #14
   2a768:	str	r3, [sp, #1512]	; 0x5e8
   2a76c:	lsr	r3, r0, #18
   2a770:	mov	r6, r0
   2a774:	orr	r2, r2, r0, lsl #18
   2a778:	orr	r3, r3, ip, lsl #14
   2a77c:	str	r2, [sp, #1520]	; 0x5f0
   2a780:	lsr	r2, r0, #14
   2a784:	str	r3, [sp, #1516]	; 0x5ec
   2a788:	lsl	r3, ip, #23
   2a78c:	orr	r2, r2, ip, lsl #18
   2a790:	orr	r3, r3, r6, lsr #9
   2a794:	str	r2, [sp, #1524]	; 0x5f4
   2a798:	lsl	r2, r6, #23
   2a79c:	str	r3, [sp, #1528]	; 0x5f8
   2a7a0:	lsl	r3, fp, #30
   2a7a4:	orr	r2, r2, ip, lsr #9
   2a7a8:	orr	r3, r3, sl, lsr #2
   2a7ac:	str	r2, [sp, #1532]	; 0x5fc
   2a7b0:	lsr	r0, fp, #28
   2a7b4:	str	r3, [sp, #1492]	; 0x5d4
   2a7b8:	orr	r0, r0, sl, lsl #4
   2a7bc:	ldrd	r2, [r7, #-24]	; 0xffffffe8
   2a7c0:	orr	r1, r1, fp, lsr #7
   2a7c4:	ldrd	r6, [r7, #-16]
   2a7c8:	add	ip, sp, #1536	; 0x600
   2a7cc:	str	r0, [sp, #1500]	; 0x5dc
   2a7d0:	eor	r3, r3, r7
   2a7d4:	add	r7, sp, #1536	; 0x600
   2a7d8:	str	r1, [sp, #1504]	; 0x5e0
   2a7dc:	eor	r2, r2, r6
   2a7e0:	ldrd	r6, [r7, #-8]
   2a7e4:	lsl	r1, fp, #25
   2a7e8:	orr	r1, r1, sl, lsr #7
   2a7ec:	str	r1, [sp, #1508]	; 0x5e4
   2a7f0:	eor	r2, r2, r6
   2a7f4:	add	r1, sp, #1536	; 0x600
   2a7f8:	movw	r6, #56252	; 0xdbbc
   2a7fc:	movt	r6, #33161	; 0x8189
   2a800:	adds	r6, r6, r4
   2a804:	eor	r3, r3, r7
   2a808:	movw	r7, #56229	; 0xdba5
   2a80c:	movt	r7, #59829	; 0xe9b5
   2a810:	adc	r7, r7, r5
   2a814:	strd	r6, [sp, #184]	; 0xb8
   2a818:	ldrd	r6, [r1, #-48]	; 0xffffffd0
   2a81c:	ldrd	r0, [r1, #-40]	; 0xffffffd8
   2a820:	ldrd	r4, [sp, #80]	; 0x50
   2a824:	eor	r6, r6, r0
   2a828:	eor	r7, r7, r1
   2a82c:	ldrd	r0, [sp, #184]	; 0xb8
   2a830:	and	r4, r4, sl
   2a834:	and	r5, r5, fp
   2a838:	adds	r0, r0, r2
   2a83c:	adc	r1, r1, r3
   2a840:	ldrd	r2, [sp, #16]
   2a844:	strd	r0, [sp, #80]	; 0x50
   2a848:	ldrd	r0, [sp, #56]	; 0x38
   2a84c:	bic	r0, r2, r0
   2a850:	bic	r1, r3, r1
   2a854:	ldrd	r2, [ip, #-32]	; 0xffffffe0
   2a858:	eor	r2, r2, r6
   2a85c:	eor	r3, r3, r7
   2a860:	strd	r2, [sp]
   2a864:	ldrd	r2, [sp, #96]	; 0x60
   2a868:	ldrd	r6, [sp, #32]
   2a86c:	eor	r4, r4, r2
   2a870:	eor	r5, r5, r3
   2a874:	ldrd	r2, [sp, #56]	; 0x38
   2a878:	and	r2, r2, r6
   2a87c:	and	r3, r3, r7
   2a880:	ldrd	r6, [sp]
   2a884:	eor	r2, r2, r0
   2a888:	eor	r3, r3, r1
   2a88c:	ldrd	r0, [sp, #24]
   2a890:	adds	r4, r4, r6
   2a894:	adc	r5, r5, r7
   2a898:	adds	r0, r0, r4
   2a89c:	adc	r1, r1, r5
   2a8a0:	ldrd	r4, [sp, #80]	; 0x50
   2a8a4:	ldrd	r6, [sp, #104]	; 0x68
   2a8a8:	adds	r4, r4, r2
   2a8ac:	strd	r0, [sp, #24]
   2a8b0:	adc	r5, r5, r3
   2a8b4:	movw	r0, #46392	; 0xb538
   2a8b8:	ldrd	r2, [sp, #224]	; 0xe0
   2a8bc:	movt	r0, #62280	; 0xf348
   2a8c0:	adds	r6, r6, r0
   2a8c4:	movw	r1, #49755	; 0xc25b
   2a8c8:	movt	r1, #14678	; 0x3956
   2a8cc:	strd	r4, [sp, #96]	; 0x60
   2a8d0:	adc	r7, r7, r1
   2a8d4:	adds	r4, r4, r2
   2a8d8:	adc	r5, r5, r3
   2a8dc:	strd	r4, [sp, #80]	; 0x50
   2a8e0:	ldr	r4, [sp, #24]
   2a8e4:	ldr	ip, [sp, #80]	; 0x50
   2a8e8:	ldr	r5, [sp, #28]
   2a8ec:	ldr	r0, [sp, #84]	; 0x54
   2a8f0:	lsl	r3, r4, #30
   2a8f4:	lsr	r2, r4, #28
   2a8f8:	lsr	r1, ip, #18
   2a8fc:	ldr	r4, [sp, #80]	; 0x50
   2a900:	orr	r3, r3, r5, lsr #2
   2a904:	str	r3, [sp, #1536]	; 0x600
   2a908:	lsr	r3, ip, #14
   2a90c:	ldr	ip, [sp, #28]
   2a910:	orr	r1, r1, r0, lsl #14
   2a914:	orr	r3, r3, r0, lsl #18
   2a918:	str	r1, [sp, #1560]	; 0x618
   2a91c:	str	r3, [sp, #1568]	; 0x620
   2a920:	lsr	r1, r0, #18
   2a924:	lsr	r3, r0, #14
   2a928:	orr	r2, r2, ip, lsl #4
   2a92c:	orr	r1, r1, r4, lsl #14
   2a930:	orr	r3, r3, r4, lsl #18
   2a934:	str	r2, [sp, #1544]	; 0x608
   2a938:	lsl	r2, r4, #23
   2a93c:	str	r1, [sp, #1564]	; 0x61c
   2a940:	lsr	r1, ip, #28
   2a944:	ldr	r4, [sp, #24]
   2a948:	lsl	r0, ip, #30
   2a94c:	ldr	r5, [sp, #84]	; 0x54
   2a950:	str	r3, [sp, #1572]	; 0x624
   2a954:	orr	r1, r1, r4, lsl #4
   2a958:	str	r1, [sp, #1548]	; 0x60c
   2a95c:	ldr	r1, [sp, #80]	; 0x50
   2a960:	orr	r2, r2, r5, lsr #9
   2a964:	str	r2, [sp, #1576]	; 0x628
   2a968:	lsl	r2, r5, #23
   2a96c:	add	r5, sp, #1536	; 0x600
   2a970:	orr	r0, r0, r4, lsr #2
   2a974:	orr	r2, r2, r1, lsr #9
   2a978:	str	r0, [sp, #1540]	; 0x604
   2a97c:	lsl	r3, r4, #25
   2a980:	ldrd	r0, [r5, #24]
   2a984:	ldrd	r4, [r5, #32]
   2a988:	ldr	ip, [sp, #28]
   2a98c:	eor	r1, r1, r5
   2a990:	ldr	r5, [sp, #24]
   2a994:	str	r2, [sp, #1580]	; 0x62c
   2a998:	eor	r0, r0, r4
   2a99c:	orr	r3, r3, ip, lsr #7
   2a9a0:	str	r3, [sp, #1552]	; 0x610
   2a9a4:	lsl	r3, ip, #25
   2a9a8:	eor	r4, sl, r8
   2a9ac:	orr	r3, r3, r5, lsr #7
   2a9b0:	str	r3, [sp, #1556]	; 0x614
   2a9b4:	ldrd	r2, [sp, #16]
   2a9b8:	eor	r5, fp, r9
   2a9bc:	adds	r2, r2, r6
   2a9c0:	add	r6, sp, #1536	; 0x600
   2a9c4:	adc	r3, r3, r7
   2a9c8:	strd	r2, [sp, #16]
   2a9cc:	ldrd	r2, [r6, #40]	; 0x28
   2a9d0:	ldrd	r6, [sp, #32]
   2a9d4:	eor	r2, r2, r0
   2a9d8:	eor	r3, r3, r1
   2a9dc:	ldrd	r0, [sp, #80]	; 0x50
   2a9e0:	bic	r0, r6, r0
   2a9e4:	bic	r1, r7, r1
   2a9e8:	ldrd	r6, [sp, #24]
   2a9ec:	and	r6, r6, r4
   2a9f0:	and	r7, r7, r5
   2a9f4:	strd	r6, [sp]
   2a9f8:	ldrd	r6, [sp, #16]
   2a9fc:	ldrd	r4, [sp, #56]	; 0x38
   2aa00:	adds	r6, r6, r2
   2aa04:	adc	r7, r7, r3
   2aa08:	ldrd	r2, [sp, #80]	; 0x50
   2aa0c:	and	r3, r3, r5
   2aa10:	add	r5, sp, #1536	; 0x600
   2aa14:	and	r2, r2, r4
   2aa18:	eor	r1, r1, r3
   2aa1c:	eor	r0, r0, r2
   2aa20:	ldrd	r2, [r5]
   2aa24:	ldrd	r4, [r5, #8]
   2aa28:	eor	r3, r3, r5
   2aa2c:	add	r5, sp, #1536	; 0x600
   2aa30:	eor	r2, r2, r4
   2aa34:	ldrd	r4, [r5, #16]
   2aa38:	eor	r2, r2, r4
   2aa3c:	adds	r4, r6, r0
   2aa40:	eor	r3, r3, r5
   2aa44:	and	r0, sl, r8
   2aa48:	adc	r5, r7, r1
   2aa4c:	adds	r8, r8, r4
   2aa50:	and	r1, fp, r9
   2aa54:	strd	r4, [sp, #16]
   2aa58:	adc	r9, r9, r5
   2aa5c:	ldrd	r4, [sp]
   2aa60:	ldrd	r6, [sp, #96]	; 0x60
   2aa64:	eor	r4, r4, r0
   2aa68:	eor	r5, r5, r1
   2aa6c:	adds	r4, r4, r2
   2aa70:	lsr	r2, r8, #14
   2aa74:	adc	r5, r5, r3
   2aa78:	adds	r6, r6, r4
   2aa7c:	adc	r7, r7, r5
   2aa80:	lsr	r3, r8, #18
   2aa84:	orr	r3, r3, r9, lsl #14
   2aa88:	orr	r2, r2, r9, lsl #18
   2aa8c:	str	r3, [sp, #1608]	; 0x648
   2aa90:	lsl	r3, r6, #30
   2aa94:	str	r2, [sp, #1616]	; 0x650
   2aa98:	lsr	r2, r9, #14
   2aa9c:	ldrd	r0, [sp, #24]
   2aaa0:	orr	r3, r3, r7, lsr #2
   2aaa4:	orr	r2, r2, r8, lsl #18
   2aaa8:	str	r3, [sp, #1584]	; 0x630
   2aaac:	lsr	ip, r9, #18
   2aab0:	str	r2, [sp, #1620]	; 0x654
   2aab4:	lsr	r4, r6, #28
   2aab8:	lsl	r3, r8, #23
   2aabc:	lsl	r2, r6, #25
   2aac0:	add	r5, sp, #1536	; 0x600
   2aac4:	orr	r4, r4, r7, lsl #4
   2aac8:	orr	ip, ip, r8, lsl #14
   2aacc:	str	r4, [sp, #1592]	; 0x638
   2aad0:	orr	r3, r3, r9, lsr #9
   2aad4:	str	ip, [sp, #1612]	; 0x64c
   2aad8:	orr	r2, r2, r7, lsr #7
   2aadc:	str	r3, [sp, #1624]	; 0x658
   2aae0:	lsl	r4, r7, #30
   2aae4:	str	r2, [sp, #1600]	; 0x640
   2aae8:	lsr	ip, r7, #28
   2aaec:	lsl	r3, r9, #23
   2aaf0:	lsl	r2, r7, #25
   2aaf4:	orr	r4, r4, r6, lsr #2
   2aaf8:	orr	ip, ip, r6, lsl #4
   2aafc:	str	r4, [sp, #1588]	; 0x634
   2ab00:	orr	r3, r3, r8, lsr #9
   2ab04:	str	ip, [sp, #1596]	; 0x63c
   2ab08:	orr	r2, r2, r6, lsr #7
   2ab0c:	str	r3, [sp, #1628]	; 0x65c
   2ab10:	eor	r1, r1, fp
   2ab14:	str	r2, [sp, #1604]	; 0x644
   2ab18:	eor	r0, r0, sl
   2ab1c:	ldrd	r2, [r5, #48]	; 0x30
   2ab20:	ldrd	r4, [r5, #56]	; 0x38
   2ab24:	eor	r2, r2, r4
   2ab28:	eor	r3, r3, r5
   2ab2c:	strd	r2, [sp]
   2ab30:	and	r3, r1, r7
   2ab34:	add	r1, sp, #1536	; 0x600
   2ab38:	and	r2, r0, r6
   2ab3c:	ldrd	r4, [sp]
   2ab40:	ldrd	r0, [r1, #64]	; 0x40
   2ab44:	strd	r2, [sp, #40]	; 0x28
   2ab48:	ldrd	r2, [sp, #24]
   2ab4c:	eor	r4, r4, r0
   2ab50:	eor	r5, r5, r1
   2ab54:	ldrd	r0, [sp, #40]	; 0x28
   2ab58:	and	r2, r2, sl
   2ab5c:	and	r3, r3, fp
   2ab60:	eor	r0, r0, r2
   2ab64:	eor	r1, r1, r3
   2ab68:	adds	r4, r4, r0
   2ab6c:	movw	r2, #53273	; 0xd019
   2ab70:	adc	r5, r5, r1
   2ab74:	add	r1, sp, #1536	; 0x600
   2ab78:	strd	r4, [sp]
   2ab7c:	movt	r2, #46597	; 0xb605
   2ab80:	ldrd	r4, [r1, #72]	; 0x48
   2ab84:	movw	r3, #4593	; 0x11f1
   2ab88:	ldrd	r0, [r1, #80]	; 0x50
   2ab8c:	movt	r3, #23025	; 0x59f1
   2ab90:	eor	r4, r4, r0
   2ab94:	eor	r5, r5, r1
   2ab98:	ldrd	r0, [sp, #192]	; 0xc0
   2ab9c:	adds	r2, r2, r0
   2aba0:	adc	r3, r3, r1
   2aba4:	add	r1, sp, #1536	; 0x600
   2aba8:	ldrd	r0, [r1, #88]	; 0x58
   2abac:	eor	r4, r4, r0
   2abb0:	eor	r5, r5, r1
   2abb4:	ldrd	r0, [sp, #32]
   2abb8:	adds	r2, r2, r0
   2abbc:	adc	r3, r3, r1
   2abc0:	ldrd	r0, [sp, #56]	; 0x38
   2abc4:	bic	r0, r0, r8
   2abc8:	bic	r1, r1, r9
   2abcc:	strd	r0, [sp, #32]
   2abd0:	adds	r0, r2, r4
   2abd4:	adc	r1, r3, r5
   2abd8:	ldrd	r4, [sp, #80]	; 0x50
   2abdc:	ldrd	r2, [sp, #32]
   2abe0:	and	r4, r4, r8
   2abe4:	and	r5, r5, r9
   2abe8:	strd	r0, [sp, #40]	; 0x28
   2abec:	eor	r4, r4, r2
   2abf0:	ldrd	r0, [sp, #16]
   2abf4:	eor	r5, r5, r3
   2abf8:	ldrd	r2, [sp]
   2abfc:	adds	r0, r0, r2
   2ac00:	adc	r1, r1, r3
   2ac04:	strd	r0, [sp, #16]
   2ac08:	ldrd	r0, [sp, #40]	; 0x28
   2ac0c:	ldrd	r2, [sp, #24]
   2ac10:	adds	r0, r0, r4
   2ac14:	adc	r1, r1, r5
   2ac18:	strd	r0, [sp, #96]	; 0x60
   2ac1c:	adds	r0, r0, sl
   2ac20:	eor	r3, r3, r7
   2ac24:	adc	r1, r1, fp
   2ac28:	strd	r0, [sp, #32]
   2ac2c:	ldr	r4, [sp, #16]
   2ac30:	eor	r2, r2, r6
   2ac34:	ldr	r5, [sp, #20]
   2ac38:	ldr	sl, [sp, #16]
   2ac3c:	lsl	r1, r4, #30
   2ac40:	lsr	r0, r4, #28
   2ac44:	orr	r1, r1, r5, lsr #2
   2ac48:	orr	r0, r0, r5, lsl #4
   2ac4c:	str	r1, [sp, #1632]	; 0x660
   2ac50:	lsr	r4, r5, #28
   2ac54:	str	r0, [sp, #1640]	; 0x668
   2ac58:	lsl	r1, r5, #30
   2ac5c:	ldr	r0, [sp, #16]
   2ac60:	orr	r1, r1, sl, lsr #2
   2ac64:	orr	r4, r4, sl, lsl #4
   2ac68:	ldr	sl, [sp, #20]
   2ac6c:	ldr	r5, [sp, #32]
   2ac70:	lsl	ip, r0, #25
   2ac74:	str	r4, [sp, #1644]	; 0x66c
   2ac78:	orr	ip, ip, sl, lsr #7
   2ac7c:	str	ip, [sp, #1648]	; 0x670
   2ac80:	ldr	ip, [sp, #36]	; 0x24
   2ac84:	lsl	r4, sl, #25
   2ac88:	ldr	sl, [sp, #16]
   2ac8c:	lsr	r0, r5, #18
   2ac90:	str	r1, [sp, #1636]	; 0x664
   2ac94:	lsr	r1, r5, #14
   2ac98:	ldr	r5, [sp, #32]
   2ac9c:	orr	r0, r0, ip, lsl #14
   2aca0:	str	r0, [sp, #1656]	; 0x678
   2aca4:	mov	r0, ip
   2aca8:	orr	r1, r1, r0, lsl #18
   2acac:	orr	r4, r4, sl, lsr #7
   2acb0:	lsr	r0, r0, #14
   2acb4:	ldrd	sl, [sp, #16]
   2acb8:	orr	r0, r0, r5, lsl #18
   2acbc:	str	r0, [sp, #1668]	; 0x684
   2acc0:	ldr	r0, [sp, #36]	; 0x24
   2acc4:	and	r3, r3, fp
   2acc8:	lsr	ip, ip, #18
   2accc:	ldr	fp, [sp, #32]
   2acd0:	str	r1, [sp, #1664]	; 0x680
   2acd4:	orr	ip, ip, r5, lsl #14
   2acd8:	lsl	r1, r5, #23
   2acdc:	add	r5, sp, #1536	; 0x600
   2ace0:	str	ip, [sp, #1660]	; 0x67c
   2ace4:	lsl	ip, r0, #23
   2ace8:	str	r4, [sp, #1652]	; 0x674
   2acec:	orr	ip, ip, fp, lsr #9
   2acf0:	orr	r1, r1, r0, lsr #9
   2acf4:	add	fp, sp, #1536	; 0x600
   2acf8:	str	r1, [sp, #1672]	; 0x688
   2acfc:	and	r2, r2, sl
   2ad00:	ldrd	r0, [r5, #96]	; 0x60
   2ad04:	ldrd	r4, [r5, #104]	; 0x68
   2ad08:	ldrd	sl, [fp, #112]	; 0x70
   2ad0c:	eor	r0, r0, r4
   2ad10:	eor	r1, r1, r5
   2ad14:	ldrd	r4, [sp, #24]
   2ad18:	eor	r0, r0, sl
   2ad1c:	eor	r1, r1, fp
   2ad20:	ldrd	sl, [sp, #200]	; 0xc8
   2ad24:	and	r4, r4, r6
   2ad28:	and	r5, r5, r7
   2ad2c:	eor	r2, r2, r4
   2ad30:	movw	r4, #20379	; 0x4f9b
   2ad34:	movt	r4, #44825	; 0xaf19
   2ad38:	eor	r3, r3, r5
   2ad3c:	adds	sl, sl, r4
   2ad40:	movw	r5, #33444	; 0x82a4
   2ad44:	movt	r5, #37439	; 0x923f
   2ad48:	str	ip, [sp, #1676]	; 0x68c
   2ad4c:	adc	fp, fp, r5
   2ad50:	add	r5, sp, #1536	; 0x600
   2ad54:	adds	r2, r2, r0
   2ad58:	add	ip, sp, #1536	; 0x600
   2ad5c:	adc	r3, r3, r1
   2ad60:	ldrd	r0, [r5, #120]	; 0x78
   2ad64:	ldrd	r4, [r5, #128]	; 0x80
   2ad68:	eor	r0, r0, r4
   2ad6c:	eor	r1, r1, r5
   2ad70:	ldrd	r4, [sp, #56]	; 0x38
   2ad74:	adds	sl, sl, r4
   2ad78:	adc	fp, fp, r5
   2ad7c:	ldrd	r4, [ip, #136]	; 0x88
   2ad80:	eor	r4, r4, r0
   2ad84:	eor	r5, r5, r1
   2ad88:	strd	r4, [sp, #56]	; 0x38
   2ad8c:	ldrd	r4, [sp, #80]	; 0x50
   2ad90:	ldrd	r0, [sp, #32]
   2ad94:	bic	r0, r4, r0
   2ad98:	bic	r1, r5, r1
   2ad9c:	ldrd	r4, [sp, #96]	; 0x60
   2ada0:	strd	r0, [sp]
   2ada4:	ldrd	r0, [sp, #56]	; 0x38
   2ada8:	adds	r4, r4, r2
   2adac:	adc	r5, r5, r3
   2adb0:	ldrd	r2, [sp, #32]
   2adb4:	adds	sl, sl, r0
   2adb8:	adc	fp, fp, r1
   2adbc:	ldrd	r0, [sp]
   2adc0:	and	r2, r2, r8
   2adc4:	and	r3, r3, r9
   2adc8:	eor	r2, r2, r0
   2adcc:	eor	r3, r3, r1
   2add0:	ldrd	r0, [sp, #24]
   2add4:	adds	sl, sl, r2
   2add8:	adc	fp, fp, r3
   2addc:	lsl	r2, r4, #30
   2ade0:	adds	r0, r0, sl
   2ade4:	lsr	r3, r4, #28
   2ade8:	adc	r1, r1, fp
   2adec:	strd	r0, [sp, #56]	; 0x38
   2adf0:	lsr	r1, r5, #28
   2adf4:	orr	r2, r2, r5, lsr #2
   2adf8:	orr	r1, r1, r4, lsl #4
   2adfc:	str	r1, [sp, #1692]	; 0x69c
   2ae00:	ldr	r1, [sp, #56]	; 0x38
   2ae04:	orr	r3, r3, r5, lsl #4
   2ae08:	str	r2, [sp, #1680]	; 0x690
   2ae0c:	lsl	r2, r5, #30
   2ae10:	str	r3, [sp, #1688]	; 0x698
   2ae14:	lsl	r3, r4, #25
   2ae18:	orr	r2, r2, r4, lsr #2
   2ae1c:	orr	r3, r3, r5, lsr #7
   2ae20:	str	r2, [sp, #1684]	; 0x694
   2ae24:	lsr	r2, r1, #14
   2ae28:	str	r3, [sp, #1696]	; 0x6a0
   2ae2c:	lsr	r3, r0, #18
   2ae30:	ldrd	r0, [sp, #16]
   2ae34:	lsl	ip, r5, #25
   2ae38:	orr	ip, ip, r4, lsr #7
   2ae3c:	str	ip, [sp, #1700]	; 0x6a4
   2ae40:	eor	r0, r0, r6
   2ae44:	eor	r1, r1, r7
   2ae48:	strd	r0, [sp]
   2ae4c:	ldr	r1, [sp, #60]	; 0x3c
   2ae50:	orr	r3, r3, r1, lsl #14
   2ae54:	orr	r2, r2, r1, lsl #18
   2ae58:	lsr	r0, r1, #14
   2ae5c:	str	r3, [sp, #1704]	; 0x6a8
   2ae60:	lsr	r3, r1, #18
   2ae64:	ldr	r1, [sp, #56]	; 0x38
   2ae68:	str	r0, [sp, #24]
   2ae6c:	str	r2, [sp, #1712]	; 0x6b0
   2ae70:	lsl	ip, r1, #23
   2ae74:	ldrd	r0, [sp]
   2ae78:	and	r0, r0, r4
   2ae7c:	and	r1, r1, r5
   2ae80:	strd	r0, [sp, #40]	; 0x28
   2ae84:	ldr	r1, [sp, #56]	; 0x38
   2ae88:	orr	r3, r3, r1, lsl #14
   2ae8c:	add	r1, sp, #1536	; 0x600
   2ae90:	str	r3, [sp, #1708]	; 0x6ac
   2ae94:	ldrd	r2, [r1, #144]	; 0x90
   2ae98:	ldrd	r0, [r1, #152]	; 0x98
   2ae9c:	eor	r2, r2, r0
   2aea0:	eor	r3, r3, r1
   2aea4:	strd	r2, [sp]
   2aea8:	ldr	r3, [sp, #60]	; 0x3c
   2aeac:	ldr	r2, [sp, #56]	; 0x38
   2aeb0:	ldr	r1, [sp, #24]
   2aeb4:	orr	ip, ip, r3, lsr #9
   2aeb8:	orr	r1, r1, r2, lsl #18
   2aebc:	str	r1, [sp, #1716]	; 0x6b4
   2aec0:	str	ip, [sp, #1720]	; 0x6b8
   2aec4:	lsl	ip, r3, #23
   2aec8:	ldrd	r0, [sp, #16]
   2aecc:	and	r0, r0, r6
   2aed0:	and	r1, r1, r7
   2aed4:	strd	r0, [sp, #24]
   2aed8:	add	r1, sp, #1536	; 0x600
   2aedc:	ldrd	r2, [r1, #160]	; 0xa0
   2aee0:	ldrd	r0, [sp]
   2aee4:	eor	r2, r2, r0
   2aee8:	eor	r3, r3, r1
   2aeec:	ldrd	r0, [sp, #40]	; 0x28
   2aef0:	strd	r2, [sp]
   2aef4:	ldrd	r2, [sp, #24]
   2aef8:	eor	r1, r1, r3
   2aefc:	ldr	r3, [sp, #56]	; 0x38
   2af00:	eor	r0, r0, r2
   2af04:	orr	ip, ip, r3, lsr #9
   2af08:	ldrd	r2, [sp]
   2af0c:	str	ip, [sp, #1724]	; 0x6bc
   2af10:	add	ip, sp, #1536	; 0x600
   2af14:	adds	r2, r2, r0
   2af18:	movw	r0, #33048	; 0x8118
   2af1c:	adc	r3, r3, r1
   2af20:	strd	r2, [sp]
   2af24:	ldrd	r2, [sp, #208]	; 0xd0
   2af28:	movt	r0, #55917	; 0xda6d
   2af2c:	movw	r1, #24277	; 0x5ed5
   2af30:	movt	r1, #43804	; 0xab1c
   2af34:	adds	r2, r2, r0
   2af38:	adc	r3, r3, r1
   2af3c:	add	r1, sp, #1536	; 0x600
   2af40:	strd	r2, [sp, #24]
   2af44:	ldrd	r2, [r1, #168]	; 0xa8
   2af48:	ldrd	r0, [r1, #176]	; 0xb0
   2af4c:	eor	r2, r2, r0
   2af50:	eor	r3, r3, r1
   2af54:	ldrd	r0, [sp]
   2af58:	adds	sl, sl, r0
   2af5c:	adc	fp, fp, r1
   2af60:	ldrd	r0, [ip, #184]	; 0xb8
   2af64:	eor	r0, r0, r2
   2af68:	eor	r1, r1, r3
   2af6c:	ldrd	r2, [sp, #80]	; 0x50
   2af70:	lsr	ip, fp, #28
   2af74:	strd	r0, [sp]
   2af78:	orr	ip, ip, sl, lsl #4
   2af7c:	ldrd	r0, [sp, #24]
   2af80:	adds	r0, r0, r2
   2af84:	adc	r1, r1, r3
   2af88:	strd	r0, [sp, #24]
   2af8c:	ldrd	r0, [sp, #56]	; 0x38
   2af90:	ldrd	r2, [sp, #56]	; 0x38
   2af94:	bic	r0, r8, r0
   2af98:	bic	r1, r9, r1
   2af9c:	strd	r0, [sp, #80]	; 0x50
   2afa0:	ldrd	r0, [sp, #32]
   2afa4:	and	r2, r2, r0
   2afa8:	and	r3, r3, r1
   2afac:	ldrd	r0, [sp, #24]
   2afb0:	strd	r2, [sp, #40]	; 0x28
   2afb4:	ldrd	r2, [sp]
   2afb8:	adds	r2, r2, r0
   2afbc:	adc	r3, r3, r1
   2afc0:	ldrd	r0, [sp, #40]	; 0x28
   2afc4:	strd	r2, [sp]
   2afc8:	ldrd	r2, [sp, #80]	; 0x50
   2afcc:	eor	r0, r0, r2
   2afd0:	eor	r1, r1, r3
   2afd4:	ldrd	r2, [sp]
   2afd8:	adds	r2, r2, r0
   2afdc:	adc	r3, r3, r1
   2afe0:	strd	r2, [sp, #24]
   2afe4:	ldrd	r0, [sp, #24]
   2afe8:	lsl	r3, sl, #30
   2afec:	orr	r3, r3, fp, lsr #2
   2aff0:	lsl	r2, fp, #30
   2aff4:	adds	r6, r6, r0
   2aff8:	str	r3, [sp, #1728]	; 0x6c0
   2affc:	adc	r7, r7, r1
   2b000:	str	r2, [sp, #80]	; 0x50
   2b004:	lsr	r3, r6, #14
   2b008:	lsr	r2, r6, #18
   2b00c:	orr	r2, r2, r7, lsl #14
   2b010:	orr	r3, r3, r7, lsl #18
   2b014:	str	r2, [sp, #1752]	; 0x6d8
   2b018:	lsr	r2, r7, #14
   2b01c:	str	r3, [sp, #1760]	; 0x6e0
   2b020:	lsl	r3, r6, #23
   2b024:	orr	r2, r2, r6, lsl #18
   2b028:	orr	r3, r3, r7, lsr #9
   2b02c:	str	r2, [sp, #1764]	; 0x6e4
   2b030:	lsr	r1, sl, #28
   2b034:	str	r3, [sp, #1768]	; 0x6e8
   2b038:	orr	r1, r1, fp, lsl #4
   2b03c:	ldrd	r2, [sp, #16]
   2b040:	lsl	r0, sl, #25
   2b044:	str	r1, [sp, #1736]	; 0x6c8
   2b048:	str	r0, [sp]
   2b04c:	eor	r2, r2, r4
   2b050:	ldr	r1, [sp, #80]	; 0x50
   2b054:	eor	r3, r3, r5
   2b058:	str	ip, [sp, #1740]	; 0x6cc
   2b05c:	lsr	r0, r7, #18
   2b060:	ldr	ip, [sp]
   2b064:	orr	r1, r1, sl, lsr #2
   2b068:	strd	r2, [sp]
   2b06c:	add	r3, sp, #1536	; 0x600
   2b070:	str	r1, [sp, #1732]	; 0x6c4
   2b074:	orr	r0, r0, r6, lsl #14
   2b078:	lsl	r1, fp, #25
   2b07c:	str	r0, [sp, #1756]	; 0x6dc
   2b080:	lsl	r0, r7, #23
   2b084:	orr	r1, r1, sl, lsr #7
   2b088:	orr	r0, r0, r6, lsr #9
   2b08c:	str	r1, [sp, #1748]	; 0x6d4
   2b090:	str	r0, [sp, #1772]	; 0x6ec
   2b094:	orr	ip, ip, fp, lsr #7
   2b098:	ldrd	r0, [r3, #192]	; 0xc0
   2b09c:	ldrd	r2, [r3, #200]	; 0xc8
   2b0a0:	str	ip, [sp, #1744]	; 0x6d0
   2b0a4:	add	ip, sp, #1536	; 0x600
   2b0a8:	eor	r0, r0, r2
   2b0ac:	eor	r1, r1, r3
   2b0b0:	ldrd	r2, [sp]
   2b0b4:	and	r2, r2, sl
   2b0b8:	and	r3, r3, fp
   2b0bc:	strd	r2, [sp, #40]	; 0x28
   2b0c0:	ldrd	r2, [sp, #16]
   2b0c4:	and	r2, r2, r4
   2b0c8:	and	r3, r3, r5
   2b0cc:	strd	r2, [sp, #80]	; 0x50
   2b0d0:	ldrd	r2, [ip, #208]	; 0xd0
   2b0d4:	eor	r2, r2, r0
   2b0d8:	eor	r3, r3, r1
   2b0dc:	ldrd	r0, [sp, #40]	; 0x28
   2b0e0:	strd	r2, [sp]
   2b0e4:	ldrd	r2, [sp, #80]	; 0x50
   2b0e8:	eor	r0, r0, r2
   2b0ec:	eor	r1, r1, r3
   2b0f0:	ldrd	r2, [sp, #216]	; 0xd8
   2b0f4:	strd	r0, [sp, #40]	; 0x28
   2b0f8:	movw	r0, #578	; 0x242
   2b0fc:	movt	r0, #41731	; 0xa303
   2b100:	movw	r1, #43672	; 0xaa98
   2b104:	adds	r2, r2, r0
   2b108:	movt	r1, #55303	; 0xd807
   2b10c:	adc	r3, r3, r1
   2b110:	ldrd	r0, [sp]
   2b114:	strd	r2, [sp, #80]	; 0x50
   2b118:	ldrd	r2, [sp, #40]	; 0x28
   2b11c:	adds	r2, r2, r0
   2b120:	adc	r3, r3, r1
   2b124:	ldrd	r0, [ip, #216]	; 0xd8
   2b128:	strd	r2, [sp]
   2b12c:	ldrd	r2, [ip, #224]	; 0xe0
   2b130:	eor	r0, r0, r2
   2b134:	eor	r1, r1, r3
   2b138:	ldrd	r2, [sp, #80]	; 0x50
   2b13c:	adds	r8, r8, r2
   2b140:	adc	r9, r9, r3
   2b144:	ldrd	r2, [ip, #232]	; 0xe8
   2b148:	eor	r0, r0, r2
   2b14c:	eor	r1, r1, r3
   2b150:	ldrd	r2, [sp, #32]
   2b154:	bic	r2, r2, r6
   2b158:	bic	r3, r3, r7
   2b15c:	strd	r2, [sp, #96]	; 0x60
   2b160:	adds	r2, r8, r0
   2b164:	adc	r3, r9, r1
   2b168:	ldrd	r0, [sp, #56]	; 0x38
   2b16c:	ldrd	r8, [sp, #96]	; 0x60
   2b170:	and	r0, r0, r6
   2b174:	and	r1, r1, r7
   2b178:	strd	r2, [sp, #80]	; 0x50
   2b17c:	eor	r0, r0, r8
   2b180:	ldrd	r2, [sp]
   2b184:	eor	r1, r1, r9
   2b188:	ldrd	r8, [sp, #24]
   2b18c:	adds	r8, r8, r2
   2b190:	adc	r9, r9, r3
   2b194:	ldrd	r2, [sp, #80]	; 0x50
   2b198:	adds	r2, r2, r0
   2b19c:	eor	r0, sl, r4
   2b1a0:	adc	r3, r3, r1
   2b1a4:	eor	r1, fp, r5
   2b1a8:	strd	r0, [sp, #96]	; 0x60
   2b1ac:	ldrd	r0, [sp, #16]
   2b1b0:	strd	r2, [sp, #24]
   2b1b4:	adds	r2, r2, r0
   2b1b8:	lsr	r0, r9, #28
   2b1bc:	adc	r3, r3, r1
   2b1c0:	strd	r2, [sp, #80]	; 0x50
   2b1c4:	ldr	ip, [sp, #80]	; 0x50
   2b1c8:	lsl	r1, r8, #25
   2b1cc:	orr	r1, r1, r9, lsr #7
   2b1d0:	str	r1, [sp, #1792]	; 0x700
   2b1d4:	ldr	r1, [sp, #84]	; 0x54
   2b1d8:	lsl	r3, r8, #30
   2b1dc:	lsr	r2, r8, #28
   2b1e0:	orr	r3, r3, r9, lsr #2
   2b1e4:	orr	r2, r2, r9, lsl #4
   2b1e8:	str	r3, [sp, #1776]	; 0x6f0
   2b1ec:	str	r2, [sp, #1784]	; 0x6f8
   2b1f0:	lsl	r3, r9, #30
   2b1f4:	lsr	r2, ip, #18
   2b1f8:	orr	r3, r3, r8, lsr #2
   2b1fc:	orr	r2, r2, r1, lsl #14
   2b200:	str	r3, [sp, #1780]	; 0x6f4
   2b204:	str	r2, [sp, #1800]	; 0x708
   2b208:	lsr	r3, ip, #14
   2b20c:	mov	r2, r1
   2b210:	orr	r0, r0, r8, lsl #4
   2b214:	orr	r3, r3, r2, lsl #18
   2b218:	lsr	r2, r2, #14
   2b21c:	orr	r2, r2, ip, lsl #18
   2b220:	str	r2, [sp, #1812]	; 0x714
   2b224:	ldr	r2, [sp, #84]	; 0x54
   2b228:	lsr	r1, r1, #18
   2b22c:	str	r3, [sp, #1808]	; 0x710
   2b230:	lsl	r3, ip, #23
   2b234:	str	r0, [sp, #1788]	; 0x6fc
   2b238:	lsl	r0, r9, #25
   2b23c:	orr	r3, r3, r2, lsr #9
   2b240:	str	r3, [sp, #1816]	; 0x718
   2b244:	add	r3, sp, #1536	; 0x600
   2b248:	orr	r0, r0, r8, lsr #7
   2b24c:	orr	r1, r1, ip, lsl #14
   2b250:	str	r0, [sp, #1796]	; 0x704
   2b254:	str	r1, [sp, #1804]	; 0x70c
   2b258:	lsl	ip, r2, #23
   2b25c:	ldrd	r0, [r3, #240]	; 0xf0
   2b260:	ldrd	r2, [r3, #248]	; 0xf8
   2b264:	eor	r0, r0, r2
   2b268:	eor	r1, r1, r3
   2b26c:	strd	r0, [sp]
   2b270:	and	r2, sl, r4
   2b274:	ldrd	r0, [sp, #96]	; 0x60
   2b278:	and	r3, fp, r5
   2b27c:	strd	r2, [sp, #40]	; 0x28
   2b280:	add	r3, sp, #1792	; 0x700
   2b284:	and	r0, r0, r8
   2b288:	and	r1, r1, r9
   2b28c:	strd	r0, [sp, #16]
   2b290:	ldr	r1, [sp, #80]	; 0x50
   2b294:	ldrd	r2, [r3]
   2b298:	orr	ip, ip, r1, lsr #9
   2b29c:	ldrd	r0, [sp]
   2b2a0:	str	ip, [sp, #1820]	; 0x71c
   2b2a4:	eor	r0, r0, r2
   2b2a8:	eor	r1, r1, r3
   2b2ac:	strd	r0, [sp]
   2b2b0:	ldrd	r2, [sp, #16]
   2b2b4:	ldrd	r0, [sp, #40]	; 0x28
   2b2b8:	eor	r0, r0, r2
   2b2bc:	eor	r1, r1, r3
   2b2c0:	ldrd	r2, [sp, #144]	; 0x90
   2b2c4:	strd	r0, [sp, #16]
   2b2c8:	movw	r0, #28606	; 0x6fbe
   2b2cc:	movt	r0, #17776	; 0x4570
   2b2d0:	movw	r1, #23297	; 0x5b01
   2b2d4:	adds	r2, r2, r0
   2b2d8:	movt	r1, #4739	; 0x1283
   2b2dc:	adc	r3, r3, r1
   2b2e0:	ldrd	r0, [sp, #16]
   2b2e4:	strd	r2, [sp, #40]	; 0x28
   2b2e8:	ldrd	r2, [sp]
   2b2ec:	adds	r2, r2, r0
   2b2f0:	adc	r3, r3, r1
   2b2f4:	add	r1, sp, #2048	; 0x800
   2b2f8:	strd	r2, [sp, #16]
   2b2fc:	ldrd	r2, [r1, #-248]	; 0xffffff08
   2b300:	ldrd	r0, [r1, #-240]	; 0xffffff10
   2b304:	eor	r2, r2, r0
   2b308:	eor	r3, r3, r1
   2b30c:	ldrd	r0, [sp, #40]	; 0x28
   2b310:	strd	r2, [sp]
   2b314:	ldrd	r2, [sp, #32]
   2b318:	adds	r2, r2, r0
   2b31c:	adc	r3, r3, r1
   2b320:	add	r1, sp, #2048	; 0x800
   2b324:	strd	r2, [sp, #32]
   2b328:	ldrd	r2, [r1, #-232]	; 0xffffff18
   2b32c:	ldrd	r0, [sp]
   2b330:	eor	r2, r2, r0
   2b334:	eor	r3, r3, r1
   2b338:	ldrd	r0, [sp, #56]	; 0x38
   2b33c:	strd	r2, [sp]
   2b340:	ldrd	r2, [sp, #80]	; 0x50
   2b344:	bic	r2, r0, r2
   2b348:	bic	r3, r1, r3
   2b34c:	ldrd	r0, [sp, #24]
   2b350:	strd	r2, [sp, #40]	; 0x28
   2b354:	ldrd	r2, [sp, #16]
   2b358:	adds	r2, r2, r0
   2b35c:	adc	r3, r3, r1
   2b360:	strd	r2, [sp, #24]
   2b364:	ldrd	r2, [sp, #80]	; 0x50
   2b368:	ldrd	r0, [sp]
   2b36c:	and	r2, r2, r6
   2b370:	and	r3, r3, r7
   2b374:	strd	r2, [sp, #16]
   2b378:	ldrd	r2, [sp, #32]
   2b37c:	adds	r0, r0, r2
   2b380:	adc	r1, r1, r3
   2b384:	ldrd	r2, [sp, #40]	; 0x28
   2b388:	strd	r0, [sp]
   2b38c:	ldrd	r0, [sp, #16]
   2b390:	eor	r2, r2, r0
   2b394:	eor	r3, r3, r1
   2b398:	ldrd	r0, [sp]
   2b39c:	adds	r0, r0, r2
   2b3a0:	adc	r1, r1, r3
   2b3a4:	strd	r0, [sp, #16]
   2b3a8:	ldr	r1, [sp, #24]
   2b3ac:	lsl	r2, r1, #30
   2b3b0:	lsr	r3, r1, #28
   2b3b4:	ldrd	r0, [sp, #16]
   2b3b8:	adds	r0, r0, r4
   2b3bc:	adc	r1, r1, r5
   2b3c0:	strd	r0, [sp, #32]
   2b3c4:	ldr	r1, [sp, #28]
   2b3c8:	eor	r5, r9, fp
   2b3cc:	ldr	ip, [sp, #24]
   2b3d0:	mov	r4, r1
   2b3d4:	orr	r2, r2, r1, lsr #2
   2b3d8:	orr	r3, r3, r1, lsl #4
   2b3dc:	str	r2, [sp, #1824]	; 0x720
   2b3e0:	str	r3, [sp, #1832]	; 0x728
   2b3e4:	lsl	r2, r1, #30
   2b3e8:	lsl	r3, ip, #25
   2b3ec:	lsr	r1, r1, #28
   2b3f0:	orr	r2, r2, ip, lsr #2
   2b3f4:	orr	r1, r1, ip, lsl #4
   2b3f8:	orr	r3, r3, r4, lsr #7
   2b3fc:	lsl	ip, r4, #25
   2b400:	eor	r4, r8, sl
   2b404:	strd	r4, [sp]
   2b408:	ldr	r5, [sp, #24]
   2b40c:	str	r3, [sp, #1840]	; 0x730
   2b410:	ldr	r3, [sp, #32]
   2b414:	orr	ip, ip, r5, lsr #7
   2b418:	ldr	r4, [sp, #32]
   2b41c:	str	ip, [sp, #1844]	; 0x734
   2b420:	ldr	ip, [sp, #36]	; 0x24
   2b424:	lsr	r0, r3, #14
   2b428:	str	r1, [sp, #1836]	; 0x72c
   2b42c:	lsr	r1, r3, #18
   2b430:	str	r2, [sp, #1828]	; 0x724
   2b434:	orr	r1, r1, ip, lsl #14
   2b438:	orr	r0, r0, ip, lsl #18
   2b43c:	lsr	r3, ip, #14
   2b440:	str	r1, [sp, #1848]	; 0x738
   2b444:	str	r3, [sp, #40]	; 0x28
   2b448:	lsr	r1, ip, #18
   2b44c:	ldrd	r2, [sp]
   2b450:	lsl	ip, r4, #23
   2b454:	ldrd	r4, [sp, #24]
   2b458:	str	r0, [sp, #1856]	; 0x740
   2b45c:	and	r3, r3, r5
   2b460:	ldr	r5, [sp, #32]
   2b464:	and	r2, r2, r4
   2b468:	strd	r2, [sp]
   2b46c:	add	r3, sp, #2048	; 0x800
   2b470:	and	r4, r8, sl
   2b474:	orr	r1, r1, r5, lsl #14
   2b478:	str	r1, [sp, #1852]	; 0x73c
   2b47c:	ldrd	r0, [r3, #-224]	; 0xffffff20
   2b480:	ldrd	r2, [r3, #-216]	; 0xffffff28
   2b484:	eor	r1, r1, r3
   2b488:	ldr	r3, [sp, #40]	; 0x28
   2b48c:	eor	r0, r0, r2
   2b490:	ldr	r2, [sp, #36]	; 0x24
   2b494:	orr	r3, r3, r5, lsl #18
   2b498:	ldr	r5, [sp, #36]	; 0x24
   2b49c:	str	r3, [sp, #1860]	; 0x744
   2b4a0:	add	r3, sp, #2048	; 0x800
   2b4a4:	orr	ip, ip, r5, lsr #9
   2b4a8:	str	ip, [sp, #1864]	; 0x748
   2b4ac:	lsl	ip, r2, #23
   2b4b0:	ldrd	r2, [r3, #-208]	; 0xffffff30
   2b4b4:	and	r5, r9, fp
   2b4b8:	eor	r0, r0, r2
   2b4bc:	eor	r1, r1, r3
   2b4c0:	ldrd	r2, [sp]
   2b4c4:	eor	r2, r2, r4
   2b4c8:	ldr	r4, [sp, #32]
   2b4cc:	eor	r3, r3, r5
   2b4d0:	orr	ip, ip, r4, lsr #9
   2b4d4:	adds	r4, r2, r0
   2b4d8:	adc	r5, r3, r1
   2b4dc:	ldrd	r2, [sp, #152]	; 0x98
   2b4e0:	strd	r4, [sp]
   2b4e4:	movw	r4, #45708	; 0xb28c
   2b4e8:	movt	r4, #20196	; 0x4ee4
   2b4ec:	movw	r5, #34238	; 0x85be
   2b4f0:	adds	r2, r2, r4
   2b4f4:	movt	r5, #9265	; 0x2431
   2b4f8:	adc	r3, r3, r5
   2b4fc:	str	ip, [sp, #1868]	; 0x74c
   2b500:	strd	r2, [sp, #40]	; 0x28
   2b504:	add	r3, sp, #2048	; 0x800
   2b508:	ldrd	r4, [sp, #16]
   2b50c:	ldrd	r0, [r3, #-200]	; 0xffffff38
   2b510:	ldrd	r2, [r3, #-192]	; 0xffffff40
   2b514:	eor	r0, r0, r2
   2b518:	eor	r1, r1, r3
   2b51c:	ldrd	r2, [sp]
   2b520:	adds	r4, r4, r2
   2b524:	adc	r5, r5, r3
   2b528:	ldrd	r2, [sp, #40]	; 0x28
   2b52c:	strd	r4, [sp, #16]
   2b530:	ldrd	r4, [sp, #56]	; 0x38
   2b534:	adds	r4, r4, r2
   2b538:	adc	r5, r5, r3
   2b53c:	strd	r4, [sp]
   2b540:	add	r5, sp, #2048	; 0x800
   2b544:	ldrd	r2, [sp, #32]
   2b548:	ldrd	r4, [r5, #-184]	; 0xffffff48
   2b54c:	bic	r2, r6, r2
   2b550:	bic	r3, r7, r3
   2b554:	strd	r2, [sp, #56]	; 0x38
   2b558:	eor	r0, r0, r4
   2b55c:	eor	r1, r1, r5
   2b560:	ldrd	r2, [sp, #32]
   2b564:	ldrd	r4, [sp, #80]	; 0x50
   2b568:	and	r2, r2, r4
   2b56c:	and	r3, r3, r5
   2b570:	ldrd	r4, [sp]
   2b574:	adds	r4, r4, r0
   2b578:	adc	r5, r5, r1
   2b57c:	ldrd	r0, [sp, #56]	; 0x38
   2b580:	strd	r4, [sp]
   2b584:	eor	r3, r3, r1
   2b588:	ldr	r1, [sp, #16]
   2b58c:	eor	r2, r2, r0
   2b590:	ldr	r5, [sp, #16]
   2b594:	lsl	r4, r1, #30
   2b598:	lsr	ip, r1, #28
   2b59c:	ldrd	r0, [sp]
   2b5a0:	adds	r0, r0, r2
   2b5a4:	adc	r1, r1, r3
   2b5a8:	strd	r0, [sp, #96]	; 0x60
   2b5ac:	ldr	r1, [sp, #20]
   2b5b0:	lsl	r3, r5, #25
   2b5b4:	orr	r4, r4, r1, lsr #2
   2b5b8:	str	r4, [sp, #1872]	; 0x750
   2b5bc:	ldrd	r4, [sp, #96]	; 0x60
   2b5c0:	lsl	r2, r1, #30
   2b5c4:	orr	ip, ip, r1, lsl #4
   2b5c8:	lsr	r1, r1, #28
   2b5cc:	adds	r4, r4, sl
   2b5d0:	str	ip, [sp, #1880]	; 0x758
   2b5d4:	adc	r5, r5, fp
   2b5d8:	strd	r4, [sp, #56]	; 0x38
   2b5dc:	ldr	r5, [sp, #16]
   2b5e0:	ldr	fp, [sp, #20]
   2b5e4:	orr	r2, r2, r5, lsr #2
   2b5e8:	str	r2, [sp, #1876]	; 0x754
   2b5ec:	lsr	r2, r4, #18
   2b5f0:	ldr	r4, [sp, #56]	; 0x38
   2b5f4:	orr	r3, r3, fp, lsr #7
   2b5f8:	str	r3, [sp, #1888]	; 0x760
   2b5fc:	lsl	r3, fp, #25
   2b600:	add	fp, sp, #2048	; 0x800
   2b604:	orr	r1, r1, r5, lsl #4
   2b608:	str	r1, [sp, #1884]	; 0x75c
   2b60c:	orr	r3, r3, r5, lsr #7
   2b610:	str	r3, [sp, #1892]	; 0x764
   2b614:	lsr	r3, r4, #14
   2b618:	ldrd	r4, [fp, #-176]	; 0xffffff50
   2b61c:	ldrd	sl, [fp, #-168]	; 0xffffff58
   2b620:	ldrd	r0, [sp, #24]
   2b624:	eor	r4, r4, sl
   2b628:	eor	r5, r5, fp
   2b62c:	ldrd	sl, [sp, #16]
   2b630:	eor	r1, r1, r9
   2b634:	eor	r0, r0, r8
   2b638:	and	r1, r1, fp
   2b63c:	ldr	fp, [sp, #60]	; 0x3c
   2b640:	and	r0, r0, sl
   2b644:	orr	r2, r2, fp, lsl #14
   2b648:	orr	r3, r3, fp, lsl #18
   2b64c:	str	r2, [sp, #1896]	; 0x768
   2b650:	lsr	r2, fp, #18
   2b654:	str	r3, [sp, #1904]	; 0x770
   2b658:	lsr	r3, fp, #14
   2b65c:	add	fp, sp, #2048	; 0x800
   2b660:	ldr	ip, [sp, #56]	; 0x38
   2b664:	ldrd	sl, [fp, #-160]	; 0xffffff60
   2b668:	orr	r2, r2, ip, lsl #14
   2b66c:	str	r2, [sp, #1900]	; 0x76c
   2b670:	eor	r5, r5, fp
   2b674:	ldr	fp, [sp, #60]	; 0x3c
   2b678:	lsl	r2, ip, #23
   2b67c:	orr	r3, r3, ip, lsl #18
   2b680:	str	r3, [sp, #1908]	; 0x774
   2b684:	eor	r4, r4, sl
   2b688:	orr	r2, r2, fp, lsr #9
   2b68c:	str	r2, [sp, #1912]	; 0x778
   2b690:	ldrd	r2, [sp, #24]
   2b694:	lsl	ip, fp, #23
   2b698:	ldr	fp, [sp, #56]	; 0x38
   2b69c:	and	r2, r2, r8
   2b6a0:	and	r3, r3, r9
   2b6a4:	eor	r0, r0, r2
   2b6a8:	eor	r1, r1, r3
   2b6ac:	adds	r0, r0, r4
   2b6b0:	orr	ip, ip, fp, lsr #9
   2b6b4:	ldrd	sl, [sp, #96]	; 0x60
   2b6b8:	adc	r1, r1, r5
   2b6bc:	add	r5, sp, #2048	; 0x800
   2b6c0:	str	ip, [sp, #1916]	; 0x77c
   2b6c4:	adds	sl, sl, r0
   2b6c8:	add	ip, sp, #2048	; 0x800
   2b6cc:	adc	fp, fp, r1
   2b6d0:	ldrd	r0, [r5, #-152]	; 0xffffff68
   2b6d4:	ldrd	r4, [r5, #-144]	; 0xffffff70
   2b6d8:	movw	r2, #46306	; 0xb4e2
   2b6dc:	movt	r2, #54783	; 0xd5ff
   2b6e0:	movw	r3, #32195	; 0x7dc3
   2b6e4:	eor	r0, r0, r4
   2b6e8:	eor	r1, r1, r5
   2b6ec:	ldrd	r4, [sp, #160]	; 0xa0
   2b6f0:	movt	r3, #21772	; 0x550c
   2b6f4:	adds	r2, r2, r4
   2b6f8:	adc	r3, r3, r5
   2b6fc:	ldrd	r4, [ip, #-136]	; 0xffffff78
   2b700:	adds	r2, r2, r6
   2b704:	lsl	ip, sl, #30
   2b708:	eor	r4, r4, r0
   2b70c:	eor	r5, r5, r1
   2b710:	ldrd	r0, [sp, #80]	; 0x50
   2b714:	adc	r3, r3, r7
   2b718:	strd	r4, [sp, #96]	; 0x60
   2b71c:	orr	ip, ip, fp, lsr #2
   2b720:	ldrd	r4, [sp, #56]	; 0x38
   2b724:	ldrd	r6, [sp, #32]
   2b728:	bic	r4, r0, r4
   2b72c:	bic	r5, r1, r5
   2b730:	ldrd	r0, [sp, #56]	; 0x38
   2b734:	str	ip, [sp, #1920]	; 0x780
   2b738:	lsr	ip, fp, #28
   2b73c:	and	r0, r0, r6
   2b740:	and	r1, r1, r7
   2b744:	ldrd	r6, [sp, #96]	; 0x60
   2b748:	eor	r0, r0, r4
   2b74c:	eor	r1, r1, r5
   2b750:	orr	ip, ip, sl, lsl #4
   2b754:	adds	r6, r6, r2
   2b758:	lsl	r2, fp, #30
   2b75c:	adc	r7, r7, r3
   2b760:	adds	r6, r6, r0
   2b764:	adc	r7, r7, r1
   2b768:	lsr	r3, sl, #28
   2b76c:	adds	r0, r6, r8
   2b770:	orr	r3, r3, fp, lsl #4
   2b774:	adc	r1, r7, r9
   2b778:	str	r3, [sp, #1928]	; 0x788
   2b77c:	strd	r0, [sp, #96]	; 0x60
   2b780:	lsl	r3, sl, #25
   2b784:	add	r1, sp, #2048	; 0x800
   2b788:	orr	r3, r3, fp, lsr #7
   2b78c:	str	r3, [sp, #1936]	; 0x790
   2b790:	lsl	r3, fp, #25
   2b794:	orr	r2, r2, sl, lsr #2
   2b798:	str	ip, [sp, #1932]	; 0x78c
   2b79c:	orr	r3, r3, sl, lsr #7
   2b7a0:	str	r2, [sp, #1924]	; 0x784
   2b7a4:	str	r3, [sp, #1940]	; 0x794
   2b7a8:	ldrd	r2, [r1, #-128]	; 0xffffff80
   2b7ac:	ldrd	r0, [r1, #-120]	; 0xffffff88
   2b7b0:	ldrd	r8, [sp, #24]
   2b7b4:	ldrd	r4, [sp, #16]
   2b7b8:	eor	r2, r2, r0
   2b7bc:	eor	r3, r3, r1
   2b7c0:	ldrd	r0, [sp, #16]
   2b7c4:	eor	r4, r4, r8
   2b7c8:	eor	r5, r5, r9
   2b7cc:	and	r0, r0, r8
   2b7d0:	ldr	r8, [sp, #96]	; 0x60
   2b7d4:	and	r1, r1, r9
   2b7d8:	add	r9, sp, #2048	; 0x800
   2b7dc:	and	r4, r4, sl
   2b7e0:	and	r5, r5, fp
   2b7e4:	lsr	ip, r8, #18
   2b7e8:	ldrd	r8, [r9, #-112]	; 0xffffff90
   2b7ec:	eor	r0, r0, r4
   2b7f0:	ldr	r4, [sp, #96]	; 0x60
   2b7f4:	eor	r2, r2, r8
   2b7f8:	ldr	r8, [sp, #100]	; 0x64
   2b7fc:	eor	r1, r1, r5
   2b800:	adds	r2, r2, r0
   2b804:	lsr	r5, r4, #14
   2b808:	eor	r3, r3, r9
   2b80c:	orr	ip, ip, r8, lsl #14
   2b810:	orr	r5, r5, r8, lsl #18
   2b814:	str	ip, [sp, #1944]	; 0x798
   2b818:	lsr	r4, r8, #18
   2b81c:	lsr	ip, r8, #14
   2b820:	ldr	r8, [sp, #96]	; 0x60
   2b824:	str	r5, [sp, #1952]	; 0x7a0
   2b828:	adc	r3, r3, r1
   2b82c:	movw	r0, #35183	; 0x896f
   2b830:	movt	r0, #62075	; 0xf27b
   2b834:	orr	ip, ip, r8, lsl #18
   2b838:	str	ip, [sp, #1956]	; 0x7a4
   2b83c:	ldr	ip, [sp, #100]	; 0x64
   2b840:	lsl	r5, r8, #23
   2b844:	orr	r4, r4, r8, lsl #14
   2b848:	adds	r8, r2, r6
   2b84c:	adc	r9, r3, r7
   2b850:	str	r4, [sp, #1948]	; 0x79c
   2b854:	orr	r5, r5, ip, lsr #9
   2b858:	str	r5, [sp, #1960]	; 0x7a8
   2b85c:	ldr	r5, [sp, #96]	; 0x60
   2b860:	lsl	ip, ip, #23
   2b864:	ldrd	r6, [sp, #168]	; 0xa8
   2b868:	movw	r1, #23924	; 0x5d74
   2b86c:	movt	r1, #29374	; 0x72be
   2b870:	orr	ip, ip, r5, lsr #9
   2b874:	add	r5, sp, #2048	; 0x800
   2b878:	adds	r0, r0, r6
   2b87c:	str	ip, [sp, #1964]	; 0x7ac
   2b880:	ldrd	r2, [r5, #-104]	; 0xffffff98
   2b884:	adc	r1, r1, r7
   2b888:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   2b88c:	lsl	r6, r8, #30
   2b890:	lsr	ip, r8, #28
   2b894:	orr	r6, r6, r9, lsr #2
   2b898:	eor	r2, r2, r4
   2b89c:	eor	r3, r3, r5
   2b8a0:	ldrd	r4, [sp, #80]	; 0x50
   2b8a4:	orr	ip, ip, r9, lsl #4
   2b8a8:	str	r6, [sp, #1968]	; 0x7b0
   2b8ac:	lsl	r6, r9, #30
   2b8b0:	adds	r4, r4, r0
   2b8b4:	str	ip, [sp, #1976]	; 0x7b8
   2b8b8:	adc	r5, r5, r1
   2b8bc:	add	r1, sp, #2048	; 0x800
   2b8c0:	strd	r4, [sp]
   2b8c4:	lsr	ip, r9, #28
   2b8c8:	ldrd	r0, [r1, #-88]	; 0xffffffa8
   2b8cc:	orr	r6, r6, r8, lsr #2
   2b8d0:	ldrd	r4, [sp, #96]	; 0x60
   2b8d4:	orr	ip, ip, r8, lsl #4
   2b8d8:	eor	r2, r2, r0
   2b8dc:	eor	r3, r3, r1
   2b8e0:	ldrd	r0, [sp, #32]
   2b8e4:	str	r6, [sp, #1972]	; 0x7b4
   2b8e8:	lsl	r6, r8, #25
   2b8ec:	bic	r4, r0, r4
   2b8f0:	bic	r5, r1, r5
   2b8f4:	ldrd	r0, [sp]
   2b8f8:	orr	r6, r6, r9, lsr #7
   2b8fc:	str	ip, [sp, #1980]	; 0x7bc
   2b900:	lsl	ip, r9, #25
   2b904:	adds	r0, r0, r2
   2b908:	str	r6, [sp, #1984]	; 0x7c0
   2b90c:	adc	r1, r1, r3
   2b910:	ldrd	r2, [sp, #96]	; 0x60
   2b914:	strd	r0, [sp]
   2b918:	orr	ip, ip, r8, lsr #7
   2b91c:	ldrd	r0, [sp, #56]	; 0x38
   2b920:	ldrd	r6, [sp, #16]
   2b924:	and	r2, r2, r0
   2b928:	and	r3, r3, r1
   2b92c:	ldrd	r0, [sp]
   2b930:	eor	r2, r2, r4
   2b934:	eor	r3, r3, r5
   2b938:	eor	r6, r6, sl
   2b93c:	adds	r0, r0, r2
   2b940:	eor	r7, r7, fp
   2b944:	adc	r1, r1, r3
   2b948:	ldrd	r2, [sp, #24]
   2b94c:	str	ip, [sp, #1988]	; 0x7c4
   2b950:	adds	r2, r2, r0
   2b954:	adc	r3, r3, r1
   2b958:	strd	r2, [sp, #48]	; 0x30
   2b95c:	add	r3, sp, #2048	; 0x800
   2b960:	ldrd	r4, [r3, #-80]	; 0xffffffb0
   2b964:	ldrd	r2, [r3, #-72]	; 0xffffffb8
   2b968:	eor	r5, r5, r3
   2b96c:	add	r3, sp, #2048	; 0x800
   2b970:	eor	r4, r4, r2
   2b974:	strd	r4, [sp]
   2b978:	and	r4, r6, r8
   2b97c:	and	r5, r7, r9
   2b980:	strd	r4, [sp, #24]
   2b984:	ldrd	r6, [sp]
   2b988:	ldrd	r2, [r3, #-64]	; 0xffffffc0
   2b98c:	ldrd	r4, [sp, #16]
   2b990:	eor	r6, r6, r2
   2b994:	eor	r7, r7, r3
   2b998:	strd	r6, [sp]
   2b99c:	and	r4, r4, sl
   2b9a0:	ldrd	r6, [sp, #24]
   2b9a4:	and	r5, r5, fp
   2b9a8:	ldrd	r2, [sp]
   2b9ac:	eor	r4, r4, r6
   2b9b0:	eor	r5, r5, r7
   2b9b4:	ldr	r7, [sp, #48]	; 0x30
   2b9b8:	adds	r2, r2, r4
   2b9bc:	ldr	r4, [sp, #52]	; 0x34
   2b9c0:	adc	r3, r3, r5
   2b9c4:	lsr	r6, r7, #18
   2b9c8:	lsr	ip, r7, #14
   2b9cc:	orr	r6, r6, r4, lsl #14
   2b9d0:	mov	r5, r4
   2b9d4:	str	r6, [sp, #1992]	; 0x7c8
   2b9d8:	adds	r6, r2, r0
   2b9dc:	orr	ip, ip, r5, lsl #18
   2b9e0:	str	ip, [sp, #2000]	; 0x7d0
   2b9e4:	lsl	ip, r7, #23
   2b9e8:	adc	r7, r3, r1
   2b9ec:	ldr	r1, [sp, #52]	; 0x34
   2b9f0:	lsl	r2, r6, #30
   2b9f4:	strd	r6, [sp, #184]	; 0xb8
   2b9f8:	lsr	r4, r4, #18
   2b9fc:	ldr	r7, [sp, #48]	; 0x30
   2ba00:	lsr	r5, r5, #14
   2ba04:	orr	ip, ip, r1, lsr #9
   2ba08:	lsl	r3, r1, #23
   2ba0c:	ldrd	r0, [sp, #176]	; 0xb0
   2ba10:	movw	r6, #38577	; 0x96b1
   2ba14:	movt	r6, #15126	; 0x3b16
   2ba18:	orr	r4, r4, r7, lsl #14
   2ba1c:	adds	r0, r0, r6
   2ba20:	orr	r5, r5, r7, lsl #18
   2ba24:	orr	r3, r3, r7, lsr #9
   2ba28:	str	r5, [sp, #2004]	; 0x7d4
   2ba2c:	movw	r7, #45566	; 0xb1fe
   2ba30:	ldr	r5, [sp, #184]	; 0xb8
   2ba34:	movt	r7, #32990	; 0x80de
   2ba38:	str	r3, [sp, #2012]	; 0x7dc
   2ba3c:	adc	r1, r1, r7
   2ba40:	add	r7, sp, #2048	; 0x800
   2ba44:	str	r4, [sp, #1996]	; 0x7cc
   2ba48:	lsr	r3, r5, #28
   2ba4c:	ldrd	r4, [r7, #-56]	; 0xffffffc8
   2ba50:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   2ba54:	str	ip, [sp, #2008]	; 0x7d8
   2ba58:	eor	r5, r5, r7
   2ba5c:	ldr	r7, [sp, #188]	; 0xbc
   2ba60:	eor	r4, r4, r6
   2ba64:	orr	r2, r2, r7, lsr #2
   2ba68:	orr	r3, r3, r7, lsl #4
   2ba6c:	lsl	ip, r7, #30
   2ba70:	str	r3, [sp, #2024]	; 0x7e8
   2ba74:	lsr	r3, r7, #28
   2ba78:	ldrd	r6, [sp, #32]
   2ba7c:	str	r2, [sp, #2016]	; 0x7e0
   2ba80:	adds	r6, r6, r0
   2ba84:	adc	r7, r7, r1
   2ba88:	strd	r6, [sp]
   2ba8c:	add	r6, sp, #2048	; 0x800
   2ba90:	ldr	r7, [sp, #184]	; 0xb8
   2ba94:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   2ba98:	orr	ip, ip, r7, lsr #2
   2ba9c:	orr	r3, r3, r7, lsl #4
   2baa0:	eor	r0, r0, r4
   2baa4:	eor	r1, r1, r5
   2baa8:	ldrd	r4, [sp, #56]	; 0x38
   2baac:	lsl	r2, r7, #25
   2bab0:	strd	r0, [sp, #24]
   2bab4:	ldrd	r0, [sp, #48]	; 0x30
   2bab8:	str	ip, [sp, #2020]	; 0x7e4
   2babc:	bic	r0, r4, r0
   2bac0:	bic	r1, r5, r1
   2bac4:	strd	r0, [sp, #32]
   2bac8:	str	r3, [sp, #2028]	; 0x7ec
   2bacc:	ldr	r6, [sp, #188]	; 0xbc
   2bad0:	ldrd	r0, [sp, #96]	; 0x60
   2bad4:	ldrd	r4, [sp]
   2bad8:	orr	r2, r2, r6, lsr #7
   2badc:	ldrd	r6, [sp, #48]	; 0x30
   2bae0:	ldr	ip, [sp, #184]	; 0xb8
   2bae4:	and	r7, r7, r1
   2bae8:	ldr	r1, [sp, #188]	; 0xbc
   2baec:	and	r6, r6, r0
   2baf0:	str	r2, [sp, #2032]	; 0x7f0
   2baf4:	lsl	r3, r1, #25
   2baf8:	ldrd	r0, [sp, #24]
   2bafc:	orr	r3, r3, ip, lsr #7
   2bb00:	str	r3, [sp, #2036]	; 0x7f4
   2bb04:	adds	r4, r4, r0
   2bb08:	adc	r5, r5, r1
   2bb0c:	strd	r4, [sp]
   2bb10:	ldrd	r4, [sp, #32]
   2bb14:	add	r1, sp, #2048	; 0x800
   2bb18:	ldrd	r2, [sp]
   2bb1c:	eor	r6, r6, r4
   2bb20:	eor	r7, r7, r5
   2bb24:	adds	r2, r2, r6
   2bb28:	eor	r4, r8, sl
   2bb2c:	adc	r3, r3, r7
   2bb30:	ldrd	r6, [r1, #-32]	; 0xffffffe0
   2bb34:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   2bb38:	eor	r5, r9, fp
   2bb3c:	eor	r6, r6, r0
   2bb40:	eor	r7, r7, r1
   2bb44:	ldrd	r0, [sp, #184]	; 0xb8
   2bb48:	and	r0, r0, r4
   2bb4c:	and	r1, r1, r5
   2bb50:	ldrd	r4, [sp, #16]
   2bb54:	strd	r0, [sp]
   2bb58:	and	r0, r8, sl
   2bb5c:	adds	r4, r4, r2
   2bb60:	and	r1, r9, fp
   2bb64:	adc	r5, r5, r3
   2bb68:	strd	r4, [sp, #72]	; 0x48
   2bb6c:	add	r5, sp, #2048	; 0x800
   2bb70:	ldr	ip, [sp, #72]	; 0x48
   2bb74:	ldrd	r4, [r5, #-16]
   2bb78:	eor	r6, r6, r4
   2bb7c:	eor	r7, r7, r5
   2bb80:	ldrd	r4, [sp]
   2bb84:	eor	r0, r0, r4
   2bb88:	eor	r1, r1, r5
   2bb8c:	ldr	r5, [sp, #72]	; 0x48
   2bb90:	adds	r6, r6, r0
   2bb94:	adc	r7, r7, r1
   2bb98:	adds	r4, r6, r2
   2bb9c:	lsr	r0, r5, #18
   2bba0:	lsr	r1, r5, #14
   2bba4:	adc	r5, r7, r3
   2bba8:	strd	r4, [sp]
   2bbac:	ldr	r5, [sp, #76]	; 0x4c
   2bbb0:	lsl	r3, ip, #23
   2bbb4:	ldr	r6, [sp, #4]
   2bbb8:	lsr	r2, r5, #14
   2bbbc:	orr	r0, r0, r5, lsl #14
   2bbc0:	orr	r2, r2, ip, lsl #18
   2bbc4:	str	r2, [sp, #2052]	; 0x804
   2bbc8:	lsl	r2, r4, #30
   2bbcc:	ldr	r4, [sp]
   2bbd0:	orr	r1, r1, r5, lsl #18
   2bbd4:	orr	r3, r3, r5, lsr #9
   2bbd8:	str	r0, [sp, #2040]	; 0x7f8
   2bbdc:	lsr	r0, r5, #18
   2bbe0:	str	r1, [sp, #2048]	; 0x800
   2bbe4:	lsl	r1, r5, #23
   2bbe8:	str	r3, [sp, #2056]	; 0x808
   2bbec:	lsr	r3, r4, #28
   2bbf0:	orr	r0, r0, ip, lsl #14
   2bbf4:	orr	r1, r1, ip, lsr #9
   2bbf8:	orr	r2, r2, r6, lsr #2
   2bbfc:	orr	r3, r3, r6, lsl #4
   2bc00:	str	r0, [sp, #2044]	; 0x7fc
   2bc04:	movw	r5, #1703	; 0x6a7
   2bc08:	str	r1, [sp, #2060]	; 0x80c
   2bc0c:	movt	r5, #39900	; 0x9bdc
   2bc10:	str	r2, [sp, #2064]	; 0x810
   2bc14:	lsl	ip, r6, #30
   2bc18:	str	r3, [sp, #2072]	; 0x818
   2bc1c:	lsl	r3, r4, #25
   2bc20:	ldrd	r0, [sp, #88]	; 0x58
   2bc24:	movw	r4, #4661	; 0x1235
   2bc28:	movt	r4, #9671	; 0x25c7
   2bc2c:	lsr	r2, r6, #28
   2bc30:	adds	r0, r0, r4
   2bc34:	adc	r1, r1, r5
   2bc38:	ldr	r5, [sp]
   2bc3c:	orr	ip, ip, r5, lsr #2
   2bc40:	add	r5, sp, #2048	; 0x800
   2bc44:	str	ip, [sp, #2068]	; 0x814
   2bc48:	ldrd	r6, [r5, #-8]
   2bc4c:	ldrd	r4, [r5]
   2bc50:	ldr	ip, [sp, #4]
   2bc54:	eor	r7, r7, r5
   2bc58:	ldr	r5, [sp]
   2bc5c:	eor	r6, r6, r4
   2bc60:	orr	r3, r3, ip, lsr #7
   2bc64:	str	r3, [sp, #2080]	; 0x820
   2bc68:	orr	r2, r2, r5, lsl #4
   2bc6c:	ldrd	r4, [sp, #56]	; 0x38
   2bc70:	lsl	r3, ip, #25
   2bc74:	str	r2, [sp, #2076]	; 0x81c
   2bc78:	adds	r4, r4, r0
   2bc7c:	adc	r5, r5, r1
   2bc80:	add	r1, sp, #2048	; 0x800
   2bc84:	strd	r4, [sp, #16]
   2bc88:	ldrd	r0, [r1, #8]
   2bc8c:	ldrd	r4, [sp, #72]	; 0x48
   2bc90:	eor	r6, r6, r0
   2bc94:	eor	r7, r7, r1
   2bc98:	ldrd	r0, [sp, #96]	; 0x60
   2bc9c:	bic	r5, r1, r5
   2bca0:	ldr	r1, [sp]
   2bca4:	bic	r4, r0, r4
   2bca8:	strd	r4, [sp, #24]
   2bcac:	ldrd	r4, [sp, #72]	; 0x48
   2bcb0:	orr	r3, r3, r1, lsr #7
   2bcb4:	str	r3, [sp, #2084]	; 0x824
   2bcb8:	ldrd	r2, [sp, #48]	; 0x30
   2bcbc:	ldrd	r0, [sp, #16]
   2bcc0:	and	r4, r4, r2
   2bcc4:	and	r5, r5, r3
   2bcc8:	ldrd	r2, [sp, #24]
   2bccc:	adds	r0, r0, r6
   2bcd0:	adc	r1, r1, r7
   2bcd4:	strd	r0, [sp, #16]
   2bcd8:	eor	r5, r5, r3
   2bcdc:	add	r3, sp, #2048	; 0x800
   2bce0:	eor	r4, r4, r2
   2bce4:	ldrd	r6, [sp, #184]	; 0xb8
   2bce8:	ldrd	r0, [r3, #16]
   2bcec:	ldrd	r2, [r3, #24]
   2bcf0:	eor	r6, r6, r8
   2bcf4:	eor	r7, r7, r9
   2bcf8:	eor	r0, r0, r2
   2bcfc:	eor	r1, r1, r3
   2bd00:	strd	r0, [sp, #24]
   2bd04:	ldrd	r0, [sp]
   2bd08:	ldrd	r2, [sp, #24]
   2bd0c:	and	r0, r0, r6
   2bd10:	and	r1, r1, r7
   2bd14:	add	r7, sp, #2048	; 0x800
   2bd18:	strd	r0, [sp, #32]
   2bd1c:	ldrd	r0, [sp, #16]
   2bd20:	ldrd	r6, [r7, #32]
   2bd24:	adds	r0, r0, r4
   2bd28:	adc	r1, r1, r5
   2bd2c:	ldrd	r4, [sp, #184]	; 0xb8
   2bd30:	eor	r2, r2, r6
   2bd34:	eor	r3, r3, r7
   2bd38:	adds	r6, r0, sl
   2bd3c:	strd	r2, [sp, #16]
   2bd40:	ldrd	r2, [sp, #32]
   2bd44:	adc	r7, r1, fp
   2bd48:	and	r4, r4, r8
   2bd4c:	strd	r6, [sp, #40]	; 0x28
   2bd50:	and	r5, r5, r9
   2bd54:	ldrd	sl, [sp, #16]
   2bd58:	eor	r4, r4, r2
   2bd5c:	eor	r5, r5, r3
   2bd60:	ldrd	r2, [sp, #112]	; 0x70
   2bd64:	adds	r4, r4, sl
   2bd68:	movw	r6, #9876	; 0x2694
   2bd6c:	movt	r6, #53097	; 0xcf69
   2bd70:	adc	r5, r5, fp
   2bd74:	movw	r7, #61812	; 0xf174
   2bd78:	adds	r2, r2, r6
   2bd7c:	movt	r7, #49563	; 0xc19b
   2bd80:	ldr	ip, [sp, #44]	; 0x2c
   2bd84:	adc	r3, r3, r7
   2bd88:	ldr	r7, [sp, #40]	; 0x28
   2bd8c:	adds	sl, r4, r0
   2bd90:	adc	fp, r5, r1
   2bd94:	lsr	r4, ip, #14
   2bd98:	mov	r5, ip
   2bd9c:	lsr	r1, r7, #18
   2bda0:	orr	r4, r4, r7, lsl #18
   2bda4:	orr	r1, r1, ip, lsl #14
   2bda8:	str	r4, [sp, #2100]	; 0x834
   2bdac:	str	r1, [sp, #2088]	; 0x828
   2bdb0:	lsr	r0, r7, #14
   2bdb4:	lsr	r1, ip, #18
   2bdb8:	lsl	r4, r5, #23
   2bdbc:	orr	r0, r0, ip, lsl #18
   2bdc0:	orr	r1, r1, r7, lsl #14
   2bdc4:	orr	r4, r4, r7, lsr #9
   2bdc8:	lsl	ip, r7, #23
   2bdcc:	add	r7, sp, #2048	; 0x800
   2bdd0:	str	r1, [sp, #2092]	; 0x82c
   2bdd4:	lsr	r1, sl, #28
   2bdd8:	str	r0, [sp, #2096]	; 0x830
   2bddc:	orr	ip, ip, r5, lsr #9
   2bde0:	orr	r1, r1, fp, lsl #4
   2bde4:	str	r4, [sp, #2108]	; 0x83c
   2bde8:	lsl	r0, sl, #30
   2bdec:	ldrd	r4, [r7, #40]	; 0x28
   2bdf0:	orr	r0, r0, fp, lsr #2
   2bdf4:	ldrd	r6, [r7, #48]	; 0x30
   2bdf8:	str	r1, [sp, #2120]	; 0x848
   2bdfc:	lsl	r1, sl, #25
   2be00:	str	r0, [sp, #2112]	; 0x840
   2be04:	orr	r1, r1, fp, lsr #7
   2be08:	lsr	r0, fp, #28
   2be0c:	str	r1, [sp, #2128]	; 0x850
   2be10:	lsl	r1, fp, #25
   2be14:	orr	r0, r0, sl, lsl #4
   2be18:	eor	r4, r4, r6
   2be1c:	str	r0, [sp, #2124]	; 0x84c
   2be20:	eor	r5, r5, r7
   2be24:	orr	r1, r1, sl, lsr #7
   2be28:	ldrd	r6, [sp]
   2be2c:	str	r1, [sp, #2132]	; 0x854
   2be30:	ldrd	r0, [sp, #184]	; 0xb8
   2be34:	str	ip, [sp, #2104]	; 0x838
   2be38:	lsl	ip, fp, #30
   2be3c:	eor	r6, r6, r0
   2be40:	eor	r7, r7, r1
   2be44:	ldrd	r0, [sp, #96]	; 0x60
   2be48:	orr	ip, ip, sl, lsr #2
   2be4c:	str	ip, [sp, #2116]	; 0x844
   2be50:	add	ip, sp, #2048	; 0x800
   2be54:	adds	r0, r0, r2
   2be58:	add	r2, sp, #2048	; 0x800
   2be5c:	adc	r1, r1, r3
   2be60:	strd	r0, [sp, #16]
   2be64:	ldrd	r0, [r2, #56]	; 0x38
   2be68:	ldrd	r2, [sp, #48]	; 0x30
   2be6c:	eor	r0, r0, r4
   2be70:	eor	r1, r1, r5
   2be74:	ldrd	r4, [sp, #40]	; 0x28
   2be78:	bic	r4, r2, r4
   2be7c:	bic	r5, r3, r5
   2be80:	and	r2, r6, sl
   2be84:	and	r3, r7, fp
   2be88:	ldrd	r6, [sp, #144]	; 0x90
   2be8c:	strd	r2, [sp, #32]
   2be90:	ldrd	r2, [sp, #8]
   2be94:	adds	r6, r6, r2
   2be98:	adc	r7, r7, r3
   2be9c:	ldrd	r2, [sp, #16]
   2bea0:	strd	r6, [sp, #24]
   2bea4:	adds	r2, r2, r0
   2bea8:	ldrd	r6, [sp, #72]	; 0x48
   2beac:	adc	r3, r3, r1
   2beb0:	ldrd	r0, [sp, #40]	; 0x28
   2beb4:	and	r1, r1, r7
   2beb8:	add	r7, sp, #2048	; 0x800
   2bebc:	and	r0, r0, r6
   2bec0:	eor	r5, r5, r1
   2bec4:	eor	r4, r4, r0
   2bec8:	ldrd	r0, [r7, #64]	; 0x40
   2becc:	ldrd	r6, [r7, #72]	; 0x48
   2bed0:	eor	r0, r0, r6
   2bed4:	eor	r1, r1, r7
   2bed8:	ldrd	r6, [ip, #80]	; 0x50
   2bedc:	add	ip, sp, #256	; 0x100
   2bee0:	eor	r6, r6, r0
   2bee4:	eor	r7, r7, r1
   2bee8:	strd	r6, [sp, #8]
   2beec:	ldrd	r0, [sp, #120]	; 0x78
   2bef0:	ldrd	r6, [sp, #152]	; 0x98
   2bef4:	adds	r6, r6, r0
   2bef8:	adc	r7, r7, r1
   2befc:	adds	r2, r2, r4
   2bf00:	strd	r6, [sp, #16]
   2bf04:	adc	r3, r3, r5
   2bf08:	ldrd	r6, [sp, #184]	; 0xb8
   2bf0c:	ldrd	r4, [sp]
   2bf10:	ldrd	r0, [sp, #32]
   2bf14:	and	r4, r4, r6
   2bf18:	and	r5, r5, r7
   2bf1c:	eor	r4, r4, r0
   2bf20:	ldrd	r6, [sp, #24]
   2bf24:	eor	r5, r5, r1
   2bf28:	ldrd	r0, [sp, #64]	; 0x40
   2bf2c:	adds	r6, r6, r0
   2bf30:	adc	r7, r7, r1
   2bf34:	ldrd	r0, [sp, #8]
   2bf38:	adds	r4, r4, r0
   2bf3c:	adc	r5, r5, r1
   2bf40:	adds	r0, r2, r8
   2bf44:	adc	r1, r3, r9
   2bf48:	strd	r0, [sp, #64]	; 0x40
   2bf4c:	ldrd	r0, [sp, #240]	; 0xf0
   2bf50:	adds	r8, r4, r2
   2bf54:	adc	r9, r5, r3
   2bf58:	ldrd	r2, [sp, #248]	; 0xf8
   2bf5c:	adds	r0, r0, r6
   2bf60:	strd	r8, [sp, #8]
   2bf64:	ldrd	r8, [sp, #16]
   2bf68:	adc	r1, r1, r7
   2bf6c:	ldrd	r4, [sp, #128]	; 0x80
   2bf70:	strd	r0, [sp, #24]
   2bf74:	adds	r8, r8, r2
   2bf78:	ldrd	r0, [sp, #160]	; 0xa0
   2bf7c:	adc	r9, r9, r3
   2bf80:	ldrd	r6, [ip]
   2bf84:	adds	r0, r0, r4
   2bf88:	ldr	r2, [sp, #24]
   2bf8c:	adc	r1, r1, r5
   2bf90:	adds	r6, r6, r8
   2bf94:	adc	r7, r7, r9
   2bf98:	ldrd	r4, [sp, #168]	; 0xa8
   2bf9c:	strd	r6, [sp, #16]
   2bfa0:	lsr	r2, r2, #6
   2bfa4:	ldrd	r6, [sp, #136]	; 0x88
   2bfa8:	ldr	r3, [sp, #28]
   2bfac:	adds	r4, r4, r6
   2bfb0:	ldr	r8, [sp, #28]
   2bfb4:	adc	r5, r5, r7
   2bfb8:	ldr	r7, [sp, #16]
   2bfbc:	orr	r3, r2, r3, lsl #26
   2bfc0:	ldr	r9, [sp, #20]
   2bfc4:	str	r3, [sp, #352]	; 0x160
   2bfc8:	add	r3, sp, #512	; 0x200
   2bfcc:	ldr	r6, [sp, #24]
   2bfd0:	lsr	r7, r7, #6
   2bfd4:	ldrd	r2, [r3, #-248]	; 0xffffff08
   2bfd8:	orr	r9, r7, r9, lsl #26
   2bfdc:	lsr	r8, r8, #6
   2bfe0:	ldr	r7, [sp, #20]
   2bfe4:	str	r8, [sp, #356]	; 0x164
   2bfe8:	adds	r0, r0, r2
   2bfec:	ldr	r8, [sp, #28]
   2bff0:	adc	r1, r1, r3
   2bff4:	lsl	r3, r6, #3
   2bff8:	str	r9, [sp, #368]	; 0x170
   2bffc:	lsr	r7, r7, #6
   2c000:	str	r7, [sp, #372]	; 0x174
   2c004:	orr	r3, r3, r8, lsr #29
   2c008:	str	r3, [sp, #2216]	; 0x8a8
   2c00c:	ldr	r2, [sp, #16]
   2c010:	lsr	r3, r6, #19
   2c014:	ldr	r6, [sp, #20]
   2c018:	orr	r3, r3, r8, lsl #13
   2c01c:	str	r3, [sp, #2224]	; 0x8b0
   2c020:	mov	ip, r8
   2c024:	lsl	r3, r2, #3
   2c028:	mov	r9, ip
   2c02c:	orr	r3, r3, r6, lsr #29
   2c030:	str	r3, [sp, #2248]	; 0x8c8
   2c034:	lsr	r3, r2, #19
   2c038:	mov	r8, r6
   2c03c:	orr	r3, r3, r6, lsl #13
   2c040:	str	r3, [sp, #2256]	; 0x8d0
   2c044:	lsl	r3, ip, #3
   2c048:	ldr	ip, [sp, #24]
   2c04c:	mov	r7, r8
   2c050:	orr	r3, r3, ip, lsr #29
   2c054:	str	r3, [sp, #2220]	; 0x8ac
   2c058:	lsr	r3, r9, #19
   2c05c:	add	r9, sp, #512	; 0x200
   2c060:	orr	r3, r3, ip, lsl #13
   2c064:	str	r3, [sp, #2228]	; 0x8b4
   2c068:	lsl	r3, r8, #3
   2c06c:	ldr	r8, [sp, #16]
   2c070:	orr	r3, r3, r8, lsr #29
   2c074:	str	r3, [sp, #2252]	; 0x8cc
   2c078:	lsr	r3, r7, #19
   2c07c:	orr	r3, r3, r8, lsl #13
   2c080:	str	r3, [sp, #2260]	; 0x8d4
   2c084:	add	r3, sp, #2048	; 0x800
   2c088:	ldrd	r8, [r9, #-160]	; 0xffffff60
   2c08c:	ldrd	r6, [r3, #168]	; 0xa8
   2c090:	ldrd	r2, [r3, #176]	; 0xb0
   2c094:	eor	r7, r7, r3
   2c098:	add	r3, sp, #512	; 0x200
   2c09c:	eor	r6, r6, r2
   2c0a0:	eor	r7, r7, r9
   2c0a4:	ldrd	r2, [r3, #-224]	; 0xffffff20
   2c0a8:	eor	r6, r6, r8
   2c0ac:	adds	r4, r4, r2
   2c0b0:	adc	r5, r5, r3
   2c0b4:	adds	r8, r0, r6
   2c0b8:	adc	r9, r1, r7
   2c0bc:	add	r1, sp, #2048	; 0x800
   2c0c0:	add	r7, sp, #512	; 0x200
   2c0c4:	strd	r8, [sp, #32]
   2c0c8:	ldrd	r2, [r1, #200]	; 0xc8
   2c0cc:	ldrd	r0, [r1, #208]	; 0xd0
   2c0d0:	ldrd	r6, [r7, #-144]	; 0xffffff70
   2c0d4:	ldrd	r8, [sp, #104]	; 0x68
   2c0d8:	eor	r2, r2, r0
   2c0dc:	eor	r3, r3, r1
   2c0e0:	ldrd	r0, [sp, #176]	; 0xb0
   2c0e4:	eor	r2, r2, r6
   2c0e8:	eor	r3, r3, r7
   2c0ec:	adds	r0, r0, r8
   2c0f0:	ldr	r8, [sp, #36]	; 0x24
   2c0f4:	adc	r1, r1, r9
   2c0f8:	adds	r6, r4, r2
   2c0fc:	adc	r7, r5, r3
   2c100:	strd	r6, [sp, #56]	; 0x38
   2c104:	ldr	r7, [sp, #32]
   2c108:	add	r9, sp, #7168	; 0x1c00
   2c10c:	ldrd	r4, [sp, #192]	; 0xc0
   2c110:	ldrd	r2, [sp, #88]	; 0x58
   2c114:	lsr	r7, r7, #6
   2c118:	ldr	ip, [sp, #32]
   2c11c:	adds	r2, r2, r4
   2c120:	orr	r8, r7, r8, lsl #26
   2c124:	adc	r3, r3, r5
   2c128:	ldr	r7, [sp, #60]	; 0x3c
   2c12c:	lsr	r5, r6, #6
   2c130:	ldr	r6, [sp, #36]	; 0x24
   2c134:	str	r8, [sp, #384]	; 0x180
   2c138:	orr	r7, r5, r7, lsl #26
   2c13c:	str	r7, [sp, #400]	; 0x190
   2c140:	lsr	r6, r6, #6
   2c144:	str	r6, [sp, #388]	; 0x184
   2c148:	ldrd	r6, [r9, #88]	; 0x58
   2c14c:	adds	r6, r6, r0
   2c150:	ldr	r0, [sp, #60]	; 0x3c
   2c154:	adc	r7, r7, r1
   2c158:	lsl	r1, ip, #3
   2c15c:	lsr	r0, r0, #6
   2c160:	str	r0, [sp, #404]	; 0x194
   2c164:	ldr	r4, [sp, #36]	; 0x24
   2c168:	ldr	r9, [sp, #56]	; 0x38
   2c16c:	orr	r1, r1, r4, lsr #29
   2c170:	str	r1, [sp, #2280]	; 0x8e8
   2c174:	lsr	r1, ip, #19
   2c178:	ldr	ip, [sp, #60]	; 0x3c
   2c17c:	orr	r1, r1, r4, lsl #13
   2c180:	str	r1, [sp, #2288]	; 0x8f0
   2c184:	lsl	r1, r9, #3
   2c188:	mov	r8, r4
   2c18c:	orr	r1, r1, ip, lsr #29
   2c190:	str	r1, [sp, #2312]	; 0x908
   2c194:	lsr	r1, r9, #19
   2c198:	mov	r5, r8
   2c19c:	orr	r1, r1, ip, lsl #13
   2c1a0:	str	r1, [sp, #2320]	; 0x910
   2c1a4:	lsl	r1, r8, #3
   2c1a8:	ldr	r8, [sp, #32]
   2c1ac:	mov	r4, ip
   2c1b0:	add	r9, sp, #512	; 0x200
   2c1b4:	mov	r0, r4
   2c1b8:	orr	r1, r1, r8, lsr #29
   2c1bc:	str	r1, [sp, #2284]	; 0x8ec
   2c1c0:	lsr	r1, r5, #19
   2c1c4:	orr	r1, r1, r8, lsl #13
   2c1c8:	str	r1, [sp, #2292]	; 0x8f4
   2c1cc:	lsl	r1, r4, #3
   2c1d0:	ldr	r4, [sp, #56]	; 0x38
   2c1d4:	ldrd	r8, [r9, #-128]	; 0xffffff80
   2c1d8:	orr	r1, r1, r4, lsr #29
   2c1dc:	str	r1, [sp, #2316]	; 0x90c
   2c1e0:	lsr	r1, r0, #19
   2c1e4:	orr	r1, r1, r4, lsl #13
   2c1e8:	str	r1, [sp, #2324]	; 0x914
   2c1ec:	add	r1, sp, #2048	; 0x800
   2c1f0:	ldrd	r4, [r1, #232]	; 0xe8
   2c1f4:	ldrd	r0, [r1, #240]	; 0xf0
   2c1f8:	eor	r5, r5, r1
   2c1fc:	add	r1, sp, #7168	; 0x1c00
   2c200:	eor	r4, r4, r0
   2c204:	eor	r5, r5, r9
   2c208:	ldrd	r0, [r1, #96]	; 0x60
   2c20c:	eor	r4, r4, r8
   2c210:	adds	r2, r2, r0
   2c214:	adc	r3, r3, r1
   2c218:	adds	r8, r6, r4
   2c21c:	adc	r9, r7, r5
   2c220:	add	r5, sp, #2560	; 0xa00
   2c224:	add	r7, sp, #512	; 0x200
   2c228:	strd	r8, [sp, #80]	; 0x50
   2c22c:	ldrd	r0, [r5, #-248]	; 0xffffff08
   2c230:	ldrd	r4, [r5, #-240]	; 0xffffff10
   2c234:	ldrd	r6, [r7, #-112]	; 0xffffff90
   2c238:	ldrd	r8, [sp, #112]	; 0x70
   2c23c:	eor	r0, r0, r4
   2c240:	eor	r1, r1, r5
   2c244:	ldrd	r4, [sp, #200]	; 0xc8
   2c248:	eor	r0, r0, r6
   2c24c:	eor	r1, r1, r7
   2c250:	adds	r8, r8, r4
   2c254:	adc	r9, r9, r5
   2c258:	adds	r6, r2, r0
   2c25c:	adc	r7, r3, r1
   2c260:	strd	r6, [sp, #96]	; 0x60
   2c264:	ldr	r7, [sp, #80]	; 0x50
   2c268:	ldr	r0, [sp, #84]	; 0x54
   2c26c:	ldr	r4, [sp, #96]	; 0x60
   2c270:	lsl	r2, r7, #3
   2c274:	lsr	r3, r7, #19
   2c278:	orr	r2, r2, r0, lsr #29
   2c27c:	str	r2, [sp, #2344]	; 0x928
   2c280:	lsl	r2, r6, #3
   2c284:	ldr	r6, [sp, #100]	; 0x64
   2c288:	orr	r3, r3, r0, lsl #13
   2c28c:	str	r3, [sp, #2352]	; 0x930
   2c290:	lsr	r3, r4, #19
   2c294:	lsr	ip, r7, #6
   2c298:	mov	r1, r0
   2c29c:	lsr	r5, r4, #6
   2c2a0:	orr	r2, r2, r6, lsr #29
   2c2a4:	orr	r3, r3, r6, lsl #13
   2c2a8:	str	ip, [sp, #416]	; 0x1a0
   2c2ac:	str	r5, [sp, #432]	; 0x1b0
   2c2b0:	add	r5, sp, #2560	; 0xa00
   2c2b4:	str	r2, [sp, #2376]	; 0x948
   2c2b8:	lsl	r2, r0, #3
   2c2bc:	str	r3, [sp, #2384]	; 0x950
   2c2c0:	lsr	r3, r0, #19
   2c2c4:	ldr	r0, [sp, #416]	; 0x1a0
   2c2c8:	ldr	ip, [sp, #96]	; 0x60
   2c2cc:	orr	r0, r0, r1, lsl #26
   2c2d0:	ldr	r1, [sp, #80]	; 0x50
   2c2d4:	ldr	r7, [sp, #432]	; 0x1b0
   2c2d8:	str	r0, [sp, #416]	; 0x1a0
   2c2dc:	orr	r2, r2, r1, lsr #29
   2c2e0:	orr	r3, r3, r1, lsl #13
   2c2e4:	str	r2, [sp, #2348]	; 0x92c
   2c2e8:	lsl	r2, r6, #3
   2c2ec:	str	r3, [sp, #2356]	; 0x934
   2c2f0:	lsr	r3, r6, #19
   2c2f4:	orr	r2, r2, ip, lsr #29
   2c2f8:	orr	r3, r3, ip, lsl #13
   2c2fc:	str	r2, [sp, #2380]	; 0x94c
   2c300:	orr	r7, r7, r6, lsl #26
   2c304:	str	r3, [sp, #2388]	; 0x954
   2c308:	lsr	r2, r6, #6
   2c30c:	str	r7, [sp, #432]	; 0x1b0
   2c310:	add	r3, sp, #7168	; 0x1c00
   2c314:	ldrd	r6, [r5, #-216]	; 0xffffff28
   2c318:	ldrd	r4, [r5, #-208]	; 0xffffff30
   2c31c:	str	r2, [sp, #436]	; 0x1b4
   2c320:	eor	r6, r6, r4
   2c324:	eor	r7, r7, r5
   2c328:	ldrd	r4, [r3, #112]	; 0x70
   2c32c:	ldrd	r2, [sp, #208]	; 0xd0
   2c330:	ldr	r1, [sp, #84]	; 0x54
   2c334:	adds	r4, r4, r2
   2c338:	adc	r5, r5, r3
   2c33c:	add	r3, sp, #2560	; 0xa00
   2c340:	lsr	r1, r1, #6
   2c344:	str	r1, [sp, #420]	; 0x1a4
   2c348:	ldrd	r0, [r3, #-184]	; 0xffffff48
   2c34c:	ldrd	r2, [r3, #-176]	; 0xffffff50
   2c350:	eor	r1, r1, r3
   2c354:	add	r3, sp, #7168	; 0x1c00
   2c358:	eor	r0, r0, r2
   2c35c:	ldrd	r2, [r3, #104]	; 0x68
   2c360:	adds	r8, r8, r2
   2c364:	adc	r9, r9, r3
   2c368:	add	r3, sp, #512	; 0x200
   2c36c:	ldrd	r2, [r3, #-96]	; 0xffffffa0
   2c370:	eor	r6, r6, r2
   2c374:	eor	r7, r7, r3
   2c378:	ldrd	r2, [sp, #24]
   2c37c:	adds	r4, r4, r2
   2c380:	adc	r5, r5, r3
   2c384:	add	r3, sp, #512	; 0x200
   2c388:	ldrd	r2, [r3, #-80]	; 0xffffffb0
   2c38c:	eor	r0, r0, r2
   2c390:	adds	r2, r8, r6
   2c394:	eor	r1, r1, r3
   2c398:	adc	r3, r9, r7
   2c39c:	strd	r2, [sp, #120]	; 0x78
   2c3a0:	adds	r6, r4, r0
   2c3a4:	ldr	r8, [sp, #120]	; 0x78
   2c3a8:	adc	r7, r5, r1
   2c3ac:	strd	r6, [sp, #128]	; 0x80
   2c3b0:	lsl	r0, r6, #3
   2c3b4:	ldr	r9, [sp, #128]	; 0x80
   2c3b8:	ldr	r6, [sp, #124]	; 0x7c
   2c3bc:	lsr	r5, r8, #6
   2c3c0:	str	r5, [sp, #448]	; 0x1c0
   2c3c4:	lsl	r4, r8, #3
   2c3c8:	ldr	r5, [sp, #132]	; 0x84
   2c3cc:	lsr	ip, r8, #19
   2c3d0:	ldr	r7, [sp, #64]	; 0x40
   2c3d4:	orr	r4, r4, r6, lsr #29
   2c3d8:	orr	ip, ip, r6, lsl #13
   2c3dc:	lsr	r1, r9, #19
   2c3e0:	orr	r0, r0, r5, lsr #29
   2c3e4:	str	r4, [sp, #2408]	; 0x968
   2c3e8:	str	ip, [sp, #2416]	; 0x970
   2c3ec:	lsr	r9, r9, #6
   2c3f0:	str	r9, [sp, #464]	; 0x1d0
   2c3f4:	orr	r1, r1, r5, lsl #13
   2c3f8:	str	r0, [sp, #2440]	; 0x988
   2c3fc:	lsr	r2, r7, #18
   2c400:	ldr	r9, [sp, #448]	; 0x1c0
   2c404:	lsr	r3, r7, #14
   2c408:	str	r1, [sp, #2448]	; 0x990
   2c40c:	mov	r8, r6
   2c410:	lsl	r0, r5, #3
   2c414:	mov	r7, r5
   2c418:	lsr	r1, r5, #19
   2c41c:	ldr	r5, [sp, #120]	; 0x78
   2c420:	orr	r8, r9, r8, lsl #26
   2c424:	ldr	r9, [sp, #128]	; 0x80
   2c428:	lsl	r4, r6, #3
   2c42c:	lsr	ip, r6, #19
   2c430:	str	r8, [sp, #448]	; 0x1c0
   2c434:	orr	r4, r4, r5, lsr #29
   2c438:	ldr	r8, [sp, #464]	; 0x1d0
   2c43c:	orr	ip, ip, r5, lsl #13
   2c440:	add	r5, sp, #2560	; 0xa00
   2c444:	orr	r1, r1, r9, lsl #13
   2c448:	str	r1, [sp, #2452]	; 0x994
   2c44c:	orr	r7, r8, r7, lsl #26
   2c450:	ldr	r1, [sp, #132]	; 0x84
   2c454:	orr	r0, r0, r9, lsr #29
   2c458:	str	r4, [sp, #2412]	; 0x96c
   2c45c:	add	r9, sp, #2560	; 0xa00
   2c460:	str	ip, [sp, #2420]	; 0x974
   2c464:	add	ip, sp, #512	; 0x200
   2c468:	str	r7, [sp, #464]	; 0x1d0
   2c46c:	lsr	r1, r1, #6
   2c470:	ldrd	r6, [r5, #-152]	; 0xffffff68
   2c474:	ldrd	r4, [r5, #-144]	; 0xffffff70
   2c478:	str	r0, [sp, #2444]	; 0x98c
   2c47c:	ldr	r0, [sp, #124]	; 0x7c
   2c480:	eor	r6, r6, r4
   2c484:	str	r1, [sp, #468]	; 0x1d4
   2c488:	eor	r7, r7, r5
   2c48c:	add	r1, sp, #512	; 0x200
   2c490:	ldrd	r4, [r9, #-120]	; 0xffffff88
   2c494:	ldrd	r8, [r9, #-112]	; 0xffffff90
   2c498:	lsr	r0, r0, #6
   2c49c:	str	r0, [sp, #452]	; 0x1c4
   2c4a0:	eor	r4, r4, r8
   2c4a4:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   2c4a8:	eor	r5, r5, r9
   2c4ac:	ldrd	r8, [ip, #-48]	; 0xffffffd0
   2c4b0:	eor	r6, r6, r0
   2c4b4:	ldr	r0, [sp, #68]	; 0x44
   2c4b8:	eor	r8, r8, r4
   2c4bc:	ldr	r4, [sp, #64]	; 0x40
   2c4c0:	eor	r7, r7, r1
   2c4c4:	eor	r9, r9, r5
   2c4c8:	orr	r3, r3, r0, lsl #18
   2c4cc:	str	r3, [sp, #2656]	; 0xa60
   2c4d0:	lsl	r3, r4, #23
   2c4d4:	orr	r2, r2, r0, lsl #14
   2c4d8:	orr	r3, r3, r0, lsr #9
   2c4dc:	str	r2, [sp, #2648]	; 0xa58
   2c4e0:	str	r3, [sp, #2664]	; 0xa68
   2c4e4:	lsr	r1, r0, #18
   2c4e8:	lsr	r2, r0, #14
   2c4ec:	lsl	r3, r0, #23
   2c4f0:	ldr	r0, [sp, #8]
   2c4f4:	add	r5, sp, #2560	; 0xa00
   2c4f8:	strd	r8, [ip, #-224]	; 0xffffff20
   2c4fc:	orr	r1, r1, r4, lsl #14
   2c500:	orr	r2, r2, r4, lsl #18
   2c504:	str	r1, [sp, #2652]	; 0xa5c
   2c508:	lsl	ip, r0, #30
   2c50c:	add	r0, sp, #2560	; 0xa00
   2c510:	str	r2, [sp, #2660]	; 0xa64
   2c514:	orr	r3, r3, r4, lsr #9
   2c518:	str	r3, [sp, #2668]	; 0xa6c
   2c51c:	ldrd	r2, [r5, #88]	; 0x58
   2c520:	ldrd	r4, [r5, #96]	; 0x60
   2c524:	ldrd	r8, [r0, #104]	; 0x68
   2c528:	eor	r2, r2, r4
   2c52c:	eor	r3, r3, r5
   2c530:	eor	r8, r8, r2
   2c534:	eor	r9, r9, r3
   2c538:	strd	r8, [sp, #200]	; 0xc8
   2c53c:	ldr	r4, [sp, #8]
   2c540:	ldr	r5, [sp, #12]
   2c544:	ldrd	r2, [sp, #72]	; 0x48
   2c548:	ldrd	r0, [sp, #64]	; 0x40
   2c54c:	mov	r9, r5
   2c550:	orr	ip, ip, r5, lsr #2
   2c554:	bic	r1, r3, r1
   2c558:	lsr	r3, r4, #28
   2c55c:	bic	r0, r2, r0
   2c560:	orr	r3, r3, r5, lsl #4
   2c564:	lsl	r8, r5, #30
   2c568:	str	r3, [sp, #2680]	; 0xa78
   2c56c:	ldrd	r4, [sp, #40]	; 0x28
   2c570:	ldrd	r2, [sp, #64]	; 0x40
   2c574:	str	ip, [sp, #2672]	; 0xa70
   2c578:	lsr	ip, r9, #28
   2c57c:	and	r2, r2, r4
   2c580:	and	r3, r3, r5
   2c584:	eor	r4, r0, r2
   2c588:	eor	r5, r1, r3
   2c58c:	strd	r4, [sp, #208]	; 0xd0
   2c590:	ldr	r5, [sp, #8]
   2c594:	lsl	r3, r5, #25
   2c598:	orr	r8, r8, r5, lsr #2
   2c59c:	orr	r3, r3, r9, lsr #7
   2c5a0:	str	r3, [sp, #2688]	; 0xa80
   2c5a4:	lsl	r3, r9, #25
   2c5a8:	add	r9, sp, #2560	; 0xa00
   2c5ac:	str	r8, [sp, #2676]	; 0xa74
   2c5b0:	orr	ip, ip, r5, lsl #4
   2c5b4:	ldrd	r0, [r9, #112]	; 0x70
   2c5b8:	orr	r3, r3, r5, lsr #7
   2c5bc:	str	ip, [sp, #2684]	; 0xa7c
   2c5c0:	ldrd	r8, [r9, #120]	; 0x78
   2c5c4:	str	r3, [sp, #2692]	; 0xa84
   2c5c8:	ldrd	r2, [sp]
   2c5cc:	eor	r0, r0, r8
   2c5d0:	ldrd	r4, [sp, #8]
   2c5d4:	add	r8, sp, #2560	; 0xa00
   2c5d8:	eor	r2, r2, sl
   2c5dc:	eor	r3, r3, fp
   2c5e0:	and	r2, r2, r4
   2c5e4:	and	r3, r3, r5
   2c5e8:	ldrd	r4, [r8, #128]	; 0x80
   2c5ec:	eor	r1, r1, r9
   2c5f0:	ldr	r9, [sp, #16]
   2c5f4:	eor	r4, r4, r0
   2c5f8:	eor	r5, r5, r1
   2c5fc:	ldrd	r0, [sp]
   2c600:	strd	r4, [sp, #240]	; 0xf0
   2c604:	lsr	r9, r9, #7
   2c608:	and	r0, r0, sl
   2c60c:	and	r1, r1, fp
   2c610:	eor	r4, r2, r0
   2c614:	eor	r5, r3, r1
   2c618:	ldr	ip, [sp, #28]
   2c61c:	add	r2, sp, #256	; 0x100
   2c620:	strd	r4, [sp, #248]	; 0xf8
   2c624:	ldr	r5, [sp, #24]
   2c628:	ldr	r8, [sp, #28]
   2c62c:	lsr	ip, ip, #7
   2c630:	str	r9, [sp, #568]	; 0x238
   2c634:	ldr	r9, [sp, #24]
   2c638:	lsr	r5, r5, #7
   2c63c:	str	ip, [sp, #556]	; 0x22c
   2c640:	orr	r8, r5, r8, lsl #25
   2c644:	ldr	ip, [sp, #28]
   2c648:	ldrd	r0, [sp, #8]
   2c64c:	lsr	r3, r9, #8
   2c650:	ldrd	r4, [sp, #8]
   2c654:	str	r8, [sp, #552]	; 0x228
   2c658:	add	r8, sp, #512	; 0x200
   2c65c:	eor	r0, r0, sl
   2c660:	eor	r1, r1, fp
   2c664:	and	r4, r4, sl
   2c668:	strd	r0, [r2]
   2c66c:	and	r5, r5, fp
   2c670:	orr	r3, r3, ip, lsl #24
   2c674:	strd	r4, [r8, #-248]	; 0xffffff08
   2c678:	add	r1, sp, #2560	; 0xa00
   2c67c:	str	r3, [sp, #2616]	; 0xa38
   2c680:	lsr	r3, r9, #1
   2c684:	orr	r3, r3, ip, lsl #31
   2c688:	str	r3, [sp, #2624]	; 0xa40
   2c68c:	lsr	r3, ip, #8
   2c690:	add	r4, sp, #512	; 0x200
   2c694:	orr	r3, r3, r9, lsl #24
   2c698:	str	r3, [sp, #2620]	; 0xa3c
   2c69c:	lsr	r3, ip, #1
   2c6a0:	ldr	r5, [sp, #20]
   2c6a4:	orr	r3, r3, r9, lsl #31
   2c6a8:	ldrd	r8, [r1, #24]
   2c6ac:	ldrd	r0, [r1, #32]
   2c6b0:	str	r3, [sp, #2628]	; 0xa44
   2c6b4:	ldrd	r2, [r4, #24]
   2c6b8:	eor	r9, r9, r1
   2c6bc:	eor	r8, r8, r0
   2c6c0:	ldr	ip, [sp, #32]
   2c6c4:	eor	r3, r3, r9
   2c6c8:	add	r9, sp, #2560	; 0xa00
   2c6cc:	eor	r2, r2, r8
   2c6d0:	strd	r2, [sp, #104]	; 0x68
   2c6d4:	ldrd	r0, [r9, #56]	; 0x38
   2c6d8:	lsr	ip, ip, #7
   2c6dc:	ldrd	r8, [r9, #64]	; 0x40
   2c6e0:	ldrd	r2, [r4, #40]	; 0x28
   2c6e4:	eor	r0, r0, r8
   2c6e8:	eor	r1, r1, r9
   2c6ec:	ldr	r8, [sp, #568]	; 0x238
   2c6f0:	eor	r2, r2, r0
   2c6f4:	eor	r3, r3, r1
   2c6f8:	ldr	r0, [sp, #36]	; 0x24
   2c6fc:	ldr	r1, [sp, #56]	; 0x38
   2c700:	orr	r5, r8, r5, lsl #25
   2c704:	strd	r2, [sp, #192]	; 0xc0
   2c708:	str	r5, [sp, #568]	; 0x238
   2c70c:	orr	r0, ip, r0, lsl #25
   2c710:	ldr	r5, [sp, #144]	; 0x90
   2c714:	lsr	r1, r1, #7
   2c718:	ldr	r2, [sp, #36]	; 0x24
   2c71c:	ldr	r3, [sp, #60]	; 0x3c
   2c720:	ldr	r8, [sp, #148]	; 0x94
   2c724:	str	r0, [sp, #584]	; 0x248
   2c728:	lsr	r2, r2, #7
   2c72c:	ldr	r0, [sp, #144]	; 0x90
   2c730:	orr	r3, r1, r3, lsl #25
   2c734:	str	r2, [sp, #588]	; 0x24c
   2c738:	lsr	r2, r5, #8
   2c73c:	str	r3, [sp, #600]	; 0x258
   2c740:	lsr	r3, r5, #1
   2c744:	add	r5, sp, #2560	; 0xa00
   2c748:	orr	r2, r2, r8, lsl #24
   2c74c:	orr	r3, r3, r8, lsl #31
   2c750:	str	r2, [sp, #2392]	; 0x958
   2c754:	str	r3, [sp, #2400]	; 0x960
   2c758:	lsr	r2, r8, #8
   2c75c:	lsr	r3, r8, #1
   2c760:	orr	r2, r2, r0, lsl #24
   2c764:	orr	r3, r3, r0, lsl #31
   2c768:	ldr	r9, [sp, #20]
   2c76c:	str	r3, [sp, #2404]	; 0x964
   2c770:	str	r2, [sp, #2396]	; 0x95c
   2c774:	ldrd	r2, [r5, #-168]	; 0xffffff58
   2c778:	lsr	r9, r9, #7
   2c77c:	ldrd	r4, [r5, #-160]	; 0xffffff60
   2c780:	str	r9, [sp, #572]	; 0x23c
   2c784:	add	r9, sp, #512	; 0x200
   2c788:	eor	r3, r3, r5
   2c78c:	ldr	r5, [sp, #60]	; 0x3c
   2c790:	eor	r2, r2, r4
   2c794:	lsr	r5, r5, #7
   2c798:	str	r5, [sp, #604]	; 0x25c
   2c79c:	ldrd	r8, [r9, #-72]	; 0xffffffb8
   2c7a0:	ldrd	r4, [sp, #216]	; 0xd8
   2c7a4:	eor	r2, r2, r8
   2c7a8:	eor	r3, r3, r9
   2c7ac:	ldrd	r8, [sp, #16]
   2c7b0:	adds	r2, r2, r4
   2c7b4:	ldr	ip, [sp, #80]	; 0x50
   2c7b8:	adc	r3, r3, r5
   2c7bc:	adds	r2, r2, r8
   2c7c0:	ldr	r5, [sp, #84]	; 0x54
   2c7c4:	adc	r3, r3, r9
   2c7c8:	adds	r0, r2, r6
   2c7cc:	adc	r1, r3, r7
   2c7d0:	lsr	ip, ip, #7
   2c7d4:	strd	r0, [sp, #136]	; 0x88
   2c7d8:	orr	r5, ip, r5, lsl #25
   2c7dc:	ldr	r1, [sp, #152]	; 0x98
   2c7e0:	add	r7, sp, #512	; 0x200
   2c7e4:	str	r5, [sp, #616]	; 0x268
   2c7e8:	ldr	r5, [sp, #156]	; 0x9c
   2c7ec:	lsr	r3, r1, #8
   2c7f0:	ldr	ip, [sp, #152]	; 0x98
   2c7f4:	ldr	r2, [sp, #156]	; 0x9c
   2c7f8:	orr	r3, r3, r5, lsl #24
   2c7fc:	str	r3, [sp, #2424]	; 0x978
   2c800:	lsr	r3, r1, #1
   2c804:	lsr	ip, ip, #7
   2c808:	orr	r3, r3, r5, lsl #31
   2c80c:	str	r3, [sp, #2432]	; 0x980
   2c810:	lsr	r3, r5, #8
   2c814:	orr	r2, ip, r2, lsl #25
   2c818:	orr	r3, r3, r1, lsl #24
   2c81c:	str	r3, [sp, #2428]	; 0x97c
   2c820:	lsr	r3, r5, #1
   2c824:	str	r2, [sp, #456]	; 0x1c8
   2c828:	orr	r3, r3, r1, lsl #31
   2c82c:	lsr	r1, r5, #7
   2c830:	add	r5, sp, #2560	; 0xa00
   2c834:	str	r3, [sp, #2436]	; 0x984
   2c838:	str	r1, [sp, #460]	; 0x1cc
   2c83c:	ldrd	r2, [r5, #-136]	; 0xffffff78
   2c840:	ldrd	r4, [r5, #-128]	; 0xffffff80
   2c844:	ldrd	r6, [r7, #-56]	; 0xffffffc8
   2c848:	eor	r3, r3, r5
   2c84c:	ldr	r5, [sp, #160]	; 0xa0
   2c850:	eor	r2, r2, r4
   2c854:	ldr	r8, [sp, #136]	; 0x88
   2c858:	eor	r2, r2, r6
   2c85c:	ldr	r9, [sp, #84]	; 0x54
   2c860:	lsr	r5, r5, #7
   2c864:	str	r5, [sp, #472]	; 0x1d8
   2c868:	ldrd	r4, [sp, #144]	; 0x90
   2c86c:	eor	r3, r3, r7
   2c870:	ldr	r6, [sp, #472]	; 0x1d8
   2c874:	lsr	r9, r9, #7
   2c878:	adds	r2, r2, r4
   2c87c:	str	r9, [sp, #620]	; 0x26c
   2c880:	adc	r3, r3, r5
   2c884:	ldr	r5, [sp, #164]	; 0xa4
   2c888:	lsl	r1, r8, #3
   2c88c:	ldrd	r8, [sp, #32]
   2c890:	orr	r5, r6, r5, lsl #25
   2c894:	add	r6, sp, #512	; 0x200
   2c898:	adds	r2, r2, r8
   2c89c:	str	r5, [sp, #472]	; 0x1d8
   2c8a0:	adc	r3, r3, r9
   2c8a4:	ldrd	r4, [r6, #-224]	; 0xffffff20
   2c8a8:	ldr	r9, [sp, #136]	; 0x88
   2c8ac:	adds	r4, r4, r2
   2c8b0:	adc	r5, r5, r3
   2c8b4:	lsr	r9, r9, #6
   2c8b8:	str	r9, [sp, #480]	; 0x1e0
   2c8bc:	strd	r4, [sp, #144]	; 0x90
   2c8c0:	add	r5, sp, #2560	; 0xa00
   2c8c4:	ldr	r7, [sp, #160]	; 0xa0
   2c8c8:	ldr	r8, [sp, #164]	; 0xa4
   2c8cc:	ldr	r6, [sp, #136]	; 0x88
   2c8d0:	lsr	r3, r7, #8
   2c8d4:	ldr	r9, [sp, #144]	; 0x90
   2c8d8:	orr	r3, r3, r8, lsl #24
   2c8dc:	str	r3, [sp, #2456]	; 0x998
   2c8e0:	lsr	r3, r7, #1
   2c8e4:	ldr	r0, [sp, #148]	; 0x94
   2c8e8:	orr	r3, r3, r8, lsl #31
   2c8ec:	str	r3, [sp, #2464]	; 0x9a0
   2c8f0:	lsr	r3, r8, #8
   2c8f4:	mov	r4, r8
   2c8f8:	orr	r3, r3, r7, lsl #24
   2c8fc:	str	r3, [sp, #2460]	; 0x99c
   2c900:	lsr	r3, r8, #1
   2c904:	lsr	ip, r9, #6
   2c908:	orr	r3, r3, r7, lsl #31
   2c90c:	ldr	r7, [sp, #140]	; 0x8c
   2c910:	str	r3, [sp, #2468]	; 0x9a4
   2c914:	lsr	r3, r6, #19
   2c918:	str	ip, [sp, #496]	; 0x1f0
   2c91c:	lsr	r4, r4, #7
   2c920:	orr	r3, r3, r7, lsl #13
   2c924:	str	r3, [sp, #2480]	; 0x9b0
   2c928:	lsl	r3, r9, #3
   2c92c:	orr	r1, r1, r7, lsr #29
   2c930:	orr	r3, r3, r0, lsr #29
   2c934:	str	r3, [sp, #2504]	; 0x9c8
   2c938:	lsr	r3, r9, #19
   2c93c:	mov	r8, r7
   2c940:	orr	r3, r3, r0, lsl #13
   2c944:	lsl	r2, r7, #3
   2c948:	str	r3, [sp, #2512]	; 0x9d0
   2c94c:	lsr	r3, r7, #19
   2c950:	ldr	r7, [sp, #480]	; 0x1e0
   2c954:	add	r9, sp, #512	; 0x200
   2c958:	str	r1, [sp, #2472]	; 0x9a8
   2c95c:	orr	r7, r7, r8, lsl #26
   2c960:	ldr	r8, [sp, #136]	; 0x88
   2c964:	str	r7, [sp, #480]	; 0x1e0
   2c968:	add	r7, sp, #2560	; 0xa00
   2c96c:	ldr	r1, [sp, #496]	; 0x1f0
   2c970:	str	r4, [sp, #476]	; 0x1dc
   2c974:	orr	r2, r2, r8, lsr #29
   2c978:	ldr	r4, [sp, #144]	; 0x90
   2c97c:	orr	r3, r3, r8, lsl #13
   2c980:	str	r2, [sp, #2476]	; 0x9ac
   2c984:	orr	r1, r1, r0, lsl #26
   2c988:	str	r3, [sp, #2484]	; 0x9b4
   2c98c:	lsl	r2, r0, #3
   2c990:	lsr	r3, r0, #19
   2c994:	str	r1, [sp, #496]	; 0x1f0
   2c998:	ldrd	r0, [r7, #-104]	; 0xffffff98
   2c99c:	orr	r2, r2, r4, lsr #29
   2c9a0:	ldrd	r6, [r7, #-96]	; 0xffffffa0
   2c9a4:	orr	r3, r3, r4, lsl #13
   2c9a8:	ldrd	r8, [r9, #-40]	; 0xffffffd8
   2c9ac:	str	r2, [sp, #2508]	; 0x9cc
   2c9b0:	eor	r0, r0, r6
   2c9b4:	str	r3, [sp, #2516]	; 0x9d4
   2c9b8:	eor	r1, r1, r7
   2c9bc:	ldrd	r2, [sp, #152]	; 0x98
   2c9c0:	eor	r0, r0, r8
   2c9c4:	ldr	r7, [sp, #140]	; 0x8c
   2c9c8:	eor	r1, r1, r9
   2c9cc:	adds	r0, r0, r2
   2c9d0:	add	r9, sp, #512	; 0x200
   2c9d4:	adc	r1, r1, r3
   2c9d8:	ldrd	r2, [r5, #-88]	; 0xffffffa8
   2c9dc:	lsr	r7, r7, #6
   2c9e0:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   2c9e4:	str	r7, [sp, #484]	; 0x1e4
   2c9e8:	ldrd	r6, [sp, #56]	; 0x38
   2c9ec:	eor	r2, r2, r4
   2c9f0:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   2c9f4:	eor	r3, r3, r5
   2c9f8:	adds	r0, r0, r6
   2c9fc:	ldr	ip, [sp, #148]	; 0x94
   2ca00:	adc	r1, r1, r7
   2ca04:	eor	r2, r2, r8
   2ca08:	add	r7, sp, #2560	; 0xa00
   2ca0c:	adds	r4, r0, r2
   2ca10:	eor	r3, r3, r9
   2ca14:	add	r9, sp, #512	; 0x200
   2ca18:	adc	r5, r1, r3
   2ca1c:	lsr	ip, ip, #6
   2ca20:	str	ip, [sp, #500]	; 0x1f4
   2ca24:	lsr	r0, r4, #6
   2ca28:	strd	r4, [sp, #152]	; 0x98
   2ca2c:	orr	r4, r0, r5, lsl #26
   2ca30:	ldrd	r2, [r7, #-56]	; 0xffffffc8
   2ca34:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   2ca38:	ldrd	r8, [r9, #-16]
   2ca3c:	eor	r2, r2, r6
   2ca40:	eor	r3, r3, r7
   2ca44:	eor	r2, r2, r8
   2ca48:	ldr	r1, [sp, #96]	; 0x60
   2ca4c:	ldr	r8, [sp, #152]	; 0x98
   2ca50:	eor	r3, r3, r9
   2ca54:	ldr	ip, [sp, #120]	; 0x78
   2ca58:	ldr	r9, [sp, #156]	; 0x9c
   2ca5c:	lsr	r1, r1, #7
   2ca60:	ldr	r5, [sp, #124]	; 0x7c
   2ca64:	str	r1, [sp, #632]	; 0x278
   2ca68:	lsl	r1, r8, #3
   2ca6c:	orr	r1, r1, r9, lsr #29
   2ca70:	lsr	ip, ip, #7
   2ca74:	str	r1, [sp, #2536]	; 0x9e8
   2ca78:	lsr	r1, r8, #19
   2ca7c:	orr	r5, ip, r5, lsl #25
   2ca80:	orr	r1, r1, r9, lsl #13
   2ca84:	str	r5, [sp, #648]	; 0x288
   2ca88:	add	r5, sp, #2560	; 0xa00
   2ca8c:	str	r1, [sp, #2544]	; 0x9f0
   2ca90:	lsl	r1, r9, #3
   2ca94:	orr	r1, r1, r8, lsr #29
   2ca98:	str	r1, [sp, #2540]	; 0x9ec
   2ca9c:	lsr	r1, r9, #19
   2caa0:	str	r4, [sp, #512]	; 0x200
   2caa4:	orr	r1, r1, r8, lsl #13
   2caa8:	ldr	r7, [sp, #156]	; 0x9c
   2caac:	str	r1, [sp, #2548]	; 0x9f4
   2cab0:	ldrd	r0, [r5, #-24]	; 0xffffffe8
   2cab4:	ldrd	r4, [r5, #-16]
   2cab8:	lsr	r7, r7, #6
   2cabc:	ldr	r8, [sp, #16]
   2cac0:	eor	r1, r1, r5
   2cac4:	ldr	r5, [sp, #20]
   2cac8:	str	r7, [sp, #516]	; 0x204
   2cacc:	add	r7, sp, #512	; 0x200
   2cad0:	lsr	ip, r8, #8
   2cad4:	eor	r0, r0, r4
   2cad8:	ldrd	r6, [r7]
   2cadc:	orr	ip, ip, r5, lsl #24
   2cae0:	str	ip, [sp, #3416]	; 0xd58
   2cae4:	lsr	ip, r8, #1
   2cae8:	mov	r9, r5
   2caec:	orr	ip, ip, r5, lsl #31
   2caf0:	str	ip, [sp, #3424]	; 0xd60
   2caf4:	lsr	ip, r5, #8
   2caf8:	eor	r0, r0, r6
   2cafc:	orr	ip, ip, r8, lsl #24
   2cb00:	ldr	r6, [sp, #168]	; 0xa8
   2cb04:	eor	r1, r1, r7
   2cb08:	ldr	r4, [sp, #32]
   2cb0c:	str	ip, [sp, #3420]	; 0xd5c
   2cb10:	lsr	ip, r9, #1
   2cb14:	ldr	r5, [sp, #124]	; 0x7c
   2cb18:	orr	ip, ip, r8, lsl #31
   2cb1c:	ldr	r7, [sp, #172]	; 0xac
   2cb20:	ldr	r8, [sp, #100]	; 0x64
   2cb24:	ldr	r9, [sp, #632]	; 0x278
   2cb28:	lsr	r5, r5, #7
   2cb2c:	str	ip, [sp, #3428]	; 0xd64
   2cb30:	lsr	ip, r4, #8
   2cb34:	str	r5, [sp, #652]	; 0x28c
   2cb38:	lsr	r4, r6, #1
   2cb3c:	lsr	r5, r6, #8
   2cb40:	orr	r8, r9, r8, lsl #25
   2cb44:	orr	r5, r5, r7, lsl #24
   2cb48:	orr	r4, r4, r7, lsl #31
   2cb4c:	str	r8, [sp, #632]	; 0x278
   2cb50:	mov	r9, r7
   2cb54:	str	r5, [sp, #2488]	; 0x9b8
   2cb58:	lsr	r5, r7, #8
   2cb5c:	str	r4, [sp, #2496]	; 0x9c0
   2cb60:	lsr	r4, r7, #1
   2cb64:	ldr	r7, [sp, #168]	; 0xa8
   2cb68:	lsr	r6, r6, #7
   2cb6c:	orr	r9, r6, r9, lsl #25
   2cb70:	ldr	r8, [sp, #180]	; 0xb4
   2cb74:	str	r9, [sp, #488]	; 0x1e8
   2cb78:	orr	r5, r5, r7, lsl #24
   2cb7c:	str	r5, [sp, #2492]	; 0x9bc
   2cb80:	ldr	r5, [sp, #176]	; 0xb0
   2cb84:	orr	r4, r4, r7, lsl #31
   2cb88:	add	r7, sp, #2560	; 0xa00
   2cb8c:	str	r4, [sp, #2500]	; 0x9c4
   2cb90:	lsr	r5, r5, #7
   2cb94:	str	r5, [sp, #504]	; 0x1f8
   2cb98:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   2cb9c:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   2cba0:	ldr	r9, [sp, #504]	; 0x1f8
   2cba4:	eor	r5, r5, r7
   2cba8:	ldr	r7, [sp, #172]	; 0xac
   2cbac:	eor	r4, r4, r6
   2cbb0:	orr	r8, r9, r8, lsl #25
   2cbb4:	str	r8, [sp, #504]	; 0x1f8
   2cbb8:	lsr	r7, r7, #7
   2cbbc:	str	r7, [sp, #492]	; 0x1ec
   2cbc0:	add	r7, sp, #512	; 0x200
   2cbc4:	ldr	r8, [sp, #180]	; 0xb4
   2cbc8:	ldrd	r6, [r7, #-24]	; 0xffffffe8
   2cbcc:	lsr	r8, r8, #7
   2cbd0:	str	r8, [sp, #508]	; 0x1fc
   2cbd4:	eor	r4, r4, r6
   2cbd8:	eor	r5, r5, r7
   2cbdc:	ldrd	r6, [sp, #160]	; 0xa0
   2cbe0:	ldrd	r8, [sp, #80]	; 0x50
   2cbe4:	adds	r4, r4, r6
   2cbe8:	adc	r5, r5, r7
   2cbec:	ldr	r7, [sp, #36]	; 0x24
   2cbf0:	adds	r4, r4, r8
   2cbf4:	ldr	r8, [sp, #180]	; 0xb4
   2cbf8:	adc	r5, r5, r9
   2cbfc:	adds	r6, r4, r2
   2cc00:	orr	ip, ip, r7, lsl #24
   2cc04:	adc	r7, r5, r3
   2cc08:	strd	r6, [sp, #160]	; 0xa0
   2cc0c:	add	r5, sp, #512	; 0x200
   2cc10:	ldr	r7, [sp, #176]	; 0xb0
   2cc14:	lsr	r6, r6, #6
   2cc18:	ldr	r9, [sp, #100]	; 0x64
   2cc1c:	str	ip, [sp, #3448]	; 0xd78
   2cc20:	lsr	r3, r7, #1
   2cc24:	lsr	r2, r7, #8
   2cc28:	orr	r3, r3, r8, lsl #31
   2cc2c:	str	r3, [sp, #2528]	; 0x9e0
   2cc30:	lsr	r3, r8, #1
   2cc34:	orr	r2, r2, r8, lsl #24
   2cc38:	orr	r3, r3, r7, lsl #31
   2cc3c:	str	r3, [sp, #2532]	; 0x9e4
   2cc40:	add	r3, sp, #2560	; 0xa00
   2cc44:	str	r2, [sp, #2520]	; 0x9d8
   2cc48:	lsr	r2, r8, #8
   2cc4c:	lsr	r9, r9, #7
   2cc50:	orr	r2, r2, r7, lsl #24
   2cc54:	str	r9, [sp, #636]	; 0x27c
   2cc58:	str	r2, [sp, #2524]	; 0x9dc
   2cc5c:	ldrd	r8, [r3, #-40]	; 0xffffffd8
   2cc60:	ldrd	r2, [r3, #-32]	; 0xffffffe0
   2cc64:	eor	r9, r9, r3
   2cc68:	ldr	r3, [sp, #164]	; 0xa4
   2cc6c:	eor	r8, r8, r2
   2cc70:	orr	r3, r6, r3, lsl #26
   2cc74:	str	r3, [sp, #528]	; 0x210
   2cc78:	ldr	r6, [sp, #164]	; 0xa4
   2cc7c:	ldrd	r4, [r5, #-8]
   2cc80:	ldrd	r2, [sp, #168]	; 0xa8
   2cc84:	eor	r8, r8, r4
   2cc88:	lsr	r6, r6, #6
   2cc8c:	str	r6, [sp, #532]	; 0x214
   2cc90:	adds	r8, r8, r2
   2cc94:	ldrd	r6, [sp, #96]	; 0x60
   2cc98:	eor	r9, r9, r5
   2cc9c:	adc	r9, r9, r3
   2cca0:	ldrd	r2, [sp, #240]	; 0xf0
   2cca4:	adds	r8, r8, r6
   2cca8:	movw	r4, #19154	; 0x4ad2
   2ccac:	adc	r9, r9, r7
   2ccb0:	ldrd	r6, [sp, #248]	; 0xf8
   2ccb4:	movt	r4, #40689	; 0x9ef1
   2ccb8:	movw	r5, #27073	; 0x69c1
   2ccbc:	adds	r2, r2, r6
   2ccc0:	movt	r5, #58523	; 0xe49b
   2ccc4:	adc	r3, r3, r7
   2ccc8:	ldrd	r6, [sp, #24]
   2cccc:	adds	r4, r4, r6
   2ccd0:	adc	r5, r5, r7
   2ccd4:	adds	r6, r8, r0
   2ccd8:	adc	r7, r9, r1
   2ccdc:	ldrd	r8, [sp, #48]	; 0x30
   2cce0:	strd	r6, [sp, #168]	; 0xa8
   2cce4:	ldrd	r0, [sp, #104]	; 0x68
   2cce8:	adds	r4, r4, r8
   2ccec:	ldrd	r6, [sp, #88]	; 0x58
   2ccf0:	adc	r5, r5, r9
   2ccf4:	ldrd	r8, [sp, #200]	; 0xc8
   2ccf8:	adds	r0, r0, r6
   2ccfc:	adc	r1, r1, r7
   2cd00:	strd	r0, [sp, #240]	; 0xf0
   2cd04:	ldrd	r0, [sp, #208]	; 0xd0
   2cd08:	adds	r4, r4, r8
   2cd0c:	adc	r5, r5, r9
   2cd10:	ldrd	r6, [sp, #184]	; 0xb8
   2cd14:	adds	r4, r4, r0
   2cd18:	ldr	r9, [sp, #168]	; 0xa8
   2cd1c:	adc	r5, r5, r1
   2cd20:	ldr	r1, [sp, #172]	; 0xac
   2cd24:	adds	r6, r6, r4
   2cd28:	adc	r7, r7, r5
   2cd2c:	lsr	r9, r9, #6
   2cd30:	adds	r8, r2, r4
   2cd34:	orr	r1, r9, r1, lsl #26
   2cd38:	adc	r9, r3, r5
   2cd3c:	ldrd	r2, [sp, #40]	; 0x28
   2cd40:	strd	r6, [sp, #104]	; 0x68
   2cd44:	str	r1, [sp, #544]	; 0x220
   2cd48:	bic	r1, r3, r7
   2cd4c:	add	r7, sp, #256	; 0x100
   2cd50:	bic	r0, r2, r6
   2cd54:	strd	r8, [sp, #48]	; 0x30
   2cd58:	ldrd	r6, [r7]
   2cd5c:	and	r4, r8, r6
   2cd60:	ldr	r8, [sp, #104]	; 0x68
   2cd64:	and	r5, r9, r7
   2cd68:	ldr	r9, [sp, #108]	; 0x6c
   2cd6c:	ldr	r6, [sp, #48]	; 0x30
   2cd70:	add	r7, sp, #512	; 0x200
   2cd74:	lsr	r3, r8, #18
   2cd78:	lsr	r2, r8, #14
   2cd7c:	orr	r3, r3, r9, lsl #14
   2cd80:	str	r3, [sp, #2696]	; 0xa88
   2cd84:	lsr	r3, r9, #18
   2cd88:	orr	r2, r2, r9, lsl #18
   2cd8c:	orr	r3, r3, r8, lsl #14
   2cd90:	str	r2, [sp, #2704]	; 0xa90
   2cd94:	str	r3, [sp, #2700]	; 0xa8c
   2cd98:	lsr	r2, r9, #14
   2cd9c:	lsl	r3, r8, #23
   2cda0:	orr	r2, r2, r8, lsl #18
   2cda4:	orr	r3, r3, r9, lsr #9
   2cda8:	str	r2, [sp, #2708]	; 0xa94
   2cdac:	lsl	r2, r9, #23
   2cdb0:	ldr	r9, [sp, #52]	; 0x34
   2cdb4:	str	r3, [sp, #2712]	; 0xa98
   2cdb8:	lsl	r3, r6, #30
   2cdbc:	orr	r2, r2, r8, lsr #9
   2cdc0:	mov	r8, r6
   2cdc4:	orr	r3, r3, r9, lsr #2
   2cdc8:	str	r2, [sp, #2716]	; 0xa9c
   2cdcc:	str	r3, [sp, #2720]	; 0xaa0
   2cdd0:	lsl	r3, r9, #30
   2cdd4:	orr	r3, r3, r8, lsr #2
   2cdd8:	lsr	r2, r6, #28
   2cddc:	str	r3, [sp, #2724]	; 0xaa4
   2cde0:	lsl	r3, r8, #25
   2cde4:	ldrd	r6, [r7, #-248]	; 0xffffff08
   2cde8:	orr	r2, r2, r9, lsl #4
   2cdec:	orr	r3, r3, r9, lsr #7
   2cdf0:	str	r2, [sp, #2728]	; 0xaa8
   2cdf4:	str	r3, [sp, #2736]	; 0xab0
   2cdf8:	lsr	r2, r9, #28
   2cdfc:	lsl	r3, r9, #25
   2ce00:	add	r9, sp, #2560	; 0xa00
   2ce04:	orr	r2, r2, r8, lsl #4
   2ce08:	eor	r4, r4, r6
   2ce0c:	eor	r5, r5, r7
   2ce10:	ldrd	r6, [r9, #136]	; 0x88
   2ce14:	ldrd	r8, [r9, #144]	; 0x90
   2ce18:	str	r2, [sp, #2732]	; 0xaac
   2ce1c:	eor	r7, r7, r9
   2ce20:	ldr	r9, [sp, #48]	; 0x30
   2ce24:	eor	r6, r6, r8
   2ce28:	add	r8, sp, #2560	; 0xa00
   2ce2c:	ldr	ip, [sp, #164]	; 0xa4
   2ce30:	orr	r3, r3, r9, lsr #7
   2ce34:	str	r3, [sp, #2740]	; 0xab4
   2ce38:	ldrd	r2, [r8, #152]	; 0x98
   2ce3c:	eor	r2, r2, r6
   2ce40:	eor	r3, r3, r7
   2ce44:	ldrd	r6, [sp, #64]	; 0x40
   2ce48:	strd	r2, [sp, #208]	; 0xd0
   2ce4c:	ldrd	r2, [sp, #104]	; 0x68
   2ce50:	and	r2, r2, r6
   2ce54:	and	r3, r3, r7
   2ce58:	eor	r8, r0, r2
   2ce5c:	eor	r9, r1, r3
   2ce60:	strd	r8, [sp, #216]	; 0xd8
   2ce64:	ldr	r9, [sp, #160]	; 0xa0
   2ce68:	ldrd	r0, [sp, #192]	; 0xc0
   2ce6c:	lsl	r3, r9, #3
   2ce70:	orr	r3, r3, ip, lsr #29
   2ce74:	str	r3, [sp, #2568]	; 0xa08
   2ce78:	lsr	r3, r9, #19
   2ce7c:	orr	r3, r3, ip, lsl #13
   2ce80:	str	r3, [sp, #2576]	; 0xa10
   2ce84:	lsl	r3, ip, #3
   2ce88:	orr	r3, r3, r9, lsr #29
   2ce8c:	str	r3, [sp, #2572]	; 0xa0c
   2ce90:	lsr	r3, ip, #19
   2ce94:	add	ip, sp, #512	; 0x200
   2ce98:	orr	r3, r3, r9, lsl #13
   2ce9c:	ldr	r9, [sp, #172]	; 0xac
   2cea0:	str	r3, [sp, #2580]	; 0xa14
   2cea4:	ldrd	r2, [sp, #112]	; 0x70
   2cea8:	lsr	r9, r9, #6
   2ceac:	str	r9, [sp, #548]	; 0x224
   2ceb0:	adds	r0, r0, r2
   2ceb4:	add	r9, sp, #2560	; 0xa00
   2ceb8:	adc	r1, r1, r3
   2cebc:	add	r3, sp, #2560	; 0xa00
   2cec0:	ldrd	r6, [r9, #160]	; 0xa0
   2cec4:	ldrd	r8, [r9, #168]	; 0xa8
   2cec8:	ldrd	r2, [r3, #176]	; 0xb0
   2cecc:	eor	r6, r6, r8
   2ced0:	eor	r7, r7, r9
   2ced4:	eor	r6, r6, r2
   2ced8:	ldrd	r8, [sp, #240]	; 0xf0
   2cedc:	eor	r7, r7, r3
   2cee0:	ldrd	r2, [sp, #128]	; 0x80
   2cee4:	adds	r8, r8, r2
   2cee8:	adc	r9, r9, r3
   2ceec:	add	r3, sp, #2560	; 0xa00
   2cef0:	adds	r6, r6, r4
   2cef4:	adc	r7, r7, r5
   2cef8:	ldrd	r4, [r3, #8]
   2cefc:	ldrd	r2, [r3, #16]
   2cf00:	eor	r4, r4, r2
   2cf04:	eor	r5, r5, r3
   2cf08:	ldrd	r2, [ip, #16]
   2cf0c:	eor	r2, r2, r4
   2cf10:	eor	r3, r3, r5
   2cf14:	strd	r2, [sp, #200]	; 0xc8
   2cf18:	ldrd	r2, [sp, #136]	; 0x88
   2cf1c:	adds	r2, r2, r0
   2cf20:	adc	r3, r3, r1
   2cf24:	strd	r2, [sp, #184]	; 0xb8
   2cf28:	ldr	r4, [sp, #168]	; 0xa8
   2cf2c:	ldr	ip, [sp, #172]	; 0xac
   2cf30:	ldrd	r0, [sp, #48]	; 0x30
   2cf34:	lsl	r3, r4, #3
   2cf38:	ldr	r5, [sp, #136]	; 0x88
   2cf3c:	orr	r3, r3, ip, lsr #29
   2cf40:	str	r3, [sp, #2600]	; 0xa28
   2cf44:	lsr	r3, r4, #19
   2cf48:	mov	r4, ip
   2cf4c:	orr	r3, r3, ip, lsl #13
   2cf50:	str	r3, [sp, #2608]	; 0xa30
   2cf54:	ldrd	r2, [sp, #8]
   2cf58:	lsr	r5, r5, #7
   2cf5c:	str	r5, [sp, #680]	; 0x2a8
   2cf60:	eor	r1, r1, r3
   2cf64:	lsl	r3, ip, #3
   2cf68:	ldr	ip, [sp, #168]	; 0xa8
   2cf6c:	eor	r0, r0, r2
   2cf70:	ldr	r5, [sp, #128]	; 0x80
   2cf74:	orr	r3, r3, ip, lsr #29
   2cf78:	str	r3, [sp, #2604]	; 0xa2c
   2cf7c:	lsr	r3, r4, #19
   2cf80:	lsr	r5, r5, #7
   2cf84:	orr	r3, r3, ip, lsl #13
   2cf88:	str	r5, [sp, #664]	; 0x298
   2cf8c:	str	r3, [sp, #2612]	; 0xa34
   2cf90:	ldrd	r4, [sp, #8]
   2cf94:	ldrd	r2, [sp, #48]	; 0x30
   2cf98:	ldr	ip, [sp, #680]	; 0x2a8
   2cf9c:	and	r3, r3, r5
   2cfa0:	add	r5, sp, #2560	; 0xa00
   2cfa4:	and	r2, r2, r4
   2cfa8:	strd	r2, [sp, #192]	; 0xc0
   2cfac:	ldrd	r2, [r5, #40]	; 0x28
   2cfb0:	ldrd	r4, [r5, #48]	; 0x30
   2cfb4:	eor	r3, r3, r5
   2cfb8:	ldr	r5, [sp, #140]	; 0x8c
   2cfbc:	eor	r2, r2, r4
   2cfc0:	orr	r5, ip, r5, lsl #25
   2cfc4:	str	r5, [sp, #680]	; 0x2a8
   2cfc8:	add	r5, sp, #512	; 0x200
   2cfcc:	ldr	ip, [sp, #132]	; 0x84
   2cfd0:	ldrd	r4, [r5, #32]
   2cfd4:	eor	r2, r2, r4
   2cfd8:	ldr	r4, [sp, #664]	; 0x298
   2cfdc:	eor	r3, r3, r5
   2cfe0:	orr	ip, r4, ip, lsl #25
   2cfe4:	adds	r4, r8, r2
   2cfe8:	adc	r5, r9, r3
   2cfec:	strd	r4, [sp, #112]	; 0x70
   2cff0:	ldr	r5, [sp, #140]	; 0x8c
   2cff4:	lsr	r9, r4, #6
   2cff8:	movw	r2, #9699	; 0x25e3
   2cffc:	movt	r2, #14415	; 0x384f
   2d000:	movw	r3, #18310	; 0x4786
   2d004:	movt	r3, #61374	; 0xefbe
   2d008:	lsr	r5, r5, #7
   2d00c:	str	r5, [sp, #684]	; 0x2ac
   2d010:	ldrd	r4, [sp, #16]
   2d014:	ldr	r8, [sp, #132]	; 0x84
   2d018:	adds	r2, r2, r4
   2d01c:	str	ip, [sp, #664]	; 0x298
   2d020:	adc	r3, r3, r5
   2d024:	ldr	r5, [sp, #116]	; 0x74
   2d028:	lsr	r8, r8, #7
   2d02c:	ldr	ip, [sp, #152]	; 0x98
   2d030:	str	r8, [sp, #668]	; 0x29c
   2d034:	orr	r5, r9, r5, lsl #26
   2d038:	str	r5, [sp, #576]	; 0x240
   2d03c:	ldrd	r4, [sp, #72]	; 0x48
   2d040:	lsr	ip, ip, #7
   2d044:	ldrd	r8, [sp, #208]	; 0xd0
   2d048:	adds	r2, r2, r4
   2d04c:	adc	r3, r3, r5
   2d050:	ldr	r5, [sp, #116]	; 0x74
   2d054:	adds	r2, r2, r8
   2d058:	adc	r3, r3, r9
   2d05c:	ldr	r9, [sp, #144]	; 0x90
   2d060:	lsr	r5, r5, #6
   2d064:	str	r5, [sp, #580]	; 0x244
   2d068:	ldrd	r4, [sp, #216]	; 0xd8
   2d06c:	lsr	r9, r9, #7
   2d070:	str	r9, [sp, #696]	; 0x2b8
   2d074:	adds	r2, r2, r4
   2d078:	adc	r3, r3, r5
   2d07c:	ldr	r5, [sp, #156]	; 0x9c
   2d080:	orr	r5, ip, r5, lsl #25
   2d084:	str	r5, [sp, #712]	; 0x2c8
   2d088:	ldrd	r4, [sp]
   2d08c:	adds	r4, r4, r2
   2d090:	adc	r5, r5, r3
   2d094:	adds	r8, r6, r2
   2d098:	adc	r9, r7, r3
   2d09c:	strd	r4, [sp, #72]	; 0x48
   2d0a0:	mov	r2, r4
   2d0a4:	mov	r3, r5
   2d0a8:	ldrd	r4, [sp, #64]	; 0x40
   2d0ac:	and	r0, r0, r8
   2d0b0:	ldr	r7, [sp, #76]	; 0x4c
   2d0b4:	and	r1, r1, r9
   2d0b8:	bic	r3, r5, r3
   2d0bc:	ldr	r5, [sp, #72]	; 0x48
   2d0c0:	strd	r8, [sp]
   2d0c4:	bic	r2, r4, r2
   2d0c8:	ldr	r8, [sp]
   2d0cc:	lsr	r6, r5, #14
   2d0d0:	lsr	ip, r5, #18
   2d0d4:	orr	r6, r6, r7, lsl #18
   2d0d8:	str	r6, [sp, #2752]	; 0xac0
   2d0dc:	lsr	r6, r7, #14
   2d0e0:	orr	ip, ip, r7, lsl #14
   2d0e4:	orr	r6, r6, r5, lsl #18
   2d0e8:	str	ip, [sp, #2744]	; 0xab8
   2d0ec:	str	r6, [sp, #2756]	; 0xac4
   2d0f0:	lsr	ip, r7, #18
   2d0f4:	lsl	r6, r7, #23
   2d0f8:	orr	ip, ip, r5, lsl #14
   2d0fc:	orr	r6, r6, r5, lsr #9
   2d100:	str	ip, [sp, #2748]	; 0xabc
   2d104:	lsl	ip, r5, #23
   2d108:	ldr	r5, [sp, #4]
   2d10c:	orr	ip, ip, r7, lsr #9
   2d110:	str	ip, [sp, #2760]	; 0xac8
   2d114:	lsl	ip, r8, #30
   2d118:	mov	r4, r8
   2d11c:	orr	ip, ip, r5, lsr #2
   2d120:	str	ip, [sp, #2768]	; 0xad0
   2d124:	lsl	ip, r5, #30
   2d128:	str	r6, [sp, #2764]	; 0xacc
   2d12c:	orr	ip, ip, r4, lsr #2
   2d130:	lsr	r6, r8, #28
   2d134:	str	ip, [sp, #2772]	; 0xad4
   2d138:	lsl	ip, r4, #25
   2d13c:	ldrd	r8, [sp, #192]	; 0xc0
   2d140:	orr	r6, r6, r5, lsl #4
   2d144:	orr	ip, ip, r5, lsr #7
   2d148:	str	r6, [sp, #2776]	; 0xad8
   2d14c:	str	ip, [sp, #2784]	; 0xae0
   2d150:	lsr	r6, r5, #28
   2d154:	lsl	ip, r5, #25
   2d158:	add	r5, sp, #2560	; 0xa00
   2d15c:	orr	r6, r6, r4, lsl #4
   2d160:	eor	r0, r0, r8
   2d164:	eor	r1, r1, r9
   2d168:	ldrd	r8, [r5, #184]	; 0xb8
   2d16c:	ldrd	r4, [r5, #192]	; 0xc0
   2d170:	add	r7, sp, #2560	; 0xa00
   2d174:	str	r6, [sp, #2780]	; 0xadc
   2d178:	eor	r9, r9, r5
   2d17c:	ldr	r5, [sp]
   2d180:	ldrd	r6, [r7, #200]	; 0xc8
   2d184:	eor	r8, r8, r4
   2d188:	orr	ip, ip, r5, lsr #7
   2d18c:	eor	r8, r8, r6
   2d190:	ldrd	r4, [sp, #72]	; 0x48
   2d194:	eor	r9, r9, r7
   2d198:	ldrd	r6, [sp, #104]	; 0x68
   2d19c:	str	ip, [sp, #2788]	; 0xae4
   2d1a0:	add	ip, sp, #256	; 0x100
   2d1a4:	and	r5, r5, r7
   2d1a8:	and	r4, r4, r6
   2d1ac:	eor	r7, r5, r3
   2d1b0:	add	r5, sp, #2560	; 0xa00
   2d1b4:	eor	r6, r4, r2
   2d1b8:	strd	r6, [ip]
   2d1bc:	add	r7, sp, #2560	; 0xa00
   2d1c0:	ldrd	r2, [r5, #208]	; 0xd0
   2d1c4:	ldrd	r4, [r5, #216]	; 0xd8
   2d1c8:	ldrd	r6, [r7, #224]	; 0xe0
   2d1cc:	ldr	ip, [sp, #148]	; 0x94
   2d1d0:	eor	r2, r2, r4
   2d1d4:	ldr	r4, [sp, #696]	; 0x2b8
   2d1d8:	eor	r3, r3, r5
   2d1dc:	eor	r2, r2, r6
   2d1e0:	eor	r3, r3, r7
   2d1e4:	adds	r6, r2, r0
   2d1e8:	orr	ip, r4, ip, lsl #25
   2d1ec:	ldr	r4, [sp, #112]	; 0x70
   2d1f0:	adc	r7, r3, r1
   2d1f4:	ldr	r5, [sp, #116]	; 0x74
   2d1f8:	ldrd	r0, [sp, #48]	; 0x30
   2d1fc:	ldrd	r2, [sp]
   2d200:	strd	r6, [sp, #192]	; 0xc0
   2d204:	ldrd	r6, [sp]
   2d208:	and	r3, r3, r1
   2d20c:	and	r2, r2, r0
   2d210:	str	ip, [sp, #696]	; 0x2b8
   2d214:	eor	r7, r7, r1
   2d218:	lsl	r1, r4, #3
   2d21c:	orr	r1, r1, r5, lsr #29
   2d220:	str	r1, [sp, #3432]	; 0xd68
   2d224:	lsr	r1, r4, #19
   2d228:	ldr	r4, [sp, #32]
   2d22c:	orr	r1, r1, r5, lsl #13
   2d230:	eor	r6, r6, r0
   2d234:	mov	r0, r5
   2d238:	ldr	r5, [sp, #36]	; 0x24
   2d23c:	str	r1, [sp, #3440]	; 0xd70
   2d240:	lsr	r1, r4, #1
   2d244:	mov	ip, r0
   2d248:	orr	r1, r1, r5, lsl #31
   2d24c:	str	r1, [sp, #3456]	; 0xd80
   2d250:	lsl	r1, r0, #3
   2d254:	ldr	r0, [sp, #112]	; 0x70
   2d258:	add	r5, sp, #3584	; 0xe00
   2d25c:	orr	r1, r1, r0, lsr #29
   2d260:	str	r1, [sp, #3436]	; 0xd6c
   2d264:	lsr	r1, ip, #19
   2d268:	add	ip, sp, #512	; 0x200
   2d26c:	orr	r1, r1, r0, lsl #13
   2d270:	str	r1, [sp, #3444]	; 0xd74
   2d274:	ldrd	r0, [r5, #-168]	; 0xffffff58
   2d278:	ldrd	r4, [r5, #-160]	; 0xffffff60
   2d27c:	eor	r0, r0, r4
   2d280:	eor	r1, r1, r5
   2d284:	ldrd	r4, [ip, #56]	; 0x38
   2d288:	add	ip, sp, #512	; 0x200
   2d28c:	eor	r4, r4, r0
   2d290:	ldr	r0, [sp, #36]	; 0x24
   2d294:	eor	r5, r5, r1
   2d298:	strd	r4, [sp, #208]	; 0xd0
   2d29c:	ldr	r4, [sp, #32]
   2d2a0:	add	r5, sp, #3584	; 0xe00
   2d2a4:	lsr	r1, r0, #8
   2d2a8:	orr	r1, r1, r4, lsl #24
   2d2ac:	str	r1, [sp, #3452]	; 0xd7c
   2d2b0:	lsr	r1, r0, #1
   2d2b4:	orr	r1, r1, r4, lsl #31
   2d2b8:	str	r1, [sp, #3460]	; 0xd84
   2d2bc:	ldrd	r0, [r5, #-152]	; 0xffffff68
   2d2c0:	ldrd	r4, [r5, #-144]	; 0xffffff70
   2d2c4:	eor	r0, r0, r4
   2d2c8:	eor	r1, r1, r5
   2d2cc:	ldrd	r4, [ip, #64]	; 0x40
   2d2d0:	eor	r4, r4, r0
   2d2d4:	eor	r5, r5, r1
   2d2d8:	strd	r4, [sp, #216]	; 0xd8
   2d2dc:	add	r5, sp, #3584	; 0xe00
   2d2e0:	ldrd	r0, [r5, #-136]	; 0xffffff78
   2d2e4:	ldrd	r4, [r5, #-128]	; 0xffffff80
   2d2e8:	eor	r0, r0, r4
   2d2ec:	eor	r1, r1, r5
   2d2f0:	ldrd	r4, [ip, #72]	; 0x48
   2d2f4:	eor	r4, r4, r0
   2d2f8:	eor	r5, r5, r1
   2d2fc:	strd	r4, [sp, #240]	; 0xf0
   2d300:	ldr	r0, [sp, #56]	; 0x38
   2d304:	ldr	r4, [sp, #60]	; 0x3c
   2d308:	lsr	r1, r0, #8
   2d30c:	mov	r5, r0
   2d310:	orr	r1, r1, r4, lsl #24
   2d314:	str	r1, [sp, #3480]	; 0xd98
   2d318:	lsr	r1, r0, #1
   2d31c:	mov	ip, r4
   2d320:	orr	r1, r1, r4, lsl #31
   2d324:	str	r1, [sp, #3488]	; 0xda0
   2d328:	lsr	r1, r4, #8
   2d32c:	ldr	r0, [sp, #80]	; 0x50
   2d330:	mov	r4, r5
   2d334:	orr	r1, r1, r5, lsl #24
   2d338:	str	r1, [sp, #3484]	; 0xd9c
   2d33c:	lsr	r1, ip, #1
   2d340:	orr	r1, r1, r4, lsl #31
   2d344:	ldr	r4, [sp, #84]	; 0x54
   2d348:	str	r1, [sp, #3492]	; 0xda4
   2d34c:	add	r5, sp, #3584	; 0xe00
   2d350:	lsr	r1, r0, #8
   2d354:	add	ip, sp, #512	; 0x200
   2d358:	orr	r1, r1, r4, lsl #24
   2d35c:	str	r1, [sp, #3512]	; 0xdb8
   2d360:	lsr	r1, r0, #1
   2d364:	orr	r1, r1, r4, lsl #31
   2d368:	str	r1, [sp, #3520]	; 0xdc0
   2d36c:	ldrd	r0, [r5, #-104]	; 0xffffff98
   2d370:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   2d374:	eor	r0, r0, r4
   2d378:	eor	r1, r1, r5
   2d37c:	ldrd	r4, [ip, #88]	; 0x58
   2d380:	ldr	ip, [sp, #148]	; 0x94
   2d384:	eor	r4, r4, r0
   2d388:	ldr	r0, [sp, #84]	; 0x54
   2d38c:	eor	r5, r5, r1
   2d390:	strd	r4, [sp, #248]	; 0xf8
   2d394:	ldr	r4, [sp, #80]	; 0x50
   2d398:	lsr	ip, ip, #7
   2d39c:	lsr	r1, r0, #8
   2d3a0:	str	ip, [sp, #700]	; 0x2bc
   2d3a4:	ldr	ip, [sp, #160]	; 0xa0
   2d3a8:	orr	r1, r1, r4, lsl #24
   2d3ac:	str	r1, [sp, #3516]	; 0xdbc
   2d3b0:	lsr	r1, r0, #1
   2d3b4:	ldr	r0, [sp, #156]	; 0x9c
   2d3b8:	orr	r1, r1, r4, lsl #31
   2d3bc:	str	r1, [sp, #3524]	; 0xdc4
   2d3c0:	ldr	r1, [sp, #88]	; 0x58
   2d3c4:	lsr	ip, ip, #7
   2d3c8:	ldr	r4, [sp, #92]	; 0x5c
   2d3cc:	lsr	r0, r0, #7
   2d3d0:	str	r0, [sp, #716]	; 0x2cc
   2d3d4:	movw	r0, #54709	; 0xd5b5
   2d3d8:	lsr	r1, r1, #7
   2d3dc:	str	r1, [sp, #520]	; 0x208
   2d3e0:	ldr	r5, [sp, #520]	; 0x208
   2d3e4:	movt	r0, #35724	; 0x8b8c
   2d3e8:	movw	r1, #40390	; 0x9dc6
   2d3ec:	movt	r1, #4033	; 0xfc1
   2d3f0:	orr	r4, r5, r4, lsl #25
   2d3f4:	str	r4, [sp, #520]	; 0x208
   2d3f8:	ldr	r4, [sp, #92]	; 0x5c
   2d3fc:	lsr	r4, r4, #7
   2d400:	str	r4, [sp, #524]	; 0x20c
   2d404:	ldrd	r4, [sp, #32]
   2d408:	adds	r0, r0, r4
   2d40c:	adc	r1, r1, r5
   2d410:	ldrd	r4, [sp, #40]	; 0x28
   2d414:	adds	r0, r0, r4
   2d418:	ldr	r4, [sp, #172]	; 0xac
   2d41c:	adc	r1, r1, r5
   2d420:	adds	r8, r8, r0
   2d424:	adc	r9, r9, r1
   2d428:	ldr	r5, [sp, #168]	; 0xa8
   2d42c:	add	r1, sp, #256	; 0x100
   2d430:	ldrd	r0, [r1]
   2d434:	lsr	r5, r5, #7
   2d438:	orr	r4, r5, r4, lsl #25
   2d43c:	str	r4, [sp, #744]	; 0x2e8
   2d440:	adds	r8, r8, r0
   2d444:	ldrd	r4, [sp, #192]	; 0xc0
   2d448:	adc	r9, r9, r1
   2d44c:	adds	r0, r8, sl
   2d450:	adc	r1, r9, fp
   2d454:	adds	r8, r8, r4
   2d458:	adc	r9, r9, r5
   2d45c:	ldr	r5, [sp, #164]	; 0xa4
   2d460:	strd	r0, [sp, #40]	; 0x28
   2d464:	lsr	r1, r0, #18
   2d468:	ldr	fp, [sp, #88]	; 0x58
   2d46c:	and	r7, r7, r9
   2d470:	orr	r5, ip, r5, lsl #25
   2d474:	ldr	ip, [sp, #44]	; 0x2c
   2d478:	str	r5, [sp, #728]	; 0x2d8
   2d47c:	eor	r3, r3, r7
   2d480:	ldr	r5, [sp, #92]	; 0x5c
   2d484:	lsr	r0, fp, #8
   2d488:	orr	r1, r1, ip, lsl #14
   2d48c:	str	r1, [sp, #2792]	; 0xae8
   2d490:	ldr	r1, [sp, #92]	; 0x5c
   2d494:	add	r7, sp, #2560	; 0xa00
   2d498:	ldr	ip, [sp, #40]	; 0x28
   2d49c:	and	r6, r6, r8
   2d4a0:	ldr	r4, [sp, #44]	; 0x2c
   2d4a4:	eor	r2, r2, r6
   2d4a8:	orr	r0, r0, r1, lsl #24
   2d4ac:	lsr	r1, fp, #1
   2d4b0:	orr	r1, r1, r5, lsl #31
   2d4b4:	str	r1, [sp, #2560]	; 0xa00
   2d4b8:	lsr	r1, r5, #8
   2d4bc:	str	r0, [sp, #2552]	; 0x9f8
   2d4c0:	orr	r1, r1, fp, lsl #24
   2d4c4:	str	r1, [sp, #2556]	; 0x9fc
   2d4c8:	lsr	r1, r5, #1
   2d4cc:	lsr	r0, ip, #14
   2d4d0:	orr	r1, r1, fp, lsl #31
   2d4d4:	add	fp, sp, #2560	; 0xa00
   2d4d8:	str	r1, [sp, #2564]	; 0xa04
   2d4dc:	orr	r0, r0, r4, lsl #18
   2d4e0:	lsr	r1, r4, #18
   2d4e4:	str	r0, [sp, #2800]	; 0xaf0
   2d4e8:	lsr	r0, r4, #14
   2d4ec:	ldrd	r4, [fp, #-8]
   2d4f0:	ldrd	sl, [fp]
   2d4f4:	orr	r1, r1, ip, lsl #14
   2d4f8:	str	r1, [sp, #2796]	; 0xaec
   2d4fc:	lsl	r1, ip, #23
   2d500:	eor	r5, r5, fp
   2d504:	ldr	fp, [sp, #44]	; 0x2c
   2d508:	orr	r0, r0, ip, lsl #18
   2d50c:	str	r0, [sp, #2804]	; 0xaf4
   2d510:	eor	r4, r4, sl
   2d514:	orr	r1, r1, fp, lsr #9
   2d518:	str	r1, [sp, #2808]	; 0xaf8
   2d51c:	add	r1, sp, #512	; 0x200
   2d520:	ldrd	r0, [r1, #8]
   2d524:	eor	r5, r5, r1
   2d528:	lsl	r1, fp, #23
   2d52c:	ldrd	sl, [sp, #176]	; 0xb0
   2d530:	orr	r1, r1, ip, lsr #9
   2d534:	eor	r4, r4, r0
   2d538:	str	r1, [sp, #2812]	; 0xafc
   2d53c:	ldrd	r0, [sp, #120]	; 0x78
   2d540:	adds	r4, r4, sl
   2d544:	adc	r5, r5, fp
   2d548:	ldrd	sl, [r7, #232]	; 0xe8
   2d54c:	adds	r4, r4, r0
   2d550:	ldrd	r6, [r7, #240]	; 0xf0
   2d554:	adc	r5, r5, r1
   2d558:	ldrd	r0, [sp, #200]	; 0xc8
   2d55c:	eor	sl, sl, r6
   2d560:	eor	fp, fp, r7
   2d564:	adds	r0, r0, r4
   2d568:	lsl	ip, r9, #30
   2d56c:	adc	r1, r1, r5
   2d570:	strd	r0, [sp, #88]	; 0x58
   2d574:	ldr	r6, [sp, #88]	; 0x58
   2d578:	add	r5, sp, #2560	; 0xa00
   2d57c:	ldr	r7, [sp, #92]	; 0x5c
   2d580:	lsl	r0, r8, #30
   2d584:	ldrd	r4, [r5, #248]	; 0xf8
   2d588:	orr	r0, r0, r9, lsr #2
   2d58c:	lsr	r6, r6, #6
   2d590:	str	r0, [sp, #2816]	; 0xb00
   2d594:	eor	sl, sl, r4
   2d598:	orr	r7, r6, r7, lsl #26
   2d59c:	str	r7, [sp, #560]	; 0x230
   2d5a0:	eor	fp, fp, r5
   2d5a4:	ldr	r4, [sp, #88]	; 0x58
   2d5a8:	lsr	r1, r8, #28
   2d5ac:	ldr	r0, [sp, #92]	; 0x5c
   2d5b0:	orr	r1, r1, r9, lsl #4
   2d5b4:	ldr	r5, [sp, #92]	; 0x5c
   2d5b8:	orr	ip, ip, r8, lsr #2
   2d5bc:	mov	r6, r4
   2d5c0:	str	r1, [sp, #2824]	; 0xb08
   2d5c4:	lsr	r0, r0, #6
   2d5c8:	str	r0, [sp, #564]	; 0x234
   2d5cc:	lsl	r0, r4, #3
   2d5d0:	mov	r7, r5
   2d5d4:	orr	r0, r0, r5, lsr #29
   2d5d8:	str	r0, [sp, #2632]	; 0xa48
   2d5dc:	lsr	r0, r4, #19
   2d5e0:	str	ip, [sp, #2820]	; 0xb04
   2d5e4:	orr	r0, r0, r5, lsl #13
   2d5e8:	str	r0, [sp, #2640]	; 0xa50
   2d5ec:	lsl	r0, r5, #3
   2d5f0:	mov	r5, r6
   2d5f4:	orr	r0, r0, r6, lsr #29
   2d5f8:	str	r0, [sp, #2636]	; 0xa4c
   2d5fc:	lsr	r0, r7, #19
   2d600:	add	r7, sp, #512	; 0x200
   2d604:	orr	r0, r0, r5, lsl #13
   2d608:	add	r5, sp, #2560	; 0xa00
   2d60c:	str	r0, [sp, #2644]	; 0xa54
   2d610:	lsr	ip, r9, #28
   2d614:	ldrd	r0, [r5, #72]	; 0x48
   2d618:	orr	ip, ip, r8, lsl #4
   2d61c:	ldrd	r4, [r5, #80]	; 0x50
   2d620:	ldrd	r6, [r7, #48]	; 0x30
   2d624:	eor	r0, r0, r4
   2d628:	eor	r1, r1, r5
   2d62c:	ldrd	r4, [sp, #184]	; 0xb8
   2d630:	eor	r0, r0, r6
   2d634:	eor	r1, r1, r7
   2d638:	movw	r6, #40037	; 0x9c65
   2d63c:	adds	r4, r4, r0
   2d640:	movt	r6, #30636	; 0x77ac
   2d644:	adc	r5, r5, r1
   2d648:	lsl	r1, r8, #25
   2d64c:	strd	r4, [sp, #184]	; 0xb8
   2d650:	orr	r1, r1, r9, lsr #7
   2d654:	ldrd	r4, [sp, #56]	; 0x38
   2d658:	movw	r7, #41420	; 0xa1cc
   2d65c:	str	r1, [sp, #2832]	; 0xb10
   2d660:	movt	r7, #9228	; 0x240c
   2d664:	ldrd	r0, [sp, #64]	; 0x40
   2d668:	adds	r6, r6, r4
   2d66c:	adc	r7, r7, r5
   2d670:	ldrd	r4, [sp, #40]	; 0x28
   2d674:	adds	r6, r6, r0
   2d678:	str	ip, [sp, #2828]	; 0xb0c
   2d67c:	adc	r7, r7, r1
   2d680:	ldrd	r0, [sp, #104]	; 0x68
   2d684:	adds	r6, r6, sl
   2d688:	adc	r7, r7, fp
   2d68c:	bic	r4, r0, r4
   2d690:	ldrd	sl, [sp, #72]	; 0x48
   2d694:	bic	r5, r1, r5
   2d698:	ldrd	r0, [sp, #40]	; 0x28
   2d69c:	and	r0, r0, sl
   2d6a0:	and	r1, r1, fp
   2d6a4:	eor	r4, r4, r0
   2d6a8:	add	fp, sp, #2816	; 0xb00
   2d6ac:	add	sl, sp, #3072	; 0xc00
   2d6b0:	adds	r4, r4, r6
   2d6b4:	eor	r5, r5, r1
   2d6b8:	lsl	r1, r9, #25
   2d6bc:	adc	r5, r5, r7
   2d6c0:	orr	r1, r1, r8, lsr #7
   2d6c4:	ldrd	r6, [fp]
   2d6c8:	str	r1, [sp, #2836]	; 0xb14
   2d6cc:	ldrd	sl, [sl, #-248]	; 0xffffff08
   2d6d0:	ldrd	r0, [sp, #8]
   2d6d4:	eor	r6, r6, sl
   2d6d8:	eor	r7, r7, fp
   2d6dc:	adds	r0, r0, r4
   2d6e0:	ldrd	sl, [sp, #72]	; 0x48
   2d6e4:	adc	r1, r1, r5
   2d6e8:	strd	r0, [sp, #64]	; 0x40
   2d6ec:	bic	r0, sl, r0
   2d6f0:	bic	r1, fp, r1
   2d6f4:	strd	r0, [sp, #8]
   2d6f8:	add	r1, sp, #3072	; 0xc00
   2d6fc:	ldr	sl, [sp, #64]	; 0x40
   2d700:	ldr	fp, [sp, #68]	; 0x44
   2d704:	ldrd	r0, [r1, #-240]	; 0xffffff10
   2d708:	eor	r6, r6, r0
   2d70c:	eor	r7, r7, r1
   2d710:	lsr	r1, sl, #18
   2d714:	adds	r2, r2, r6
   2d718:	orr	r1, r1, fp, lsl #14
   2d71c:	str	r1, [sp, #2840]	; 0xb18
   2d720:	lsr	r1, fp, #18
   2d724:	adc	r3, r3, r7
   2d728:	orr	r1, r1, sl, lsl #14
   2d72c:	lsr	r0, sl, #14
   2d730:	str	r1, [sp, #2844]	; 0xb1c
   2d734:	add	r7, sp, #3072	; 0xc00
   2d738:	lsl	r1, sl, #23
   2d73c:	orr	r0, r0, fp, lsl #18
   2d740:	orr	r1, r1, fp, lsr #9
   2d744:	str	r0, [sp, #2848]	; 0xb20
   2d748:	str	r1, [sp, #2856]	; 0xb28
   2d74c:	lsr	r0, fp, #14
   2d750:	lsl	r1, fp, #23
   2d754:	orr	r0, r0, sl, lsl #18
   2d758:	orr	r1, r1, sl, lsr #9
   2d75c:	str	r0, [sp, #2852]	; 0xb24
   2d760:	ldrd	sl, [r7, #-232]	; 0xffffff18
   2d764:	ldrd	r6, [r7, #-224]	; 0xffffff20
   2d768:	str	r1, [sp, #2860]	; 0xb2c
   2d76c:	eor	fp, fp, r7
   2d770:	add	r7, sp, #3072	; 0xc00
   2d774:	eor	sl, sl, r6
   2d778:	movw	r6, #629	; 0x275
   2d77c:	ldrd	r0, [r7, #-216]	; 0xffffff28
   2d780:	movt	r6, #22827	; 0x592b
   2d784:	movw	r7, #11375	; 0x2c6f
   2d788:	movt	r7, #11753	; 0x2de9
   2d78c:	eor	r0, r0, sl
   2d790:	adds	sl, r2, r4
   2d794:	eor	r1, r1, fp
   2d798:	ldr	r2, [sp, #172]	; 0xac
   2d79c:	adc	fp, r3, r5
   2d7a0:	lsl	r3, sl, #30
   2d7a4:	ldrd	r4, [sp, #80]	; 0x50
   2d7a8:	orr	r3, r3, fp, lsr #2
   2d7ac:	str	r3, [sp, #2864]	; 0xb30
   2d7b0:	lsl	r3, fp, #30
   2d7b4:	lsr	r2, r2, #7
   2d7b8:	orr	r3, r3, sl, lsr #2
   2d7bc:	str	r2, [sp, #748]	; 0x2ec
   2d7c0:	str	r3, [sp, #2868]	; 0xb34
   2d7c4:	adds	r6, r6, r4
   2d7c8:	ldrd	r2, [sp, #104]	; 0x68
   2d7cc:	adc	r7, r7, r5
   2d7d0:	ldrd	r4, [sp, #64]	; 0x40
   2d7d4:	adds	r6, r6, r2
   2d7d8:	ldr	ip, [sp, #184]	; 0xb8
   2d7dc:	adc	r7, r7, r3
   2d7e0:	ldrd	r2, [sp, #40]	; 0x28
   2d7e4:	and	r4, r4, r2
   2d7e8:	adds	r2, r6, r0
   2d7ec:	and	r5, r5, r3
   2d7f0:	adc	r3, r7, r1
   2d7f4:	ldrd	r6, [sp, #8]
   2d7f8:	lsr	ip, ip, #6
   2d7fc:	str	ip, [sp, #592]	; 0x250
   2d800:	lsr	ip, fp, #28
   2d804:	eor	r6, r6, r4
   2d808:	eor	r7, r7, r5
   2d80c:	ldrd	r4, [sp, #48]	; 0x30
   2d810:	adds	r6, r6, r2
   2d814:	adc	r7, r7, r3
   2d818:	lsr	r3, sl, #28
   2d81c:	adds	r4, r4, r6
   2d820:	orr	r3, r3, fp, lsl #4
   2d824:	adc	r5, r5, r7
   2d828:	strd	r4, [sp, #48]	; 0x30
   2d82c:	ldr	r0, [sp, #52]	; 0x34
   2d830:	lsr	r1, r4, #18
   2d834:	ldr	r5, [sp, #48]	; 0x30
   2d838:	lsl	r2, sl, #25
   2d83c:	str	r3, [sp, #2872]	; 0xb38
   2d840:	orr	r2, r2, fp, lsr #7
   2d844:	orr	r1, r1, r0, lsl #14
   2d848:	str	r1, [sp, #2888]	; 0xb48
   2d84c:	mov	r1, r0
   2d850:	lsr	r0, r0, #18
   2d854:	orr	r0, r0, r5, lsl #14
   2d858:	str	r0, [sp, #2892]	; 0xb4c
   2d85c:	ldr	r0, [sp, #52]	; 0x34
   2d860:	lsr	r3, r5, #14
   2d864:	orr	r3, r3, r1, lsl #18
   2d868:	str	r3, [sp, #2896]	; 0xb50
   2d86c:	lsl	r3, r5, #23
   2d870:	str	r2, [sp, #2880]	; 0xb40
   2d874:	orr	r3, r3, r0, lsr #9
   2d878:	lsl	r2, fp, #25
   2d87c:	str	r3, [sp, #2904]	; 0xb58
   2d880:	lsr	r1, r1, #14
   2d884:	lsl	r3, r0, #23
   2d888:	orr	ip, ip, sl, lsl #4
   2d88c:	orr	r1, r1, r5, lsl #18
   2d890:	orr	r2, r2, sl, lsr #7
   2d894:	orr	r3, r3, r5, lsr #9
   2d898:	str	ip, [sp, #2876]	; 0xb3c
   2d89c:	str	r1, [sp, #2900]	; 0xb54
   2d8a0:	add	ip, sp, #3072	; 0xc00
   2d8a4:	ldrd	r0, [sp]
   2d8a8:	str	r2, [sp, #2884]	; 0xb44
   2d8ac:	str	r3, [sp, #2908]	; 0xb5c
   2d8b0:	add	r3, sp, #3072	; 0xc00
   2d8b4:	eor	r0, r0, r8
   2d8b8:	eor	r1, r1, r9
   2d8bc:	ldrd	r4, [r3, #-208]	; 0xffffff30
   2d8c0:	ldrd	r2, [r3, #-200]	; 0xffffff38
   2d8c4:	eor	r5, r5, r3
   2d8c8:	add	r3, sp, #3072	; 0xc00
   2d8cc:	eor	r4, r4, r2
   2d8d0:	strd	r4, [sp, #8]
   2d8d4:	ldrd	r2, [r3, #-192]	; 0xffffff40
   2d8d8:	and	r4, r0, sl
   2d8dc:	and	r5, r1, fp
   2d8e0:	ldrd	r0, [sp, #8]
   2d8e4:	strd	r4, [sp, #104]	; 0x68
   2d8e8:	ldrd	r4, [sp]
   2d8ec:	eor	r0, r0, r2
   2d8f0:	eor	r1, r1, r3
   2d8f4:	add	r3, sp, #3072	; 0xc00
   2d8f8:	strd	r0, [sp, #8]
   2d8fc:	and	r4, r4, r8
   2d900:	ldrd	r0, [sp, #104]	; 0x68
   2d904:	and	r5, r5, r9
   2d908:	eor	r0, r0, r4
   2d90c:	eor	r1, r1, r5
   2d910:	ldrd	r4, [r3, #-184]	; 0xffffff48
   2d914:	ldrd	r2, [r3, #-176]	; 0xffffff50
   2d918:	eor	r4, r4, r2
   2d91c:	eor	r5, r5, r3
   2d920:	ldrd	r2, [sp, #8]
   2d924:	adds	r0, r0, r2
   2d928:	adc	r1, r1, r3
   2d92c:	ldrd	r2, [ip, #-168]	; 0xffffff58
   2d930:	ldr	ip, [sp, #164]	; 0xa4
   2d934:	eor	r2, r2, r4
   2d938:	eor	r3, r3, r5
   2d93c:	ldrd	r4, [sp, #40]	; 0x28
   2d940:	strd	r2, [sp, #104]	; 0x68
   2d944:	lsr	ip, ip, #7
   2d948:	ldrd	r2, [sp, #48]	; 0x30
   2d94c:	str	ip, [sp, #732]	; 0x2dc
   2d950:	bic	r2, r4, r2
   2d954:	adds	r4, r0, r6
   2d958:	bic	r3, r5, r3
   2d95c:	adc	r5, r1, r7
   2d960:	strd	r4, [sp, #8]
   2d964:	lsl	r1, r4, #30
   2d968:	ldr	r5, [sp, #188]	; 0xbc
   2d96c:	ldr	r6, [sp, #592]	; 0x250
   2d970:	ldr	r7, [sp, #188]	; 0xbc
   2d974:	orr	r5, r6, r5, lsl #26
   2d978:	str	r5, [sp, #592]	; 0x250
   2d97c:	ldr	r5, [sp, #12]
   2d980:	eor	r6, sl, r8
   2d984:	ldr	r4, [sp, #8]
   2d988:	lsr	r7, r7, #6
   2d98c:	str	r7, [sp, #596]	; 0x254
   2d990:	orr	r1, r1, r5, lsr #2
   2d994:	ldr	r7, [sp, #112]	; 0x70
   2d998:	str	r1, [sp, #2912]	; 0xb60
   2d99c:	lsl	r1, r5, #30
   2d9a0:	orr	r1, r1, r4, lsr #2
   2d9a4:	lsr	r0, r4, #28
   2d9a8:	str	r1, [sp, #2916]	; 0xb64
   2d9ac:	lsl	r1, r4, #25
   2d9b0:	orr	r0, r0, r5, lsl #4
   2d9b4:	orr	r1, r1, r5, lsr #7
   2d9b8:	str	r0, [sp, #2920]	; 0xb68
   2d9bc:	lsr	r0, r5, #28
   2d9c0:	str	r1, [sp, #2928]	; 0xb70
   2d9c4:	lsl	r1, r5, #25
   2d9c8:	orr	r0, r0, r4, lsl #4
   2d9cc:	orr	r1, r1, r4, lsr #7
   2d9d0:	str	r0, [sp, #2924]	; 0xb6c
   2d9d4:	lsr	r7, r7, #7
   2d9d8:	str	r7, [sp, #776]	; 0x308
   2d9dc:	eor	r7, fp, r9
   2d9e0:	ldrd	r4, [sp, #64]	; 0x40
   2d9e4:	str	r1, [sp, #2932]	; 0xb74
   2d9e8:	ldrd	r0, [sp, #48]	; 0x30
   2d9ec:	and	r0, r0, r4
   2d9f0:	and	r1, r1, r5
   2d9f4:	eor	r2, r2, r0
   2d9f8:	eor	r3, r3, r1
   2d9fc:	add	r5, sp, #3072	; 0xc00
   2da00:	ldrd	r0, [sp, #8]
   2da04:	and	r6, r6, r0
   2da08:	and	r7, r7, r1
   2da0c:	ldrd	r0, [r5, #-160]	; 0xffffff60
   2da10:	ldrd	r4, [r5, #-152]	; 0xffffff68
   2da14:	eor	r1, r1, r5
   2da18:	add	r5, sp, #3072	; 0xc00
   2da1c:	eor	r0, r0, r4
   2da20:	ldrd	r4, [r5, #-144]	; 0xffffff70
   2da24:	eor	r0, r0, r4
   2da28:	and	r4, sl, r8
   2da2c:	eor	r4, r4, r6
   2da30:	ldr	r6, [sp, #88]	; 0x58
   2da34:	eor	r1, r1, r5
   2da38:	and	r5, fp, r9
   2da3c:	adds	r0, r0, r4
   2da40:	eor	r5, r5, r7
   2da44:	lsr	r6, r6, #7
   2da48:	str	r6, [sp, #760]	; 0x2f8
   2da4c:	ldrd	r6, [sp, #8]
   2da50:	adc	r1, r1, r5
   2da54:	ldrd	r4, [sp, #8]
   2da58:	and	r6, r6, sl
   2da5c:	and	r7, r7, fp
   2da60:	strd	r6, [sp, #192]	; 0xc0
   2da64:	eor	r4, r4, sl
   2da68:	ldr	r7, [sp, #184]	; 0xb8
   2da6c:	eor	r5, r5, fp
   2da70:	strd	r4, [sp, #176]	; 0xb0
   2da74:	ldr	r4, [sp, #188]	; 0xbc
   2da78:	lsl	ip, r7, #3
   2da7c:	mov	r5, r7
   2da80:	orr	ip, ip, r4, lsr #29
   2da84:	str	ip, [sp, #3464]	; 0xd88
   2da88:	lsr	ip, r7, #19
   2da8c:	mov	r6, r4
   2da90:	orr	ip, ip, r4, lsl #13
   2da94:	add	r7, sp, #3584	; 0xe00
   2da98:	str	ip, [sp, #3472]	; 0xd90
   2da9c:	lsl	ip, r4, #3
   2daa0:	orr	ip, ip, r5, lsr #29
   2daa4:	mov	r4, r5
   2daa8:	str	ip, [sp, #3468]	; 0xd8c
   2daac:	lsr	ip, r6, #19
   2dab0:	orr	ip, ip, r4, lsl #13
   2dab4:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   2dab8:	str	ip, [sp, #3476]	; 0xd94
   2dabc:	add	ip, sp, #512	; 0x200
   2dac0:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   2dac4:	eor	r4, r4, r6
   2dac8:	eor	r5, r5, r7
   2dacc:	ldrd	r6, [ip, #104]	; 0x68
   2dad0:	add	ip, sp, #256	; 0x100
   2dad4:	eor	r6, r6, r4
   2dad8:	eor	r7, r7, r5
   2dadc:	strd	r6, [ip]
   2dae0:	add	r7, sp, #3584	; 0xe00
   2dae4:	add	ip, sp, #512	; 0x200
   2dae8:	ldrd	r4, [r7, #-120]	; 0xffffff88
   2daec:	ldrd	r6, [r7, #-112]	; 0xffffff90
   2daf0:	eor	r4, r4, r6
   2daf4:	eor	r5, r5, r7
   2daf8:	ldrd	r6, [ip, #80]	; 0x50
   2dafc:	eor	r6, r6, r4
   2db00:	ldr	r4, [sp, #96]	; 0x60
   2db04:	eor	r7, r7, r5
   2db08:	ldr	r5, [sp, #100]	; 0x64
   2db0c:	strd	r6, [sp, #200]	; 0xc8
   2db10:	add	r7, sp, #3584	; 0xe00
   2db14:	lsr	ip, r4, #8
   2db18:	orr	ip, ip, r5, lsl #24
   2db1c:	str	ip, [sp, #3544]	; 0xdd8
   2db20:	lsr	ip, r4, #1
   2db24:	ldr	r4, [sp, #120]	; 0x78
   2db28:	orr	ip, ip, r5, lsl #31
   2db2c:	ldr	r5, [sp, #124]	; 0x7c
   2db30:	str	ip, [sp, #3552]	; 0xde0
   2db34:	lsr	ip, r4, #8
   2db38:	orr	ip, ip, r5, lsl #24
   2db3c:	str	ip, [sp, #3576]	; 0xdf8
   2db40:	lsr	ip, r4, #1
   2db44:	ldr	r4, [sp, #100]	; 0x64
   2db48:	orr	ip, ip, r5, lsl #31
   2db4c:	ldr	r5, [sp, #96]	; 0x60
   2db50:	str	ip, [sp, #3584]	; 0xe00
   2db54:	lsr	ip, r4, #8
   2db58:	orr	ip, ip, r5, lsl #24
   2db5c:	str	ip, [sp, #3548]	; 0xddc
   2db60:	lsr	ip, r4, #1
   2db64:	ldr	r4, [sp, #124]	; 0x7c
   2db68:	orr	ip, ip, r5, lsl #31
   2db6c:	ldr	r5, [sp, #120]	; 0x78
   2db70:	str	ip, [sp, #3556]	; 0xde4
   2db74:	lsr	ip, r4, #8
   2db78:	orr	ip, ip, r5, lsl #24
   2db7c:	str	ip, [sp, #3580]	; 0xdfc
   2db80:	lsr	ip, r4, #1
   2db84:	orr	ip, ip, r5, lsl #31
   2db88:	ldrd	r4, [r7, #-40]	; 0xffffffd8
   2db8c:	str	ip, [sp, #3588]	; 0xe04
   2db90:	add	ip, sp, #512	; 0x200
   2db94:	ldrd	r6, [r7, #-32]	; 0xffffffe0
   2db98:	eor	r4, r4, r6
   2db9c:	eor	r5, r5, r7
   2dba0:	ldrd	r6, [ip, #120]	; 0x78
   2dba4:	eor	r6, r6, r4
   2dba8:	eor	r7, r7, r5
   2dbac:	strd	r6, [ip, #-248]	; 0xffffff08
   2dbb0:	add	r7, sp, #3584	; 0xe00
   2dbb4:	ldrd	r4, [r7, #-8]
   2dbb8:	ldrd	r6, [r7]
   2dbbc:	eor	r4, r4, r6
   2dbc0:	eor	r5, r5, r7
   2dbc4:	ldrd	r6, [ip, #136]	; 0x88
   2dbc8:	eor	r6, r6, r4
   2dbcc:	ldr	r4, [sp, #128]	; 0x80
   2dbd0:	eor	r7, r7, r5
   2dbd4:	ldr	r5, [sp, #132]	; 0x84
   2dbd8:	strd	r6, [ip, #-224]	; 0xffffff20
   2dbdc:	lsr	ip, r4, #8
   2dbe0:	ldr	r7, [sp, #132]	; 0x84
   2dbe4:	orr	ip, ip, r5, lsl #24
   2dbe8:	str	ip, [sp, #3608]	; 0xe18
   2dbec:	lsr	ip, r4, #1
   2dbf0:	ldr	r4, [sp, #136]	; 0x88
   2dbf4:	orr	ip, ip, r5, lsl #31
   2dbf8:	ldr	r5, [sp, #140]	; 0x8c
   2dbfc:	str	ip, [sp, #3616]	; 0xe20
   2dc00:	lsr	ip, r4, #8
   2dc04:	ldr	r6, [sp, #760]	; 0x2f8
   2dc08:	orr	ip, ip, r5, lsl #24
   2dc0c:	str	ip, [sp, #3640]	; 0xe38
   2dc10:	lsr	ip, r4, #1
   2dc14:	ldr	r4, [sp, #776]	; 0x308
   2dc18:	orr	ip, ip, r5, lsl #31
   2dc1c:	str	ip, [sp, #3648]	; 0xe40
   2dc20:	ldr	ip, [sp, #116]	; 0x74
   2dc24:	ldr	r5, [sp, #92]	; 0x5c
   2dc28:	orr	ip, r4, ip, lsl #25
   2dc2c:	ldr	r4, [sp, #128]	; 0x80
   2dc30:	str	ip, [sp, #776]	; 0x308
   2dc34:	lsr	ip, r7, #8
   2dc38:	orr	r5, r6, r5, lsl #25
   2dc3c:	str	r5, [sp, #760]	; 0x2f8
   2dc40:	orr	ip, ip, r4, lsl #24
   2dc44:	str	ip, [sp, #3612]	; 0xe1c
   2dc48:	lsr	ip, r7, #1
   2dc4c:	ldr	r7, [sp, #140]	; 0x8c
   2dc50:	orr	ip, ip, r4, lsl #31
   2dc54:	ldr	r4, [sp, #136]	; 0x88
   2dc58:	str	ip, [sp, #3620]	; 0xe24
   2dc5c:	movw	r5, #33962	; 0x84aa
   2dc60:	lsr	ip, r7, #8
   2dc64:	ldr	r6, [sp, #92]	; 0x5c
   2dc68:	orr	ip, ip, r4, lsl #24
   2dc6c:	str	ip, [sp, #3644]	; 0xe3c
   2dc70:	lsr	ip, r7, #1
   2dc74:	ldr	r7, [sp, #116]	; 0x74
   2dc78:	orr	ip, ip, r4, lsl #31
   2dc7c:	str	ip, [sp, #3652]	; 0xe44
   2dc80:	ldr	ip, [sp, #184]	; 0xb8
   2dc84:	lsr	r6, r6, #7
   2dc88:	lsr	r7, r7, #7
   2dc8c:	str	r7, [sp, #780]	; 0x30c
   2dc90:	ldr	r7, [sp, #188]	; 0xbc
   2dc94:	movw	r4, #58499	; 0xe483
   2dc98:	lsr	ip, ip, #7
   2dc9c:	str	r6, [sp, #764]	; 0x2fc
   2dca0:	movt	r4, #28326	; 0x6ea6
   2dca4:	movt	r5, #19060	; 0x4a74
   2dca8:	orr	r7, ip, r7, lsl #25
   2dcac:	str	r7, [sp, #792]	; 0x318
   2dcb0:	ldrd	r6, [sp, #96]	; 0x60
   2dcb4:	adds	r4, r4, r6
   2dcb8:	adc	r5, r5, r7
   2dcbc:	ldr	r7, [sp, #188]	; 0xbc
   2dcc0:	lsr	r7, r7, #7
   2dcc4:	str	r7, [sp, #796]	; 0x31c
   2dcc8:	ldrd	r6, [sp, #72]	; 0x48
   2dccc:	adds	r4, r4, r6
   2dcd0:	adc	r5, r5, r7
   2dcd4:	ldrd	r6, [sp, #104]	; 0x68
   2dcd8:	adds	r4, r4, r6
   2dcdc:	movw	r6, #64468	; 0xfbd4
   2dce0:	adc	r5, r5, r7
   2dce4:	adds	r2, r2, r4
   2dce8:	adc	r3, r3, r5
   2dcec:	ldrd	r4, [sp]
   2dcf0:	movt	r6, #48449	; 0xbd41
   2dcf4:	movw	r7, #43484	; 0xa9dc
   2dcf8:	adds	r4, r4, r2
   2dcfc:	movt	r7, #23728	; 0x5cb0
   2dd00:	adc	r5, r5, r3
   2dd04:	strd	r4, [sp, #72]	; 0x48
   2dd08:	adds	r4, r0, r2
   2dd0c:	ldr	ip, [sp, #76]	; 0x4c
   2dd10:	adc	r5, r1, r3
   2dd14:	ldrd	r2, [sp, #120]	; 0x78
   2dd18:	strd	r4, [sp]
   2dd1c:	adds	r2, r2, r6
   2dd20:	ldrd	r4, [sp, #72]	; 0x48
   2dd24:	adc	r3, r3, r7
   2dd28:	ldrd	r6, [sp, #64]	; 0x40
   2dd2c:	bic	r5, r7, r5
   2dd30:	ldr	r7, [sp, #72]	; 0x48
   2dd34:	bic	r4, r6, r4
   2dd38:	lsr	r1, r7, #18
   2dd3c:	ldrd	r6, [sp, #40]	; 0x28
   2dd40:	orr	r1, r1, ip, lsl #14
   2dd44:	str	r1, [sp, #2936]	; 0xb78
   2dd48:	adds	r2, r2, r6
   2dd4c:	lsr	r1, ip, #18
   2dd50:	adc	r3, r3, r7
   2dd54:	ldr	r7, [sp, #72]	; 0x48
   2dd58:	lsr	r0, r7, #14
   2dd5c:	mov	r7, ip
   2dd60:	orr	r0, r0, ip, lsl #18
   2dd64:	str	r0, [sp, #2944]	; 0xb80
   2dd68:	lsr	r0, ip, #14
   2dd6c:	ldr	ip, [sp, #72]	; 0x48
   2dd70:	orr	r1, r1, ip, lsl #14
   2dd74:	str	r1, [sp, #2940]	; 0xb7c
   2dd78:	lsl	r1, ip, #23
   2dd7c:	mov	r6, ip
   2dd80:	orr	r1, r1, r7, lsr #9
   2dd84:	str	r1, [sp, #2952]	; 0xb88
   2dd88:	lsl	r1, r7, #23
   2dd8c:	add	r7, sp, #3072	; 0xc00
   2dd90:	orr	r0, r0, ip, lsl #18
   2dd94:	orr	r1, r1, r6, lsr #9
   2dd98:	str	r0, [sp, #2948]	; 0xb84
   2dd9c:	str	r1, [sp, #2956]	; 0xb8c
   2dda0:	ldrd	r0, [r7, #-136]	; 0xffffff78
   2dda4:	ldrd	r6, [r7, #-128]	; 0xffffff80
   2dda8:	eor	r1, r1, r7
   2ddac:	add	r7, sp, #3072	; 0xc00
   2ddb0:	eor	r0, r0, r6
   2ddb4:	ldrd	r6, [r7, #-120]	; 0xffffff88
   2ddb8:	eor	r0, r0, r6
   2ddbc:	ldr	r6, [sp]
   2ddc0:	eor	r1, r1, r7
   2ddc4:	ldr	r7, [sp, #4]
   2ddc8:	adds	r2, r2, r0
   2ddcc:	lsl	ip, r6, #30
   2ddd0:	lsr	r0, r6, #28
   2ddd4:	adc	r3, r3, r1
   2ddd8:	orr	ip, ip, r7, lsr #2
   2dddc:	orr	r0, r0, r7, lsl #4
   2dde0:	mov	r6, r7
   2dde4:	str	r0, [sp, #2968]	; 0xb98
   2dde8:	lsl	r1, r7, #30
   2ddec:	lsr	r0, r7, #28
   2ddf0:	ldr	r7, [sp]
   2ddf4:	str	ip, [sp, #2960]	; 0xb90
   2ddf8:	orr	r1, r1, r7, lsr #2
   2ddfc:	str	r1, [sp, #2964]	; 0xb94
   2de00:	lsl	r1, r7, #25
   2de04:	orr	r0, r0, r7, lsl #4
   2de08:	orr	r1, r1, r6, lsr #7
   2de0c:	str	r0, [sp, #2972]	; 0xb9c
   2de10:	ldrd	r6, [sp, #48]	; 0x30
   2de14:	str	r1, [sp, #2976]	; 0xba0
   2de18:	ldrd	r0, [sp, #72]	; 0x48
   2de1c:	and	r1, r1, r7
   2de20:	and	r0, r0, r6
   2de24:	ldr	r7, [sp, #4]
   2de28:	eor	r6, r4, r0
   2de2c:	ldr	r0, [sp]
   2de30:	adds	r6, r6, r2
   2de34:	lsl	ip, r7, #25
   2de38:	eor	r7, r5, r1
   2de3c:	adc	r7, r7, r3
   2de40:	orr	ip, ip, r0, lsr #7
   2de44:	add	r3, sp, #3072	; 0xc00
   2de48:	adds	r0, r6, r8
   2de4c:	adc	r1, r7, r9
   2de50:	add	r9, sp, #3072	; 0xc00
   2de54:	ldrd	r4, [r3, #-112]	; 0xffffff90
   2de58:	ldrd	r2, [r3, #-104]	; 0xffffff98
   2de5c:	str	ip, [sp, #2980]	; 0xba4
   2de60:	ldrd	r8, [r9, #-96]	; 0xffffffa0
   2de64:	eor	r4, r4, r2
   2de68:	strd	r0, [sp, #40]	; 0x28
   2de6c:	eor	r5, r5, r3
   2de70:	ldrd	r0, [sp]
   2de74:	eor	r4, r4, r8
   2de78:	ldrd	r2, [sp, #176]	; 0xb0
   2de7c:	eor	r5, r5, r9
   2de80:	ldr	r8, [sp, #40]	; 0x28
   2de84:	ldr	r9, [sp, #44]	; 0x2c
   2de88:	and	r0, r0, r2
   2de8c:	and	r1, r1, r3
   2de90:	ldrd	r2, [sp, #192]	; 0xc0
   2de94:	eor	r0, r0, r2
   2de98:	eor	r1, r1, r3
   2de9c:	lsr	r2, r8, #14
   2dea0:	lsr	r3, r8, #18
   2dea4:	orr	r3, r3, r9, lsl #14
   2dea8:	mov	r8, r9
   2deac:	str	r3, [sp, #2984]	; 0xba8
   2deb0:	orr	r2, r2, r9, lsl #18
   2deb4:	lsr	r3, r9, #18
   2deb8:	str	r2, [sp, #2992]	; 0xbb0
   2debc:	lsr	r2, r9, #14
   2dec0:	ldr	r9, [sp, #40]	; 0x28
   2dec4:	adds	r0, r0, r4
   2dec8:	lsl	ip, r8, #23
   2decc:	adc	r1, r1, r5
   2ded0:	ldrd	r4, [sp, #128]	; 0x80
   2ded4:	orr	r3, r3, r9, lsl #14
   2ded8:	orr	r2, r2, r9, lsl #18
   2dedc:	str	r3, [sp, #2988]	; 0xbac
   2dee0:	orr	ip, ip, r9, lsr #9
   2dee4:	str	r2, [sp, #2996]	; 0xbb4
   2dee8:	lsl	r3, r9, #23
   2deec:	movw	r2, #21429	; 0x53b5
   2def0:	add	r9, sp, #3072	; 0xc00
   2def4:	movt	r2, #33553	; 0x8311
   2def8:	orr	r3, r3, r8, lsr #9
   2defc:	adds	r2, r2, r4
   2df00:	str	r3, [sp, #3000]	; 0xbb8
   2df04:	movw	r3, #35034	; 0x88da
   2df08:	movt	r3, #30457	; 0x76f9
   2df0c:	adc	r3, r3, r5
   2df10:	ldrd	r4, [r9, #-88]	; 0xffffffa8
   2df14:	ldrd	r8, [r9, #-80]	; 0xffffffb0
   2df18:	str	ip, [sp, #3004]	; 0xbbc
   2df1c:	eor	r4, r4, r8
   2df20:	adds	r8, r0, r6
   2df24:	eor	r5, r5, r9
   2df28:	adc	r9, r1, r7
   2df2c:	ldrd	r0, [sp, #64]	; 0x40
   2df30:	adds	r0, r0, r2
   2df34:	add	r2, sp, #3072	; 0xc00
   2df38:	adc	r1, r1, r3
   2df3c:	strd	r0, [sp, #64]	; 0x40
   2df40:	ldrd	r0, [r2, #-72]	; 0xffffffb8
   2df44:	ldrd	r6, [sp, #48]	; 0x30
   2df48:	eor	r0, r0, r4
   2df4c:	eor	r1, r1, r5
   2df50:	ldrd	r4, [sp, #40]	; 0x28
   2df54:	ldrd	r2, [sp, #72]	; 0x48
   2df58:	bic	r4, r6, r4
   2df5c:	bic	r5, r7, r5
   2df60:	ldrd	r6, [sp, #40]	; 0x28
   2df64:	and	r6, r6, r2
   2df68:	and	r7, r7, r3
   2df6c:	ldrd	r2, [sp, #64]	; 0x40
   2df70:	eor	r6, r6, r4
   2df74:	eor	r7, r7, r5
   2df78:	adds	r0, r0, r2
   2df7c:	lsl	r2, r8, #30
   2df80:	adc	r1, r1, r3
   2df84:	adds	r4, r0, r6
   2df88:	lsr	r3, r8, #28
   2df8c:	adc	r5, r1, r7
   2df90:	orr	r2, r2, r9, lsr #2
   2df94:	strd	r4, [sp, #104]	; 0x68
   2df98:	str	r2, [sp, #3008]	; 0xbc0
   2df9c:	adds	r4, r4, sl
   2dfa0:	orr	r3, r3, r9, lsl #4
   2dfa4:	lsl	r2, r9, #30
   2dfa8:	str	r3, [sp, #3016]	; 0xbc8
   2dfac:	lsl	r3, r8, #25
   2dfb0:	adc	r5, r5, fp
   2dfb4:	ldrd	r6, [sp, #8]
   2dfb8:	orr	r2, r2, r8, lsr #2
   2dfbc:	orr	r3, r3, r9, lsr #7
   2dfc0:	str	r2, [sp, #3012]	; 0xbc4
   2dfc4:	lsr	r1, r9, #28
   2dfc8:	str	r3, [sp, #3024]	; 0xbd0
   2dfcc:	add	fp, sp, #3072	; 0xc00
   2dfd0:	ldrd	r2, [sp]
   2dfd4:	orr	r1, r1, r8, lsl #4
   2dfd8:	strd	r4, [sp, #64]	; 0x40
   2dfdc:	str	r1, [sp, #3020]	; 0xbcc
   2dfe0:	lsl	r1, r9, #25
   2dfe4:	orr	r1, r1, r8, lsr #7
   2dfe8:	eor	r3, r3, r7
   2dfec:	str	r1, [sp, #3028]	; 0xbd4
   2dff0:	eor	r2, r2, r6
   2dff4:	ldr	r7, [sp, #64]	; 0x40
   2dff8:	and	r2, r2, r8
   2dffc:	ldrd	r0, [fp, #-64]	; 0xffffffc0
   2e000:	and	r3, r3, r9
   2e004:	ldrd	sl, [fp, #-56]	; 0xffffffc8
   2e008:	lsr	r4, r7, #18
   2e00c:	lsr	ip, r7, #14
   2e010:	eor	r1, r1, fp
   2e014:	ldr	fp, [sp, #68]	; 0x44
   2e018:	eor	r0, r0, sl
   2e01c:	add	r7, sp, #3072	; 0xc00
   2e020:	ldr	sl, [sp, #64]	; 0x40
   2e024:	orr	r4, r4, r5, lsl #14
   2e028:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   2e02c:	mov	r5, fp
   2e030:	str	r4, [sp, #3032]	; 0xbd8
   2e034:	lsr	r4, fp, #18
   2e038:	orr	ip, ip, fp, lsl #18
   2e03c:	orr	r4, r4, sl, lsl #14
   2e040:	str	ip, [sp, #3040]	; 0xbe0
   2e044:	lsr	ip, fp, #14
   2e048:	str	r4, [sp, #3036]	; 0xbdc
   2e04c:	lsl	r4, sl, #23
   2e050:	eor	r0, r0, r6
   2e054:	eor	r1, r1, r7
   2e058:	orr	ip, ip, sl, lsl #18
   2e05c:	ldrd	r6, [sp, #8]
   2e060:	str	ip, [sp, #3044]	; 0xbe4
   2e064:	orr	r4, r4, r5, lsr #9
   2e068:	mov	ip, r5
   2e06c:	str	r4, [sp, #3048]	; 0xbe8
   2e070:	ldrd	r4, [sp]
   2e074:	mov	fp, sl
   2e078:	lsl	ip, ip, #23
   2e07c:	and	r4, r4, r6
   2e080:	and	r5, r5, r7
   2e084:	eor	r2, r2, r4
   2e088:	orr	ip, ip, fp, lsr #9
   2e08c:	adds	r2, r2, r0
   2e090:	ldrd	sl, [sp, #104]	; 0x68
   2e094:	eor	r3, r3, r5
   2e098:	movw	r6, #57259	; 0xdfab
   2e09c:	adc	r3, r3, r1
   2e0a0:	add	r1, sp, #3072	; 0xc00
   2e0a4:	adds	sl, sl, r2
   2e0a8:	movt	r6, #61030	; 0xee66
   2e0ac:	adc	fp, fp, r3
   2e0b0:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   2e0b4:	ldrd	r2, [sp, #136]	; 0x88
   2e0b8:	movw	r7, #20818	; 0x5152
   2e0bc:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   2e0c0:	movt	r7, #38974	; 0x983e
   2e0c4:	adds	r6, r6, r2
   2e0c8:	str	ip, [sp, #3052]	; 0xbec
   2e0cc:	eor	r4, r4, r0
   2e0d0:	eor	r5, r5, r1
   2e0d4:	ldrd	r0, [sp, #48]	; 0x30
   2e0d8:	adc	r7, r7, r3
   2e0dc:	add	r3, sp, #3072	; 0xc00
   2e0e0:	adds	r0, r0, r6
   2e0e4:	adc	r1, r1, r7
   2e0e8:	strd	r0, [sp, #48]	; 0x30
   2e0ec:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   2e0f0:	ldrd	r6, [sp, #72]	; 0x48
   2e0f4:	ldrd	r0, [sp, #64]	; 0x40
   2e0f8:	eor	r4, r4, r2
   2e0fc:	eor	r5, r5, r3
   2e100:	ldrd	r2, [sp, #64]	; 0x40
   2e104:	bic	r0, r6, r0
   2e108:	bic	r1, r7, r1
   2e10c:	ldrd	r6, [sp, #40]	; 0x28
   2e110:	and	r2, r2, r6
   2e114:	and	r3, r3, r7
   2e118:	ldrd	r6, [sp, #48]	; 0x30
   2e11c:	eor	r2, r2, r0
   2e120:	eor	r3, r3, r1
   2e124:	lsr	r1, sl, #28
   2e128:	adds	r4, r4, r6
   2e12c:	orr	r1, r1, fp, lsl #4
   2e130:	adc	r5, r5, r7
   2e134:	adds	r6, r4, r2
   2e138:	adc	r7, r5, r3
   2e13c:	ldrd	r4, [sp, #8]
   2e140:	lsl	r2, fp, #30
   2e144:	lsl	r3, sl, #25
   2e148:	adds	r4, r4, r6
   2e14c:	orr	r2, r2, sl, lsr #2
   2e150:	orr	r3, r3, fp, lsr #7
   2e154:	str	r2, [sp, #3060]	; 0xbf4
   2e158:	str	r3, [sp, #3072]	; 0xc00
   2e15c:	adc	r5, r5, r7
   2e160:	ldrd	r2, [sp]
   2e164:	lsl	r0, sl, #30
   2e168:	strd	r4, [sp, #48]	; 0x30
   2e16c:	orr	r0, r0, fp, lsr #2
   2e170:	eor	r2, r2, r8
   2e174:	eor	r3, r3, r9
   2e178:	strd	r2, [sp, #104]	; 0x68
   2e17c:	ldr	r3, [sp, #48]	; 0x30
   2e180:	str	r1, [sp, #3064]	; 0xbf8
   2e184:	lsr	r1, fp, #28
   2e188:	orr	r1, r1, sl, lsl #4
   2e18c:	str	r1, [sp, #3068]	; 0xbfc
   2e190:	lsr	r4, r3, #18
   2e194:	lsr	ip, r3, #14
   2e198:	add	r3, sp, #3072	; 0xc00
   2e19c:	lsl	r1, fp, #25
   2e1a0:	orr	r1, r1, sl, lsr #7
   2e1a4:	str	r0, [sp, #3056]	; 0xbf0
   2e1a8:	str	r1, [sp, #3076]	; 0xc04
   2e1ac:	orr	r4, r4, r5, lsl #14
   2e1b0:	ldrd	r0, [r3, #-16]
   2e1b4:	ldrd	r2, [r3, #-8]
   2e1b8:	str	r4, [sp, #3080]	; 0xc08
   2e1bc:	eor	r0, r0, r2
   2e1c0:	eor	r1, r1, r3
   2e1c4:	strd	r0, [sp, #8]
   2e1c8:	add	r3, sp, #3072	; 0xc00
   2e1cc:	ldrd	r0, [sp, #104]	; 0x68
   2e1d0:	ldrd	r2, [r3]
   2e1d4:	and	r0, r0, sl
   2e1d8:	and	r1, r1, fp
   2e1dc:	strd	r0, [sp, #104]	; 0x68
   2e1e0:	ldr	r1, [sp, #52]	; 0x34
   2e1e4:	ldr	r5, [sp, #48]	; 0x30
   2e1e8:	orr	ip, ip, r1, lsl #18
   2e1ec:	lsr	r4, r1, #18
   2e1f0:	str	ip, [sp, #3088]	; 0xc10
   2e1f4:	lsr	ip, r1, #14
   2e1f8:	ldrd	r0, [sp, #8]
   2e1fc:	orr	r4, r4, r5, lsl #14
   2e200:	str	r4, [sp, #3084]	; 0xc0c
   2e204:	lsl	r4, r5, #23
   2e208:	eor	r0, r0, r2
   2e20c:	eor	r1, r1, r3
   2e210:	strd	r0, [sp, #8]
   2e214:	orr	ip, ip, r5, lsl #18
   2e218:	ldr	r1, [sp, #52]	; 0x34
   2e21c:	mov	r0, r5
   2e220:	ldrd	r2, [sp, #104]	; 0x68
   2e224:	str	ip, [sp, #3092]	; 0xc14
   2e228:	orr	r4, r4, r1, lsr #9
   2e22c:	str	r4, [sp, #3096]	; 0xc18
   2e230:	ldrd	r4, [sp]
   2e234:	lsl	ip, r1, #23
   2e238:	orr	ip, ip, r0, lsr #9
   2e23c:	str	ip, [sp, #3100]	; 0xc1c
   2e240:	and	r4, r4, r8
   2e244:	ldrd	r0, [sp, #8]
   2e248:	and	r5, r5, r9
   2e24c:	eor	r2, r2, r4
   2e250:	adds	r2, r2, r0
   2e254:	eor	r3, r3, r5
   2e258:	adc	r3, r3, r1
   2e25c:	adds	r0, r2, r6
   2e260:	adc	r1, r3, r7
   2e264:	add	r7, sp, #3072	; 0xc00
   2e268:	movw	r4, #12816	; 0x3210
   2e26c:	movt	r4, #11700	; 0x2db4
   2e270:	ldrd	r2, [r7, #8]
   2e274:	movw	r5, #50797	; 0xc66d
   2e278:	ldrd	r6, [r7, #16]
   2e27c:	movt	r5, #43057	; 0xa831
   2e280:	strd	r0, [sp, #8]
   2e284:	eor	r2, r2, r6
   2e288:	eor	r3, r3, r7
   2e28c:	ldrd	r6, [sp, #144]	; 0x90
   2e290:	adds	r6, r6, r4
   2e294:	add	r4, sp, #3072	; 0xc00
   2e298:	adc	r7, r7, r5
   2e29c:	ldrd	r0, [r4, #24]
   2e2a0:	ldrd	r4, [sp, #40]	; 0x28
   2e2a4:	eor	r0, r0, r2
   2e2a8:	eor	r1, r1, r3
   2e2ac:	strd	r0, [sp, #104]	; 0x68
   2e2b0:	ldrd	r0, [sp, #72]	; 0x48
   2e2b4:	ldrd	r2, [sp, #48]	; 0x30
   2e2b8:	adds	r0, r0, r6
   2e2bc:	adc	r1, r1, r7
   2e2c0:	ldrd	r6, [sp, #64]	; 0x40
   2e2c4:	strd	r0, [sp, #72]	; 0x48
   2e2c8:	bic	r2, r4, r2
   2e2cc:	ldrd	r0, [sp, #48]	; 0x30
   2e2d0:	bic	r3, r5, r3
   2e2d4:	ldrd	r4, [sp, #72]	; 0x48
   2e2d8:	and	r1, r1, r7
   2e2dc:	ldr	r7, [sp, #8]
   2e2e0:	strd	r2, [sp, #176]	; 0xb0
   2e2e4:	and	r0, r0, r6
   2e2e8:	lsl	r3, r7, #30
   2e2ec:	ldrd	r6, [sp, #104]	; 0x68
   2e2f0:	adds	r4, r4, r6
   2e2f4:	adc	r5, r5, r7
   2e2f8:	strd	r4, [sp, #72]	; 0x48
   2e2fc:	ldrd	r4, [sp, #176]	; 0xb0
   2e300:	ldr	r7, [sp, #8]
   2e304:	eor	r1, r1, r5
   2e308:	ldr	r5, [sp, #12]
   2e30c:	eor	r0, r0, r4
   2e310:	ldr	r4, [sp, #8]
   2e314:	lsr	r2, r7, #28
   2e318:	ldrd	r6, [sp, #72]	; 0x48
   2e31c:	lsl	ip, r5, #30
   2e320:	orr	r3, r3, r5, lsr #2
   2e324:	orr	ip, ip, r4, lsr #2
   2e328:	str	ip, [sp, #3108]	; 0xc24
   2e32c:	ldr	ip, [sp, #12]
   2e330:	orr	r2, r2, r5, lsl #4
   2e334:	str	r3, [sp, #3104]	; 0xc20
   2e338:	lsl	r3, r4, #25
   2e33c:	str	r2, [sp, #3112]	; 0xc28
   2e340:	lsr	r2, r5, #28
   2e344:	orr	r3, r3, ip, lsr #7
   2e348:	str	r3, [sp, #3120]	; 0xc30
   2e34c:	lsl	r3, ip, #25
   2e350:	ldr	ip, [sp, #8]
   2e354:	adds	r6, r6, r0
   2e358:	orr	r2, r2, r4, lsl #4
   2e35c:	ldrd	r4, [sp]
   2e360:	adc	r7, r7, r1
   2e364:	orr	r3, r3, ip, lsr #7
   2e368:	str	r3, [sp, #3124]	; 0xc34
   2e36c:	add	r3, sp, #3072	; 0xc00
   2e370:	str	r2, [sp, #3116]	; 0xc2c
   2e374:	adds	r4, r4, r6
   2e378:	ldrd	r0, [r3, #32]
   2e37c:	adc	r5, r5, r7
   2e380:	ldrd	r2, [r3, #40]	; 0x28
   2e384:	strd	r4, [sp, #72]	; 0x48
   2e388:	eor	r4, sl, r8
   2e38c:	eor	r0, r0, r2
   2e390:	eor	r1, r1, r3
   2e394:	strd	r0, [sp]
   2e398:	add	r3, sp, #3072	; 0xc00
   2e39c:	ldr	r2, [sp, #72]	; 0x48
   2e3a0:	eor	r5, fp, r9
   2e3a4:	ldrd	r0, [sp, #8]
   2e3a8:	lsr	ip, r2, #18
   2e3ac:	and	r0, r0, r4
   2e3b0:	ldrd	r2, [r3, #48]	; 0x30
   2e3b4:	and	r1, r1, r5
   2e3b8:	ldrd	r4, [sp]
   2e3bc:	strd	r0, [sp, #104]	; 0x68
   2e3c0:	and	r1, fp, r9
   2e3c4:	eor	r4, r4, r2
   2e3c8:	ldr	r2, [sp, #72]	; 0x48
   2e3cc:	eor	r5, r5, r3
   2e3d0:	ldr	r3, [sp, #76]	; 0x4c
   2e3d4:	strd	r4, [sp]
   2e3d8:	and	r0, sl, r8
   2e3dc:	ldrd	r4, [sp, #104]	; 0x68
   2e3e0:	orr	ip, ip, r3, lsl #14
   2e3e4:	str	ip, [sp, #3128]	; 0xc38
   2e3e8:	eor	r1, r1, r5
   2e3ec:	lsr	r5, r2, #14
   2e3f0:	orr	r5, r5, r3, lsl #18
   2e3f4:	eor	r0, r0, r4
   2e3f8:	lsr	ip, r3, #14
   2e3fc:	lsr	r4, r3, #18
   2e400:	ldrd	r2, [sp]
   2e404:	str	r5, [sp, #3136]	; 0xc40
   2e408:	adds	r0, r0, r2
   2e40c:	movw	r2, #8511	; 0x213f
   2e410:	adc	r1, r1, r3
   2e414:	ldr	r3, [sp, #72]	; 0x48
   2e418:	movt	r2, #39163	; 0x98fb
   2e41c:	orr	r4, r4, r3, lsl #14
   2e420:	str	r4, [sp, #3132]	; 0xc3c
   2e424:	ldr	r4, [sp, #72]	; 0x48
   2e428:	lsl	r5, r3, #23
   2e42c:	movw	r3, #10184	; 0x27c8
   2e430:	movt	r3, #45059	; 0xb003
   2e434:	orr	ip, ip, r4, lsl #18
   2e438:	str	ip, [sp, #3140]	; 0xc44
   2e43c:	ldr	ip, [sp, #76]	; 0x4c
   2e440:	adds	r4, r0, r6
   2e444:	orr	r5, r5, ip, lsr #9
   2e448:	str	r5, [sp, #3144]	; 0xc48
   2e44c:	adc	r5, r1, r7
   2e450:	ldrd	r6, [sp, #152]	; 0x98
   2e454:	strd	r4, [sp]
   2e458:	lsl	ip, ip, #23
   2e45c:	adds	r2, r2, r6
   2e460:	ldr	r5, [sp, #72]	; 0x48
   2e464:	adc	r3, r3, r7
   2e468:	ldrd	r6, [sp, #40]	; 0x28
   2e46c:	orr	ip, ip, r5, lsr #9
   2e470:	adds	r6, r6, r2
   2e474:	add	r5, sp, #3072	; 0xc00
   2e478:	adc	r7, r7, r3
   2e47c:	add	r3, sp, #3072	; 0xc00
   2e480:	str	ip, [sp, #3148]	; 0xc4c
   2e484:	ldrd	r0, [r5, #56]	; 0x38
   2e488:	ldrd	r4, [r5, #64]	; 0x40
   2e48c:	ldrd	r2, [r3, #72]	; 0x48
   2e490:	eor	r0, r0, r4
   2e494:	eor	r1, r1, r5
   2e498:	strd	r6, [sp, #40]	; 0x28
   2e49c:	eor	r0, r0, r2
   2e4a0:	eor	r1, r1, r3
   2e4a4:	ldrd	r6, [sp, #72]	; 0x48
   2e4a8:	ldrd	r2, [sp, #64]	; 0x40
   2e4ac:	ldr	r5, [sp]
   2e4b0:	bic	r7, r3, r7
   2e4b4:	ldr	r3, [sp, #4]
   2e4b8:	bic	r6, r2, r6
   2e4bc:	lsl	r4, r5, #30
   2e4c0:	lsr	ip, r5, #28
   2e4c4:	orr	r4, r4, r3, lsr #2
   2e4c8:	orr	ip, ip, r3, lsl #4
   2e4cc:	str	r4, [sp, #3152]	; 0xc50
   2e4d0:	lsl	r4, r3, #30
   2e4d4:	str	ip, [sp, #3160]	; 0xc58
   2e4d8:	lsr	ip, r3, #28
   2e4dc:	ldrd	r2, [sp, #40]	; 0x28
   2e4e0:	adds	r2, r2, r0
   2e4e4:	adc	r3, r3, r1
   2e4e8:	strd	r2, [sp, #40]	; 0x28
   2e4ec:	ldrd	r2, [sp, #48]	; 0x30
   2e4f0:	ldrd	r0, [sp, #72]	; 0x48
   2e4f4:	and	r1, r1, r3
   2e4f8:	ldr	r3, [sp]
   2e4fc:	and	r0, r0, r2
   2e500:	eor	r1, r1, r7
   2e504:	eor	r0, r0, r6
   2e508:	ldr	r6, [sp, #4]
   2e50c:	orr	r4, r4, r3, lsr #2
   2e510:	mov	r5, r3
   2e514:	str	r4, [sp, #3156]	; 0xc54
   2e518:	orr	ip, ip, r3, lsl #4
   2e51c:	lsl	r4, r3, #25
   2e520:	ldrd	r2, [sp, #40]	; 0x28
   2e524:	str	ip, [sp, #3164]	; 0xc5c
   2e528:	orr	r4, r4, r6, lsr #7
   2e52c:	adds	r2, r2, r0
   2e530:	str	r4, [sp, #3168]	; 0xc60
   2e534:	adc	r3, r3, r1
   2e538:	lsl	ip, r6, #25
   2e53c:	adds	r4, r2, r8
   2e540:	orr	ip, ip, r5, lsr #7
   2e544:	adc	r5, r3, r9
   2e548:	add	r9, sp, #3072	; 0xc00
   2e54c:	ldrd	r6, [sp, #8]
   2e550:	ldrd	r0, [r9, #80]	; 0x50
   2e554:	ldrd	r8, [r9, #88]	; 0x58
   2e558:	eor	r6, r6, sl
   2e55c:	strd	r4, [sp, #40]	; 0x28
   2e560:	eor	r7, r7, fp
   2e564:	ldrd	r4, [sp]
   2e568:	eor	r1, r1, r9
   2e56c:	add	r9, sp, #3072	; 0xc00
   2e570:	str	ip, [sp, #3172]	; 0xc64
   2e574:	and	r6, r6, r4
   2e578:	and	r7, r7, r5
   2e57c:	ldrd	r4, [sp, #8]
   2e580:	eor	r0, r0, r8
   2e584:	ldrd	r8, [r9, #96]	; 0x60
   2e588:	and	r4, r4, sl
   2e58c:	ldr	ip, [sp, #40]	; 0x28
   2e590:	eor	r4, r4, r6
   2e594:	eor	r0, r0, r8
   2e598:	adds	r0, r0, r4
   2e59c:	ldr	r4, [sp, #44]	; 0x2c
   2e5a0:	and	r5, r5, fp
   2e5a4:	eor	r1, r1, r9
   2e5a8:	eor	r5, r5, r7
   2e5ac:	ldr	r7, [sp, #40]	; 0x28
   2e5b0:	adc	r1, r1, r5
   2e5b4:	lsr	r6, ip, #18
   2e5b8:	mov	r5, r4
   2e5bc:	adds	r8, r0, r2
   2e5c0:	orr	r6, r6, r4, lsl #14
   2e5c4:	lsr	ip, ip, #14
   2e5c8:	str	r6, [sp, #3176]	; 0xc68
   2e5cc:	mov	r6, r5
   2e5d0:	adc	r9, r1, r3
   2e5d4:	orr	ip, ip, r5, lsl #18
   2e5d8:	lsl	r1, r6, #23
   2e5dc:	str	ip, [sp, #3184]	; 0xc70
   2e5e0:	lsr	r4, r4, #18
   2e5e4:	lsl	ip, r7, #23
   2e5e8:	lsr	r5, r5, #14
   2e5ec:	orr	r4, r4, r7, lsl #14
   2e5f0:	orr	r5, r5, r7, lsl #18
   2e5f4:	orr	ip, ip, r6, lsr #9
   2e5f8:	orr	r1, r1, r7, lsr #9
   2e5fc:	ldrd	r6, [sp, #160]	; 0xa0
   2e600:	movw	r2, #3812	; 0xee4
   2e604:	movt	r2, #48879	; 0xbeef
   2e608:	adds	r2, r2, r6
   2e60c:	movw	r3, #32711	; 0x7fc7
   2e610:	movt	r3, #48985	; 0xbf59
   2e614:	str	r5, [sp, #3188]	; 0xc74
   2e618:	adc	r3, r3, r7
   2e61c:	add	r7, sp, #3072	; 0xc00
   2e620:	str	r4, [sp, #3180]	; 0xc6c
   2e624:	lsl	r0, r8, #30
   2e628:	ldrd	r4, [r7, #104]	; 0x68
   2e62c:	orr	r0, r0, r9, lsr #2
   2e630:	ldrd	r6, [r7, #112]	; 0x70
   2e634:	str	ip, [sp, #3192]	; 0xc78
   2e638:	lsl	ip, r9, #30
   2e63c:	eor	r4, r4, r6
   2e640:	eor	r5, r5, r7
   2e644:	ldrd	r6, [sp, #64]	; 0x40
   2e648:	orr	ip, ip, r8, lsr #2
   2e64c:	str	r1, [sp, #3196]	; 0xc7c
   2e650:	lsr	r1, r8, #28
   2e654:	adds	r6, r6, r2
   2e658:	orr	r1, r1, r9, lsl #4
   2e65c:	adc	r7, r7, r3
   2e660:	strd	r6, [sp, #104]	; 0x68
   2e664:	add	r6, sp, #3072	; 0xc00
   2e668:	str	r0, [sp, #3200]	; 0xc80
   2e66c:	str	r1, [sp, #3208]	; 0xc88
   2e670:	lsr	r1, r9, #28
   2e674:	ldrd	r2, [r6, #120]	; 0x78
   2e678:	orr	r1, r1, r8, lsl #4
   2e67c:	lsl	r0, r8, #25
   2e680:	eor	r2, r2, r4
   2e684:	eor	r3, r3, r5
   2e688:	strd	r2, [sp, #64]	; 0x40
   2e68c:	orr	r0, r0, r9, lsr #7
   2e690:	ldrd	r4, [sp, #48]	; 0x30
   2e694:	ldrd	r2, [sp, #40]	; 0x28
   2e698:	ldrd	r6, [sp, #72]	; 0x48
   2e69c:	bic	r2, r4, r2
   2e6a0:	bic	r3, r5, r3
   2e6a4:	ldrd	r4, [sp, #40]	; 0x28
   2e6a8:	strd	r2, [sp, #176]	; 0xb0
   2e6ac:	and	r4, r4, r6
   2e6b0:	ldrd	r2, [sp, #104]	; 0x68
   2e6b4:	and	r5, r5, r7
   2e6b8:	ldrd	r6, [sp, #64]	; 0x40
   2e6bc:	str	r1, [sp, #3212]	; 0xc8c
   2e6c0:	lsl	r1, r9, #25
   2e6c4:	adds	r2, r2, r6
   2e6c8:	str	r0, [sp, #3216]	; 0xc90
   2e6cc:	adc	r3, r3, r7
   2e6d0:	strd	r2, [sp, #64]	; 0x40
   2e6d4:	ldrd	r2, [sp, #176]	; 0xb0
   2e6d8:	orr	r1, r1, r8, lsr #7
   2e6dc:	ldrd	r6, [sp]
   2e6e0:	eor	r4, r4, r2
   2e6e4:	eor	r5, r5, r3
   2e6e8:	ldrd	r2, [sp, #8]
   2e6ec:	str	r1, [sp, #3220]	; 0xc94
   2e6f0:	ldrd	r0, [sp, #64]	; 0x40
   2e6f4:	eor	r7, r7, r3
   2e6f8:	add	r3, sp, #3072	; 0xc00
   2e6fc:	str	ip, [sp, #3204]	; 0xc84
   2e700:	adds	r0, r0, r4
   2e704:	eor	r6, r6, r2
   2e708:	adc	r1, r1, r5
   2e70c:	ldrd	r4, [r3, #128]	; 0x80
   2e710:	ldrd	r2, [r3, #136]	; 0x88
   2e714:	and	r6, r6, r8
   2e718:	and	r7, r7, r9
   2e71c:	eor	r4, r4, r2
   2e720:	eor	r5, r5, r3
   2e724:	ldrd	r2, [sp, #8]
   2e728:	strd	r4, [sp, #104]	; 0x68
   2e72c:	ldrd	r4, [sp]
   2e730:	and	r4, r4, r2
   2e734:	adds	r2, r0, sl
   2e738:	and	r5, r5, r3
   2e73c:	adc	r3, r1, fp
   2e740:	add	fp, sp, #3072	; 0xc00
   2e744:	strd	r2, [sp, #64]	; 0x40
   2e748:	ldrd	r2, [sp, #104]	; 0x68
   2e74c:	eor	r4, r4, r6
   2e750:	ldrd	sl, [fp, #144]	; 0x90
   2e754:	eor	r5, r5, r7
   2e758:	ldr	ip, [sp, #64]	; 0x40
   2e75c:	movw	r6, #36802	; 0x8fc2
   2e760:	eor	r2, r2, sl
   2e764:	eor	r3, r3, fp
   2e768:	adds	r2, r2, r4
   2e76c:	movt	r6, #15784	; 0x3da8
   2e770:	adc	r3, r3, r5
   2e774:	adds	sl, r2, r0
   2e778:	ldr	r0, [sp, #68]	; 0x44
   2e77c:	lsr	r4, ip, #18
   2e780:	adc	fp, r3, r1
   2e784:	lsr	ip, ip, #14
   2e788:	movw	r7, #3059	; 0xbf3
   2e78c:	movt	r7, #50912	; 0xc6e0
   2e790:	orr	r4, r4, r0, lsl #14
   2e794:	str	r4, [sp, #3224]	; 0xc98
   2e798:	ldr	r4, [sp, #64]	; 0x40
   2e79c:	lsr	r2, r0, #18
   2e7a0:	lsr	r1, r0, #14
   2e7a4:	orr	ip, ip, r0, lsl #18
   2e7a8:	str	ip, [sp, #3232]	; 0xca0
   2e7ac:	lsl	ip, fp, #30
   2e7b0:	orr	r2, r2, r4, lsl #14
   2e7b4:	orr	r1, r1, r4, lsl #18
   2e7b8:	lsl	r3, r4, #23
   2e7bc:	str	r2, [sp, #3228]	; 0xc9c
   2e7c0:	str	r1, [sp, #3236]	; 0xca4
   2e7c4:	lsl	r2, sl, #30
   2e7c8:	lsl	r1, r0, #23
   2e7cc:	orr	r3, r3, r0, lsr #9
   2e7d0:	orr	r1, r1, r4, lsr #9
   2e7d4:	orr	r2, r2, fp, lsr #2
   2e7d8:	str	r3, [sp, #3240]	; 0xca8
   2e7dc:	lsr	r3, sl, #28
   2e7e0:	str	r1, [sp, #3244]	; 0xcac
   2e7e4:	orr	r3, r3, fp, lsl #4
   2e7e8:	str	r2, [sp, #3248]	; 0xcb0
   2e7ec:	lsr	r2, fp, #28
   2e7f0:	ldrd	r0, [sp, #168]	; 0xa8
   2e7f4:	orr	r2, r2, sl, lsl #4
   2e7f8:	str	r3, [sp, #3256]	; 0xcb8
   2e7fc:	lsl	r3, sl, #25
   2e800:	adds	r0, r0, r6
   2e804:	str	r2, [sp, #3260]	; 0xcbc
   2e808:	adc	r1, r1, r7
   2e80c:	add	r7, sp, #3072	; 0xc00
   2e810:	orr	r3, r3, fp, lsr #7
   2e814:	str	r3, [sp, #3264]	; 0xcc0
   2e818:	ldrd	r4, [r7, #152]	; 0x98
   2e81c:	orr	ip, ip, sl, lsr #2
   2e820:	ldrd	r6, [r7, #160]	; 0xa0
   2e824:	ldrd	r2, [sp, #48]	; 0x30
   2e828:	eor	r5, r5, r7
   2e82c:	add	r7, sp, #3072	; 0xc00
   2e830:	adds	r2, r2, r0
   2e834:	eor	r4, r4, r6
   2e838:	adc	r3, r3, r1
   2e83c:	ldrd	r6, [r7, #168]	; 0xa8
   2e840:	strd	r2, [sp, #48]	; 0x30
   2e844:	ldrd	r0, [sp, #72]	; 0x48
   2e848:	eor	r4, r4, r6
   2e84c:	ldrd	r2, [sp, #64]	; 0x40
   2e850:	eor	r5, r5, r7
   2e854:	ldrd	r6, [sp, #64]	; 0x40
   2e858:	bic	r2, r0, r2
   2e85c:	bic	r3, r1, r3
   2e860:	ldrd	r0, [sp, #40]	; 0x28
   2e864:	str	ip, [sp, #3252]	; 0xcb4
   2e868:	lsl	ip, fp, #25
   2e86c:	and	r6, r6, r0
   2e870:	and	r7, r7, r1
   2e874:	ldrd	r0, [sp, #48]	; 0x30
   2e878:	eor	r2, r2, r6
   2e87c:	eor	r3, r3, r7
   2e880:	orr	ip, ip, sl, lsr #7
   2e884:	adds	r0, r0, r4
   2e888:	str	ip, [sp, #3268]	; 0xcc4
   2e88c:	adc	r1, r1, r5
   2e890:	strd	r0, [sp, #48]	; 0x30
   2e894:	add	r1, sp, #3072	; 0xc00
   2e898:	ldrd	r4, [sp]
   2e89c:	ldrd	r6, [r1, #176]	; 0xb0
   2e8a0:	eor	r4, r4, r8
   2e8a4:	ldrd	r0, [r1, #184]	; 0xb8
   2e8a8:	eor	r5, r5, r9
   2e8ac:	eor	r6, r6, r0
   2e8b0:	eor	r7, r7, r1
   2e8b4:	ldrd	r0, [sp, #48]	; 0x30
   2e8b8:	strd	r6, [sp, #104]	; 0x68
   2e8bc:	and	r6, r4, sl
   2e8c0:	and	r7, r5, fp
   2e8c4:	strd	r6, [sp, #176]	; 0xb0
   2e8c8:	add	r7, sp, #3072	; 0xc00
   2e8cc:	adds	r2, r2, r0
   2e8d0:	ldrd	r4, [sp, #104]	; 0x68
   2e8d4:	adc	r3, r3, r1
   2e8d8:	ldrd	r6, [r7, #192]	; 0xc0
   2e8dc:	ldrd	r0, [sp]
   2e8e0:	eor	r4, r4, r6
   2e8e4:	eor	r5, r5, r7
   2e8e8:	strd	r4, [sp, #48]	; 0x30
   2e8ec:	and	r0, r0, r8
   2e8f0:	ldrd	r4, [sp, #176]	; 0xb0
   2e8f4:	and	r1, r1, r9
   2e8f8:	ldrd	r6, [sp, #48]	; 0x30
   2e8fc:	eor	r4, r4, r0
   2e900:	eor	r5, r5, r1
   2e904:	adds	r4, r4, r6
   2e908:	movw	r0, #42789	; 0xa725
   2e90c:	adc	r5, r5, r7
   2e910:	ldrd	r6, [sp, #8]
   2e914:	movt	r0, #37642	; 0x930a
   2e918:	movw	r1, #37191	; 0x9147
   2e91c:	adds	r6, r6, r2
   2e920:	movt	r1, #54695	; 0xd5a7
   2e924:	adc	r7, r7, r3
   2e928:	strd	r6, [sp, #104]	; 0x68
   2e92c:	adds	r6, r4, r2
   2e930:	ldr	ip, [sp, #108]	; 0x6c
   2e934:	adc	r7, r5, r3
   2e938:	strd	r6, [sp, #8]
   2e93c:	ldr	r7, [sp, #104]	; 0x68
   2e940:	ldrd	r2, [sp, #88]	; 0x58
   2e944:	adds	r2, r2, r0
   2e948:	lsr	r0, r7, #18
   2e94c:	adc	r3, r3, r1
   2e950:	orr	r0, r0, ip, lsl #14
   2e954:	lsr	r1, r7, #14
   2e958:	str	r0, [sp, #3272]	; 0xcc8
   2e95c:	ldr	r6, [sp, #108]	; 0x6c
   2e960:	mov	r0, ip
   2e964:	orr	r1, r1, r0, lsl #18
   2e968:	lsr	ip, ip, #18
   2e96c:	lsr	r0, r0, #14
   2e970:	str	r1, [sp, #3280]	; 0xcd0
   2e974:	mov	r4, r7
   2e978:	orr	ip, ip, r7, lsl #14
   2e97c:	orr	r0, r0, r7, lsl #18
   2e980:	lsl	r1, r7, #23
   2e984:	add	r7, sp, #3072	; 0xc00
   2e988:	orr	r1, r1, r6, lsr #9
   2e98c:	str	r1, [sp, #3288]	; 0xcd8
   2e990:	lsl	r1, r6, #23
   2e994:	str	ip, [sp, #3276]	; 0xccc
   2e998:	orr	r1, r1, r4, lsr #9
   2e99c:	str	r0, [sp, #3284]	; 0xcd4
   2e9a0:	ldrd	r4, [r7, #200]	; 0xc8
   2e9a4:	ldrd	r6, [r7, #208]	; 0xd0
   2e9a8:	ldr	ip, [sp, #8]
   2e9ac:	eor	r4, r4, r6
   2e9b0:	eor	r5, r5, r7
   2e9b4:	ldrd	r6, [sp, #72]	; 0x48
   2e9b8:	str	r1, [sp, #3292]	; 0xcdc
   2e9bc:	lsr	r1, ip, #28
   2e9c0:	adds	r6, r6, r2
   2e9c4:	ldr	r2, [sp, #8]
   2e9c8:	adc	r7, r7, r3
   2e9cc:	strd	r6, [sp, #72]	; 0x48
   2e9d0:	ldr	r7, [sp, #12]
   2e9d4:	lsl	r0, ip, #30
   2e9d8:	ldr	r3, [sp, #8]
   2e9dc:	orr	r1, r1, r7, lsl #4
   2e9e0:	str	r1, [sp, #3304]	; 0xce8
   2e9e4:	lsl	r1, r2, #25
   2e9e8:	add	r2, sp, #3072	; 0xc00
   2e9ec:	orr	r0, r0, r7, lsr #2
   2e9f0:	lsl	ip, r7, #30
   2e9f4:	str	r0, [sp, #3296]	; 0xce0
   2e9f8:	lsr	r0, r7, #28
   2e9fc:	ldrd	r6, [r2, #216]	; 0xd8
   2ea00:	orr	ip, ip, r3, lsr #2
   2ea04:	str	ip, [sp, #3300]	; 0xce4
   2ea08:	orr	r0, r0, r3, lsl #4
   2ea0c:	ldr	ip, [sp, #12]
   2ea10:	eor	r6, r6, r4
   2ea14:	eor	r7, r7, r5
   2ea18:	ldrd	r4, [sp, #104]	; 0x68
   2ea1c:	strd	r6, [sp, #48]	; 0x30
   2ea20:	ldrd	r6, [sp, #40]	; 0x28
   2ea24:	orr	r1, r1, ip, lsr #7
   2ea28:	str	r0, [sp, #3308]	; 0xcec
   2ea2c:	bic	r4, r6, r4
   2ea30:	bic	r5, r7, r5
   2ea34:	str	r1, [sp, #3312]	; 0xcf0
   2ea38:	strd	r4, [sp, #176]	; 0xb0
   2ea3c:	ldrd	r0, [sp, #64]	; 0x40
   2ea40:	ldrd	r4, [sp, #104]	; 0x68
   2ea44:	ldrd	r2, [sp, #48]	; 0x30
   2ea48:	ldrd	r6, [sp, #72]	; 0x48
   2ea4c:	and	r5, r5, r1
   2ea50:	lsl	r1, ip, #25
   2ea54:	ldr	ip, [sp, #8]
   2ea58:	adds	r6, r6, r2
   2ea5c:	and	r4, r4, r0
   2ea60:	adc	r7, r7, r3
   2ea64:	strd	r6, [sp, #48]	; 0x30
   2ea68:	ldrd	r6, [sp, #176]	; 0xb0
   2ea6c:	orr	r1, r1, ip, lsr #7
   2ea70:	str	r1, [sp, #3316]	; 0xcf4
   2ea74:	ldrd	r0, [sp, #48]	; 0x30
   2ea78:	eor	r4, r4, r6
   2ea7c:	eor	r5, r5, r7
   2ea80:	eor	r6, sl, r8
   2ea84:	adds	r0, r0, r4
   2ea88:	eor	r7, fp, r9
   2ea8c:	adc	r1, r1, r5
   2ea90:	add	r5, sp, #3072	; 0xc00
   2ea94:	ldrd	r2, [r5, #224]	; 0xe0
   2ea98:	ldrd	r4, [r5, #232]	; 0xe8
   2ea9c:	eor	r2, r2, r4
   2eaa0:	eor	r3, r3, r5
   2eaa4:	strd	r2, [sp, #48]	; 0x30
   2eaa8:	ldrd	r4, [sp]
   2eaac:	ldrd	r2, [sp, #8]
   2eab0:	adds	r4, r4, r0
   2eab4:	adc	r5, r5, r1
   2eab8:	strd	r4, [sp, #176]	; 0xb0
   2eabc:	add	r5, sp, #3072	; 0xc00
   2eac0:	and	r2, r2, r6
   2eac4:	and	r3, r3, r7
   2eac8:	ldrd	r6, [sp, #48]	; 0x30
   2eacc:	ldrd	r4, [r5, #240]	; 0xf0
   2ead0:	strd	r2, [sp, #72]	; 0x48
   2ead4:	and	r2, sl, r8
   2ead8:	eor	r6, r6, r4
   2eadc:	eor	r7, r7, r5
   2eae0:	strd	r6, [sp]
   2eae4:	and	r3, fp, r9
   2eae8:	ldrd	r6, [sp, #72]	; 0x48
   2eaec:	ldrd	r4, [sp]
   2eaf0:	eor	r2, r2, r6
   2eaf4:	eor	r3, r3, r7
   2eaf8:	ldr	r7, [sp, #176]	; 0xb0
   2eafc:	adds	r4, r4, r2
   2eb00:	adc	r5, r5, r3
   2eb04:	adds	r6, r4, r0
   2eb08:	ldr	r4, [sp, #176]	; 0xb0
   2eb0c:	add	r0, sp, #3328	; 0xd00
   2eb10:	lsr	r2, r7, #18
   2eb14:	lsr	r3, r7, #14
   2eb18:	adc	r7, r5, r1
   2eb1c:	strd	r6, [sp]
   2eb20:	ldr	r7, [sp, #180]	; 0xb4
   2eb24:	movw	r6, #33391	; 0x826f
   2eb28:	ldr	ip, [sp]
   2eb2c:	movt	r6, #57347	; 0xe003
   2eb30:	lsr	r1, r7, #14
   2eb34:	orr	r2, r2, r7, lsl #14
   2eb38:	orr	r1, r1, r4, lsl #18
   2eb3c:	str	r1, [sp, #3332]	; 0xd04
   2eb40:	lsl	r1, r7, #23
   2eb44:	str	r2, [sp, #3320]	; 0xcf8
   2eb48:	orr	r1, r1, r4, lsr #9
   2eb4c:	str	r1, [sp, #3340]	; 0xd0c
   2eb50:	ldr	r1, [sp, #4]
   2eb54:	lsr	r2, r7, #18
   2eb58:	orr	r3, r3, r7, lsl #18
   2eb5c:	orr	r2, r2, r4, lsl #14
   2eb60:	str	r3, [sp, #3328]	; 0xd00
   2eb64:	lsl	r3, r4, #23
   2eb68:	str	r2, [sp, #3324]	; 0xcfc
   2eb6c:	lsl	r2, ip, #30
   2eb70:	ldrd	r4, [sp, #112]	; 0x70
   2eb74:	orr	r3, r3, r7, lsr #9
   2eb78:	orr	r2, r2, r1, lsr #2
   2eb7c:	str	r3, [sp, #3336]	; 0xd08
   2eb80:	str	r2, [sp, #3344]	; 0xd10
   2eb84:	lsr	r3, ip, #28
   2eb88:	mov	r2, r1
   2eb8c:	lsl	r1, r1, #30
   2eb90:	orr	r3, r3, r2, lsl #4
   2eb94:	orr	r1, r1, ip, lsr #2
   2eb98:	lsr	r2, r2, #28
   2eb9c:	str	r1, [sp, #3348]	; 0xd14
   2eba0:	add	r1, sp, #3072	; 0xc00
   2eba4:	adds	r6, r6, r4
   2eba8:	orr	r2, r2, ip, lsl #4
   2ebac:	movw	r7, #25425	; 0x6351
   2ebb0:	str	r2, [sp, #3356]	; 0xd1c
   2ebb4:	movt	r7, #1738	; 0x6ca
   2ebb8:	ldr	r2, [sp, #4]
   2ebbc:	adc	r7, r7, r5
   2ebc0:	ldrd	r4, [r1, #248]	; 0xf8
   2ebc4:	ldrd	r0, [r0]
   2ebc8:	str	r3, [sp, #3352]	; 0xd18
   2ebcc:	lsl	r3, ip, #25
   2ebd0:	eor	r5, r5, r1
   2ebd4:	orr	r3, r3, r2, lsr #7
   2ebd8:	lsl	r1, r2, #25
   2ebdc:	str	r3, [sp, #3360]	; 0xd20
   2ebe0:	ldrd	r2, [sp, #40]	; 0x28
   2ebe4:	eor	r4, r4, r0
   2ebe8:	orr	r1, r1, ip, lsr #7
   2ebec:	adds	r2, r2, r6
   2ebf0:	adc	r3, r3, r7
   2ebf4:	add	r7, sp, #3584	; 0xe00
   2ebf8:	strd	r2, [sp, #40]	; 0x28
   2ebfc:	ldrd	r6, [r7, #-248]	; 0xffffff08
   2ec00:	ldrd	r2, [sp, #176]	; 0xb0
   2ec04:	eor	r4, r4, r6
   2ec08:	eor	r5, r5, r7
   2ec0c:	ldrd	r6, [sp, #64]	; 0x40
   2ec10:	str	r1, [sp, #3364]	; 0xd24
   2ec14:	bic	r2, r6, r2
   2ec18:	ldrd	r0, [sp, #176]	; 0xb0
   2ec1c:	bic	r3, r7, r3
   2ec20:	ldrd	r6, [sp, #104]	; 0x68
   2ec24:	and	r0, r0, r6
   2ec28:	and	r1, r1, r7
   2ec2c:	ldrd	r6, [sp, #40]	; 0x28
   2ec30:	eor	r2, r2, r0
   2ec34:	eor	r3, r3, r1
   2ec38:	adds	r6, r6, r4
   2ec3c:	adc	r7, r7, r5
   2ec40:	add	r5, sp, #3584	; 0xe00
   2ec44:	strd	r6, [sp, #40]	; 0x28
   2ec48:	ldrd	r0, [r5, #-240]	; 0xffffff10
   2ec4c:	ldrd	r4, [r5, #-232]	; 0xffffff18
   2ec50:	ldrd	r6, [sp, #8]
   2ec54:	eor	r0, r0, r4
   2ec58:	eor	r1, r1, r5
   2ec5c:	strd	r0, [sp, #48]	; 0x30
   2ec60:	eor	r6, r6, sl
   2ec64:	ldrd	r0, [sp]
   2ec68:	eor	r7, r7, fp
   2ec6c:	ldrd	r4, [sp, #40]	; 0x28
   2ec70:	and	r0, r0, r6
   2ec74:	and	r1, r1, r7
   2ec78:	strd	r0, [sp, #72]	; 0x48
   2ec7c:	add	r1, sp, #3584	; 0xe00
   2ec80:	adds	r2, r2, r4
   2ec84:	ldrd	r6, [sp, #48]	; 0x30
   2ec88:	ldrd	r0, [r1, #-224]	; 0xffffff20
   2ec8c:	adc	r3, r3, r5
   2ec90:	ldrd	r4, [sp, #8]
   2ec94:	eor	r6, r6, r0
   2ec98:	eor	r7, r7, r1
   2ec9c:	strd	r6, [sp, #48]	; 0x30
   2eca0:	and	r4, r4, sl
   2eca4:	ldrd	r6, [sp, #72]	; 0x48
   2eca8:	and	r5, r5, fp
   2ecac:	adds	r0, r2, r8
   2ecb0:	eor	r4, r4, r6
   2ecb4:	eor	r5, r5, r7
   2ecb8:	ldrd	r6, [sp, #48]	; 0x30
   2ecbc:	adc	r1, r3, r9
   2ecc0:	ldrd	r8, [sp, #208]	; 0xd0
   2ecc4:	strd	r0, [sp, #40]	; 0x28
   2ecc8:	adds	r4, r4, r6
   2eccc:	ldrd	r0, [sp, #24]
   2ecd0:	adc	r5, r5, r7
   2ecd4:	adds	r8, r8, r0
   2ecd8:	adc	r9, r9, r1
   2ecdc:	adds	r6, r4, r2
   2ece0:	ldrd	r0, [sp, #144]	; 0x90
   2ece4:	adc	r7, r5, r3
   2ece8:	ldrd	r4, [sp, #216]	; 0xd8
   2ecec:	adds	r8, r8, r0
   2ecf0:	strd	r6, [sp, #48]	; 0x30
   2ecf4:	adc	r9, r9, r1
   2ecf8:	adds	r4, r4, r8
   2ecfc:	ldrd	r6, [sp, #16]
   2ed00:	adc	r5, r5, r9
   2ed04:	strd	r4, [sp, #24]
   2ed08:	ldrd	r4, [sp, #240]	; 0xf0
   2ed0c:	ldr	r1, [sp, #40]	; 0x28
   2ed10:	adds	r4, r4, r6
   2ed14:	adc	r5, r5, r7
   2ed18:	ldr	r7, [sp, #44]	; 0x2c
   2ed1c:	lsr	r2, r1, #18
   2ed20:	lsr	r3, r1, #14
   2ed24:	lsl	r1, r1, #23
   2ed28:	mov	r9, r7
   2ed2c:	orr	r2, r2, r7, lsl #14
   2ed30:	orr	r3, r3, r7, lsl #18
   2ed34:	lsr	ip, r7, #18
   2ed38:	lsr	r0, r7, #14
   2ed3c:	ldrd	r6, [sp, #152]	; 0x98
   2ed40:	str	r2, [sp, #3368]	; 0xd28
   2ed44:	orr	r1, r1, r9, lsr #9
   2ed48:	adds	r4, r4, r6
   2ed4c:	str	r3, [sp, #3376]	; 0xd30
   2ed50:	adc	r5, r5, r7
   2ed54:	ldr	r7, [sp, #40]	; 0x28
   2ed58:	ldr	r3, [sp, #48]	; 0x30
   2ed5c:	movw	r6, #28272	; 0x6e70
   2ed60:	movt	r6, #2574	; 0xa0e
   2ed64:	orr	ip, ip, r7, lsl #14
   2ed68:	str	ip, [sp, #3372]	; 0xd2c
   2ed6c:	ldr	r8, [sp, #40]	; 0x28
   2ed70:	lsl	r2, r3, #30
   2ed74:	str	r1, [sp, #3384]	; 0xd38
   2ed78:	lsl	r1, r9, #23
   2ed7c:	ldr	ip, [sp, #48]	; 0x30
   2ed80:	lsr	r3, r3, #28
   2ed84:	orr	r0, r0, r8, lsl #18
   2ed88:	ldrd	r8, [sp, #200]	; 0xc8
   2ed8c:	str	r0, [sp, #3380]	; 0xd34
   2ed90:	movw	r7, #10599	; 0x2967
   2ed94:	adds	r8, r8, r4
   2ed98:	ldr	r0, [sp, #52]	; 0x34
   2ed9c:	adc	r9, r9, r5
   2eda0:	strd	r8, [sp, #16]
   2eda4:	ldr	r9, [sp, #40]	; 0x28
   2eda8:	movt	r7, #5161	; 0x1429
   2edac:	orr	r2, r2, r0, lsr #2
   2edb0:	orr	r3, r3, r0, lsl #4
   2edb4:	str	r2, [sp, #3392]	; 0xd40
   2edb8:	lsl	r2, r0, #30
   2edbc:	orr	r1, r1, r9, lsr #9
   2edc0:	str	r1, [sp, #3388]	; 0xd3c
   2edc4:	add	r1, sp, #3584	; 0xe00
   2edc8:	lsr	r0, r0, #28
   2edcc:	orr	r0, r0, ip, lsl #4
   2edd0:	str	r0, [sp, #3404]	; 0xd4c
   2edd4:	ldrd	r4, [r1, #-216]	; 0xffffff28
   2edd8:	orr	r2, r2, ip, lsr #2
   2eddc:	ldrd	r0, [r1, #-208]	; 0xffffff30
   2ede0:	ldrd	r8, [sp, #184]	; 0xb8
   2ede4:	eor	r5, r5, r1
   2ede8:	ldr	r1, [sp, #24]
   2edec:	str	r2, [sp, #3396]	; 0xd44
   2edf0:	adds	r6, r6, r8
   2edf4:	ldr	r2, [sp, #52]	; 0x34
   2edf8:	adc	r7, r7, r9
   2edfc:	eor	r4, r4, r0
   2ee00:	ldrd	r8, [sp]
   2ee04:	lsr	r1, r1, #6
   2ee08:	str	r1, [sp, #608]	; 0x260
   2ee0c:	ldrd	r0, [sp, #8]
   2ee10:	str	r3, [sp, #3400]	; 0xd48
   2ee14:	lsl	r3, ip, #25
   2ee18:	orr	r3, r3, r2, lsr #7
   2ee1c:	eor	r9, r9, r1
   2ee20:	str	r3, [sp, #3408]	; 0xd50
   2ee24:	add	r1, sp, #3584	; 0xe00
   2ee28:	lsl	r3, r2, #25
   2ee2c:	eor	r8, r8, r0
   2ee30:	orr	r3, r3, ip, lsr #7
   2ee34:	str	r3, [sp, #3412]	; 0xd54
   2ee38:	ldrd	r2, [sp, #64]	; 0x40
   2ee3c:	ldrd	r0, [r1, #-200]	; 0xffffff38
   2ee40:	adds	r6, r6, r2
   2ee44:	adc	r7, r7, r3
   2ee48:	eor	r4, r4, r0
   2ee4c:	ldrd	r2, [sp, #104]	; 0x68
   2ee50:	eor	r5, r5, r1
   2ee54:	ldrd	r0, [sp, #40]	; 0x28
   2ee58:	adds	r6, r6, r4
   2ee5c:	adc	r7, r7, r5
   2ee60:	ldrd	r4, [sp, #40]	; 0x28
   2ee64:	bic	r0, r2, r0
   2ee68:	bic	r1, r3, r1
   2ee6c:	ldrd	r2, [sp, #48]	; 0x30
   2ee70:	and	r2, r2, r8
   2ee74:	and	r3, r3, r9
   2ee78:	strd	r2, [sp, #64]	; 0x40
   2ee7c:	add	r9, sp, #3584	; 0xe00
   2ee80:	ldr	r3, [sp, #28]
   2ee84:	ldr	r8, [sp, #608]	; 0x260
   2ee88:	orr	r3, r8, r3, lsl #26
   2ee8c:	str	r3, [sp, #608]	; 0x260
   2ee90:	ldrd	r2, [sp, #176]	; 0xb0
   2ee94:	and	r4, r4, r2
   2ee98:	and	r5, r5, r3
   2ee9c:	ldrd	r2, [r9, #-192]	; 0xffffff40
   2eea0:	eor	r5, r5, r1
   2eea4:	ldrd	r8, [r9, #-184]	; 0xffffff48
   2eea8:	add	r1, sp, #3584	; 0xe00
   2eeac:	eor	r4, r4, r0
   2eeb0:	eor	r2, r2, r8
   2eeb4:	ldr	r8, [sp, #28]
   2eeb8:	ldrd	r0, [r1, #-176]	; 0xffffff50
   2eebc:	eor	r3, r3, r9
   2eec0:	eor	r2, r2, r0
   2eec4:	eor	r3, r3, r1
   2eec8:	lsr	r8, r8, #6
   2eecc:	str	r8, [sp, #612]	; 0x264
   2eed0:	ldrd	r8, [sp, #32]
   2eed4:	ldrd	r0, [sp, #248]	; 0xf8
   2eed8:	ldr	ip, [sp, #28]
   2eedc:	adds	r0, r0, r8
   2eee0:	adc	r1, r1, r9
   2eee4:	ldr	r9, [sp, #16]
   2eee8:	adds	r6, r6, r4
   2eeec:	adc	r7, r7, r5
   2eef0:	ldrd	r4, [sp]
   2eef4:	lsr	r9, r9, #6
   2eef8:	str	r9, [sp, #624]	; 0x270
   2eefc:	ldrd	r8, [sp, #8]
   2ef00:	and	r4, r4, r8
   2ef04:	and	r5, r5, r9
   2ef08:	ldrd	r8, [sp, #64]	; 0x40
   2ef0c:	eor	r4, r4, r8
   2ef10:	eor	r5, r5, r9
   2ef14:	ldrd	r8, [sp, #160]	; 0xa0
   2ef18:	adds	r0, r0, r8
   2ef1c:	mov	r8, ip
   2ef20:	adc	r1, r1, r9
   2ef24:	ldr	r9, [sp, #24]
   2ef28:	adds	r4, r4, r2
   2ef2c:	adc	r5, r5, r3
   2ef30:	lsl	r3, r9, #3
   2ef34:	mov	r2, r9
   2ef38:	orr	r3, r3, ip, lsr #29
   2ef3c:	str	r3, [sp, #3496]	; 0xda8
   2ef40:	lsr	r3, r9, #19
   2ef44:	ldr	r9, [sp, #20]
   2ef48:	orr	r3, r3, ip, lsl #13
   2ef4c:	str	r3, [sp, #3504]	; 0xdb0
   2ef50:	lsl	r3, ip, #3
   2ef54:	mov	ip, r2
   2ef58:	orr	r3, r3, r2, lsr #29
   2ef5c:	str	r3, [sp, #3500]	; 0xdac
   2ef60:	lsr	r3, r8, #19
   2ef64:	ldr	r2, [sp, #16]
   2ef68:	orr	r3, r3, ip, lsl #13
   2ef6c:	ldr	ip, [sp, #624]	; 0x270
   2ef70:	adds	r8, r6, sl
   2ef74:	str	r3, [sp, #3508]	; 0xdb4
   2ef78:	orr	r9, ip, r9, lsl #26
   2ef7c:	str	r9, [sp, #624]	; 0x270
   2ef80:	adc	r9, r7, fp
   2ef84:	strd	r8, [sp, #64]	; 0x40
   2ef88:	ldr	r9, [sp, #20]
   2ef8c:	lsl	r3, r2, #3
   2ef90:	adds	sl, r4, r6
   2ef94:	ldr	ip, [sp, #20]
   2ef98:	adc	fp, r5, r7
   2ef9c:	add	r5, sp, #512	; 0x200
   2efa0:	orr	r3, r3, r9, lsr #29
   2efa4:	str	r3, [sp, #3528]	; 0xdc8
   2efa8:	add	r3, sp, #3584	; 0xe00
   2efac:	ldrd	r4, [r5, #96]	; 0x60
   2efb0:	strd	sl, [sp, #72]	; 0x48
   2efb4:	add	r7, sp, #512	; 0x200
   2efb8:	ldrd	r8, [r3, #-88]	; 0xffffffa8
   2efbc:	ldrd	r2, [r3, #-80]	; 0xffffffb0
   2efc0:	ldr	r6, [sp, #64]	; 0x40
   2efc4:	eor	r8, r8, r2
   2efc8:	eor	r9, r9, r3
   2efcc:	eor	r8, r8, r4
   2efd0:	eor	r9, r9, r5
   2efd4:	adds	sl, r0, r8
   2efd8:	ldr	r3, [sp, #20]
   2efdc:	adc	fp, r1, r9
   2efe0:	add	r1, sp, #256	; 0x100
   2efe4:	strd	sl, [sp, #32]
   2efe8:	add	r9, sp, #3584	; 0xe00
   2efec:	ldr	fp, [sp, #16]
   2eff0:	lsr	r3, r3, #6
   2eff4:	ldrd	r4, [r1]
   2eff8:	ldrd	r0, [sp, #56]	; 0x38
   2effc:	lsr	r2, fp, #19
   2f000:	str	r3, [sp, #628]	; 0x274
   2f004:	adds	r4, r4, r0
   2f008:	orr	r2, r2, ip, lsl #13
   2f00c:	adc	r5, r5, r1
   2f010:	str	r2, [sp, #3536]	; 0xdd0
   2f014:	lsl	r1, ip, #3
   2f018:	lsr	r2, ip, #19
   2f01c:	orr	r1, r1, fp, lsr #29
   2f020:	orr	r2, r2, fp, lsl #13
   2f024:	str	r1, [sp, #3532]	; 0xdcc
   2f028:	lsr	r3, r6, #18
   2f02c:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   2f030:	str	r2, [sp, #3540]	; 0xdd4
   2f034:	ldrd	r8, [r9, #-48]	; 0xffffffd0
   2f038:	ldrd	sl, [sp, #168]	; 0xa8
   2f03c:	ldrd	r6, [r7, #112]	; 0x70
   2f040:	eor	r0, r0, r8
   2f044:	adds	r4, r4, sl
   2f048:	eor	r1, r1, r9
   2f04c:	eor	r0, r0, r6
   2f050:	adc	r5, r5, fp
   2f054:	eor	r1, r1, r7
   2f058:	adds	sl, r4, r0
   2f05c:	adc	fp, r5, r1
   2f060:	strd	sl, [sp, #56]	; 0x38
   2f064:	ldr	r4, [sp, #56]	; 0x38
   2f068:	ldr	fp, [sp, #32]
   2f06c:	ldr	ip, [sp, #36]	; 0x24
   2f070:	ldr	r6, [sp, #60]	; 0x3c
   2f074:	lsr	r5, r4, #6
   2f078:	lsl	r1, fp, #3
   2f07c:	lsr	r2, fp, #19
   2f080:	orr	r1, r1, ip, lsr #29
   2f084:	orr	r2, r2, ip, lsl #13
   2f088:	str	r1, [sp, #3560]	; 0xde8
   2f08c:	lsl	r1, sl, #3
   2f090:	str	r2, [sp, #3568]	; 0xdf0
   2f094:	lsr	r2, r4, #19
   2f098:	orr	r4, r5, r6, lsl #26
   2f09c:	ldr	r5, [sp, #56]	; 0x38
   2f0a0:	orr	r1, r1, r6, lsr #29
   2f0a4:	ldr	r8, [sp, #32]
   2f0a8:	str	r1, [sp, #3592]	; 0xe08
   2f0ac:	lsl	r1, ip, #3
   2f0b0:	orr	r1, r1, fp, lsr #29
   2f0b4:	str	r1, [sp, #3564]	; 0xdec
   2f0b8:	lsl	r1, r6, #3
   2f0bc:	orr	r2, r2, r6, lsl #13
   2f0c0:	orr	r1, r1, r5, lsr #29
   2f0c4:	str	r1, [sp, #3596]	; 0xe0c
   2f0c8:	add	r1, sp, #512	; 0x200
   2f0cc:	str	r2, [sp, #3600]	; 0xe10
   2f0d0:	mov	sl, fp
   2f0d4:	lsr	r8, r8, #6
   2f0d8:	mov	fp, r6
   2f0dc:	str	r8, [sp, #640]	; 0x280
   2f0e0:	lsr	r2, ip, #19
   2f0e4:	mov	r8, ip
   2f0e8:	orr	r2, r2, sl, lsl #13
   2f0ec:	lsr	r7, r8, #6
   2f0f0:	lsr	r8, fp, #6
   2f0f4:	ldrd	sl, [r1, #-248]	; 0xffffff08
   2f0f8:	ldrd	r0, [sp, #80]	; 0x50
   2f0fc:	str	r2, [sp, #3572]	; 0xdf4
   2f100:	lsr	r2, r6, #19
   2f104:	adds	sl, sl, r0
   2f108:	ldr	r9, [sp, #640]	; 0x280
   2f10c:	orr	r2, r2, r5, lsl #13
   2f110:	add	r5, sp, #3584	; 0xe00
   2f114:	adc	fp, fp, r1
   2f118:	add	r1, sp, #512	; 0x200
   2f11c:	orr	r9, r9, ip, lsl #26
   2f120:	str	r4, [sp, #656]	; 0x290
   2f124:	str	r9, [sp, #640]	; 0x280
   2f128:	str	r8, [sp, #660]	; 0x294
   2f12c:	ldrd	r8, [r5, #-24]	; 0xffffffe8
   2f130:	ldrd	r4, [r5, #-16]
   2f134:	str	r7, [sp, #644]	; 0x284
   2f138:	ldrd	r6, [r1, #-224]	; 0xffffff20
   2f13c:	eor	r9, r9, r5
   2f140:	ldrd	r0, [sp, #96]	; 0x60
   2f144:	add	r5, sp, #3584	; 0xe00
   2f148:	str	r2, [sp, #3604]	; 0xe14
   2f14c:	eor	r8, r8, r4
   2f150:	adds	r6, r6, r0
   2f154:	adc	r7, r7, r1
   2f158:	ldrd	r0, [r5, #8]
   2f15c:	ldrd	r4, [r5, #16]
   2f160:	eor	r0, r0, r4
   2f164:	eor	r1, r1, r5
   2f168:	ldrd	r4, [sp, #88]	; 0x58
   2f16c:	adds	sl, sl, r4
   2f170:	adc	fp, fp, r5
   2f174:	add	r5, sp, #512	; 0x200
   2f178:	ldrd	r4, [r5, #128]	; 0x80
   2f17c:	eor	r8, r8, r4
   2f180:	eor	r9, r9, r5
   2f184:	ldrd	r4, [sp, #112]	; 0x70
   2f188:	adds	r6, r6, r4
   2f18c:	adc	r7, r7, r5
   2f190:	add	r5, sp, #512	; 0x200
   2f194:	ldrd	r4, [r5, #144]	; 0x90
   2f198:	eor	r0, r0, r4
   2f19c:	adds	r4, sl, r8
   2f1a0:	eor	r1, r1, r5
   2f1a4:	adc	r5, fp, r9
   2f1a8:	add	fp, sp, #3584	; 0xe00
   2f1ac:	adds	r8, r6, r0
   2f1b0:	strd	r4, [sp, #80]	; 0x50
   2f1b4:	adc	r9, r7, r1
   2f1b8:	ldr	r6, [sp, #80]	; 0x50
   2f1bc:	add	r1, sp, #3584	; 0xe00
   2f1c0:	strd	r8, [sp, #96]	; 0x60
   2f1c4:	ldrd	r8, [fp, #24]
   2f1c8:	ldrd	sl, [fp, #32]
   2f1cc:	lsr	r6, r6, #6
   2f1d0:	ldr	r2, [sp, #80]	; 0x50
   2f1d4:	ldr	r7, [sp, #84]	; 0x54
   2f1d8:	eor	r8, r8, sl
   2f1dc:	ldrd	r4, [r1, #56]	; 0x38
   2f1e0:	eor	r9, r9, fp
   2f1e4:	ldrd	r0, [r1, #64]	; 0x40
   2f1e8:	ldr	sl, [sp, #96]	; 0x60
   2f1ec:	mov	fp, r7
   2f1f0:	str	r6, [sp, #672]	; 0x2a0
   2f1f4:	eor	r5, r5, r1
   2f1f8:	ldr	r6, [sp, #100]	; 0x64
   2f1fc:	lsl	r1, r2, #3
   2f200:	lsr	r2, r2, #19
   2f204:	orr	r1, r1, r7, lsr #29
   2f208:	orr	r2, r2, r7, lsl #13
   2f20c:	str	r1, [sp, #3624]	; 0xe28
   2f210:	str	r2, [sp, #3632]	; 0xe30
   2f214:	lsl	r1, sl, #3
   2f218:	lsr	r2, sl, #19
   2f21c:	orr	r1, r1, r6, lsr #29
   2f220:	orr	r2, r2, r6, lsl #13
   2f224:	str	r1, [sp, #3656]	; 0xe48
   2f228:	str	r2, [sp, #3664]	; 0xe50
   2f22c:	eor	r4, r4, r0
   2f230:	lsl	r1, fp, #3
   2f234:	lsr	r0, sl, #6
   2f238:	lsr	r2, fp, #19
   2f23c:	mov	sl, fp
   2f240:	ldr	fp, [sp, #672]	; 0x2a0
   2f244:	mov	r7, r6
   2f248:	ldr	ip, [sp, #80]	; 0x50
   2f24c:	orr	fp, fp, sl, lsl #26
   2f250:	str	fp, [sp, #672]	; 0x2a0
   2f254:	ldr	fp, [sp, #96]	; 0x60
   2f258:	str	r0, [sp, #688]	; 0x2b0
   2f25c:	orr	r1, r1, ip, lsr #29
   2f260:	str	r1, [sp, #3628]	; 0xe2c
   2f264:	lsl	r1, r6, #3
   2f268:	orr	r2, r2, ip, lsl #13
   2f26c:	ldr	sl, [sp, #688]	; 0x2b0
   2f270:	str	r2, [sp, #3636]	; 0xe34
   2f274:	orr	r1, r1, fp, lsr #29
   2f278:	lsr	r2, r7, #19
   2f27c:	str	r1, [sp, #3660]	; 0xe4c
   2f280:	add	r1, sp, #512	; 0x200
   2f284:	orr	r2, r2, fp, lsl #13
   2f288:	ldr	fp, [sp, #100]	; 0x64
   2f28c:	orr	sl, sl, r7, lsl #26
   2f290:	ldrd	r0, [r1, #152]	; 0x98
   2f294:	add	r7, sp, #512	; 0x200
   2f298:	str	sl, [sp, #688]	; 0x2b0
   2f29c:	ldr	sl, [sp, #84]	; 0x54
   2f2a0:	eor	r8, r8, r0
   2f2a4:	ldrd	r6, [r7, #168]	; 0xa8
   2f2a8:	eor	r9, r9, r1
   2f2ac:	lsr	fp, fp, #6
   2f2b0:	ldrd	r0, [sp, #120]	; 0x78
   2f2b4:	str	fp, [sp, #692]	; 0x2b4
   2f2b8:	add	fp, sp, #3584	; 0xe00
   2f2bc:	adds	r8, r8, r0
   2f2c0:	eor	r4, r4, r6
   2f2c4:	eor	r5, r5, r7
   2f2c8:	lsr	sl, sl, #6
   2f2cc:	ldrd	r6, [fp, #40]	; 0x28
   2f2d0:	adc	r9, r9, r1
   2f2d4:	str	sl, [sp, #676]	; 0x2a4
   2f2d8:	ldrd	sl, [fp, #48]	; 0x30
   2f2dc:	ldrd	r0, [sp, #128]	; 0x80
   2f2e0:	eor	r7, r7, fp
   2f2e4:	add	fp, sp, #3584	; 0xe00
   2f2e8:	adds	r4, r4, r0
   2f2ec:	str	r2, [sp, #3668]	; 0xe54
   2f2f0:	adc	r5, r5, r1
   2f2f4:	eor	r6, r6, sl
   2f2f8:	ldrd	r0, [fp, #72]	; 0x48
   2f2fc:	ldrd	sl, [fp, #80]	; 0x50
   2f300:	eor	r0, r0, sl
   2f304:	eor	r1, r1, fp
   2f308:	ldrd	sl, [sp, #184]	; 0xb8
   2f30c:	adds	r8, r8, sl
   2f310:	adc	r9, r9, fp
   2f314:	add	fp, sp, #512	; 0x200
   2f318:	ldrd	sl, [fp, #160]	; 0xa0
   2f31c:	eor	r6, r6, sl
   2f320:	eor	r7, r7, fp
   2f324:	ldrd	sl, [sp, #24]
   2f328:	adds	r4, r4, sl
   2f32c:	adc	r5, r5, fp
   2f330:	add	fp, sp, #512	; 0x200
   2f334:	ldrd	sl, [fp, #176]	; 0xb0
   2f338:	eor	r0, r0, sl
   2f33c:	adds	sl, r8, r6
   2f340:	eor	r1, r1, fp
   2f344:	adc	fp, r9, r7
   2f348:	adds	r6, r4, r0
   2f34c:	strd	sl, [sp, #120]	; 0x78
   2f350:	adc	r7, r5, r1
   2f354:	strd	r6, [sp, #128]	; 0x80
   2f358:	ldr	r7, [sp, #144]	; 0x90
   2f35c:	ldr	r8, [sp, #152]	; 0x98
   2f360:	ldr	r9, [sp, #148]	; 0x94
   2f364:	lsr	r0, r7, #8
   2f368:	lsr	r1, r7, #1
   2f36c:	ldr	r7, [sp, #120]	; 0x78
   2f370:	lsr	r2, r8, #8
   2f374:	lsr	ip, r8, #1
   2f378:	ldr	r8, [sp, #144]	; 0x90
   2f37c:	ldr	r4, [sp, #156]	; 0x9c
   2f380:	orr	r0, r0, r9, lsl #24
   2f384:	orr	r1, r1, r9, lsl #31
   2f388:	str	r0, [sp, #3672]	; 0xe58
   2f38c:	str	r1, [sp, #3680]	; 0xe60
   2f390:	lsr	r0, r9, #8
   2f394:	lsr	r1, r9, #1
   2f398:	mov	r9, r7
   2f39c:	ldr	fp, [sp, #128]	; 0x80
   2f3a0:	orr	r0, r0, r8, lsl #24
   2f3a4:	ldr	r5, [sp, #152]	; 0x98
   2f3a8:	orr	r1, r1, r8, lsl #31
   2f3ac:	lsr	r8, r9, #6
   2f3b0:	ldr	r9, [sp, #124]	; 0x7c
   2f3b4:	orr	r2, r2, r4, lsl #24
   2f3b8:	orr	ip, ip, r4, lsl #31
   2f3bc:	str	r2, [sp, #3704]	; 0xe78
   2f3c0:	lsr	r2, r4, #8
   2f3c4:	str	ip, [sp, #3712]	; 0xe80
   2f3c8:	lsl	ip, r7, #3
   2f3cc:	str	r0, [sp, #3676]	; 0xe5c
   2f3d0:	lsr	r0, r7, #19
   2f3d4:	str	r1, [sp, #3684]	; 0xe64
   2f3d8:	orr	r2, r2, r5, lsl #24
   2f3dc:	mov	r6, fp
   2f3e0:	str	r2, [sp, #3708]	; 0xe7c
   2f3e4:	orr	ip, ip, r9, lsr #29
   2f3e8:	orr	r0, r0, r9, lsl #13
   2f3ec:	lsl	r1, fp, #3
   2f3f0:	lsr	r2, fp, #19
   2f3f4:	str	ip, [sp, #3688]	; 0xe68
   2f3f8:	mov	fp, r9
   2f3fc:	lsl	ip, r9, #3
   2f400:	str	r0, [sp, #3696]	; 0xe70
   2f404:	lsr	r0, r9, #19
   2f408:	add	r9, sp, #3584	; 0xe00
   2f40c:	str	r8, [sp, #704]	; 0x2c0
   2f410:	lsr	r4, r4, #1
   2f414:	ldr	sl, [sp, #704]	; 0x2c0
   2f418:	orr	r4, r4, r5, lsl #31
   2f41c:	str	r4, [sp, #3716]	; 0xe84
   2f420:	lsr	r4, r6, #6
   2f424:	ldrd	r6, [r9, #88]	; 0x58
   2f428:	ldrd	r8, [r9, #96]	; 0x60
   2f42c:	ldr	r5, [sp, #132]	; 0x84
   2f430:	eor	r7, r7, r9
   2f434:	orr	r9, sl, fp, lsl #26
   2f438:	str	r9, [sp, #704]	; 0x2c0
   2f43c:	add	r9, sp, #3584	; 0xe00
   2f440:	str	r4, [sp, #720]	; 0x2d0
   2f444:	orr	r1, r1, r5, lsr #29
   2f448:	orr	r2, r2, r5, lsl #13
   2f44c:	str	r1, [sp, #3720]	; 0xe88
   2f450:	str	r2, [sp, #3728]	; 0xe90
   2f454:	lsl	r1, r5, #3
   2f458:	lsr	r2, r5, #19
   2f45c:	eor	r6, r6, r8
   2f460:	ldrd	r4, [r9, #120]	; 0x78
   2f464:	ldrd	r8, [r9, #128]	; 0x80
   2f468:	ldr	fp, [sp, #120]	; 0x78
   2f46c:	eor	r5, r5, r9
   2f470:	ldr	r9, [sp, #132]	; 0x84
   2f474:	ldr	sl, [sp, #720]	; 0x2d0
   2f478:	eor	r4, r4, r8
   2f47c:	orr	ip, ip, fp, lsr #29
   2f480:	orr	r0, r0, fp, lsl #13
   2f484:	orr	r9, sl, r9, lsl #26
   2f488:	str	ip, [sp, #3692]	; 0xe6c
   2f48c:	str	r0, [sp, #3700]	; 0xe74
   2f490:	str	r9, [sp, #720]	; 0x2d0
   2f494:	add	r9, sp, #512	; 0x200
   2f498:	ldr	fp, [sp, #128]	; 0x80
   2f49c:	ldr	sl, [sp, #124]	; 0x7c
   2f4a0:	ldrd	r8, [r9, #200]	; 0xc8
   2f4a4:	orr	r1, r1, fp, lsr #29
   2f4a8:	str	r1, [sp, #3724]	; 0xe8c
   2f4ac:	add	r1, sp, #512	; 0x200
   2f4b0:	orr	r2, r2, fp, lsl #13
   2f4b4:	ldr	fp, [sp, #132]	; 0x84
   2f4b8:	eor	r4, r4, r8
   2f4bc:	ldrd	r0, [r1, #184]	; 0xb8
   2f4c0:	eor	r5, r5, r9
   2f4c4:	lsr	sl, sl, #6
   2f4c8:	str	sl, [sp, #708]	; 0x2c4
   2f4cc:	eor	r6, r6, r0
   2f4d0:	eor	r7, r7, r1
   2f4d4:	lsr	fp, fp, #6
   2f4d8:	ldrd	r0, [sp, #136]	; 0x88
   2f4dc:	str	fp, [sp, #724]	; 0x2d4
   2f4e0:	add	fp, sp, #3584	; 0xe00
   2f4e4:	adds	r6, r6, r0
   2f4e8:	str	r2, [sp, #3732]	; 0xe94
   2f4ec:	ldrd	r8, [fp, #104]	; 0x68
   2f4f0:	adc	r7, r7, r1
   2f4f4:	ldrd	sl, [fp, #112]	; 0x70
   2f4f8:	ldrd	r0, [sp, #144]	; 0x90
   2f4fc:	eor	r9, r9, fp
   2f500:	add	fp, sp, #3584	; 0xe00
   2f504:	adds	r4, r4, r0
   2f508:	eor	r8, r8, sl
   2f50c:	adc	r5, r5, r1
   2f510:	ldrd	r0, [fp, #136]	; 0x88
   2f514:	ldrd	sl, [fp, #144]	; 0x90
   2f518:	eor	r0, r0, sl
   2f51c:	eor	r1, r1, fp
   2f520:	ldrd	sl, [sp, #16]
   2f524:	adds	r6, r6, sl
   2f528:	adc	r7, r7, fp
   2f52c:	add	fp, sp, #512	; 0x200
   2f530:	ldrd	sl, [fp, #192]	; 0xc0
   2f534:	eor	r8, r8, sl
   2f538:	eor	r9, r9, fp
   2f53c:	ldrd	sl, [sp, #32]
   2f540:	adds	r4, r4, sl
   2f544:	adc	r5, r5, fp
   2f548:	add	fp, sp, #512	; 0x200
   2f54c:	ldrd	sl, [fp, #208]	; 0xd0
   2f550:	eor	r0, r0, sl
   2f554:	adds	sl, r6, r8
   2f558:	eor	r1, r1, fp
   2f55c:	adc	fp, r7, r9
   2f560:	adds	r6, r4, r0
   2f564:	ldr	r8, [sp, #168]	; 0xa8
   2f568:	adc	r7, r5, r1
   2f56c:	strd	r6, [sp, #144]	; 0x90
   2f570:	ldr	r7, [sp, #160]	; 0xa0
   2f574:	strd	sl, [sp, #136]	; 0x88
   2f578:	lsr	r2, r8, #8
   2f57c:	ldr	r9, [sp, #164]	; 0xa4
   2f580:	lsr	ip, r8, #1
   2f584:	ldr	r4, [sp, #172]	; 0xac
   2f588:	lsr	r0, r7, #8
   2f58c:	lsr	r1, r7, #1
   2f590:	ldr	r7, [sp, #136]	; 0x88
   2f594:	ldr	r8, [sp, #160]	; 0xa0
   2f598:	orr	r0, r0, r9, lsl #24
   2f59c:	ldr	r5, [sp, #168]	; 0xa8
   2f5a0:	orr	r1, r1, r9, lsl #31
   2f5a4:	orr	r2, r2, r4, lsl #24
   2f5a8:	str	r0, [sp, #3736]	; 0xe98
   2f5ac:	str	r1, [sp, #3744]	; 0xea0
   2f5b0:	lsr	r0, r9, #8
   2f5b4:	lsr	r1, r9, #1
   2f5b8:	str	r2, [sp, #3768]	; 0xeb8
   2f5bc:	mov	r9, r7
   2f5c0:	lsr	r2, r4, #8
   2f5c4:	ldr	fp, [sp, #144]	; 0x90
   2f5c8:	orr	ip, ip, r4, lsl #31
   2f5cc:	orr	r0, r0, r8, lsl #24
   2f5d0:	orr	r1, r1, r8, lsl #31
   2f5d4:	orr	r2, r2, r5, lsl #24
   2f5d8:	lsr	r8, r9, #6
   2f5dc:	str	ip, [sp, #3776]	; 0xec0
   2f5e0:	lsr	r4, r4, #1
   2f5e4:	str	r0, [sp, #3740]	; 0xe9c
   2f5e8:	lsr	r0, r7, #19
   2f5ec:	str	r1, [sp, #3748]	; 0xea4
   2f5f0:	lsl	ip, r7, #3
   2f5f4:	str	r2, [sp, #3772]	; 0xebc
   2f5f8:	mov	r6, fp
   2f5fc:	ldr	r9, [sp, #140]	; 0x8c
   2f600:	orr	r4, r4, r5, lsl #31
   2f604:	lsl	r1, fp, #3
   2f608:	str	r4, [sp, #3780]	; 0xec4
   2f60c:	lsr	r2, fp, #19
   2f610:	str	r8, [sp, #736]	; 0x2e0
   2f614:	orr	r0, r0, r9, lsl #13
   2f618:	str	r0, [sp, #3760]	; 0xeb0
   2f61c:	ldr	r0, [sp, #148]	; 0x94
   2f620:	orr	ip, ip, r9, lsr #29
   2f624:	mov	fp, r9
   2f628:	lsl	r5, r9, #3
   2f62c:	lsr	r4, r9, #19
   2f630:	add	r9, sp, #3584	; 0xe00
   2f634:	ldr	sl, [sp, #736]	; 0x2e0
   2f638:	orr	r2, r2, r0, lsl #13
   2f63c:	str	ip, [sp, #3752]	; 0xea8
   2f640:	orr	r1, r1, r0, lsr #29
   2f644:	lsr	ip, r6, #6
   2f648:	str	r1, [sp, #3784]	; 0xec8
   2f64c:	str	ip, [sp, #752]	; 0x2f0
   2f650:	lsl	ip, r0, #3
   2f654:	str	r2, [sp, #3792]	; 0xed0
   2f658:	lsr	r2, r0, #19
   2f65c:	ldrd	r0, [r9, #152]	; 0x98
   2f660:	add	r7, sp, #3584	; 0xe00
   2f664:	ldrd	r8, [r9, #160]	; 0xa0
   2f668:	eor	r1, r1, r9
   2f66c:	orr	r9, sl, fp, lsl #26
   2f670:	ldr	fp, [sp, #136]	; 0x88
   2f674:	eor	r0, r0, r8
   2f678:	ldr	r8, [sp, #752]	; 0x2f0
   2f67c:	str	r9, [sp, #736]	; 0x2e0
   2f680:	orr	r5, r5, fp, lsr #29
   2f684:	orr	r4, r4, fp, lsl #13
   2f688:	str	r5, [sp, #3756]	; 0xeac
   2f68c:	str	r4, [sp, #3764]	; 0xeb4
   2f690:	ldrd	r4, [r7, #184]	; 0xb8
   2f694:	ldrd	r6, [r7, #192]	; 0xc0
   2f698:	ldr	r9, [sp, #144]	; 0x90
   2f69c:	eor	r5, r5, r7
   2f6a0:	ldr	r7, [sp, #148]	; 0x94
   2f6a4:	ldr	fp, [sp, #148]	; 0x94
   2f6a8:	eor	r4, r4, r6
   2f6ac:	orr	ip, ip, r9, lsr #29
   2f6b0:	orr	r2, r2, r9, lsl #13
   2f6b4:	orr	r7, r8, r7, lsl #26
   2f6b8:	str	r7, [sp, #752]	; 0x2f0
   2f6bc:	add	r7, sp, #512	; 0x200
   2f6c0:	add	r9, sp, #512	; 0x200
   2f6c4:	ldr	sl, [sp, #140]	; 0x8c
   2f6c8:	lsr	fp, fp, #6
   2f6cc:	ldrd	r6, [r7, #216]	; 0xd8
   2f6d0:	ldrd	r8, [r9, #232]	; 0xe8
   2f6d4:	str	fp, [sp, #756]	; 0x2f4
   2f6d8:	eor	r0, r0, r6
   2f6dc:	eor	r1, r1, r7
   2f6e0:	add	fp, sp, #3584	; 0xe00
   2f6e4:	ldrd	r6, [sp, #152]	; 0x98
   2f6e8:	eor	r4, r4, r8
   2f6ec:	eor	r5, r5, r9
   2f6f0:	lsr	sl, sl, #6
   2f6f4:	adds	r0, r0, r6
   2f6f8:	ldrd	r8, [fp, #168]	; 0xa8
   2f6fc:	str	sl, [sp, #740]	; 0x2e4
   2f700:	adc	r1, r1, r7
   2f704:	ldrd	sl, [fp, #176]	; 0xb0
   2f708:	ldrd	r6, [sp, #160]	; 0xa0
   2f70c:	eor	r9, r9, fp
   2f710:	add	fp, sp, #3584	; 0xe00
   2f714:	adds	r4, r4, r6
   2f718:	str	ip, [sp, #3788]	; 0xecc
   2f71c:	str	r2, [sp, #3796]	; 0xed4
   2f720:	adc	r5, r5, r7
   2f724:	eor	r8, r8, sl
   2f728:	ldrd	r6, [fp, #200]	; 0xc8
   2f72c:	ldrd	sl, [fp, #208]	; 0xd0
   2f730:	eor	r6, r6, sl
   2f734:	eor	r7, r7, fp
   2f738:	ldrd	sl, [sp, #56]	; 0x38
   2f73c:	adds	r0, r0, sl
   2f740:	adc	r1, r1, fp
   2f744:	add	fp, sp, #512	; 0x200
   2f748:	ldrd	sl, [fp, #224]	; 0xe0
   2f74c:	eor	r8, r8, sl
   2f750:	eor	r9, r9, fp
   2f754:	ldrd	sl, [sp, #80]	; 0x50
   2f758:	adds	r4, r4, sl
   2f75c:	adc	r5, r5, fp
   2f760:	add	fp, sp, #512	; 0x200
   2f764:	ldrd	sl, [fp, #240]	; 0xf0
   2f768:	eor	r6, r6, sl
   2f76c:	adds	sl, r0, r8
   2f770:	eor	r7, r7, fp
   2f774:	adc	fp, r1, r9
   2f778:	adds	r0, r4, r6
   2f77c:	strd	sl, [sp, #152]	; 0x98
   2f780:	adc	r1, r5, r7
   2f784:	strd	r0, [sp, #160]	; 0xa0
   2f788:	ldr	r1, [sp, #88]	; 0x58
   2f78c:	lsl	r5, sl, #3
   2f790:	ldr	r4, [sp, #92]	; 0x5c
   2f794:	ldr	sl, [sp, #88]	; 0x58
   2f798:	lsr	r0, r1, #1
   2f79c:	ldr	r2, [sp, #112]	; 0x70
   2f7a0:	orr	r0, r0, r4, lsl #31
   2f7a4:	str	r0, [sp, #3808]	; 0xee0
   2f7a8:	lsr	r0, r4, #1
   2f7ac:	ldr	r7, [sp, #116]	; 0x74
   2f7b0:	orr	r0, r0, sl, lsl #31
   2f7b4:	str	r0, [sp, #3812]	; 0xee4
   2f7b8:	ldr	r0, [sp, #160]	; 0xa0
   2f7bc:	lsr	ip, r1, #8
   2f7c0:	ldr	r8, [sp, #164]	; 0xa4
   2f7c4:	orr	ip, ip, r4, lsl #24
   2f7c8:	lsr	r1, r2, #8
   2f7cc:	str	ip, [sp, #3800]	; 0xed8
   2f7d0:	lsr	r2, r2, #1
   2f7d4:	lsr	ip, r4, #8
   2f7d8:	ldr	fp, [sp, #152]	; 0x98
   2f7dc:	orr	r1, r1, r7, lsl #24
   2f7e0:	ldr	r6, [sp, #112]	; 0x70
   2f7e4:	orr	r2, r2, r7, lsl #31
   2f7e8:	ldr	r9, [sp, #184]	; 0xb8
   2f7ec:	orr	ip, ip, sl, lsl #24
   2f7f0:	str	r1, [sp, #3832]	; 0xef8
   2f7f4:	lsr	r1, r7, #8
   2f7f8:	str	r2, [sp, #3840]	; 0xf00
   2f7fc:	lsr	r2, r7, #1
   2f800:	str	ip, [sp, #3804]	; 0xedc
   2f804:	mov	r7, r0
   2f808:	lsl	ip, r0, #3
   2f80c:	lsr	r0, r0, #19
   2f810:	orr	r0, r0, r8, lsl #13
   2f814:	str	r0, [sp, #3856]	; 0xf10
   2f818:	ldr	r0, [sp, #188]	; 0xbc
   2f81c:	orr	r1, r1, r6, lsl #24
   2f820:	lsr	sl, fp, #6
   2f824:	lsr	r4, fp, #19
   2f828:	str	r1, [sp, #3836]	; 0xefc
   2f82c:	lsr	r1, r9, #8
   2f830:	ldr	fp, [sp, #156]	; 0x9c
   2f834:	orr	r2, r2, r6, lsl #31
   2f838:	str	sl, [sp, #768]	; 0x300
   2f83c:	orr	ip, ip, r8, lsr #29
   2f840:	ldr	r6, [sp, #188]	; 0xbc
   2f844:	orr	r1, r1, r0, lsl #24
   2f848:	ldr	sl, [sp, #152]	; 0x98
   2f84c:	lsr	r0, r8, #19
   2f850:	str	ip, [sp, #3848]	; 0xf08
   2f854:	lsl	ip, r8, #3
   2f858:	ldr	r8, [sp, #156]	; 0x9c
   2f85c:	orr	r5, r5, fp, lsr #29
   2f860:	str	r2, [sp, #3844]	; 0xf04
   2f864:	lsr	r2, r9, #1
   2f868:	ldr	r9, [sp, #768]	; 0x300
   2f86c:	orr	r4, r4, fp, lsl #13
   2f870:	str	r5, [sp, #3816]	; 0xee8
   2f874:	lsl	r5, fp, #3
   2f878:	orr	r2, r2, r6, lsl #31
   2f87c:	orr	r5, r5, sl, lsr #29
   2f880:	str	r4, [sp, #3824]	; 0xef0
   2f884:	lsr	r7, r7, #6
   2f888:	str	r1, [sp, #3864]	; 0xf18
   2f88c:	orr	r8, r9, r8, lsl #26
   2f890:	str	r7, [sp, #784]	; 0x310
   2f894:	lsr	r4, fp, #19
   2f898:	str	r2, [sp, #3872]	; 0xf20
   2f89c:	orr	r4, r4, sl, lsl #13
   2f8a0:	str	r8, [sp, #768]	; 0x300
   2f8a4:	lsr	r1, r6, #8
   2f8a8:	str	r5, [sp, #3820]	; 0xeec
   2f8ac:	add	r5, sp, #3584	; 0xe00
   2f8b0:	str	r4, [sp, #3828]	; 0xef4
   2f8b4:	lsr	r2, r6, #1
   2f8b8:	ldrd	r8, [r5, #216]	; 0xd8
   2f8bc:	add	fp, sp, #512	; 0x200
   2f8c0:	ldrd	r4, [r5, #224]	; 0xe0
   2f8c4:	ldr	r7, [sp, #160]	; 0xa0
   2f8c8:	eor	r9, r9, r5
   2f8cc:	ldr	r5, [sp, #164]	; 0xa4
   2f8d0:	ldr	r6, [sp, #784]	; 0x310
   2f8d4:	eor	r8, r8, r4
   2f8d8:	orr	ip, ip, r7, lsr #29
   2f8dc:	orr	r0, r0, r7, lsl #13
   2f8e0:	orr	r5, r6, r5, lsl #26
   2f8e4:	add	r7, sp, #3584	; 0xe00
   2f8e8:	add	r6, sp, #3840	; 0xf00
   2f8ec:	str	r5, [sp, #784]	; 0x310
   2f8f0:	ldrd	r4, [r7, #248]	; 0xf8
   2f8f4:	ldrd	r6, [r6]
   2f8f8:	ldrd	sl, [fp, #248]	; 0xf8
   2f8fc:	eor	r5, r5, r7
   2f900:	add	r7, sp, #1024	; 0x400
   2f904:	str	ip, [sp, #3852]	; 0xf0c
   2f908:	eor	r4, r4, r6
   2f90c:	ldr	ip, [sp, #64]	; 0x40
   2f910:	eor	r8, r8, sl
   2f914:	ldrd	r6, [r7, #-248]	; 0xffffff08
   2f918:	eor	r9, r9, fp
   2f91c:	ldr	sl, [sp, #184]	; 0xb8
   2f920:	add	fp, sp, #3584	; 0xe00
   2f924:	str	r0, [sp, #3860]	; 0xf14
   2f928:	eor	r5, r5, r7
   2f92c:	ldr	r0, [sp, #68]	; 0x44
   2f930:	eor	r4, r4, r6
   2f934:	ldr	r7, [sp, #156]	; 0x9c
   2f938:	orr	r1, r1, sl, lsl #24
   2f93c:	str	r1, [sp, #3868]	; 0xf1c
   2f940:	lsr	r1, ip, #14
   2f944:	orr	r2, r2, sl, lsl #31
   2f948:	orr	r3, r3, r0, lsl #14
   2f94c:	str	r2, [sp, #3876]	; 0xf24
   2f950:	orr	r1, r1, r0, lsl #18
   2f954:	str	r3, [sp, #3928]	; 0xf58
   2f958:	lsr	r2, r0, #18
   2f95c:	str	r1, [sp, #3936]	; 0xf60
   2f960:	lsr	r3, r0, #14
   2f964:	ldrd	r0, [sp, #168]	; 0xa8
   2f968:	lsr	r7, r7, #6
   2f96c:	ldr	sl, [sp, #164]	; 0xa4
   2f970:	lsl	ip, ip, #23
   2f974:	str	r7, [sp, #772]	; 0x304
   2f978:	adds	r8, r8, r0
   2f97c:	ldrd	r6, [sp, #88]	; 0x58
   2f980:	adc	r9, r9, r1
   2f984:	lsr	sl, sl, #6
   2f988:	str	sl, [sp, #788]	; 0x314
   2f98c:	adds	r4, r4, r6
   2f990:	adc	r5, r5, r7
   2f994:	ldrd	r6, [fp, #232]	; 0xe8
   2f998:	ldrd	sl, [fp, #240]	; 0xf0
   2f99c:	eor	r7, r7, fp
   2f9a0:	add	fp, sp, #4096	; 0x1000
   2f9a4:	eor	r6, r6, sl
   2f9a8:	ldrd	r0, [fp, #-248]	; 0xffffff08
   2f9ac:	ldrd	sl, [fp, #-240]	; 0xffffff10
   2f9b0:	eor	r1, r1, fp
   2f9b4:	ldr	fp, [sp, #64]	; 0x40
   2f9b8:	eor	r0, r0, sl
   2f9bc:	orr	r2, r2, fp, lsl #14
   2f9c0:	orr	r3, r3, fp, lsl #18
   2f9c4:	add	fp, sp, #4096	; 0x1000
   2f9c8:	str	r2, [sp, #3932]	; 0xf5c
   2f9cc:	str	r3, [sp, #3940]	; 0xf64
   2f9d0:	ldrd	r2, [fp, #-232]	; 0xffffff18
   2f9d4:	ldrd	sl, [fp, #-224]	; 0xffffff20
   2f9d8:	eor	r3, r3, fp
   2f9dc:	ldr	fp, [sp, #68]	; 0x44
   2f9e0:	eor	r2, r2, sl
   2f9e4:	orr	ip, ip, fp, lsr #9
   2f9e8:	str	ip, [sp, #3944]	; 0xf68
   2f9ec:	lsl	ip, fp, #23
   2f9f0:	ldrd	sl, [sp, #96]	; 0x60
   2f9f4:	adds	r8, r8, sl
   2f9f8:	adc	r9, r9, fp
   2f9fc:	add	fp, sp, #768	; 0x300
   2fa00:	ldrd	sl, [fp]
   2fa04:	eor	r6, r6, sl
   2fa08:	eor	r7, r7, fp
   2fa0c:	ldrd	sl, [sp, #120]	; 0x78
   2fa10:	adds	r4, r4, sl
   2fa14:	adc	r5, r5, fp
   2fa18:	add	fp, sp, #1024	; 0x400
   2fa1c:	ldrd	sl, [fp, #-240]	; 0xffffff10
   2fa20:	eor	r1, r1, fp
   2fa24:	add	fp, sp, #1024	; 0x400
   2fa28:	eor	r0, r0, sl
   2fa2c:	ldrd	sl, [fp, #-232]	; 0xffffff18
   2fa30:	eor	r2, r2, sl
   2fa34:	ldr	sl, [sp, #64]	; 0x40
   2fa38:	eor	r3, r3, fp
   2fa3c:	orr	ip, ip, sl, lsr #9
   2fa40:	adds	sl, r8, r6
   2fa44:	adc	fp, r9, r7
   2fa48:	adds	r6, r4, r0
   2fa4c:	add	r9, sp, #4096	; 0x1000
   2fa50:	adc	r7, r5, r1
   2fa54:	strd	r6, [sp, #168]	; 0xa8
   2fa58:	add	r6, sp, #4096	; 0x1000
   2fa5c:	ldrd	r0, [sp, #112]	; 0x70
   2fa60:	strd	sl, [sp, #88]	; 0x58
   2fa64:	ldrd	sl, [r9, #-168]	; 0xffffff58
   2fa68:	adds	r2, r2, r0
   2fa6c:	ldrd	r8, [r9, #-160]	; 0xffffff60
   2fa70:	adc	r3, r3, r1
   2fa74:	str	ip, [sp, #3948]	; 0xf6c
   2fa78:	ldrd	r4, [r6, #-152]	; 0xffffff68
   2fa7c:	add	r6, sp, #256	; 0x100
   2fa80:	eor	sl, sl, r8
   2fa84:	eor	fp, fp, r9
   2fa88:	eor	r4, r4, sl
   2fa8c:	eor	r5, r5, fp
   2fa90:	ldrd	r0, [sp, #64]	; 0x40
   2fa94:	strd	r4, [r6]
   2fa98:	ldrd	r4, [sp, #40]	; 0x28
   2fa9c:	ldrd	sl, [sp, #176]	; 0xb0
   2faa0:	ldrd	r8, [sp, #64]	; 0x40
   2faa4:	and	r1, r1, r5
   2faa8:	ldr	r5, [sp, #72]	; 0x48
   2faac:	and	r0, r0, r4
   2fab0:	ldr	r6, [sp, #76]	; 0x4c
   2fab4:	bic	r9, fp, r9
   2fab8:	eor	r9, r9, r1
   2fabc:	bic	r8, sl, r8
   2fac0:	lsr	r1, r5, #28
   2fac4:	eor	r8, r8, r0
   2fac8:	orr	r1, r1, r6, lsl #4
   2facc:	lsl	r0, r5, #30
   2fad0:	str	r1, [sp, #3960]	; 0xf78
   2fad4:	lsl	r1, r5, #25
   2fad8:	ldrd	sl, [sp]
   2fadc:	orr	r0, r0, r6, lsr #2
   2fae0:	orr	r1, r1, r6, lsr #7
   2fae4:	str	r0, [sp, #3952]	; 0xf70
   2fae8:	str	r1, [sp, #3968]	; 0xf80
   2faec:	lsl	ip, r6, #30
   2faf0:	lsr	r0, r6, #28
   2faf4:	lsl	r1, r6, #25
   2faf8:	ldrd	r6, [sp, #48]	; 0x30
   2fafc:	orr	ip, ip, r5, lsr #2
   2fb00:	orr	r0, r0, r5, lsl #4
   2fb04:	orr	r1, r1, r5, lsr #7
   2fb08:	str	r0, [sp, #3964]	; 0xf7c
   2fb0c:	add	r5, sp, #4096	; 0x1000
   2fb10:	str	r1, [sp, #3972]	; 0xf84
   2fb14:	eor	r6, r6, sl
   2fb18:	ldrd	r0, [sp, #72]	; 0x48
   2fb1c:	eor	r7, r7, fp
   2fb20:	add	fp, sp, #4096	; 0x1000
   2fb24:	str	ip, [sp, #3956]	; 0xf74
   2fb28:	and	r6, r6, r0
   2fb2c:	and	r7, r7, r1
   2fb30:	ldrd	r0, [r5, #-144]	; 0xffffff70
   2fb34:	ldrd	r4, [r5, #-136]	; 0xffffff78
   2fb38:	ldrd	sl, [fp, #-128]	; 0xffffff80
   2fb3c:	eor	r0, r0, r4
   2fb40:	eor	r1, r1, r5
   2fb44:	eor	r0, r0, sl
   2fb48:	eor	r1, r1, fp
   2fb4c:	ldrd	r4, [sp, #48]	; 0x30
   2fb50:	ldrd	sl, [sp]
   2fb54:	and	r4, r4, sl
   2fb58:	and	r5, r5, fp
   2fb5c:	ldr	fp, [sp, #24]
   2fb60:	eor	r6, r6, r4
   2fb64:	adds	r6, r6, r0
   2fb68:	eor	r7, r7, r5
   2fb6c:	adc	r7, r7, r1
   2fb70:	lsr	fp, fp, #7
   2fb74:	str	fp, [sp, #808]	; 0x328
   2fb78:	ldrd	r4, [sp, #48]	; 0x30
   2fb7c:	ldrd	r0, [sp, #72]	; 0x48
   2fb80:	ldrd	sl, [sp, #72]	; 0x48
   2fb84:	eor	r0, r0, r4
   2fb88:	eor	r1, r1, r5
   2fb8c:	strd	r0, [sp, #192]	; 0xc0
   2fb90:	and	sl, sl, r4
   2fb94:	ldr	r0, [sp, #88]	; 0x58
   2fb98:	and	fp, fp, r5
   2fb9c:	ldr	r4, [sp, #28]
   2fba0:	strd	sl, [sp, #200]	; 0xc8
   2fba4:	ldr	r5, [sp, #92]	; 0x5c
   2fba8:	lsr	r0, r0, #6
   2fbac:	ldr	fp, [sp, #28]
   2fbb0:	lsr	r4, r4, #7
   2fbb4:	ldr	ip, [sp, #808]	; 0x328
   2fbb8:	ldr	r1, [sp, #168]	; 0xa8
   2fbbc:	orr	r5, r0, r5, lsl #26
   2fbc0:	orr	fp, ip, fp, lsl #25
   2fbc4:	str	r4, [sp, #812]	; 0x32c
   2fbc8:	str	fp, [sp, #808]	; 0x328
   2fbcc:	str	r5, [sp, #800]	; 0x320
   2fbd0:	lsr	r1, r1, #6
   2fbd4:	ldrd	r4, [sp, #128]	; 0x80
   2fbd8:	ldr	fp, [sp, #172]	; 0xac
   2fbdc:	adds	r2, r2, r4
   2fbe0:	ldr	r0, [sp, #92]	; 0x5c
   2fbe4:	adc	r3, r3, r5
   2fbe8:	ldr	r5, [sp, #24]
   2fbec:	orr	fp, r1, fp, lsl #26
   2fbf0:	ldr	r1, [sp, #172]	; 0xac
   2fbf4:	str	fp, [sp, #816]	; 0x330
   2fbf8:	lsr	r0, r0, #6
   2fbfc:	ldr	fp, [sp, #28]
   2fc00:	lsr	r1, r1, #6
   2fc04:	ldr	sl, [sp, #16]
   2fc08:	str	r1, [sp, #820]	; 0x334
   2fc0c:	lsr	r1, r5, #8
   2fc10:	ldr	ip, [sp, #88]	; 0x58
   2fc14:	orr	r1, r1, fp, lsl #24
   2fc18:	str	r1, [sp, #3896]	; 0xf38
   2fc1c:	lsr	r1, r5, #1
   2fc20:	orr	r1, r1, fp, lsl #31
   2fc24:	str	r0, [sp, #804]	; 0x324
   2fc28:	str	r1, [sp, #3904]	; 0xf40
   2fc2c:	lsr	r1, fp, #8
   2fc30:	ldr	r0, [sp, #92]	; 0x5c
   2fc34:	orr	r1, r1, r5, lsl #24
   2fc38:	lsr	sl, sl, #7
   2fc3c:	str	r1, [sp, #3900]	; 0xf3c
   2fc40:	str	sl, [sp, #824]	; 0x338
   2fc44:	lsr	r1, fp, #1
   2fc48:	ldr	sl, [sp, #168]	; 0xa8
   2fc4c:	orr	r1, r1, r5, lsl #31
   2fc50:	ldr	fp, [sp, #172]	; 0xac
   2fc54:	mov	r5, r0
   2fc58:	str	r1, [sp, #3908]	; 0xf44
   2fc5c:	lsl	r1, ip, #3
   2fc60:	orr	r1, r1, r0, lsr #29
   2fc64:	str	r1, [sp, #3880]	; 0xf28
   2fc68:	lsr	r1, ip, #19
   2fc6c:	mov	r4, r5
   2fc70:	orr	r1, r1, r0, lsl #13
   2fc74:	str	r1, [sp, #3888]	; 0xf30
   2fc78:	lsl	r1, sl, #3
   2fc7c:	orr	r1, r1, fp, lsr #29
   2fc80:	str	r1, [sp, #3912]	; 0xf48
   2fc84:	lsr	r1, sl, #19
   2fc88:	ldr	ip, [sp, #20]
   2fc8c:	orr	r1, r1, fp, lsl #13
   2fc90:	str	r1, [sp, #3920]	; 0xf50
   2fc94:	lsl	r1, r5, #3
   2fc98:	ldr	r5, [sp, #88]	; 0x58
   2fc9c:	add	fp, sp, #1024	; 0x400
   2fca0:	orr	r1, r1, r5, lsr #29
   2fca4:	str	r1, [sp, #3884]	; 0xf2c
   2fca8:	lsr	r1, r4, #19
   2fcac:	ldrd	sl, [fp, #-216]	; 0xffffff28
   2fcb0:	orr	r1, r1, r5, lsl #13
   2fcb4:	add	r5, sp, #4096	; 0x1000
   2fcb8:	str	r1, [sp, #3892]	; 0xf34
   2fcbc:	ldrd	r0, [r5, #-200]	; 0xffffff38
   2fcc0:	ldrd	r4, [r5, #-192]	; 0xffffff40
   2fcc4:	eor	r0, r0, r4
   2fcc8:	eor	r1, r1, r5
   2fccc:	ldr	r4, [sp, #824]	; 0x338
   2fcd0:	eor	r0, r0, sl
   2fcd4:	eor	r1, r1, fp
   2fcd8:	ldrd	sl, [sp, #184]	; 0xb8
   2fcdc:	orr	ip, r4, ip, lsl #25
   2fce0:	ldrd	r4, [sp, #136]	; 0x88
   2fce4:	adds	r0, r0, sl
   2fce8:	ldr	sl, [sp, #168]	; 0xa8
   2fcec:	adc	r1, r1, fp
   2fcf0:	adds	r0, r0, r4
   2fcf4:	adc	r1, r1, r5
   2fcf8:	ldr	fp, [sp, #20]
   2fcfc:	ldr	r5, [sp, #172]	; 0xac
   2fd00:	str	ip, [sp, #824]	; 0x338
   2fd04:	lsr	fp, fp, #7
   2fd08:	str	fp, [sp, #828]	; 0x33c
   2fd0c:	lsl	ip, r5, #3
   2fd10:	add	fp, sp, #4096	; 0x1000
   2fd14:	orr	ip, ip, sl, lsr #29
   2fd18:	str	ip, [sp, #3916]	; 0xf4c
   2fd1c:	lsr	ip, r5, #19
   2fd20:	ldrd	r4, [fp, #-216]	; 0xffffff28
   2fd24:	orr	ip, ip, sl, lsl #13
   2fd28:	ldrd	sl, [fp, #-208]	; 0xffffff30
   2fd2c:	str	ip, [sp, #3924]	; 0xf54
   2fd30:	eor	r5, r5, fp
   2fd34:	add	fp, sp, #1024	; 0x400
   2fd38:	eor	r4, r4, sl
   2fd3c:	ldr	ip, [sp, #32]
   2fd40:	ldrd	sl, [fp, #-224]	; 0xffffff20
   2fd44:	eor	r4, r4, sl
   2fd48:	eor	r5, r5, fp
   2fd4c:	adds	sl, r2, r4
   2fd50:	lsr	ip, ip, #7
   2fd54:	adc	fp, r3, r5
   2fd58:	add	r5, sp, #4096	; 0x1000
   2fd5c:	strd	sl, [sp, #112]	; 0x70
   2fd60:	add	fp, sp, #1024	; 0x400
   2fd64:	ldrd	r2, [r5, #-184]	; 0xffffff48
   2fd68:	ldrd	r4, [r5, #-176]	; 0xffffff50
   2fd6c:	ldrd	sl, [fp, #-208]	; 0xffffff30
   2fd70:	eor	r2, r2, r4
   2fd74:	eor	r3, r3, r5
   2fd78:	mov	r4, ip
   2fd7c:	eor	r2, r2, sl
   2fd80:	ldr	ip, [sp, #36]	; 0x24
   2fd84:	adds	sl, r0, r2
   2fd88:	eor	r3, r3, fp
   2fd8c:	ldr	r0, [sp, #36]	; 0x24
   2fd90:	adc	fp, r1, r3
   2fd94:	strd	sl, [sp, #184]	; 0xb8
   2fd98:	ldr	fp, [sp, #112]	; 0x70
   2fd9c:	orr	ip, r4, ip, lsl #25
   2fda0:	str	ip, [sp, #840]	; 0x348
   2fda4:	lsr	r0, r0, #7
   2fda8:	ldr	ip, [sp, #116]	; 0x74
   2fdac:	lsr	r2, sl, #6
   2fdb0:	lsr	fp, fp, #6
   2fdb4:	add	sl, sp, #8192	; 0x2000
   2fdb8:	orr	ip, fp, ip, lsl #26
   2fdbc:	str	ip, [sp, #832]	; 0x340
   2fdc0:	str	r0, [sp, #844]	; 0x34c
   2fdc4:	ldr	r4, [sp, #16]
   2fdc8:	ldr	r1, [sp, #116]	; 0x74
   2fdcc:	ldr	r3, [sp, #188]	; 0xbc
   2fdd0:	ldr	r5, [sp, #20]
   2fdd4:	mov	fp, r4
   2fdd8:	ldr	ip, [sp, #20]
   2fddc:	lsr	r1, r1, #6
   2fde0:	orr	r3, r2, r3, lsl #26
   2fde4:	str	r1, [sp, #836]	; 0x344
   2fde8:	str	r3, [sp, #848]	; 0x350
   2fdec:	lsr	r3, r4, #8
   2fdf0:	ldr	r1, [sp, #20]
   2fdf4:	orr	r5, r3, r5, lsl #24
   2fdf8:	ldr	r0, [sp, #188]	; 0xbc
   2fdfc:	lsr	r3, r4, #1
   2fe00:	ldr	r2, [sp, #56]	; 0x38
   2fe04:	orr	ip, r3, ip, lsl #31
   2fe08:	str	ip, [sl, #-3488]	; 0xfffff260
   2fe0c:	lsr	r3, r1, #8
   2fe10:	ldr	ip, [sp, #112]	; 0x70
   2fe14:	lsr	r0, r0, #6
   2fe18:	str	r0, [sp, #852]	; 0x354
   2fe1c:	orr	r4, r3, r4, lsl #24
   2fe20:	ldr	r0, [sp, #116]	; 0x74
   2fe24:	lsr	r3, r1, #1
   2fe28:	str	r4, [sl, #-3492]	; 0xfffff25c
   2fe2c:	lsr	r2, r2, #7
   2fe30:	ldr	r4, [sp, #32]
   2fe34:	orr	fp, r3, fp, lsl #31
   2fe38:	str	r2, [sp, #856]	; 0x358
   2fe3c:	lsl	r3, ip, #3
   2fe40:	ldr	r2, [sp, #116]	; 0x74
   2fe44:	orr	r0, r3, r0, lsr #29
   2fe48:	str	r5, [sl, #-3496]	; 0xfffff258
   2fe4c:	lsr	r3, ip, #19
   2fe50:	ldr	r5, [sp, #36]	; 0x24
   2fe54:	add	ip, sp, #8192	; 0x2000
   2fe58:	str	fp, [sl, #-3484]	; 0xfffff264
   2fe5c:	orr	r2, r3, r2, lsl #13
   2fe60:	ldr	fp, [sp, #36]	; 0x24
   2fe64:	lsr	r3, r4, #8
   2fe68:	str	r2, [sl, #-3472]	; 0xfffff270
   2fe6c:	orr	r5, r3, r5, lsl #24
   2fe70:	ldr	r2, [sp, #116]	; 0x74
   2fe74:	lsr	r3, r4, #1
   2fe78:	str	r0, [sl, #-3480]	; 0xfffff268
   2fe7c:	orr	fp, r3, fp, lsl #31
   2fe80:	str	r5, [sl, #-3464]	; 0xfffff278
   2fe84:	ldr	r0, [sp, #60]	; 0x3c
   2fe88:	lsl	r3, r2, #3
   2fe8c:	ldr	r4, [sp, #80]	; 0x50
   2fe90:	ldr	r5, [sp, #112]	; 0x70
   2fe94:	ldr	r1, [sp, #856]	; 0x358
   2fe98:	str	fp, [ip, #-3456]	; 0xfffff280
   2fe9c:	lsr	r4, r4, #7
   2fea0:	orr	r0, r1, r0, lsl #25
   2fea4:	orr	r5, r3, r5, lsr #29
   2fea8:	str	r0, [sp, #856]	; 0x358
   2feac:	lsr	r3, r2, #19
   2feb0:	str	r4, [sp, #872]	; 0x368
   2feb4:	add	r1, sp, #8192	; 0x2000
   2feb8:	str	r5, [ip, #-3476]	; 0xfffff26c
   2febc:	ldr	fp, [sp, #112]	; 0x70
   2fec0:	ldr	r0, [sp, #32]
   2fec4:	ldr	r4, [sp, #32]
   2fec8:	orr	fp, r3, fp, lsl #13
   2fecc:	str	fp, [ip, #-3468]	; 0xfffff274
   2fed0:	ldr	ip, [sp, #36]	; 0x24
   2fed4:	add	fp, sp, #4608	; 0x1200
   2fed8:	ldr	r5, [sp, #60]	; 0x3c
   2fedc:	lsr	r3, ip, #8
   2fee0:	orr	r0, r3, r0, lsl #24
   2fee4:	lsr	r3, ip, #1
   2fee8:	orr	r4, r3, r4, lsl #31
   2feec:	str	r0, [r1, #-3460]	; 0xfffff27c
   2fef0:	str	r4, [r1, #-3452]	; 0xfffff284
   2fef4:	add	r4, sp, #1024	; 0x400
   2fef8:	ldrd	r0, [fp, #88]	; 0x58
   2fefc:	lsr	r5, r5, #7
   2ff00:	ldrd	sl, [fp, #96]	; 0x60
   2ff04:	ldr	ip, [sp, #872]	; 0x368
   2ff08:	eor	r1, r1, fp
   2ff0c:	ldr	fp, [sp, #84]	; 0x54
   2ff10:	ldrd	r2, [r4, #-200]	; 0xffffff38
   2ff14:	eor	r0, r0, sl
   2ff18:	str	r5, [sp, #860]	; 0x35c
   2ff1c:	ldr	sl, [sp, #184]	; 0xb8
   2ff20:	orr	fp, ip, fp, lsl #25
   2ff24:	ldr	r5, [sp, #84]	; 0x54
   2ff28:	eor	r2, r2, r0
   2ff2c:	ldr	ip, [sp, #188]	; 0xbc
   2ff30:	eor	r3, r3, r1
   2ff34:	add	r0, sp, #8192	; 0x2000
   2ff38:	strd	r2, [sp, #208]	; 0xd0
   2ff3c:	ldr	r2, [sp, #188]	; 0xbc
   2ff40:	lsl	r3, sl, #3
   2ff44:	str	fp, [sp, #872]	; 0x368
   2ff48:	lsr	r5, r5, #7
   2ff4c:	ldr	fp, [sp, #96]	; 0x60
   2ff50:	orr	ip, r3, ip, lsr #29
   2ff54:	str	r5, [sp, #876]	; 0x36c
   2ff58:	add	r5, sp, #4608	; 0x1200
   2ff5c:	str	ip, [r0, #-3448]	; 0xfffff288
   2ff60:	lsr	r3, sl, #19
   2ff64:	add	ip, sp, #1024	; 0x400
   2ff68:	orr	r2, r3, r2, lsl #13
   2ff6c:	str	r2, [r0, #-3440]	; 0xfffff290
   2ff70:	lsr	fp, fp, #7
   2ff74:	ldrd	r0, [r5, #104]	; 0x68
   2ff78:	add	r2, sp, #8192	; 0x2000
   2ff7c:	ldrd	r4, [r5, #112]	; 0x70
   2ff80:	str	fp, [sp, #888]	; 0x378
   2ff84:	ldrd	sl, [ip, #-192]	; 0xffffff40
   2ff88:	eor	r0, r0, r4
   2ff8c:	eor	r1, r1, r5
   2ff90:	ldr	r5, [sp, #184]	; 0xb8
   2ff94:	eor	sl, sl, r0
   2ff98:	ldr	r0, [sp, #188]	; 0xbc
   2ff9c:	eor	fp, fp, r1
   2ffa0:	ldr	r1, [sp, #184]	; 0xb8
   2ffa4:	strd	sl, [sp, #216]	; 0xd8
   2ffa8:	lsl	r3, r0, #3
   2ffac:	orr	r1, r3, r1, lsr #29
   2ffb0:	str	r1, [r2, #-3444]	; 0xfffff28c
   2ffb4:	add	r1, sp, #4608	; 0x1200
   2ffb8:	lsr	r3, r0, #19
   2ffbc:	orr	r5, r3, r5, lsl #13
   2ffc0:	str	r5, [r2, #-3436]	; 0xfffff294
   2ffc4:	ldrd	r4, [r1, #120]	; 0x78
   2ffc8:	ldrd	r0, [r1, #128]	; 0x80
   2ffcc:	ldr	sl, [sp, #100]	; 0x64
   2ffd0:	eor	r5, r5, r1
   2ffd4:	ldr	r1, [sp, #120]	; 0x78
   2ffd8:	ldr	fp, [sp, #888]	; 0x378
   2ffdc:	eor	r4, r4, r0
   2ffe0:	ldrd	r2, [ip, #-184]	; 0xffffff48
   2ffe4:	ldr	ip, [sp, #124]	; 0x7c
   2ffe8:	orr	sl, fp, sl, lsl #25
   2ffec:	lsr	r1, r1, #7
   2fff0:	ldr	fp, [sp, #100]	; 0x64
   2fff4:	eor	r2, r2, r4
   2fff8:	eor	r3, r3, r5
   2fffc:	orr	ip, r1, ip, lsl #25
   30000:	ldr	r1, [sp, #56]	; 0x38
   30004:	strd	r2, [sp, #240]	; 0xf0
   30008:	lsr	fp, fp, #7
   3000c:	ldr	r2, [sp, #60]	; 0x3c
   30010:	add	r4, sp, #8192	; 0x2000
   30014:	str	fp, [sp, #892]	; 0x37c
   30018:	add	fp, sp, #4608	; 0x1200
   3001c:	ldr	r5, [sp, #124]	; 0x7c
   30020:	lsr	r3, r1, #8
   30024:	str	sl, [sp, #888]	; 0x378
   30028:	orr	r2, r3, r2, lsl #24
   3002c:	str	r2, [r4, #-3432]	; 0xfffff298
   30030:	add	r4, sp, #1024	; 0x400
   30034:	ldrd	r2, [fp, #136]	; 0x88
   30038:	lsr	r5, r5, #7
   3003c:	ldrd	sl, [fp, #144]	; 0x90
   30040:	str	r5, [sp, #908]	; 0x38c
   30044:	ldr	r5, [sp, #56]	; 0x38
   30048:	eor	r2, r2, sl
   3004c:	ldrd	r0, [r4, #-176]	; 0xffffff50
   30050:	eor	r3, r3, fp
   30054:	str	ip, [sp, #904]	; 0x388
   30058:	ldr	sl, [sp, #60]	; 0x3c
   3005c:	eor	r1, r1, r3
   30060:	ldr	ip, [sp, #60]	; 0x3c
   30064:	lsr	r3, r5, #1
   30068:	ldr	r4, [sp, #80]	; 0x50
   3006c:	eor	r0, r0, r2
   30070:	orr	sl, r3, sl, lsl #31
   30074:	strd	r0, [sp, #248]	; 0xf8
   30078:	lsr	r3, ip, #8
   3007c:	ldr	fp, [sp, #136]	; 0x88
   30080:	orr	r0, r3, r5, lsl #24
   30084:	lsr	r3, ip, #1
   30088:	orr	r2, r3, r5, lsl #31
   3008c:	ldr	r5, [sp, #84]	; 0x54
   30090:	ldr	ip, [sp, #84]	; 0x54
   30094:	lsr	r3, r4, #8
   30098:	lsr	fp, fp, #7
   3009c:	str	fp, [sp, #936]	; 0x3a8
   300a0:	add	fp, sp, #8192	; 0x2000
   300a4:	orr	r5, r3, r5, lsl #24
   300a8:	lsr	r3, r4, #1
   300ac:	str	sl, [fp, #-3424]	; 0xfffff2a0
   300b0:	orr	ip, r3, ip, lsl #31
   300b4:	str	r0, [fp, #-3428]	; 0xfffff29c
   300b8:	mov	sl, r4
   300bc:	str	r2, [fp, #-3420]	; 0xfffff2a4
   300c0:	str	r5, [fp, #-3400]	; 0xfffff2b8
   300c4:	str	ip, [fp, #-3392]	; 0xfffff2c0
   300c8:	ldr	r2, [sp, #84]	; 0x54
   300cc:	ldr	r0, [sp, #128]	; 0x80
   300d0:	ldr	r3, [sp, #140]	; 0x8c
   300d4:	lsr	r1, r2, #8
   300d8:	ldr	r4, [sp, #936]	; 0x3a8
   300dc:	orr	r5, r1, sl, lsl #24
   300e0:	ldr	sl, [sp, #132]	; 0x84
   300e4:	lsr	r0, r0, #7
   300e8:	movw	r2, #12284	; 0x2ffc
   300ec:	movt	r2, #18130	; 0x46d2
   300f0:	orr	r3, r4, r3, lsl #25
   300f4:	orr	sl, r0, sl, lsl #25
   300f8:	ldrd	r0, [sp, #24]
   300fc:	str	r5, [fp, #-3396]	; 0xfffff2bc
   30100:	adds	r2, r2, r0
   30104:	ldrd	r4, [sp, #104]	; 0x68
   30108:	str	r3, [sp, #936]	; 0x3a8
   3010c:	movw	r3, #2693	; 0xa85
   30110:	ldr	ip, [sp, #140]	; 0x8c
   30114:	movt	r3, #10167	; 0x27b7
   30118:	adc	r3, r3, r1
   3011c:	ldr	r1, [sp, #132]	; 0x84
   30120:	adds	r2, r2, r4
   30124:	str	sl, [sp, #920]	; 0x398
   30128:	adc	r3, r3, r5
   3012c:	lsr	ip, ip, #7
   30130:	ldr	r5, [sp, #152]	; 0x98
   30134:	lsr	r1, r1, #7
   30138:	str	ip, [sp, #940]	; 0x3ac
   3013c:	add	ip, sp, #256	; 0x100
   30140:	str	r1, [sp, #924]	; 0x39c
   30144:	ldr	r1, [sp, #156]	; 0x9c
   30148:	lsr	r5, r5, #7
   3014c:	ldrd	sl, [ip]
   30150:	ldr	r0, [sp, #144]	; 0x90
   30154:	adds	sl, sl, r2
   30158:	orr	r1, r5, r1, lsl #25
   3015c:	ldrd	r4, [sp, #8]
   30160:	adc	fp, fp, r3
   30164:	adds	sl, sl, r8
   30168:	lsr	r0, r0, #7
   3016c:	adc	fp, fp, r9
   30170:	adds	r4, r4, sl
   30174:	adc	r5, r5, fp
   30178:	str	r0, [sp, #952]	; 0x3b8
   3017c:	adds	r0, r6, sl
   30180:	str	r1, [sp, #968]	; 0x3c8
   30184:	adc	r1, r7, fp
   30188:	ldrd	sl, [sp, #16]
   3018c:	strd	r4, [sp, #104]	; 0x68
   30190:	movw	r8, #51494	; 0xc926
   30194:	movt	r8, #23590	; 0x5c26
   30198:	ldr	r6, [sp, #104]	; 0x68
   3019c:	adds	r8, r8, sl
   301a0:	movw	r9, #8504	; 0x2138
   301a4:	movt	r9, #11803	; 0x2e1b
   301a8:	ldrd	r2, [sp, #40]	; 0x28
   301ac:	adc	r9, r9, fp
   301b0:	ldr	fp, [sp, #108]	; 0x6c
   301b4:	bic	r5, r3, r5
   301b8:	lsr	r3, r6, #18
   301bc:	strd	r0, [sp, #8]
   301c0:	mov	r0, r6
   301c4:	orr	r3, r3, fp, lsl #14
   301c8:	str	r3, [sp, #3976]	; 0xf88
   301cc:	lsr	r3, fp, #18
   301d0:	add	r1, sp, #4096	; 0x1000
   301d4:	orr	r3, r3, r6, lsl #14
   301d8:	str	r3, [sp, #3980]	; 0xf8c
   301dc:	lsr	r3, r6, #14
   301e0:	bic	r4, r2, r4
   301e4:	orr	r3, r3, fp, lsl #18
   301e8:	str	r3, [sp, #3984]	; 0xf90
   301ec:	lsr	r3, fp, #14
   301f0:	orr	r3, r3, r0, lsl #18
   301f4:	str	r3, [sp, #3988]	; 0xf94
   301f8:	lsl	r3, r0, #23
   301fc:	orr	r3, r3, fp, lsr #9
   30200:	str	r3, [sp, #3992]	; 0xf98
   30204:	lsl	r3, fp, #23
   30208:	add	fp, sp, #4096	; 0x1000
   3020c:	orr	r3, r3, r0, lsr #9
   30210:	str	r3, [sp, #3996]	; 0xf9c
   30214:	ldrd	r6, [fp, #-120]	; 0xffffff88
   30218:	ldrd	sl, [fp, #-112]	; 0xffffff90
   3021c:	ldrd	r2, [sp, #176]	; 0xb0
   30220:	ldrd	r0, [r1, #-104]	; 0xffffff98
   30224:	eor	r7, r7, fp
   30228:	ldr	fp, [sp, #8]
   3022c:	adds	r8, r8, r2
   30230:	eor	r6, r6, sl
   30234:	ldr	r2, [sp, #12]
   30238:	eor	r6, r6, r0
   3023c:	adc	r9, r9, r3
   30240:	eor	r7, r7, r1
   30244:	adds	r8, r8, r6
   30248:	lsl	r3, fp, #30
   3024c:	adc	r9, r9, r7
   30250:	orr	r3, r3, r2, lsr #2
   30254:	str	r3, [sp, #4000]	; 0xfa0
   30258:	ldrd	r6, [sp, #64]	; 0x40
   3025c:	ldrd	r2, [sp, #104]	; 0x68
   30260:	and	r2, r2, r6
   30264:	and	r3, r3, r7
   30268:	eor	r0, r4, r2
   3026c:	ldr	r7, [sp, #12]
   30270:	adds	r0, r0, r8
   30274:	lsr	r2, fp, #28
   30278:	mov	r8, fp
   3027c:	ldrd	sl, [sp]
   30280:	eor	r1, r5, r3
   30284:	orr	r2, r2, r7, lsl #4
   30288:	adc	r1, r1, r9
   3028c:	adds	sl, sl, r0
   30290:	adc	fp, fp, r1
   30294:	str	r2, [sp, #4008]	; 0xfa8
   30298:	strd	sl, [sp, #176]	; 0xb0
   3029c:	lsl	r3, r7, #30
   302a0:	lsr	r2, r7, #28
   302a4:	ldr	r9, [sp, #176]	; 0xb0
   302a8:	mov	r4, r8
   302ac:	orr	r3, r3, r8, lsr #2
   302b0:	orr	r2, r2, r8, lsl #4
   302b4:	str	r3, [sp, #4004]	; 0xfa4
   302b8:	lsl	r3, r8, #25
   302bc:	ldr	r8, [sp, #180]	; 0xb4
   302c0:	str	r2, [sp, #4012]	; 0xfac
   302c4:	orr	r3, r3, r7, lsr #7
   302c8:	lsr	r2, sl, #18
   302cc:	str	r3, [sp, #4016]	; 0xfb0
   302d0:	lsl	r3, r7, #25
   302d4:	orr	r2, r2, r8, lsl #14
   302d8:	orr	r3, r3, r4, lsr #7
   302dc:	str	r2, [sp, #4024]	; 0xfb8
   302e0:	str	r3, [sp, #4020]	; 0xfb4
   302e4:	lsr	r2, r9, #14
   302e8:	lsr	r3, r8, #18
   302ec:	orr	r2, r2, r8, lsl #18
   302f0:	orr	r3, r3, r9, lsl #14
   302f4:	str	r2, [sp, #4032]	; 0xfc0
   302f8:	str	r3, [sp, #4028]	; 0xfbc
   302fc:	lsr	r2, r8, #14
   30300:	lsl	r3, r9, #23
   30304:	mov	r4, r9
   30308:	orr	r2, r2, r9, lsl #18
   3030c:	orr	r3, r3, r8, lsr #9
   30310:	str	r2, [sp, #4036]	; 0xfc4
   30314:	lsl	ip, r8, #23
   30318:	str	r3, [sp, #4040]	; 0xfc8
   3031c:	add	fp, sp, #4096	; 0x1000
   30320:	ldrd	r8, [sp, #192]	; 0xc0
   30324:	orr	ip, ip, r4, lsr #9
   30328:	ldrd	r2, [sp, #8]
   3032c:	ldrd	r4, [sp, #200]	; 0xc8
   30330:	and	r3, r3, r9
   30334:	add	r9, sp, #4096	; 0x1000
   30338:	ldrd	r6, [fp, #-96]	; 0xffffffa0
   3033c:	and	r2, r2, r8
   30340:	ldrd	sl, [fp, #-88]	; 0xffffffa8
   30344:	eor	r3, r3, r5
   30348:	ldrd	r8, [r9, #-80]	; 0xffffffb0
   3034c:	add	r5, sp, #4096	; 0x1000
   30350:	eor	r7, r7, fp
   30354:	eor	r2, r2, r4
   30358:	eor	r7, r7, r9
   3035c:	add	r9, sp, #4096	; 0x1000
   30360:	eor	r6, r6, sl
   30364:	ldrd	sl, [r5, #-72]	; 0xffffffb8
   30368:	ldrd	r4, [r5, #-64]	; 0xffffffc0
   3036c:	eor	r6, r6, r8
   30370:	str	ip, [sp, #4044]	; 0xfcc
   30374:	adds	r6, r6, r2
   30378:	ldrd	r8, [r9, #-56]	; 0xffffffc8
   3037c:	eor	sl, sl, r4
   30380:	adc	r7, r7, r3
   30384:	eor	fp, fp, r5
   30388:	eor	sl, sl, r8
   3038c:	adds	r8, r6, r0
   30390:	eor	fp, fp, r9
   30394:	ldr	r0, [sp, #156]	; 0x9c
   30398:	adc	r9, r7, r1
   3039c:	strd	r8, [sp]
   303a0:	ldr	r9, [sp, #148]	; 0x94
   303a4:	lsl	r1, r8, #30
   303a8:	ldrd	r4, [sp, #64]	; 0x40
   303ac:	lsr	r0, r0, #7
   303b0:	ldr	ip, [sp, #952]	; 0x3b8
   303b4:	ldrd	r2, [sp, #176]	; 0xb0
   303b8:	orr	r9, ip, r9, lsl #25
   303bc:	str	r9, [sp, #952]	; 0x3b8
   303c0:	bic	r3, r5, r3
   303c4:	str	r0, [sp, #972]	; 0x3cc
   303c8:	ldr	r5, [sp, #4]
   303cc:	bic	r2, r4, r2
   303d0:	ldr	r4, [sp]
   303d4:	ldrd	r6, [sp, #104]	; 0x68
   303d8:	orr	r1, r1, r5, lsr #2
   303dc:	str	r1, [sp, #4048]	; 0xfd0
   303e0:	lsl	r1, r5, #30
   303e4:	lsr	r0, r4, #28
   303e8:	orr	r1, r1, r4, lsr #2
   303ec:	str	r1, [sp, #4052]	; 0xfd4
   303f0:	lsl	r1, r4, #25
   303f4:	orr	r0, r0, r5, lsl #4
   303f8:	mov	r8, r4
   303fc:	str	r0, [sp, #4056]	; 0xfd8
   30400:	orr	r1, r1, r5, lsr #7
   30404:	lsr	r0, r5, #28
   30408:	str	r1, [sp, #4064]	; 0xfe0
   3040c:	lsl	r1, r5, #25
   30410:	orr	r0, r0, r4, lsl #4
   30414:	orr	r1, r1, r8, lsr #7
   30418:	str	r0, [sp, #4060]	; 0xfdc
   3041c:	add	r5, sp, #4096	; 0x1000
   30420:	str	r1, [sp, #4068]	; 0xfe4
   30424:	ldrd	r0, [sp, #176]	; 0xb0
   30428:	ldrd	r8, [sp, #72]	; 0x48
   3042c:	ldr	r4, [sp, #148]	; 0x94
   30430:	and	r0, r0, r6
   30434:	and	r1, r1, r7
   30438:	ldrd	r6, [sp, #8]
   3043c:	eor	r0, r0, r2
   30440:	eor	r1, r1, r3
   30444:	ldrd	r2, [sp]
   30448:	eor	r6, r6, r8
   3044c:	eor	r7, r7, r9
   30450:	add	r9, sp, #4096	; 0x1000
   30454:	and	r6, r6, r2
   30458:	and	r7, r7, r3
   3045c:	lsr	r4, r4, #7
   30460:	ldrd	r2, [r5, #-48]	; 0xffffffd0
   30464:	str	r4, [sp, #956]	; 0x3bc
   30468:	ldrd	r4, [r5, #-40]	; 0xffffffd8
   3046c:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   30470:	eor	r2, r2, r4
   30474:	eor	r3, r3, r5
   30478:	eor	r2, r2, r8
   3047c:	ldrd	r4, [sp, #8]
   30480:	eor	r3, r3, r9
   30484:	ldrd	r8, [sp, #72]	; 0x48
   30488:	and	r4, r4, r8
   3048c:	and	r5, r5, r9
   30490:	eor	r4, r4, r6
   30494:	eor	r5, r5, r7
   30498:	adds	r2, r2, r4
   3049c:	ldrd	r6, [sp, #8]
   304a0:	adc	r3, r3, r5
   304a4:	ldrd	r4, [sp]
   304a8:	ldr	r9, [sp, #88]	; 0x58
   304ac:	eor	r5, r5, r7
   304b0:	add	r7, sp, #512	; 0x200
   304b4:	eor	r4, r4, r6
   304b8:	lsr	r9, r9, #7
   304bc:	strd	r4, [r7, #-224]	; 0xffffff20
   304c0:	str	r9, [sp, #1000]	; 0x3e8
   304c4:	add	r7, sp, #4608	; 0x1200
   304c8:	ldrd	r4, [sp, #8]
   304cc:	ldrd	r8, [sp]
   304d0:	and	r8, r8, r4
   304d4:	and	r9, r9, r5
   304d8:	strd	r8, [sp, #192]	; 0xc0
   304dc:	ldrd	r8, [r7, #152]	; 0x98
   304e0:	ldrd	r6, [r7, #160]	; 0xa0
   304e4:	eor	r8, r8, r6
   304e8:	add	r6, sp, #1024	; 0x400
   304ec:	eor	r9, r9, r7
   304f0:	ldr	r7, [sp, #84]	; 0x54
   304f4:	ldrd	r4, [r6, #-168]	; 0xffffff58
   304f8:	eor	r4, r4, r8
   304fc:	ldr	r8, [sp, #80]	; 0x50
   30500:	eor	r5, r5, r9
   30504:	add	r9, sp, #8192	; 0x2000
   30508:	lsr	ip, r7, #1
   3050c:	strd	r4, [sp, #200]	; 0xc8
   30510:	orr	r8, ip, r8, lsl #31
   30514:	str	r8, [r9, #-3388]	; 0xfffff2c4
   30518:	ldr	r4, [sp, #96]	; 0x60
   3051c:	add	r7, sp, #4608	; 0x1200
   30520:	ldr	r5, [sp, #100]	; 0x64
   30524:	lsr	ip, r4, #8
   30528:	orr	r5, ip, r5, lsl #24
   3052c:	add	ip, sp, #1024	; 0x400
   30530:	str	r5, [r9, #-3368]	; 0xfffff2d8
   30534:	ldrd	r4, [r7, #184]	; 0xb8
   30538:	ldrd	r6, [r7, #192]	; 0xc0
   3053c:	ldrd	r8, [ip, #-152]	; 0xffffff68
   30540:	add	ip, sp, #256	; 0x100
   30544:	eor	r4, r4, r6
   30548:	eor	r5, r5, r7
   3054c:	eor	r8, r8, r4
   30550:	ldr	r4, [sp, #96]	; 0x60
   30554:	ldr	r7, [sp, #100]	; 0x64
   30558:	eor	r9, r9, r5
   3055c:	ldr	r5, [sp, #100]	; 0x64
   30560:	add	r6, sp, #8192	; 0x2000
   30564:	strd	r8, [ip]
   30568:	lsr	ip, r4, #1
   3056c:	ldr	r9, [sp, #124]	; 0x7c
   30570:	orr	r5, ip, r5, lsl #31
   30574:	lsr	ip, r7, #8
   30578:	str	r5, [r6, #-3360]	; 0xfffff2e0
   3057c:	orr	r8, ip, r4, lsl #24
   30580:	ldr	r5, [sp, #120]	; 0x78
   30584:	lsr	ip, r7, #1
   30588:	ldr	r7, [sp, #124]	; 0x7c
   3058c:	orr	r4, ip, r4, lsl #31
   30590:	str	r8, [r6, #-3364]	; 0xfffff2dc
   30594:	lsr	ip, r5, #8
   30598:	str	r4, [r6, #-3356]	; 0xfffff2e4
   3059c:	orr	r7, ip, r7, lsl #24
   305a0:	lsr	ip, r5, #1
   305a4:	str	r7, [r6, #-3336]	; 0xfffff2f8
   305a8:	add	r7, sp, #4608	; 0x1200
   305ac:	orr	r9, ip, r9, lsl #31
   305b0:	add	ip, sp, #1024	; 0x400
   305b4:	ldrd	r4, [r7, #216]	; 0xd8
   305b8:	str	r9, [r6, #-3328]	; 0xfffff300
   305bc:	ldrd	r6, [r7, #224]	; 0xe0
   305c0:	ldrd	r8, [ip, #-136]	; 0xffffff78
   305c4:	add	ip, sp, #512	; 0x200
   305c8:	eor	r4, r4, r6
   305cc:	eor	r5, r5, r7
   305d0:	eor	r8, r8, r4
   305d4:	ldr	r4, [sp, #124]	; 0x7c
   305d8:	eor	r9, r9, r5
   305dc:	ldr	r5, [sp, #120]	; 0x78
   305e0:	strd	r8, [ip, #-248]	; 0xffffff08
   305e4:	add	r6, sp, #8192	; 0x2000
   305e8:	ldr	r8, [sp, #120]	; 0x78
   305ec:	lsr	ip, r4, #8
   305f0:	orr	r5, ip, r5, lsl #24
   305f4:	ldr	r9, [sp, #160]	; 0xa0
   305f8:	lsr	ip, r4, #1
   305fc:	str	r5, [r6, #-3332]	; 0xfffff2fc
   30600:	orr	r8, ip, r8, lsl #31
   30604:	ldr	r5, [sp, #164]	; 0xa4
   30608:	ldr	ip, [sp, #92]	; 0x5c
   3060c:	lsr	r9, r9, #7
   30610:	ldr	r7, [sp, #164]	; 0xa4
   30614:	ldr	r4, [sp, #1000]	; 0x3e8
   30618:	orr	r5, r9, r5, lsl #25
   3061c:	str	r8, [r6, #-3324]	; 0xfffff304
   30620:	orr	ip, r4, ip, lsl #25
   30624:	str	r5, [sp, #984]	; 0x3d8
   30628:	str	ip, [sp, #1000]	; 0x3e8
   3062c:	lsr	r7, r7, #7
   30630:	str	r7, [sp, #988]	; 0x3dc
   30634:	movw	r4, #10989	; 0x2aed
   30638:	ldr	r8, [sp, #92]	; 0x5c
   3063c:	movt	r4, #23236	; 0x5ac4
   30640:	ldr	r9, [sp, #168]	; 0xa8
   30644:	movw	r5, #28156	; 0x6dfc
   30648:	ldrd	r6, [sp, #32]
   3064c:	movt	r5, #19756	; 0x4d2c
   30650:	lsr	r8, r8, #7
   30654:	str	r8, [sp, #1004]	; 0x3ec
   30658:	lsr	r9, r9, #7
   3065c:	str	r9, [sp, #1016]	; 0x3f8
   30660:	ldrd	r8, [sp, #40]	; 0x28
   30664:	adds	r4, r4, r6
   30668:	adc	r5, r5, r7
   3066c:	ldr	ip, [sp, #1016]	; 0x3f8
   30670:	adds	r4, r4, r8
   30674:	ldr	r7, [sp, #112]	; 0x70
   30678:	adc	r5, r5, r9
   3067c:	ldr	r9, [sp, #172]	; 0xac
   30680:	adds	sl, sl, r4
   30684:	ldr	r4, [sp, #116]	; 0x74
   30688:	adc	fp, fp, r5
   3068c:	adds	r0, r0, sl
   30690:	orr	r9, ip, r9, lsl #25
   30694:	str	r9, [sp, #1016]	; 0x3f8
   30698:	ldrd	r8, [sp, #48]	; 0x30
   3069c:	adc	r1, r1, fp
   306a0:	lsr	r7, r7, #7
   306a4:	movw	r5, #3347	; 0xd13
   306a8:	adds	r8, r8, r0
   306ac:	orr	r4, r7, r4, lsl #25
   306b0:	adc	r9, r9, r1
   306b4:	adds	sl, r2, r0
   306b8:	adc	fp, r3, r1
   306bc:	ldrd	r2, [sp, #56]	; 0x38
   306c0:	ldrd	r6, [sp, #64]	; 0x40
   306c4:	movt	r5, #21304	; 0x5338
   306c8:	str	r4, [sp, #1032]	; 0x408
   306cc:	movw	r4, #46047	; 0xb3df
   306d0:	movt	r4, #40341	; 0x9d95
   306d4:	lsr	r1, r8, #18
   306d8:	adds	r2, r2, r4
   306dc:	orr	r1, r1, r9, lsl #14
   306e0:	adc	r3, r3, r5
   306e4:	str	r1, [sp, #4072]	; 0xfe8
   306e8:	adds	r2, r2, r6
   306ec:	lsr	r1, r9, #18
   306f0:	adc	r3, r3, r7
   306f4:	orr	r1, r1, r8, lsl #14
   306f8:	lsr	r0, r8, #14
   306fc:	str	r1, [sp, #4076]	; 0xfec
   30700:	add	r7, sp, #4096	; 0x1000
   30704:	lsl	r1, r8, #23
   30708:	orr	r0, r0, r9, lsl #18
   3070c:	orr	r1, r1, r9, lsr #9
   30710:	str	r0, [sp, #4080]	; 0xff0
   30714:	lsr	r0, r9, #14
   30718:	str	r1, [sp, #4088]	; 0xff8
   3071c:	lsl	r1, r9, #23
   30720:	orr	r0, r0, r8, lsl #18
   30724:	orr	r1, r1, r8, lsr #9
   30728:	str	r0, [sp, #4084]	; 0xff4
   3072c:	lsl	ip, sl, #30
   30730:	str	r1, [sp, #4092]	; 0xffc
   30734:	ldrd	r0, [r7, #-24]	; 0xffffffe8
   30738:	ldrd	r6, [r7, #-16]
   3073c:	ldrd	r4, [sp, #104]	; 0x68
   30740:	eor	r1, r1, r7
   30744:	add	r7, sp, #4096	; 0x1000
   30748:	eor	r0, r0, r6
   3074c:	bic	r5, r5, r9
   30750:	ldrd	r6, [r7, #-8]
   30754:	bic	r4, r4, r8
   30758:	eor	r0, r0, r6
   3075c:	add	r6, sp, #4096	; 0x1000
   30760:	eor	r1, r1, r7
   30764:	adds	r2, r2, r0
   30768:	adc	r3, r3, r1
   3076c:	lsr	r0, sl, #28
   30770:	orr	r1, ip, fp, lsr #2
   30774:	add	ip, sp, #8192	; 0x2000
   30778:	str	r1, [r6]
   3077c:	lsl	r1, fp, #30
   30780:	orr	r7, r0, fp, lsl #4
   30784:	orr	r6, r1, sl, lsr #2
   30788:	lsr	r0, fp, #28
   3078c:	lsl	r1, sl, #25
   30790:	str	r7, [ip, #-4088]	; 0xfffff008
   30794:	orr	r7, r0, sl, lsl #4
   30798:	orr	r0, r1, fp, lsr #7
   3079c:	str	r0, [ip, #-4080]	; 0xfffff010
   307a0:	ldrd	r0, [sp, #176]	; 0xb0
   307a4:	str	r6, [ip, #-4092]	; 0xfffff004
   307a8:	and	r1, r1, r9
   307ac:	str	r7, [ip, #-4084]	; 0xfffff00c
   307b0:	eor	r1, r1, r5
   307b4:	add	r5, sp, #8192	; 0x2000
   307b8:	lsl	ip, fp, #25
   307bc:	and	r0, r0, r8
   307c0:	eor	r0, r0, r4
   307c4:	orr	r4, ip, sl, lsr #7
   307c8:	str	r4, [r5, #-4076]	; 0xfffff014
   307cc:	adds	r2, r2, r0
   307d0:	ldrd	r4, [sp, #72]	; 0x48
   307d4:	add	r7, sp, #4096	; 0x1000
   307d8:	adc	r3, r3, r1
   307dc:	add	ip, sp, #4096	; 0x1000
   307e0:	adds	r4, r4, r2
   307e4:	ldrd	r0, [r7]
   307e8:	adc	r5, r5, r3
   307ec:	ldrd	r6, [r7, #8]
   307f0:	strd	r4, [sp, #72]	; 0x48
   307f4:	add	r5, sp, #512	; 0x200
   307f8:	eor	r0, r0, r6
   307fc:	eor	r1, r1, r7
   30800:	ldrd	r6, [r5, #-224]	; 0xffffff20
   30804:	ldrd	r4, [ip, #16]
   30808:	and	r7, r7, fp
   3080c:	and	r6, r6, sl
   30810:	eor	r4, r4, r0
   30814:	eor	r5, r5, r1
   30818:	ldrd	r0, [sp, #192]	; 0xc0
   3081c:	strd	r4, [sp, #40]	; 0x28
   30820:	eor	r7, r7, r1
   30824:	ldr	r1, [sp, #72]	; 0x48
   30828:	ldr	r5, [sp, #76]	; 0x4c
   3082c:	eor	r6, r6, r0
   30830:	add	r0, sp, #8192	; 0x2000
   30834:	lsr	ip, r1, #18
   30838:	lsr	r4, r1, #14
   3083c:	ldr	r1, [sp, #76]	; 0x4c
   30840:	orr	r5, ip, r5, lsl #14
   30844:	str	r5, [r0, #-4072]	; 0xfffff018
   30848:	lsr	ip, r1, #18
   3084c:	orr	r5, r4, r1, lsl #18
   30850:	lsr	r4, r1, #14
   30854:	str	r5, [r0, #-4064]	; 0xfffff020
   30858:	ldr	r1, [sp, #72]	; 0x48
   3085c:	add	r5, sp, #8192	; 0x2000
   30860:	ldr	r0, [sp, #72]	; 0x48
   30864:	orr	r1, ip, r1, lsl #14
   30868:	str	r1, [r5, #-4068]	; 0xfffff01c
   3086c:	lsl	ip, r0, #23
   30870:	orr	r1, r4, r0, lsl #18
   30874:	ldr	r0, [sp, #76]	; 0x4c
   30878:	ldr	r4, [sp, #76]	; 0x4c
   3087c:	str	r1, [r5, #-4060]	; 0xfffff024
   30880:	orr	r4, ip, r4, lsr #9
   30884:	lsl	ip, r0, #23
   30888:	ldrd	r0, [sp, #40]	; 0x28
   3088c:	str	r4, [r5, #-4056]	; 0xfffff028
   30890:	movw	r4, #25566	; 0x63de
   30894:	adds	r0, r0, r6
   30898:	ldr	r6, [sp, #72]	; 0x48
   3089c:	adc	r1, r1, r7
   308a0:	add	r7, sp, #8192	; 0x2000
   308a4:	movt	r4, #35759	; 0x8baf
   308a8:	movw	r5, #29524	; 0x7354
   308ac:	orr	r6, ip, r6, lsr #9
   308b0:	str	r6, [r7, #-4052]	; 0xfffff02c
   308b4:	adds	r6, r0, r2
   308b8:	movt	r5, #25866	; 0x650a
   308bc:	adc	r7, r1, r3
   308c0:	add	r1, sp, #4096	; 0x1000
   308c4:	strd	r6, [sp, #48]	; 0x30
   308c8:	ldrd	r6, [sp, #80]	; 0x50
   308cc:	ldrd	r2, [r1, #24]
   308d0:	adds	r6, r6, r4
   308d4:	ldrd	r0, [r1, #32]
   308d8:	adc	r7, r7, r5
   308dc:	add	r5, sp, #4096	; 0x1000
   308e0:	eor	r2, r2, r0
   308e4:	eor	r3, r3, r1
   308e8:	ldrd	r0, [sp, #104]	; 0x68
   308ec:	ldrd	r4, [r5, #40]	; 0x28
   308f0:	adds	r6, r6, r0
   308f4:	adc	r7, r7, r1
   308f8:	eor	r2, r2, r4
   308fc:	ldrd	r0, [sp, #176]	; 0xb0
   30900:	eor	r3, r3, r5
   30904:	ldrd	r4, [sp, #72]	; 0x48
   30908:	adds	r2, r2, r6
   3090c:	adc	r3, r3, r7
   30910:	bic	r4, r0, r4
   30914:	bic	r5, r1, r5
   30918:	ldrd	r0, [sp, #72]	; 0x48
   3091c:	and	r0, r0, r8
   30920:	and	r1, r1, r9
   30924:	eor	r0, r0, r4
   30928:	eor	r1, r1, r5
   3092c:	adds	r6, r2, r0
   30930:	ldr	r5, [sp, #48]	; 0x30
   30934:	adc	r7, r3, r1
   30938:	ldr	r0, [sp, #52]	; 0x34
   3093c:	ldr	r3, [sp, #52]	; 0x34
   30940:	add	r1, sp, #8192	; 0x2000
   30944:	lsl	r4, r5, #30
   30948:	lsr	ip, r5, #28
   3094c:	orr	r0, r4, r0, lsr #2
   30950:	str	r0, [r1, #-4048]	; 0xfffff030
   30954:	orr	r4, ip, r3, lsl #4
   30958:	ldr	ip, [sp, #48]	; 0x30
   3095c:	str	r4, [r1, #-4040]	; 0xfffff038
   30960:	lsl	r2, r3, #30
   30964:	ldrd	r4, [sp, #8]
   30968:	lsr	r1, r3, #28
   3096c:	lsl	r3, ip, #25
   30970:	adds	r4, r4, r6
   30974:	adc	r5, r5, r7
   30978:	strd	r4, [sp, #40]	; 0x28
   3097c:	orr	r5, r2, ip, lsr #2
   30980:	ldr	r0, [sp, #48]	; 0x30
   30984:	add	ip, sp, #8192	; 0x2000
   30988:	ldr	r2, [sp, #52]	; 0x34
   3098c:	str	r5, [ip, #-4044]	; 0xfffff034
   30990:	orr	r0, r1, r0, lsl #4
   30994:	ldrd	r4, [sp]
   30998:	ldr	r1, [sp, #52]	; 0x34
   3099c:	eor	r4, r4, sl
   309a0:	eor	r5, r5, fp
   309a4:	strd	r4, [sp, #8]
   309a8:	ldr	r5, [sp, #48]	; 0x30
   309ac:	orr	r1, r3, r1, lsr #7
   309b0:	lsl	r3, r2, #25
   309b4:	str	r0, [ip, #-4036]	; 0xfffff03c
   309b8:	str	r1, [ip, #-4032]	; 0xfffff040
   309bc:	orr	r5, r3, r5, lsr #7
   309c0:	str	r5, [ip, #-4028]	; 0xfffff044
   309c4:	add	r5, sp, #4096	; 0x1000
   309c8:	ldr	ip, [sp, #40]	; 0x28
   309cc:	ldrd	r2, [r5, #48]	; 0x30
   309d0:	ldrd	r4, [r5, #56]	; 0x38
   309d4:	lsr	r0, ip, #18
   309d8:	lsr	r1, ip, #14
   309dc:	add	ip, sp, #8192	; 0x2000
   309e0:	eor	r2, r2, r4
   309e4:	eor	r3, r3, r5
   309e8:	ldrd	r4, [sp, #48]	; 0x30
   309ec:	strd	r2, [sp, #64]	; 0x40
   309f0:	ldrd	r2, [sp, #8]
   309f4:	and	r3, r3, r5
   309f8:	ldr	r5, [sp, #44]	; 0x2c
   309fc:	and	r2, r2, r4
   30a00:	strd	r2, [sp, #8]
   30a04:	ldr	r2, [sp, #44]	; 0x2c
   30a08:	orr	r5, r0, r5, lsl #14
   30a0c:	str	r5, [ip, #-4024]	; 0xfffff048
   30a10:	add	r5, sp, #4096	; 0x1000
   30a14:	lsr	r0, r2, #18
   30a18:	orr	r3, r1, r2, lsl #18
   30a1c:	ldrd	r4, [r5, #64]	; 0x40
   30a20:	lsr	r1, r2, #14
   30a24:	str	r3, [ip, #-4016]	; 0xfffff050
   30a28:	ldrd	r2, [sp, #64]	; 0x40
   30a2c:	eor	r2, r2, r4
   30a30:	eor	r3, r3, r5
   30a34:	ldr	r4, [sp, #40]	; 0x28
   30a38:	ldr	r5, [sp, #40]	; 0x28
   30a3c:	orr	r4, r0, r4, lsl #14
   30a40:	str	r4, [ip, #-4020]	; 0xfffff04c
   30a44:	lsl	r0, r5, #23
   30a48:	orr	r4, r1, r5, lsl #18
   30a4c:	ldr	r5, [sp, #44]	; 0x2c
   30a50:	str	r4, [ip, #-4012]	; 0xfffff054
   30a54:	orr	r5, r0, r5, lsr #9
   30a58:	ldrd	r0, [sp]
   30a5c:	str	r5, [ip, #-4008]	; 0xfffff058
   30a60:	ldrd	r4, [sp, #8]
   30a64:	and	r0, r0, sl
   30a68:	and	r1, r1, fp
   30a6c:	eor	r0, r0, r4
   30a70:	eor	r1, r1, r5
   30a74:	ldr	r5, [sp, #44]	; 0x2c
   30a78:	adds	r2, r2, r0
   30a7c:	ldr	r0, [sp, #40]	; 0x28
   30a80:	adc	r3, r3, r1
   30a84:	add	r1, sp, #8192	; 0x2000
   30a88:	adds	r4, r2, r6
   30a8c:	lsl	ip, r5, #23
   30a90:	adc	r5, r3, r7
   30a94:	orr	r0, ip, r0, lsr #9
   30a98:	str	r0, [r1, #-4004]	; 0xfffff05c
   30a9c:	add	r1, sp, #4096	; 0x1000
   30aa0:	strd	r4, [sp, #8]
   30aa4:	add	r4, sp, #4096	; 0x1000
   30aa8:	ldr	r5, [sp, #8]
   30aac:	ldrd	r6, [r1, #72]	; 0x48
   30ab0:	ldrd	r0, [r1, #80]	; 0x50
   30ab4:	ldrd	r2, [r4, #88]	; 0x58
   30ab8:	eor	r6, r6, r0
   30abc:	eor	r7, r7, r1
   30ac0:	eor	r2, r2, r6
   30ac4:	ldr	r6, [sp, #12]
   30ac8:	eor	r3, r3, r7
   30acc:	add	r7, sp, #8192	; 0x2000
   30ad0:	ldr	ip, [sp, #12]
   30ad4:	strd	r2, [sp, #64]	; 0x40
   30ad8:	lsl	r3, r5, #30
   30adc:	orr	r6, r3, r6, lsr #2
   30ae0:	str	r6, [r7, #-4000]	; 0xfffff060
   30ae4:	ldr	r6, [sp, #8]
   30ae8:	lsr	r2, r5, #28
   30aec:	lsl	r3, ip, #30
   30af0:	orr	r4, r2, ip, lsl #4
   30af4:	str	r4, [r7, #-3992]	; 0xfffff068
   30af8:	lsr	r2, ip, #28
   30afc:	orr	r6, r3, r6, lsr #2
   30b00:	str	r6, [r7, #-3996]	; 0xfffff064
   30b04:	ldr	r7, [sp, #8]
   30b08:	add	r4, sp, #8192	; 0x2000
   30b0c:	ldr	r6, [sp, #12]
   30b10:	mov	r5, ip
   30b14:	ldrd	r0, [sp, #40]	; 0x28
   30b18:	orr	ip, r2, r7, lsl #4
   30b1c:	lsl	r3, r7, #25
   30b20:	ldr	r7, [sp, #172]	; 0xac
   30b24:	orr	r5, r3, r5, lsr #7
   30b28:	str	ip, [r4, #-3988]	; 0xfffff06c
   30b2c:	lsl	r3, r6, #25
   30b30:	ldr	ip, [sp, #8]
   30b34:	bic	r0, r8, r0
   30b38:	lsr	r7, r7, #7
   30b3c:	str	r7, [sp, #1020]	; 0x3fc
   30b40:	ldrd	r6, [sp, #96]	; 0x60
   30b44:	bic	r1, r9, r1
   30b48:	str	r5, [r4, #-3984]	; 0xfffff070
   30b4c:	orr	ip, r3, ip, lsr #7
   30b50:	str	ip, [r4, #-3980]	; 0xfffff074
   30b54:	movw	r4, #45736	; 0xb2a8
   30b58:	movt	r4, #15479	; 0x3c77
   30b5c:	ldr	r3, [sp, #184]	; 0xb8
   30b60:	adds	r4, r4, r6
   30b64:	movw	r5, #2747	; 0xabb
   30b68:	movt	r5, #30314	; 0x766a
   30b6c:	ldr	r2, [sp, #116]	; 0x74
   30b70:	adc	r5, r5, r7
   30b74:	ldr	r7, [sp, #188]	; 0xbc
   30b78:	lsr	r3, r3, #7
   30b7c:	lsr	r2, r2, #7
   30b80:	str	r2, [sp, #1036]	; 0x40c
   30b84:	orr	r7, r3, r7, lsl #25
   30b88:	ldrd	r2, [sp, #176]	; 0xb0
   30b8c:	str	r7, [sp, #1048]	; 0x418
   30b90:	adds	r4, r4, r2
   30b94:	ldrd	r6, [sp, #72]	; 0x48
   30b98:	adc	r5, r5, r3
   30b9c:	ldrd	r2, [sp, #40]	; 0x28
   30ba0:	and	r2, r2, r6
   30ba4:	and	r3, r3, r7
   30ba8:	ldrd	r6, [sp, #64]	; 0x40
   30bac:	adds	r6, r6, r4
   30bb0:	eor	r4, r0, r2
   30bb4:	adc	r7, r7, r5
   30bb8:	eor	r5, r1, r3
   30bbc:	ldrd	r0, [sp]
   30bc0:	adds	r4, r4, r6
   30bc4:	adc	r5, r5, r7
   30bc8:	ldrd	r6, [sp, #48]	; 0x30
   30bcc:	adds	r0, r0, r4
   30bd0:	adc	r1, r1, r5
   30bd4:	strd	r0, [sp, #64]	; 0x40
   30bd8:	add	r1, sp, #4096	; 0x1000
   30bdc:	eor	r6, r6, sl
   30be0:	eor	r7, r7, fp
   30be4:	ldrd	r2, [r1, #96]	; 0x60
   30be8:	ldrd	r0, [r1, #104]	; 0x68
   30bec:	eor	r2, r2, r0
   30bf0:	eor	r3, r3, r1
   30bf4:	strd	r2, [sp]
   30bf8:	ldrd	r2, [sp, #8]
   30bfc:	ldrd	r0, [sp, #48]	; 0x30
   30c00:	and	r2, r2, r6
   30c04:	and	r3, r3, r7
   30c08:	strd	r2, [sp, #104]	; 0x68
   30c0c:	and	r0, r0, sl
   30c10:	ldr	r3, [sp, #64]	; 0x40
   30c14:	and	r1, r1, fp
   30c18:	ldrd	r6, [sp]
   30c1c:	lsr	ip, r3, #18
   30c20:	add	r3, sp, #4096	; 0x1000
   30c24:	ldrd	r2, [r3, #112]	; 0x70
   30c28:	eor	r6, r6, r2
   30c2c:	eor	r7, r7, r3
   30c30:	ldr	r3, [sp, #68]	; 0x44
   30c34:	strd	r6, [sp]
   30c38:	ldrd	r6, [sp, #104]	; 0x68
   30c3c:	ldr	r2, [sp, #64]	; 0x40
   30c40:	orr	r3, ip, r3, lsl #14
   30c44:	eor	r0, r0, r6
   30c48:	add	r6, sp, #8192	; 0x2000
   30c4c:	ldr	ip, [sp, #68]	; 0x44
   30c50:	eor	r1, r1, r7
   30c54:	str	r3, [r6, #-3976]	; 0xfffff078
   30c58:	add	r3, sp, #8192	; 0x2000
   30c5c:	lsr	r7, r2, #14
   30c60:	orr	r2, r7, ip, lsl #18
   30c64:	str	r2, [r3, #-3968]	; 0xfffff080
   30c68:	ldrd	r2, [sp]
   30c6c:	lsr	r6, ip, #18
   30c70:	lsr	ip, ip, #14
   30c74:	adds	r2, r2, r0
   30c78:	ldr	r0, [sp, #64]	; 0x40
   30c7c:	adc	r3, r3, r1
   30c80:	lsl	r7, r0, #23
   30c84:	orr	r1, r6, r0, lsl #14
   30c88:	add	r0, sp, #8192	; 0x2000
   30c8c:	ldr	r6, [sp, #68]	; 0x44
   30c90:	str	r1, [r0, #-3972]	; 0xfffff07c
   30c94:	ldr	r1, [sp, #64]	; 0x40
   30c98:	orr	r6, r7, r6, lsr #9
   30c9c:	ldr	r7, [sp, #68]	; 0x44
   30ca0:	str	r6, [r0, #-3960]	; 0xfffff088
   30ca4:	orr	r1, ip, r1, lsl #18
   30ca8:	str	r1, [r0, #-3964]	; 0xfffff084
   30cac:	adds	r0, r2, r4
   30cb0:	add	r2, sp, #8192	; 0x2000
   30cb4:	adc	r1, r3, r5
   30cb8:	strd	r0, [sp]
   30cbc:	ldr	r1, [sp, #64]	; 0x40
   30cc0:	lsl	ip, r7, #23
   30cc4:	ldrd	r4, [sp, #120]	; 0x78
   30cc8:	movw	r0, #44774	; 0xaee6
   30ccc:	movt	r0, #18413	; 0x47ed
   30cd0:	add	r3, sp, #4096	; 0x1000
   30cd4:	orr	r1, ip, r1, lsr #9
   30cd8:	adds	r0, r0, r4
   30cdc:	str	r1, [r2, #-3956]	; 0xfffff08c
   30ce0:	movw	r1, #51502	; 0xc92e
   30ce4:	movt	r1, #33218	; 0x81c2
   30ce8:	ldrd	r6, [r3, #120]	; 0x78
   30cec:	adc	r1, r1, r5
   30cf0:	add	r5, sp, #4096	; 0x1000
   30cf4:	ldrd	r2, [r3, #128]	; 0x80
   30cf8:	adds	r0, r0, r8
   30cfc:	ldrd	r4, [r5, #136]	; 0x88
   30d00:	adc	r1, r1, r9
   30d04:	eor	r6, r6, r2
   30d08:	eor	r7, r7, r3
   30d0c:	ldrd	r8, [sp, #72]	; 0x48
   30d10:	eor	r6, r6, r4
   30d14:	eor	r7, r7, r5
   30d18:	ldrd	r4, [sp, #64]	; 0x40
   30d1c:	ldr	r3, [sp]
   30d20:	add	r2, sp, #8192	; 0x2000
   30d24:	bic	r5, r9, r5
   30d28:	ldr	r9, [sp, #4]
   30d2c:	adds	r0, r0, r6
   30d30:	bic	r4, r8, r4
   30d34:	lsl	ip, r3, #30
   30d38:	lsr	r3, r3, #28
   30d3c:	orr	r9, ip, r9, lsr #2
   30d40:	str	r9, [r2, #-3952]	; 0xfffff090
   30d44:	ldr	r9, [sp, #4]
   30d48:	adc	r1, r1, r7
   30d4c:	ldrd	r6, [sp, #40]	; 0x28
   30d50:	orr	ip, r3, r9, lsl #4
   30d54:	str	ip, [r2, #-3944]	; 0xfffff098
   30d58:	ldrd	r2, [sp, #64]	; 0x40
   30d5c:	lsr	ip, r9, #28
   30d60:	lsl	r8, r9, #30
   30d64:	and	r3, r3, r7
   30d68:	ldr	r7, [sp]
   30d6c:	and	r2, r2, r6
   30d70:	eor	r3, r3, r5
   30d74:	eor	r2, r2, r4
   30d78:	add	r5, sp, #8192	; 0x2000
   30d7c:	orr	r9, r8, r7, lsr #2
   30d80:	orr	r6, ip, r7, lsl #4
   30d84:	lsl	r4, r7, #25
   30d88:	ldr	r7, [sp, #4]
   30d8c:	adds	r2, r2, r0
   30d90:	str	r6, [r5, #-3940]	; 0xfffff09c
   30d94:	adc	r3, r3, r1
   30d98:	ldrd	r0, [sp, #48]	; 0x30
   30d9c:	orr	r7, r4, r7, lsr #7
   30da0:	str	r7, [r5, #-3936]	; 0xfffff0a0
   30da4:	ldrd	r6, [sp, #8]
   30da8:	adds	r4, r2, sl
   30dac:	ldr	r8, [sp, #4]
   30db0:	eor	r7, r7, r1
   30db4:	ldr	r1, [sp]
   30db8:	str	r9, [r5, #-3948]	; 0xfffff094
   30dbc:	add	r9, sp, #4096	; 0x1000
   30dc0:	lsl	ip, r8, #25
   30dc4:	eor	r6, r6, r0
   30dc8:	orr	r1, ip, r1, lsr #7
   30dcc:	str	r1, [r5, #-3932]	; 0xfffff0a4
   30dd0:	adc	r5, r3, fp
   30dd4:	ldrd	sl, [sp]
   30dd8:	ldrd	r0, [r9, #144]	; 0x90
   30ddc:	ldrd	r8, [r9, #152]	; 0x98
   30de0:	and	r7, r7, fp
   30de4:	add	fp, sp, #4096	; 0x1000
   30de8:	strd	r4, [sp, #104]	; 0x68
   30dec:	eor	r0, r0, r8
   30df0:	ldrd	r4, [sp, #8]
   30df4:	eor	r1, r1, r9
   30df8:	ldrd	r8, [sp, #48]	; 0x30
   30dfc:	and	r6, r6, sl
   30e00:	ldrd	sl, [fp, #160]	; 0xa0
   30e04:	and	r4, r4, r8
   30e08:	ldr	ip, [sp, #104]	; 0x68
   30e0c:	eor	r4, r4, r6
   30e10:	eor	r0, r0, sl
   30e14:	adds	r0, r0, r4
   30e18:	ldr	r4, [sp, #108]	; 0x6c
   30e1c:	lsr	r6, ip, #18
   30e20:	and	r5, r5, r9
   30e24:	eor	r5, r5, r7
   30e28:	eor	r1, r1, fp
   30e2c:	orr	r4, r6, r4, lsl #14
   30e30:	ldr	r6, [sp, #108]	; 0x6c
   30e34:	add	r8, sp, #8192	; 0x2000
   30e38:	ldr	sl, [sp, #104]	; 0x68
   30e3c:	adc	r1, r1, r5
   30e40:	lsr	ip, ip, #14
   30e44:	add	r5, sp, #8192	; 0x2000
   30e48:	orr	r7, ip, r6, lsl #18
   30e4c:	str	r7, [r8, #-3920]	; 0xfffff0b0
   30e50:	adds	r8, r0, r2
   30e54:	add	r2, sp, #8192	; 0x2000
   30e58:	str	r4, [r5, #-3928]	; 0xfffff0a8
   30e5c:	add	r7, sp, #8192	; 0x2000
   30e60:	lsr	r4, r6, #14
   30e64:	adc	r9, r1, r3
   30e68:	lsr	r5, r6, #18
   30e6c:	orr	r3, r4, sl, lsl #18
   30e70:	lsl	ip, sl, #23
   30e74:	str	r3, [r2, #-3916]	; 0xfffff0b4
   30e78:	lsl	r3, r6, #23
   30e7c:	orr	r4, ip, r6, lsr #9
   30e80:	orr	fp, r5, sl, lsl #14
   30e84:	orr	r6, r3, sl, lsr #9
   30e88:	str	fp, [r2, #-3924]	; 0xfffff0ac
   30e8c:	str	r6, [r7, #-3908]	; 0xfffff0bc
   30e90:	add	r7, sp, #4096	; 0x1000
   30e94:	ldrd	sl, [sp, #128]	; 0x80
   30e98:	movw	r0, #13627	; 0x353b
   30e9c:	movt	r0, #5250	; 0x1482
   30ea0:	str	r4, [r2, #-3912]	; 0xfffff0b8
   30ea4:	adds	r0, r0, sl
   30ea8:	ldrd	r4, [r7, #168]	; 0xa8
   30eac:	add	sl, sp, #8192	; 0x2000
   30eb0:	ldrd	r6, [r7, #176]	; 0xb0
   30eb4:	lsl	r2, r8, #30
   30eb8:	lsr	r3, r8, #28
   30ebc:	eor	r4, r4, r6
   30ec0:	eor	r5, r5, r7
   30ec4:	movw	r1, #11397	; 0x2c85
   30ec8:	orr	r7, r2, r9, lsr #2
   30ecc:	movt	r1, #37490	; 0x9272
   30ed0:	str	r7, [sl, #-3904]	; 0xfffff0c0
   30ed4:	ldrd	r6, [sp, #72]	; 0x48
   30ed8:	adc	r1, r1, fp
   30edc:	orr	fp, r3, r9, lsl #4
   30ee0:	str	fp, [sl, #-3896]	; 0xfffff0c8
   30ee4:	add	fp, sp, #4096	; 0x1000
   30ee8:	adds	r0, r0, r6
   30eec:	adc	r1, r1, r7
   30ef0:	add	r7, sp, #8192	; 0x2000
   30ef4:	ldrd	sl, [fp, #184]	; 0xb8
   30ef8:	lsl	ip, r9, #30
   30efc:	orr	r6, ip, r8, lsr #2
   30f00:	add	ip, sp, #8192	; 0x2000
   30f04:	eor	r4, r4, sl
   30f08:	eor	r5, r5, fp
   30f0c:	str	r6, [r7, #-3900]	; 0xfffff0c4
   30f10:	lsr	r3, r9, #28
   30f14:	ldrd	r6, [sp, #40]	; 0x28
   30f18:	lsl	r2, r8, #25
   30f1c:	ldrd	sl, [sp, #104]	; 0x68
   30f20:	adds	r0, r0, r4
   30f24:	adc	r1, r1, r5
   30f28:	bic	sl, r6, sl
   30f2c:	bic	fp, r7, fp
   30f30:	orr	r7, r3, r8, lsl #4
   30f34:	orr	r3, r2, r9, lsr #7
   30f38:	str	r7, [ip, #-3892]	; 0xfffff0cc
   30f3c:	str	r3, [ip, #-3888]	; 0xfffff0d0
   30f40:	ldrd	r6, [sp, #104]	; 0x68
   30f44:	ldrd	r2, [sp, #64]	; 0x40
   30f48:	and	r6, r6, r2
   30f4c:	and	r7, r7, r3
   30f50:	eor	r4, sl, r6
   30f54:	eor	r5, fp, r7
   30f58:	ldrd	sl, [sp, #8]
   30f5c:	adds	r2, r0, r4
   30f60:	ldrd	r6, [sp]
   30f64:	lsl	r3, r9, #25
   30f68:	eor	r7, r7, fp
   30f6c:	orr	fp, r3, r8, lsr #7
   30f70:	adc	r3, r1, r5
   30f74:	add	r5, sp, #4096	; 0x1000
   30f78:	str	fp, [ip, #-3884]	; 0xfffff0d4
   30f7c:	eor	r6, r6, sl
   30f80:	ldrd	r0, [r5, #192]	; 0xc0
   30f84:	and	r6, r6, r8
   30f88:	ldrd	r4, [r5, #200]	; 0xc8
   30f8c:	and	r7, r7, r9
   30f90:	ldrd	sl, [sp, #8]
   30f94:	eor	r0, r0, r4
   30f98:	eor	r1, r1, r5
   30f9c:	ldrd	r4, [sp]
   30fa0:	and	r4, r4, sl
   30fa4:	and	r5, r5, fp
   30fa8:	ldrd	sl, [sp, #48]	; 0x30
   30fac:	eor	r4, r4, r6
   30fb0:	eor	r5, r5, r7
   30fb4:	adds	sl, sl, r2
   30fb8:	adc	fp, fp, r3
   30fbc:	strd	sl, [sp, #48]	; 0x30
   30fc0:	add	fp, sp, #4096	; 0x1000
   30fc4:	ldr	ip, [sp, #48]	; 0x30
   30fc8:	ldrd	sl, [fp, #208]	; 0xd0
   30fcc:	mov	r7, ip
   30fd0:	eor	r0, r0, sl
   30fd4:	eor	r1, r1, fp
   30fd8:	adds	r4, r4, r0
   30fdc:	lsr	r0, ip, #18
   30fe0:	adc	r5, r5, r1
   30fe4:	adds	sl, r4, r2
   30fe8:	ldr	r4, [sp, #52]	; 0x34
   30fec:	adc	fp, r5, r3
   30ff0:	ldr	r2, [sp, #52]	; 0x34
   30ff4:	add	r3, sp, #8192	; 0x2000
   30ff8:	lsr	r1, ip, #14
   30ffc:	orr	r5, r1, r4, lsl #18
   31000:	lsr	r1, r4, #14
   31004:	orr	r2, r0, r2, lsl #14
   31008:	add	r0, sp, #8192	; 0x2000
   3100c:	str	r2, [r3, #-3880]	; 0xfffff0d8
   31010:	lsr	r2, r4, #18
   31014:	str	r5, [r3, #-3872]	; 0xfffff0e0
   31018:	lsl	r3, ip, #23
   3101c:	orr	ip, r2, ip, lsl #14
   31020:	orr	r2, r1, r7, lsl #18
   31024:	ldr	r7, [sp, #52]	; 0x34
   31028:	mov	r6, r4
   3102c:	str	ip, [r0, #-3876]	; 0xfffff0dc
   31030:	orr	r6, r3, r6, lsr #9
   31034:	ldr	ip, [sp, #48]	; 0x30
   31038:	mov	r4, #868	; 0x364
   3103c:	str	r2, [r0, #-3868]	; 0xfffff0e4
   31040:	lsl	r1, r7, #23
   31044:	str	r6, [r0, #-3864]	; 0xfffff0e8
   31048:	lsl	r2, sl, #30
   3104c:	ldrd	r6, [sp, #136]	; 0x88
   31050:	orr	ip, r1, ip, lsr #9
   31054:	movt	r4, #19697	; 0x4cf1
   31058:	orr	r1, r2, fp, lsr #2
   3105c:	str	r1, [r0, #-3856]	; 0xfffff0f0
   31060:	lsl	r1, fp, #30
   31064:	adds	r6, r6, r4
   31068:	orr	r4, r1, sl, lsr #2
   3106c:	add	r1, sp, #4096	; 0x1000
   31070:	lsr	r3, sl, #28
   31074:	movw	r5, #59553	; 0xe8a1
   31078:	movt	r5, #41663	; 0xa2bf
   3107c:	orr	r2, r3, fp, lsl #4
   31080:	adc	r7, r7, r5
   31084:	str	ip, [r0, #-3860]	; 0xfffff0ec
   31088:	lsl	r3, sl, #25
   3108c:	str	r2, [r0, #-3848]	; 0xfffff0f8
   31090:	lsr	r2, fp, #28
   31094:	str	r4, [r0, #-3852]	; 0xfffff0f4
   31098:	add	ip, sp, #8192	; 0x2000
   3109c:	ldrd	r4, [r1, #216]	; 0xd8
   310a0:	ldrd	r0, [r1, #224]	; 0xe0
   310a4:	eor	r4, r4, r0
   310a8:	eor	r5, r5, r1
   310ac:	orr	r0, r3, fp, lsr #7
   310b0:	orr	r1, r2, sl, lsl #4
   310b4:	ldrd	r2, [sp, #40]	; 0x28
   310b8:	str	r1, [ip, #-3844]	; 0xfffff0fc
   310bc:	lsl	r1, fp, #25
   310c0:	adds	r2, r2, r6
   310c4:	str	r0, [ip, #-3840]	; 0xfffff100
   310c8:	adc	r3, r3, r7
   310cc:	add	r7, sp, #4096	; 0x1000
   310d0:	strd	r2, [sp, #40]	; 0x28
   310d4:	ldrd	r6, [r7, #232]	; 0xe8
   310d8:	ldrd	r2, [sp, #48]	; 0x30
   310dc:	eor	r4, r4, r6
   310e0:	eor	r5, r5, r7
   310e4:	ldrd	r6, [sp, #64]	; 0x40
   310e8:	bic	r2, r6, r2
   310ec:	bic	r3, r7, r3
   310f0:	orr	r7, r1, sl, lsr #7
   310f4:	ldrd	r0, [sp, #48]	; 0x30
   310f8:	str	r7, [ip, #-3836]	; 0xfffff104
   310fc:	ldrd	r6, [sp, #104]	; 0x68
   31100:	and	r0, r0, r6
   31104:	and	r1, r1, r7
   31108:	ldrd	r6, [sp, #40]	; 0x28
   3110c:	eor	r2, r2, r0
   31110:	eor	r3, r3, r1
   31114:	adds	r6, r6, r4
   31118:	adc	r7, r7, r5
   3111c:	strd	r6, [sp, #40]	; 0x28
   31120:	add	r7, sp, #4096	; 0x1000
   31124:	ldrd	r4, [sp]
   31128:	ldrd	r0, [r7, #240]	; 0xf0
   3112c:	eor	r4, r4, r8
   31130:	ldrd	r6, [r7, #248]	; 0xf8
   31134:	eor	r5, r5, r9
   31138:	eor	r0, r0, r6
   3113c:	eor	r1, r1, r7
   31140:	strd	r0, [sp, #72]	; 0x48
   31144:	and	r0, r4, sl
   31148:	and	r1, r5, fp
   3114c:	ldrd	r4, [sp, #40]	; 0x28
   31150:	strd	r0, [sp, #176]	; 0xb0
   31154:	adds	r2, r2, r4
   31158:	ldrd	r0, [sp, #72]	; 0x48
   3115c:	adc	r3, r3, r5
   31160:	add	r5, sp, #4352	; 0x1100
   31164:	ldrd	r6, [sp]
   31168:	ldrd	r4, [r5]
   3116c:	and	r6, r6, r8
   31170:	and	r7, r7, r9
   31174:	eor	r0, r0, r4
   31178:	eor	r1, r1, r5
   3117c:	ldrd	r4, [sp, #176]	; 0xb0
   31180:	eor	r4, r4, r6
   31184:	eor	r5, r5, r7
   31188:	ldrd	r6, [sp, #8]
   3118c:	adds	r4, r4, r0
   31190:	adc	r5, r5, r1
   31194:	ldrd	r0, [sp, #104]	; 0x68
   31198:	adds	r6, r6, r2
   3119c:	adc	r7, r7, r3
   311a0:	strd	r6, [sp, #72]	; 0x48
   311a4:	bic	r6, r0, r6
   311a8:	bic	r7, r1, r7
   311ac:	strd	r6, [sp, #40]	; 0x28
   311b0:	adds	r6, r4, r2
   311b4:	adc	r7, r5, r3
   311b8:	strd	r6, [sp, #8]
   311bc:	ldr	r7, [sp, #72]	; 0x48
   311c0:	ldr	r1, [sp, #76]	; 0x4c
   311c4:	ldr	r0, [sp, #76]	; 0x4c
   311c8:	lsr	r3, r7, #18
   311cc:	lsr	r2, r7, #14
   311d0:	orr	r4, r2, r1, lsl #18
   311d4:	lsr	r2, r1, #14
   311d8:	orr	r0, r3, r0, lsl #14
   311dc:	lsr	r3, r1, #18
   311e0:	str	r0, [ip, #-3832]	; 0xfffff108
   311e4:	orr	r6, r3, r7, lsl #14
   311e8:	str	r4, [ip, #-3824]	; 0xfffff110
   311ec:	orr	r0, r2, r7, lsl #18
   311f0:	str	r6, [ip, #-3828]	; 0xfffff10c
   311f4:	lsl	r3, r7, #23
   311f8:	ldrd	r6, [sp, #144]	; 0x90
   311fc:	mov	r5, r1
   31200:	movw	r4, #12289	; 0x3001
   31204:	movt	r4, #48194	; 0xbc42
   31208:	orr	r1, r3, r1, lsr #9
   3120c:	adds	r6, r6, r4
   31210:	lsl	r3, r5, #23
   31214:	movw	r5, #26187	; 0x664b
   31218:	movt	r5, #43034	; 0xa81a
   3121c:	str	r1, [ip, #-3816]	; 0xfffff118
   31220:	adc	r7, r7, r5
   31224:	ldr	r5, [sp, #72]	; 0x48
   31228:	add	r1, sp, #4608	; 0x1200
   3122c:	str	r0, [ip, #-3820]	; 0xfffff114
   31230:	orr	r5, r3, r5, lsr #9
   31234:	str	r5, [ip, #-3812]	; 0xfffff11c
   31238:	ldrd	r4, [r1, #-248]	; 0xffffff08
   3123c:	ldrd	r0, [r1, #-240]	; 0xffffff10
   31240:	ldrd	r2, [sp, #64]	; 0x40
   31244:	eor	r5, r5, r1
   31248:	add	r1, sp, #4608	; 0x1200
   3124c:	eor	r4, r4, r0
   31250:	adds	r6, r6, r2
   31254:	ldrd	r0, [r1, #-232]	; 0xffffff18
   31258:	adc	r7, r7, r3
   3125c:	ldrd	r2, [sp, #72]	; 0x48
   31260:	eor	r4, r4, r0
   31264:	eor	r5, r5, r1
   31268:	adds	r4, r4, r6
   3126c:	ldrd	r0, [sp, #48]	; 0x30
   31270:	adc	r5, r5, r7
   31274:	ldrd	r6, [sp, #40]	; 0x28
   31278:	and	r2, r2, r0
   3127c:	and	r3, r3, r1
   31280:	eor	r2, r2, r6
   31284:	ldrd	r0, [sp]
   31288:	adds	r6, r4, r2
   3128c:	eor	r3, r3, r7
   31290:	adc	r7, r5, r3
   31294:	ldr	ip, [sp, #8]
   31298:	adds	r0, r0, r6
   3129c:	ldr	r5, [sp, #12]
   312a0:	adc	r1, r1, r7
   312a4:	strd	r0, [sp, #40]	; 0x28
   312a8:	ldr	r1, [sp, #12]
   312ac:	add	r4, sp, #8192	; 0x2000
   312b0:	lsl	r2, ip, #30
   312b4:	lsr	r3, ip, #28
   312b8:	orr	ip, r3, r5, lsl #4
   312bc:	str	ip, [r4, #-3800]	; 0xfffff128
   312c0:	orr	r1, r2, r1, lsr #2
   312c4:	str	r1, [r4, #-3808]	; 0xfffff120
   312c8:	ldr	r4, [sp, #8]
   312cc:	lsr	r1, r5, #28
   312d0:	lsl	r2, r5, #30
   312d4:	add	ip, sp, #8192	; 0x2000
   312d8:	orr	r5, r2, r4, lsr #2
   312dc:	orr	r0, r1, r4, lsl #4
   312e0:	ldr	r2, [sp, #12]
   312e4:	lsl	r3, r4, #25
   312e8:	ldr	r1, [sp, #12]
   312ec:	str	r5, [ip, #-3804]	; 0xfffff124
   312f0:	add	r5, sp, #8192	; 0x2000
   312f4:	str	r0, [ip, #-3796]	; 0xfffff12c
   312f8:	eor	r0, sl, r8
   312fc:	orr	r1, r3, r1, lsr #7
   31300:	ldr	r3, [sp, #40]	; 0x28
   31304:	str	r1, [ip, #-3792]	; 0xfffff130
   31308:	lsl	ip, r2, #25
   3130c:	orr	r4, ip, r4, lsr #7
   31310:	ldr	ip, [sp, #44]	; 0x2c
   31314:	lsr	r2, r3, #18
   31318:	lsr	r3, r3, #14
   3131c:	str	r4, [r5, #-3788]	; 0xfffff134
   31320:	eor	r1, fp, r9
   31324:	orr	ip, r2, ip, lsl #14
   31328:	ldr	r2, [sp, #44]	; 0x2c
   3132c:	str	ip, [r5, #-3784]	; 0xfffff138
   31330:	orr	r4, r3, r2, lsl #18
   31334:	str	r4, [r5, #-3776]	; 0xfffff140
   31338:	ldr	r4, [sp, #40]	; 0x28
   3133c:	lsr	ip, r2, #18
   31340:	lsr	r2, r2, #14
   31344:	lsl	r3, r4, #23
   31348:	ldrd	r4, [sp, #8]
   3134c:	and	r4, r4, r0
   31350:	and	r5, r5, r1
   31354:	strd	r4, [sp]
   31358:	add	r0, sp, #8192	; 0x2000
   3135c:	ldr	r5, [sp, #40]	; 0x28
   31360:	add	r1, sp, #4608	; 0x1200
   31364:	orr	r5, ip, r5, lsl #14
   31368:	str	r5, [r0, #-3780]	; 0xfffff13c
   3136c:	ldrd	r4, [r1, #-224]	; 0xffffff20
   31370:	add	ip, sp, #8192	; 0x2000
   31374:	ldrd	r0, [r1, #-216]	; 0xffffff28
   31378:	eor	r5, r5, r1
   3137c:	ldr	r1, [sp, #40]	; 0x28
   31380:	eor	r4, r4, r0
   31384:	ldr	r0, [sp, #44]	; 0x2c
   31388:	orr	r1, r2, r1, lsl #18
   3138c:	str	r1, [ip, #-3772]	; 0xfffff144
   31390:	ldr	r1, [sp, #44]	; 0x2c
   31394:	orr	r0, r3, r0, lsr #9
   31398:	str	r0, [ip, #-3768]	; 0xfffff148
   3139c:	and	r2, sl, r8
   313a0:	and	r3, fp, r9
   313a4:	lsl	ip, r1, #23
   313a8:	add	r1, sp, #4608	; 0x1200
   313ac:	ldrd	r0, [r1, #-208]	; 0xffffff30
   313b0:	eor	r4, r4, r0
   313b4:	eor	r5, r5, r1
   313b8:	ldrd	r0, [sp]
   313bc:	eor	r0, r0, r2
   313c0:	ldr	r2, [sp, #40]	; 0x28
   313c4:	eor	r1, r1, r3
   313c8:	add	r3, sp, #8192	; 0x2000
   313cc:	adds	r0, r0, r4
   313d0:	orr	r2, ip, r2, lsr #9
   313d4:	str	r2, [r3, #-3764]	; 0xfffff14c
   313d8:	add	r3, sp, #4608	; 0x1200
   313dc:	adc	r1, r1, r5
   313e0:	ldrd	r4, [r3, #-200]	; 0xffffff38
   313e4:	ldrd	r2, [r3, #-192]	; 0xffffff40
   313e8:	eor	r4, r4, r2
   313ec:	adds	r2, r0, r6
   313f0:	eor	r5, r5, r3
   313f4:	adc	r3, r1, r7
   313f8:	ldrd	r6, [sp, #152]	; 0x98
   313fc:	strd	r2, [sp]
   31400:	movw	r2, #38801	; 0x9791
   31404:	movt	r2, #53496	; 0xd0f8
   31408:	movw	r3, #35696	; 0x8b70
   3140c:	adds	r2, r2, r6
   31410:	add	r6, sp, #4608	; 0x1200
   31414:	movt	r3, #49739	; 0xc24b
   31418:	ldr	ip, [sp]
   3141c:	ldrd	r0, [r6, #-184]	; 0xffffff48
   31420:	adc	r3, r3, r7
   31424:	ldrd	r6, [sp, #40]	; 0x28
   31428:	eor	r0, r0, r4
   3142c:	eor	r1, r1, r5
   31430:	strd	r0, [sp, #64]	; 0x40
   31434:	ldrd	r0, [sp, #104]	; 0x68
   31438:	ldrd	r4, [sp, #48]	; 0x30
   3143c:	adds	r2, r2, r0
   31440:	adc	r3, r3, r1
   31444:	ldrd	r0, [sp, #40]	; 0x28
   31448:	bic	r0, r4, r0
   3144c:	bic	r1, r5, r1
   31450:	ldrd	r4, [sp, #72]	; 0x48
   31454:	and	r6, r6, r4
   31458:	and	r7, r7, r5
   3145c:	ldrd	r4, [sp, #64]	; 0x40
   31460:	eor	r6, r6, r0
   31464:	ldr	r0, [sp, #4]
   31468:	eor	r7, r7, r1
   3146c:	adds	r4, r4, r2
   31470:	add	r1, sp, #8192	; 0x2000
   31474:	adc	r5, r5, r3
   31478:	adds	r6, r6, r4
   3147c:	ldr	r4, [sp, #4]
   31480:	lsl	r2, ip, #30
   31484:	lsr	r3, ip, #28
   31488:	orr	r0, r2, r0, lsr #2
   3148c:	str	r0, [r1, #-3760]	; 0xfffff150
   31490:	adc	r7, r7, r5
   31494:	ldr	r0, [sp]
   31498:	orr	r5, r3, r4, lsl #4
   3149c:	lsl	r2, r4, #30
   314a0:	str	r5, [r1, #-3752]	; 0xfffff158
   314a4:	mov	ip, r4
   314a8:	lsr	r1, r4, #28
   314ac:	adds	r4, r6, r8
   314b0:	add	r8, sp, #8192	; 0x2000
   314b4:	adc	r5, r7, r9
   314b8:	lsl	r3, r0, #25
   314bc:	orr	r9, r1, r0, lsl #4
   314c0:	strd	r4, [sp, #64]	; 0x40
   314c4:	orr	r5, r2, r0, lsr #2
   314c8:	str	r5, [r8, #-3756]	; 0xfffff154
   314cc:	str	r9, [r8, #-3748]	; 0xfffff15c
   314d0:	orr	ip, r3, ip, lsr #7
   314d4:	ldr	r0, [sp, #4]
   314d8:	add	r9, sp, #4608	; 0x1200
   314dc:	ldr	r2, [sp]
   314e0:	str	ip, [r8, #-3744]	; 0xfffff160
   314e4:	add	ip, sp, #8192	; 0x2000
   314e8:	lsl	r3, r0, #25
   314ec:	ldrd	r0, [sp, #8]
   314f0:	orr	r2, r3, r2, lsr #7
   314f4:	str	r2, [r8, #-3740]	; 0xfffff164
   314f8:	lsr	r2, r4, #18
   314fc:	ldr	r4, [sp, #64]	; 0x40
   31500:	eor	r0, r0, sl
   31504:	eor	r1, r1, fp
   31508:	lsr	r3, r4, #14
   3150c:	ldrd	r4, [r9, #-176]	; 0xffffff50
   31510:	ldrd	r8, [r9, #-168]	; 0xffffff58
   31514:	eor	r4, r4, r8
   31518:	eor	r5, r5, r9
   3151c:	ldrd	r8, [sp]
   31520:	and	r0, r0, r8
   31524:	and	r1, r1, r9
   31528:	ldr	r8, [sp, #68]	; 0x44
   3152c:	ldr	r9, [sp, #68]	; 0x44
   31530:	orr	r9, r2, r9, lsl #14
   31534:	str	r9, [ip, #-3736]	; 0xfffff168
   31538:	orr	r9, r3, r8, lsl #18
   3153c:	str	r9, [ip, #-3728]	; 0xfffff170
   31540:	add	r9, sp, #4608	; 0x1200
   31544:	lsr	r2, r8, #18
   31548:	lsr	r3, r8, #14
   3154c:	ldr	ip, [sp, #64]	; 0x40
   31550:	ldrd	r8, [r9, #-160]	; 0xffffff60
   31554:	eor	r5, r5, r9
   31558:	ldr	r9, [sp, #64]	; 0x40
   3155c:	eor	r4, r4, r8
   31560:	add	r8, sp, #8192	; 0x2000
   31564:	orr	ip, r2, ip, lsl #14
   31568:	str	ip, [r8, #-3732]	; 0xfffff16c
   3156c:	orr	ip, r3, r9, lsl #18
   31570:	ldr	r3, [sp, #68]	; 0x44
   31574:	lsl	r2, r9, #23
   31578:	str	ip, [r8, #-3724]	; 0xfffff174
   3157c:	orr	r3, r2, r3, lsr #9
   31580:	str	r3, [r8, #-3720]	; 0xfffff178
   31584:	ldrd	r2, [sp, #8]
   31588:	ldr	r8, [sp, #68]	; 0x44
   3158c:	and	r2, r2, sl
   31590:	and	r3, r3, fp
   31594:	eor	r0, r0, r2
   31598:	eor	r1, r1, r3
   3159c:	adds	r4, r4, r0
   315a0:	add	r0, sp, #8192	; 0x2000
   315a4:	adc	r5, r5, r1
   315a8:	lsl	ip, r8, #23
   315ac:	adds	r8, r4, r6
   315b0:	orr	r9, ip, r9, lsr #9
   315b4:	add	r1, sp, #4608	; 0x1200
   315b8:	str	r9, [r0, #-3716]	; 0xfffff17c
   315bc:	adc	r9, r5, r7
   315c0:	ldrd	r4, [sp, #160]	; 0xa0
   315c4:	movw	r2, #48688	; 0xbe30
   315c8:	movt	r2, #1620	; 0x654
   315cc:	adds	r2, r2, r4
   315d0:	ldrd	r6, [r1, #-152]	; 0xffffff68
   315d4:	movw	r3, #20899	; 0x51a3
   315d8:	ldrd	r0, [r1, #-144]	; 0xffffff70
   315dc:	movt	r3, #51052	; 0xc76c
   315e0:	lsl	ip, r8, #30
   315e4:	adc	r3, r3, r5
   315e8:	ldrd	r4, [sp, #48]	; 0x30
   315ec:	eor	r7, r7, r1
   315f0:	add	r1, sp, #4608	; 0x1200
   315f4:	adds	r4, r4, r2
   315f8:	eor	r6, r6, r0
   315fc:	adc	r5, r5, r3
   31600:	ldrd	r0, [r1, #-136]	; 0xffffff78
   31604:	ldrd	r2, [sp, #72]	; 0x48
   31608:	strd	r4, [sp, #48]	; 0x30
   3160c:	eor	r6, r6, r0
   31610:	ldrd	r4, [sp, #64]	; 0x40
   31614:	eor	r7, r7, r1
   31618:	ldrd	r0, [sp, #64]	; 0x40
   3161c:	bic	r4, r2, r4
   31620:	bic	r5, r3, r5
   31624:	ldrd	r2, [sp, #40]	; 0x28
   31628:	and	r0, r0, r2
   3162c:	and	r1, r1, r3
   31630:	ldrd	r2, [sp, #48]	; 0x30
   31634:	eor	r0, r0, r4
   31638:	eor	r1, r1, r5
   3163c:	add	r5, sp, #8192	; 0x2000
   31640:	adds	r6, r6, r2
   31644:	orr	r4, ip, r9, lsr #2
   31648:	adc	r7, r7, r3
   3164c:	adds	r6, r6, r0
   31650:	lsr	r3, r8, #28
   31654:	str	r4, [r5, #-3712]	; 0xfffff180
   31658:	adc	r7, r7, r1
   3165c:	orr	ip, r3, r9, lsl #4
   31660:	adds	r4, r6, sl
   31664:	str	ip, [r5, #-3704]	; 0xfffff188
   31668:	lsl	r2, r9, #30
   3166c:	lsr	ip, r9, #28
   31670:	lsl	r3, r8, #25
   31674:	orr	r0, r2, r8, lsr #2
   31678:	orr	r1, ip, r8, lsl #4
   3167c:	str	r0, [r5, #-3708]	; 0xfffff184
   31680:	str	r1, [r5, #-3700]	; 0xfffff18c
   31684:	orr	r2, r3, r9, lsr #7
   31688:	add	r1, sp, #4608	; 0x1200
   3168c:	str	r2, [r5, #-3696]	; 0xfffff190
   31690:	adc	r5, r7, fp
   31694:	ldrd	sl, [sp, #8]
   31698:	strd	r4, [sp, #104]	; 0x68
   3169c:	lsl	r3, r9, #25
   316a0:	ldrd	r4, [sp]
   316a4:	add	ip, sp, #8192	; 0x2000
   316a8:	eor	r5, r5, fp
   316ac:	orr	fp, r3, r8, lsr #7
   316b0:	ldrd	r2, [r1, #-128]	; 0xffffff80
   316b4:	eor	r4, r4, sl
   316b8:	ldrd	r0, [r1, #-120]	; 0xffffff88
   316bc:	and	r4, r4, r8
   316c0:	str	fp, [ip, #-3692]	; 0xfffff194
   316c4:	and	r5, r5, r9
   316c8:	ldrd	sl, [sp, #8]
   316cc:	eor	r2, r2, r0
   316d0:	eor	r3, r3, r1
   316d4:	ldrd	r0, [sp]
   316d8:	and	r1, r1, fp
   316dc:	ldr	fp, [sp, #104]	; 0x68
   316e0:	and	r0, r0, sl
   316e4:	eor	r1, r1, r5
   316e8:	eor	r0, r0, r4
   316ec:	ldr	r4, [sp, #104]	; 0x68
   316f0:	lsr	ip, fp, #18
   316f4:	add	fp, sp, #4608	; 0x1200
   316f8:	ldrd	sl, [fp, #-112]	; 0xffffff90
   316fc:	lsr	r5, r4, #14
   31700:	eor	r2, r2, sl
   31704:	ldr	sl, [sp, #108]	; 0x6c
   31708:	eor	r3, r3, fp
   3170c:	add	fp, sp, #8192	; 0x2000
   31710:	adds	r0, r0, r2
   31714:	ldr	r2, [sp, #104]	; 0x68
   31718:	orr	sl, ip, sl, lsl #14
   3171c:	ldr	ip, [sp, #108]	; 0x6c
   31720:	str	sl, [fp, #-3688]	; 0xfffff198
   31724:	adc	r1, r1, r3
   31728:	orr	sl, r5, ip, lsl #18
   3172c:	str	sl, [fp, #-3680]	; 0xfffff1a0
   31730:	ldr	fp, [sp, #104]	; 0x68
   31734:	lsr	r4, ip, #18
   31738:	lsr	ip, ip, #14
   3173c:	orr	r3, r4, r2, lsl #14
   31740:	add	sl, sp, #8192	; 0x2000
   31744:	lsl	r5, r2, #23
   31748:	orr	fp, ip, fp, lsl #18
   3174c:	ldr	ip, [sp, #108]	; 0x6c
   31750:	ldr	r4, [sp, #108]	; 0x6c
   31754:	movw	r2, #21016	; 0x5218
   31758:	str	r3, [sl, #-3684]	; 0xfffff19c
   3175c:	movt	r2, #55023	; 0xd6ef
   31760:	orr	ip, r5, ip, lsr #9
   31764:	ldr	r5, [sp, #104]	; 0x68
   31768:	str	fp, [sl, #-3676]	; 0xfffff1a4
   3176c:	movw	r3, #59417	; 0xe819
   31770:	str	ip, [sl, #-3672]	; 0xfffff1a8
   31774:	adds	sl, r0, r6
   31778:	add	r6, sp, #8192	; 0x2000
   3177c:	adc	fp, r1, r7
   31780:	lsl	ip, r4, #23
   31784:	ldrd	r0, [sp, #88]	; 0x58
   31788:	orr	r5, ip, r5, lsr #9
   3178c:	str	r5, [r6, #-3668]	; 0xfffff1ac
   31790:	add	r5, sp, #4608	; 0x1200
   31794:	adds	r2, r2, r0
   31798:	movt	r3, #53650	; 0xd192
   3179c:	add	r7, sp, #8192	; 0x2000
   317a0:	adc	r3, r3, r1
   317a4:	ldrd	r0, [r5, #-104]	; 0xffffff98
   317a8:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   317ac:	lsl	r6, sl, #30
   317b0:	lsr	ip, sl, #28
   317b4:	eor	r0, r0, r4
   317b8:	eor	r1, r1, r5
   317bc:	ldrd	r4, [sp, #72]	; 0x48
   317c0:	adds	r4, r4, r2
   317c4:	adc	r5, r5, r3
   317c8:	add	r3, sp, #4608	; 0x1200
   317cc:	strd	r4, [sp, #48]	; 0x30
   317d0:	ldrd	r2, [r3, #-88]	; 0xffffffa8
   317d4:	ldrd	r4, [sp, #104]	; 0x68
   317d8:	eor	r0, r0, r2
   317dc:	eor	r1, r1, r3
   317e0:	ldrd	r2, [sp, #40]	; 0x28
   317e4:	bic	r4, r2, r4
   317e8:	bic	r5, r3, r5
   317ec:	orr	r2, ip, fp, lsl #4
   317f0:	orr	r3, r6, fp, lsr #2
   317f4:	str	r3, [r7, #-3664]	; 0xfffff1b0
   317f8:	lsl	r6, fp, #30
   317fc:	str	r2, [r7, #-3656]	; 0xfffff1b8
   31800:	lsr	ip, fp, #28
   31804:	ldrd	r2, [sp, #48]	; 0x30
   31808:	adds	r2, r2, r0
   3180c:	adc	r3, r3, r1
   31810:	ldrd	r0, [sp, #104]	; 0x68
   31814:	strd	r2, [sp, #48]	; 0x30
   31818:	ldrd	r2, [sp, #64]	; 0x40
   3181c:	and	r0, r0, r2
   31820:	and	r1, r1, r3
   31824:	eor	r0, r0, r4
   31828:	orr	r3, r6, sl, lsr #2
   3182c:	lsl	r4, sl, #25
   31830:	str	r3, [r7, #-3660]	; 0xfffff1b4
   31834:	ldrd	r2, [sp, #48]	; 0x30
   31838:	orr	r6, r4, fp, lsr #7
   3183c:	eor	r1, r1, r5
   31840:	orr	r5, ip, sl, lsl #4
   31844:	str	r5, [r7, #-3652]	; 0xfffff1bc
   31848:	adds	r2, r2, r0
   3184c:	ldrd	r4, [sp, #8]
   31850:	adc	r3, r3, r1
   31854:	add	r1, sp, #8192	; 0x2000
   31858:	str	r6, [r7, #-3648]	; 0xfffff1c0
   3185c:	adds	r4, r4, r2
   31860:	lsl	ip, fp, #25
   31864:	adc	r5, r5, r3
   31868:	strd	r4, [sp, #176]	; 0xb0
   3186c:	add	r5, sp, #4608	; 0x1200
   31870:	ldrd	r6, [sp]
   31874:	orr	r0, ip, sl, lsr #7
   31878:	str	r0, [r1, #-3644]	; 0xfffff1c4
   3187c:	ldrd	r0, [r5, #-80]	; 0xffffffb0
   31880:	eor	r6, r6, r8
   31884:	ldrd	r4, [r5, #-72]	; 0xffffffb8
   31888:	eor	r7, r7, r9
   3188c:	eor	r0, r0, r4
   31890:	eor	r1, r1, r5
   31894:	strd	r0, [sp, #8]
   31898:	and	r0, r6, sl
   3189c:	and	r1, r7, fp
   318a0:	strd	r0, [sp, #48]	; 0x30
   318a4:	add	r1, sp, #4608	; 0x1200
   318a8:	ldrd	r6, [sp, #8]
   318ac:	ldrd	r4, [sp]
   318b0:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   318b4:	and	r4, r4, r8
   318b8:	and	r5, r5, r9
   318bc:	eor	r6, r6, r0
   318c0:	eor	r7, r7, r1
   318c4:	strd	r6, [sp, #8]
   318c8:	ldrd	r6, [sp, #48]	; 0x30
   318cc:	ldrd	r0, [sp, #8]
   318d0:	eor	r4, r4, r6
   318d4:	eor	r5, r5, r7
   318d8:	ldr	r7, [sp, #176]	; 0xb0
   318dc:	adds	r0, r0, r4
   318e0:	ldr	r4, [sp, #180]	; 0xb4
   318e4:	adc	r1, r1, r5
   318e8:	add	r5, sp, #8192	; 0x2000
   318ec:	lsr	r6, r7, #18
   318f0:	lsr	ip, r7, #14
   318f4:	orr	r4, r6, r4, lsl #14
   318f8:	ldr	r6, [sp, #180]	; 0xb4
   318fc:	str	r4, [r5, #-3640]	; 0xfffff1c8
   31900:	orr	r7, ip, r6, lsl #18
   31904:	lsr	r4, r6, #18
   31908:	str	r7, [r5, #-3632]	; 0xfffff1d0
   3190c:	lsr	r5, r6, #14
   31910:	ldr	r6, [sp, #176]	; 0xb0
   31914:	lsl	ip, r6, #23
   31918:	adds	r6, r0, r2
   3191c:	adc	r7, r1, r3
   31920:	ldr	r3, [sp, #176]	; 0xb0
   31924:	strd	r6, [sp, #8]
   31928:	add	r2, sp, #8192	; 0x2000
   3192c:	ldr	r7, [sp, #176]	; 0xb0
   31930:	movw	r0, #43280	; 0xa910
   31934:	orr	r3, r5, r3, lsl #18
   31938:	movt	r0, #21861	; 0x5565
   3193c:	movw	r1, #1572	; 0x624
   31940:	movt	r1, #54937	; 0xd699
   31944:	orr	r7, r4, r7, lsl #14
   31948:	str	r7, [r2, #-3636]	; 0xfffff1cc
   3194c:	str	r3, [r2, #-3628]	; 0xfffff1d4
   31950:	add	r7, sp, #8192	; 0x2000
   31954:	ldr	r4, [sp, #180]	; 0xb4
   31958:	ldr	r5, [sp, #180]	; 0xb4
   3195c:	orr	r4, ip, r4, lsr #9
   31960:	str	r4, [r2, #-3624]	; 0xfffff1d8
   31964:	lsl	r2, r6, #30
   31968:	ldr	r6, [sp, #176]	; 0xb0
   3196c:	lsl	r3, r5, #23
   31970:	ldrd	r4, [sp, #168]	; 0xa8
   31974:	ldr	ip, [sp, #8]
   31978:	orr	r6, r3, r6, lsr #9
   3197c:	str	r6, [r7, #-3620]	; 0xfffff1dc
   31980:	add	r7, sp, #4608	; 0x1200
   31984:	adds	r0, r0, r4
   31988:	adc	r1, r1, r5
   3198c:	lsr	r3, ip, #28
   31990:	ldrd	r4, [r7, #-56]	; 0xffffffc8
   31994:	add	ip, sp, #8192	; 0x2000
   31998:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   3199c:	eor	r4, r4, r6
   319a0:	eor	r5, r5, r7
   319a4:	ldr	r6, [sp, #12]
   319a8:	ldr	r7, [sp, #12]
   319ac:	orr	r7, r2, r7, lsr #2
   319b0:	lsl	r2, r6, #30
   319b4:	str	r7, [ip, #-3616]	; 0xfffff1e0
   319b8:	orr	r7, r3, r6, lsl #4
   319bc:	lsr	r3, r6, #28
   319c0:	str	r7, [ip, #-3608]	; 0xfffff1e8
   319c4:	ldrd	r6, [sp, #40]	; 0x28
   319c8:	adds	r6, r6, r0
   319cc:	adc	r7, r7, r1
   319d0:	strd	r6, [sp, #40]	; 0x28
   319d4:	add	r6, sp, #4608	; 0x1200
   319d8:	ldr	r7, [sp, #8]
   319dc:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   319e0:	lsl	ip, r7, #25
   319e4:	orr	r7, r2, r7, lsr #2
   319e8:	eor	r0, r0, r4
   319ec:	eor	r1, r1, r5
   319f0:	strd	r0, [sp, #48]	; 0x30
   319f4:	add	r0, sp, #8192	; 0x2000
   319f8:	ldrd	r4, [sp, #176]	; 0xb0
   319fc:	str	r7, [r0, #-3612]	; 0xfffff1e4
   31a00:	ldrd	r6, [sp, #64]	; 0x40
   31a04:	ldr	r1, [sp, #12]
   31a08:	bic	r5, r7, r5
   31a0c:	ldr	r7, [sp, #8]
   31a10:	bic	r4, r6, r4
   31a14:	ldr	r6, [sp, #12]
   31a18:	strd	r4, [sp, #72]	; 0x48
   31a1c:	orr	r1, ip, r1, lsr #7
   31a20:	orr	r7, r3, r7, lsl #4
   31a24:	ldrd	r4, [sp, #176]	; 0xb0
   31a28:	ldrd	r2, [sp, #104]	; 0x68
   31a2c:	str	r7, [r0, #-3604]	; 0xfffff1ec
   31a30:	and	r5, r5, r3
   31a34:	str	r1, [r0, #-3600]	; 0xfffff1f0
   31a38:	lsl	r3, r6, #25
   31a3c:	ldrd	r0, [sp, #40]	; 0x28
   31a40:	ldrd	r6, [sp, #48]	; 0x30
   31a44:	and	r4, r4, r2
   31a48:	ldr	ip, [sp, #8]
   31a4c:	adds	r0, r0, r6
   31a50:	adc	r1, r1, r7
   31a54:	strd	r0, [sp, #40]	; 0x28
   31a58:	add	r0, sp, #8192	; 0x2000
   31a5c:	ldrd	r6, [sp, #72]	; 0x48
   31a60:	orr	ip, r3, ip, lsr #7
   31a64:	add	r1, sp, #4608	; 0x1200
   31a68:	str	ip, [r0, #-3596]	; 0xfffff1f4
   31a6c:	eor	r6, r6, r4
   31a70:	ldrd	r2, [sp, #40]	; 0x28
   31a74:	eor	r7, r7, r5
   31a78:	eor	r4, sl, r8
   31a7c:	eor	r5, fp, r9
   31a80:	adds	r2, r2, r6
   31a84:	adc	r3, r3, r7
   31a88:	ldrd	r6, [r1, #-32]	; 0xffffffe0
   31a8c:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   31a90:	eor	r6, r6, r0
   31a94:	eor	r7, r7, r1
   31a98:	ldrd	r0, [sp, #8]
   31a9c:	and	r0, r0, r4
   31aa0:	and	r1, r1, r5
   31aa4:	ldrd	r4, [sp]
   31aa8:	strd	r0, [sp, #48]	; 0x30
   31aac:	and	r0, sl, r8
   31ab0:	adds	r4, r4, r2
   31ab4:	and	r1, fp, r9
   31ab8:	adc	r5, r5, r3
   31abc:	strd	r4, [sp, #40]	; 0x28
   31ac0:	add	r5, sp, #4608	; 0x1200
   31ac4:	ldrd	r4, [r5, #-16]
   31ac8:	eor	r6, r6, r4
   31acc:	eor	r7, r7, r5
   31ad0:	ldrd	r4, [sp, #48]	; 0x30
   31ad4:	eor	r0, r0, r4
   31ad8:	eor	r1, r1, r5
   31adc:	adds	r6, r6, r0
   31ae0:	ldr	r5, [sp, #40]	; 0x28
   31ae4:	adc	r7, r7, r1
   31ae8:	adds	r0, r6, r2
   31aec:	adc	r1, r7, r3
   31af0:	ldrd	r2, [sp, #24]
   31af4:	strd	r0, [sp]
   31af8:	lsr	r4, r5, #18
   31afc:	ldrd	r0, [sp, #208]	; 0xd0
   31b00:	lsr	ip, r5, #14
   31b04:	ldr	r6, [sp, #44]	; 0x2c
   31b08:	add	r5, sp, #8192	; 0x2000
   31b0c:	adds	r0, r0, r2
   31b10:	add	r2, sp, #8192	; 0x2000
   31b14:	adc	r1, r1, r3
   31b18:	ldr	r3, [sp, #44]	; 0x2c
   31b1c:	orr	r7, ip, r6, lsl #18
   31b20:	str	r7, [r2, #-3584]	; 0xfffff200
   31b24:	movw	r2, #8234	; 0x202a
   31b28:	movt	r2, #22385	; 0x5771
   31b2c:	orr	r3, r4, r3, lsl #14
   31b30:	lsr	r4, r6, #14
   31b34:	str	r3, [r5, #-3592]	; 0xfffff1f8
   31b38:	lsr	r5, r6, #18
   31b3c:	ldr	r6, [sp, #40]	; 0x28
   31b40:	movw	r3, #13701	; 0x3585
   31b44:	movt	r3, #62478	; 0xf40e
   31b48:	lsl	ip, r6, #23
   31b4c:	ldrd	r6, [sp, #144]	; 0x90
   31b50:	adds	r0, r0, r6
   31b54:	add	r6, sp, #8192	; 0x2000
   31b58:	adc	r1, r1, r7
   31b5c:	ldr	r7, [sp, #40]	; 0x28
   31b60:	orr	r7, r5, r7, lsl #14
   31b64:	str	r7, [r6, #-3588]	; 0xfffff1fc
   31b68:	ldr	r7, [sp, #40]	; 0x28
   31b6c:	ldr	r5, [sp, #44]	; 0x2c
   31b70:	orr	r7, r4, r7, lsl #18
   31b74:	ldr	r4, [sp, #44]	; 0x2c
   31b78:	str	r7, [r6, #-3580]	; 0xfffff204
   31b7c:	lsl	r7, r5, #23
   31b80:	orr	r4, ip, r4, lsr #9
   31b84:	str	r4, [r6, #-3576]	; 0xfffff208
   31b88:	ldrd	r4, [sp, #216]	; 0xd8
   31b8c:	ldr	r6, [sp]
   31b90:	adds	r4, r4, r0
   31b94:	adc	r5, r5, r1
   31b98:	ldrd	r0, [sp, #16]
   31b9c:	strd	r4, [sp, #24]
   31ba0:	lsl	ip, r6, #30
   31ba4:	ldrd	r4, [sp, #240]	; 0xf0
   31ba8:	lsr	r6, r6, #28
   31bac:	adds	r4, r4, r0
   31bb0:	add	r0, sp, #8192	; 0x2000
   31bb4:	adc	r5, r5, r1
   31bb8:	ldr	r1, [sp, #40]	; 0x28
   31bbc:	orr	r1, r7, r1, lsr #9
   31bc0:	str	r1, [r0, #-3572]	; 0xfffff20c
   31bc4:	ldr	r1, [sp, #4]
   31bc8:	orr	r1, ip, r1, lsr #2
   31bcc:	str	r1, [r0, #-3568]	; 0xfffff210
   31bd0:	ldr	r7, [sp, #4]
   31bd4:	orr	r1, r6, r7, lsl #4
   31bd8:	lsl	ip, r7, #30
   31bdc:	str	r1, [r0, #-3560]	; 0xfffff218
   31be0:	lsr	r0, r7, #28
   31be4:	ldr	r7, [sp]
   31be8:	lsl	r1, r7, #25
   31bec:	ldrd	r6, [sp, #112]	; 0x70
   31bf0:	adds	r2, r2, r6
   31bf4:	adc	r3, r3, r7
   31bf8:	ldrd	r6, [sp, #152]	; 0x98
   31bfc:	adds	r6, r6, r4
   31c00:	add	r4, sp, #8192	; 0x2000
   31c04:	adc	r7, r7, r5
   31c08:	strd	r6, [sp, #16]
   31c0c:	ldr	r7, [sp]
   31c10:	add	r5, sp, #4608	; 0x1200
   31c14:	orr	r7, ip, r7, lsr #2
   31c18:	str	r7, [r4, #-3564]	; 0xfffff214
   31c1c:	ldrd	r6, [r5, #-8]
   31c20:	add	ip, sp, #8192	; 0x2000
   31c24:	ldrd	r4, [r5]
   31c28:	eor	r7, r7, r5
   31c2c:	ldr	r5, [sp]
   31c30:	eor	r6, r6, r4
   31c34:	ldr	r4, [sp, #4]
   31c38:	orr	r5, r0, r5, lsl #4
   31c3c:	ldr	r0, [sp, #4]
   31c40:	str	r5, [ip, #-3556]	; 0xfffff21c
   31c44:	orr	r0, r1, r0, lsr #7
   31c48:	lsl	r1, r4, #25
   31c4c:	ldrd	r4, [sp, #64]	; 0x40
   31c50:	str	r0, [ip, #-3552]	; 0xfffff220
   31c54:	adds	r4, r4, r2
   31c58:	adc	r5, r5, r3
   31c5c:	add	r3, sp, #4608	; 0x1200
   31c60:	strd	r4, [sp, #64]	; 0x40
   31c64:	ldrd	r2, [r3, #8]
   31c68:	ldrd	r4, [sp, #40]	; 0x28
   31c6c:	eor	r6, r6, r2
   31c70:	eor	r7, r7, r3
   31c74:	ldrd	r2, [sp, #104]	; 0x68
   31c78:	bic	r4, r2, r4
   31c7c:	bic	r5, r3, r5
   31c80:	ldrd	r2, [sp, #16]
   31c84:	strd	r4, [sp, #48]	; 0x30
   31c88:	ldrd	r4, [sp, #248]	; 0xf8
   31c8c:	adds	r4, r4, r2
   31c90:	adc	r5, r5, r3
   31c94:	ldr	r3, [sp]
   31c98:	strd	r4, [sp, #16]
   31c9c:	ldrd	r4, [sp, #40]	; 0x28
   31ca0:	orr	r3, r1, r3, lsr #7
   31ca4:	ldrd	r0, [sp, #176]	; 0xb0
   31ca8:	str	r3, [ip, #-3548]	; 0xfffff224
   31cac:	and	r4, r4, r0
   31cb0:	and	r5, r5, r1
   31cb4:	ldrd	r0, [sp, #48]	; 0x30
   31cb8:	ldrd	r2, [sp, #64]	; 0x40
   31cbc:	eor	r5, r5, r1
   31cc0:	add	r1, sp, #4608	; 0x1200
   31cc4:	adds	r2, r2, r6
   31cc8:	eor	r4, r4, r0
   31ccc:	adc	r3, r3, r7
   31cd0:	strd	r2, [sp, #64]	; 0x40
   31cd4:	ldrd	r2, [r1, #16]
   31cd8:	ldrd	r0, [r1, #24]
   31cdc:	ldrd	r6, [sp, #8]
   31ce0:	eor	r2, r2, r0
   31ce4:	eor	r3, r3, r1
   31ce8:	strd	r2, [sp, #48]	; 0x30
   31cec:	eor	r6, r6, sl
   31cf0:	ldrd	r2, [sp]
   31cf4:	eor	r7, r7, fp
   31cf8:	add	r1, sp, #4608	; 0x1200
   31cfc:	and	r2, r2, r6
   31d00:	and	r3, r3, r7
   31d04:	strd	r2, [sp, #72]	; 0x48
   31d08:	ldr	r3, [sp, #24]
   31d0c:	ldrd	r6, [sp, #48]	; 0x30
   31d10:	ldrd	r0, [r1, #32]
   31d14:	lsr	r3, r3, #6
   31d18:	str	r3, [sp, #864]	; 0x360
   31d1c:	ldrd	r2, [sp, #64]	; 0x40
   31d20:	eor	r6, r6, r0
   31d24:	eor	r7, r7, r1
   31d28:	strd	r6, [sp, #48]	; 0x30
   31d2c:	adds	r2, r2, r4
   31d30:	ldrd	r6, [sp, #72]	; 0x48
   31d34:	adc	r3, r3, r5
   31d38:	ldrd	r4, [sp, #8]
   31d3c:	ldr	ip, [sp, #864]	; 0x360
   31d40:	adds	r0, r2, r8
   31d44:	and	r5, r5, fp
   31d48:	and	r4, r4, sl
   31d4c:	eor	r5, r5, r7
   31d50:	ldr	r7, [sp, #28]
   31d54:	eor	r4, r4, r6
   31d58:	adc	r1, r3, r9
   31d5c:	ldr	r8, [sp, #16]
   31d60:	orr	r7, ip, r7, lsl #26
   31d64:	str	r7, [sp, #864]	; 0x360
   31d68:	ldrd	r6, [sp, #48]	; 0x30
   31d6c:	strd	r0, [sp, #64]	; 0x40
   31d70:	lsr	r8, r8, #6
   31d74:	adds	r4, r4, r6
   31d78:	ldrd	r0, [sp, #200]	; 0xc8
   31d7c:	adc	r5, r5, r7
   31d80:	ldr	r7, [sp, #28]
   31d84:	str	r8, [sp, #880]	; 0x370
   31d88:	ldr	ip, [sp, #880]	; 0x370
   31d8c:	lsr	r7, r7, #6
   31d90:	str	r7, [sp, #868]	; 0x364
   31d94:	ldrd	r6, [sp, #32]
   31d98:	adds	r0, r0, r6
   31d9c:	ldr	r6, [sp, #28]
   31da0:	adc	r1, r1, r7
   31da4:	adds	r8, r4, r2
   31da8:	adc	r9, r5, r3
   31dac:	ldrd	r2, [sp, #160]	; 0xa0
   31db0:	strd	r8, [sp, #48]	; 0x30
   31db4:	add	r7, sp, #8192	; 0x2000
   31db8:	ldr	r9, [sp, #20]
   31dbc:	adds	r2, r2, r0
   31dc0:	ldr	r4, [sp, #24]
   31dc4:	adc	r3, r3, r1
   31dc8:	ldr	r5, [sp, #64]	; 0x40
   31dcc:	orr	r9, ip, r9, lsl #26
   31dd0:	strd	r2, [sp, #32]
   31dd4:	str	r9, [sp, #880]	; 0x370
   31dd8:	lsl	r3, r4, #3
   31ddc:	ldr	r9, [sp, #28]
   31de0:	lsr	ip, r5, #18
   31de4:	ldr	r2, [sp, #20]
   31de8:	lsr	r1, r5, #14
   31dec:	add	r5, sp, #256	; 0x100
   31df0:	orr	r6, r3, r6, lsr #29
   31df4:	lsr	r3, r4, #19
   31df8:	str	r6, [r7, #-3416]	; 0xfffff2a8
   31dfc:	orr	r9, r3, r9, lsl #13
   31e00:	lsr	r2, r2, #6
   31e04:	str	r9, [r7, #-3408]	; 0xfffff2b0
   31e08:	str	r2, [sp, #884]	; 0x374
   31e0c:	ldrd	r2, [r5]
   31e10:	ldr	r6, [sp, #28]
   31e14:	ldrd	r4, [sp, #56]	; 0x38
   31e18:	ldr	r9, [sp, #24]
   31e1c:	adds	r2, r2, r4
   31e20:	ldr	r8, [sp, #68]	; 0x44
   31e24:	adc	r3, r3, r5
   31e28:	lsl	r0, r6, #3
   31e2c:	ldr	r5, [sp, #16]
   31e30:	orr	r9, r0, r9, lsr #29
   31e34:	ldr	r4, [sp, #24]
   31e38:	lsr	r0, r6, #19
   31e3c:	ldr	r6, [sp, #20]
   31e40:	orr	r8, ip, r8, lsl #14
   31e44:	str	r8, [r7, #-3544]	; 0xfffff228
   31e48:	ldr	r8, [sp, #20]
   31e4c:	orr	r4, r0, r4, lsl #13
   31e50:	str	r9, [r7, #-3412]	; 0xfffff2ac
   31e54:	lsl	r0, r5, #3
   31e58:	add	r9, sp, #8192	; 0x2000
   31e5c:	ldr	ip, [sp, #20]
   31e60:	orr	r6, r0, r6, lsr #29
   31e64:	lsr	r0, r5, #19
   31e68:	orr	r8, r0, r8, lsl #13
   31e6c:	str	r8, [r9, #-3376]	; 0xfffff2d0
   31e70:	ldr	r8, [sp, #68]	; 0x44
   31e74:	lsl	r0, ip, #3
   31e78:	str	r4, [r7, #-3404]	; 0xfffff2b4
   31e7c:	orr	r4, r0, r5, lsr #29
   31e80:	lsr	r0, ip, #19
   31e84:	str	r6, [r7, #-3384]	; 0xfffff2c8
   31e88:	orr	ip, r1, r8, lsl #18
   31e8c:	ldr	r1, [sp, #64]	; 0x40
   31e90:	mov	r7, r5
   31e94:	str	r4, [r9, #-3380]	; 0xfffff2cc
   31e98:	orr	r6, r0, r7, lsl #13
   31e9c:	lsr	r7, r8, #18
   31ea0:	lsl	r5, r1, #23
   31ea4:	ldrd	r0, [sp, #88]	; 0x58
   31ea8:	str	r6, [r9, #-3372]	; 0xfffff2d4
   31eac:	lsr	r6, r8, #14
   31eb0:	adds	r0, r0, r2
   31eb4:	ldr	r8, [sp, #48]	; 0x30
   31eb8:	adc	r1, r1, r3
   31ebc:	add	r3, sp, #4608	; 0x1200
   31ec0:	strd	r0, [sp, #56]	; 0x38
   31ec4:	ldrd	r0, [r3, #168]	; 0xa8
   31ec8:	lsl	r4, r8, #30
   31ecc:	ldrd	r2, [r3, #176]	; 0xb0
   31ed0:	str	ip, [r9, #-3536]	; 0xfffff230
   31ed4:	lsr	ip, r8, #28
   31ed8:	eor	r1, r1, r3
   31edc:	ldr	r3, [sp, #64]	; 0x40
   31ee0:	eor	r0, r0, r2
   31ee4:	orr	r3, r7, r3, lsl #14
   31ee8:	str	r3, [r9, #-3540]	; 0xfffff22c
   31eec:	add	r9, sp, #1024	; 0x400
   31ef0:	ldrd	r2, [sp, #32]
   31ef4:	add	r7, sp, #8192	; 0x2000
   31ef8:	ldrd	r8, [r9, #-160]	; 0xffffff60
   31efc:	eor	r0, r0, r8
   31f00:	eor	r1, r1, r9
   31f04:	adds	r2, r2, r0
   31f08:	ldr	r0, [sp, #68]	; 0x44
   31f0c:	adc	r3, r3, r1
   31f10:	strd	r2, [sp, #32]
   31f14:	ldr	r3, [sp, #64]	; 0x40
   31f18:	movw	r8, #53688	; 0xd1b8
   31f1c:	orr	r0, r5, r0, lsr #9
   31f20:	movt	r8, #12987	; 0x32bb
   31f24:	movw	r9, #41072	; 0xa070
   31f28:	movt	r9, #4202	; 0x106a
   31f2c:	orr	r3, r6, r3, lsl #18
   31f30:	str	r3, [r7, #-3532]	; 0xfffff234
   31f34:	str	r0, [r7, #-3528]	; 0xfffff238
   31f38:	ldr	r3, [sp, #52]	; 0x34
   31f3c:	ldr	r2, [sp, #52]	; 0x34
   31f40:	ldr	r1, [sp, #68]	; 0x44
   31f44:	orr	r5, ip, r3, lsl #4
   31f48:	str	r5, [r7, #-3512]	; 0xfffff248
   31f4c:	orr	r2, r4, r2, lsr #2
   31f50:	str	r2, [r7, #-3520]	; 0xfffff240
   31f54:	ldr	r7, [sp, #48]	; 0x30
   31f58:	lsl	r4, r3, #30
   31f5c:	lsr	ip, r3, #28
   31f60:	lsl	r0, r1, #23
   31f64:	ldr	r2, [sp, #64]	; 0x40
   31f68:	add	r3, sp, #8192	; 0x2000
   31f6c:	orr	r6, ip, r7, lsl #4
   31f70:	lsl	r1, r7, #25
   31f74:	orr	r5, r4, r7, lsr #2
   31f78:	ldr	r7, [sp, #52]	; 0x34
   31f7c:	orr	r2, r0, r2, lsr #9
   31f80:	str	r5, [r3, #-3516]	; 0xfffff244
   31f84:	str	r2, [r3, #-3524]	; 0xfffff23c
   31f88:	str	r6, [r3, #-3508]	; 0xfffff24c
   31f8c:	orr	r7, r1, r7, lsr #7
   31f90:	str	r7, [r3, #-3504]	; 0xfffff250
   31f94:	add	r3, sp, #4608	; 0x1200
   31f98:	ldrd	r6, [sp, #184]	; 0xb8
   31f9c:	ldrd	r4, [r3, #40]	; 0x28
   31fa0:	ldrd	r2, [r3, #48]	; 0x30
   31fa4:	adds	r6, r6, r8
   31fa8:	ldr	r0, [sp, #52]	; 0x34
   31fac:	adc	r7, r7, r9
   31fb0:	eor	r5, r5, r3
   31fb4:	ldr	r3, [sp, #32]
   31fb8:	add	r9, sp, #4608	; 0x1200
   31fbc:	eor	r4, r4, r2
   31fc0:	lsl	ip, r0, #25
   31fc4:	lsr	r3, r3, #6
   31fc8:	str	r3, [sp, #896]	; 0x380
   31fcc:	add	r3, sp, #1024	; 0x400
   31fd0:	ldrd	r0, [r9, #200]	; 0xc8
   31fd4:	ldrd	r8, [r9, #208]	; 0xd0
   31fd8:	ldrd	r2, [r3, #-144]	; 0xffffff70
   31fdc:	eor	r0, r0, r8
   31fe0:	eor	r1, r1, r9
   31fe4:	eor	r0, r0, r2
   31fe8:	eor	r1, r1, r3
   31fec:	ldr	r8, [sp, #48]	; 0x30
   31ff0:	add	r9, sp, #8192	; 0x2000
   31ff4:	ldrd	r2, [sp, #56]	; 0x38
   31ff8:	adds	r2, r2, r0
   31ffc:	orr	r8, ip, r8, lsr #7
   32000:	adc	r3, r3, r1
   32004:	str	r8, [r9, #-3500]	; 0xfffff254
   32008:	strd	r2, [sp, #56]	; 0x38
   3200c:	ldrd	r8, [sp, #8]
   32010:	ldrd	r2, [sp]
   32014:	ldrd	r0, [sp, #104]	; 0x68
   32018:	eor	r3, r3, r9
   3201c:	add	r9, sp, #4608	; 0x1200
   32020:	eor	r2, r2, r8
   32024:	adds	r6, r6, r0
   32028:	ldrd	r8, [r9, #56]	; 0x38
   3202c:	adc	r7, r7, r1
   32030:	ldrd	r0, [sp, #64]	; 0x40
   32034:	eor	r4, r4, r8
   32038:	eor	r5, r5, r9
   3203c:	ldrd	r8, [sp, #176]	; 0xb0
   32040:	ldr	ip, [sp, #896]	; 0x380
   32044:	bic	r0, r8, r0
   32048:	bic	r1, r9, r1
   3204c:	ldrd	r8, [sp, #48]	; 0x30
   32050:	and	r3, r3, r9
   32054:	ldr	r9, [sp, #36]	; 0x24
   32058:	and	r2, r2, r8
   3205c:	adds	r8, r6, r4
   32060:	orr	r9, ip, r9, lsl #26
   32064:	str	r9, [sp, #896]	; 0x380
   32068:	adc	r9, r7, r5
   3206c:	ldrd	r4, [sp, #40]	; 0x28
   32070:	strd	r8, [sp, #72]	; 0x48
   32074:	ldrd	r8, [sp, #64]	; 0x40
   32078:	ldr	ip, [sp, #56]	; 0x38
   3207c:	and	r9, r9, r5
   32080:	ldr	r5, [sp, #36]	; 0x24
   32084:	eor	r9, r9, r1
   32088:	add	r1, sp, #4608	; 0x1200
   3208c:	and	r8, r8, r4
   32090:	lsr	ip, ip, #6
   32094:	lsr	r5, r5, #6
   32098:	str	r5, [sp, #900]	; 0x384
   3209c:	add	r5, sp, #4608	; 0x1200
   320a0:	ldrd	r6, [r1, #64]	; 0x40
   320a4:	eor	r8, r8, r0
   320a8:	ldrd	r0, [r1, #72]	; 0x48
   320ac:	ldrd	r4, [r5, #80]	; 0x50
   320b0:	eor	r7, r7, r1
   320b4:	eor	r6, r6, r0
   320b8:	eor	r7, r7, r5
   320bc:	add	r5, sp, #512	; 0x200
   320c0:	eor	r6, r6, r4
   320c4:	str	ip, [sp, #912]	; 0x390
   320c8:	ldrd	r0, [r5, #-248]	; 0xffffff08
   320cc:	ldrd	r4, [sp, #80]	; 0x50
   320d0:	ldr	ip, [sp, #32]
   320d4:	adds	r0, r0, r4
   320d8:	add	r4, sp, #8192	; 0x2000
   320dc:	adc	r1, r1, r5
   320e0:	strd	r0, [sp, #80]	; 0x50
   320e4:	ldr	r0, [sp, #36]	; 0x24
   320e8:	lsl	r1, ip, #3
   320ec:	mov	r5, ip
   320f0:	orr	r0, r1, r0, lsr #29
   320f4:	lsr	r1, ip, #19
   320f8:	str	r0, [r4, #-3352]	; 0xfffff2e8
   320fc:	ldr	ip, [sp, #36]	; 0x24
   32100:	ldr	r0, [sp, #36]	; 0x24
   32104:	orr	ip, r1, ip, lsl #13
   32108:	str	ip, [r4, #-3344]	; 0xfffff2f0
   3210c:	lsl	r1, r0, #3
   32110:	ldr	ip, [sp, #60]	; 0x3c
   32114:	orr	r5, r1, r5, lsr #29
   32118:	lsr	r1, r0, #19
   3211c:	ldr	r0, [sp, #32]
   32120:	str	r5, [r4, #-3348]	; 0xfffff2ec
   32124:	orr	r0, r1, r0, lsl #13
   32128:	str	r0, [r4, #-3340]	; 0xfffff2f4
   3212c:	ldrd	r4, [sp, #8]
   32130:	ldrd	r0, [sp]
   32134:	and	r1, r1, r5
   32138:	ldr	r5, [sp, #56]	; 0x38
   3213c:	eor	r3, r3, r1
   32140:	and	r0, r0, r4
   32144:	eor	r2, r2, r0
   32148:	add	r0, sp, #8192	; 0x2000
   3214c:	lsl	r1, r5, #3
   32150:	orr	ip, r1, ip, lsr #29
   32154:	lsr	r1, r5, #19
   32158:	ldr	r5, [sp, #60]	; 0x3c
   3215c:	str	ip, [r0, #-3320]	; 0xfffff308
   32160:	ldr	ip, [sp, #60]	; 0x3c
   32164:	orr	r5, r1, r5, lsl #13
   32168:	str	r5, [r0, #-3312]	; 0xfffff310
   3216c:	ldrd	r0, [sp, #72]	; 0x48
   32170:	ldr	r5, [sp, #912]	; 0x390
   32174:	lsl	r4, ip, #3
   32178:	adds	r8, r8, r0
   3217c:	lsr	ip, ip, #19
   32180:	adc	r9, r9, r1
   32184:	adds	r0, r6, r2
   32188:	adc	r1, r7, r3
   3218c:	add	r3, sp, #4608	; 0x1200
   32190:	strd	r0, [sp, #72]	; 0x48
   32194:	add	r7, sp, #8192	; 0x2000
   32198:	ldrd	r0, [r3, #232]	; 0xe8
   3219c:	ldrd	r2, [r3, #240]	; 0xf0
   321a0:	eor	r1, r1, r3
   321a4:	ldr	r3, [sp, #60]	; 0x3c
   321a8:	eor	r0, r0, r2
   321ac:	orr	r3, r5, r3, lsl #26
   321b0:	str	r3, [sp, #912]	; 0x390
   321b4:	ldr	r6, [sp, #56]	; 0x38
   321b8:	add	r5, sp, #4608	; 0x1200
   321bc:	ldrd	r2, [r5, #248]	; 0xf8
   321c0:	orr	r6, r4, r6, lsr #29
   321c4:	add	r4, sp, #4864	; 0x1300
   321c8:	str	r6, [r7, #-3316]	; 0xfffff30c
   321cc:	ldrd	r4, [r4]
   321d0:	eor	r3, r3, r5
   321d4:	ldr	r5, [sp, #56]	; 0x38
   321d8:	eor	r2, r2, r4
   321dc:	orr	r5, ip, r5, lsl #13
   321e0:	str	r5, [r7, #-3308]	; 0xfffff314
   321e4:	ldrd	r6, [sp, #168]	; 0xa8
   321e8:	add	ip, sp, #8192	; 0x2000
   321ec:	ldrd	r4, [sp, #80]	; 0x50
   321f0:	adds	r4, r4, r6
   321f4:	adc	r5, r5, r7
   321f8:	add	r7, sp, #1024	; 0x400
   321fc:	ldrd	r6, [r7, #-128]	; 0xffffff80
   32200:	eor	r1, r1, r7
   32204:	add	r7, sp, #1024	; 0x400
   32208:	eor	r0, r0, r6
   3220c:	ldrd	r6, [r7, #-120]	; 0xffffff88
   32210:	eor	r2, r2, r6
   32214:	adds	r6, r8, sl
   32218:	eor	r3, r3, r7
   3221c:	adc	r7, r9, fp
   32220:	ldrd	sl, [sp, #72]	; 0x48
   32224:	strd	r6, [sp, #104]	; 0x68
   32228:	adds	sl, sl, r8
   3222c:	adc	fp, fp, r9
   32230:	strd	sl, [sp, #72]	; 0x48
   32234:	ldr	fp, [sp, #60]	; 0x3c
   32238:	adds	r6, r4, r0
   3223c:	add	r9, sp, #5120	; 0x1400
   32240:	adc	r7, r5, r1
   32244:	add	r1, sp, #1024	; 0x400
   32248:	strd	r6, [sp, #80]	; 0x50
   3224c:	lsr	fp, fp, #6
   32250:	str	fp, [sp, #916]	; 0x394
   32254:	ldrd	sl, [sp, #96]	; 0x60
   32258:	ldrd	r6, [sp, #112]	; 0x70
   3225c:	ldrd	r4, [r9, #-248]	; 0xffffff08
   32260:	adds	r2, r2, sl
   32264:	ldrd	r8, [r9, #-240]	; 0xffffff10
   32268:	adc	r3, r3, fp
   3226c:	ldrd	r0, [r1, #-112]	; 0xffffff90
   32270:	adds	r2, r2, r6
   32274:	eor	r4, r4, r8
   32278:	adc	r3, r3, r7
   3227c:	eor	r4, r4, r0
   32280:	ldr	r7, [sp, #128]	; 0x80
   32284:	adds	r8, r2, r4
   32288:	ldr	fp, [sp, #132]	; 0x84
   3228c:	ldr	r4, [sp, #132]	; 0x84
   32290:	eor	r5, r5, r9
   32294:	ldr	sl, [sp, #136]	; 0x88
   32298:	eor	r5, r5, r1
   3229c:	lsr	r2, r7, #1
   322a0:	lsr	r1, r7, #8
   322a4:	adc	r9, r3, r5
   322a8:	orr	fp, r1, fp, lsl #24
   322ac:	orr	r5, r2, r4, lsl #31
   322b0:	strd	r8, [sp, #96]	; 0x60
   322b4:	lsr	r1, r4, #8
   322b8:	ldr	r8, [sp, #140]	; 0x8c
   322bc:	lsr	r2, r4, #1
   322c0:	ldr	r7, [sp, #140]	; 0x8c
   322c4:	ldr	r4, [sp, #128]	; 0x80
   322c8:	lsr	r3, sl, #8
   322cc:	str	fp, [ip, #-3304]	; 0xfffff318
   322d0:	lsr	r0, sl, #1
   322d4:	ldr	fp, [sp, #80]	; 0x50
   322d8:	orr	r9, r0, r8, lsl #31
   322dc:	str	r5, [ip, #-3296]	; 0xfffff320
   322e0:	add	r5, sp, #8192	; 0x2000
   322e4:	orr	r7, r3, r7, lsl #24
   322e8:	str	r9, [ip, #-3264]	; 0xfffff340
   322ec:	str	r7, [ip, #-3272]	; 0xfffff338
   322f0:	lsr	r3, r8, #8
   322f4:	lsr	ip, r8, #1
   322f8:	orr	r4, r1, r4, lsl #24
   322fc:	str	r4, [r5, #-3300]	; 0xfffff31c
   32300:	lsl	r0, fp, #3
   32304:	ldr	r8, [sp, #96]	; 0x60
   32308:	mov	r6, fp
   3230c:	lsr	r1, fp, #19
   32310:	ldr	r9, [sp, #136]	; 0x88
   32314:	ldr	fp, [sp, #136]	; 0x88
   32318:	mov	sl, r8
   3231c:	ldr	r7, [sp, #128]	; 0x80
   32320:	ldr	r4, [sp, #84]	; 0x54
   32324:	orr	r9, r3, r9, lsl #24
   32328:	orr	fp, ip, fp, lsl #31
   3232c:	str	r9, [r5, #-3268]	; 0xfffff33c
   32330:	str	fp, [r5, #-3260]	; 0xfffff344
   32334:	lsr	r9, sl, #6
   32338:	ldr	fp, [sp, #100]	; 0x64
   3233c:	orr	r7, r2, r7, lsl #31
   32340:	ldr	sl, [sp, #100]	; 0x64
   32344:	lsl	r2, r8, #3
   32348:	str	r7, [r5, #-3292]	; 0xfffff324
   3234c:	lsr	r3, r8, #19
   32350:	orr	r4, r0, r4, lsr #29
   32354:	str	r4, [r5, #-3288]	; 0xfffff328
   32358:	ldr	r5, [sp, #84]	; 0x54
   3235c:	add	r7, sp, #8192	; 0x2000
   32360:	str	r9, [sp, #944]	; 0x3b0
   32364:	lsr	ip, r6, #6
   32368:	orr	sl, r2, sl, lsr #29
   3236c:	str	ip, [sp, #928]	; 0x3a0
   32370:	lsl	r2, fp, #3
   32374:	orr	ip, r3, fp, lsl #13
   32378:	add	r9, sp, #5120	; 0x1400
   3237c:	lsr	r3, fp, #19
   32380:	ldr	fp, [sp, #80]	; 0x50
   32384:	orr	r6, r1, r5, lsl #13
   32388:	lsl	r0, r5, #3
   3238c:	str	sl, [r7, #-3256]	; 0xfffff348
   32390:	str	ip, [r7, #-3248]	; 0xfffff350
   32394:	add	ip, sp, #8192	; 0x2000
   32398:	ldr	sl, [sp, #928]	; 0x3a0
   3239c:	orr	fp, r0, fp, lsr #29
   323a0:	str	r6, [r7, #-3280]	; 0xfffff330
   323a4:	lsr	r1, r5, #19
   323a8:	ldrd	r6, [r9, #-232]	; 0xffffff18
   323ac:	ldrd	r8, [r9, #-224]	; 0xffffff20
   323b0:	ldr	r0, [sp, #80]	; 0x50
   323b4:	eor	r7, r7, r9
   323b8:	orr	r9, sl, r5, lsl #26
   323bc:	str	r9, [sp, #928]	; 0x3a0
   323c0:	add	r9, sp, #5120	; 0x1400
   323c4:	orr	r0, r1, r0, lsl #13
   323c8:	eor	r6, r6, r8
   323cc:	ldrd	r4, [r9, #-200]	; 0xffffff38
   323d0:	str	r0, [ip, #-3276]	; 0xfffff334
   323d4:	ldrd	r8, [r9, #-192]	; 0xffffff40
   323d8:	ldr	r0, [sp, #96]	; 0x60
   323dc:	str	fp, [ip, #-3284]	; 0xfffff32c
   323e0:	eor	r5, r5, r9
   323e4:	ldr	fp, [sp, #96]	; 0x60
   323e8:	eor	r4, r4, r8
   323ec:	ldr	r9, [sp, #100]	; 0x64
   323f0:	orr	r0, r3, r0, lsl #13
   323f4:	ldr	sl, [sp, #944]	; 0x3b0
   323f8:	add	r3, sp, #1024	; 0x400
   323fc:	orr	fp, r2, fp, lsr #29
   32400:	str	fp, [ip, #-3252]	; 0xfffff34c
   32404:	orr	r9, sl, r9, lsl #26
   32408:	str	r9, [sp, #944]	; 0x3b0
   3240c:	str	r0, [ip, #-3244]	; 0xfffff354
   32410:	add	r9, sp, #1024	; 0x400
   32414:	ldrd	r2, [r3, #-104]	; 0xffffff98
   32418:	ldrd	r0, [sp, #120]	; 0x78
   3241c:	ldr	sl, [sp, #84]	; 0x54
   32420:	eor	r6, r6, r2
   32424:	ldr	fp, [sp, #100]	; 0x64
   32428:	eor	r7, r7, r3
   3242c:	add	r3, sp, #5120	; 0x1400
   32430:	adds	r6, r6, r0
   32434:	adc	r7, r7, r1
   32438:	lsr	sl, sl, #6
   3243c:	lsr	fp, fp, #6
   32440:	str	sl, [sp, #932]	; 0x3a4
   32444:	str	fp, [sp, #948]	; 0x3b4
   32448:	add	r1, sp, #5120	; 0x1400
   3244c:	ldrd	sl, [r3, #-216]	; 0xffffff28
   32450:	ldrd	r2, [r3, #-208]	; 0xffffff30
   32454:	ldrd	r8, [r9, #-88]	; 0xffffffa8
   32458:	eor	sl, sl, r2
   3245c:	eor	fp, fp, r3
   32460:	ldrd	r2, [r1, #-184]	; 0xffffff48
   32464:	eor	r4, r4, r8
   32468:	ldrd	r0, [r1, #-176]	; 0xffffff50
   3246c:	eor	r5, r5, r9
   32470:	ldrd	r8, [sp, #128]	; 0x80
   32474:	eor	r3, r3, r1
   32478:	add	r1, sp, #1024	; 0x400
   3247c:	adds	r4, r4, r8
   32480:	eor	r2, r2, r0
   32484:	adc	r5, r5, r9
   32488:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   3248c:	ldrd	r8, [sp, #184]	; 0xb8
   32490:	eor	fp, fp, r1
   32494:	add	r1, sp, #1024	; 0x400
   32498:	adds	r6, r6, r8
   3249c:	eor	sl, sl, r0
   324a0:	adc	r7, r7, r9
   324a4:	ldrd	r8, [sp, #24]
   324a8:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   324ac:	adds	r4, r4, r8
   324b0:	ldr	ip, [sp, #152]	; 0x98
   324b4:	adc	r5, r5, r9
   324b8:	eor	r2, r2, r0
   324bc:	adds	r8, r6, sl
   324c0:	eor	r3, r3, r1
   324c4:	adc	r9, r7, fp
   324c8:	adds	sl, r4, r2
   324cc:	adc	fp, r5, r3
   324d0:	strd	sl, [sp, #128]	; 0x80
   324d4:	ldr	fp, [sp, #144]	; 0x90
   324d8:	add	r5, sp, #8192	; 0x2000
   324dc:	ldr	r6, [sp, #148]	; 0x94
   324e0:	lsr	r3, ip, #8
   324e4:	ldr	sl, [sp, #156]	; 0x9c
   324e8:	lsr	r0, ip, #1
   324ec:	strd	r8, [sp, #120]	; 0x78
   324f0:	lsr	r1, fp, #8
   324f4:	ldr	r4, [sp, #148]	; 0x94
   324f8:	lsr	r2, fp, #1
   324fc:	ldr	r9, [sp, #156]	; 0x9c
   32500:	orr	r7, r2, r6, lsl #31
   32504:	orr	fp, r0, sl, lsl #31
   32508:	lsr	r2, r6, #1
   3250c:	orr	r4, r1, r4, lsl #24
   32510:	lsr	ip, sl, #1
   32514:	str	r4, [r5, #-3240]	; 0xfffff358
   32518:	lsr	r1, r6, #8
   3251c:	ldr	r4, [sp, #120]	; 0x78
   32520:	orr	r9, r3, r9, lsl #24
   32524:	ldr	r6, [sp, #144]	; 0x90
   32528:	lsr	r3, sl, #8
   3252c:	ldr	r8, [sp, #144]	; 0x90
   32530:	ldr	sl, [sp, #152]	; 0x98
   32534:	lsl	r0, r4, #3
   32538:	str	r7, [r5, #-3232]	; 0xfffff360
   3253c:	orr	r6, r1, r6, lsl #24
   32540:	str	r9, [r5, #-3208]	; 0xfffff378
   32544:	mov	r7, r4
   32548:	ldr	r9, [sp, #128]	; 0x80
   3254c:	lsr	r1, r4, #19
   32550:	str	fp, [r5, #-3200]	; 0xfffff380
   32554:	orr	r8, r2, r8, lsl #31
   32558:	str	r6, [r5, #-3236]	; 0xfffff35c
   3255c:	orr	sl, r3, sl, lsl #24
   32560:	str	r8, [r5, #-3228]	; 0xfffff364
   32564:	lsl	r2, r9, #3
   32568:	str	sl, [r5, #-3204]	; 0xfffff37c
   3256c:	lsr	r3, r9, #19
   32570:	ldr	r4, [sp, #152]	; 0x98
   32574:	mov	fp, r9
   32578:	ldr	r8, [sp, #124]	; 0x7c
   3257c:	lsr	fp, fp, #6
   32580:	ldr	r6, [sp, #124]	; 0x7c
   32584:	orr	r4, ip, r4, lsl #31
   32588:	str	r4, [r5, #-3196]	; 0xfffff384
   3258c:	lsr	r5, r7, #6
   32590:	add	r7, sp, #8192	; 0x2000
   32594:	ldr	r4, [sp, #132]	; 0x84
   32598:	orr	r9, r1, r8, lsl #13
   3259c:	ldr	ip, [sp, #132]	; 0x84
   325a0:	orr	r6, r0, r6, lsr #29
   325a4:	str	r9, [r7, #-3216]	; 0xfffff370
   325a8:	add	r9, sp, #5120	; 0x1400
   325ac:	str	r5, [sp, #960]	; 0x3c0
   325b0:	lsl	r0, r8, #3
   325b4:	orr	r5, r3, r4, lsl #13
   325b8:	lsr	r1, r8, #19
   325bc:	orr	ip, r2, ip, lsr #29
   325c0:	str	r5, [r7, #-3184]	; 0xfffff390
   325c4:	str	ip, [r7, #-3192]	; 0xfffff388
   325c8:	add	r5, sp, #5120	; 0x1400
   325cc:	str	r6, [r7, #-3224]	; 0xfffff368
   325d0:	add	ip, sp, #8192	; 0x2000
   325d4:	ldrd	r6, [r9, #-168]	; 0xffffff58
   325d8:	lsl	r2, r4, #3
   325dc:	ldrd	r8, [r9, #-160]	; 0xffffff60
   325e0:	lsr	r3, r4, #19
   325e4:	str	fp, [sp, #976]	; 0x3d0
   325e8:	ldr	fp, [sp, #120]	; 0x78
   325ec:	eor	r7, r7, r9
   325f0:	ldr	r9, [sp, #124]	; 0x7c
   325f4:	eor	r6, r6, r8
   325f8:	ldr	sl, [sp, #960]	; 0x3c0
   325fc:	orr	fp, r0, fp, lsr #29
   32600:	ldr	r0, [sp, #120]	; 0x78
   32604:	orr	r9, sl, r9, lsl #26
   32608:	str	r9, [sp, #960]	; 0x3c0
   3260c:	ldrd	r8, [r5, #-136]	; 0xffffff78
   32610:	ldrd	r4, [r5, #-128]	; 0xffffff80
   32614:	orr	r0, r1, r0, lsl #13
   32618:	str	r0, [ip, #-3212]	; 0xfffff374
   3261c:	eor	r9, r9, r5
   32620:	ldr	r0, [sp, #128]	; 0x80
   32624:	ldr	r5, [sp, #132]	; 0x84
   32628:	eor	r8, r8, r4
   3262c:	ldr	sl, [sp, #976]	; 0x3d0
   32630:	str	fp, [ip, #-3220]	; 0xfffff36c
   32634:	orr	r0, r3, r0, lsl #13
   32638:	ldr	fp, [sp, #128]	; 0x80
   3263c:	orr	r5, sl, r5, lsl #26
   32640:	add	r3, sp, #1024	; 0x400
   32644:	ldr	sl, [sp, #124]	; 0x7c
   32648:	str	r5, [sp, #976]	; 0x3d0
   3264c:	add	r5, sp, #1024	; 0x400
   32650:	orr	fp, r2, fp, lsr #29
   32654:	ldrd	r2, [r3, #-72]	; 0xffffffb8
   32658:	ldrd	r4, [r5, #-56]	; 0xffffffc8
   3265c:	lsr	sl, sl, #6
   32660:	str	fp, [ip, #-3188]	; 0xfffff38c
   32664:	eor	r6, r6, r2
   32668:	str	r0, [ip, #-3180]	; 0xfffff394
   3266c:	eor	r7, r7, r3
   32670:	str	sl, [sp, #964]	; 0x3c4
   32674:	add	r3, sp, #5120	; 0x1400
   32678:	ldrd	r0, [sp, #136]	; 0x88
   3267c:	eor	r8, r8, r4
   32680:	ldr	fp, [sp, #132]	; 0x84
   32684:	eor	r9, r9, r5
   32688:	adds	r6, r6, r0
   3268c:	ldrd	r4, [sp, #144]	; 0x90
   32690:	adc	r7, r7, r1
   32694:	add	r1, sp, #5120	; 0x1400
   32698:	lsr	fp, fp, #6
   3269c:	str	fp, [sp, #980]	; 0x3d4
   326a0:	ldrd	sl, [r3, #-152]	; 0xffffff68
   326a4:	adds	r8, r8, r4
   326a8:	ldrd	r2, [r3, #-144]	; 0xffffff70
   326ac:	adc	r9, r9, r5
   326b0:	ldrd	r4, [sp, #16]
   326b4:	eor	sl, sl, r2
   326b8:	eor	fp, fp, r3
   326bc:	ldrd	r2, [r1, #-120]	; 0xffffff88
   326c0:	adds	r6, r6, r4
   326c4:	ldrd	r0, [r1, #-112]	; 0xffffff90
   326c8:	adc	r7, r7, r5
   326cc:	ldrd	r4, [sp, #32]
   326d0:	eor	r3, r3, r1
   326d4:	add	r1, sp, #1024	; 0x400
   326d8:	eor	r2, r2, r0
   326dc:	adds	r8, r8, r4
   326e0:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   326e4:	adc	r9, r9, r5
   326e8:	eor	fp, fp, r1
   326ec:	add	r1, sp, #1024	; 0x400
   326f0:	eor	sl, sl, r0
   326f4:	ldrd	r0, [r1, #-48]	; 0xffffffd0
   326f8:	adds	r4, r6, sl
   326fc:	adc	r5, r7, fp
   32700:	ldr	sl, [sp, #164]	; 0xa4
   32704:	eor	r2, r2, r0
   32708:	eor	r3, r3, r1
   3270c:	adds	r6, r8, r2
   32710:	ldr	r8, [sp, #88]	; 0x58
   32714:	adc	r7, r9, r3
   32718:	strd	r6, [sp, #144]	; 0x90
   3271c:	ldr	r7, [sp, #160]	; 0xa0
   32720:	ldr	r9, [sp, #164]	; 0xa4
   32724:	lsr	r3, r8, #8
   32728:	strd	r4, [sp, #136]	; 0x88
   3272c:	add	r5, sp, #8192	; 0x2000
   32730:	lsr	r1, r7, #8
   32734:	lsr	r2, r7, #1
   32738:	ldr	r4, [sp, #92]	; 0x5c
   3273c:	orr	fp, r2, sl, lsl #31
   32740:	ldr	r6, [sp, #92]	; 0x5c
   32744:	orr	r9, r1, r9, lsl #24
   32748:	lsr	r2, sl, #1
   3274c:	str	r9, [ip, #-3176]	; 0xfffff398
   32750:	lsr	r1, sl, #8
   32754:	ldr	r9, [sp, #136]	; 0x88
   32758:	ldr	sl, [sp, #160]	; 0xa0
   3275c:	lsr	r0, r8, #1
   32760:	orr	r4, r3, r4, lsl #24
   32764:	str	r4, [r5, #-3144]	; 0xfffff3b8
   32768:	ldr	r4, [sp, #160]	; 0xa0
   3276c:	orr	r7, r0, r6, lsl #31
   32770:	str	fp, [ip, #-3168]	; 0xfffff3a0
   32774:	lsr	r3, r6, #8
   32778:	lsr	ip, r6, #1
   3277c:	lsl	r0, r9, #3
   32780:	orr	sl, r1, sl, lsl #24
   32784:	mov	fp, r9
   32788:	lsr	r1, r9, #19
   3278c:	ldr	r6, [sp, #88]	; 0x58
   32790:	ldr	r9, [sp, #88]	; 0x58
   32794:	orr	r4, r2, r4, lsl #31
   32798:	str	r7, [r5, #-3136]	; 0xfffff3c0
   3279c:	add	r7, sp, #8192	; 0x2000
   327a0:	str	sl, [r5, #-3172]	; 0xfffff39c
   327a4:	orr	r6, r3, r6, lsl #24
   327a8:	str	r4, [r5, #-3164]	; 0xfffff3a4
   327ac:	orr	r9, ip, r9, lsl #31
   327b0:	ldr	r5, [sp, #144]	; 0x90
   327b4:	lsr	sl, fp, #6
   327b8:	str	r6, [r7, #-3140]	; 0xfffff3bc
   327bc:	str	r9, [r7, #-3132]	; 0xfffff3c4
   327c0:	ldr	fp, [sp, #140]	; 0x8c
   327c4:	mov	r8, r5
   327c8:	ldr	ip, [sp, #140]	; 0x8c
   327cc:	lsr	r6, r8, #6
   327d0:	ldr	r9, [sp, #148]	; 0x94
   327d4:	lsl	r2, r5, #3
   327d8:	orr	fp, r0, fp, lsr #29
   327dc:	ldr	r8, [sp, #148]	; 0x94
   327e0:	str	fp, [r7, #-3160]	; 0xfffff3a8
   327e4:	lsr	r3, r5, #19
   327e8:	ldr	fp, [sp, #136]	; 0x88
   327ec:	add	r5, sp, #5120	; 0x1400
   327f0:	str	sl, [sp, #992]	; 0x3e0
   327f4:	orr	r4, r1, ip, lsl #13
   327f8:	orr	sl, r3, r9, lsl #13
   327fc:	lsr	r1, ip, #19
   32800:	str	sl, [r7, #-3120]	; 0xfffff3d0
   32804:	orr	r8, r2, r8, lsr #29
   32808:	ldr	sl, [sp, #136]	; 0x88
   3280c:	lsl	r2, r9, #3
   32810:	str	r6, [sp, #1008]	; 0x3f0
   32814:	lsr	r3, r9, #19
   32818:	str	r4, [r7, #-3152]	; 0xfffff3b0
   3281c:	orr	fp, r1, fp, lsl #13
   32820:	str	r8, [r7, #-3128]	; 0xfffff3c8
   32824:	add	r1, sp, #5120	; 0x1400
   32828:	ldrd	r8, [r5, #-104]	; 0xffffff98
   3282c:	lsl	r0, ip, #3
   32830:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   32834:	orr	sl, r0, sl, lsr #29
   32838:	ldr	r6, [sp, #992]	; 0x3e0
   3283c:	str	sl, [r7, #-3156]	; 0xfffff3ac
   32840:	eor	r9, r9, r5
   32844:	str	fp, [r7, #-3148]	; 0xfffff3b4
   32848:	orr	r5, r6, ip, lsl #26
   3284c:	ldrd	r6, [r1, #-72]	; 0xffffffb8
   32850:	eor	r8, r8, r4
   32854:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   32858:	add	sl, sp, #8192	; 0x2000
   3285c:	ldr	fp, [sp, #144]	; 0x90
   32860:	eor	r7, r7, r1
   32864:	ldr	r1, [sp, #148]	; 0x94
   32868:	ldr	r4, [sp, #1008]	; 0x3f0
   3286c:	eor	r6, r6, r0
   32870:	str	r5, [sp, #992]	; 0x3e0
   32874:	orr	fp, r3, fp, lsl #13
   32878:	ldr	r5, [sp, #144]	; 0x90
   3287c:	orr	r1, r4, r1, lsl #26
   32880:	add	r3, sp, #1024	; 0x400
   32884:	str	r1, [sp, #1008]	; 0x3f0
   32888:	add	r1, sp, #1024	; 0x400
   3288c:	str	fp, [sl, #-3116]	; 0xfffff3d4
   32890:	orr	r5, r2, r5, lsr #29
   32894:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   32898:	ldrd	r0, [r1, #-40]	; 0xffffffd8
   3289c:	lsr	r4, ip, #6
   328a0:	str	r5, [sl, #-3124]	; 0xfffff3cc
   328a4:	eor	r6, r6, r2
   328a8:	ldr	r5, [sp, #148]	; 0x94
   328ac:	eor	r8, r8, r0
   328b0:	ldrd	sl, [sp, #152]	; 0x98
   328b4:	eor	r7, r7, r3
   328b8:	ldrd	r2, [sp, #160]	; 0xa0
   328bc:	eor	r9, r9, r1
   328c0:	adds	r8, r8, sl
   328c4:	lsr	r5, r5, #6
   328c8:	str	r5, [sp, #1012]	; 0x3f4
   328cc:	add	r5, sp, #5120	; 0x1400
   328d0:	adc	r9, r9, fp
   328d4:	adds	r6, r6, r2
   328d8:	str	r4, [sp, #996]	; 0x3e4
   328dc:	adc	r7, r7, r3
   328e0:	add	r1, sp, #5120	; 0x1400
   328e4:	ldrd	r2, [r5, #-56]	; 0xffffffc8
   328e8:	ldrd	r4, [r5, #-48]	; 0xffffffd0
   328ec:	ldrd	sl, [r1, #-88]	; 0xffffffa8
   328f0:	eor	r3, r3, r5
   328f4:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   328f8:	add	r5, sp, #1024	; 0x400
   328fc:	eor	r2, r2, r4
   32900:	eor	sl, sl, r0
   32904:	eor	fp, fp, r1
   32908:	ldrd	r4, [r5, #-32]	; 0xffffffe0
   3290c:	ldrd	r0, [sp, #56]	; 0x38
   32910:	eor	fp, fp, r5
   32914:	add	r5, sp, #1024	; 0x400
   32918:	adds	r8, r8, r0
   3291c:	eor	sl, sl, r4
   32920:	adc	r9, r9, r1
   32924:	ldrd	r0, [sp, #80]	; 0x50
   32928:	ldrd	r4, [r5, #-16]
   3292c:	adds	r6, r6, r0
   32930:	adc	r7, r7, r1
   32934:	eor	r2, r2, r4
   32938:	adds	r0, r8, sl
   3293c:	eor	r3, r3, r5
   32940:	adc	r1, r9, fp
   32944:	adds	r4, r6, r2
   32948:	strd	r0, [sp, #152]	; 0x98
   3294c:	adc	r5, r7, r3
   32950:	strd	r4, [sp, #160]	; 0xa0
   32954:	add	r8, sp, #8192	; 0x2000
   32958:	ldr	r5, [sp, #168]	; 0xa8
   3295c:	ldr	r9, [sp, #172]	; 0xac
   32960:	ldr	r7, [sp, #172]	; 0xac
   32964:	ldr	r6, [sp, #112]	; 0x70
   32968:	lsr	r1, r5, #8
   3296c:	ldr	r4, [sp, #116]	; 0x74
   32970:	lsr	r2, r5, #1
   32974:	ldr	ip, [sp, #116]	; 0x74
   32978:	orr	sl, r2, r9, lsl #31
   3297c:	orr	r7, r1, r7, lsl #24
   32980:	lsr	r2, r9, #1
   32984:	str	r7, [r8, #-3112]	; 0xfffff3d8
   32988:	lsr	r1, r9, #8
   3298c:	ldr	r7, [sp, #152]	; 0x98
   32990:	lsr	r3, r6, #8
   32994:	ldr	r9, [sp, #168]	; 0xa8
   32998:	lsr	r0, r6, #1
   3299c:	ldr	fp, [sp, #168]	; 0xa8
   329a0:	orr	r5, r0, r4, lsl #31
   329a4:	orr	ip, r3, ip, lsl #24
   329a8:	lsr	r3, r4, #8
   329ac:	str	ip, [r8, #-3080]	; 0xfffff3f8
   329b0:	lsr	ip, r4, #1
   329b4:	ldr	r4, [sp, #160]	; 0xa0
   329b8:	lsl	r0, r7, #3
   329bc:	str	sl, [r8, #-3104]	; 0xfffff3e0
   329c0:	orr	r9, r1, r9, lsl #24
   329c4:	str	r5, [r8, #-3072]	; 0xfffff400
   329c8:	mov	sl, r7
   329cc:	lsr	r1, r7, #19
   329d0:	ldr	r5, [sp, #112]	; 0x70
   329d4:	ldr	r7, [sp, #112]	; 0x70
   329d8:	orr	fp, r2, fp, lsl #31
   329dc:	str	r9, [r8, #-3108]	; 0xfffff3dc
   329e0:	mov	r6, r4
   329e4:	str	fp, [r8, #-3100]	; 0xfffff3e4
   329e8:	orr	r5, r3, r5, lsl #24
   329ec:	ldr	fp, [sp, #156]	; 0x9c
   329f0:	orr	r7, ip, r7, lsl #31
   329f4:	ldr	r9, [sp, #156]	; 0x9c
   329f8:	lsl	r2, r4, #3
   329fc:	str	r5, [r8, #-3076]	; 0xfffff3fc
   32a00:	lsr	r5, r6, #6
   32a04:	str	r7, [r8, #-3068]	; 0xfffff404
   32a08:	orr	ip, r1, fp, lsl #13
   32a0c:	ldr	r7, [sp, #164]	; 0xa4
   32a10:	lsr	r3, r4, #19
   32a14:	ldr	r6, [sp, #164]	; 0xa4
   32a18:	lsr	r8, sl, #6
   32a1c:	orr	r9, r0, r9, lsr #29
   32a20:	add	sl, sp, #8192	; 0x2000
   32a24:	lsl	r0, fp, #3
   32a28:	mov	r4, fp
   32a2c:	lsr	r1, fp, #19
   32a30:	add	fp, sp, #5120	; 0x1400
   32a34:	str	r8, [sp, #1024]	; 0x400
   32a38:	orr	r6, r2, r6, lsr #29
   32a3c:	orr	r8, r3, r7, lsl #13
   32a40:	str	r9, [sl, #-3096]	; 0xfffff3e8
   32a44:	str	ip, [sl, #-3088]	; 0xfffff3f0
   32a48:	mov	r9, r7
   32a4c:	str	r6, [sl, #-3064]	; 0xfffff408
   32a50:	lsl	r2, r7, #3
   32a54:	str	r8, [sl, #-3056]	; 0xfffff410
   32a58:	lsr	r3, r7, #19
   32a5c:	ldr	ip, [sp, #1024]	; 0x400
   32a60:	ldrd	r6, [fp, #-40]	; 0xffffffd8
   32a64:	ldrd	sl, [fp, #-32]	; 0xffffffe0
   32a68:	str	r5, [sp, #1040]	; 0x410
   32a6c:	add	r5, sp, #8192	; 0x2000
   32a70:	eor	r7, r7, fp
   32a74:	orr	fp, ip, r4, lsl #26
   32a78:	str	fp, [sp, #1024]	; 0x400
   32a7c:	add	fp, sp, #5120	; 0x1400
   32a80:	ldr	r8, [sp, #152]	; 0x98
   32a84:	eor	r6, r6, sl
   32a88:	ldr	r4, [sp, #152]	; 0x98
   32a8c:	ldr	ip, [sp, #1040]	; 0x410
   32a90:	orr	r8, r1, r8, lsl #13
   32a94:	str	r8, [r5, #-3084]	; 0xfffff3f4
   32a98:	ldr	r8, [sp, #160]	; 0xa0
   32a9c:	orr	r4, r0, r4, lsr #29
   32aa0:	ldrd	r0, [fp, #-8]
   32aa4:	ldrd	sl, [fp]
   32aa8:	str	r4, [r5, #-3092]	; 0xfffff3ec
   32aac:	orr	r8, r3, r8, lsl #13
   32ab0:	ldr	r4, [sp, #160]	; 0xa0
   32ab4:	eor	r1, r1, fp
   32ab8:	add	r3, sp, #1024	; 0x400
   32abc:	orr	fp, ip, r9, lsl #26
   32ac0:	str	fp, [sp, #1040]	; 0x410
   32ac4:	add	fp, sp, #1024	; 0x400
   32ac8:	orr	r4, r2, r4, lsr #29
   32acc:	eor	r0, r0, sl
   32ad0:	ldrd	r2, [r3, #8]
   32ad4:	ldrd	sl, [fp, #-8]
   32ad8:	str	r4, [r5, #-3060]	; 0xfffff40c
   32adc:	eor	r1, r1, r3
   32ae0:	str	r8, [r5, #-3052]	; 0xfffff414
   32ae4:	lsr	r5, r9, #6
   32ae8:	ldrd	r8, [sp, #88]	; 0x58
   32aec:	eor	r6, r6, sl
   32af0:	add	r3, sp, #5120	; 0x1400
   32af4:	eor	r7, r7, fp
   32af8:	adds	r6, r6, r8
   32afc:	eor	r0, r0, r2
   32b00:	ldrd	sl, [r3, #-24]	; 0xffffffe8
   32b04:	adc	r7, r7, r9
   32b08:	ldrd	r2, [r3, #-16]
   32b0c:	add	r9, sp, #5120	; 0x1400
   32b10:	ldr	r4, [sp, #156]	; 0x9c
   32b14:	eor	sl, sl, r2
   32b18:	eor	fp, fp, r3
   32b1c:	ldrd	r2, [r9, #8]
   32b20:	ldrd	r8, [r9, #16]
   32b24:	lsr	r4, r4, #6
   32b28:	str	r5, [sp, #1044]	; 0x414
   32b2c:	str	r4, [sp, #1028]	; 0x404
   32b30:	eor	r3, r3, r9
   32b34:	ldrd	r4, [sp, #168]	; 0xa8
   32b38:	add	r9, sp, #1024	; 0x400
   32b3c:	eor	r2, r2, r8
   32b40:	adds	r0, r0, r4
   32b44:	ldrd	r8, [r9]
   32b48:	adc	r1, r1, r5
   32b4c:	ldrd	r4, [sp, #96]	; 0x60
   32b50:	eor	fp, fp, r9
   32b54:	add	r9, sp, #1024	; 0x400
   32b58:	adds	r6, r6, r4
   32b5c:	eor	sl, sl, r8
   32b60:	adc	r7, r7, r5
   32b64:	ldrd	r4, [sp, #120]	; 0x78
   32b68:	ldrd	r8, [r9, #16]
   32b6c:	adds	r0, r0, r4
   32b70:	adc	r1, r1, r5
   32b74:	eor	r2, r2, r8
   32b78:	adds	r4, r6, sl
   32b7c:	eor	r3, r3, r9
   32b80:	adc	r5, r7, fp
   32b84:	adds	r6, r0, r2
   32b88:	adc	r7, r1, r3
   32b8c:	strd	r6, [sp, #168]	; 0xa8
   32b90:	ldr	r7, [sp, #184]	; 0xb8
   32b94:	add	fp, sp, #8192	; 0x2000
   32b98:	ldr	r8, [sp, #24]
   32b9c:	ldr	sl, [sp, #188]	; 0xbc
   32ba0:	lsr	r1, r7, #8
   32ba4:	strd	r4, [sp, #88]	; 0x58
   32ba8:	lsr	r2, r7, #1
   32bac:	lsr	r9, r8, #7
   32bb0:	orr	sl, r1, sl, lsl #24
   32bb4:	str	r9, [sp, #1064]	; 0x428
   32bb8:	str	sl, [fp, #-3048]	; 0xfffff418
   32bbc:	lsr	r3, r8, #8
   32bc0:	ldr	r7, [sp, #28]
   32bc4:	lsr	r0, r8, #1
   32bc8:	ldr	ip, [sp, #188]	; 0xbc
   32bcc:	add	r5, sp, #8192	; 0x2000
   32bd0:	ldr	r6, [sp, #28]
   32bd4:	orr	r8, r0, r7, lsl #31
   32bd8:	str	r8, [fp, #-3008]	; 0xfffff440
   32bdc:	orr	r4, r2, ip, lsl #31
   32be0:	str	r4, [fp, #-3040]	; 0xfffff420
   32be4:	orr	r6, r3, r6, lsl #24
   32be8:	ldr	r4, [sp, #184]	; 0xb8
   32bec:	str	r6, [fp, #-3016]	; 0xfffff438
   32bf0:	lsr	r1, ip, #8
   32bf4:	ldr	fp, [sp, #88]	; 0x58
   32bf8:	lsr	r2, ip, #1
   32bfc:	ldr	sl, [sp, #1064]	; 0x428
   32c00:	orr	r4, r1, r4, lsl #24
   32c04:	lsr	r3, r7, #8
   32c08:	lsr	ip, r7, #1
   32c0c:	lsl	r0, fp, #3
   32c10:	mov	r6, fp
   32c14:	lsr	r1, fp, #19
   32c18:	ldr	fp, [sp, #24]
   32c1c:	orr	sl, sl, r7, lsl #25
   32c20:	ldr	r7, [sp, #184]	; 0xb8
   32c24:	ldr	r8, [sp, #168]	; 0xa8
   32c28:	orr	fp, ip, fp, lsl #31
   32c2c:	str	fp, [r5, #-3004]	; 0xfffff444
   32c30:	ldr	fp, [sp, #172]	; 0xac
   32c34:	orr	r7, r2, r7, lsl #31
   32c38:	str	r4, [r5, #-3044]	; 0xfffff41c
   32c3c:	lsr	r4, r6, #6
   32c40:	str	r7, [r5, #-3036]	; 0xfffff424
   32c44:	lsl	r2, r8, #3
   32c48:	ldr	r7, [sp, #92]	; 0x5c
   32c4c:	orr	fp, r2, fp, lsr #29
   32c50:	ldr	r9, [sp, #24]
   32c54:	ldr	ip, [sp, #28]
   32c58:	ldr	r6, [sp, #92]	; 0x5c
   32c5c:	ldr	r2, [sp, #172]	; 0xac
   32c60:	orr	r9, r3, r9, lsl #24
   32c64:	str	sl, [sp, #1064]	; 0x428
   32c68:	lsr	r3, r8, #19
   32c6c:	str	r9, [r5, #-3012]	; 0xfffff43c
   32c70:	orr	r6, r0, r6, lsr #29
   32c74:	mov	sl, r8
   32c78:	lsr	r0, r7, #19
   32c7c:	orr	r8, r1, r7, lsl #13
   32c80:	lsr	ip, ip, #7
   32c84:	mov	r9, r7
   32c88:	str	ip, [sp, #1068]	; 0x42c
   32c8c:	lsl	ip, r7, #3
   32c90:	add	r7, sp, #5120	; 0x1400
   32c94:	str	r6, [r5, #-3032]	; 0xfffff428
   32c98:	lsr	sl, sl, #6
   32c9c:	str	r8, [r5, #-3024]	; 0xfffff430
   32ca0:	lsl	r1, r2, #3
   32ca4:	str	fp, [r5, #-3000]	; 0xfffff448
   32ca8:	str	r4, [sp, #1056]	; 0x420
   32cac:	orr	r4, r3, r2, lsl #13
   32cb0:	str	r4, [r5, #-2992]	; 0xfffff450
   32cb4:	lsr	r3, r2, #19
   32cb8:	ldrd	r4, [r7, #24]
   32cbc:	ldrd	r6, [r7, #32]
   32cc0:	str	sl, [sp, #1072]	; 0x430
   32cc4:	eor	r5, r5, r7
   32cc8:	ldr	r7, [sp, #188]	; 0xbc
   32ccc:	eor	r4, r4, r6
   32cd0:	add	r6, sp, #8192	; 0x2000
   32cd4:	lsr	r7, r7, #7
   32cd8:	str	r7, [sp, #1052]	; 0x41c
   32cdc:	ldr	sl, [sp, #1056]	; 0x420
   32ce0:	ldr	r8, [sp, #104]	; 0x68
   32ce4:	ldr	fp, [sp, #88]	; 0x58
   32ce8:	orr	r9, sl, r9, lsl #26
   32cec:	ldr	r7, [sp, #88]	; 0x58
   32cf0:	str	r9, [sp, #1056]	; 0x420
   32cf4:	add	r9, sp, #5120	; 0x1400
   32cf8:	lsr	r2, r8, #18
   32cfc:	orr	fp, ip, fp, lsr #29
   32d00:	orr	r7, r0, r7, lsl #13
   32d04:	str	fp, [r6, #-3028]	; 0xfffff42c
   32d08:	ldr	r0, [sp, #168]	; 0xa8
   32d0c:	ldrd	sl, [r9, #56]	; 0x38
   32d10:	ldrd	r8, [r9, #64]	; 0x40
   32d14:	ldr	ip, [sp, #1072]	; 0x430
   32d18:	orr	r0, r1, r0, lsr #29
   32d1c:	eor	fp, fp, r9
   32d20:	ldr	r9, [sp, #172]	; 0xac
   32d24:	ldr	r1, [sp, #168]	; 0xa8
   32d28:	eor	sl, sl, r8
   32d2c:	str	r7, [r6, #-3020]	; 0xfffff434
   32d30:	add	r7, sp, #8192	; 0x2000
   32d34:	orr	r9, ip, r9, lsl #26
   32d38:	str	r9, [sp, #1072]	; 0x430
   32d3c:	add	r9, sp, #1024	; 0x400
   32d40:	str	r0, [r6, #-2996]	; 0xfffff44c
   32d44:	orr	r1, r3, r1, lsl #13
   32d48:	str	r1, [r6, #-2988]	; 0xfffff454
   32d4c:	ldr	r6, [sp, #104]	; 0x68
   32d50:	add	r1, sp, #1024	; 0x400
   32d54:	ldrd	r8, [r9, #24]
   32d58:	ldrd	r0, [r1, #40]	; 0x28
   32d5c:	lsr	r3, r6, #14
   32d60:	eor	r4, r4, r8
   32d64:	ldr	r6, [sp, #108]	; 0x6c
   32d68:	eor	r5, r5, r9
   32d6c:	ldr	r8, [sp, #108]	; 0x6c
   32d70:	eor	fp, fp, r1
   32d74:	eor	sl, sl, r0
   32d78:	add	r0, sp, #8192	; 0x2000
   32d7c:	orr	r6, r2, r6, lsl #14
   32d80:	str	r6, [r7, #-2984]	; 0xfffff458
   32d84:	orr	r9, r3, r8, lsl #18
   32d88:	str	r9, [r7, #-2976]	; 0xfffff460
   32d8c:	ldrd	r6, [sp, #112]	; 0x70
   32d90:	lsr	ip, r8, #18
   32d94:	lsr	r1, r8, #14
   32d98:	ldrd	r8, [sp, #184]	; 0xb8
   32d9c:	adds	r4, r4, r6
   32da0:	ldr	r3, [sp, #172]	; 0xac
   32da4:	adc	r5, r5, r7
   32da8:	adds	r8, r8, sl
   32dac:	adc	r9, r9, fp
   32db0:	add	fp, sp, #5120	; 0x1400
   32db4:	strd	r8, [sp, #112]	; 0x70
   32db8:	lsr	r3, r3, #6
   32dbc:	ldrd	r8, [fp, #40]	; 0x28
   32dc0:	ldrd	sl, [fp, #48]	; 0x30
   32dc4:	ldr	r7, [sp, #104]	; 0x68
   32dc8:	eor	r9, r9, fp
   32dcc:	add	fp, sp, #5120	; 0x1400
   32dd0:	str	r3, [sp, #1076]	; 0x434
   32dd4:	eor	r8, r8, sl
   32dd8:	lsl	r3, r7, #23
   32ddc:	ldrd	r6, [fp, #72]	; 0x48
   32de0:	ldrd	sl, [fp, #80]	; 0x50
   32de4:	ldr	r2, [sp, #92]	; 0x5c
   32de8:	eor	r7, r7, fp
   32dec:	ldr	fp, [sp, #104]	; 0x68
   32df0:	eor	r6, r6, sl
   32df4:	lsr	r2, r2, #6
   32df8:	str	r2, [sp, #1060]	; 0x424
   32dfc:	orr	fp, ip, fp, lsl #14
   32e00:	str	fp, [r0, #-2980]	; 0xfffff45c
   32e04:	ldr	fp, [sp, #108]	; 0x6c
   32e08:	add	ip, sp, #8192	; 0x2000
   32e0c:	ldr	sl, [sp, #108]	; 0x6c
   32e10:	ldr	r2, [sp, #104]	; 0x68
   32e14:	orr	sl, r3, sl, lsr #9
   32e18:	lsl	r3, fp, #23
   32e1c:	add	fp, sp, #1024	; 0x400
   32e20:	str	sl, [r0, #-2968]	; 0xfffff468
   32e24:	orr	r2, r1, r2, lsl #18
   32e28:	str	r2, [r0, #-2972]	; 0xfffff464
   32e2c:	ldrd	r0, [sp, #128]	; 0x80
   32e30:	ldrd	sl, [fp, #32]
   32e34:	adds	r4, r4, r0
   32e38:	ldr	r2, [sp, #104]	; 0x68
   32e3c:	adc	r5, r5, r1
   32e40:	eor	r8, r8, sl
   32e44:	ldrd	r0, [sp, #136]	; 0x88
   32e48:	eor	r9, r9, fp
   32e4c:	ldrd	sl, [sp, #112]	; 0x70
   32e50:	orr	r2, r3, r2, lsr #9
   32e54:	add	r3, sp, #5120	; 0x1400
   32e58:	str	r2, [ip, #-2964]	; 0xfffff46c
   32e5c:	adds	sl, sl, r0
   32e60:	adc	fp, fp, r1
   32e64:	add	r1, sp, #1024	; 0x400
   32e68:	ldrd	r0, [r1, #48]	; 0x30
   32e6c:	eor	r6, r6, r0
   32e70:	adds	r0, r4, r8
   32e74:	eor	r7, r7, r1
   32e78:	adc	r1, r5, r9
   32e7c:	adds	r4, sl, r6
   32e80:	strd	r0, [sp, #112]	; 0x70
   32e84:	ldrd	r0, [r3, #88]	; 0x58
   32e88:	adc	r5, fp, r7
   32e8c:	ldrd	r2, [r3, #96]	; 0x60
   32e90:	add	r7, sp, #5120	; 0x1400
   32e94:	strd	r4, [sp, #184]	; 0xb8
   32e98:	eor	r0, r0, r2
   32e9c:	ldrd	r4, [sp, #64]	; 0x40
   32ea0:	eor	r1, r1, r3
   32ea4:	ldrd	r2, [sp, #104]	; 0x68
   32ea8:	ldrd	r6, [r7, #104]	; 0x68
   32eac:	ldrd	sl, [sp, #40]	; 0x28
   32eb0:	and	r3, r3, r5
   32eb4:	ldrd	r8, [sp, #104]	; 0x68
   32eb8:	eor	r1, r1, r7
   32ebc:	ldr	r5, [sp, #72]	; 0x48
   32ec0:	eor	r0, r0, r6
   32ec4:	ldr	r7, [sp, #76]	; 0x4c
   32ec8:	bic	r9, fp, r9
   32ecc:	add	fp, sp, #8192	; 0x2000
   32ed0:	eor	r9, r9, r3
   32ed4:	lsr	r3, r5, #28
   32ed8:	bic	r8, sl, r8
   32edc:	ldr	r6, [sp, #76]	; 0x4c
   32ee0:	orr	sl, r3, r7, lsl #4
   32ee4:	str	sl, [fp, #-2952]	; 0xfffff478
   32ee8:	and	r2, r2, r4
   32eec:	ldr	sl, [sp, #76]	; 0x4c
   32ef0:	lsl	r3, r5, #25
   32ef4:	eor	r8, r8, r2
   32ef8:	lsl	r2, r5, #30
   32efc:	mov	r4, r5
   32f00:	orr	r6, r2, r6, lsr #2
   32f04:	lsr	r2, r7, #28
   32f08:	str	r6, [ip, #-2960]	; 0xfffff470
   32f0c:	lsl	ip, r7, #30
   32f10:	orr	r7, r3, r7, lsr #7
   32f14:	lsl	r3, sl, #25
   32f18:	orr	r6, r2, r4, lsl #4
   32f1c:	str	r7, [fp, #-2944]	; 0xfffff480
   32f20:	orr	r5, ip, r5, lsr #2
   32f24:	str	r6, [fp, #-2948]	; 0xfffff47c
   32f28:	orr	ip, r3, r4, lsr #7
   32f2c:	ldrd	r6, [sp, #48]	; 0x30
   32f30:	ldrd	r2, [sp]
   32f34:	str	r5, [fp, #-2956]	; 0xfffff474
   32f38:	ldrd	r4, [sp, #72]	; 0x48
   32f3c:	eor	r7, r7, r3
   32f40:	str	ip, [fp, #-2940]	; 0xfffff484
   32f44:	add	fp, sp, #5120	; 0x1400
   32f48:	and	r7, r7, r5
   32f4c:	add	r5, sp, #5120	; 0x1400
   32f50:	eor	r6, r6, r2
   32f54:	ldrd	r2, [fp, #112]	; 0x70
   32f58:	ldrd	sl, [fp, #120]	; 0x78
   32f5c:	and	r6, r6, r4
   32f60:	ldrd	r4, [r5, #128]	; 0x80
   32f64:	eor	r2, r2, sl
   32f68:	eor	r3, r3, fp
   32f6c:	eor	r2, r2, r4
   32f70:	ldrd	sl, [sp]
   32f74:	eor	r3, r3, r5
   32f78:	ldrd	r4, [sp, #48]	; 0x30
   32f7c:	and	r5, r5, fp
   32f80:	ldr	fp, [sp, #16]
   32f84:	and	r4, r4, sl
   32f88:	eor	r5, r5, r7
   32f8c:	eor	r4, r4, r6
   32f90:	adds	r2, r2, r4
   32f94:	lsr	fp, fp, #7
   32f98:	str	fp, [sp, #1080]	; 0x438
   32f9c:	adc	r3, r3, r5
   32fa0:	ldrd	r6, [sp, #48]	; 0x30
   32fa4:	ldrd	sl, [sp, #72]	; 0x48
   32fa8:	ldrd	r4, [sp, #72]	; 0x48
   32fac:	and	sl, sl, r6
   32fb0:	and	fp, fp, r7
   32fb4:	ldr	ip, [sp, #20]
   32fb8:	eor	r4, r4, r6
   32fbc:	strd	sl, [sp, #200]	; 0xc8
   32fc0:	eor	r5, r5, r7
   32fc4:	ldr	fp, [sp, #32]
   32fc8:	strd	r4, [sp, #192]	; 0xc0
   32fcc:	ldr	r4, [sp, #1080]	; 0x438
   32fd0:	ldr	r5, [sp, #36]	; 0x24
   32fd4:	lsr	fp, fp, #7
   32fd8:	ldr	r7, [sp, #112]	; 0x70
   32fdc:	orr	ip, r4, ip, lsl #25
   32fe0:	ldr	sl, [sp, #184]	; 0xb8
   32fe4:	ldr	r4, [sp, #116]	; 0x74
   32fe8:	orr	r5, fp, r5, lsl #25
   32fec:	ldr	r6, [sp, #188]	; 0xbc
   32ff0:	lsr	r7, r7, #6
   32ff4:	ldr	fp, [sp, #20]
   32ff8:	lsr	sl, sl, #6
   32ffc:	orr	r4, r7, r4, lsl #26
   33000:	str	ip, [sp, #1080]	; 0x438
   33004:	str	r4, [sp, #1088]	; 0x440
   33008:	orr	r6, sl, r6, lsl #26
   3300c:	ldr	r4, [sp, #16]
   33010:	lsr	fp, fp, #7
   33014:	ldr	ip, [sp, #36]	; 0x24
   33018:	add	r7, sp, #8192	; 0x2000
   3301c:	str	fp, [sp, #1084]	; 0x43c
   33020:	str	r6, [sp, #1104]	; 0x450
   33024:	ldr	fp, [sp, #188]	; 0xbc
   33028:	lsr	ip, ip, #7
   3302c:	ldr	r6, [sp, #20]
   33030:	str	r5, [sp, #1096]	; 0x448
   33034:	ldr	r5, [sp, #80]	; 0x50
   33038:	lsr	fp, fp, #6
   3303c:	str	ip, [sp, #1100]	; 0x44c
   33040:	lsr	ip, r4, #8
   33044:	orr	r6, ip, r6, lsl #24
   33048:	str	fp, [sp, #1108]	; 0x454
   3304c:	lsr	ip, r4, #1
   33050:	ldr	fp, [sp, #20]
   33054:	ldr	r4, [sp, #32]
   33058:	lsr	r5, r5, #7
   3305c:	ldr	sl, [sp, #116]	; 0x74
   33060:	str	r5, [sp, #1128]	; 0x468
   33064:	orr	fp, ip, fp, lsl #31
   33068:	ldr	r5, [sp, #36]	; 0x24
   3306c:	lsr	ip, r4, #8
   33070:	str	r6, [r7, #-2216]	; 0xfffff758
   33074:	lsr	sl, sl, #6
   33078:	str	fp, [r7, #-2208]	; 0xfffff760
   3307c:	orr	r5, ip, r5, lsl #24
   33080:	str	sl, [sp, #1092]	; 0x444
   33084:	str	r5, [r7, #-2184]	; 0xfffff778
   33088:	lsr	ip, r4, #1
   3308c:	ldr	fp, [sp, #20]
   33090:	ldr	sl, [sp, #36]	; 0x24
   33094:	ldr	r4, [sp, #16]
   33098:	ldr	r6, [sp, #16]
   3309c:	orr	sl, ip, sl, lsl #31
   330a0:	lsr	ip, fp, #8
   330a4:	orr	r4, ip, r4, lsl #24
   330a8:	lsr	ip, fp, #1
   330ac:	str	sl, [r7, #-2176]	; 0xfffff780
   330b0:	orr	r6, ip, r6, lsl #31
   330b4:	str	r4, [r7, #-2212]	; 0xfffff75c
   330b8:	add	fp, sp, #8192	; 0x2000
   330bc:	str	r6, [r7, #-2204]	; 0xfffff764
   330c0:	ldr	r7, [sp, #36]	; 0x24
   330c4:	ldr	sl, [sp, #32]
   330c8:	ldr	r5, [sp, #32]
   330cc:	lsr	ip, r7, #8
   330d0:	ldr	r4, [sp, #116]	; 0x74
   330d4:	orr	sl, ip, sl, lsl #24
   330d8:	lsr	ip, r7, #1
   330dc:	ldr	r7, [sp, #112]	; 0x70
   330e0:	orr	r5, ip, r5, lsl #31
   330e4:	str	sl, [fp, #-2180]	; 0xfffff77c
   330e8:	ldr	sl, [sp, #84]	; 0x54
   330ec:	str	r5, [fp, #-2172]	; 0xfffff784
   330f0:	lsl	ip, r7, #3
   330f4:	ldr	fp, [sp, #1128]	; 0x468
   330f8:	orr	r4, ip, r4, lsr #29
   330fc:	ldr	r6, [sp, #56]	; 0x38
   33100:	lsr	ip, r7, #19
   33104:	orr	sl, fp, sl, lsl #25
   33108:	ldr	r7, [sp, #116]	; 0x74
   3310c:	str	sl, [sp, #1128]	; 0x468
   33110:	add	r5, sp, #8192	; 0x2000
   33114:	ldr	sl, [sp, #184]	; 0xb8
   33118:	lsr	r6, r6, #7
   3311c:	ldr	fp, [sp, #188]	; 0xbc
   33120:	orr	r7, ip, r7, lsl #13
   33124:	str	r6, [sp, #1112]	; 0x458
   33128:	ldr	r6, [sp, #188]	; 0xbc
   3312c:	lsl	ip, sl, #3
   33130:	orr	fp, ip, fp, lsr #29
   33134:	lsr	ip, sl, #19
   33138:	str	fp, [r5, #-2168]	; 0xfffff788
   3313c:	ldr	fp, [sp, #116]	; 0x74
   33140:	orr	r6, ip, r6, lsl #13
   33144:	str	r4, [r5, #-2200]	; 0xfffff768
   33148:	str	r7, [r5, #-2192]	; 0xfffff770
   3314c:	str	r6, [r5, #-2160]	; 0xfffff790
   33150:	lsl	ip, fp, #3
   33154:	ldr	r7, [sp, #60]	; 0x3c
   33158:	ldr	r4, [sp, #84]	; 0x54
   3315c:	ldr	r6, [sp, #112]	; 0x70
   33160:	ldr	sl, [sp, #1112]	; 0x458
   33164:	lsr	r4, r4, #7
   33168:	str	r4, [sp, #1132]	; 0x46c
   3316c:	orr	r7, sl, r7, lsl #25
   33170:	orr	r6, ip, r6, lsr #29
   33174:	str	r7, [sp, #1112]	; 0x458
   33178:	lsr	ip, fp, #19
   3317c:	str	r6, [r5, #-2196]	; 0xfffff76c
   33180:	add	r7, sp, #8192	; 0x2000
   33184:	ldr	fp, [sp, #188]	; 0xbc
   33188:	ldr	sl, [sp, #112]	; 0x70
   3318c:	ldr	r4, [sp, #184]	; 0xb8
   33190:	ldr	r6, [sp, #184]	; 0xb8
   33194:	orr	sl, ip, sl, lsl #13
   33198:	lsl	ip, fp, #3
   3319c:	orr	r4, ip, r4, lsr #29
   331a0:	lsr	ip, fp, #19
   331a4:	orr	r6, ip, r6, lsl #13
   331a8:	str	r6, [r7, #-2156]	; 0xfffff794
   331ac:	add	r7, sp, #6144	; 0x1800
   331b0:	str	sl, [r5, #-2188]	; 0xfffff774
   331b4:	str	r4, [r5, #-2164]	; 0xfffff78c
   331b8:	add	ip, sp, #1024	; 0x400
   331bc:	ldrd	r4, [r7, #-168]	; 0xffffff58
   331c0:	ldrd	r6, [r7, #-160]	; 0xffffff60
   331c4:	ldr	sl, [sp, #60]	; 0x3c
   331c8:	eor	r5, r5, r7
   331cc:	ldr	r7, [sp, #120]	; 0x78
   331d0:	eor	r4, r4, r6
   331d4:	lsr	sl, sl, #7
   331d8:	str	sl, [sp, #1116]	; 0x45c
   331dc:	lsr	r7, r7, #7
   331e0:	ldrd	sl, [ip, #56]	; 0x38
   331e4:	str	r7, [sp, #1160]	; 0x488
   331e8:	add	r7, sp, #6144	; 0x1800
   331ec:	eor	sl, sl, r4
   331f0:	eor	fp, fp, r5
   331f4:	ldrd	r4, [r7, #-136]	; 0xffffff78
   331f8:	ldrd	r6, [r7, #-128]	; 0xffffff80
   331fc:	strd	sl, [sp, #208]	; 0xd0
   33200:	ldrd	sl, [ip, #72]	; 0x48
   33204:	eor	r4, r4, r6
   33208:	eor	r5, r5, r7
   3320c:	ldr	r7, [sp, #100]	; 0x64
   33210:	eor	sl, sl, r4
   33214:	ldr	r4, [sp, #96]	; 0x60
   33218:	eor	fp, fp, r5
   3321c:	ldr	r5, [sp, #124]	; 0x7c
   33220:	ldr	r6, [sp, #1160]	; 0x488
   33224:	lsr	r4, r4, #7
   33228:	strd	sl, [sp, #240]	; 0xf0
   3322c:	orr	r7, r4, r7, lsl #25
   33230:	str	r7, [sp, #1144]	; 0x478
   33234:	add	r7, sp, #6144	; 0x1800
   33238:	orr	r5, r6, r5, lsl #25
   3323c:	str	r5, [sp, #1160]	; 0x488
   33240:	ldrd	r4, [r7, #-152]	; 0xffffff68
   33244:	ldrd	r6, [r7, #-144]	; 0xffffff70
   33248:	ldrd	sl, [ip, #64]	; 0x40
   3324c:	eor	r5, r5, r7
   33250:	ldr	r7, [sp, #124]	; 0x7c
   33254:	eor	r4, r4, r6
   33258:	eor	fp, fp, r5
   3325c:	eor	sl, sl, r4
   33260:	ldr	r4, [sp, #100]	; 0x64
   33264:	lsr	r7, r7, #7
   33268:	str	r7, [sp, #1164]	; 0x48c
   3326c:	add	r7, sp, #6144	; 0x1800
   33270:	strd	sl, [sp, #216]	; 0xd8
   33274:	lsr	r4, r4, #7
   33278:	str	r4, [sp, #1148]	; 0x47c
   3327c:	ldrd	r4, [r7, #-120]	; 0xffffff88
   33280:	ldrd	r6, [r7, #-112]	; 0xffffff90
   33284:	eor	r5, r5, r7
   33288:	ldr	r7, [sp, #128]	; 0x80
   3328c:	eor	r4, r4, r6
   33290:	add	r6, sp, #8192	; 0x2000
   33294:	lsr	r7, r7, #7
   33298:	str	r7, [sp, #1176]	; 0x498
   3329c:	ldrd	sl, [ip, #80]	; 0x50
   332a0:	ldr	r7, [sp, #84]	; 0x54
   332a4:	eor	sl, sl, r4
   332a8:	ldr	r4, [sp, #56]	; 0x38
   332ac:	eor	fp, fp, r5
   332b0:	ldr	r5, [sp, #60]	; 0x3c
   332b4:	strd	sl, [sp, #248]	; 0xf8
   332b8:	lsr	ip, r4, #8
   332bc:	ldr	fp, [sp, #80]	; 0x50
   332c0:	ldr	sl, [sp, #60]	; 0x3c
   332c4:	orr	r5, ip, r5, lsl #24
   332c8:	lsr	ip, r4, #1
   332cc:	ldr	r4, [sp, #84]	; 0x54
   332d0:	str	r5, [r6, #-2152]	; 0xfffff798
   332d4:	orr	sl, ip, sl, lsl #31
   332d8:	lsr	ip, fp, #8
   332dc:	orr	r4, ip, r4, lsl #24
   332e0:	lsr	ip, fp, #1
   332e4:	str	r4, [r6, #-2120]	; 0xfffff7b8
   332e8:	orr	r7, ip, r7, lsl #31
   332ec:	ldr	r4, [sp, #60]	; 0x3c
   332f0:	ldr	fp, [sp, #132]	; 0x84
   332f4:	ldr	ip, [sp, #1176]	; 0x498
   332f8:	ldr	r5, [sp, #56]	; 0x38
   332fc:	str	sl, [r6, #-2144]	; 0xfffff7a0
   33300:	orr	fp, ip, fp, lsl #25
   33304:	str	r7, [r6, #-2112]	; 0xfffff7c0
   33308:	lsr	ip, r4, #8
   3330c:	ldr	sl, [sp, #136]	; 0x88
   33310:	orr	r5, ip, r5, lsl #24
   33314:	str	fp, [sp, #1176]	; 0x498
   33318:	lsr	ip, r4, #1
   3331c:	ldr	fp, [sp, #84]	; 0x54
   33320:	ldr	r7, [sp, #56]	; 0x38
   33324:	lsr	sl, sl, #7
   33328:	ldr	r4, [sp, #80]	; 0x50
   3332c:	str	r5, [r6, #-2148]	; 0xfffff79c
   33330:	add	r5, sp, #6144	; 0x1800
   33334:	ldr	r6, [sp, #80]	; 0x50
   33338:	orr	r7, ip, r7, lsl #31
   3333c:	str	sl, [sp, #1192]	; 0x4a8
   33340:	lsr	ip, fp, #8
   33344:	add	sl, sp, #8192	; 0x2000
   33348:	orr	r4, ip, r4, lsl #24
   3334c:	lsr	ip, fp, #1
   33350:	ldr	fp, [sp, #132]	; 0x84
   33354:	str	r7, [sl, #-2140]	; 0xfffff7a4
   33358:	orr	r6, ip, r6, lsl #31
   3335c:	ldr	r7, [sp, #140]	; 0x8c
   33360:	ldr	ip, [sp, #140]	; 0x8c
   33364:	lsr	fp, fp, #7
   33368:	str	r4, [sl, #-2116]	; 0xfffff7bc
   3336c:	str	r6, [sl, #-2108]	; 0xfffff7c4
   33370:	ldr	sl, [sp, #1192]	; 0x4a8
   33374:	lsr	ip, ip, #7
   33378:	str	fp, [sp, #1180]	; 0x49c
   3337c:	orr	r7, sl, r7, lsl #25
   33380:	str	r7, [sp, #1192]	; 0x4a8
   33384:	str	ip, [sp, #1196]	; 0x4ac
   33388:	add	ip, sp, #1024	; 0x400
   3338c:	ldrd	sl, [r5, #-104]	; 0xffffff98
   33390:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   33394:	ldrd	r6, [ip, #88]	; 0x58
   33398:	add	ip, sp, #256	; 0x100
   3339c:	eor	sl, sl, r4
   333a0:	eor	fp, fp, r5
   333a4:	ldr	r5, [sp, #152]	; 0x98
   333a8:	eor	r6, r6, sl
   333ac:	eor	r7, r7, fp
   333b0:	strd	r6, [ip]
   333b4:	add	r7, sp, #6144	; 0x1800
   333b8:	add	ip, sp, #1024	; 0x400
   333bc:	lsr	r5, r5, #7
   333c0:	str	r5, [sp, #1224]	; 0x4c8
   333c4:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   333c8:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   333cc:	ldrd	sl, [ip, #104]	; 0x68
   333d0:	add	ip, sp, #512	; 0x200
   333d4:	eor	r4, r4, r6
   333d8:	eor	r5, r5, r7
   333dc:	eor	sl, sl, r4
   333e0:	eor	fp, fp, r5
   333e4:	ldr	r4, [sp, #144]	; 0x90
   333e8:	ldr	r5, [sp, #156]	; 0x9c
   333ec:	ldr	r6, [sp, #1224]	; 0x4c8
   333f0:	ldr	r7, [sp, #148]	; 0x94
   333f4:	lsr	r4, r4, #7
   333f8:	orr	r5, r6, r5, lsl #25
   333fc:	ldr	r6, [sp, #88]	; 0x58
   33400:	strd	sl, [ip, #-248]	; 0xffffff08
   33404:	orr	r7, r4, r7, lsl #25
   33408:	ldr	sl, [sp, #92]	; 0x5c
   3340c:	str	r7, [sp, #1208]	; 0x4b8
   33410:	lsr	r6, r6, #7
   33414:	ldr	r7, [sp, #160]	; 0xa0
   33418:	movw	r4, #53448	; 0xd0c8
   3341c:	orr	sl, r6, sl, lsl #25
   33420:	movt	r4, #47314	; 0xb8d2
   33424:	str	r5, [sp, #1224]	; 0x4c8
   33428:	movw	r5, #49430	; 0xc116
   3342c:	lsr	r7, r7, #7
   33430:	str	r7, [sp, #1240]	; 0x4d8
   33434:	ldrd	r6, [sp, #24]
   33438:	movt	r5, #6564	; 0x19a4
   3343c:	str	sl, [sp, #1256]	; 0x4e8
   33440:	adds	r4, r4, r6
   33444:	ldr	sl, [sp, #1240]	; 0x4d8
   33448:	adc	r5, r5, r7
   3344c:	ldr	r7, [sp, #164]	; 0xa4
   33450:	ldr	fp, [sp, #156]	; 0x9c
   33454:	ldr	ip, [sp, #148]	; 0x94
   33458:	orr	r7, sl, r7, lsl #25
   3345c:	str	r7, [sp, #1240]	; 0x4d8
   33460:	ldrd	r6, [sp, #176]	; 0xb0
   33464:	lsr	fp, fp, #7
   33468:	ldr	sl, [sp, #164]	; 0xa4
   3346c:	lsr	ip, ip, #7
   33470:	adds	r4, r4, r6
   33474:	str	fp, [sp, #1228]	; 0x4cc
   33478:	adc	r5, r5, r7
   3347c:	ldr	r7, [sp, #92]	; 0x5c
   33480:	adds	r0, r0, r4
   33484:	str	ip, [sp, #1212]	; 0x4bc
   33488:	adc	r1, r1, r5
   3348c:	lsr	sl, sl, #7
   33490:	lsr	r7, r7, #7
   33494:	str	r7, [sp, #1260]	; 0x4ec
   33498:	str	sl, [sp, #1244]	; 0x4dc
   3349c:	adds	r8, r8, r0
   334a0:	ldrd	r4, [sp, #8]
   334a4:	adc	r9, r9, r1
   334a8:	ldrd	sl, [sp, #64]	; 0x40
   334ac:	movw	r0, #43859	; 0xab53
   334b0:	adds	r4, r4, r8
   334b4:	movt	r0, #20801	; 0x5141
   334b8:	adc	r5, r5, r9
   334bc:	adds	r6, r2, r8
   334c0:	adc	r7, r3, r9
   334c4:	ldrd	r8, [sp, #16]
   334c8:	strd	r6, [sp, #8]
   334cc:	lsr	r3, r4, #18
   334d0:	strd	r4, [sp, #176]	; 0xb0
   334d4:	bic	r6, sl, r4
   334d8:	bic	r7, fp, r5
   334dc:	ldrd	r4, [sp, #40]	; 0x28
   334e0:	adds	r0, r0, r8
   334e4:	movw	r1, #27656	; 0x6c08
   334e8:	movt	r1, #7735	; 0x1e37
   334ec:	ldr	sl, [sp, #180]	; 0xb4
   334f0:	adc	r1, r1, r9
   334f4:	ldr	r8, [sp, #180]	; 0xb4
   334f8:	adds	r0, r0, r4
   334fc:	add	r9, sp, #8192	; 0x2000
   33500:	adc	r1, r1, r5
   33504:	ldr	r5, [sp, #176]	; 0xb0
   33508:	orr	r8, r3, r8, lsl #14
   3350c:	lsr	r3, sl, #18
   33510:	mov	ip, sl
   33514:	str	r8, [r9, #-2936]	; 0xfffff488
   33518:	orr	r4, r3, r5, lsl #14
   3351c:	lsr	r2, r5, #14
   33520:	lsl	r3, r5, #23
   33524:	orr	fp, r2, sl, lsl #18
   33528:	lsr	r2, sl, #14
   3352c:	orr	sl, r3, sl, lsr #9
   33530:	lsl	r3, ip, #23
   33534:	orr	r8, r2, r5, lsl #18
   33538:	orr	ip, r3, r5, lsr #9
   3353c:	add	r3, sp, #5120	; 0x1400
   33540:	add	r5, sp, #5120	; 0x1400
   33544:	str	fp, [r9, #-2928]	; 0xfffff490
   33548:	str	sl, [r9, #-2920]	; 0xfffff498
   3354c:	str	ip, [r9, #-2916]	; 0xfffff49c
   33550:	add	ip, sp, #8192	; 0x2000
   33554:	str	r4, [r9, #-2932]	; 0xfffff48c
   33558:	str	r8, [r9, #-2924]	; 0xfffff494
   3355c:	ldrd	r8, [r3, #136]	; 0x88
   33560:	ldrd	r2, [r3, #144]	; 0x90
   33564:	ldrd	r4, [r5, #152]	; 0x98
   33568:	ldr	sl, [sp, #8]
   3356c:	eor	r8, r8, r2
   33570:	eor	r8, r8, r4
   33574:	ldr	fp, [sp, #12]
   33578:	ldr	r4, [sp, #12]
   3357c:	eor	r9, r9, r3
   33580:	lsl	r3, sl, #30
   33584:	adds	r0, r0, r8
   33588:	eor	r9, r9, r5
   3358c:	lsr	r2, sl, #28
   33590:	orr	fp, r3, fp, lsr #2
   33594:	lsl	r3, r4, #30
   33598:	adc	r1, r1, r9
   3359c:	orr	r5, r2, r4, lsl #4
   335a0:	orr	r9, r3, sl, lsr #2
   335a4:	lsr	r2, r4, #28
   335a8:	lsl	r3, sl, #25
   335ac:	str	fp, [ip, #-2912]	; 0xfffff4a0
   335b0:	str	r5, [ip, #-2904]	; 0xfffff4a8
   335b4:	mov	r8, r4
   335b8:	orr	fp, r2, sl, lsl #4
   335bc:	orr	r2, r3, r4, lsr #7
   335c0:	ldrd	r4, [sp, #104]	; 0x68
   335c4:	str	r2, [ip, #-2896]	; 0xfffff4b0
   335c8:	ldrd	r2, [sp, #176]	; 0xb0
   335cc:	str	r9, [ip, #-2908]	; 0xfffff4a4
   335d0:	add	r9, sp, #5120	; 0x1400
   335d4:	and	r2, r2, r4
   335d8:	str	fp, [ip, #-2900]	; 0xfffff4ac
   335dc:	and	r3, r3, r5
   335e0:	lsl	ip, r8, #25
   335e4:	eor	r2, r2, r6
   335e8:	eor	r3, r3, r7
   335ec:	adds	r2, r2, r0
   335f0:	orr	r6, ip, sl, lsr #7
   335f4:	add	r7, sp, #8192	; 0x2000
   335f8:	ldrd	sl, [sp]
   335fc:	adc	r3, r3, r1
   33600:	ldrd	r0, [r9, #160]	; 0xa0
   33604:	ldrd	r8, [r9, #168]	; 0xa8
   33608:	adds	sl, sl, r2
   3360c:	ldrd	r4, [sp, #192]	; 0xc0
   33610:	adc	fp, fp, r3
   33614:	str	r6, [r7, #-2892]	; 0xfffff4b4
   33618:	eor	r1, r1, r9
   3361c:	ldrd	r6, [sp, #8]
   33620:	add	r9, sp, #5120	; 0x1400
   33624:	strd	sl, [sp, #40]	; 0x28
   33628:	eor	r0, r0, r8
   3362c:	ldrd	sl, [sp, #200]	; 0xc8
   33630:	and	r7, r7, r5
   33634:	ldrd	r8, [r9, #176]	; 0xb0
   33638:	and	r6, r6, r4
   3363c:	eor	r7, r7, fp
   33640:	ldr	fp, [sp, #40]	; 0x28
   33644:	ldr	r5, [sp, #44]	; 0x2c
   33648:	eor	r0, r0, r8
   3364c:	add	r8, sp, #8192	; 0x2000
   33650:	eor	r6, r6, sl
   33654:	lsr	r4, fp, #18
   33658:	adds	r6, r6, r0
   3365c:	eor	r1, r1, r9
   33660:	orr	r5, r4, r5, lsl #14
   33664:	str	r5, [r8, #-2888]	; 0xfffff4b8
   33668:	adc	r7, r7, r1
   3366c:	ldr	r9, [sp, #44]	; 0x2c
   33670:	lsr	ip, fp, #14
   33674:	ldr	r0, [sp, #40]	; 0x28
   33678:	mov	fp, r9
   3367c:	lsr	r4, r9, #18
   33680:	lsl	r1, r0, #23
   33684:	orr	sl, ip, r9, lsl #18
   33688:	orr	r5, r4, r0, lsl #14
   3368c:	str	sl, [r8, #-2880]	; 0xfffff4c0
   33690:	adds	r4, r6, r2
   33694:	orr	sl, r1, fp, lsr #9
   33698:	lsr	ip, r9, #14
   3369c:	lsl	r1, fp, #23
   336a0:	str	r5, [r8, #-2884]	; 0xfffff4bc
   336a4:	orr	r9, ip, r0, lsl #18
   336a8:	adc	r5, r7, r3
   336ac:	str	sl, [r8, #-2872]	; 0xfffff4c8
   336b0:	strd	r4, [sp]
   336b4:	add	r7, sp, #5120	; 0x1400
   336b8:	str	r9, [r8, #-2876]	; 0xfffff4c4
   336bc:	orr	r5, r1, r0, lsr #9
   336c0:	ldrd	r0, [sp, #40]	; 0x28
   336c4:	lsl	r2, r4, #30
   336c8:	str	r5, [r8, #-2868]	; 0xfffff4cc
   336cc:	add	r5, sp, #5120	; 0x1400
   336d0:	ldrd	r8, [sp, #104]	; 0x68
   336d4:	ldrd	sl, [r7, #184]	; 0xb8
   336d8:	bic	r1, r9, r1
   336dc:	ldrd	r6, [r7, #192]	; 0xc0
   336e0:	ldr	r9, [sp]
   336e4:	bic	r0, r8, r0
   336e8:	ldrd	r4, [r5, #200]	; 0xc8
   336ec:	eor	fp, fp, r7
   336f0:	ldr	r8, [sp, #4]
   336f4:	add	r7, sp, #8192	; 0x2000
   336f8:	lsr	r3, r9, #28
   336fc:	eor	fp, fp, r5
   33700:	ldr	r5, [sp]
   33704:	eor	sl, sl, r6
   33708:	orr	r9, r3, r8, lsl #4
   3370c:	ldr	r6, [sp, #4]
   33710:	str	r9, [r7, #-2856]	; 0xfffff4d8
   33714:	eor	sl, sl, r4
   33718:	ldr	r9, [sp, #4]
   3371c:	lsl	r3, r5, #25
   33720:	ldr	r4, [sp]
   33724:	orr	r6, r2, r6, lsr #2
   33728:	lsl	ip, r8, #30
   3372c:	lsr	r2, r8, #28
   33730:	orr	r8, r3, r8, lsr #7
   33734:	lsl	r3, r9, #25
   33738:	str	r6, [r7, #-2864]	; 0xfffff4d0
   3373c:	orr	r4, ip, r4, lsr #2
   33740:	orr	r6, r2, r5, lsl #4
   33744:	str	r4, [r7, #-2860]	; 0xfffff4d4
   33748:	orr	ip, r3, r5, lsr #7
   3374c:	ldrd	r4, [sp, #176]	; 0xb0
   33750:	ldrd	r2, [sp, #40]	; 0x28
   33754:	str	r8, [r7, #-2848]	; 0xfffff4e0
   33758:	str	ip, [r7, #-2844]	; 0xfffff4e4
   3375c:	and	r2, r2, r4
   33760:	ldrd	r8, [sp, #72]	; 0x48
   33764:	and	r3, r3, r5
   33768:	str	r6, [r7, #-2852]	; 0xfffff4dc
   3376c:	eor	r2, r2, r0
   33770:	ldrd	r6, [sp, #8]
   33774:	eor	r3, r3, r1
   33778:	add	r5, sp, #5120	; 0x1400
   3377c:	ldrd	r0, [sp]
   33780:	eor	r6, r6, r8
   33784:	eor	r7, r7, r9
   33788:	add	r9, sp, #5120	; 0x1400
   3378c:	and	r6, r6, r0
   33790:	and	r7, r7, r1
   33794:	ldrd	r0, [r5, #208]	; 0xd0
   33798:	ldrd	r4, [r5, #216]	; 0xd8
   3379c:	ldrd	r8, [r9, #224]	; 0xe0
   337a0:	eor	r0, r0, r4
   337a4:	eor	r1, r1, r5
   337a8:	eor	r0, r0, r8
   337ac:	ldrd	r4, [sp, #8]
   337b0:	eor	r1, r1, r9
   337b4:	ldrd	r8, [sp, #72]	; 0x48
   337b8:	and	r4, r4, r8
   337bc:	and	r5, r5, r9
   337c0:	ldr	r9, [sp, #112]	; 0x70
   337c4:	eor	r4, r4, r6
   337c8:	adds	r0, r0, r4
   337cc:	eor	r5, r5, r7
   337d0:	adc	r1, r1, r5
   337d4:	lsr	r9, r9, #7
   337d8:	str	r9, [sp, #1288]	; 0x508
   337dc:	ldrd	r4, [sp, #8]
   337e0:	ldrd	r8, [sp]
   337e4:	ldrd	r6, [sp]
   337e8:	and	r8, r8, r4
   337ec:	and	r9, r9, r5
   337f0:	strd	r8, [sp, #192]	; 0xc0
   337f4:	eor	r6, r6, r4
   337f8:	ldr	r9, [sp, #96]	; 0x60
   337fc:	eor	r7, r7, r5
   33800:	ldr	r4, [sp, #100]	; 0x64
   33804:	add	r5, sp, #8192	; 0x2000
   33808:	ldr	r8, [sp, #124]	; 0x7c
   3380c:	lsr	ip, r9, #8
   33810:	orr	r4, ip, r4, lsl #24
   33814:	lsr	ip, r9, #1
   33818:	str	r4, [r5, #-2088]	; 0xfffff7d8
   3381c:	ldr	r9, [sp, #100]	; 0x64
   33820:	ldr	r4, [sp, #120]	; 0x78
   33824:	orr	r9, ip, r9, lsl #31
   33828:	str	r9, [r5, #-2080]	; 0xfffff7e0
   3382c:	lsr	ip, r4, #8
   33830:	add	r9, sp, #8192	; 0x2000
   33834:	orr	r8, ip, r8, lsl #24
   33838:	lsr	ip, r4, #1
   3383c:	ldr	r4, [sp, #124]	; 0x7c
   33840:	str	r8, [r5, #-2056]	; 0xfffff7f8
   33844:	ldr	r8, [sp, #96]	; 0x60
   33848:	orr	r4, ip, r4, lsl #31
   3384c:	str	r4, [r5, #-2048]	; 0xfffff800
   33850:	ldr	r5, [sp, #100]	; 0x64
   33854:	ldr	r4, [sp, #120]	; 0x78
   33858:	lsr	ip, r5, #8
   3385c:	orr	r8, ip, r8, lsl #24
   33860:	lsr	ip, r5, #1
   33864:	str	r8, [r9, #-2084]	; 0xfffff7dc
   33868:	ldr	r5, [sp, #96]	; 0x60
   3386c:	ldr	r8, [sp, #124]	; 0x7c
   33870:	orr	r5, ip, r5, lsl #31
   33874:	str	r5, [r9, #-2076]	; 0xfffff7e4
   33878:	lsr	ip, r8, #8
   3387c:	orr	r4, ip, r4, lsl #24
   33880:	lsr	ip, r8, #1
   33884:	ldr	r8, [sp, #120]	; 0x78
   33888:	str	r4, [r9, #-2052]	; 0xfffff7fc
   3388c:	orr	r8, ip, r8, lsl #31
   33890:	str	r8, [r9, #-2044]	; 0xfffff804
   33894:	add	r9, sp, #6144	; 0x1800
   33898:	add	ip, sp, #1024	; 0x400
   3389c:	ldrd	r4, [r9, #-40]	; 0xffffffd8
   338a0:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   338a4:	eor	r4, r4, r8
   338a8:	eor	r5, r5, r9
   338ac:	ldrd	r8, [ip, #120]	; 0x78
   338b0:	eor	r9, r9, r5
   338b4:	add	r5, sp, #6144	; 0x1800
   338b8:	eor	r8, r8, r4
   338bc:	strd	r8, [sp, #200]	; 0xc8
   338c0:	ldrd	r8, [r5, #-8]
   338c4:	ldrd	r4, [r5]
   338c8:	eor	r8, r8, r4
   338cc:	eor	r9, r9, r5
   338d0:	ldrd	r4, [ip, #136]	; 0x88
   338d4:	add	ip, sp, #512	; 0x200
   338d8:	eor	r4, r4, r8
   338dc:	eor	r5, r5, r9
   338e0:	strd	r4, [ip, #-224]	; 0xffffff20
   338e4:	add	r8, sp, #8192	; 0x2000
   338e8:	ldr	r4, [sp, #128]	; 0x80
   338ec:	ldr	r5, [sp, #132]	; 0x84
   338f0:	lsr	ip, r4, #8
   338f4:	orr	r5, ip, r5, lsl #24
   338f8:	lsr	ip, r4, #1
   338fc:	str	r5, [r8, #-2024]	; 0xfffff818
   33900:	ldr	r4, [sp, #132]	; 0x84
   33904:	ldr	r5, [sp, #168]	; 0xa8
   33908:	ldr	r9, [sp, #116]	; 0x74
   3390c:	orr	r4, ip, r4, lsl #31
   33910:	str	r4, [r8, #-2016]	; 0xfffff820
   33914:	ldr	r8, [sp, #132]	; 0x84
   33918:	lsr	r5, r5, #7
   3391c:	ldr	r4, [sp, #1288]	; 0x508
   33920:	str	r5, [sp, #1272]	; 0x4f8
   33924:	ldr	r5, [sp, #128]	; 0x80
   33928:	lsr	ip, r8, #8
   3392c:	orr	r9, r4, r9, lsl #25
   33930:	add	r8, sp, #8192	; 0x2000
   33934:	str	r9, [sp, #1288]	; 0x508
   33938:	ldr	r9, [sp, #132]	; 0x84
   3393c:	orr	r5, ip, r5, lsl #24
   33940:	ldr	r4, [sp, #128]	; 0x80
   33944:	str	r5, [r8, #-2020]	; 0xfffff81c
   33948:	ldr	r5, [sp, #136]	; 0x88
   3394c:	lsr	ip, r9, #1
   33950:	ldr	r9, [sp, #140]	; 0x8c
   33954:	orr	r4, ip, r4, lsl #31
   33958:	str	r4, [r8, #-2012]	; 0xfffff824
   3395c:	lsr	ip, r5, #8
   33960:	ldr	r4, [sp, #140]	; 0x8c
   33964:	orr	r9, ip, r9, lsl #24
   33968:	lsr	ip, r5, #1
   3396c:	ldr	r5, [sp, #140]	; 0x8c
   33970:	str	r9, [r8, #-1992]	; 0xfffff838
   33974:	ldr	r9, [sp, #1272]	; 0x4f8
   33978:	orr	r5, ip, r5, lsl #31
   3397c:	str	r5, [r8, #-1984]	; 0xfffff840
   33980:	ldr	r8, [sp, #172]	; 0xac
   33984:	lsr	ip, r4, #8
   33988:	ldr	r5, [sp, #116]	; 0x74
   3398c:	movw	r4, #60313	; 0xeb99
   33990:	movt	r4, #57230	; 0xdf8e
   33994:	orr	r8, r9, r8, lsl #25
   33998:	str	r8, [sp, #1272]	; 0x4f8
   3399c:	ldr	r8, [sp, #136]	; 0x88
   339a0:	add	r9, sp, #8192	; 0x2000
   339a4:	lsr	r5, r5, #7
   339a8:	str	r5, [sp, #1292]	; 0x50c
   339ac:	movw	r5, #30540	; 0x774c
   339b0:	movt	r5, #10056	; 0x2748
   339b4:	orr	r8, ip, r8, lsl #24
   339b8:	str	r8, [r9, #-1988]	; 0xfffff83c
   339bc:	ldr	r8, [sp, #184]	; 0xb8
   339c0:	ldr	ip, [sp, #172]	; 0xac
   339c4:	lsr	r8, r8, #7
   339c8:	str	r8, [sp, #1304]	; 0x518
   339cc:	ldrd	r8, [sp, #32]
   339d0:	lsr	ip, ip, #7
   339d4:	str	ip, [sp, #1276]	; 0x4fc
   339d8:	adds	r4, r4, r8
   339dc:	ldr	ip, [sp, #1304]	; 0x518
   339e0:	adc	r5, r5, r9
   339e4:	ldr	r9, [sp, #188]	; 0xbc
   339e8:	orr	r9, ip, r9, lsl #25
   339ec:	str	r9, [sp, #1304]	; 0x518
   339f0:	ldrd	r8, [sp, #64]	; 0x40
   339f4:	adds	r4, r4, r8
   339f8:	adc	r5, r5, r9
   339fc:	adds	sl, sl, r4
   33a00:	adc	fp, fp, r5
   33a04:	adds	r2, r2, sl
   33a08:	adc	r3, r3, fp
   33a0c:	ldrd	sl, [sp, #48]	; 0x30
   33a10:	ldr	r9, [sp, #188]	; 0xbc
   33a14:	movw	r4, #18600	; 0x48a8
   33a18:	adds	sl, sl, r2
   33a1c:	movt	r4, #57755	; 0xe19b
   33a20:	adc	fp, fp, r3
   33a24:	adds	r8, r0, r2
   33a28:	lsr	r9, r9, #7
   33a2c:	str	r9, [sp, #1308]	; 0x51c
   33a30:	adc	r9, r1, r3
   33a34:	ldrd	r2, [sp, #56]	; 0x38
   33a38:	ldrd	r0, [sp, #176]	; 0xb0
   33a3c:	movw	r5, #48309	; 0xbcb5
   33a40:	adds	r2, r2, r4
   33a44:	movt	r5, #13488	; 0x34b0
   33a48:	strd	sl, [sp, #48]	; 0x30
   33a4c:	bic	r4, r0, sl
   33a50:	adc	r3, r3, r5
   33a54:	bic	r5, r1, fp
   33a58:	lsr	r1, sl, #18
   33a5c:	ldrd	sl, [sp, #104]	; 0x68
   33a60:	ldr	ip, [sp, #52]	; 0x34
   33a64:	and	r6, r6, r8
   33a68:	adds	r2, r2, sl
   33a6c:	add	sl, sp, #8192	; 0x2000
   33a70:	adc	r3, r3, fp
   33a74:	ldr	fp, [sp, #48]	; 0x30
   33a78:	orr	ip, r1, ip, lsl #14
   33a7c:	str	ip, [sl, #-2840]	; 0xfffff4e8
   33a80:	and	r7, r7, r9
   33a84:	lsr	r0, fp, #14
   33a88:	ldr	fp, [sp, #52]	; 0x34
   33a8c:	orr	ip, r0, fp, lsl #18
   33a90:	lsr	r1, fp, #18
   33a94:	str	ip, [sl, #-2832]	; 0xfffff4f0
   33a98:	lsr	r0, fp, #14
   33a9c:	ldr	sl, [sp, #48]	; 0x30
   33aa0:	add	ip, sp, #8192	; 0x2000
   33aa4:	ldr	fp, [sp, #48]	; 0x30
   33aa8:	orr	fp, r1, fp, lsl #14
   33aac:	lsl	r1, sl, #23
   33ab0:	str	fp, [ip, #-2836]	; 0xfffff4ec
   33ab4:	orr	fp, r0, sl, lsl #18
   33ab8:	ldr	sl, [sp, #52]	; 0x34
   33abc:	ldr	r0, [sp, #52]	; 0x34
   33ac0:	str	fp, [ip, #-2828]	; 0xfffff4f4
   33ac4:	ldr	fp, [sp, #48]	; 0x30
   33ac8:	orr	r0, r1, r0, lsr #9
   33acc:	lsl	r1, sl, #23
   33ad0:	str	r0, [ip, #-2824]	; 0xfffff4f8
   33ad4:	lsr	r0, r8, #28
   33ad8:	orr	fp, r1, fp, lsr #9
   33adc:	lsl	r1, r8, #30
   33ae0:	str	fp, [ip, #-2820]	; 0xfffff4fc
   33ae4:	orr	fp, r0, r9, lsl #4
   33ae8:	lsr	r0, r9, #28
   33aec:	orr	sl, r1, r9, lsr #2
   33af0:	str	fp, [ip, #-2808]	; 0xfffff508
   33af4:	lsl	r1, r9, #30
   33af8:	orr	fp, r0, r8, lsl #4
   33afc:	str	fp, [ip, #-2804]	; 0xfffff50c
   33b00:	add	fp, sp, #5120	; 0x1400
   33b04:	str	sl, [ip, #-2816]	; 0xfffff500
   33b08:	orr	sl, r1, r8, lsr #2
   33b0c:	lsl	r1, r8, #25
   33b10:	str	sl, [ip, #-2812]	; 0xfffff504
   33b14:	orr	r0, r1, r9, lsr #7
   33b18:	str	r0, [ip, #-2800]	; 0xfffff510
   33b1c:	lsl	ip, r9, #25
   33b20:	ldrd	r0, [fp, #232]	; 0xe8
   33b24:	ldrd	sl, [fp, #240]	; 0xf0
   33b28:	eor	r1, r1, fp
   33b2c:	add	fp, sp, #5120	; 0x1400
   33b30:	eor	r0, r0, sl
   33b34:	ldrd	sl, [fp, #248]	; 0xf8
   33b38:	eor	r0, r0, sl
   33b3c:	eor	r1, r1, fp
   33b40:	adds	r2, r2, r0
   33b44:	ldrd	sl, [sp, #40]	; 0x28
   33b48:	adc	r3, r3, r1
   33b4c:	add	r1, sp, #8192	; 0x2000
   33b50:	orr	r0, ip, r8, lsr #7
   33b54:	str	r0, [r1, #-2796]	; 0xfffff514
   33b58:	ldrd	r0, [sp, #48]	; 0x30
   33b5c:	and	r0, r0, sl
   33b60:	and	r1, r1, fp
   33b64:	eor	r0, r0, r4
   33b68:	eor	r1, r1, r5
   33b6c:	adds	r0, r0, r2
   33b70:	add	r2, sp, #5632	; 0x1600
   33b74:	adc	r1, r1, r3
   33b78:	add	r3, sp, #5376	; 0x1500
   33b7c:	ldrd	r4, [sp, #192]	; 0xc0
   33b80:	ldrd	sl, [r3]
   33b84:	ldrd	r2, [r2, #-248]	; 0xffffff08
   33b88:	eor	r6, r6, r4
   33b8c:	eor	r7, r7, r5
   33b90:	ldrd	r4, [sp, #72]	; 0x48
   33b94:	eor	fp, fp, r3
   33b98:	add	r3, sp, #5632	; 0x1600
   33b9c:	adds	r4, r4, r0
   33ba0:	eor	sl, sl, r2
   33ba4:	adc	r5, r5, r1
   33ba8:	strd	r4, [sp, #72]	; 0x48
   33bac:	ldrd	r2, [r3, #-240]	; 0xffffff10
   33bb0:	movw	r4, #23139	; 0x5a63
   33bb4:	ldr	ip, [sp, #76]	; 0x4c
   33bb8:	movt	r4, #50633	; 0xc5c9
   33bbc:	eor	sl, sl, r2
   33bc0:	eor	fp, fp, r3
   33bc4:	adds	r6, r6, sl
   33bc8:	ldr	sl, [sp, #72]	; 0x48
   33bcc:	adc	r7, r7, fp
   33bd0:	movw	r5, #3251	; 0xcb3
   33bd4:	movt	r5, #14620	; 0x391c
   33bd8:	lsr	r2, sl, #18
   33bdc:	lsr	r3, sl, #14
   33be0:	adds	sl, r6, r0
   33be4:	add	r0, sp, #8192	; 0x2000
   33be8:	adc	fp, r7, r1
   33bec:	ldr	r1, [sp, #76]	; 0x4c
   33bf0:	orr	ip, r2, ip, lsl #14
   33bf4:	str	ip, [r0, #-2792]	; 0xfffff518
   33bf8:	ldr	ip, [sp, #72]	; 0x48
   33bfc:	orr	r6, r3, r1, lsl #18
   33c00:	lsr	r2, r1, #18
   33c04:	lsr	r1, r1, #14
   33c08:	str	r6, [r0, #-2784]	; 0xfffff520
   33c0c:	orr	r7, r1, ip, lsl #18
   33c10:	orr	r6, r2, ip, lsl #14
   33c14:	lsl	r3, ip, #23
   33c18:	ldr	ip, [sp, #76]	; 0x4c
   33c1c:	str	r6, [r0, #-2788]	; 0xfffff51c
   33c20:	lsl	r2, sl, #30
   33c24:	str	r7, [r0, #-2780]	; 0xfffff524
   33c28:	add	r7, sp, #8192	; 0x2000
   33c2c:	orr	ip, r3, ip, lsr #9
   33c30:	str	ip, [r0, #-2776]	; 0xfffff528
   33c34:	ldr	r0, [sp, #76]	; 0x4c
   33c38:	lsr	r3, sl, #28
   33c3c:	ldr	r6, [sp, #72]	; 0x48
   33c40:	orr	ip, r2, fp, lsr #2
   33c44:	str	ip, [r7, #-2768]	; 0xfffff530
   33c48:	lsr	r2, fp, #28
   33c4c:	lsl	r1, r0, #23
   33c50:	orr	r0, r3, fp, lsl #4
   33c54:	orr	r6, r1, r6, lsr #9
   33c58:	str	r0, [r7, #-2760]	; 0xfffff538
   33c5c:	str	r6, [r7, #-2772]	; 0xfffff52c
   33c60:	lsl	r1, fp, #30
   33c64:	ldrd	r6, [sp, #80]	; 0x50
   33c68:	lsl	r3, sl, #25
   33c6c:	add	ip, sp, #8192	; 0x2000
   33c70:	adds	r6, r6, r4
   33c74:	orr	r4, r1, sl, lsr #2
   33c78:	adc	r7, r7, r5
   33c7c:	add	r1, sp, #5632	; 0x1600
   33c80:	add	r5, sp, #8192	; 0x2000
   33c84:	str	r4, [r5, #-2764]	; 0xfffff534
   33c88:	ldrd	r4, [r1, #-232]	; 0xffffff18
   33c8c:	ldrd	r0, [r1, #-224]	; 0xffffff20
   33c90:	eor	r4, r4, r0
   33c94:	eor	r5, r5, r1
   33c98:	orr	r0, r3, fp, lsr #7
   33c9c:	orr	r1, r2, sl, lsl #4
   33ca0:	ldrd	r2, [sp, #176]	; 0xb0
   33ca4:	str	r1, [ip, #-2756]	; 0xfffff53c
   33ca8:	lsl	r1, fp, #25
   33cac:	adds	r2, r2, r6
   33cb0:	str	r0, [ip, #-2752]	; 0xfffff540
   33cb4:	adc	r3, r3, r7
   33cb8:	add	r7, sp, #5632	; 0x1600
   33cbc:	strd	r2, [sp, #64]	; 0x40
   33cc0:	ldrd	r6, [r7, #-216]	; 0xffffff28
   33cc4:	ldrd	r2, [sp, #72]	; 0x48
   33cc8:	eor	r4, r4, r6
   33ccc:	eor	r5, r5, r7
   33cd0:	ldrd	r6, [sp, #40]	; 0x28
   33cd4:	bic	r2, r6, r2
   33cd8:	bic	r3, r7, r3
   33cdc:	orr	r7, r1, sl, lsr #7
   33ce0:	ldrd	r0, [sp, #72]	; 0x48
   33ce4:	str	r7, [ip, #-2748]	; 0xfffff544
   33ce8:	ldrd	r6, [sp, #48]	; 0x30
   33cec:	and	r0, r0, r6
   33cf0:	and	r1, r1, r7
   33cf4:	ldrd	r6, [sp, #64]	; 0x40
   33cf8:	eor	r2, r2, r0
   33cfc:	eor	r3, r3, r1
   33d00:	adds	r6, r6, r4
   33d04:	adc	r7, r7, r5
   33d08:	strd	r6, [sp, #64]	; 0x40
   33d0c:	add	r7, sp, #5632	; 0x1600
   33d10:	ldrd	r4, [sp]
   33d14:	ldrd	r0, [r7, #-208]	; 0xffffff30
   33d18:	eor	r4, r4, r8
   33d1c:	ldrd	r6, [r7, #-200]	; 0xffffff38
   33d20:	eor	r5, r5, r9
   33d24:	eor	r0, r0, r6
   33d28:	eor	r1, r1, r7
   33d2c:	strd	r0, [sp, #104]	; 0x68
   33d30:	and	r0, r4, sl
   33d34:	and	r1, r5, fp
   33d38:	ldrd	r4, [sp, #64]	; 0x40
   33d3c:	strd	r0, [sp, #176]	; 0xb0
   33d40:	adds	r2, r2, r4
   33d44:	ldrd	r0, [sp, #104]	; 0x68
   33d48:	adc	r3, r3, r5
   33d4c:	add	r5, sp, #5632	; 0x1600
   33d50:	ldrd	r6, [sp]
   33d54:	ldrd	r4, [r5, #-192]	; 0xffffff40
   33d58:	and	r6, r6, r8
   33d5c:	and	r7, r7, r9
   33d60:	eor	r0, r0, r4
   33d64:	eor	r1, r1, r5
   33d68:	ldrd	r4, [sp, #176]	; 0xb0
   33d6c:	eor	r4, r4, r6
   33d70:	eor	r5, r5, r7
   33d74:	ldrd	r6, [sp, #8]
   33d78:	adds	r4, r4, r0
   33d7c:	adc	r5, r5, r1
   33d80:	ldrd	r0, [sp, #48]	; 0x30
   33d84:	adds	r6, r6, r2
   33d88:	adc	r7, r7, r3
   33d8c:	strd	r6, [sp, #64]	; 0x40
   33d90:	bic	r6, r0, r6
   33d94:	bic	r7, r1, r7
   33d98:	strd	r6, [sp, #104]	; 0x68
   33d9c:	adds	r6, r4, r2
   33da0:	adc	r7, r5, r3
   33da4:	strd	r6, [sp, #8]
   33da8:	ldr	r7, [sp, #64]	; 0x40
   33dac:	ldr	r1, [sp, #68]	; 0x44
   33db0:	ldr	r0, [sp, #68]	; 0x44
   33db4:	lsr	r3, r7, #18
   33db8:	lsr	r2, r7, #14
   33dbc:	orr	r4, r2, r1, lsl #18
   33dc0:	lsr	r2, r1, #14
   33dc4:	orr	r0, r3, r0, lsl #14
   33dc8:	lsr	r3, r1, #18
   33dcc:	str	r0, [ip, #-2744]	; 0xfffff548
   33dd0:	orr	r6, r3, r7, lsl #14
   33dd4:	orr	r0, r2, r7, lsl #18
   33dd8:	str	r6, [ip, #-2740]	; 0xfffff54c
   33ddc:	lsl	r3, r7, #23
   33de0:	ldrd	r6, [sp, #96]	; 0x60
   33de4:	str	r4, [ip, #-2736]	; 0xfffff550
   33de8:	mov	r5, r1
   33dec:	movw	r4, #35531	; 0x8acb
   33df0:	movt	r4, #58177	; 0xe341
   33df4:	orr	r1, r3, r1, lsr #9
   33df8:	adds	r6, r6, r4
   33dfc:	lsl	r3, r5, #23
   33e00:	movw	r5, #43594	; 0xaa4a
   33e04:	movt	r5, #20184	; 0x4ed8
   33e08:	str	r1, [ip, #-2728]	; 0xfffff558
   33e0c:	adc	r7, r7, r5
   33e10:	ldr	r5, [sp, #64]	; 0x40
   33e14:	add	r1, sp, #5632	; 0x1600
   33e18:	str	r0, [ip, #-2732]	; 0xfffff554
   33e1c:	orr	r5, r3, r5, lsr #9
   33e20:	str	r5, [ip, #-2724]	; 0xfffff55c
   33e24:	ldrd	r4, [r1, #-184]	; 0xffffff48
   33e28:	ldrd	r0, [r1, #-176]	; 0xffffff50
   33e2c:	ldrd	r2, [sp, #40]	; 0x28
   33e30:	eor	r5, r5, r1
   33e34:	add	r1, sp, #5632	; 0x1600
   33e38:	eor	r4, r4, r0
   33e3c:	adds	r6, r6, r2
   33e40:	ldrd	r0, [r1, #-168]	; 0xffffff58
   33e44:	adc	r7, r7, r3
   33e48:	ldrd	r2, [sp, #64]	; 0x40
   33e4c:	eor	r4, r4, r0
   33e50:	eor	r5, r5, r1
   33e54:	adds	r4, r4, r6
   33e58:	ldrd	r0, [sp, #72]	; 0x48
   33e5c:	adc	r5, r5, r7
   33e60:	ldrd	r6, [sp, #104]	; 0x68
   33e64:	and	r2, r2, r0
   33e68:	ldr	ip, [sp, #8]
   33e6c:	and	r3, r3, r1
   33e70:	eor	r2, r2, r6
   33e74:	adds	r6, r4, r2
   33e78:	ldrd	r0, [sp]
   33e7c:	eor	r3, r3, r7
   33e80:	ldr	r4, [sp, #12]
   33e84:	adc	r7, r5, r3
   33e88:	add	r5, sp, #8192	; 0x2000
   33e8c:	adds	r0, r0, r6
   33e90:	lsl	r3, ip, #30
   33e94:	adc	r1, r1, r7
   33e98:	orr	r4, r3, r4, lsr #2
   33e9c:	strd	r0, [sp, #40]	; 0x28
   33ea0:	lsr	r1, ip, #28
   33ea4:	str	r4, [r5, #-2720]	; 0xfffff560
   33ea8:	lsr	r2, r0, #18
   33eac:	ldr	r4, [sp, #12]
   33eb0:	ldr	ip, [sp, #12]
   33eb4:	ldr	r0, [sp, #40]	; 0x28
   33eb8:	orr	r4, r1, r4, lsl #4
   33ebc:	str	r4, [r5, #-2712]	; 0xfffff568
   33ec0:	ldr	r4, [sp, #44]	; 0x2c
   33ec4:	lsl	ip, ip, #30
   33ec8:	ldr	r5, [sp, #12]
   33ecc:	lsr	r3, r0, #14
   33ed0:	str	ip, [sp]
   33ed4:	orr	r4, r2, r4, lsl #14
   33ed8:	ldr	r2, [sp, #44]	; 0x2c
   33edc:	lsr	ip, r5, #28
   33ee0:	add	r5, sp, #8192	; 0x2000
   33ee4:	ldr	r0, [sp, #8]
   33ee8:	str	r4, [r5, #-2696]	; 0xfffff578
   33eec:	orr	r4, r3, r2, lsl #18
   33ef0:	str	r4, [r5, #-2688]	; 0xfffff580
   33ef4:	ldr	r4, [sp, #40]	; 0x28
   33ef8:	lsl	r1, r0, #25
   33efc:	ldr	r5, [sp]
   33f00:	lsr	r0, r2, #18
   33f04:	lsr	r2, r2, #14
   33f08:	lsl	r3, r4, #23
   33f0c:	ldr	r4, [sp, #8]
   33f10:	orr	r5, r5, r4, lsr #2
   33f14:	add	r4, sp, #8192	; 0x2000
   33f18:	str	r5, [r4, #-2716]	; 0xfffff564
   33f1c:	ldr	r5, [sp, #8]
   33f20:	orr	r5, ip, r5, lsl #4
   33f24:	str	r5, [r4, #-2708]	; 0xfffff56c
   33f28:	ldr	r5, [sp, #40]	; 0x28
   33f2c:	ldr	ip, [sp, #12]
   33f30:	orr	r5, r0, r5, lsl #14
   33f34:	ldr	r0, [sp, #40]	; 0x28
   33f38:	orr	ip, r1, ip, lsr #7
   33f3c:	str	ip, [r4, #-2704]	; 0xfffff570
   33f40:	add	ip, sp, #8192	; 0x2000
   33f44:	ldr	r4, [sp, #12]
   33f48:	orr	r0, r2, r0, lsl #18
   33f4c:	ldr	r2, [sp, #44]	; 0x2c
   33f50:	str	r5, [ip, #-2692]	; 0xfffff57c
   33f54:	ldr	r5, [sp, #40]	; 0x28
   33f58:	lsl	r1, r4, #25
   33f5c:	orr	r2, r3, r2, lsr #9
   33f60:	ldr	r3, [sp, #44]	; 0x2c
   33f64:	str	r0, [ip, #-2684]	; 0xfffff584
   33f68:	ldr	r4, [sp, #8]
   33f6c:	lsl	r0, r3, #23
   33f70:	str	r2, [ip, #-2680]	; 0xfffff588
   33f74:	orr	r5, r0, r5, lsr #9
   33f78:	str	r5, [ip, #-2676]	; 0xfffff58c
   33f7c:	add	r5, sp, #5632	; 0x1600
   33f80:	orr	r4, r1, r4, lsr #7
   33f84:	str	r4, [ip, #-2700]	; 0xfffff574
   33f88:	eor	r2, sl, r8
   33f8c:	ldrd	r0, [r5, #-160]	; 0xffffff60
   33f90:	eor	r3, fp, r9
   33f94:	ldrd	r4, [r5, #-152]	; 0xffffff68
   33f98:	eor	r0, r0, r4
   33f9c:	eor	r1, r1, r5
   33fa0:	strd	r0, [sp]
   33fa4:	and	r4, sl, r8
   33fa8:	ldrd	r0, [sp, #8]
   33fac:	and	r5, fp, r9
   33fb0:	and	r0, r0, r2
   33fb4:	and	r1, r1, r3
   33fb8:	strd	r0, [sp, #104]	; 0x68
   33fbc:	add	r1, sp, #5632	; 0x1600
   33fc0:	ldrd	r2, [sp]
   33fc4:	ldrd	r0, [r1, #-144]	; 0xffffff70
   33fc8:	eor	r2, r2, r0
   33fcc:	eor	r3, r3, r1
   33fd0:	strd	r2, [sp]
   33fd4:	add	r1, sp, #5632	; 0x1600
   33fd8:	ldrd	r2, [sp, #104]	; 0x68
   33fdc:	eor	r2, r2, r4
   33fe0:	eor	r3, r3, r5
   33fe4:	ldrd	r4, [sp]
   33fe8:	adds	r2, r2, r4
   33fec:	adc	r3, r3, r5
   33ff0:	ldrd	r4, [r1, #-136]	; 0xffffff78
   33ff4:	ldrd	r0, [r1, #-128]	; 0xffffff80
   33ff8:	eor	r4, r4, r0
   33ffc:	adds	r0, r2, r6
   34000:	eor	r5, r5, r1
   34004:	adc	r1, r3, r7
   34008:	ldrd	r2, [sp, #120]	; 0x78
   3400c:	movw	r6, #58227	; 0xe373
   34010:	movt	r6, #30563	; 0x7763
   34014:	movw	r7, #51791	; 0xca4f
   34018:	adds	r2, r2, r6
   3401c:	add	r6, sp, #5632	; 0x1600
   34020:	movt	r7, #23452	; 0x5b9c
   34024:	strd	r0, [sp]
   34028:	adc	r3, r3, r7
   3402c:	ldrd	r0, [r6, #-120]	; 0xffffff88
   34030:	ldrd	r6, [sp, #48]	; 0x30
   34034:	eor	r0, r0, r4
   34038:	eor	r1, r1, r5
   3403c:	adds	r6, r6, r2
   34040:	strd	r0, [sp, #104]	; 0x68
   34044:	adc	r7, r7, r3
   34048:	ldrd	r0, [sp, #40]	; 0x28
   3404c:	ldrd	r2, [sp, #72]	; 0x48
   34050:	ldrd	r4, [sp, #64]	; 0x40
   34054:	bic	r0, r2, r0
   34058:	bic	r1, r3, r1
   3405c:	ldrd	r2, [sp, #40]	; 0x28
   34060:	and	r2, r2, r4
   34064:	and	r3, r3, r5
   34068:	ldrd	r4, [sp, #104]	; 0x68
   3406c:	eor	r2, r2, r0
   34070:	eor	r3, r3, r1
   34074:	adds	r4, r4, r6
   34078:	ldr	r6, [sp]
   3407c:	adc	r5, r5, r7
   34080:	lsl	r1, r6, #30
   34084:	adds	r6, r4, r2
   34088:	adc	r7, r5, r3
   3408c:	strd	r6, [sp, #48]	; 0x30
   34090:	ldrd	r4, [sp, #48]	; 0x30
   34094:	ldr	r7, [sp]
   34098:	adds	r4, r4, r8
   3409c:	ldr	r6, [sp, #4]
   340a0:	adc	r5, r5, r9
   340a4:	strd	r4, [sp, #104]	; 0x68
   340a8:	ldr	r5, [sp, #4]
   340ac:	lsr	r3, r7, #28
   340b0:	ldr	r2, [sp]
   340b4:	orr	r7, r3, r6, lsl #4
   340b8:	mov	r9, r6
   340bc:	lsr	r0, r6, #28
   340c0:	orr	r5, r1, r5, lsr #2
   340c4:	str	r5, [ip, #-2672]	; 0xfffff590
   340c8:	lsl	ip, r6, #30
   340cc:	ldr	r5, [sp]
   340d0:	ldr	r6, [sp]
   340d4:	add	r8, sp, #8192	; 0x2000
   340d8:	lsl	r1, r2, #25
   340dc:	lsr	r2, r4, #18
   340e0:	str	r7, [r8, #-2664]	; 0xfffff598
   340e4:	orr	r5, ip, r5, lsr #2
   340e8:	orr	r7, r1, r9, lsr #7
   340ec:	ldr	r4, [sp, #104]	; 0x68
   340f0:	str	r5, [r8, #-2668]	; 0xfffff594
   340f4:	orr	r6, r0, r6, lsl #4
   340f8:	lsl	r0, r9, #25
   340fc:	str	r6, [r8, #-2660]	; 0xfffff59c
   34100:	ldr	r9, [sp, #108]	; 0x6c
   34104:	add	ip, sp, #8192	; 0x2000
   34108:	ldr	r6, [sp, #104]	; 0x68
   3410c:	lsr	r3, r4, #14
   34110:	str	r7, [r8, #-2656]	; 0xfffff5a0
   34114:	orr	r9, r2, r9, lsl #14
   34118:	ldr	r2, [sp, #108]	; 0x6c
   3411c:	ldr	r7, [sp]
   34120:	str	r9, [ip, #-2648]	; 0xfffff5a8
   34124:	orr	r4, r3, r2, lsl #18
   34128:	mov	r5, r2
   3412c:	lsr	r1, r2, #18
   34130:	lsl	r3, r6, #23
   34134:	ldrd	r8, [sp, #8]
   34138:	lsr	r2, r2, #14
   3413c:	orr	r7, r0, r7, lsr #7
   34140:	orr	r0, r1, r6, lsl #14
   34144:	str	r7, [ip, #-2652]	; 0xfffff5a4
   34148:	orr	r1, r2, r6, lsl #18
   3414c:	ldrd	r6, [sp]
   34150:	orr	r2, r3, r5, lsr #9
   34154:	str	r1, [ip, #-2636]	; 0xfffff5b4
   34158:	lsl	r1, r5, #23
   3415c:	add	r5, sp, #5632	; 0x1600
   34160:	eor	r9, r9, fp
   34164:	str	r4, [ip, #-2640]	; 0xfffff5b0
   34168:	and	r9, r9, r7
   3416c:	str	r2, [ip, #-2632]	; 0xfffff5b8
   34170:	eor	r8, r8, sl
   34174:	ldrd	r2, [r5, #-112]	; 0xffffff90
   34178:	and	r8, r8, r6
   3417c:	ldrd	r4, [r5, #-104]	; 0xffffff98
   34180:	movw	r6, #47267	; 0xb8a3
   34184:	ldr	r7, [sp, #104]	; 0x68
   34188:	movt	r6, #54962	; 0xd6b2
   3418c:	eor	r3, r3, r5
   34190:	add	r5, sp, #5632	; 0x1600
   34194:	str	r0, [ip, #-2644]	; 0xfffff5ac
   34198:	eor	r2, r2, r4
   3419c:	orr	r7, r1, r7, lsr #9
   341a0:	ldrd	r0, [sp, #8]
   341a4:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   341a8:	and	r0, r0, sl
   341ac:	and	r1, r1, fp
   341b0:	eor	r2, r2, r4
   341b4:	eor	r8, r8, r0
   341b8:	adds	r8, r8, r2
   341bc:	eor	r3, r3, r5
   341c0:	eor	r9, r9, r1
   341c4:	add	r1, sp, #5632	; 0x1600
   341c8:	adc	r9, r9, r3
   341cc:	ldrd	r2, [sp, #128]	; 0x80
   341d0:	ldrd	r4, [r1, #-88]	; 0xffffffa8
   341d4:	adds	r6, r6, r2
   341d8:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   341dc:	add	r2, sp, #5632	; 0x1600
   341e0:	str	r7, [ip, #-2628]	; 0xfffff5bc
   341e4:	eor	r4, r4, r0
   341e8:	eor	r5, r5, r1
   341ec:	ldrd	r0, [r2, #-72]	; 0xffffffb8
   341f0:	movw	r7, #28659	; 0x6ff3
   341f4:	movt	r7, #26670	; 0x682e
   341f8:	eor	r0, r0, r4
   341fc:	eor	r1, r1, r5
   34200:	ldrd	r4, [sp, #72]	; 0x48
   34204:	adc	r7, r7, r3
   34208:	strd	r0, [sp, #176]	; 0xb0
   3420c:	adds	r6, r6, r4
   34210:	ldrd	r2, [sp, #64]	; 0x40
   34214:	adc	r7, r7, r5
   34218:	ldrd	r4, [sp, #48]	; 0x30
   3421c:	ldrd	r0, [sp, #104]	; 0x68
   34220:	adds	r8, r8, r4
   34224:	adc	r9, r9, r5
   34228:	bic	r0, r2, r0
   3422c:	ldrd	r4, [sp, #40]	; 0x28
   34230:	bic	r1, r3, r1
   34234:	ldrd	r2, [sp, #104]	; 0x68
   34238:	and	r2, r2, r4
   3423c:	and	r3, r3, r5
   34240:	ldrd	r4, [sp, #176]	; 0xb0
   34244:	eor	r2, r2, r0
   34248:	eor	r3, r3, r1
   3424c:	lsr	r1, r9, #28
   34250:	adds	r4, r4, r6
   34254:	adc	r5, r5, r7
   34258:	adds	r6, r4, r2
   3425c:	adc	r7, r5, r3
   34260:	lsl	r2, r8, #30
   34264:	lsr	r3, r8, #28
   34268:	orr	r5, r2, r9, lsr #2
   3426c:	orr	r0, r3, r9, lsl #4
   34270:	lsl	r2, r9, #30
   34274:	lsl	r3, r8, #25
   34278:	orr	r4, r2, r8, lsr #2
   3427c:	str	r5, [ip, #-2624]	; 0xfffff5c0
   34280:	orr	r5, r1, r8, lsl #4
   34284:	str	r0, [ip, #-2616]	; 0xfffff5c8
   34288:	orr	r0, r3, r9, lsr #7
   3428c:	str	r4, [ip, #-2620]	; 0xfffff5c4
   34290:	adds	sl, sl, r6
   34294:	str	r5, [ip, #-2612]	; 0xfffff5cc
   34298:	adc	fp, fp, r7
   3429c:	ldrd	r4, [sp, #8]
   342a0:	lsr	r1, sl, #14
   342a4:	ldrd	r2, [sp]
   342a8:	str	r0, [ip, #-2608]	; 0xfffff5d0
   342ac:	lsl	ip, r9, #25
   342b0:	eor	r2, r2, r4
   342b4:	add	r4, sp, #8192	; 0x2000
   342b8:	lsr	r0, sl, #18
   342bc:	eor	r3, r3, r5
   342c0:	orr	r5, ip, r8, lsr #7
   342c4:	str	r5, [r4, #-2604]	; 0xfffff5d4
   342c8:	orr	r5, r0, fp, lsl #14
   342cc:	orr	r0, r1, fp, lsl #18
   342d0:	str	r5, [r4, #-2600]	; 0xfffff5d8
   342d4:	and	r5, r3, r9
   342d8:	str	r0, [r4, #-2592]	; 0xfffff5e0
   342dc:	add	r3, sp, #5632	; 0x1600
   342e0:	and	r4, r2, r8
   342e4:	add	r2, sp, #8192	; 0x2000
   342e8:	lsr	ip, fp, #18
   342ec:	strd	r4, [sp, #48]	; 0x30
   342f0:	orr	r5, ip, sl, lsl #14
   342f4:	add	ip, sp, #8192	; 0x2000
   342f8:	str	r5, [r2, #-2596]	; 0xfffff5dc
   342fc:	lsr	r0, fp, #14
   34300:	ldrd	r4, [r3, #-64]	; 0xffffffc0
   34304:	lsl	r1, sl, #23
   34308:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   3430c:	eor	r4, r4, r2
   34310:	eor	r5, r5, r3
   34314:	orr	r3, r0, sl, lsl #18
   34318:	orr	r0, r1, fp, lsr #9
   3431c:	str	r3, [ip, #-2588]	; 0xfffff5e4
   34320:	str	r0, [ip, #-2584]	; 0xfffff5e8
   34324:	lsl	ip, fp, #23
   34328:	ldrd	r2, [sp, #8]
   3432c:	ldrd	r0, [sp]
   34330:	and	r1, r1, r3
   34334:	add	r3, sp, #5632	; 0x1600
   34338:	and	r0, r0, r2
   3433c:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   34340:	eor	r4, r4, r2
   34344:	eor	r5, r5, r3
   34348:	ldrd	r2, [sp, #48]	; 0x30
   3434c:	eor	r3, r3, r1
   34350:	add	r1, sp, #8192	; 0x2000
   34354:	eor	r2, r2, r0
   34358:	orr	r0, ip, sl, lsr #9
   3435c:	str	r0, [r1, #-2580]	; 0xfffff5ec
   34360:	add	r1, sp, #5632	; 0x1600
   34364:	adds	r2, r2, r4
   34368:	adc	r3, r3, r5
   3436c:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   34370:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   34374:	eor	r4, r4, r0
   34378:	adds	r0, r2, r6
   3437c:	eor	r5, r5, r1
   34380:	adc	r1, r3, r7
   34384:	ldrd	r6, [sp, #136]	; 0x88
   34388:	movw	r2, #45820	; 0xb2fc
   3438c:	movt	r2, #24047	; 0x5def
   34390:	strd	r0, [sp, #48]	; 0x30
   34394:	adds	r6, r6, r2
   34398:	movw	r3, #33518	; 0x82ee
   3439c:	add	r1, sp, #5632	; 0x1600
   343a0:	movt	r3, #29839	; 0x748f
   343a4:	adc	r7, r7, r3
   343a8:	ldrd	r2, [sp, #64]	; 0x40
   343ac:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   343b0:	adds	r6, r6, r2
   343b4:	ldr	ip, [sp, #52]	; 0x34
   343b8:	adc	r7, r7, r3
   343bc:	eor	r4, r4, r0
   343c0:	ldrd	r2, [sp, #104]	; 0x68
   343c4:	eor	r5, r5, r1
   343c8:	ldrd	r0, [sp, #40]	; 0x28
   343cc:	adds	r4, r4, r6
   343d0:	ldr	r6, [sp, #48]	; 0x30
   343d4:	and	r2, r2, sl
   343d8:	bic	r0, r0, sl
   343dc:	bic	r1, r1, fp
   343e0:	eor	r2, r2, r0
   343e4:	and	r3, r3, fp
   343e8:	adc	r5, r5, r7
   343ec:	eor	r3, r3, r1
   343f0:	lsl	r0, r6, #30
   343f4:	lsr	r1, r6, #28
   343f8:	adds	r6, r4, r2
   343fc:	add	r2, sp, #8192	; 0x2000
   34400:	adc	r7, r5, r3
   34404:	ldr	r3, [sp, #52]	; 0x34
   34408:	add	r5, sp, #8192	; 0x2000
   3440c:	orr	ip, r0, ip, lsr #2
   34410:	ldr	r0, [sp, #48]	; 0x30
   34414:	orr	r4, r1, r3, lsl #4
   34418:	str	r4, [r5, #-2568]	; 0xfffff5f8
   3441c:	ldrd	r4, [sp, #8]
   34420:	lsr	r1, r3, #28
   34424:	str	ip, [r2, #-2576]	; 0xfffff5f0
   34428:	add	ip, sp, #8192	; 0x2000
   3442c:	adds	r4, r4, r6
   34430:	lsl	r2, r3, #30
   34434:	adc	r5, r5, r7
   34438:	lsl	r3, r0, #25
   3443c:	strd	r4, [sp, #64]	; 0x40
   34440:	orr	r5, r2, r0, lsr #2
   34444:	orr	r0, r1, r0, lsl #4
   34448:	str	r5, [ip, #-2572]	; 0xfffff5f4
   3444c:	ldr	r1, [sp, #52]	; 0x34
   34450:	ldrd	r4, [sp]
   34454:	ldr	r2, [sp, #52]	; 0x34
   34458:	eor	r4, r4, r8
   3445c:	eor	r5, r5, r9
   34460:	strd	r4, [sp, #8]
   34464:	orr	r1, r3, r1, lsr #7
   34468:	ldr	r5, [sp, #48]	; 0x30
   3446c:	add	r3, sp, #5632	; 0x1600
   34470:	str	r1, [ip, #-2560]	; 0xfffff600
   34474:	lsl	r1, r2, #25
   34478:	str	r0, [ip, #-2564]	; 0xfffff5fc
   3447c:	orr	r5, r1, r5, lsr #7
   34480:	ldrd	r0, [r3, #-16]
   34484:	ldrd	r2, [r3, #-8]
   34488:	str	r5, [ip, #-2556]	; 0xfffff604
   3448c:	add	r5, sp, #8192	; 0x2000
   34490:	eor	r0, r0, r2
   34494:	eor	r1, r1, r3
   34498:	ldrd	r2, [sp, #48]	; 0x30
   3449c:	strd	r0, [sp, #176]	; 0xb0
   344a0:	ldrd	r0, [sp, #8]
   344a4:	ldr	ip, [sp, #64]	; 0x40
   344a8:	and	r1, r1, r3
   344ac:	ldr	r3, [sp, #68]	; 0x44
   344b0:	and	r0, r0, r2
   344b4:	strd	r0, [sp, #72]	; 0x48
   344b8:	lsr	r4, ip, #18
   344bc:	ldr	r0, [sp, #68]	; 0x44
   344c0:	orr	r3, r4, r3, lsl #14
   344c4:	str	r3, [r5, #-2552]	; 0xfffff608
   344c8:	add	r3, sp, #5632	; 0x1600
   344cc:	lsr	ip, ip, #14
   344d0:	lsr	r4, r0, #18
   344d4:	orr	r1, ip, r0, lsl #18
   344d8:	lsr	ip, r0, #14
   344dc:	str	r1, [r5, #-2544]	; 0xfffff610
   344e0:	ldrd	r0, [r3]
   344e4:	ldrd	r2, [sp, #176]	; 0xb0
   344e8:	eor	r0, r0, r2
   344ec:	eor	r1, r1, r3
   344f0:	strd	r0, [sp, #8]
   344f4:	ldr	r1, [sp, #64]	; 0x40
   344f8:	ldr	r0, [sp, #64]	; 0x40
   344fc:	ldr	r3, [sp, #68]	; 0x44
   34500:	orr	r2, ip, r1, lsl #18
   34504:	str	r2, [r5, #-2540]	; 0xfffff614
   34508:	orr	r0, r4, r0, lsl #14
   3450c:	lsl	r4, r1, #23
   34510:	str	r0, [r5, #-2548]	; 0xfffff60c
   34514:	orr	r3, r4, r3, lsr #9
   34518:	ldr	r0, [sp, #68]	; 0x44
   3451c:	str	r3, [r5, #-2536]	; 0xfffff618
   34520:	ldrd	r4, [sp]
   34524:	ldrd	r2, [sp, #72]	; 0x48
   34528:	lsl	ip, r0, #23
   3452c:	and	r4, r4, r8
   34530:	ldrd	r0, [sp, #8]
   34534:	and	r5, r5, r9
   34538:	eor	r2, r2, r4
   3453c:	adds	r2, r2, r0
   34540:	eor	r3, r3, r5
   34544:	adc	r3, r3, r1
   34548:	ldr	r1, [sp, #64]	; 0x40
   3454c:	add	r0, sp, #8192	; 0x2000
   34550:	movw	r4, #12128	; 0x2f60
   34554:	movt	r4, #17175	; 0x4317
   34558:	movw	r5, #25455	; 0x636f
   3455c:	orr	r1, ip, r1, lsr #9
   34560:	str	r1, [r0, #-2532]	; 0xfffff61c
   34564:	adds	r0, r2, r6
   34568:	movt	r5, #30885	; 0x78a5
   3456c:	adc	r1, r3, r7
   34570:	ldrd	r6, [sp, #144]	; 0x90
   34574:	strd	r0, [sp, #8]
   34578:	adds	r6, r6, r4
   3457c:	ldrd	r0, [sp, #40]	; 0x28
   34580:	adc	r7, r7, r5
   34584:	add	r5, sp, #5632	; 0x1600
   34588:	adds	r0, r0, r6
   3458c:	ldrd	r2, [r5, #8]
   34590:	adc	r1, r1, r7
   34594:	ldrd	r4, [r5, #16]
   34598:	ldrd	r6, [sp, #104]	; 0x68
   3459c:	eor	r3, r3, r5
   345a0:	add	r5, sp, #5632	; 0x1600
   345a4:	eor	r2, r2, r4
   345a8:	strd	r0, [sp, #40]	; 0x28
   345ac:	ldrd	r4, [r5, #24]
   345b0:	ldrd	r0, [sp, #64]	; 0x40
   345b4:	eor	r2, r2, r4
   345b8:	eor	r3, r3, r5
   345bc:	ldrd	r4, [sp, #64]	; 0x40
   345c0:	and	r0, r0, sl
   345c4:	and	r1, r1, fp
   345c8:	bic	r5, r7, r5
   345cc:	ldr	r7, [sp, #8]
   345d0:	bic	r4, r6, r4
   345d4:	eor	r1, r1, r5
   345d8:	eor	r0, r0, r4
   345dc:	ldr	r4, [sp, #12]
   345e0:	lsl	ip, r7, #30
   345e4:	ldrd	r6, [sp, #40]	; 0x28
   345e8:	add	r5, sp, #8192	; 0x2000
   345ec:	adds	r2, r2, r6
   345f0:	orr	r4, ip, r4, lsr #2
   345f4:	adc	r3, r3, r7
   345f8:	ldr	r7, [sp, #8]
   345fc:	str	r4, [r5, #-2528]	; 0xfffff620
   34600:	lsr	r6, r7, #28
   34604:	ldr	r7, [sp, #12]
   34608:	orr	ip, r6, r7, lsl #4
   3460c:	lsl	r4, r7, #30
   34610:	str	ip, [r5, #-2520]	; 0xfffff628
   34614:	lsr	r5, r7, #28
   34618:	ldr	r7, [sp, #8]
   3461c:	adds	r6, r2, r0
   34620:	ldr	r0, [sp, #8]
   34624:	ldr	r2, [sp, #8]
   34628:	lsl	ip, r7, #25
   3462c:	adc	r7, r3, r1
   34630:	ldr	r3, [sp, #12]
   34634:	add	r1, sp, #8192	; 0x2000
   34638:	orr	r0, r4, r0, lsr #2
   3463c:	orr	r2, r5, r2, lsl #4
   34640:	str	r0, [r1, #-2524]	; 0xfffff624
   34644:	str	r2, [r1, #-2516]	; 0xfffff62c
   34648:	orr	r3, ip, r3, lsr #7
   3464c:	str	r3, [r1, #-2512]	; 0xfffff630
   34650:	add	r2, sp, #8192	; 0x2000
   34654:	ldrd	r0, [sp]
   34658:	ldr	r4, [sp, #12]
   3465c:	adds	r0, r0, r6
   34660:	adc	r1, r1, r7
   34664:	strd	r0, [sp, #40]	; 0x28
   34668:	ldr	r1, [sp, #8]
   3466c:	lsl	r3, r4, #25
   34670:	ldrd	r4, [sp, #48]	; 0x30
   34674:	orr	r1, r3, r1, lsr #7
   34678:	add	r3, sp, #5632	; 0x1600
   3467c:	str	r1, [r2, #-2508]	; 0xfffff634
   34680:	eor	r4, r4, r8
   34684:	ldrd	r0, [r3, #32]
   34688:	eor	r5, r5, r9
   3468c:	ldrd	r2, [r3, #40]	; 0x28
   34690:	eor	r0, r0, r2
   34694:	eor	r1, r1, r3
   34698:	strd	r0, [sp]
   3469c:	add	r3, sp, #5632	; 0x1600
   346a0:	ldrd	r0, [sp, #8]
   346a4:	and	r0, r0, r4
   346a8:	and	r1, r1, r5
   346ac:	strd	r0, [sp, #72]	; 0x48
   346b0:	ldr	r2, [sp, #40]	; 0x28
   346b4:	ldrd	r4, [sp]
   346b8:	ldrd	r0, [sp, #48]	; 0x30
   346bc:	lsr	ip, r2, #18
   346c0:	ldrd	r2, [r3, #48]	; 0x30
   346c4:	and	r0, r0, r8
   346c8:	and	r1, r1, r9
   346cc:	eor	r4, r4, r2
   346d0:	eor	r5, r5, r3
   346d4:	ldr	r3, [sp, #44]	; 0x2c
   346d8:	strd	r4, [sp]
   346dc:	ldrd	r4, [sp, #72]	; 0x48
   346e0:	ldr	r2, [sp, #40]	; 0x28
   346e4:	orr	r3, ip, r3, lsl #14
   346e8:	eor	r0, r0, r4
   346ec:	add	r4, sp, #8192	; 0x2000
   346f0:	ldr	ip, [sp, #44]	; 0x2c
   346f4:	eor	r1, r1, r5
   346f8:	str	r3, [r4, #-2504]	; 0xfffff638
   346fc:	add	r3, sp, #8192	; 0x2000
   34700:	lsr	r5, r2, #14
   34704:	orr	r2, r5, ip, lsl #18
   34708:	str	r2, [r3, #-2496]	; 0xfffff640
   3470c:	ldrd	r2, [sp]
   34710:	lsr	r4, ip, #18
   34714:	lsr	ip, ip, #14
   34718:	adds	r0, r0, r2
   3471c:	adc	r1, r1, r3
   34720:	ldr	r3, [sp, #40]	; 0x28
   34724:	orr	r2, r4, r3, lsl #14
   34728:	ldr	r4, [sp, #40]	; 0x28
   3472c:	lsl	r5, r3, #23
   34730:	add	r3, sp, #8192	; 0x2000
   34734:	orr	r4, ip, r4, lsl #18
   34738:	ldr	ip, [sp, #44]	; 0x2c
   3473c:	str	r2, [r3, #-2500]	; 0xfffff63c
   34740:	str	r4, [r3, #-2492]	; 0xfffff644
   34744:	adds	r4, r0, r6
   34748:	ldr	r2, [sp, #44]	; 0x2c
   3474c:	orr	ip, r5, ip, lsr #9
   34750:	adc	r5, r1, r7
   34754:	strd	r4, [sp]
   34758:	ldr	r5, [sp, #40]	; 0x28
   3475c:	add	r1, sp, #5632	; 0x1600
   34760:	ldrd	r6, [sp, #152]	; 0x98
   34764:	str	ip, [r3, #-2488]	; 0xfffff648
   34768:	lsl	ip, r2, #23
   3476c:	movw	r2, #43890	; 0xab72
   34770:	movt	r2, #41456	; 0xa1f0
   34774:	adds	r2, r2, r6
   34778:	orr	r5, ip, r5, lsr #9
   3477c:	lsl	ip, r4, #30
   34780:	str	r5, [r3, #-2484]	; 0xfffff64c
   34784:	ldr	r4, [sp]
   34788:	movw	r3, #30740	; 0x7814
   3478c:	movt	r3, #33992	; 0x84c8
   34790:	adc	r3, r3, r7
   34794:	ldrd	r6, [r1, #56]	; 0x38
   34798:	ldrd	r0, [r1, #64]	; 0x40
   3479c:	eor	r7, r7, r1
   347a0:	lsr	r1, r4, #28
   347a4:	ldrd	r4, [sp, #104]	; 0x68
   347a8:	eor	r6, r6, r0
   347ac:	ldr	r0, [sp, #4]
   347b0:	adds	r4, r4, r2
   347b4:	adc	r5, r5, r3
   347b8:	add	r3, sp, #5632	; 0x1600
   347bc:	orr	r0, ip, r0, lsr #2
   347c0:	strd	r4, [sp, #104]	; 0x68
   347c4:	ldrd	r2, [r3, #72]	; 0x48
   347c8:	ldrd	r4, [sp, #40]	; 0x28
   347cc:	eor	r7, r7, r3
   347d0:	ldr	r3, [sp, #4]
   347d4:	eor	r6, r6, r2
   347d8:	add	r2, sp, #8192	; 0x2000
   347dc:	bic	r5, fp, r5
   347e0:	bic	r4, sl, r4
   347e4:	str	r0, [r2, #-2480]	; 0xfffff650
   347e8:	lsl	r3, r3, #30
   347ec:	str	r3, [sp, #72]	; 0x48
   347f0:	ldr	ip, [sp, #4]
   347f4:	ldr	r0, [sp, #4]
   347f8:	orr	ip, r1, ip, lsl #4
   347fc:	str	ip, [r2, #-2472]	; 0xfffff658
   34800:	ldrd	r2, [sp, #104]	; 0x68
   34804:	lsr	ip, r0, #28
   34808:	ldrd	r0, [sp, #40]	; 0x28
   3480c:	adds	r2, r2, r6
   34810:	adc	r3, r3, r7
   34814:	ldrd	r6, [sp, #64]	; 0x40
   34818:	and	r1, r1, r7
   3481c:	ldr	r7, [sp]
   34820:	eor	r1, r1, r5
   34824:	ldr	r5, [sp, #72]	; 0x48
   34828:	and	r0, r0, r6
   3482c:	add	r6, sp, #8192	; 0x2000
   34830:	eor	r0, r0, r4
   34834:	orr	r5, r5, r7, lsr #2
   34838:	lsl	r4, r7, #25
   3483c:	orr	r7, ip, r7, lsl #4
   34840:	ldr	ip, [sp, #4]
   34844:	adds	r2, r2, r0
   34848:	adc	r3, r3, r1
   3484c:	str	r5, [r6, #-2476]	; 0xfffff654
   34850:	ldrd	r0, [sp, #48]	; 0x30
   34854:	add	r5, sp, #5632	; 0x1600
   34858:	str	r7, [r6, #-2468]	; 0xfffff65c
   3485c:	orr	ip, r4, ip, lsr #7
   34860:	ldr	r4, [sp, #4]
   34864:	adds	r8, r8, r2
   34868:	str	ip, [r6, #-2464]	; 0xfffff660
   3486c:	adc	r9, r9, r3
   34870:	ldrd	r6, [sp, #8]
   34874:	lsl	ip, r4, #25
   34878:	add	r4, sp, #8192	; 0x2000
   3487c:	eor	r7, r7, r1
   34880:	ldr	r1, [sp]
   34884:	eor	r6, r6, r0
   34888:	orr	r1, ip, r1, lsr #7
   3488c:	str	r1, [r4, #-2460]	; 0xfffff664
   34890:	ldrd	r0, [r5, #80]	; 0x50
   34894:	lsr	ip, r8, #14
   34898:	ldrd	r4, [r5, #88]	; 0x58
   3489c:	eor	r0, r0, r4
   348a0:	eor	r1, r1, r5
   348a4:	strd	r0, [sp, #72]	; 0x48
   348a8:	ldrd	r0, [sp]
   348ac:	ldrd	r4, [sp, #8]
   348b0:	and	r0, r0, r6
   348b4:	and	r1, r1, r7
   348b8:	ldrd	r6, [sp, #48]	; 0x30
   348bc:	strd	r0, [sp, #104]	; 0x68
   348c0:	and	r5, r5, r7
   348c4:	add	r7, sp, #5632	; 0x1600
   348c8:	ldrd	r0, [sp, #72]	; 0x48
   348cc:	and	r4, r4, r6
   348d0:	ldrd	r6, [r7, #96]	; 0x60
   348d4:	eor	r0, r0, r6
   348d8:	eor	r1, r1, r7
   348dc:	strd	r0, [sp, #72]	; 0x48
   348e0:	lsr	r6, r8, #18
   348e4:	ldrd	r0, [sp, #104]	; 0x68
   348e8:	eor	r4, r4, r0
   348ec:	eor	r5, r5, r1
   348f0:	ldrd	r0, [sp, #72]	; 0x48
   348f4:	adds	r0, r0, r4
   348f8:	orr	r4, r6, r9, lsl #14
   348fc:	adc	r1, r1, r5
   34900:	add	r5, sp, #8192	; 0x2000
   34904:	orr	r6, ip, r9, lsl #18
   34908:	lsl	ip, r8, #23
   3490c:	str	r6, [r5, #-2448]	; 0xfffff670
   34910:	adds	r6, r0, r2
   34914:	add	r0, sp, #8192	; 0x2000
   34918:	str	r4, [r5, #-2456]	; 0xfffff668
   3491c:	lsr	r4, r9, #18
   34920:	lsr	r5, r9, #14
   34924:	adc	r7, r1, r3
   34928:	orr	r1, r5, r8, lsl #18
   3492c:	strd	r6, [sp, #72]	; 0x48
   34930:	orr	r7, r4, r8, lsl #14
   34934:	orr	r4, ip, r9, lsr #9
   34938:	str	r7, [r0, #-2452]	; 0xfffff66c
   3493c:	str	r1, [r0, #-2444]	; 0xfffff674
   34940:	lsl	r1, r9, #23
   34944:	str	r4, [r0, #-2440]	; 0xfffff678
   34948:	lsl	r0, r6, #30
   3494c:	add	r6, sp, #8192	; 0x2000
   34950:	orr	r5, r1, r8, lsr #9
   34954:	movw	r2, #14828	; 0x39ec
   34958:	movt	r2, #6756	; 0x1a64
   3495c:	str	r5, [r6, #-2436]	; 0xfffff67c
   34960:	mov	r3, #520	; 0x208
   34964:	ldrd	r4, [sp, #160]	; 0xa0
   34968:	movt	r3, #36039	; 0x8cc7
   3496c:	ldr	r7, [sp, #72]	; 0x48
   34970:	add	ip, sp, #8192	; 0x2000
   34974:	adds	r2, r2, r4
   34978:	adc	r3, r3, r5
   3497c:	add	r5, sp, #5632	; 0x1600
   34980:	lsr	r1, r7, #28
   34984:	adds	r2, r2, sl
   34988:	ldrd	r6, [r5, #104]	; 0x68
   3498c:	adc	r3, r3, fp
   34990:	ldrd	r4, [r5, #112]	; 0x70
   34994:	add	fp, sp, #5632	; 0x1600
   34998:	eor	r7, r7, r5
   3499c:	ldr	r5, [sp, #76]	; 0x4c
   349a0:	eor	r6, r6, r4
   349a4:	ldrd	sl, [fp, #120]	; 0x78
   349a8:	orr	r5, r0, r5, lsr #2
   349ac:	ldr	r0, [sp, #76]	; 0x4c
   349b0:	str	r5, [ip, #-2432]	; 0xfffff680
   349b4:	add	r5, sp, #8192	; 0x2000
   349b8:	eor	r6, r6, sl
   349bc:	ldr	sl, [sp, #72]	; 0x48
   349c0:	orr	r4, r1, r0, lsl #4
   349c4:	str	r4, [r5, #-2424]	; 0xfffff688
   349c8:	ldr	r4, [sp, #72]	; 0x48
   349cc:	lsl	ip, r0, #30
   349d0:	lsr	r1, r0, #28
   349d4:	eor	r7, r7, fp
   349d8:	add	fp, sp, #8192	; 0x2000
   349dc:	orr	sl, r1, sl, lsl #4
   349e0:	lsl	r0, r4, #25
   349e4:	orr	r4, ip, r4, lsr #2
   349e8:	ldr	ip, [sp, #76]	; 0x4c
   349ec:	adds	r2, r2, r6
   349f0:	str	sl, [fp, #-2420]	; 0xfffff68c
   349f4:	adc	r3, r3, r7
   349f8:	str	r4, [r5, #-2428]	; 0xfffff684
   349fc:	add	r6, sp, #8192	; 0x2000
   34a00:	ldrd	r4, [sp, #64]	; 0x40
   34a04:	orr	ip, r0, ip, lsr #7
   34a08:	ldr	sl, [sp, #76]	; 0x4c
   34a0c:	ldrd	r0, [sp, #40]	; 0x28
   34a10:	bic	r4, r4, r8
   34a14:	bic	r5, r5, r9
   34a18:	str	ip, [fp, #-2416]	; 0xfffff690
   34a1c:	and	r0, r0, r8
   34a20:	and	r1, r1, r9
   34a24:	lsl	ip, sl, #25
   34a28:	eor	fp, r5, r1
   34a2c:	eor	sl, r4, r0
   34a30:	ldrd	r4, [sp, #8]
   34a34:	ldrd	r0, [sp]
   34a38:	adds	sl, sl, r2
   34a3c:	adc	fp, fp, r3
   34a40:	add	r3, sp, #5632	; 0x1600
   34a44:	eor	r1, r1, r5
   34a48:	ldr	r5, [sp, #72]	; 0x48
   34a4c:	eor	r0, r0, r4
   34a50:	orr	r5, ip, r5, lsr #7
   34a54:	str	r5, [r6, #-2412]	; 0xfffff694
   34a58:	ldrd	r4, [r3, #128]	; 0x80
   34a5c:	ldrd	r6, [sp, #72]	; 0x48
   34a60:	ldrd	r2, [r3, #136]	; 0x88
   34a64:	and	r0, r0, r6
   34a68:	and	r1, r1, r7
   34a6c:	eor	r4, r4, r2
   34a70:	ldrd	r6, [sp, #8]
   34a74:	eor	r5, r5, r3
   34a78:	ldrd	r2, [sp]
   34a7c:	and	r2, r2, r6
   34a80:	and	r3, r3, r7
   34a84:	ldrd	r6, [sp, #48]	; 0x30
   34a88:	eor	r2, r2, r0
   34a8c:	eor	r3, r3, r1
   34a90:	adds	r6, r6, sl
   34a94:	adc	r7, r7, fp
   34a98:	strd	r6, [sp, #104]	; 0x68
   34a9c:	add	r7, sp, #5632	; 0x1600
   34aa0:	ldr	ip, [sp, #104]	; 0x68
   34aa4:	ldrd	r6, [r7, #144]	; 0x90
   34aa8:	eor	r4, r4, r6
   34aac:	eor	r5, r5, r7
   34ab0:	adds	r4, r4, r2
   34ab4:	lsr	r2, ip, #18
   34ab8:	adc	r5, r5, r3
   34abc:	adds	r0, r4, sl
   34ac0:	adc	r1, r5, fp
   34ac4:	strd	r0, [sp, #48]	; 0x30
   34ac8:	ldr	r5, [sp, #108]	; 0x6c
   34acc:	add	r4, sp, #8192	; 0x2000
   34ad0:	ldr	r1, [sp, #108]	; 0x6c
   34ad4:	lsr	r3, ip, #14
   34ad8:	mov	sl, ip
   34adc:	orr	r6, r3, r5, lsl #18
   34ae0:	mov	r7, r5
   34ae4:	orr	r1, r2, r1, lsl #14
   34ae8:	lsr	r2, r5, #18
   34aec:	str	r1, [r4, #-2408]	; 0xfffff698
   34af0:	orr	fp, r2, ip, lsl #14
   34af4:	lsr	r1, r5, #14
   34af8:	lsl	r3, ip, #23
   34afc:	add	ip, sp, #8192	; 0x2000
   34b00:	orr	r0, r1, sl, lsl #18
   34b04:	orr	r1, r3, r7, lsr #9
   34b08:	ldr	r3, [sp, #48]	; 0x30
   34b0c:	str	r1, [ip, #-2392]	; 0xfffff6a8
   34b10:	lsl	r1, r7, #23
   34b14:	ldr	r7, [sp, #52]	; 0x34
   34b18:	movw	r5, #65530	; 0xfffa
   34b1c:	str	r6, [r4, #-2400]	; 0xfffff6a0
   34b20:	lsl	r2, r3, #30
   34b24:	orr	r6, r1, sl, lsr #9
   34b28:	ldr	sl, [sp, #52]	; 0x34
   34b2c:	str	r0, [ip, #-2396]	; 0xfffff6a4
   34b30:	orr	r7, r2, r7, lsr #2
   34b34:	str	r6, [ip, #-2388]	; 0xfffff6ac
   34b38:	movw	r4, #7720	; 0x1e28
   34b3c:	str	r7, [ip, #-2384]	; 0xfffff6b0
   34b40:	movt	r4, #9059	; 0x2363
   34b44:	ldrd	r6, [sp, #88]	; 0x58
   34b48:	lsl	r1, sl, #30
   34b4c:	ldr	r0, [sp, #48]	; 0x30
   34b50:	lsr	r3, r3, #28
   34b54:	adds	r4, r4, r6
   34b58:	movt	r5, #37054	; 0x90be
   34b5c:	str	fp, [ip, #-2404]	; 0xfffff69c
   34b60:	lsr	r2, sl, #28
   34b64:	orr	fp, r3, sl, lsl #4
   34b68:	adc	r5, r5, r7
   34b6c:	str	fp, [ip, #-2376]	; 0xfffff6b8
   34b70:	orr	r7, r1, r0, lsr #2
   34b74:	mov	ip, sl
   34b78:	add	r1, sp, #5632	; 0x1600
   34b7c:	add	sl, sp, #8192	; 0x2000
   34b80:	lsl	r3, r0, #25
   34b84:	add	fp, sp, #5632	; 0x1600
   34b88:	str	r7, [sl, #-2380]	; 0xfffff6b4
   34b8c:	ldrd	r6, [r1, #152]	; 0x98
   34b90:	ldrd	r0, [r1, #160]	; 0xa0
   34b94:	eor	r7, r7, r1
   34b98:	ldr	r1, [sp, #48]	; 0x30
   34b9c:	eor	r6, r6, r0
   34ba0:	orr	r1, r2, r1, lsl #4
   34ba4:	str	r1, [sl, #-2372]	; 0xfffff6bc
   34ba8:	ldrd	r0, [sp, #64]	; 0x40
   34bac:	orr	r2, r3, ip, lsr #7
   34bb0:	str	r2, [sl, #-2368]	; 0xfffff6c0
   34bb4:	lsl	r3, ip, #25
   34bb8:	ldrd	sl, [fp, #168]	; 0xa8
   34bbc:	adds	r4, r4, r0
   34bc0:	adc	r5, r5, r1
   34bc4:	ldrd	r0, [sp, #104]	; 0x68
   34bc8:	eor	r6, r6, sl
   34bcc:	eor	r7, r7, fp
   34bd0:	ldrd	sl, [sp, #40]	; 0x28
   34bd4:	add	ip, sp, #8192	; 0x2000
   34bd8:	adds	r4, r4, r6
   34bdc:	bic	r1, fp, r1
   34be0:	ldr	fp, [sp, #48]	; 0x30
   34be4:	bic	r0, sl, r0
   34be8:	adc	r5, r5, r7
   34bec:	ldrd	r6, [sp, #72]	; 0x48
   34bf0:	orr	fp, r3, fp, lsr #7
   34bf4:	str	fp, [ip, #-2364]	; 0xfffff6c4
   34bf8:	ldrd	sl, [sp, #104]	; 0x68
   34bfc:	ldrd	r2, [sp]
   34c00:	and	fp, fp, r9
   34c04:	and	sl, sl, r8
   34c08:	eor	r1, r1, fp
   34c0c:	add	fp, sp, #5632	; 0x1600
   34c10:	eor	r6, r6, r2
   34c14:	eor	r7, r7, r3
   34c18:	eor	r0, r0, sl
   34c1c:	ldrd	r2, [fp, #176]	; 0xb0
   34c20:	ldrd	sl, [fp, #184]	; 0xb8
   34c24:	adds	r0, r0, r4
   34c28:	adc	r1, r1, r5
   34c2c:	ldrd	r4, [sp, #72]	; 0x48
   34c30:	eor	r2, r2, sl
   34c34:	eor	r3, r3, fp
   34c38:	ldrd	sl, [sp, #48]	; 0x30
   34c3c:	and	r6, r6, sl
   34c40:	and	r7, r7, fp
   34c44:	ldrd	sl, [sp]
   34c48:	and	r5, r5, fp
   34c4c:	add	fp, sp, #5632	; 0x1600
   34c50:	and	r4, r4, sl
   34c54:	eor	r5, r5, r7
   34c58:	ldrd	sl, [fp, #192]	; 0xc0
   34c5c:	eor	r4, r4, r6
   34c60:	ldrd	r6, [sp, #8]
   34c64:	eor	r2, r2, sl
   34c68:	eor	r3, r3, fp
   34c6c:	adds	r6, r6, r0
   34c70:	adc	r7, r7, r1
   34c74:	adds	r4, r4, r2
   34c78:	adc	r5, r5, r3
   34c7c:	adds	sl, r4, r0
   34c80:	strd	r6, [sp, #64]	; 0x40
   34c84:	adc	fp, r5, r1
   34c88:	strd	sl, [sp, #8]
   34c8c:	lsr	r3, r6, #18
   34c90:	ldr	fp, [sp, #64]	; 0x40
   34c94:	orr	r4, r3, r7, lsl #14
   34c98:	ldr	r5, [sp, #68]	; 0x44
   34c9c:	movw	r0, #48617	; 0xbde9
   34ca0:	str	r4, [ip, #-2360]	; 0xfffff6c8
   34ca4:	movt	r0, #56962	; 0xde82
   34ca8:	lsr	r2, fp, #14
   34cac:	mov	sl, fp
   34cb0:	orr	r6, r2, r5, lsl #18
   34cb4:	str	r6, [ip, #-2352]	; 0xfffff6d0
   34cb8:	lsl	ip, fp, #23
   34cbc:	ldr	fp, [sp, #8]
   34cc0:	add	r6, sp, #8192	; 0x2000
   34cc4:	lsr	r3, r5, #18
   34cc8:	lsr	r4, r5, #14
   34ccc:	orr	r5, r3, sl, lsl #14
   34cd0:	lsl	r2, fp, #30
   34cd4:	str	r5, [r6, #-2356]	; 0xfffff6cc
   34cd8:	lsr	r3, fp, #28
   34cdc:	ldr	r5, [sp, #12]
   34ce0:	ldr	fp, [sp, #68]	; 0x44
   34ce4:	orr	sl, r4, sl, lsl #18
   34ce8:	str	sl, [r6, #-2348]	; 0xfffff6d4
   34cec:	add	sl, sp, #8192	; 0x2000
   34cf0:	orr	r5, r2, r5, lsr #2
   34cf4:	str	r5, [r6, #-2336]	; 0xfffff6e0
   34cf8:	orr	fp, ip, fp, lsr #9
   34cfc:	ldr	ip, [sp, #68]	; 0x44
   34d00:	str	fp, [r6, #-2344]	; 0xfffff6d8
   34d04:	movw	r1, #27883	; 0x6ceb
   34d08:	ldr	r6, [sp, #12]
   34d0c:	movt	r1, #42064	; 0xa450
   34d10:	ldr	r5, [sp, #8]
   34d14:	lsl	r4, ip, #23
   34d18:	lsl	ip, r6, #30
   34d1c:	orr	r7, r3, r6, lsl #4
   34d20:	lsr	r2, r6, #28
   34d24:	str	r7, [sl, #-2328]	; 0xfffff6e8
   34d28:	ldr	r6, [sp, #64]	; 0x40
   34d2c:	orr	r7, ip, r5, lsr #2
   34d30:	ldr	ip, [sp, #12]
   34d34:	lsl	r3, r5, #25
   34d38:	str	r7, [sl, #-2332]	; 0xfffff6e4
   34d3c:	add	r7, sp, #5632	; 0x1600
   34d40:	orr	fp, r2, r5, lsl #4
   34d44:	orr	r6, r4, r6, lsr #9
   34d48:	str	fp, [sl, #-2324]	; 0xfffff6ec
   34d4c:	orr	ip, r3, ip, lsr #7
   34d50:	str	r6, [sl, #-2340]	; 0xfffff6dc
   34d54:	str	ip, [sl, #-2320]	; 0xfffff6f0
   34d58:	add	ip, sp, #8192	; 0x2000
   34d5c:	ldrd	sl, [r7, #200]	; 0xc8
   34d60:	ldrd	r6, [r7, #208]	; 0xd0
   34d64:	ldr	r2, [sp, #12]
   34d68:	eor	fp, fp, r7
   34d6c:	ldr	r7, [sp, #8]
   34d70:	eor	sl, sl, r6
   34d74:	ldrd	r4, [sp, #168]	; 0xa8
   34d78:	lsl	r3, r2, #25
   34d7c:	orr	r7, r3, r7, lsr #7
   34d80:	ldrd	r2, [sp, #72]	; 0x48
   34d84:	str	r7, [ip, #-2316]	; 0xfffff6f4
   34d88:	adds	r0, r0, r4
   34d8c:	ldrd	r6, [sp, #48]	; 0x30
   34d90:	adc	r1, r1, r5
   34d94:	ldrd	r4, [sp, #40]	; 0x28
   34d98:	eor	r7, r7, r3
   34d9c:	add	r3, sp, #5632	; 0x1600
   34da0:	eor	r6, r6, r2
   34da4:	adds	r0, r0, r4
   34da8:	ldrd	r2, [r3, #216]	; 0xd8
   34dac:	adc	r1, r1, r5
   34db0:	ldrd	r4, [sp, #64]	; 0x40
   34db4:	eor	sl, sl, r2
   34db8:	eor	fp, fp, r3
   34dbc:	ldrd	r2, [sp, #8]
   34dc0:	adds	r0, r0, sl
   34dc4:	adc	r1, r1, fp
   34dc8:	ldrd	sl, [sp, #104]	; 0x68
   34dcc:	and	r6, r6, r2
   34dd0:	and	r7, r7, r3
   34dd4:	ldrd	r2, [sp, #64]	; 0x40
   34dd8:	bic	r4, r8, r4
   34ddc:	bic	r5, r9, r5
   34de0:	and	r3, r3, fp
   34de4:	add	fp, sp, #5632	; 0x1600
   34de8:	and	r2, r2, sl
   34dec:	eor	r3, r3, r5
   34df0:	eor	r2, r2, r4
   34df4:	ldrd	r4, [fp, #224]	; 0xe0
   34df8:	ldrd	sl, [fp, #232]	; 0xe8
   34dfc:	adds	r0, r0, r2
   34e00:	adc	r1, r1, r3
   34e04:	ldrd	r2, [sp, #48]	; 0x30
   34e08:	eor	r5, r5, fp
   34e0c:	add	fp, sp, #5632	; 0x1600
   34e10:	eor	r4, r4, sl
   34e14:	ldrd	sl, [fp, #240]	; 0xf0
   34e18:	eor	r4, r4, sl
   34e1c:	eor	r5, r5, fp
   34e20:	ldrd	sl, [sp, #72]	; 0x48
   34e24:	and	r2, r2, sl
   34e28:	and	r3, r3, fp
   34e2c:	ldrd	sl, [sp]
   34e30:	eor	r2, r2, r6
   34e34:	eor	r3, r3, r7
   34e38:	movw	r6, #30997	; 0x7915
   34e3c:	adds	sl, sl, r0
   34e40:	movt	r6, #45766	; 0xb2c6
   34e44:	adc	fp, fp, r1
   34e48:	adds	r2, r2, r4
   34e4c:	strd	sl, [sp, #40]	; 0x28
   34e50:	adc	r3, r3, r5
   34e54:	lsr	ip, sl, #18
   34e58:	adds	r4, r2, r0
   34e5c:	ldrd	sl, [sp, #112]	; 0x70
   34e60:	adc	r5, r3, r1
   34e64:	ldrd	r2, [sp, #24]
   34e68:	movw	r7, #41975	; 0xa3f7
   34e6c:	ldrd	r0, [sp, #208]	; 0xd0
   34e70:	adds	sl, sl, r6
   34e74:	movt	r7, #48889	; 0xbef9
   34e78:	strd	r4, [sp]
   34e7c:	adc	fp, fp, r7
   34e80:	adds	r0, r0, r2
   34e84:	ldrd	r4, [sp, #16]
   34e88:	adc	r1, r1, r3
   34e8c:	ldrd	r2, [sp, #240]	; 0xf0
   34e90:	ldrd	r6, [sp, #144]	; 0x90
   34e94:	adds	r2, r2, r4
   34e98:	strd	sl, [sp, #192]	; 0xc0
   34e9c:	ldrd	sl, [sp, #152]	; 0x98
   34ea0:	adc	r3, r3, r5
   34ea4:	adds	r0, r0, r6
   34ea8:	add	r4, sp, #8192	; 0x2000
   34eac:	adc	r1, r1, r7
   34eb0:	adds	r2, r2, sl
   34eb4:	adc	r3, r3, fp
   34eb8:	ldrd	sl, [sp, #216]	; 0xd8
   34ebc:	ldr	r7, [sp, #44]	; 0x2c
   34ec0:	adds	sl, sl, r0
   34ec4:	adc	fp, fp, r1
   34ec8:	ldrd	r0, [sp, #248]	; 0xf8
   34ecc:	lsr	r5, sl, #6
   34ed0:	adds	r0, r0, r2
   34ed4:	ldr	r2, [sp, #44]	; 0x2c
   34ed8:	adc	r1, r1, r3
   34edc:	strd	r0, [sp, #176]	; 0xb0
   34ee0:	ldr	r1, [sp, #40]	; 0x28
   34ee4:	lsr	r6, r0, #6
   34ee8:	orr	r2, ip, r2, lsl #14
   34eec:	str	r2, [r4, #-2312]	; 0xfffff6f8
   34ef0:	lsr	r2, r7, #14
   34ef4:	add	r0, sp, #8192	; 0x2000
   34ef8:	lsr	r3, r1, #14
   34efc:	lsr	r1, r7, #18
   34f00:	orr	ip, r3, r7, lsl #18
   34f04:	str	ip, [r4, #-2304]	; 0xfffff700
   34f08:	ldr	r4, [sp, #40]	; 0x28
   34f0c:	mov	r7, r6
   34f10:	ldr	r6, [sp, #180]	; 0xb4
   34f14:	orr	r5, r5, fp, lsl #26
   34f18:	str	r5, [sp, #1120]	; 0x460
   34f1c:	lsr	r5, fp, #6
   34f20:	orr	ip, r1, r4, lsl #14
   34f24:	orr	r1, r2, r4, lsl #18
   34f28:	ldr	r2, [sp, #44]	; 0x2c
   34f2c:	lsl	r3, r4, #23
   34f30:	ldr	r4, [sp]
   34f34:	orr	r6, r7, r6, lsl #26
   34f38:	str	ip, [r0, #-2308]	; 0xfffff6fc
   34f3c:	add	r7, sp, #512	; 0x200
   34f40:	orr	r2, r3, r2, lsr #9
   34f44:	ldr	r3, [sp, #44]	; 0x2c
   34f48:	str	r1, [r0, #-2300]	; 0xfffff704
   34f4c:	lsr	r1, r4, #28
   34f50:	str	r2, [r0, #-2296]	; 0xfffff708
   34f54:	lsl	r0, r4, #30
   34f58:	lsl	ip, r3, #23
   34f5c:	add	r3, sp, #256	; 0x100
   34f60:	str	r6, [sp, #1136]	; 0x470
   34f64:	str	r5, [sp, #1124]	; 0x464
   34f68:	ldr	r6, [sp, #180]	; 0xb4
   34f6c:	ldrd	r4, [r3]
   34f70:	ldrd	r2, [sp, #32]
   34f74:	lsr	r6, r6, #6
   34f78:	str	r6, [sp, #1140]	; 0x474
   34f7c:	adds	r4, r4, r2
   34f80:	adc	r5, r5, r3
   34f84:	ldrd	r2, [r7, #-248]	; 0xffffff08
   34f88:	ldrd	r6, [sp, #56]	; 0x38
   34f8c:	adds	r2, r2, r6
   34f90:	ldr	r6, [sp, #40]	; 0x28
   34f94:	adc	r3, r3, r7
   34f98:	add	r7, sp, #8192	; 0x2000
   34f9c:	orr	r6, ip, r6, lsr #9
   34fa0:	str	r6, [r7, #-2292]	; 0xfffff70c
   34fa4:	ldr	r6, [sp, #4]
   34fa8:	ldr	ip, [sp, #4]
   34fac:	orr	ip, r0, ip, lsr #2
   34fb0:	lsl	r0, r6, #30
   34fb4:	str	ip, [r7, #-2288]	; 0xfffff710
   34fb8:	orr	ip, r1, r6, lsl #4
   34fbc:	str	ip, [r7, #-2280]	; 0xfffff718
   34fc0:	lsr	ip, r6, #28
   34fc4:	ldr	r6, [sp]
   34fc8:	lsl	r1, r6, #25
   34fcc:	ldrd	r6, [sp, #160]	; 0xa0
   34fd0:	adds	r6, r6, r4
   34fd4:	adc	r7, r7, r5
   34fd8:	ldrd	r4, [sp, #88]	; 0x58
   34fdc:	strd	r6, [sp, #16]
   34fe0:	add	r7, sp, #8192	; 0x2000
   34fe4:	ldr	r6, [sp]
   34fe8:	adds	r4, r4, r2
   34fec:	adc	r5, r5, r3
   34ff0:	strd	r4, [sp, #56]	; 0x38
   34ff4:	ldr	r5, [sp, #176]	; 0xb0
   34ff8:	add	r2, sp, #5888	; 0x1700
   34ffc:	orr	r6, r0, r6, lsr #2
   35000:	ldr	r0, [sp, #180]	; 0xb4
   35004:	str	r6, [r7, #-2284]	; 0xfffff714
   35008:	lsl	r3, r5, #3
   3500c:	ldr	r6, [sp, #176]	; 0xb0
   35010:	orr	r0, r3, r0, lsr #29
   35014:	add	r3, sp, #5632	; 0x1600
   35018:	str	r0, [r7, #-2104]	; 0xfffff7c8
   3501c:	ldrd	r4, [r3, #248]	; 0xf8
   35020:	ldrd	r2, [r2]
   35024:	eor	r5, r5, r3
   35028:	ldr	r3, [sp]
   3502c:	eor	r4, r4, r2
   35030:	orr	r3, ip, r3, lsl #4
   35034:	ldr	ip, [sp, #180]	; 0xb4
   35038:	str	r3, [r7, #-2276]	; 0xfffff71c
   3503c:	lsr	r3, r6, #19
   35040:	ldr	r6, [sp, #4]
   35044:	orr	ip, r3, ip, lsl #13
   35048:	lsl	r3, sl, #3
   3504c:	orr	r0, r3, fp, lsr #29
   35050:	lsr	r3, sl, #19
   35054:	orr	r2, r3, fp, lsl #13
   35058:	ldr	r3, [sp, #4]
   3505c:	str	ip, [r7, #-2096]	; 0xfffff7d0
   35060:	str	r0, [r7, #-2136]	; 0xfffff7a8
   35064:	str	r2, [r7, #-2128]	; 0xfffff7b0
   35068:	orr	r3, r1, r3, lsr #7
   3506c:	str	r3, [r7, #-2272]	; 0xfffff720
   35070:	add	r7, sp, #6144	; 0x1800
   35074:	ldrd	r2, [sp, #192]	; 0xc0
   35078:	lsl	r1, r6, #25
   3507c:	ldrd	r6, [r7, #-248]	; 0xffffff08
   35080:	adds	r8, r8, r2
   35084:	ldr	ip, [sp]
   35088:	adc	r9, r9, r3
   3508c:	eor	r4, r4, r6
   35090:	eor	r5, r5, r7
   35094:	ldrd	r2, [sp, #40]	; 0x28
   35098:	ldrd	r6, [sp, #104]	; 0x68
   3509c:	orr	ip, r1, ip, lsr #7
   350a0:	adds	r8, r8, r4
   350a4:	bic	r3, r7, r3
   350a8:	ldr	r7, [sp, #180]	; 0xb4
   350ac:	bic	r2, r6, r2
   350b0:	add	r6, sp, #8192	; 0x2000
   350b4:	adc	r9, r9, r5
   350b8:	lsl	r0, r7, #3
   350bc:	ldr	r7, [sp, #176]	; 0xb0
   350c0:	str	ip, [r6, #-2268]	; 0xfffff724
   350c4:	orr	r7, r0, r7, lsr #29
   350c8:	str	r7, [r6, #-2100]	; 0xfffff7cc
   350cc:	ldrd	r6, [sp, #64]	; 0x40
   350d0:	ldrd	r0, [sp, #40]	; 0x28
   350d4:	ldrd	r4, [sp, #48]	; 0x30
   350d8:	and	r0, r0, r6
   350dc:	and	r1, r1, r7
   350e0:	ldrd	r6, [sp, #8]
   350e4:	eor	r3, r3, r1
   350e8:	ldr	ip, [sp, #176]	; 0xb0
   350ec:	eor	r2, r2, r0
   350f0:	eor	r7, r7, r5
   350f4:	ldr	r5, [sp, #180]	; 0xb4
   350f8:	add	r0, sp, #8192	; 0x2000
   350fc:	eor	r6, r6, r4
   35100:	adds	r2, r2, r8
   35104:	lsr	r1, r5, #19
   35108:	adc	r3, r3, r9
   3510c:	orr	ip, r1, ip, lsl #13
   35110:	lsl	r1, fp, #3
   35114:	orr	r4, r1, sl, lsr #29
   35118:	lsr	r1, fp, #19
   3511c:	orr	r5, r1, sl, lsl #13
   35120:	str	r5, [r0, #-2124]	; 0xfffff7b4
   35124:	add	r5, sp, #6144	; 0x1800
   35128:	str	ip, [r0, #-2092]	; 0xfffff7d4
   3512c:	str	r4, [r0, #-2132]	; 0xfffff7ac
   35130:	ldrd	r0, [r5, #-240]	; 0xffffff10
   35134:	ldrd	r4, [r5, #-232]	; 0xffffff18
   35138:	ldrd	r8, [sp, #48]	; 0x30
   3513c:	eor	r0, r0, r4
   35140:	eor	r1, r1, r5
   35144:	ldrd	r4, [sp]
   35148:	and	r6, r6, r4
   3514c:	and	r7, r7, r5
   35150:	ldrd	r4, [sp, #8]
   35154:	and	r5, r5, r9
   35158:	add	r9, sp, #6144	; 0x1800
   3515c:	and	r4, r4, r8
   35160:	eor	r5, r5, r7
   35164:	ldrd	r8, [r9, #-224]	; 0xffffff20
   35168:	eor	r4, r4, r6
   3516c:	ldrd	r6, [sp, #72]	; 0x48
   35170:	eor	r0, r0, r8
   35174:	eor	r1, r1, r9
   35178:	adds	r6, r6, r2
   3517c:	adc	r7, r7, r3
   35180:	adds	r0, r0, r4
   35184:	adc	r1, r1, r5
   35188:	add	r5, sp, #6144	; 0x1800
   3518c:	strd	r6, [sp, #32]
   35190:	add	r7, sp, #1024	; 0x400
   35194:	ldrd	r8, [r5, #-88]	; 0xffffffa8
   35198:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   3519c:	ldrd	r6, [r7, #96]	; 0x60
   351a0:	eor	r8, r8, r4
   351a4:	eor	r9, r9, r5
   351a8:	eor	r8, r8, r6
   351ac:	eor	r9, r9, r7
   351b0:	ldrd	r6, [sp, #16]
   351b4:	adds	r4, r0, r2
   351b8:	adc	r5, r1, r3
   351bc:	add	r1, sp, #1024	; 0x400
   351c0:	adds	r6, r6, r8
   351c4:	strd	r4, [sp, #24]
   351c8:	adc	r7, r7, r9
   351cc:	add	r9, sp, #6144	; 0x1800
   351d0:	ldrd	r0, [r1, #112]	; 0x70
   351d4:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   351d8:	ldrd	r8, [r9, #-48]	; 0xffffffd0
   351dc:	strd	r6, [sp, #72]	; 0x48
   351e0:	eor	r4, r4, r8
   351e4:	ldrd	r6, [sp, #56]	; 0x38
   351e8:	eor	r4, r4, r0
   351ec:	eor	r5, r5, r9
   351f0:	adds	r6, r6, r4
   351f4:	eor	r5, r5, r1
   351f8:	adc	r7, r7, r5
   351fc:	strd	r6, [sp, #192]	; 0xc0
   35200:	ldr	r7, [sp, #72]	; 0x48
   35204:	lsr	ip, r6, #6
   35208:	ldr	r8, [sp, #76]	; 0x4c
   3520c:	add	r4, sp, #8192	; 0x2000
   35210:	ldr	r0, [sp, #76]	; 0x4c
   35214:	lsr	r7, r7, #6
   35218:	ldr	r2, [sp, #32]
   3521c:	orr	r8, r7, r8, lsl #26
   35220:	str	r8, [sp, #1152]	; 0x480
   35224:	lsr	r0, r0, #6
   35228:	str	r0, [sp, #1156]	; 0x484
   3522c:	ldr	r1, [sp, #196]	; 0xc4
   35230:	lsr	r3, r2, #18
   35234:	ldrd	r6, [sp, #80]	; 0x50
   35238:	lsr	r2, r2, #14
   3523c:	ldr	r9, [sp, #76]	; 0x4c
   35240:	orr	r1, ip, r1, lsl #26
   35244:	str	r1, [sp, #1168]	; 0x490
   35248:	ldrd	r0, [sp, #200]	; 0xc8
   3524c:	ldr	r8, [sp, #196]	; 0xc4
   35250:	adds	r0, r0, r6
   35254:	ldr	r6, [sp, #76]	; 0x4c
   35258:	adc	r1, r1, r7
   3525c:	ldr	r7, [sp, #72]	; 0x48
   35260:	lsr	r8, r8, #6
   35264:	str	r8, [sp, #1172]	; 0x494
   35268:	ldr	r8, [sp, #196]	; 0xc4
   3526c:	lsl	ip, r7, #3
   35270:	ldr	r5, [sp, #196]	; 0xc4
   35274:	orr	r9, ip, r9, lsr #29
   35278:	lsr	ip, r7, #19
   3527c:	ldr	r7, [sp, #192]	; 0xc0
   35280:	orr	r6, ip, r6, lsl #13
   35284:	str	r9, [r4, #-2072]	; 0xfffff7e8
   35288:	str	r6, [r4, #-2064]	; 0xfffff7f0
   3528c:	lsl	ip, r7, #3
   35290:	orr	r8, ip, r8, lsr #29
   35294:	lsr	ip, r7, #19
   35298:	add	r7, sp, #512	; 0x200
   3529c:	str	r8, [r4, #-2040]	; 0xfffff808
   352a0:	orr	r5, ip, r5, lsl #13
   352a4:	ldr	ip, [sp, #76]	; 0x4c
   352a8:	ldrd	r8, [r7, #-224]	; 0xffffff20
   352ac:	ldrd	r6, [sp, #96]	; 0x60
   352b0:	str	r5, [r4, #-2032]	; 0xfffff810
   352b4:	lsl	r4, ip, #3
   352b8:	adds	r8, r8, r6
   352bc:	lsr	ip, ip, #19
   352c0:	adc	r9, r9, r7
   352c4:	ldr	r7, [sp, #72]	; 0x48
   352c8:	add	r6, sp, #8192	; 0x2000
   352cc:	ldr	r5, [sp, #72]	; 0x48
   352d0:	orr	r7, ip, r7, lsl #13
   352d4:	ldr	ip, [sp, #196]	; 0xc4
   352d8:	str	r7, [r6, #-2060]	; 0xfffff7f4
   352dc:	orr	r5, r4, r5, lsr #29
   352e0:	ldr	r7, [sp, #192]	; 0xc0
   352e4:	lsl	r4, ip, #3
   352e8:	lsr	ip, ip, #19
   352ec:	str	r5, [r6, #-2068]	; 0xfffff7ec
   352f0:	orr	r7, ip, r7, lsl #13
   352f4:	ldr	ip, [sp, #36]	; 0x24
   352f8:	ldr	r5, [sp, #192]	; 0xc0
   352fc:	str	r7, [r6, #-2028]	; 0xfffff814
   35300:	orr	ip, r3, ip, lsl #14
   35304:	ldr	r3, [sp, #36]	; 0x24
   35308:	orr	r5, r4, r5, lsr #29
   3530c:	str	ip, [r6, #-2264]	; 0xfffff728
   35310:	ldr	ip, [sp, #32]
   35314:	orr	r4, r2, r3, lsl #18
   35318:	ldr	r2, [sp, #24]
   3531c:	str	r5, [r6, #-2036]	; 0xfffff80c
   35320:	lsr	r7, r3, #18
   35324:	str	r4, [r6, #-2256]	; 0xfffff730
   35328:	lsl	r5, ip, #23
   3532c:	lsr	r6, r3, #14
   35330:	lsl	r4, r2, #30
   35334:	lsr	ip, r2, #28
   35338:	ldrd	r2, [sp, #168]	; 0xa8
   3533c:	adds	r0, r0, r2
   35340:	adc	r1, r1, r3
   35344:	ldrd	r2, [sp, #112]	; 0x70
   35348:	adds	r2, r2, r8
   3534c:	adc	r3, r3, r9
   35350:	add	r9, sp, #6144	; 0x1800
   35354:	strd	r2, [sp, #16]
   35358:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   3535c:	ldrd	r8, [r9, #-16]
   35360:	eor	r3, r3, r9
   35364:	add	r9, sp, #1024	; 0x400
   35368:	eor	r2, r2, r8
   3536c:	ldrd	r8, [r9, #128]	; 0x80
   35370:	eor	r2, r2, r8
   35374:	ldr	r8, [sp, #32]
   35378:	eor	r3, r3, r9
   3537c:	add	r9, sp, #8192	; 0x2000
   35380:	orr	r8, r7, r8, lsl #14
   35384:	ldr	r7, [sp, #32]
   35388:	str	r8, [r9, #-2260]	; 0xfffff72c
   3538c:	ldr	r8, [sp, #36]	; 0x24
   35390:	orr	r7, r6, r7, lsl #18
   35394:	str	r7, [r9, #-2252]	; 0xfffff734
   35398:	add	r7, sp, #8192	; 0x2000
   3539c:	orr	r8, r5, r8, lsr #9
   353a0:	ldr	r5, [sp, #28]
   353a4:	str	r8, [r9, #-2248]	; 0xfffff738
   353a8:	ldr	r8, [sp, #28]
   353ac:	ldr	r9, [sp, #36]	; 0x24
   353b0:	orr	r5, r4, r5, lsr #2
   353b4:	str	r5, [r7, #-2240]	; 0xfffff740
   353b8:	lsr	r4, r8, #28
   353bc:	lsl	r5, r8, #30
   353c0:	lsl	r6, r9, #23
   353c4:	orr	r9, ip, r8, lsl #4
   353c8:	adds	r8, r0, r2
   353cc:	str	r9, [r7, #-2232]	; 0xfffff748
   353d0:	adc	r9, r1, r3
   353d4:	add	r1, sp, #6144	; 0x1800
   353d8:	ldr	r7, [sp, #24]
   353dc:	ldrd	r2, [r1, #8]
   353e0:	ldrd	r0, [r1, #16]
   353e4:	strd	r8, [sp, #200]	; 0xc8
   353e8:	add	r9, sp, #1024	; 0x400
   353ec:	eor	r2, r2, r0
   353f0:	eor	r3, r3, r1
   353f4:	ldr	r0, [sp, #24]
   353f8:	lsl	ip, r7, #25
   353fc:	ldr	r1, [sp, #32]
   35400:	add	r7, sp, #8192	; 0x2000
   35404:	ldrd	r8, [r9, #144]	; 0x90
   35408:	orr	r0, r5, r0, lsr #2
   3540c:	str	r0, [r7, #-2236]	; 0xfffff744
   35410:	orr	r1, r6, r1, lsr #9
   35414:	str	r1, [r7, #-2244]	; 0xfffff73c
   35418:	ldrd	r6, [sp, #16]
   3541c:	eor	r2, r2, r8
   35420:	eor	r3, r3, r9
   35424:	add	r8, sp, #8192	; 0x2000
   35428:	adds	r6, r6, r2
   3542c:	ldr	r9, [sp, #28]
   35430:	adc	r7, r7, r3
   35434:	strd	r6, [sp, #208]	; 0xd0
   35438:	ldr	r7, [sp, #24]
   3543c:	movw	r0, #21291	; 0x532b
   35440:	orr	r9, ip, r9, lsr #7
   35444:	movt	r0, #58226	; 0xe372
   35448:	str	r9, [r8, #-2224]	; 0xfffff750
   3544c:	movw	r1, #30962	; 0x78f2
   35450:	orr	r7, r4, r7, lsl #4
   35454:	str	r7, [r8, #-2228]	; 0xfffff74c
   35458:	add	r7, sp, #6144	; 0x1800
   3545c:	ldrd	r4, [sp, #184]	; 0xb8
   35460:	movt	r1, #50801	; 0xc671
   35464:	ldr	ip, [sp, #28]
   35468:	ldrd	r8, [r7, #-216]	; 0xffffff28
   3546c:	adds	r4, r4, r0
   35470:	ldrd	r6, [r7, #-208]	; 0xffffff30
   35474:	adc	r5, r5, r1
   35478:	ldrd	r0, [sp, #8]
   3547c:	add	r2, sp, #8192	; 0x2000
   35480:	eor	r8, r8, r6
   35484:	eor	r9, r9, r7
   35488:	ldrd	r6, [sp]
   3548c:	lsl	r3, ip, #25
   35490:	eor	r7, r7, r1
   35494:	ldr	r1, [sp, #24]
   35498:	eor	r6, r6, r0
   3549c:	orr	r1, r3, r1, lsr #7
   354a0:	str	r1, [r2, #-2220]	; 0xfffff754
   354a4:	ldrd	r0, [sp, #104]	; 0x68
   354a8:	ldr	ip, [sp, #140]	; 0x8c
   354ac:	adds	r0, r0, r4
   354b0:	adc	r1, r1, r5
   354b4:	add	r5, sp, #6144	; 0x1800
   354b8:	strd	r0, [sp, #16]
   354bc:	lsr	r3, ip, #1
   354c0:	ldrd	r4, [r5, #-200]	; 0xffffff38
   354c4:	ldrd	r0, [sp, #32]
   354c8:	eor	r8, r8, r4
   354cc:	eor	r9, r9, r5
   354d0:	ldrd	r4, [sp, #64]	; 0x40
   354d4:	bic	r0, r4, r0
   354d8:	bic	r1, r5, r1
   354dc:	ldrd	r4, [sp, #24]
   354e0:	and	r7, r7, r5
   354e4:	ldr	r5, [sp, #136]	; 0x88
   354e8:	and	r6, r6, r4
   354ec:	orr	r5, r3, r5, lsl #31
   354f0:	str	r5, [r2, #-1980]	; 0xfffff844
   354f4:	ldrd	r4, [sp, #16]
   354f8:	ldr	r2, [sp, #200]	; 0xc8
   354fc:	adds	r4, r4, r8
   35500:	adc	r5, r5, r9
   35504:	ldrd	r8, [sp, #40]	; 0x28
   35508:	lsl	ip, r2, #3
   3550c:	ldrd	r2, [sp, #32]
   35510:	strd	r4, [sp, #16]
   35514:	add	r5, sp, #6144	; 0x1800
   35518:	and	r3, r3, r9
   3551c:	ldr	r9, [sp, #200]	; 0xc8
   35520:	eor	r3, r3, r1
   35524:	add	r1, sp, #6144	; 0x1800
   35528:	and	r2, r2, r8
   3552c:	ldrd	r4, [r5, #-176]	; 0xffffff50
   35530:	lsr	r9, r9, #6
   35534:	eor	r2, r2, r0
   35538:	str	r9, [sp, #1184]	; 0x4a0
   3553c:	ldrd	r8, [r1, #-192]	; 0xffffff40
   35540:	ldrd	r0, [r1, #-184]	; 0xffffff48
   35544:	eor	r8, r8, r0
   35548:	eor	r9, r9, r1
   3554c:	ldr	r0, [sp, #208]	; 0xd0
   35550:	eor	r8, r8, r4
   35554:	ldr	r1, [sp, #204]	; 0xcc
   35558:	add	r4, sp, #8192	; 0x2000
   3555c:	eor	r9, r9, r5
   35560:	lsr	r0, r0, #6
   35564:	str	r0, [sp, #1200]	; 0x4b0
   35568:	orr	r1, ip, r1, lsr #29
   3556c:	str	r1, [r4, #-2008]	; 0xfffff828
   35570:	ldrd	r4, [sp, #8]
   35574:	ldrd	r0, [sp]
   35578:	and	r1, r1, r5
   3557c:	add	r5, sp, #6144	; 0x1800
   35580:	and	r0, r0, r4
   35584:	eor	r7, r7, r1
   35588:	eor	r6, r6, r0
   3558c:	ldrd	r0, [r5, #24]
   35590:	ldrd	r4, [r5, #32]
   35594:	eor	r1, r1, r5
   35598:	add	r5, sp, #1024	; 0x400
   3559c:	eor	r0, r0, r4
   355a0:	ldrd	r4, [r5, #152]	; 0x98
   355a4:	eor	r0, r0, r4
   355a8:	eor	r1, r1, r5
   355ac:	ldrd	r4, [sp, #16]
   355b0:	adds	r2, r2, r4
   355b4:	ldr	r4, [sp, #208]	; 0xd0
   355b8:	adc	r3, r3, r5
   355bc:	ldr	r5, [sp, #200]	; 0xc8
   355c0:	adds	r6, r6, r8
   355c4:	ldr	r8, [sp, #204]	; 0xcc
   355c8:	adc	r7, r7, r9
   355cc:	add	r9, sp, #8192	; 0x2000
   355d0:	lsr	ip, r5, #19
   355d4:	ldr	r5, [sp, #212]	; 0xd4
   355d8:	orr	r8, ip, r8, lsl #13
   355dc:	lsl	ip, r4, #3
   355e0:	str	r8, [r9, #-2000]	; 0xfffff830
   355e4:	orr	r5, ip, r5, lsr #29
   355e8:	lsr	ip, r4, #19
   355ec:	str	r5, [r9, #-1976]	; 0xfffff848
   355f0:	ldr	r4, [sp, #212]	; 0xd4
   355f4:	ldr	r5, [sp, #204]	; 0xcc
   355f8:	ldr	r8, [sp, #1184]	; 0x4a0
   355fc:	orr	r4, ip, r4, lsl #13
   35600:	str	r4, [r9, #-1968]	; 0xfffff850
   35604:	ldr	r9, [sp, #212]	; 0xd4
   35608:	orr	r8, r8, r5, lsl #26
   3560c:	ldr	r4, [sp, #1200]	; 0x4b0
   35610:	lsl	ip, r5, #3
   35614:	str	r8, [sp, #1184]	; 0x4a0
   35618:	orr	r9, r4, r9, lsl #26
   3561c:	str	r9, [sp, #1200]	; 0x4b0
   35620:	ldrd	r8, [sp, #120]	; 0x78
   35624:	add	r4, sp, #8192	; 0x2000
   35628:	adds	r0, r0, r8
   3562c:	ldr	r8, [sp, #212]	; 0xd4
   35630:	adc	r1, r1, r9
   35634:	ldr	r9, [sp, #200]	; 0xc8
   35638:	orr	r9, ip, r9, lsr #29
   3563c:	lsl	ip, r8, #3
   35640:	str	r9, [r4, #-2004]	; 0xfffff82c
   35644:	lsr	r4, r5, #19
   35648:	ldr	r9, [sp, #200]	; 0xc8
   3564c:	add	r5, sp, #8192	; 0x2000
   35650:	ldr	r8, [sp, #208]	; 0xd0
   35654:	orr	r9, r4, r9, lsl #13
   35658:	str	r9, [r5, #-1996]	; 0xfffff834
   3565c:	orr	r8, ip, r8, lsr #29
   35660:	str	r8, [r5, #-1972]	; 0xfffff84c
   35664:	ldrd	r4, [sp, #48]	; 0x30
   35668:	add	r8, sp, #8192	; 0x2000
   3566c:	ldr	r9, [sp, #212]	; 0xd4
   35670:	adds	r4, r4, r2
   35674:	adc	r5, r5, r3
   35678:	strd	r4, [sp, #56]	; 0x38
   3567c:	ldr	r5, [sp, #208]	; 0xd0
   35680:	lsr	ip, r9, #19
   35684:	add	r9, sp, #6144	; 0x1800
   35688:	orr	r5, ip, r5, lsl #13
   3568c:	str	r5, [r8, #-1964]	; 0xfffff854
   35690:	ldrd	r4, [r9, #56]	; 0x38
   35694:	ldrd	r8, [r9, #64]	; 0x40
   35698:	ldr	ip, [sp, #212]	; 0xd4
   3569c:	eor	r5, r5, r9
   356a0:	add	r9, sp, #1024	; 0x400
   356a4:	eor	r4, r4, r8
   356a8:	ldrd	r8, [r9, #168]	; 0xa8
   356ac:	lsr	ip, ip, #6
   356b0:	str	ip, [sp, #1204]	; 0x4b4
   356b4:	eor	r4, r4, r8
   356b8:	adds	r8, r6, r2
   356bc:	eor	r5, r5, r9
   356c0:	adc	r9, r7, r3
   356c4:	ldrd	r2, [sp, #184]	; 0xb8
   356c8:	strd	r8, [sp, #16]
   356cc:	ldr	r9, [sp, #204]	; 0xcc
   356d0:	adds	r0, r0, r2
   356d4:	ldrd	r6, [sp, #128]	; 0x80
   356d8:	adc	r1, r1, r3
   356dc:	lsr	r9, r9, #6
   356e0:	adds	r4, r4, r6
   356e4:	str	r9, [sp, #1188]	; 0x4a4
   356e8:	add	r9, sp, #6144	; 0x1800
   356ec:	adc	r5, r5, r7
   356f0:	add	r7, sp, #1024	; 0x400
   356f4:	ldrd	r2, [r9, #40]	; 0x28
   356f8:	adds	r4, r4, sl
   356fc:	ldrd	r8, [r9, #48]	; 0x30
   35700:	adc	r5, r5, fp
   35704:	ldrd	r6, [r7, #160]	; 0xa0
   35708:	eor	r2, r2, r8
   3570c:	eor	r3, r3, r9
   35710:	ldr	r8, [sp, #56]	; 0x38
   35714:	eor	r2, r2, r6
   35718:	adds	r6, r0, r2
   3571c:	eor	r3, r3, r7
   35720:	add	r9, sp, #6144	; 0x1800
   35724:	adc	r7, r1, r3
   35728:	add	r1, sp, #1024	; 0x400
   3572c:	strd	r6, [sp, #120]	; 0x78
   35730:	lsr	ip, r8, #18
   35734:	ldrd	r2, [r9, #72]	; 0x48
   35738:	ldrd	r8, [r9, #80]	; 0x50
   3573c:	ldrd	r0, [r1, #176]	; 0xb0
   35740:	eor	r2, r2, r8
   35744:	eor	r3, r3, r9
   35748:	eor	r2, r2, r0
   3574c:	eor	r3, r3, r1
   35750:	adds	r8, r4, r2
   35754:	ldr	r6, [sp, #56]	; 0x38
   35758:	adc	r9, r5, r3
   3575c:	strd	r8, [sp, #128]	; 0x80
   35760:	ldr	r9, [sp, #144]	; 0x90
   35764:	add	r2, sp, #8192	; 0x2000
   35768:	ldr	r0, [sp, #148]	; 0x94
   3576c:	lsr	r1, r6, #14
   35770:	ldr	r5, [sp, #148]	; 0x94
   35774:	ldr	r6, [sp, #152]	; 0x98
   35778:	lsr	r3, r9, #8
   3577c:	ldr	r7, [sp, #156]	; 0x9c
   35780:	orr	r0, r3, r0, lsl #24
   35784:	mov	r4, r9
   35788:	str	r0, [r2, #-1960]	; 0xfffff858
   3578c:	lsr	r3, r9, #1
   35790:	ldr	r0, [sp, #148]	; 0x94
   35794:	ldr	r9, [sp, #156]	; 0x9c
   35798:	orr	r5, r3, r5, lsl #31
   3579c:	lsr	r3, r6, #8
   357a0:	mov	r8, r6
   357a4:	orr	r7, r3, r7, lsl #24
   357a8:	lsr	r3, r6, #1
   357ac:	str	r7, [r2, #-1928]	; 0xfffff878
   357b0:	orr	r9, r3, r9, lsl #31
   357b4:	ldr	r7, [sp, #156]	; 0x9c
   357b8:	lsr	r3, r0, #8
   357bc:	ldr	r6, [sp, #144]	; 0x90
   357c0:	orr	r4, r3, r4, lsl #24
   357c4:	lsr	r3, r0, #1
   357c8:	ldr	r0, [sp, #152]	; 0x98
   357cc:	str	r5, [r2, #-1952]	; 0xfffff860
   357d0:	orr	r6, r3, r6, lsl #31
   357d4:	lsr	r3, r7, #8
   357d8:	orr	r8, r3, r8, lsl #24
   357dc:	lsr	r3, r7, #1
   357e0:	str	r9, [r2, #-1920]	; 0xfffff880
   357e4:	orr	r0, r3, r0, lsl #31
   357e8:	str	r4, [r2, #-1956]	; 0xfffff85c
   357ec:	str	r6, [r2, #-1948]	; 0xfffff864
   357f0:	add	r6, sp, #8192	; 0x2000
   357f4:	str	r8, [r2, #-1924]	; 0xfffff87c
   357f8:	str	r0, [r2, #-1916]	; 0xfffff884
   357fc:	ldr	r2, [sp, #120]	; 0x78
   35800:	ldr	r5, [sp, #124]	; 0x7c
   35804:	ldr	r0, [sp, #128]	; 0x80
   35808:	lsl	r3, r2, #3
   3580c:	ldr	r9, [sp, #124]	; 0x7c
   35810:	lsr	r4, r2, #6
   35814:	orr	r5, r3, r5, lsr #29
   35818:	ldr	r8, [sp, #128]	; 0x80
   3581c:	lsr	r3, r2, #19
   35820:	ldr	r2, [sp, #132]	; 0x84
   35824:	orr	r9, r3, r9, lsl #13
   35828:	lsl	r3, r0, #3
   3582c:	str	r5, [r6, #-1944]	; 0xfffff868
   35830:	str	r9, [r6, #-1936]	; 0xfffff870
   35834:	lsr	r8, r8, #6
   35838:	orr	r2, r3, r2, lsr #29
   3583c:	str	r4, [sp, #1216]	; 0x4c0
   35840:	str	r8, [sp, #1232]	; 0x4d0
   35844:	lsr	r3, r0, #19
   35848:	str	r2, [r6, #-1912]	; 0xfffff888
   3584c:	add	r9, sp, #8192	; 0x2000
   35850:	ldr	r5, [sp, #132]	; 0x84
   35854:	ldr	r8, [sp, #120]	; 0x78
   35858:	ldr	r7, [sp, #1216]	; 0x4c0
   3585c:	orr	r5, r3, r5, lsl #13
   35860:	str	r5, [r6, #-1904]	; 0xfffff890
   35864:	ldr	r6, [sp, #124]	; 0x7c
   35868:	ldr	r5, [sp, #120]	; 0x78
   3586c:	ldr	r2, [sp, #132]	; 0x84
   35870:	lsl	r3, r6, #3
   35874:	ldr	r4, [sp, #1232]	; 0x4d0
   35878:	orr	r7, r7, r6, lsl #26
   3587c:	orr	r8, r3, r8, lsr #29
   35880:	str	r7, [sp, #1216]	; 0x4c0
   35884:	lsr	r3, r6, #19
   35888:	add	r7, sp, #6144	; 0x1800
   3588c:	str	r8, [r9, #-1940]	; 0xfffff86c
   35890:	orr	r5, r3, r5, lsl #13
   35894:	str	r5, [r9, #-1932]	; 0xfffff874
   35898:	add	r9, sp, #1024	; 0x400
   3589c:	orr	r2, r4, r2, lsl #26
   358a0:	mov	r0, r6
   358a4:	str	r2, [sp, #1232]	; 0x4d0
   358a8:	ldrd	r2, [r7, #88]	; 0x58
   358ac:	lsr	r0, r0, #6
   358b0:	ldrd	r6, [r7, #96]	; 0x60
   358b4:	ldrd	r8, [r9, #184]	; 0xb8
   358b8:	ldrd	r4, [sp, #136]	; 0x88
   358bc:	eor	r2, r2, r6
   358c0:	eor	r2, r2, r8
   358c4:	eor	r3, r3, r7
   358c8:	adds	r4, r4, r2
   358cc:	eor	r3, r3, r9
   358d0:	adc	r5, r5, r3
   358d4:	add	r3, sp, #6144	; 0x1800
   358d8:	add	r7, sp, #1024	; 0x400
   358dc:	str	r0, [sp, #1220]	; 0x4c4
   358e0:	ldrd	r8, [r3, #120]	; 0x78
   358e4:	ldrd	r2, [r3, #128]	; 0x80
   358e8:	ldrd	r6, [r7, #200]	; 0xc8
   358ec:	eor	r8, r8, r2
   358f0:	eor	r9, r9, r3
   358f4:	eor	r8, r8, r6
   358f8:	ldrd	r2, [sp, #144]	; 0x90
   358fc:	ldr	r6, [sp, #132]	; 0x84
   35900:	eor	r9, r9, r7
   35904:	ldr	r7, [sp, #128]	; 0x80
   35908:	adds	r8, r8, r2
   3590c:	adc	r9, r9, r3
   35910:	ldr	r0, [sp, #132]	; 0x84
   35914:	lsl	r3, r6, #3
   35918:	orr	r7, r3, r7, lsr #29
   3591c:	lsr	r3, r6, #19
   35920:	ldr	r6, [sp, #128]	; 0x80
   35924:	lsr	r0, r0, #6
   35928:	str	r0, [sp, #1236]	; 0x4d4
   3592c:	add	r0, sp, #8192	; 0x2000
   35930:	orr	r6, r3, r6, lsl #13
   35934:	ldrd	r2, [sp, #176]	; 0xb0
   35938:	str	r7, [r0, #-1908]	; 0xfffff88c
   3593c:	str	r6, [r0, #-1900]	; 0xfffff894
   35940:	adds	r4, r4, r2
   35944:	ldrd	r6, [sp, #72]	; 0x48
   35948:	adc	r5, r5, r3
   3594c:	adds	r8, r8, r6
   35950:	adc	r9, r9, r7
   35954:	add	r7, sp, #6144	; 0x1800
   35958:	ldrd	r2, [r7, #104]	; 0x68
   3595c:	ldrd	r6, [r7, #112]	; 0x70
   35960:	eor	r3, r3, r7
   35964:	add	r7, sp, #1024	; 0x400
   35968:	eor	r2, r2, r6
   3596c:	ldrd	r6, [r7, #192]	; 0xc0
   35970:	eor	r2, r2, r6
   35974:	ldr	r6, [sp, #60]	; 0x3c
   35978:	eor	r3, r3, r7
   3597c:	orr	r6, ip, r6, lsl #14
   35980:	str	r6, [r0, #-1768]	; 0xfffff918
   35984:	ldr	r7, [sp, #60]	; 0x3c
   35988:	orr	r6, r1, r7, lsl #18
   3598c:	str	r6, [r0, #-1760]	; 0xfffff920
   35990:	ldr	r6, [sp, #56]	; 0x38
   35994:	lsr	ip, r7, #18
   35998:	lsr	r0, r7, #14
   3599c:	lsl	r1, r6, #23
   359a0:	adds	r6, r4, r2
   359a4:	adc	r7, r5, r3
   359a8:	add	r5, sp, #6144	; 0x1800
   359ac:	strd	r6, [sp, #136]	; 0x88
   359b0:	add	r7, sp, #1024	; 0x400
   359b4:	ldrd	r2, [r5, #136]	; 0x88
   359b8:	ldrd	r4, [r5, #144]	; 0x90
   359bc:	ldrd	r6, [r7, #208]	; 0xd0
   359c0:	eor	r2, r2, r4
   359c4:	eor	r3, r3, r5
   359c8:	eor	r2, r2, r6
   359cc:	ldr	r4, [sp, #56]	; 0x38
   359d0:	adds	r6, r8, r2
   359d4:	eor	r3, r3, r7
   359d8:	ldr	r8, [sp, #56]	; 0x38
   359dc:	add	r5, sp, #8192	; 0x2000
   359e0:	adc	r7, r9, r3
   359e4:	ldr	r9, [sp, #60]	; 0x3c
   359e8:	strd	r6, [sp, #144]	; 0x90
   359ec:	orr	r4, ip, r4, lsl #14
   359f0:	ldr	r7, [sp, #160]	; 0xa0
   359f4:	orr	r8, r0, r8, lsl #18
   359f8:	ldr	ip, [sp, #60]	; 0x3c
   359fc:	orr	r9, r1, r9, lsr #9
   35a00:	str	r4, [r5, #-1764]	; 0xfffff91c
   35a04:	ldr	r0, [sp, #164]	; 0xa4
   35a08:	lsr	r2, r7, #8
   35a0c:	ldr	r4, [sp, #88]	; 0x58
   35a10:	lsr	r1, r7, #1
   35a14:	ldr	r7, [sp, #92]	; 0x5c
   35a18:	lsl	r3, ip, #23
   35a1c:	str	r9, [r5, #-1752]	; 0xfffff928
   35a20:	orr	r0, r2, r0, lsl #24
   35a24:	ldr	r6, [sp, #164]	; 0xa4
   35a28:	lsr	r2, r4, #8
   35a2c:	ldr	r9, [sp, #56]	; 0x38
   35a30:	orr	r7, r2, r7, lsl #24
   35a34:	ldr	ip, [sp, #92]	; 0x5c
   35a38:	lsr	r2, r4, #1
   35a3c:	str	r0, [r5, #-1896]	; 0xfffff898
   35a40:	orr	r6, r1, r6, lsl #31
   35a44:	ldr	r0, [sp, #164]	; 0xa4
   35a48:	orr	r9, r3, r9, lsr #9
   35a4c:	str	r8, [r5, #-1756]	; 0xfffff924
   35a50:	orr	ip, r2, ip, lsl #31
   35a54:	str	r6, [r5, #-1888]	; 0xfffff8a0
   35a58:	add	r6, sp, #8192	; 0x2000
   35a5c:	str	r7, [r5, #-1864]	; 0xfffff8b8
   35a60:	lsr	r3, r0, #8
   35a64:	str	r9, [r5, #-1748]	; 0xfffff92c
   35a68:	str	ip, [r5, #-1856]	; 0xfffff8c0
   35a6c:	add	r5, sp, #6656	; 0x1a00
   35a70:	ldr	r7, [sp, #164]	; 0xa4
   35a74:	ldrd	r0, [r5, #-232]	; 0xffffff18
   35a78:	ldrd	r4, [r5, #-224]	; 0xffffff20
   35a7c:	ldr	r9, [sp, #160]	; 0xa0
   35a80:	lsr	r2, r7, #1
   35a84:	eor	r1, r1, r5
   35a88:	ldr	r5, [sp, #160]	; 0xa0
   35a8c:	ldr	r8, [sp, #92]	; 0x5c
   35a90:	eor	r0, r0, r4
   35a94:	orr	r9, r2, r9, lsl #31
   35a98:	orr	r5, r3, r5, lsl #24
   35a9c:	str	r5, [r6, #-1892]	; 0xfffff89c
   35aa0:	str	r9, [r6, #-1884]	; 0xfffff8a4
   35aa4:	lsr	r3, r8, #8
   35aa8:	ldr	ip, [sp, #88]	; 0x58
   35aac:	ldr	r9, [sp, #136]	; 0x88
   35ab0:	ldr	r7, [sp, #88]	; 0x58
   35ab4:	orr	ip, r3, ip, lsl #24
   35ab8:	str	ip, [r6, #-1860]	; 0xfffff8bc
   35abc:	add	r6, sp, #6656	; 0x1a00
   35ac0:	lsr	r3, r8, #1
   35ac4:	add	r8, sp, #8192	; 0x2000
   35ac8:	orr	r7, r3, r7, lsl #31
   35acc:	ldrd	r4, [r6, #-216]	; 0xffffff28
   35ad0:	lsl	r3, r9, #3
   35ad4:	str	r7, [r8, #-1852]	; 0xfffff8c4
   35ad8:	eor	r4, r4, r0
   35adc:	eor	r5, r5, r1
   35ae0:	ldrd	r8, [sp, #56]	; 0x38
   35ae4:	ldrd	r0, [sp, #40]	; 0x28
   35ae8:	strd	r4, [sp, #80]	; 0x50
   35aec:	add	r4, sp, #8192	; 0x2000
   35af0:	ldr	r5, [sp, #136]	; 0x88
   35af4:	bic	r9, r1, r9
   35af8:	ldr	r2, [sp, #140]	; 0x8c
   35afc:	bic	r8, r0, r8
   35b00:	ldr	r7, [sp, #144]	; 0x90
   35b04:	ldr	r1, [sp, #136]	; 0x88
   35b08:	ldr	r6, [sp, #140]	; 0x8c
   35b0c:	orr	r2, r3, r2, lsr #29
   35b10:	ldr	r0, [sp, #148]	; 0x94
   35b14:	lsr	r3, r5, #19
   35b18:	str	r2, [r4, #-1880]	; 0xfffff8a8
   35b1c:	lsr	r1, r1, #6
   35b20:	orr	r6, r3, r6, lsl #13
   35b24:	str	r1, [sp, #1248]	; 0x4e0
   35b28:	lsl	r3, r7, #3
   35b2c:	ldr	r2, [sp, #140]	; 0x8c
   35b30:	str	r6, [r4, #-1872]	; 0xfffff8b0
   35b34:	lsr	ip, r7, #6
   35b38:	orr	r0, r3, r0, lsr #29
   35b3c:	ldr	r5, [sp, #148]	; 0x94
   35b40:	str	r0, [r4, #-1848]	; 0xfffff8c8
   35b44:	lsr	r3, r7, #19
   35b48:	ldr	r4, [sp, #1248]	; 0x4e0
   35b4c:	add	r6, sp, #8192	; 0x2000
   35b50:	ldr	r7, [sp, #140]	; 0x8c
   35b54:	orr	r5, r3, r5, lsl #13
   35b58:	str	ip, [sp, #1264]	; 0x4f0
   35b5c:	orr	r2, r4, r2, lsl #26
   35b60:	ldr	ip, [sp, #136]	; 0x88
   35b64:	str	r2, [sp, #1248]	; 0x4e0
   35b68:	lsl	r3, r7, #3
   35b6c:	ldr	r2, [sp, #148]	; 0x94
   35b70:	mov	r0, r7
   35b74:	ldr	r1, [sp, #136]	; 0x88
   35b78:	orr	ip, r3, ip, lsr #29
   35b7c:	str	r5, [r6, #-1840]	; 0xfffff8d0
   35b80:	lsr	r3, r7, #19
   35b84:	ldr	r5, [sp, #144]	; 0x90
   35b88:	ldr	r4, [sp, #1264]	; 0x4f0
   35b8c:	orr	r1, r3, r1, lsl #13
   35b90:	lsl	r3, r2, #3
   35b94:	str	ip, [r6, #-1876]	; 0xfffff8ac
   35b98:	str	r1, [r6, #-1868]	; 0xfffff8b4
   35b9c:	orr	r4, r4, r2, lsl #26
   35ba0:	orr	r5, r3, r5, lsr #29
   35ba4:	str	r4, [sp, #1264]	; 0x4f0
   35ba8:	str	r5, [r6, #-1844]	; 0xfffff8cc
   35bac:	add	ip, sp, #8192	; 0x2000
   35bb0:	ldrd	r6, [sp, #32]
   35bb4:	add	r5, sp, #1024	; 0x400
   35bb8:	ldrd	r2, [sp, #56]	; 0x38
   35bbc:	ldrd	r4, [r5, #216]	; 0xd8
   35bc0:	and	r2, r2, r6
   35bc4:	and	r3, r3, r7
   35bc8:	eor	r2, r2, r8
   35bcc:	ldr	r8, [sp, #148]	; 0x94
   35bd0:	eor	r3, r3, r9
   35bd4:	ldr	r9, [sp, #144]	; 0x90
   35bd8:	lsr	r7, r0, #6
   35bdc:	ldr	r6, [sp, #148]	; 0x94
   35be0:	lsr	r1, r8, #19
   35be4:	str	r7, [sp, #1252]	; 0x4e4
   35be8:	orr	r9, r1, r9, lsl #13
   35bec:	add	r1, sp, #6144	; 0x1800
   35bf0:	str	r9, [ip, #-1836]	; 0xfffff8d4
   35bf4:	lsr	r6, r6, #6
   35bf8:	ldrd	r8, [r1, #152]	; 0x98
   35bfc:	ldrd	r0, [r1, #160]	; 0xa0
   35c00:	str	r6, [sp, #1268]	; 0x4f4
   35c04:	eor	r8, r8, r0
   35c08:	eor	r9, r9, r1
   35c0c:	ldrd	r0, [sp, #152]	; 0x98
   35c10:	eor	r8, r8, r4
   35c14:	eor	r9, r9, r5
   35c18:	add	r5, sp, #6144	; 0x1800
   35c1c:	adds	r8, r8, r0
   35c20:	ldrd	r6, [r5, #184]	; 0xb8
   35c24:	adc	r9, r9, r1
   35c28:	ldrd	r4, [r5, #192]	; 0xc0
   35c2c:	add	r1, sp, #1024	; 0x400
   35c30:	eor	r6, r6, r4
   35c34:	ldrd	r0, [r1, #232]	; 0xe8
   35c38:	eor	r7, r7, r5
   35c3c:	ldrd	r4, [sp, #192]	; 0xc0
   35c40:	eor	r6, r6, r0
   35c44:	eor	r7, r7, r1
   35c48:	adds	r8, r8, r4
   35c4c:	ldrd	r0, [sp, #160]	; 0xa0
   35c50:	adc	r9, r9, r5
   35c54:	add	r5, sp, #6144	; 0x1800
   35c58:	adds	r6, r6, r0
   35c5c:	adc	r7, r7, r1
   35c60:	ldrd	r0, [r5, #168]	; 0xa8
   35c64:	ldrd	r4, [r5, #176]	; 0xb0
   35c68:	eor	r1, r1, r5
   35c6c:	add	r5, sp, #1024	; 0x400
   35c70:	eor	r0, r0, r4
   35c74:	ldrd	r4, [r5, #224]	; 0xe0
   35c78:	eor	r0, r0, r4
   35c7c:	eor	r1, r1, r5
   35c80:	ldrd	r4, [sp, #200]	; 0xc8
   35c84:	adds	r6, r6, r4
   35c88:	adc	r7, r7, r5
   35c8c:	adds	r4, r8, r0
   35c90:	adc	r5, r9, r1
   35c94:	add	r9, sp, #6144	; 0x1800
   35c98:	strd	r4, [sp, #152]	; 0x98
   35c9c:	add	r1, sp, #1024	; 0x400
   35ca0:	ldrd	r4, [r9, #200]	; 0xc8
   35ca4:	ldrd	r8, [r9, #208]	; 0xd0
   35ca8:	ldrd	r0, [r1, #240]	; 0xf0
   35cac:	eor	r4, r4, r8
   35cb0:	ldr	r8, [sp, #16]
   35cb4:	eor	r4, r4, r0
   35cb8:	eor	r5, r5, r9
   35cbc:	eor	r5, r5, r1
   35cc0:	lsl	r1, r8, #30
   35cc4:	adds	r8, r6, r4
   35cc8:	adc	r9, r7, r5
   35ccc:	strd	r8, [sp, #160]	; 0xa0
   35cd0:	ldr	r9, [sp, #168]	; 0xa8
   35cd4:	add	r6, sp, #8192	; 0x2000
   35cd8:	ldr	r5, [sp, #172]	; 0xac
   35cdc:	ldr	r8, [sp, #20]
   35ce0:	lsr	ip, r9, #8
   35ce4:	ldr	r4, [sp, #16]
   35ce8:	orr	r5, ip, r5, lsl #24
   35cec:	lsr	ip, r9, #1
   35cf0:	ldr	r9, [sp, #172]	; 0xac
   35cf4:	orr	r8, r1, r8, lsr #2
   35cf8:	str	r5, [r6, #-1832]	; 0xfffff8d8
   35cfc:	lsr	r0, r4, #28
   35d00:	str	r8, [r6, #-1744]	; 0xfffff930
   35d04:	orr	r9, ip, r9, lsl #31
   35d08:	str	r9, [r6, #-1824]	; 0xfffff8e0
   35d0c:	ldr	ip, [sp, #112]	; 0x70
   35d10:	ldr	r4, [sp, #116]	; 0x74
   35d14:	ldr	r7, [sp, #116]	; 0x74
   35d18:	ldr	r9, [sp, #20]
   35d1c:	lsr	r1, ip, #8
   35d20:	ldr	r8, [sp, #172]	; 0xac
   35d24:	orr	r4, r1, r4, lsl #24
   35d28:	lsr	r1, ip, #1
   35d2c:	str	r4, [r6, #-1800]	; 0xfffff8f8
   35d30:	orr	r7, r1, r7, lsl #31
   35d34:	str	r7, [r6, #-1792]	; 0xfffff900
   35d38:	ldr	r7, [sp, #168]	; 0xa8
   35d3c:	orr	r4, r0, r9, lsl #4
   35d40:	lsl	r1, r9, #30
   35d44:	lsr	r0, r9, #28
   35d48:	ldr	r5, [sp, #168]	; 0xa8
   35d4c:	lsr	ip, r8, #8
   35d50:	ldr	r9, [sp, #16]
   35d54:	orr	r7, ip, r7, lsl #24
   35d58:	lsr	ip, r8, #1
   35d5c:	str	r4, [r6, #-1736]	; 0xfffff938
   35d60:	str	r7, [r6, #-1828]	; 0xfffff8dc
   35d64:	orr	r5, ip, r5, lsl #31
   35d68:	ldr	r4, [sp, #16]
   35d6c:	orr	r9, r1, r9, lsr #2
   35d70:	str	r5, [r6, #-1820]	; 0xfffff8e4
   35d74:	add	r8, sp, #8192	; 0x2000
   35d78:	str	r9, [r6, #-1740]	; 0xfffff934
   35d7c:	ldr	r6, [sp, #116]	; 0x74
   35d80:	orr	r7, r0, r4, lsl #4
   35d84:	ldr	r9, [sp, #112]	; 0x70
   35d88:	lsl	r1, r4, #25
   35d8c:	ldr	r5, [sp, #152]	; 0x98
   35d90:	lsr	ip, r6, #8
   35d94:	str	r7, [r8, #-1732]	; 0xfffff93c
   35d98:	lsr	r0, r6, #1
   35d9c:	ldr	r7, [sp, #20]
   35da0:	ldr	r4, [sp, #112]	; 0x70
   35da4:	orr	r9, ip, r9, lsl #24
   35da8:	ldr	r6, [sp, #20]
   35dac:	add	ip, sp, #8192	; 0x2000
   35db0:	str	r9, [r8, #-1796]	; 0xfffff8fc
   35db4:	ldr	r9, [sp, #156]	; 0x9c
   35db8:	orr	r4, r0, r4, lsl #31
   35dbc:	orr	r6, r1, r6, lsr #7
   35dc0:	lsl	r0, r5, #3
   35dc4:	str	r6, [r8, #-1728]	; 0xfffff940
   35dc8:	lsl	r1, r7, #25
   35dcc:	ldr	r6, [sp, #156]	; 0x9c
   35dd0:	orr	r9, r0, r9, lsr #29
   35dd4:	ldr	r7, [sp, #160]	; 0xa0
   35dd8:	lsr	r0, r5, #19
   35ddc:	str	r4, [r8, #-1788]	; 0xfffff904
   35de0:	lsr	r8, r5, #6
   35de4:	ldr	r5, [sp, #160]	; 0xa0
   35de8:	orr	r6, r0, r6, lsl #13
   35dec:	str	r8, [sp, #1280]	; 0x500
   35df0:	lsl	r0, r7, #3
   35df4:	ldr	r8, [sp, #164]	; 0xa4
   35df8:	str	r9, [ip, #-1816]	; 0xfffff8e8
   35dfc:	lsr	r5, r5, #6
   35e00:	str	r6, [ip, #-1808]	; 0xfffff8f0
   35e04:	orr	r8, r0, r8, lsr #29
   35e08:	str	r5, [sp, #1296]	; 0x510
   35e0c:	str	r8, [ip, #-1784]	; 0xfffff908
   35e10:	lsr	r0, r7, #19
   35e14:	ldr	r4, [sp, #164]	; 0xa4
   35e18:	add	r7, sp, #8192	; 0x2000
   35e1c:	ldr	r5, [sp, #156]	; 0x9c
   35e20:	ldr	r9, [sp, #1280]	; 0x500
   35e24:	ldr	r6, [sp, #16]
   35e28:	orr	r4, r0, r4, lsl #13
   35e2c:	str	r4, [ip, #-1776]	; 0xfffff910
   35e30:	orr	r8, r9, r5, lsl #26
   35e34:	ldr	r4, [sp, #152]	; 0x98
   35e38:	lsl	ip, r5, #3
   35e3c:	ldr	r5, [sp, #164]	; 0xa4
   35e40:	orr	r6, r1, r6, lsr #7
   35e44:	str	r6, [r7, #-1724]	; 0xfffff944
   35e48:	movw	r0, #24988	; 0x619c
   35e4c:	ldr	r6, [sp, #1296]	; 0x510
   35e50:	orr	r4, ip, r4, lsr #29
   35e54:	str	r8, [sp, #1280]	; 0x500
   35e58:	movt	r0, #59942	; 0xea26
   35e5c:	str	r4, [r7, #-1812]	; 0xfffff8ec
   35e60:	orr	r5, r6, r5, lsl #26
   35e64:	ldr	r7, [sp, #156]	; 0x9c
   35e68:	adds	r0, r0, sl
   35e6c:	ldr	r8, [sp, #164]	; 0xa4
   35e70:	movw	r1, #16078	; 0x3ece
   35e74:	str	r5, [sp, #1296]	; 0x510
   35e78:	movt	r1, #51751	; 0xca27
   35e7c:	ldrd	r4, [sp, #64]	; 0x40
   35e80:	adc	r1, r1, fp
   35e84:	lsr	r7, r7, #6
   35e88:	lsr	r8, r8, #6
   35e8c:	adds	r0, r0, r4
   35e90:	str	r7, [sp, #1284]	; 0x504
   35e94:	str	r8, [sp, #1300]	; 0x514
   35e98:	adc	r1, r1, r5
   35e9c:	ldrd	r6, [sp]
   35ea0:	ldrd	r8, [sp, #24]
   35ea4:	ldrd	r4, [sp, #80]	; 0x50
   35ea8:	eor	r9, r9, r7
   35eac:	add	r7, sp, #6656	; 0x1a00
   35eb0:	adds	r0, r0, r4
   35eb4:	eor	r8, r8, r6
   35eb8:	adc	r1, r1, r5
   35ebc:	ldrd	r4, [r7, #-208]	; 0xffffff30
   35ec0:	ldrd	r6, [r7, #-200]	; 0xffffff38
   35ec4:	eor	r4, r4, r6
   35ec8:	adds	r6, r0, r2
   35ecc:	eor	r5, r5, r7
   35ed0:	adc	r7, r1, r3
   35ed4:	ldrd	r2, [sp, #8]
   35ed8:	strd	r6, [sp, #96]	; 0x60
   35edc:	adds	r6, r6, r2
   35ee0:	ldrd	r0, [sp, #16]
   35ee4:	adc	r7, r7, r3
   35ee8:	ldrd	r2, [sp, #24]
   35eec:	strd	r6, [sp, #80]	; 0x50
   35ef0:	and	r8, r8, r0
   35ef4:	ldrd	r6, [sp]
   35ef8:	and	r9, r9, r1
   35efc:	ldr	ip, [sp, #84]	; 0x54
   35f00:	and	r3, r3, r7
   35f04:	ldr	r7, [sp, #80]	; 0x50
   35f08:	and	r2, r2, r6
   35f0c:	add	r6, sp, #6656	; 0x1a00
   35f10:	eor	r8, r8, r2
   35f14:	eor	r9, r9, r3
   35f18:	lsr	r2, r7, #18
   35f1c:	ldrd	r0, [r6, #-192]	; 0xffffff40
   35f20:	orr	ip, r2, ip, lsl #14
   35f24:	ldr	r2, [sp, #84]	; 0x54
   35f28:	eor	r0, r0, r4
   35f2c:	eor	r1, r1, r5
   35f30:	lsr	r3, r7, #14
   35f34:	strd	r0, [sp, #8]
   35f38:	add	r0, sp, #8192	; 0x2000
   35f3c:	orr	r4, r3, r2, lsl #18
   35f40:	mov	r5, r2
   35f44:	lsr	r1, r2, #18
   35f48:	lsl	r3, r7, #23
   35f4c:	str	ip, [r0, #-1720]	; 0xfffff948
   35f50:	mov	r6, r7
   35f54:	str	r4, [r0, #-1712]	; 0xfffff950
   35f58:	orr	r7, r1, r7, lsl #14
   35f5c:	orr	r1, r3, r5, lsr #9
   35f60:	lsl	r3, r5, #23
   35f64:	ldr	r5, [sp, #164]	; 0xa4
   35f68:	ldr	r4, [sp, #156]	; 0x9c
   35f6c:	lsr	r2, r2, #14
   35f70:	orr	ip, r2, r6, lsl #18
   35f74:	str	ip, [r0, #-1708]	; 0xfffff954
   35f78:	ldr	ip, [sp, #152]	; 0x98
   35f7c:	lsl	r2, r5, #3
   35f80:	orr	r6, r3, r6, lsr #9
   35f84:	lsr	r3, r5, #19
   35f88:	add	r5, sp, #6144	; 0x1800
   35f8c:	str	r1, [r0, #-1704]	; 0xfffff958
   35f90:	lsr	r1, r4, #19
   35f94:	str	r7, [r0, #-1716]	; 0xfffff94c
   35f98:	str	r6, [r0, #-1700]	; 0xfffff95c
   35f9c:	orr	ip, r1, ip, lsl #13
   35fa0:	ldrd	r6, [r5, #216]	; 0xd8
   35fa4:	ldr	r1, [sp, #160]	; 0xa0
   35fa8:	ldrd	r4, [r5, #224]	; 0xe0
   35fac:	str	ip, [r0, #-1804]	; 0xfffff8f4
   35fb0:	add	ip, sp, #6656	; 0x1a00
   35fb4:	eor	r7, r7, r5
   35fb8:	ldr	r5, [sp, #160]	; 0xa0
   35fbc:	orr	r1, r2, r1, lsr #29
   35fc0:	str	r1, [r0, #-1780]	; 0xfffff90c
   35fc4:	add	r1, sp, #1024	; 0x400
   35fc8:	add	r2, sp, #6400	; 0x1900
   35fcc:	orr	r5, r3, r5, lsl #13
   35fd0:	add	r3, sp, #6144	; 0x1800
   35fd4:	str	r5, [r0, #-1772]	; 0xfffff914
   35fd8:	eor	r6, r6, r4
   35fdc:	ldrd	r0, [r1, #248]	; 0xf8
   35fe0:	ldrd	r4, [sp, #88]	; 0x58
   35fe4:	eor	r6, r6, r0
   35fe8:	eor	r7, r7, r1
   35fec:	ldrd	r0, [r3, #248]	; 0xf8
   35ff0:	adds	r6, r6, r4
   35ff4:	ldrd	r2, [r2]
   35ff8:	adc	r7, r7, r5
   35ffc:	add	r5, sp, #6656	; 0x1a00
   36000:	eor	r1, r1, r3
   36004:	add	r3, sp, #1536	; 0x600
   36008:	eor	r0, r0, r2
   3600c:	ldrd	r2, [r3, #-248]	; 0xffffff08
   36010:	eor	r0, r0, r2
   36014:	eor	r1, r1, r3
   36018:	ldrd	r2, [r5, #-184]	; 0xffffff48
   3601c:	ldrd	r4, [r5, #-176]	; 0xffffff50
   36020:	eor	r2, r2, r4
   36024:	eor	r3, r3, r5
   36028:	ldrd	r4, [ip, #-168]	; 0xffffff58
   3602c:	eor	r4, r4, r2
   36030:	eor	r5, r5, r3
   36034:	ldrd	r2, [sp, #168]	; 0xa8
   36038:	strd	r4, [sp, #48]	; 0x30
   3603c:	ldrd	r4, [sp, #8]
   36040:	adds	r0, r0, r2
   36044:	adc	r1, r1, r3
   36048:	ldrd	r2, [sp, #208]	; 0xd0
   3604c:	adds	r4, r4, r8
   36050:	adc	r5, r5, r9
   36054:	add	r9, sp, #6144	; 0x1800
   36058:	strd	r4, [sp, #8]
   3605c:	adds	r6, r6, r2
   36060:	ldrd	r4, [r9, #232]	; 0xe8
   36064:	adc	r7, r7, r3
   36068:	ldrd	r8, [r9, #240]	; 0xf0
   3606c:	ldrd	r2, [sp, #120]	; 0x78
   36070:	eor	r5, r5, r9
   36074:	add	r9, sp, #1280	; 0x500
   36078:	adds	r2, r2, r0
   3607c:	eor	r4, r4, r8
   36080:	ldrd	r8, [r9]
   36084:	adc	r3, r3, r1
   36088:	add	r1, sp, #1536	; 0x600
   3608c:	strd	r2, [sp, #64]	; 0x40
   36090:	eor	r4, r4, r8
   36094:	ldrd	r2, [ip, #-248]	; 0xffffff08
   36098:	eor	r5, r5, r9
   3609c:	ldrd	r8, [ip, #-240]	; 0xffffff10
   360a0:	ldrd	r0, [r1, #-240]	; 0xffffff10
   360a4:	eor	r2, r2, r8
   360a8:	eor	r3, r3, r9
   360ac:	eor	r2, r2, r0
   360b0:	eor	r3, r3, r1
   360b4:	ldrd	r8, [sp, #96]	; 0x60
   360b8:	ldrd	r0, [sp, #8]
   360bc:	adds	r8, r8, r0
   360c0:	adc	r9, r9, r1
   360c4:	strd	r8, [sp, #88]	; 0x58
   360c8:	adds	r8, r6, r4
   360cc:	ldr	ip, [sp, #92]	; 0x5c
   360d0:	adc	r9, r7, r5
   360d4:	ldrd	r6, [sp, #64]	; 0x40
   360d8:	strd	r8, [sp, #168]	; 0xa8
   360dc:	adds	r6, r6, r2
   360e0:	ldrd	r8, [sp, #56]	; 0x38
   360e4:	adc	r7, r7, r3
   360e8:	strd	r6, [sp, #8]
   360ec:	ldrd	r6, [sp, #80]	; 0x50
   360f0:	ldrd	r0, [sp, #32]
   360f4:	and	r7, r7, r9
   360f8:	ldr	r9, [sp, #88]	; 0x58
   360fc:	ldrd	r4, [sp, #80]	; 0x50
   36100:	and	r6, r6, r8
   36104:	lsl	r2, r9, #30
   36108:	bic	r4, r0, r4
   3610c:	orr	ip, r2, ip, lsr #2
   36110:	ldr	r2, [sp, #92]	; 0x5c
   36114:	bic	r5, r1, r5
   36118:	lsr	r3, r9, #28
   3611c:	add	r0, sp, #8192	; 0x2000
   36120:	eor	r6, r6, r4
   36124:	eor	r7, r7, r5
   36128:	orr	r4, r3, r2, lsl #4
   3612c:	mov	r5, r2
   36130:	lsl	r1, r2, #30
   36134:	lsl	r3, r9, #25
   36138:	mov	r8, r9
   3613c:	lsr	r2, r2, #28
   36140:	orr	r9, r1, r9, lsr #2
   36144:	orr	r1, r3, r5, lsr #7
   36148:	lsl	r3, r5, #25
   3614c:	str	ip, [r0, #-1696]	; 0xfffff960
   36150:	orr	ip, r2, r8, lsl #4
   36154:	str	r4, [r0, #-1688]	; 0xfffff968
   36158:	orr	r4, r3, r8, lsr #7
   3615c:	str	r9, [r0, #-1692]	; 0xfffff964
   36160:	str	ip, [r0, #-1684]	; 0xfffff96c
   36164:	ldrd	r8, [sp, #24]
   36168:	str	r4, [r0, #-1676]	; 0xfffff974
   3616c:	str	r1, [r0, #-1680]	; 0xfffff970
   36170:	ldrd	r0, [sp, #16]
   36174:	ldrd	r2, [sp, #88]	; 0x58
   36178:	eor	r1, r1, r9
   3617c:	add	r9, sp, #6656	; 0x1a00
   36180:	and	r1, r1, r3
   36184:	add	r3, sp, #6656	; 0x1a00
   36188:	ldrd	r4, [r9, #-160]	; 0xffffff60
   3618c:	eor	r0, r0, r8
   36190:	ldrd	r8, [r9, #-152]	; 0xffffff68
   36194:	and	r0, r0, r2
   36198:	ldrd	r2, [r3, #-144]	; 0xffffff70
   3619c:	eor	r4, r4, r8
   361a0:	eor	r5, r5, r9
   361a4:	eor	r4, r4, r2
   361a8:	ldrd	r8, [sp, #24]
   361ac:	eor	r5, r5, r3
   361b0:	ldrd	r2, [sp, #16]
   361b4:	ldr	ip, [sp, #172]	; 0xac
   361b8:	and	r2, r2, r8
   361bc:	and	r3, r3, r9
   361c0:	eor	r0, r0, r2
   361c4:	ldrd	r8, [sp, #16]
   361c8:	eor	r1, r1, r3
   361cc:	ldrd	r2, [sp, #88]	; 0x58
   361d0:	lsr	ip, ip, #6
   361d4:	eor	r2, r2, r8
   361d8:	eor	r3, r3, r9
   361dc:	strd	r2, [sp, #64]	; 0x40
   361e0:	ldrd	r2, [sp, #88]	; 0x58
   361e4:	and	r2, r2, r8
   361e8:	and	r3, r3, r9
   361ec:	strd	r2, [sp, #104]	; 0x68
   361f0:	lsr	r9, sl, #7
   361f4:	ldr	r3, [sp, #168]	; 0xa8
   361f8:	ldr	r8, [sp, #172]	; 0xac
   361fc:	str	r9, [sp, #1320]	; 0x528
   36200:	add	r9, sp, #8192	; 0x2000
   36204:	lsr	r3, r3, #6
   36208:	orr	r8, r3, r8, lsl #26
   3620c:	str	r8, [sp, #1312]	; 0x520
   36210:	str	ip, [sp, #1316]	; 0x524
   36214:	ldr	r2, [sp, #184]	; 0xb8
   36218:	ldr	r8, [sp, #188]	; 0xbc
   3621c:	lsr	r3, r2, #8
   36220:	mov	ip, r2
   36224:	orr	r8, r3, r8, lsl #24
   36228:	lsr	r3, r2, #1
   3622c:	str	r8, [r9, #-1096]	; 0xfffffbb8
   36230:	ldr	r2, [sp, #188]	; 0xbc
   36234:	ldr	r8, [sp, #188]	; 0xbc
   36238:	orr	r2, r3, r2, lsl #31
   3623c:	str	r2, [r9, #-1088]	; 0xfffffbc0
   36240:	lsr	r3, r8, #8
   36244:	add	r2, sp, #8192	; 0x2000
   36248:	orr	ip, r3, ip, lsl #24
   3624c:	lsr	r3, r8, #1
   36250:	ldr	r8, [sp, #184]	; 0xb8
   36254:	str	ip, [r9, #-1092]	; 0xfffffbbc
   36258:	ldr	ip, [sp, #172]	; 0xac
   3625c:	orr	r8, r3, r8, lsl #31
   36260:	str	r8, [r9, #-1084]	; 0xfffffbc4
   36264:	ldr	r9, [sp, #168]	; 0xa8
   36268:	lsl	r3, r9, #3
   3626c:	mov	r8, r9
   36270:	orr	ip, r3, ip, lsr #29
   36274:	lsr	r3, r9, #19
   36278:	ldr	r9, [sp, #172]	; 0xac
   3627c:	str	ip, [r2, #-1080]	; 0xfffffbc8
   36280:	ldr	ip, [sp, #1320]	; 0x528
   36284:	orr	r9, r3, r9, lsl #13
   36288:	str	r9, [r2, #-1072]	; 0xfffffbd0
   3628c:	ldr	r2, [sp, #172]	; 0xac
   36290:	add	r9, sp, #8192	; 0x2000
   36294:	orr	ip, ip, fp, lsl #25
   36298:	str	ip, [sp, #1320]	; 0x528
   3629c:	lsr	r3, fp, #7
   362a0:	str	r3, [sp, #1324]	; 0x52c
   362a4:	lsl	ip, r2, #3
   362a8:	movw	r2, #49671	; 0xc207
   362ac:	orr	r8, ip, r8, lsr #29
   362b0:	str	r8, [r9, #-1076]	; 0xfffffbcc
   362b4:	ldrd	r8, [sp, #176]	; 0xb0
   362b8:	movt	r2, #8640	; 0x21c0
   362bc:	ldr	ip, [sp, #8]
   362c0:	movw	r3, #47303	; 0xb8c7
   362c4:	adds	r2, r2, r8
   362c8:	movt	r3, #53638	; 0xd186
   362cc:	adc	r3, r3, r9
   362d0:	ldr	r9, [sp, #12]
   362d4:	lsr	ip, ip, #6
   362d8:	orr	r9, ip, r9, lsl #26
   362dc:	str	r9, [sp, #1328]	; 0x530
   362e0:	ldrd	r8, [sp, #40]	; 0x28
   362e4:	adds	r2, r2, r8
   362e8:	adc	r3, r3, r9
   362ec:	ldr	r9, [sp, #12]
   362f0:	lsr	r9, r9, #6
   362f4:	str	r9, [sp, #1332]	; 0x534
   362f8:	ldrd	r8, [sp, #48]	; 0x30
   362fc:	adds	r2, r2, r8
   36300:	adc	r3, r3, r9
   36304:	adds	r2, r2, r6
   36308:	adc	r3, r3, r7
   3630c:	adds	r0, r0, r4
   36310:	adc	r1, r1, r5
   36314:	ldrd	r4, [sp]
   36318:	ldr	r6, [sp, #172]	; 0xac
   3631c:	adds	r4, r4, r2
   36320:	adc	r5, r5, r3
   36324:	strd	r4, [sp, #96]	; 0x60
   36328:	ldr	r7, [sp, #96]	; 0x60
   3632c:	adds	r8, r0, r2
   36330:	ldr	ip, [sp, #100]	; 0x64
   36334:	add	r0, sp, #8192	; 0x2000
   36338:	adc	r9, r1, r3
   3633c:	lsr	r6, r6, #19
   36340:	lsr	r3, r7, #18
   36344:	str	r6, [sp, #40]	; 0x28
   36348:	orr	ip, r3, ip, lsl #14
   3634c:	str	ip, [r0, #-1672]	; 0xfffff978
   36350:	ldr	r1, [sp, #100]	; 0x64
   36354:	lsr	r2, r7, #14
   36358:	ldr	ip, [sp, #96]	; 0x60
   3635c:	movw	r4, #60190	; 0xeb1e
   36360:	movt	r4, #52704	; 0xcde0
   36364:	movw	r5, #32214	; 0x7dd6
   36368:	lsr	r3, r1, #18
   3636c:	orr	r6, r2, r1, lsl #18
   36370:	orr	ip, r3, ip, lsl #14
   36374:	str	r6, [r0, #-1664]	; 0xfffff980
   36378:	str	ip, [r0, #-1668]	; 0xfffff97c
   3637c:	add	r6, sp, #8192	; 0x2000
   36380:	ldr	r0, [sp, #96]	; 0x60
   36384:	lsr	r2, r1, #14
   36388:	mov	r7, r1
   3638c:	ldr	ip, [sp, #100]	; 0x64
   36390:	movt	r5, #60122	; 0xeada
   36394:	lsl	r3, r0, #23
   36398:	orr	r1, r2, r0, lsl #18
   3639c:	str	r1, [r6, #-1660]	; 0xfffff984
   363a0:	orr	r7, r3, r7, lsr #9
   363a4:	ldrd	r0, [sp, #72]	; 0x48
   363a8:	lsl	r3, ip, #23
   363ac:	ldr	r2, [sp, #96]	; 0x60
   363b0:	adds	r0, r0, r4
   363b4:	str	r7, [r6, #-1656]	; 0xfffff988
   363b8:	adc	r1, r1, r5
   363bc:	add	r5, sp, #6656	; 0x1a00
   363c0:	orr	r2, r3, r2, lsr #9
   363c4:	str	r2, [r6, #-1652]	; 0xfffff98c
   363c8:	ldrd	r2, [r5, #-136]	; 0xffffff78
   363cc:	ldrd	r4, [r5, #-128]	; 0xffffff80
   363d0:	ldrd	r6, [sp, #32]
   363d4:	eor	r3, r3, r5
   363d8:	add	r5, sp, #6656	; 0x1a00
   363dc:	eor	r2, r2, r4
   363e0:	adds	r0, r0, r6
   363e4:	ldrd	r4, [r5, #-120]	; 0xffffff88
   363e8:	adc	r1, r1, r7
   363ec:	ldrd	r6, [sp, #56]	; 0x38
   363f0:	eor	r2, r2, r4
   363f4:	eor	r3, r3, r5
   363f8:	ldrd	r4, [sp, #96]	; 0x60
   363fc:	bic	r4, r6, r4
   36400:	adds	r6, r0, r2
   36404:	bic	r5, r7, r5
   36408:	adc	r7, r1, r3
   3640c:	ldrd	r0, [sp, #80]	; 0x50
   36410:	ldrd	r2, [sp, #96]	; 0x60
   36414:	strd	r6, [sp]
   36418:	lsl	r6, r8, #30
   3641c:	and	r2, r2, r0
   36420:	and	r3, r3, r1
   36424:	ldrd	r0, [sp]
   36428:	eor	r2, r2, r4
   3642c:	eor	r3, r3, r5
   36430:	lsr	r4, r8, #28
   36434:	adds	r0, r0, r2
   36438:	add	r2, sp, #8192	; 0x2000
   3643c:	adc	r1, r1, r3
   36440:	strd	r0, [sp]
   36444:	orr	r1, r6, r9, lsr #2
   36448:	ldrd	r6, [sp]
   3644c:	str	r1, [r2, #-1648]	; 0xfffff990
   36450:	orr	r3, r4, r9, lsl #4
   36454:	ldrd	r0, [sp, #24]
   36458:	str	r3, [r2, #-1640]	; 0xfffff998
   3645c:	lsr	r2, r9, #28
   36460:	adds	r6, r6, r0
   36464:	adc	r7, r7, r1
   36468:	lsr	r3, r6, #18
   3646c:	strd	r6, [sp, #32]
   36470:	add	r6, sp, #8192	; 0x2000
   36474:	orr	r5, r3, r7, lsl #14
   36478:	ldr	r4, [sp, #32]
   3647c:	ldr	r7, [sp, #36]	; 0x24
   36480:	lsl	r1, r9, #30
   36484:	str	r5, [r6, #-1624]	; 0xfffff9a8
   36488:	ldr	r5, [sp, #32]
   3648c:	lsr	r0, r4, #14
   36490:	lsr	r3, r7, #18
   36494:	lsr	r4, r7, #14
   36498:	orr	ip, r0, r7, lsl #18
   3649c:	str	ip, [r6, #-1616]	; 0xfffff9b0
   364a0:	orr	r7, r3, r5, lsl #14
   364a4:	orr	ip, r4, r5, lsl #18
   364a8:	lsl	r0, r5, #23
   364ac:	str	r7, [r6, #-1620]	; 0xfffff9ac
   364b0:	str	ip, [r6, #-1612]	; 0xfffff9b4
   364b4:	orr	ip, r2, r8, lsl #4
   364b8:	ldr	r5, [sp, #36]	; 0x24
   364bc:	lsl	r3, r8, #25
   364c0:	ldr	r4, [sp, #36]	; 0x24
   364c4:	orr	r7, r1, r8, lsr #2
   364c8:	ldr	r2, [sp, #32]
   364cc:	orr	r1, r3, r9, lsr #7
   364d0:	str	ip, [r6, #-1636]	; 0xfffff99c
   364d4:	add	ip, sp, #8192	; 0x2000
   364d8:	orr	r4, r0, r4, lsr #9
   364dc:	lsl	r0, r5, #23
   364e0:	add	r5, sp, #6656	; 0x1a00
   364e4:	str	r4, [r6, #-1608]	; 0xfffff9b8
   364e8:	str	r1, [r6, #-1632]	; 0xfffff9a0
   364ec:	orr	r2, r0, r2, lsr #9
   364f0:	str	r7, [r6, #-1644]	; 0xfffff994
   364f4:	lsl	r3, r9, #25
   364f8:	str	r2, [r6, #-1604]	; 0xfffff9bc
   364fc:	add	r1, sp, #6656	; 0x1a00
   36500:	ldrd	r6, [r5, #-88]	; 0xffffffa8
   36504:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   36508:	eor	r7, r7, r5
   3650c:	orr	r5, r3, r8, lsr #7
   36510:	str	r5, [ip, #-1628]	; 0xfffff9a4
   36514:	add	ip, sp, #6656	; 0x1a00
   36518:	eor	r6, r6, r4
   3651c:	ldrd	r4, [r1, #-112]	; 0xffffff90
   36520:	ldrd	r2, [ip, #-72]	; 0xffffffb8
   36524:	ldrd	r0, [r1, #-104]	; 0xffffff98
   36528:	eor	r2, r2, r6
   3652c:	eor	r3, r3, r7
   36530:	ldrd	r6, [sp, #32]
   36534:	eor	r4, r4, r0
   36538:	strd	r2, [sp, #48]	; 0x30
   3653c:	eor	r5, r5, r1
   36540:	ldrd	r2, [sp, #80]	; 0x50
   36544:	ldrd	r0, [sp, #64]	; 0x40
   36548:	bic	r6, r2, r6
   3654c:	bic	r7, r3, r7
   36550:	ldrd	r2, [ip, #-96]	; 0xffffffa0
   36554:	and	r0, r0, r8
   36558:	and	r1, r1, r9
   3655c:	eor	r2, r2, r4
   36560:	eor	r3, r3, r5
   36564:	strd	r2, [sp, #24]
   36568:	ldrd	r2, [sp, #104]	; 0x68
   3656c:	ldrd	r4, [sp, #96]	; 0x60
   36570:	eor	r0, r0, r2
   36574:	eor	r1, r1, r3
   36578:	ldrd	r2, [sp, #32]
   3657c:	and	r2, r2, r4
   36580:	and	r3, r3, r5
   36584:	eor	r4, r2, r6
   36588:	eor	r5, r3, r7
   3658c:	ldrd	r6, [sp, #24]
   36590:	ldrd	r2, [sp]
   36594:	adds	r0, r0, r6
   36598:	strd	r4, [sp, #176]	; 0xb0
   3659c:	adc	r1, r1, r7
   365a0:	ldrd	r6, [sp, #88]	; 0x58
   365a4:	adds	r2, r2, r0
   365a8:	ldr	r4, [sp, #168]	; 0xa8
   365ac:	adc	r3, r3, r1
   365b0:	eor	r7, r7, r9
   365b4:	strd	r2, [sp, #24]
   365b8:	and	r7, r7, r3
   365bc:	ldr	r3, [sp, #40]	; 0x28
   365c0:	lsl	r0, r2, #30
   365c4:	ldr	ip, [sp, #28]
   365c8:	eor	r6, r6, r8
   365cc:	orr	r3, r3, r4, lsl #13
   365d0:	add	r4, sp, #8192	; 0x2000
   365d4:	ldr	r5, [sp, #24]
   365d8:	and	r6, r6, r2
   365dc:	str	r3, [r4, #-1068]	; 0xfffffbd4
   365e0:	orr	ip, r0, ip, lsr #2
   365e4:	str	ip, [r4, #-1600]	; 0xfffff9c0
   365e8:	ldr	r0, [sp, #28]
   365ec:	lsr	r1, r5, #28
   365f0:	orr	r2, r1, r0, lsl #4
   365f4:	lsl	ip, r0, #30
   365f8:	str	r2, [r4, #-1592]	; 0xfffff9c8
   365fc:	lsr	r0, r0, #28
   36600:	add	r2, sp, #8192	; 0x2000
   36604:	mov	r4, r5
   36608:	orr	r3, r0, r4, lsl #4
   3660c:	ldr	r4, [sp, #28]
   36610:	str	r3, [r2, #-1588]	; 0xfffff9cc
   36614:	add	r3, sp, #6656	; 0x1a00
   36618:	lsl	r1, r5, #25
   3661c:	orr	r5, ip, r5, lsr #2
   36620:	orr	r4, r1, r4, lsr #7
   36624:	str	r5, [r2, #-1596]	; 0xfffff9c4
   36628:	str	r4, [r2, #-1584]	; 0xfffff9d0
   3662c:	add	r4, sp, #8192	; 0x2000
   36630:	ldrd	r0, [r3, #-64]	; 0xffffffc0
   36634:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   36638:	ldr	r5, [sp, #28]
   3663c:	eor	r1, r1, r3
   36640:	ldr	r3, [sp, #24]
   36644:	eor	r0, r0, r2
   36648:	lsl	ip, r5, #25
   3664c:	orr	r3, ip, r3, lsr #7
   36650:	str	r3, [r4, #-1580]	; 0xfffff9d4
   36654:	add	r3, sp, #6656	; 0x1a00
   36658:	ldrd	r4, [sp, #88]	; 0x58
   3665c:	add	ip, sp, #1536	; 0x600
   36660:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   36664:	and	r4, r4, r8
   36668:	eor	r4, r4, r6
   3666c:	and	r5, r5, r9
   36670:	eor	r0, r0, r2
   36674:	eor	r5, r5, r7
   36678:	adds	r0, r0, r4
   3667c:	eor	r1, r1, r3
   36680:	adc	r1, r1, r5
   36684:	add	r3, sp, #7168	; 0x1c00
   36688:	ldrd	r4, [sp, #24]
   3668c:	ldrd	r6, [sp, #24]
   36690:	eor	r4, r4, r8
   36694:	eor	r5, r5, r9
   36698:	strd	r4, [sp]
   3669c:	and	r6, r6, r8
   366a0:	ldrd	r4, [r3, #-72]	; 0xffffffb8
   366a4:	and	r7, r7, r9
   366a8:	ldrd	r2, [r3, #-64]	; 0xffffffc0
   366ac:	strd	r6, [sp, #72]	; 0x48
   366b0:	eor	r5, r5, r3
   366b4:	ldrd	r6, [ip, #-232]	; 0xffffff18
   366b8:	add	r3, sp, #7168	; 0x1c00
   366bc:	eor	r4, r4, r2
   366c0:	eor	r6, r6, r4
   366c4:	eor	r7, r7, r5
   366c8:	ldrd	r4, [r3, #-56]	; 0xffffffc8
   366cc:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   366d0:	strd	r6, [sp, #40]	; 0x28
   366d4:	ldrd	r6, [ip, #-224]	; 0xffffff20
   366d8:	lsr	ip, sl, #8
   366dc:	eor	r4, r4, r2
   366e0:	orr	r2, ip, fp, lsl #24
   366e4:	lsr	ip, sl, #1
   366e8:	eor	r5, r5, r3
   366ec:	eor	r6, r6, r4
   366f0:	orr	r4, ip, fp, lsl #31
   366f4:	lsr	ip, fp, #8
   366f8:	add	r3, sp, #8192	; 0x2000
   366fc:	eor	r7, r7, r5
   36700:	orr	r5, ip, sl, lsl #24
   36704:	strd	r6, [sp, #64]	; 0x40
   36708:	lsr	ip, fp, #1
   3670c:	ldr	r7, [sp, #8]
   36710:	orr	r6, ip, sl, lsl #31
   36714:	ldr	sl, [sp, #12]
   36718:	str	r2, [r3, #-1016]	; 0xfffffc08
   3671c:	ldr	r2, [sp, #12]
   36720:	lsl	ip, r7, #3
   36724:	str	r5, [r3, #-1012]	; 0xfffffc0c
   36728:	orr	sl, ip, sl, lsr #29
   3672c:	add	r5, sp, #7168	; 0x1c00
   36730:	lsr	ip, r7, #19
   36734:	orr	r2, ip, r2, lsl #13
   36738:	add	ip, sp, #1536	; 0x600
   3673c:	str	r4, [r3, #-1008]	; 0xfffffc10
   36740:	str	r6, [r3, #-1004]	; 0xfffffc14
   36744:	str	sl, [r3, #-1000]	; 0xfffffc18
   36748:	str	r2, [r3, #-992]	; 0xfffffc20
   3674c:	ldrd	sl, [r5, #8]
   36750:	ldrd	r4, [r5, #16]
   36754:	ldrd	r6, [ip, #-216]	; 0xffffff28
   36758:	ldr	r2, [sp, #12]
   3675c:	eor	sl, sl, r4
   36760:	eor	fp, fp, r5
   36764:	ldr	r4, [sp, #8]
   36768:	eor	r6, r6, sl
   3676c:	eor	r7, r7, fp
   36770:	strd	r6, [sp, #104]	; 0x68
   36774:	lsl	ip, r2, #3
   36778:	ldr	r6, [sp, #8]
   3677c:	orr	r4, ip, r4, lsr #29
   36780:	ldrd	sl, [sp, #192]	; 0xc0
   36784:	lsr	ip, r2, #19
   36788:	ldr	r7, [sp, #280]	; 0x118
   3678c:	movw	r5, #20351	; 0x4f7f
   36790:	str	r4, [r3, #-996]	; 0xfffffc1c
   36794:	orr	r6, ip, r6, lsl #13
   36798:	movw	r4, #53624	; 0xd178
   3679c:	str	r6, [r3, #-988]	; 0xfffffc24
   367a0:	movt	r4, #61038	; 0xee6e
   367a4:	ldrd	r2, [sp, #56]	; 0x38
   367a8:	adds	r4, r4, sl
   367ac:	add	r7, r7, #128	; 0x80
   367b0:	movt	r5, #62845	; 0xf57d
   367b4:	str	r7, [sp, #280]	; 0x118
   367b8:	ldrd	r6, [sp, #48]	; 0x30
   367bc:	adc	r5, r5, fp
   367c0:	adds	r4, r4, r2
   367c4:	ldrd	sl, [sp, #176]	; 0xb0
   367c8:	adc	r5, r5, r3
   367cc:	adds	r4, r4, r6
   367d0:	adc	r5, r5, r7
   367d4:	ldrd	r6, [sp, #16]
   367d8:	adds	r4, r4, sl
   367dc:	movw	r2, #28602	; 0x6fba
   367e0:	adc	r5, r5, fp
   367e4:	adds	r6, r6, r4
   367e8:	adc	r7, r7, r5
   367ec:	adds	sl, r0, r4
   367f0:	adc	fp, r1, r5
   367f4:	ldrd	r4, [sp, #96]	; 0x60
   367f8:	strd	r6, [sp, #56]	; 0x38
   367fc:	movt	r2, #29207	; 0x7217
   36800:	bic	r7, r5, r7
   36804:	ldr	r5, [sp, #56]	; 0x38
   36808:	ldrd	r0, [sp, #200]	; 0xc8
   3680c:	bic	r6, r4, r6
   36810:	strd	r6, [sp, #16]
   36814:	add	r7, sp, #8192	; 0x2000
   36818:	ldr	r6, [sp, #60]	; 0x3c
   3681c:	adds	r2, r2, r0
   36820:	lsr	r0, r5, #18
   36824:	movw	r3, #26538	; 0x67aa
   36828:	movt	r3, #1776	; 0x6f0
   3682c:	orr	r6, r0, r6, lsl #14
   36830:	ldr	r0, [sp, #60]	; 0x3c
   36834:	str	r6, [r7, #-1576]	; 0xfffff9d8
   36838:	adc	r3, r3, r1
   3683c:	ldr	r6, [sp, #56]	; 0x38
   36840:	lsr	r1, r5, #14
   36844:	orr	r4, r1, r0, lsl #18
   36848:	lsr	ip, r0, #18
   3684c:	lsr	r0, r0, #14
   36850:	str	r4, [r7, #-1568]	; 0xfffff9e0
   36854:	orr	r5, r0, r6, lsl #18
   36858:	orr	r4, ip, r6, lsl #14
   3685c:	lsl	r1, r6, #23
   36860:	ldr	r6, [sp, #60]	; 0x3c
   36864:	str	r4, [r7, #-1572]	; 0xfffff9dc
   36868:	add	ip, sp, #8192	; 0x2000
   3686c:	str	r5, [r7, #-1564]	; 0xfffff9e4
   36870:	add	r5, sp, #6656	; 0x1a00
   36874:	orr	r6, r1, r6, lsr #9
   36878:	str	r6, [r7, #-1560]	; 0xfffff9e8
   3687c:	ldr	r7, [sp, #60]	; 0x3c
   36880:	lsl	r1, r7, #23
   36884:	ldrd	r6, [r5, #-40]	; 0xffffffd8
   36888:	ldrd	r4, [r5, #-32]	; 0xffffffe0
   3688c:	eor	r7, r7, r5
   36890:	ldr	r5, [sp, #56]	; 0x38
   36894:	eor	r6, r6, r4
   36898:	orr	r5, r1, r5, lsr #9
   3689c:	str	r5, [ip, #-1556]	; 0xfffff9ec
   368a0:	add	r5, sp, #6656	; 0x1a00
   368a4:	ldrd	r0, [sp, #80]	; 0x50
   368a8:	ldrd	r4, [r5, #-24]	; 0xffffffe8
   368ac:	adds	r2, r2, r0
   368b0:	adc	r3, r3, r1
   368b4:	ldrd	r0, [sp, #32]
   368b8:	eor	r6, r6, r4
   368bc:	eor	r7, r7, r5
   368c0:	adds	r6, r6, r2
   368c4:	ldrd	r4, [sp, #56]	; 0x38
   368c8:	adc	r7, r7, r3
   368cc:	ldrd	r2, [sp, #16]
   368d0:	and	r4, r4, r0
   368d4:	and	r5, r5, r1
   368d8:	eor	r4, r4, r2
   368dc:	eor	r5, r5, r3
   368e0:	adds	r0, r6, r4
   368e4:	lsl	r2, sl, #30
   368e8:	adc	r1, r7, r5
   368ec:	ldrd	r4, [sp, #88]	; 0x58
   368f0:	strd	r0, [sp, #16]
   368f4:	lsr	r3, sl, #28
   368f8:	adds	r0, r0, r4
   368fc:	orr	r6, r3, fp, lsl #4
   36900:	adc	r1, r1, r5
   36904:	strd	r0, [sp, #80]	; 0x50
   36908:	orr	r5, r2, fp, lsr #2
   3690c:	ldr	r3, [sp, #80]	; 0x50
   36910:	str	r5, [ip, #-1552]	; 0xfffff9f0
   36914:	lsl	ip, fp, #30
   36918:	orr	r4, ip, sl, lsr #2
   3691c:	ldr	ip, [sp, #84]	; 0x54
   36920:	add	r7, sp, #8192	; 0x2000
   36924:	lsr	r2, r3, #18
   36928:	lsl	r1, sl, #25
   3692c:	lsr	r0, fp, #28
   36930:	orr	ip, r2, ip, lsl #14
   36934:	ldr	r2, [sp, #84]	; 0x54
   36938:	str	r6, [r7, #-1544]	; 0xfffff9f8
   3693c:	orr	r6, r1, fp, lsr #7
   36940:	str	r6, [r7, #-1536]	; 0xfffffa00
   36944:	lsr	r3, r3, #14
   36948:	ldr	r6, [sp, #80]	; 0x50
   3694c:	orr	r5, r0, sl, lsl #4
   36950:	str	r4, [r7, #-1548]	; 0xfffff9f4
   36954:	lsl	r0, fp, #25
   36958:	orr	r4, r3, r2, lsl #18
   3695c:	lsr	r1, r2, #18
   36960:	lsr	r2, r2, #14
   36964:	str	ip, [r7, #-1528]	; 0xfffffa08
   36968:	orr	ip, r0, sl, lsr #7
   3696c:	orr	r0, r1, r6, lsl #14
   36970:	orr	r1, r2, r6, lsl #18
   36974:	ldr	r2, [sp, #84]	; 0x54
   36978:	lsl	r3, r6, #23
   3697c:	ldr	r6, [sp, #84]	; 0x54
   36980:	str	ip, [r7, #-1532]	; 0xfffffa04
   36984:	ldr	ip, [sp, #80]	; 0x50
   36988:	orr	r2, r3, r2, lsr #9
   3698c:	str	r2, [r7, #-1512]	; 0xfffffa18
   36990:	add	r2, sp, #8192	; 0x2000
   36994:	str	r4, [r7, #-1520]	; 0xfffffa10
   36998:	lsl	r3, r6, #23
   3699c:	str	r0, [r7, #-1524]	; 0xfffffa0c
   369a0:	orr	ip, r3, ip, lsr #9
   369a4:	str	r1, [r7, #-1516]	; 0xfffffa14
   369a8:	movw	r4, #39078	; 0x98a6
   369ac:	str	r5, [r7, #-1540]	; 0xfffff9fc
   369b0:	add	r7, sp, #6656	; 0x1a00
   369b4:	str	ip, [r2, #-1508]	; 0xfffffa1c
   369b8:	add	ip, sp, #6656	; 0x1a00
   369bc:	ldrd	r0, [r7, #-16]
   369c0:	movt	r4, #41672	; 0xa2c8
   369c4:	ldrd	r6, [r7, #-8]
   369c8:	movw	r5, #32197	; 0x7dc5
   369cc:	ldrd	r2, [ip]
   369d0:	movt	r5, #2659	; 0xa63
   369d4:	eor	r0, r0, r6
   369d8:	eor	r1, r1, r7
   369dc:	eor	r2, r2, r0
   369e0:	ldrd	r6, [sp]
   369e4:	eor	r3, r3, r1
   369e8:	strd	r2, [sp]
   369ec:	ldrd	r2, [sp, #208]	; 0xd0
   369f0:	and	r6, r6, sl
   369f4:	ldrd	r0, [sp, #72]	; 0x48
   369f8:	and	r7, r7, fp
   369fc:	adds	r2, r2, r4
   36a00:	adc	r3, r3, r5
   36a04:	eor	r6, r6, r0
   36a08:	ldrd	r4, [ip, #8]
   36a0c:	eor	r7, r7, r1
   36a10:	ldrd	r0, [ip, #16]
   36a14:	eor	r4, r4, r0
   36a18:	eor	r5, r5, r1
   36a1c:	ldrd	r0, [sp]
   36a20:	adds	r0, r0, r6
   36a24:	adc	r1, r1, r7
   36a28:	strd	r0, [sp]
   36a2c:	ldrd	r6, [sp, #96]	; 0x60
   36a30:	ldrd	r0, [ip, #24]
   36a34:	adds	r6, r6, r2
   36a38:	adc	r7, r7, r3
   36a3c:	eor	r0, r0, r4
   36a40:	strd	r6, [sp, #96]	; 0x60
   36a44:	eor	r1, r1, r5
   36a48:	ldrd	r6, [sp, #56]	; 0x38
   36a4c:	ldrd	r4, [sp, #32]
   36a50:	strd	r0, [sp, #48]	; 0x30
   36a54:	ldrd	r2, [sp, #80]	; 0x50
   36a58:	ldrd	r0, [sp, #80]	; 0x50
   36a5c:	and	r2, r2, r6
   36a60:	and	r3, r3, r7
   36a64:	bic	r0, r4, r0
   36a68:	ldrd	r6, [sp]
   36a6c:	bic	r1, r5, r1
   36a70:	ldrd	r4, [sp, #16]
   36a74:	eor	r2, r2, r0
   36a78:	eor	r3, r3, r1
   36a7c:	adds	r4, r4, r6
   36a80:	adc	r5, r5, r7
   36a84:	ldrd	r6, [sp, #96]	; 0x60
   36a88:	strd	r4, [sp, #88]	; 0x58
   36a8c:	ldrd	r4, [sp, #48]	; 0x30
   36a90:	adds	r4, r4, r6
   36a94:	adc	r5, r5, r7
   36a98:	adds	r0, r4, r2
   36a9c:	adc	r1, r5, r3
   36aa0:	strd	r0, [sp, #16]
   36aa4:	ldrd	r4, [sp, #16]
   36aa8:	ldr	r1, [sp, #88]	; 0x58
   36aac:	adds	r4, r4, r8
   36ab0:	add	r8, sp, #8192	; 0x2000
   36ab4:	adc	r5, r5, r9
   36ab8:	ldr	r9, [sp, #92]	; 0x5c
   36abc:	strd	r4, [sp, #96]	; 0x60
   36ac0:	lsr	r3, r1, #28
   36ac4:	ldr	r4, [sp, #88]	; 0x58
   36ac8:	lsl	r2, r1, #30
   36acc:	ldr	r5, [sp, #92]	; 0x5c
   36ad0:	orr	ip, r3, r9, lsl #4
   36ad4:	mov	r0, r9
   36ad8:	str	ip, [r8, #-1496]	; 0xfffffa28
   36adc:	lsl	r3, r4, #25
   36ae0:	lsl	r1, r9, #30
   36ae4:	orr	ip, r3, r0, lsr #7
   36ae8:	ldr	r3, [sp, #96]	; 0x60
   36aec:	orr	r5, r2, r5, lsr #2
   36af0:	str	r5, [r8, #-1504]	; 0xfffffa20
   36af4:	orr	r5, r1, r4, lsr #2
   36af8:	str	r5, [r8, #-1500]	; 0xfffffa24
   36afc:	ldr	r5, [sp, #100]	; 0x64
   36b00:	lsr	r2, r9, #28
   36b04:	orr	r9, r2, r4, lsl #4
   36b08:	lsl	r1, r0, #25
   36b0c:	lsr	r2, r3, #18
   36b10:	str	r9, [r8, #-1492]	; 0xfffffa2c
   36b14:	str	ip, [r8, #-1488]	; 0xfffffa30
   36b18:	orr	r4, r1, r4, lsr #7
   36b1c:	orr	r5, r2, r5, lsl #14
   36b20:	str	r4, [r8, #-1484]	; 0xfffffa34
   36b24:	str	r5, [r8, #-1480]	; 0xfffffa38
   36b28:	add	r0, sp, #8192	; 0x2000
   36b2c:	ldr	r8, [sp, #100]	; 0x64
   36b30:	lsr	r3, r3, #14
   36b34:	ldrd	r6, [sp, #24]
   36b38:	add	r5, sp, #6656	; 0x1a00
   36b3c:	ldr	r2, [sp, #96]	; 0x60
   36b40:	orr	ip, r3, r8, lsl #18
   36b44:	str	ip, [r0, #-1472]	; 0xfffffa40
   36b48:	ldrd	r0, [sp, #88]	; 0x58
   36b4c:	eor	r7, r7, fp
   36b50:	eor	r6, r6, sl
   36b54:	lsl	ip, r2, #23
   36b58:	and	r7, r7, r1
   36b5c:	ldr	r1, [sp, #96]	; 0x60
   36b60:	ldrd	r2, [r5, #32]
   36b64:	and	r6, r6, r0
   36b68:	ldrd	r4, [r5, #40]	; 0x28
   36b6c:	add	r0, sp, #8192	; 0x2000
   36b70:	lsr	r9, r8, #18
   36b74:	lsr	r8, r8, #14
   36b78:	orr	r1, r9, r1, lsl #14
   36b7c:	eor	r2, r2, r4
   36b80:	eor	r3, r3, r5
   36b84:	ldrd	r4, [sp, #24]
   36b88:	str	r1, [r0, #-1476]	; 0xfffffa3c
   36b8c:	ldr	r1, [sp, #96]	; 0x60
   36b90:	and	r4, r4, sl
   36b94:	ldr	r9, [sp, #100]	; 0x64
   36b98:	eor	r4, r4, r6
   36b9c:	and	r5, r5, fp
   36ba0:	ldr	r6, [sp, #96]	; 0x60
   36ba4:	orr	r1, r8, r1, lsl #18
   36ba8:	ldr	r8, [sp, #100]	; 0x64
   36bac:	str	r1, [r0, #-1468]	; 0xfffffa44
   36bb0:	add	r1, sp, #6656	; 0x1a00
   36bb4:	eor	r5, r5, r7
   36bb8:	add	r7, sp, #8192	; 0x2000
   36bbc:	orr	r8, ip, r8, lsr #9
   36bc0:	str	r8, [r0, #-1464]	; 0xfffffa48
   36bc4:	ldrd	r0, [r1, #48]	; 0x30
   36bc8:	lsl	ip, r9, #23
   36bcc:	ldrd	r8, [sp, #120]	; 0x78
   36bd0:	orr	r6, ip, r6, lsr #9
   36bd4:	eor	r2, r2, r0
   36bd8:	str	r6, [r7, #-1460]	; 0xfffffa4c
   36bdc:	adds	r2, r2, r4
   36be0:	ldrd	r6, [sp, #16]
   36be4:	eor	r3, r3, r1
   36be8:	movw	r0, #3502	; 0xdae
   36bec:	movt	r0, #48889	; 0xbef9
   36bf0:	adc	r3, r3, r5
   36bf4:	movw	r1, #38916	; 0x9804
   36bf8:	adds	r0, r0, r8
   36bfc:	movt	r1, #4415	; 0x113f
   36c00:	add	r5, sp, #6656	; 0x1a00
   36c04:	adc	r1, r1, r9
   36c08:	adds	r6, r6, r2
   36c0c:	adc	r7, r7, r3
   36c10:	add	r3, sp, #6656	; 0x1a00
   36c14:	ldrd	r8, [r5, #56]	; 0x38
   36c18:	ldrd	r4, [r5, #64]	; 0x40
   36c1c:	ldrd	r2, [r3, #72]	; 0x48
   36c20:	eor	r8, r8, r4
   36c24:	eor	r9, r9, r5
   36c28:	ldrd	r4, [sp, #32]
   36c2c:	eor	r8, r8, r2
   36c30:	strd	r6, [sp, #16]
   36c34:	eor	r9, r9, r3
   36c38:	ldrd	r6, [sp, #96]	; 0x60
   36c3c:	adds	r0, r0, r4
   36c40:	ldrd	r2, [sp, #56]	; 0x38
   36c44:	adc	r1, r1, r5
   36c48:	ldrd	r4, [sp, #96]	; 0x60
   36c4c:	adds	r8, r8, r0
   36c50:	bic	r6, r2, r6
   36c54:	bic	r7, r3, r7
   36c58:	ldrd	r2, [sp, #80]	; 0x50
   36c5c:	adc	r9, r9, r1
   36c60:	ldrd	r0, [sp, #24]
   36c64:	and	r4, r4, r2
   36c68:	and	r5, r5, r3
   36c6c:	eor	r4, r4, r6
   36c70:	eor	r5, r5, r7
   36c74:	adds	r6, r8, r4
   36c78:	movw	r4, #18203	; 0x471b
   36c7c:	adc	r7, r9, r5
   36c80:	strd	r6, [sp, #120]	; 0x78
   36c84:	ldrd	r8, [sp, #120]	; 0x78
   36c88:	movt	r4, #4892	; 0x131c
   36c8c:	ldr	r7, [sp, #16]
   36c90:	movw	r5, #2869	; 0xb35
   36c94:	adds	r8, r8, r0
   36c98:	ldr	r6, [sp, #20]
   36c9c:	adc	r9, r9, r1
   36ca0:	strd	r8, [sp, #32]
   36ca4:	lsr	r1, r8, #18
   36ca8:	ldr	r8, [sp, #32]
   36cac:	ldr	ip, [sp, #36]	; 0x24
   36cb0:	lsl	r2, r7, #30
   36cb4:	lsr	r3, r7, #28
   36cb8:	add	r7, sp, #8192	; 0x2000
   36cbc:	orr	r6, r2, r6, lsr #2
   36cc0:	lsr	r2, r8, #14
   36cc4:	orr	r0, r2, ip, lsl #18
   36cc8:	str	r6, [r7, #-1456]	; 0xfffffa50
   36ccc:	orr	r9, r1, r9, lsl #14
   36cd0:	str	r0, [r7, #-1424]	; 0xfffffa70
   36cd4:	str	r9, [r7, #-1432]	; 0xfffffa68
   36cd8:	add	r9, sp, #8192	; 0x2000
   36cdc:	ldr	r7, [sp, #20]
   36ce0:	lsl	r0, r8, #23
   36ce4:	lsr	r6, ip, #18
   36ce8:	lsr	ip, ip, #14
   36cec:	movt	r5, #7025	; 0x1b71
   36cf0:	orr	r8, r3, r7, lsl #4
   36cf4:	str	r8, [r9, #-1448]	; 0xfffffa58
   36cf8:	ldr	r8, [sp, #32]
   36cfc:	lsl	r1, r7, #30
   36d00:	lsr	r2, r7, #28
   36d04:	ldr	r7, [sp, #16]
   36d08:	orr	r8, r6, r8, lsl #14
   36d0c:	str	r8, [r9, #-1428]	; 0xfffffa6c
   36d10:	ldr	r6, [sp, #32]
   36d14:	lsl	r3, r7, #25
   36d18:	ldr	r8, [sp, #36]	; 0x24
   36d1c:	ldr	r7, [sp, #36]	; 0x24
   36d20:	orr	r6, ip, r6, lsl #18
   36d24:	ldr	ip, [sp, #16]
   36d28:	str	r6, [r9, #-1420]	; 0xfffffa74
   36d2c:	ldr	r6, [sp, #32]
   36d30:	orr	r7, r0, r7, lsr #9
   36d34:	orr	ip, r1, ip, lsr #2
   36d38:	ldr	r1, [sp, #16]
   36d3c:	lsl	r0, r8, #23
   36d40:	str	r7, [r9, #-1416]	; 0xfffffa78
   36d44:	str	ip, [r9, #-1452]	; 0xfffffa54
   36d48:	orr	r6, r0, r6, lsr #9
   36d4c:	orr	r1, r2, r1, lsl #4
   36d50:	ldr	r2, [sp, #20]
   36d54:	str	r1, [r9, #-1444]	; 0xfffffa5c
   36d58:	add	ip, sp, #8192	; 0x2000
   36d5c:	str	r6, [r9, #-1412]	; 0xfffffa7c
   36d60:	orr	r2, r3, r2, lsr #7
   36d64:	str	r2, [r9, #-1440]	; 0xfffffa60
   36d68:	ldrd	r8, [sp, #128]	; 0x80
   36d6c:	ldr	r3, [sp, #20]
   36d70:	adds	r4, r4, r8
   36d74:	ldrd	r6, [sp, #88]	; 0x58
   36d78:	adc	r5, r5, r9
   36d7c:	add	r9, sp, #6656	; 0x1a00
   36d80:	lsl	r1, r3, #25
   36d84:	eor	r6, r6, sl
   36d88:	ldrd	r2, [r9, #104]	; 0x68
   36d8c:	eor	r7, r7, fp
   36d90:	ldrd	r8, [r9, #112]	; 0x70
   36d94:	eor	r3, r3, r9
   36d98:	ldr	r9, [sp, #16]
   36d9c:	eor	r2, r2, r8
   36da0:	orr	r9, r1, r9, lsr #7
   36da4:	add	r1, sp, #6656	; 0x1a00
   36da8:	str	r9, [ip, #-1436]	; 0xfffffa64
   36dac:	add	ip, sp, #6656	; 0x1a00
   36db0:	ldrd	r8, [r1, #80]	; 0x50
   36db4:	ldrd	r0, [r1, #88]	; 0x58
   36db8:	eor	r8, r8, r0
   36dbc:	eor	r9, r9, r1
   36dc0:	ldrd	r0, [sp, #16]
   36dc4:	and	r0, r0, r6
   36dc8:	and	r1, r1, r7
   36dcc:	ldrd	r6, [sp, #56]	; 0x38
   36dd0:	strd	r0, [sp, #24]
   36dd4:	adds	r6, r6, r4
   36dd8:	ldrd	r0, [sp, #88]	; 0x58
   36ddc:	adc	r7, r7, r5
   36de0:	strd	r6, [sp, #56]	; 0x38
   36de4:	add	r6, sp, #6656	; 0x1a00
   36de8:	and	r0, r0, sl
   36dec:	and	r1, r1, fp
   36df0:	ldrd	r4, [r6, #120]	; 0x78
   36df4:	ldrd	r6, [sp, #32]
   36df8:	eor	r4, r4, r2
   36dfc:	eor	r5, r5, r3
   36e00:	ldrd	r2, [sp, #80]	; 0x50
   36e04:	strd	r4, [sp, #48]	; 0x30
   36e08:	bic	r6, r2, r6
   36e0c:	bic	r7, r3, r7
   36e10:	ldrd	r4, [sp, #32]
   36e14:	ldrd	r2, [sp, #96]	; 0x60
   36e18:	and	r4, r4, r2
   36e1c:	and	r5, r5, r3
   36e20:	ldrd	r2, [ip, #96]	; 0x60
   36e24:	eor	r4, r4, r6
   36e28:	eor	r5, r5, r7
   36e2c:	add	ip, sp, #8192	; 0x2000
   36e30:	eor	r2, r2, r8
   36e34:	eor	r3, r3, r9
   36e38:	strd	r2, [sp]
   36e3c:	ldrd	r2, [sp, #24]
   36e40:	ldrd	r8, [sp, #56]	; 0x38
   36e44:	eor	r0, r0, r2
   36e48:	eor	r1, r1, r3
   36e4c:	ldrd	r2, [sp, #48]	; 0x30
   36e50:	ldrd	r6, [sp]
   36e54:	adds	r2, r2, r8
   36e58:	adc	r3, r3, r9
   36e5c:	adds	r0, r0, r6
   36e60:	adc	r1, r1, r7
   36e64:	ldrd	r6, [sp, #120]	; 0x78
   36e68:	adds	r8, r2, r4
   36e6c:	adc	r9, r3, r5
   36e70:	adds	r6, r6, r0
   36e74:	adc	r7, r7, r1
   36e78:	strd	r8, [sp, #24]
   36e7c:	adds	r8, r8, sl
   36e80:	lsl	r0, r6, #30
   36e84:	adc	r9, r9, fp
   36e88:	strd	r8, [sp, #56]	; 0x38
   36e8c:	ldr	sl, [sp, #56]	; 0x38
   36e90:	orr	fp, r0, r7, lsr #2
   36e94:	ldr	r5, [sp, #60]	; 0x3c
   36e98:	lsr	r3, r6, #28
   36e9c:	str	fp, [ip, #-1408]	; 0xfffffa80
   36ea0:	lsl	r4, r7, #30
   36ea4:	ldr	fp, [sp, #60]	; 0x3c
   36ea8:	lsr	r1, sl, #18
   36eac:	lsr	r2, sl, #14
   36eb0:	add	sl, sp, #8192	; 0x2000
   36eb4:	orr	r0, r3, r7, lsl #4
   36eb8:	orr	r5, r1, r5, lsl #14
   36ebc:	str	r0, [ip, #-1400]	; 0xfffffa88
   36ec0:	orr	r1, r2, fp, lsl #18
   36ec4:	lsr	r0, fp, #18
   36ec8:	str	r1, [sl, #-1376]	; 0xfffffaa0
   36ecc:	lsr	r1, fp, #14
   36ed0:	orr	fp, r4, r6, lsr #2
   36ed4:	str	fp, [sl, #-1404]	; 0xfffffa84
   36ed8:	lsr	ip, r7, #28
   36edc:	ldr	fp, [sp, #56]	; 0x38
   36ee0:	orr	r4, ip, r6, lsl #4
   36ee4:	str	r5, [sl, #-1384]	; 0xfffffa98
   36ee8:	lsl	r3, r6, #25
   36eec:	ldr	r5, [sp, #56]	; 0x38
   36ef0:	movw	r8, #32132	; 0x7d84
   36ef4:	orr	fp, r0, fp, lsl #14
   36ef8:	ldr	ip, [sp, #56]	; 0x38
   36efc:	ldr	r0, [sp, #60]	; 0x3c
   36f00:	movt	r8, #8964	; 0x2304
   36f04:	lsl	r2, r5, #23
   36f08:	str	r4, [sl, #-1396]	; 0xfffffa8c
   36f0c:	orr	r5, r3, r7, lsr #7
   36f10:	orr	ip, r1, ip, lsl #18
   36f14:	str	r5, [sl, #-1392]	; 0xfffffa90
   36f18:	orr	r0, r2, r0, lsr #9
   36f1c:	str	ip, [sl, #-1372]	; 0xfffffaa4
   36f20:	lsl	r3, r7, #25
   36f24:	str	r0, [sl, #-1368]	; 0xfffffaa8
   36f28:	add	ip, sp, #8192	; 0x2000
   36f2c:	ldr	r1, [sp, #60]	; 0x3c
   36f30:	movw	r9, #30709	; 0x77f5
   36f34:	ldrd	r4, [sp, #16]
   36f38:	movt	r9, #10459	; 0x28db
   36f3c:	str	fp, [sl, #-1380]	; 0xfffffa9c
   36f40:	ldrd	sl, [sp, #88]	; 0x58
   36f44:	lsl	r2, r1, #23
   36f48:	ldr	r0, [sp, #56]	; 0x38
   36f4c:	eor	r5, r5, fp
   36f50:	orr	fp, r3, r6, lsr #7
   36f54:	add	r3, sp, #6656	; 0x1a00
   36f58:	str	fp, [ip, #-1388]	; 0xfffffa94
   36f5c:	orr	r0, r2, r0, lsr #9
   36f60:	eor	r4, r4, sl
   36f64:	ldrd	sl, [r3, #128]	; 0x80
   36f68:	and	r4, r4, r6
   36f6c:	ldrd	r2, [r3, #136]	; 0x88
   36f70:	and	r5, r5, r7
   36f74:	str	r0, [ip, #-1364]	; 0xfffffaac
   36f78:	add	ip, sp, #6656	; 0x1a00
   36f7c:	eor	sl, sl, r2
   36f80:	eor	fp, fp, r3
   36f84:	ldrd	r0, [sp, #16]
   36f88:	ldrd	r2, [sp, #88]	; 0x58
   36f8c:	and	r0, r0, r2
   36f90:	and	r1, r1, r3
   36f94:	ldrd	r2, [sp, #136]	; 0x88
   36f98:	adds	r2, r2, r8
   36f9c:	adc	r3, r3, r9
   36fa0:	add	r9, sp, #6656	; 0x1a00
   36fa4:	strd	r2, [sp, #48]	; 0x30
   36fa8:	ldrd	r2, [r9, #152]	; 0x98
   36fac:	ldrd	r8, [r9, #160]	; 0xa0
   36fb0:	eor	r2, r2, r8
   36fb4:	eor	r3, r3, r9
   36fb8:	ldrd	r8, [ip, #144]	; 0x90
   36fbc:	eor	r8, r8, sl
   36fc0:	eor	r9, r9, fp
   36fc4:	ldrd	sl, [sp, #48]	; 0x30
   36fc8:	strd	r8, [sp, #120]	; 0x78
   36fcc:	eor	r8, r0, r4
   36fd0:	eor	r9, r1, r5
   36fd4:	ldrd	r0, [sp, #80]	; 0x50
   36fd8:	ldrd	r4, [ip, #168]	; 0xa8
   36fdc:	adds	sl, sl, r0
   36fe0:	strd	r8, [sp]
   36fe4:	adc	fp, fp, r1
   36fe8:	ldrd	r8, [sp, #96]	; 0x60
   36fec:	ldrd	r0, [sp, #32]
   36ff0:	eor	r2, r2, r4
   36ff4:	strd	sl, [sp, #48]	; 0x30
   36ff8:	eor	r3, r3, r5
   36ffc:	ldrd	sl, [sp, #56]	; 0x38
   37000:	ldrd	r4, [sp, #56]	; 0x38
   37004:	and	sl, sl, r0
   37008:	and	fp, fp, r1
   3700c:	bic	r4, r8, r4
   37010:	ldrd	r0, [sp]
   37014:	bic	r5, r9, r5
   37018:	ldrd	r8, [sp, #120]	; 0x78
   3701c:	eor	r4, r4, sl
   37020:	eor	r5, r5, fp
   37024:	adds	r0, r0, r8
   37028:	ldrd	sl, [sp, #24]
   3702c:	adc	r1, r1, r9
   37030:	ldrd	r8, [sp, #48]	; 0x30
   37034:	adds	r2, r2, r8
   37038:	add	r8, sp, #8192	; 0x2000
   3703c:	adc	r3, r3, r9
   37040:	adds	sl, sl, r0
   37044:	adc	fp, fp, r1
   37048:	adds	r0, r2, r4
   3704c:	adc	r1, r3, r5
   37050:	ldrd	r4, [sp, #88]	; 0x58
   37054:	ldrd	r2, [sp, #16]
   37058:	lsl	ip, fp, #30
   3705c:	strd	r0, [sp, #24]
   37060:	adds	r0, r0, r4
   37064:	adc	r1, r1, r5
   37068:	eor	r2, r2, r6
   3706c:	strd	r0, [sp, #80]	; 0x50
   37070:	eor	r3, r3, r7
   37074:	strd	r2, [sp]
   37078:	lsr	r3, sl, #28
   3707c:	orr	r9, r3, fp, lsl #4
   37080:	ldr	r3, [sp, #80]	; 0x50
   37084:	orr	r4, ip, sl, lsr #2
   37088:	ldr	ip, [sp, #84]	; 0x54
   3708c:	lsl	r2, sl, #30
   37090:	lsr	r0, fp, #28
   37094:	orr	r5, r2, fp, lsr #2
   37098:	lsr	r2, r3, #18
   3709c:	orr	ip, r2, ip, lsl #14
   370a0:	ldr	r2, [sp, #84]	; 0x54
   370a4:	lsl	r1, sl, #25
   370a8:	lsr	r3, r3, #14
   370ac:	str	r5, [r8, #-1360]	; 0xfffffab0
   370b0:	orr	r5, r0, sl, lsl #4
   370b4:	str	r9, [r8, #-1352]	; 0xfffffab8
   370b8:	orr	r9, r1, fp, lsr #7
   370bc:	str	r4, [r8, #-1356]	; 0xfffffab4
   370c0:	orr	r4, r3, r2, lsl #18
   370c4:	str	r5, [r8, #-1348]	; 0xfffffabc
   370c8:	lsl	r0, fp, #25
   370cc:	str	r9, [r8, #-1344]	; 0xfffffac0
   370d0:	mov	r5, r2
   370d4:	str	ip, [r8, #-1336]	; 0xfffffac8
   370d8:	add	ip, sp, #8192	; 0x2000
   370dc:	str	r4, [r8, #-1328]	; 0xfffffad0
   370e0:	lsr	r1, r2, #18
   370e4:	ldr	r8, [sp, #80]	; 0x50
   370e8:	lsr	r2, r2, #14
   370ec:	orr	r9, r0, sl, lsr #7
   370f0:	str	r9, [ip, #-1340]	; 0xfffffac4
   370f4:	add	r9, sp, #8192	; 0x2000
   370f8:	lsl	r3, r8, #23
   370fc:	orr	r0, r1, r8, lsl #14
   37100:	orr	r1, r2, r8, lsl #18
   37104:	str	r0, [ip, #-1332]	; 0xfffffacc
   37108:	str	r1, [ip, #-1324]	; 0xfffffad4
   3710c:	orr	r2, r3, r5, lsr #9
   37110:	str	r2, [ip, #-1320]	; 0xfffffad8
   37114:	lsl	ip, r5, #23
   37118:	add	r5, sp, #6656	; 0x1a00
   3711c:	orr	r8, ip, r8, lsr #9
   37120:	add	ip, sp, #6656	; 0x1a00
   37124:	str	r8, [r9, #-1316]	; 0xfffffadc
   37128:	ldrd	r0, [r5, #176]	; 0xb0
   3712c:	ldrd	r4, [r5, #184]	; 0xb8
   37130:	ldrd	r8, [ip, #192]	; 0xc0
   37134:	eor	r0, r0, r4
   37138:	eor	r1, r1, r5
   3713c:	ldrd	r2, [sp, #16]
   37140:	eor	r8, r8, r0
   37144:	ldrd	r4, [sp]
   37148:	eor	r9, r9, r1
   3714c:	ldrd	r0, [sp, #144]	; 0x90
   37150:	and	r2, r2, r6
   37154:	strd	r8, [sp]
   37158:	movw	r8, #9363	; 0x2493
   3715c:	movt	r8, #16583	; 0x40c7
   37160:	and	r3, r3, r7
   37164:	adds	r8, r8, r0
   37168:	and	r4, r4, sl
   3716c:	and	r5, r5, fp
   37170:	movw	r9, #43899	; 0xab7b
   37174:	movt	r9, #13002	; 0x32ca
   37178:	eor	r4, r4, r2
   3717c:	adc	r9, r9, r1
   37180:	eor	r5, r5, r3
   37184:	ldrd	r0, [ip, #208]	; 0xd0
   37188:	ldrd	r2, [ip, #200]	; 0xc8
   3718c:	eor	r2, r2, r0
   37190:	eor	r3, r3, r1
   37194:	ldrd	r0, [sp]
   37198:	adds	r0, r0, r4
   3719c:	adc	r1, r1, r5
   371a0:	ldrd	r4, [sp, #96]	; 0x60
   371a4:	strd	r0, [sp]
   371a8:	adds	r4, r4, r8
   371ac:	ldrd	r0, [sp, #80]	; 0x50
   371b0:	adc	r5, r5, r9
   371b4:	ldrd	r8, [ip, #216]	; 0xd8
   371b8:	strd	r4, [sp, #48]	; 0x30
   371bc:	add	ip, sp, #8192	; 0x2000
   371c0:	ldrd	r4, [sp, #32]
   371c4:	eor	r2, r2, r8
   371c8:	eor	r3, r3, r9
   371cc:	ldrd	r8, [sp, #56]	; 0x38
   371d0:	bic	r0, r4, r0
   371d4:	bic	r1, r5, r1
   371d8:	strd	r0, [sp, #96]	; 0x60
   371dc:	ldrd	r0, [sp, #80]	; 0x50
   371e0:	ldrd	r4, [sp, #24]
   371e4:	and	r0, r0, r8
   371e8:	and	r1, r1, r9
   371ec:	ldrd	r8, [sp]
   371f0:	adds	r4, r4, r8
   371f4:	adc	r5, r5, r9
   371f8:	ldrd	r8, [sp, #96]	; 0x60
   371fc:	strd	r4, [sp, #88]	; 0x58
   37200:	ldrd	r4, [sp, #48]	; 0x30
   37204:	eor	r0, r0, r8
   37208:	eor	r1, r1, r9
   3720c:	adds	r2, r2, r4
   37210:	eor	r4, sl, r6
   37214:	adc	r3, r3, r5
   37218:	adds	r8, r2, r0
   3721c:	adc	r9, r3, r1
   37220:	strd	r8, [sp, #24]
   37224:	ldr	r9, [sp, #88]	; 0x58
   37228:	eor	r5, fp, r7
   3722c:	ldrd	r0, [sp, #24]
   37230:	lsl	r2, r9, #30
   37234:	lsr	r3, r9, #28
   37238:	ldrd	r8, [sp, #16]
   3723c:	adds	r0, r0, r8
   37240:	adc	r1, r1, r9
   37244:	ldr	r9, [sp, #92]	; 0x5c
   37248:	strd	r0, [sp, #96]	; 0x60
   3724c:	orr	r9, r2, r9, lsr #2
   37250:	str	r9, [ip, #-1312]	; 0xfffffae0
   37254:	ldr	r0, [sp, #92]	; 0x5c
   37258:	ldr	r8, [sp, #88]	; 0x58
   3725c:	orr	r1, r3, r0, lsl #4
   37260:	str	r1, [ip, #-1304]	; 0xfffffae8
   37264:	lsr	r1, r0, #28
   37268:	lsl	r2, r0, #30
   3726c:	orr	r0, r1, r8, lsl #4
   37270:	ldr	r1, [sp, #92]	; 0x5c
   37274:	lsl	r3, r8, #25
   37278:	orr	r9, r2, r8, lsr #2
   3727c:	ldr	r2, [sp, #92]	; 0x5c
   37280:	orr	r1, r3, r1, lsr #7
   37284:	ldr	r3, [sp, #96]	; 0x60
   37288:	str	r9, [ip, #-1308]	; 0xfffffae4
   3728c:	ldr	r9, [sp, #100]	; 0x64
   37290:	str	r1, [ip, #-1296]	; 0xfffffaf0
   37294:	lsl	r1, r2, #25
   37298:	lsr	r2, r3, #18
   3729c:	str	r0, [ip, #-1300]	; 0xfffffaec
   372a0:	orr	r8, r1, r8, lsr #7
   372a4:	orr	r9, r2, r9, lsl #14
   372a8:	str	r8, [ip, #-1292]	; 0xfffffaf4
   372ac:	lsr	r3, r3, #14
   372b0:	str	r9, [ip, #-1288]	; 0xfffffaf8
   372b4:	add	r1, sp, #8192	; 0x2000
   372b8:	ldr	ip, [sp, #100]	; 0x64
   372bc:	orr	r0, r3, ip, lsl #18
   372c0:	ldr	r3, [sp, #96]	; 0x60
   372c4:	str	r0, [r1, #-1280]	; 0xfffffb00
   372c8:	add	r1, sp, #6656	; 0x1a00
   372cc:	lsr	r9, ip, #18
   372d0:	lsr	r8, ip, #14
   372d4:	lsl	ip, r3, #23
   372d8:	ldrd	r2, [r1, #224]	; 0xe0
   372dc:	ldrd	r0, [r1, #232]	; 0xe8
   372e0:	eor	r2, r2, r0
   372e4:	eor	r3, r3, r1
   372e8:	ldrd	r0, [sp, #88]	; 0x58
   372ec:	and	r0, r0, r4
   372f0:	and	r1, r1, r5
   372f4:	strd	r0, [sp, #16]
   372f8:	add	r0, sp, #8192	; 0x2000
   372fc:	ldr	r1, [sp, #96]	; 0x60
   37300:	and	r4, sl, r6
   37304:	and	r5, fp, r7
   37308:	orr	r1, r9, r1, lsl #14
   3730c:	str	r1, [r0, #-1284]	; 0xfffffafc
   37310:	ldr	r1, [sp, #96]	; 0x60
   37314:	ldr	r9, [sp, #100]	; 0x64
   37318:	orr	r1, r8, r1, lsl #18
   3731c:	ldr	r8, [sp, #100]	; 0x64
   37320:	str	r1, [r0, #-1276]	; 0xfffffb04
   37324:	add	r1, sp, #6656	; 0x1a00
   37328:	orr	r8, ip, r8, lsr #9
   3732c:	lsl	ip, r9, #23
   37330:	str	r8, [r0, #-1272]	; 0xfffffb08
   37334:	ldrd	r0, [r1, #240]	; 0xf0
   37338:	ldrd	r8, [sp, #16]
   3733c:	eor	r2, r2, r0
   37340:	eor	r3, r3, r1
   37344:	eor	r4, r4, r8
   37348:	eor	r5, r5, r9
   3734c:	ldr	r9, [sp, #96]	; 0x60
   37350:	adds	r2, r2, r4
   37354:	add	r0, sp, #8192	; 0x2000
   37358:	adc	r3, r3, r5
   3735c:	ldrd	r4, [sp, #152]	; 0x98
   37360:	add	r8, sp, #6912	; 0x1b00
   37364:	orr	r9, ip, r9, lsr #9
   37368:	str	r9, [r0, #-1268]	; 0xfffffb0c
   3736c:	add	r9, sp, #6656	; 0x1a00
   37370:	movw	r0, #48828	; 0xbebc
   37374:	movt	r0, #5577	; 0x15c9
   37378:	movw	r1, #48650	; 0xbe0a
   3737c:	adds	r0, r0, r4
   37380:	movt	r1, #15518	; 0x3c9e
   37384:	adc	r1, r1, r5
   37388:	ldrd	r4, [r9, #248]	; 0xf8
   3738c:	ldrd	r8, [r8]
   37390:	eor	r4, r4, r8
   37394:	eor	r5, r5, r9
   37398:	ldrd	r8, [sp, #24]
   3739c:	adds	r8, r8, r2
   373a0:	adc	r9, r9, r3
   373a4:	strd	r8, [sp, #24]
   373a8:	ldrd	r2, [sp, #32]
   373ac:	add	r8, sp, #7168	; 0x1c00
   373b0:	adds	r2, r2, r0
   373b4:	adc	r3, r3, r1
   373b8:	ldrd	r0, [sp, #56]	; 0x38
   373bc:	strd	r2, [sp]
   373c0:	ldrd	r2, [r8, #-248]	; 0xffffff08
   373c4:	ldrd	r8, [sp, #96]	; 0x60
   373c8:	eor	r2, r2, r4
   373cc:	eor	r3, r3, r5
   373d0:	bic	r8, r0, r8
   373d4:	bic	r9, r1, r9
   373d8:	ldrd	r4, [sp, #96]	; 0x60
   373dc:	ldrd	r0, [sp, #80]	; 0x50
   373e0:	and	r4, r4, r0
   373e4:	and	r5, r5, r1
   373e8:	ldrd	r0, [sp]
   373ec:	eor	r4, r4, r8
   373f0:	eor	r5, r5, r9
   373f4:	adds	r2, r2, r0
   373f8:	adc	r3, r3, r1
   373fc:	ldr	r1, [sp, #24]
   37400:	adds	r8, r2, r4
   37404:	ldr	r2, [sp, #28]
   37408:	ldr	r4, [sp, #28]
   3740c:	adc	r9, r3, r5
   37410:	lsl	r0, r1, #30
   37414:	add	r3, sp, #8192	; 0x2000
   37418:	orr	r2, r0, r2, lsr #2
   3741c:	ldr	r0, [sp, #24]
   37420:	lsr	r1, r1, #28
   37424:	str	r2, [r3, #-1264]	; 0xfffffb10
   37428:	orr	r5, r1, r4, lsl #4
   3742c:	lsl	r2, r4, #30
   37430:	lsr	r1, r4, #28
   37434:	mov	ip, r4
   37438:	adds	r4, r8, r6
   3743c:	add	r6, sp, #8192	; 0x2000
   37440:	str	r5, [r3, #-1256]	; 0xfffffb18
   37444:	adc	r5, r9, r7
   37448:	lsl	r3, r0, #25
   3744c:	strd	r4, [sp, #32]
   37450:	orr	r7, r1, r0, lsl #4
   37454:	orr	r5, r2, r0, lsr #2
   37458:	ldr	r0, [sp, #28]
   3745c:	orr	ip, r3, ip, lsr #7
   37460:	str	r5, [r6, #-1260]	; 0xfffffb14
   37464:	ldr	r4, [sp, #24]
   37468:	ldr	r5, [sp, #32]
   3746c:	lsl	r1, r0, #25
   37470:	str	r7, [r6, #-1252]	; 0xfffffb1c
   37474:	str	ip, [r6, #-1248]	; 0xfffffb20
   37478:	orr	r4, r1, r4, lsr #7
   3747c:	lsr	ip, r5, #14
   37480:	str	r4, [r6, #-1244]	; 0xfffffb24
   37484:	lsr	r6, r5, #18
   37488:	add	r5, sp, #7168	; 0x1c00
   3748c:	ldrd	r2, [sp, #88]	; 0x58
   37490:	ldrd	r0, [r5, #-240]	; 0xffffff10
   37494:	ldrd	r4, [r5, #-232]	; 0xffffff18
   37498:	eor	r3, r3, fp
   3749c:	eor	r2, r2, sl
   374a0:	ldr	r7, [sp, #36]	; 0x24
   374a4:	eor	r0, r0, r4
   374a8:	eor	r1, r1, r5
   374ac:	ldrd	r4, [sp, #24]
   374b0:	orr	r7, r6, r7, lsl #14
   374b4:	and	r5, r5, r3
   374b8:	ldr	r3, [sp, #36]	; 0x24
   374bc:	and	r4, r4, r2
   374c0:	add	r2, sp, #8192	; 0x2000
   374c4:	strd	r4, [sp]
   374c8:	orr	r6, ip, r3, lsl #18
   374cc:	str	r7, [r2, #-1240]	; 0xfffffb28
   374d0:	str	r6, [r2, #-1232]	; 0xfffffb30
   374d4:	lsr	r7, r3, #18
   374d8:	ldr	r2, [sp, #32]
   374dc:	lsr	r6, r3, #14
   374e0:	add	r3, sp, #7168	; 0x1c00
   374e4:	ldrd	r4, [sp, #88]	; 0x58
   374e8:	lsl	ip, r2, #23
   374ec:	ldrd	r2, [r3, #-224]	; 0xffffff20
   374f0:	and	r4, r4, sl
   374f4:	and	r5, r5, fp
   374f8:	eor	r0, r0, r2
   374fc:	eor	r1, r1, r3
   37500:	ldrd	r2, [sp]
   37504:	eor	r2, r2, r4
   37508:	ldr	r4, [sp, #32]
   3750c:	eor	r3, r3, r5
   37510:	add	r5, sp, #8192	; 0x2000
   37514:	adds	r2, r2, r0
   37518:	orr	r4, r7, r4, lsl #14
   3751c:	str	r4, [r5, #-1236]	; 0xfffffb2c
   37520:	ldr	r7, [sp, #32]
   37524:	adc	r3, r3, r1
   37528:	ldr	r4, [sp, #36]	; 0x24
   3752c:	adds	r0, r2, r8
   37530:	adc	r1, r3, r9
   37534:	add	r9, sp, #7168	; 0x1c00
   37538:	orr	r7, r6, r7, lsl #18
   3753c:	str	r7, [r5, #-1228]	; 0xfffffb34
   37540:	orr	r4, ip, r4, lsr #9
   37544:	str	r4, [r5, #-1224]	; 0xfffffb38
   37548:	ldr	r5, [sp, #36]	; 0x24
   3754c:	add	r7, sp, #8192	; 0x2000
   37550:	ldr	r6, [sp, #32]
   37554:	strd	r0, [sp, #16]
   37558:	lsl	ip, r5, #23
   3755c:	add	r5, sp, #7168	; 0x1c00
   37560:	orr	r6, ip, r6, lsr #9
   37564:	str	r6, [r7, #-1220]	; 0xfffffb3c
   37568:	ldrd	r2, [r5, #-216]	; 0xffffff28
   3756c:	ldrd	r4, [r5, #-208]	; 0xffffff30
   37570:	ldrd	r6, [sp, #160]	; 0xa0
   37574:	ldrd	r8, [r9, #-200]	; 0xffffff38
   37578:	eor	r2, r2, r4
   3757c:	movw	r4, #3404	; 0xd4c
   37580:	movt	r4, #39952	; 0x9c10
   37584:	ldrd	r0, [sp, #56]	; 0x38
   37588:	adds	r4, r4, r6
   3758c:	eor	r3, r3, r5
   37590:	movw	r5, #26564	; 0x67c4
   37594:	movt	r5, #17181	; 0x431d
   37598:	eor	r2, r2, r8
   3759c:	adc	r5, r5, r7
   375a0:	eor	r3, r3, r9
   375a4:	ldrd	r6, [sp, #80]	; 0x50
   375a8:	adds	r4, r4, r0
   375ac:	ldrd	r8, [sp, #32]
   375b0:	adc	r5, r5, r1
   375b4:	ldrd	r0, [sp, #96]	; 0x60
   375b8:	adds	r4, r4, r2
   375bc:	bic	r8, r6, r8
   375c0:	bic	r9, r7, r9
   375c4:	ldrd	r6, [sp, #32]
   375c8:	adc	r5, r5, r3
   375cc:	and	r6, r6, r0
   375d0:	and	r7, r7, r1
   375d4:	eor	r6, r6, r8
   375d8:	ldr	r1, [sp, #16]
   375dc:	adds	r8, r4, r6
   375e0:	ldr	r6, [sp, #20]
   375e4:	ldr	r4, [sp, #20]
   375e8:	eor	r7, r7, r9
   375ec:	ldr	r0, [sp, #16]
   375f0:	adc	r9, r5, r7
   375f4:	lsl	r2, r1, #30
   375f8:	lsr	r3, r1, #28
   375fc:	add	r5, sp, #8192	; 0x2000
   37600:	orr	r7, r3, r6, lsl #4
   37604:	mov	ip, r6
   37608:	orr	r4, r2, r4, lsr #2
   3760c:	lsr	r1, r6, #28
   37610:	lsl	r2, r6, #30
   37614:	add	r6, sp, #8192	; 0x2000
   37618:	str	r4, [r5, #-1216]	; 0xfffffb40
   3761c:	lsl	r3, r0, #25
   37620:	adds	r4, r8, sl
   37624:	str	r7, [r5, #-1208]	; 0xfffffb48
   37628:	orr	sl, r3, ip, lsr #7
   3762c:	adc	r5, r9, fp
   37630:	add	fp, sp, #7168	; 0x1c00
   37634:	strd	r4, [sp, #56]	; 0x38
   37638:	orr	r5, r2, r0, lsr #2
   3763c:	ldrd	r2, [sp, #24]
   37640:	orr	r7, r1, r0, lsl #4
   37644:	str	r5, [r6, #-1212]	; 0xfffffb44
   37648:	lsl	r1, ip, #25
   3764c:	ldrd	r4, [sp, #88]	; 0x58
   37650:	str	r7, [r6, #-1204]	; 0xfffffb4c
   37654:	str	sl, [r6, #-1200]	; 0xfffffb50
   37658:	eor	r2, r2, r4
   3765c:	eor	r3, r3, r5
   37660:	orr	r5, r1, r0, lsr #7
   37664:	ldrd	r0, [fp, #-192]	; 0xffffff40
   37668:	str	r5, [r6, #-1196]	; 0xfffffb54
   3766c:	ldrd	sl, [fp, #-184]	; 0xffffff48
   37670:	ldrd	r4, [sp, #16]
   37674:	ldr	r7, [sp, #56]	; 0x38
   37678:	eor	r0, r0, sl
   3767c:	eor	r1, r1, fp
   37680:	and	r2, r2, r4
   37684:	ldrd	sl, [sp, #88]	; 0x58
   37688:	and	r3, r3, r5
   3768c:	ldrd	r4, [sp, #24]
   37690:	lsr	r6, r7, #18
   37694:	lsr	ip, r7, #14
   37698:	add	r7, sp, #8192	; 0x2000
   3769c:	and	r5, r5, fp
   376a0:	ldr	fp, [sp, #60]	; 0x3c
   376a4:	and	r4, r4, sl
   376a8:	eor	r3, r3, r5
   376ac:	eor	r2, r2, r4
   376b0:	movw	r4, #17078	; 0x42b6
   376b4:	orr	fp, r6, fp, lsl #14
   376b8:	str	fp, [r7, #-1192]	; 0xfffffb58
   376bc:	ldr	sl, [sp, #60]	; 0x3c
   376c0:	add	r6, sp, #8192	; 0x2000
   376c4:	movt	r4, #52030	; 0xcb3e
   376c8:	movw	r5, #54462	; 0xd4be
   376cc:	movt	r5, #19653	; 0x4cc5
   376d0:	orr	fp, ip, sl, lsl #18
   376d4:	str	fp, [r6, #-1184]	; 0xfffffb60
   376d8:	ldr	fp, [sp, #56]	; 0x38
   376dc:	lsr	r7, sl, #18
   376e0:	lsr	r6, sl, #14
   376e4:	lsl	ip, fp, #23
   376e8:	add	fp, sp, #7168	; 0x1c00
   376ec:	ldrd	sl, [fp, #-176]	; 0xffffff50
   376f0:	eor	r0, r0, sl
   376f4:	ldr	sl, [sp, #56]	; 0x38
   376f8:	eor	r1, r1, fp
   376fc:	add	fp, sp, #8192	; 0x2000
   37700:	adds	r2, r2, r0
   37704:	ldr	r0, [sp, #56]	; 0x38
   37708:	orr	sl, r7, sl, lsl #14
   3770c:	ldr	r7, [sp, #56]	; 0x38
   37710:	str	sl, [fp, #-1188]	; 0xfffffb5c
   37714:	adc	r3, r3, r1
   37718:	ldr	sl, [sp, #60]	; 0x3c
   3771c:	add	r1, sp, #8192	; 0x2000
   37720:	orr	r7, r6, r7, lsl #18
   37724:	str	r7, [fp, #-1180]	; 0xfffffb64
   37728:	add	r7, sp, #7168	; 0x1c00
   3772c:	orr	sl, ip, sl, lsr #9
   37730:	str	sl, [fp, #-1176]	; 0xfffffb68
   37734:	ldr	fp, [sp, #60]	; 0x3c
   37738:	adds	sl, r2, r8
   3773c:	lsl	ip, fp, #23
   37740:	adc	fp, r3, r9
   37744:	ldrd	r2, [sp, #168]	; 0xa8
   37748:	orr	r0, ip, r0, lsr #9
   3774c:	str	r0, [r1, #-1172]	; 0xfffffb6c
   37750:	lsr	ip, sl, #28
   37754:	ldrd	r0, [sp, #80]	; 0x50
   37758:	adds	r4, r4, r2
   3775c:	ldrd	r8, [r7, #-168]	; 0xffffff58
   37760:	adc	r5, r5, r3
   37764:	ldrd	r6, [r7, #-160]	; 0xffffff60
   37768:	add	r3, sp, #7168	; 0x1c00
   3776c:	adds	r4, r4, r0
   37770:	ldrd	r2, [r3, #-152]	; 0xffffff68
   37774:	adc	r5, r5, r1
   37778:	eor	r8, r8, r6
   3777c:	ldrd	r0, [sp, #56]	; 0x38
   37780:	eor	r9, r9, r7
   37784:	ldrd	r6, [sp, #96]	; 0x60
   37788:	eor	r8, r8, r2
   3778c:	eor	r9, r9, r3
   37790:	bic	r0, r6, r0
   37794:	bic	r1, r7, r1
   37798:	ldrd	r2, [sp, #56]	; 0x38
   3779c:	adds	r4, r4, r8
   377a0:	ldrd	r6, [sp, #32]
   377a4:	add	r8, sp, #8192	; 0x2000
   377a8:	adc	r5, r5, r9
   377ac:	orr	r9, ip, fp, lsl #4
   377b0:	and	r2, r2, r6
   377b4:	and	r3, r3, r7
   377b8:	lsl	r6, sl, #30
   377bc:	eor	r2, r2, r0
   377c0:	str	r9, [r8, #-1160]	; 0xfffffb78
   377c4:	eor	r3, r3, r1
   377c8:	orr	r7, r6, fp, lsr #2
   377cc:	str	r7, [r8, #-1168]	; 0xfffffb70
   377d0:	adds	r8, r4, r2
   377d4:	ldrd	r6, [sp, #88]	; 0x58
   377d8:	adc	r9, r5, r3
   377dc:	add	r3, sp, #8192	; 0x2000
   377e0:	adds	r6, r6, r8
   377e4:	lsl	r0, fp, #30
   377e8:	lsr	ip, fp, #28
   377ec:	lsl	r1, sl, #25
   377f0:	orr	r2, r0, sl, lsr #2
   377f4:	orr	r4, ip, sl, lsl #4
   377f8:	orr	r5, r1, fp, lsr #7
   377fc:	str	r4, [r3, #-1156]	; 0xfffffb7c
   37800:	adc	r7, r7, r9
   37804:	str	r5, [r3, #-1152]	; 0xfffffb80
   37808:	strd	r6, [sp, #88]	; 0x58
   3780c:	add	r6, sp, #8192	; 0x2000
   37810:	ldrd	r4, [sp, #24]
   37814:	ldrd	r0, [sp, #16]
   37818:	str	r2, [r3, #-1164]	; 0xfffffb74
   3781c:	lsl	r3, fp, #25
   37820:	eor	r1, r1, r5
   37824:	orr	r5, r3, sl, lsr #7
   37828:	str	r5, [r6, #-1148]	; 0xfffffb84
   3782c:	add	r5, sp, #7168	; 0x1c00
   37830:	eor	r0, r0, r4
   37834:	and	r7, r1, fp
   37838:	ldrd	r2, [r5, #-144]	; 0xffffff70
   3783c:	and	r6, r0, sl
   37840:	ldrd	r4, [r5, #-136]	; 0xffffff78
   37844:	strd	r6, [sp, #48]	; 0x30
   37848:	eor	r2, r2, r4
   3784c:	ldrd	r0, [sp, #24]
   37850:	eor	r3, r3, r5
   37854:	ldrd	r4, [sp, #16]
   37858:	and	r5, r5, r1
   3785c:	ldr	r1, [sp, #88]	; 0x58
   37860:	and	r4, r4, r0
   37864:	lsr	r6, r1, #18
   37868:	lsr	ip, r1, #14
   3786c:	add	r1, sp, #7168	; 0x1c00
   37870:	ldrd	r0, [r1, #-128]	; 0xffffff80
   37874:	eor	r2, r2, r0
   37878:	eor	r3, r3, r1
   3787c:	ldrd	r0, [sp, #48]	; 0x30
   37880:	strd	r2, [sp]
   37884:	add	r3, sp, #8192	; 0x2000
   37888:	eor	r1, r1, r5
   3788c:	ldr	r2, [sp, #92]	; 0x5c
   37890:	ldr	r5, [sp, #92]	; 0x5c
   37894:	eor	r0, r0, r4
   37898:	orr	r2, r6, r2, lsl #14
   3789c:	str	r2, [r3, #-1144]	; 0xfffffb88
   378a0:	orr	r6, ip, r5, lsl #18
   378a4:	str	r6, [r3, #-1136]	; 0xfffffb90
   378a8:	ldrd	r6, [sp]
   378ac:	lsr	r4, r5, #18
   378b0:	ldr	r2, [sp, #88]	; 0x58
   378b4:	lsr	r5, r5, #14
   378b8:	adds	r0, r0, r6
   378bc:	add	r6, sp, #8192	; 0x2000
   378c0:	adc	r1, r1, r7
   378c4:	ldr	r7, [sp, #88]	; 0x58
   378c8:	lsl	ip, r2, #23
   378cc:	adds	r8, r8, r0
   378d0:	adc	r9, r9, r1
   378d4:	ldrd	r0, [sp, #8]
   378d8:	orr	r7, r4, r7, lsl #14
   378dc:	str	r7, [r6, #-1140]	; 0xfffffb8c
   378e0:	ldr	r7, [sp, #88]	; 0x58
   378e4:	movw	r2, #32298	; 0x7e2a
   378e8:	ldr	r4, [sp, #92]	; 0x5c
   378ec:	movt	r2, #64613	; 0xfc65
   378f0:	adds	r2, r2, r0
   378f4:	movw	r3, #10652	; 0x299c
   378f8:	orr	r7, r5, r7, lsl #18
   378fc:	ldr	r5, [sp, #92]	; 0x5c
   37900:	str	r7, [r6, #-1132]	; 0xfffffb94
   37904:	orr	r4, ip, r4, lsr #9
   37908:	ldr	r7, [sp, #88]	; 0x58
   3790c:	movt	r3, #22911	; 0x597f
   37910:	lsl	ip, r5, #23
   37914:	str	r4, [r6, #-1128]	; 0xfffffb98
   37918:	adc	r3, r3, r1
   3791c:	add	r0, sp, #8192	; 0x2000
   37920:	orr	r7, ip, r7, lsr #9
   37924:	str	r7, [r6, #-1124]	; 0xfffffb9c
   37928:	add	r7, sp, #7168	; 0x1c00
   3792c:	lsl	ip, r8, #30
   37930:	lsr	r1, r8, #28
   37934:	ldrd	r4, [r7, #-120]	; 0xffffff88
   37938:	ldrd	r6, [r7, #-112]	; 0xffffff90
   3793c:	eor	r4, r4, r6
   37940:	eor	r5, r5, r7
   37944:	ldrd	r6, [sp, #96]	; 0x60
   37948:	adds	r6, r6, r2
   3794c:	adc	r7, r7, r3
   37950:	add	r3, sp, #7168	; 0x1c00
   37954:	strd	r6, [sp]
   37958:	ldrd	r2, [r3, #-104]	; 0xffffff98
   3795c:	ldrd	r6, [sp, #88]	; 0x58
   37960:	eor	r4, r4, r2
   37964:	eor	r5, r5, r3
   37968:	ldrd	r2, [sp, #32]
   3796c:	bic	r6, r2, r6
   37970:	bic	r7, r3, r7
   37974:	ldrd	r2, [sp, #56]	; 0x38
   37978:	strd	r6, [sp, #80]	; 0x50
   3797c:	ldrd	r6, [sp, #88]	; 0x58
   37980:	and	r6, r6, r2
   37984:	and	r7, r7, r3
   37988:	orr	r2, r1, r9, lsl #4
   3798c:	orr	r3, ip, r9, lsr #2
   37990:	str	r3, [r0, #-1120]	; 0xfffffba0
   37994:	lsl	ip, r9, #30
   37998:	str	r2, [r0, #-1112]	; 0xfffffba8
   3799c:	lsl	r1, r8, #25
   379a0:	ldrd	r2, [sp]
   379a4:	lsr	r0, r9, #28
   379a8:	adds	r2, r2, r4
   379ac:	adc	r3, r3, r5
   379b0:	ldrd	r4, [sp, #80]	; 0x50
   379b4:	eor	r5, r5, r7
   379b8:	add	r7, sp, #8192	; 0x2000
   379bc:	eor	r4, r4, r6
   379c0:	orr	r6, ip, r8, lsr #2
   379c4:	str	r6, [r7, #-1116]	; 0xfffffba4
   379c8:	adds	r6, r2, r4
   379cc:	orr	ip, r0, r8, lsl #4
   379d0:	orr	r0, r1, r9, lsr #7
   379d4:	str	ip, [r7, #-1108]	; 0xfffffbac
   379d8:	lsl	r1, r9, #25
   379dc:	str	r0, [r7, #-1104]	; 0xfffffbb0
   379e0:	add	ip, sp, #8192	; 0x2000
   379e4:	adc	r7, r3, r5
   379e8:	strd	r6, [sp, #80]	; 0x50
   379ec:	ldrd	r4, [sp, #24]
   379f0:	orr	r7, r1, r8, lsr #7
   379f4:	ldrd	r0, [sp, #80]	; 0x50
   379f8:	str	r7, [ip, #-1100]	; 0xfffffbb4
   379fc:	add	r7, sp, #7168	; 0x1c00
   37a00:	adds	r0, r0, r4
   37a04:	ldrd	r2, [sp, #16]
   37a08:	adc	r1, r1, r5
   37a0c:	ldrd	r4, [r7, #-96]	; 0xffffffa0
   37a10:	ldrd	r6, [r7, #-88]	; 0xffffffa8
   37a14:	eor	r2, r2, sl
   37a18:	strd	r0, [sp, #24]
   37a1c:	add	r1, sp, #7168	; 0x1c00
   37a20:	eor	r4, r4, r6
   37a24:	eor	r5, r5, r7
   37a28:	ldrd	r6, [sp, #16]
   37a2c:	eor	r3, r3, fp
   37a30:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   37a34:	and	r2, r2, r8
   37a38:	and	r6, r6, sl
   37a3c:	and	r7, r7, fp
   37a40:	eor	r4, r4, r0
   37a44:	and	r3, r3, r9
   37a48:	eor	r2, r2, r6
   37a4c:	eor	r5, r5, r1
   37a50:	adds	r2, r2, r4
   37a54:	eor	r3, r3, r7
   37a58:	adc	r3, r3, r5
   37a5c:	ldrd	r4, [sp, #112]	; 0x70
   37a60:	ldr	r7, [sp, #24]
   37a64:	movw	r0, #64236	; 0xfaec
   37a68:	movt	r0, #15062	; 0x3ad6
   37a6c:	movw	r1, #28587	; 0x6fab
   37a70:	adds	r0, r0, r4
   37a74:	movt	r1, #24523	; 0x5fcb
   37a78:	adc	r1, r1, r5
   37a7c:	ldr	r5, [sp, #28]
   37a80:	lsr	r6, r7, #18
   37a84:	lsr	ip, r7, #14
   37a88:	add	r7, sp, #8192	; 0x2000
   37a8c:	orr	r5, r6, r5, lsl #14
   37a90:	str	r5, [r7, #-1064]	; 0xfffffbd8
   37a94:	ldr	r5, [sp, #28]
   37a98:	orr	r6, ip, r5, lsl #18
   37a9c:	str	r6, [r7, #-1056]	; 0xfffffbe0
   37aa0:	ldr	r6, [sp, #24]
   37aa4:	lsr	r4, r5, #18
   37aa8:	lsr	r5, r5, #14
   37aac:	lsl	ip, r6, #23
   37ab0:	ldrd	r6, [sp, #80]	; 0x50
   37ab4:	adds	r6, r6, r2
   37ab8:	adc	r7, r7, r3
   37abc:	ldrd	r2, [sp, #40]	; 0x28
   37ac0:	adds	r0, r0, r2
   37ac4:	add	r2, sp, #8192	; 0x2000
   37ac8:	adc	r1, r1, r3
   37acc:	ldr	r3, [sp, #24]
   37ad0:	orr	r3, r4, r3, lsl #14
   37ad4:	str	r3, [r2, #-1060]	; 0xfffffbdc
   37ad8:	ldr	r3, [sp, #24]
   37adc:	ldr	r4, [sp, #28]
   37ae0:	orr	r3, r5, r3, lsl #18
   37ae4:	ldr	r5, [sp, #28]
   37ae8:	str	r3, [r2, #-1052]	; 0xfffffbe4
   37aec:	orr	r4, ip, r4, lsr #9
   37af0:	str	r4, [r2, #-1048]	; 0xfffffbe8
   37af4:	add	ip, sp, #8192	; 0x2000
   37af8:	lsl	r3, r5, #23
   37afc:	ldrd	r4, [sp, #128]	; 0x80
   37b00:	adds	r0, r0, r4
   37b04:	adc	r1, r1, r5
   37b08:	ldr	r5, [sp, #24]
   37b0c:	orr	r5, r3, r5, lsr #9
   37b10:	str	r5, [r2, #-1044]	; 0xfffffbec
   37b14:	ldrd	r4, [sp, #64]	; 0x40
   37b18:	lsl	r2, r6, #30
   37b1c:	lsr	r3, r6, #28
   37b20:	adds	r4, r4, r0
   37b24:	adc	r5, r5, r1
   37b28:	add	r1, sp, #7168	; 0x1c00
   37b2c:	strd	r4, [sp]
   37b30:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   37b34:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   37b38:	eor	r4, r4, r0
   37b3c:	eor	r5, r5, r1
   37b40:	lsl	r0, r7, #30
   37b44:	orr	r1, r2, r7, lsr #2
   37b48:	str	r0, [sp, #80]	; 0x50
   37b4c:	lsr	r2, r7, #28
   37b50:	str	r1, [ip, #-1040]	; 0xfffffbf0
   37b54:	orr	r1, r3, r7, lsl #4
   37b58:	str	r2, [sp, #96]	; 0x60
   37b5c:	str	r1, [ip, #-1032]	; 0xfffffbf8
   37b60:	lsl	ip, r6, #25
   37b64:	ldrd	r0, [sp]
   37b68:	ldrd	r2, [sp, #32]
   37b6c:	adds	r0, r0, r2
   37b70:	add	r2, sp, #7168	; 0x1c00
   37b74:	adc	r1, r1, r3
   37b78:	strd	r0, [sp]
   37b7c:	ldrd	r0, [r2, #-24]	; 0xffffffe8
   37b80:	ldrd	r2, [sp, #24]
   37b84:	eor	r0, r0, r4
   37b88:	eor	r1, r1, r5
   37b8c:	ldrd	r4, [sp, #24]
   37b90:	strd	r0, [sp, #112]	; 0x70
   37b94:	ldrd	r0, [sp, #56]	; 0x38
   37b98:	bic	r4, r0, r4
   37b9c:	bic	r5, r1, r5
   37ba0:	strd	r4, [sp, #8]
   37ba4:	add	r0, sp, #8192	; 0x2000
   37ba8:	ldrd	r4, [sp, #88]	; 0x58
   37bac:	ldr	r1, [sp, #96]	; 0x60
   37bb0:	and	r3, r3, r5
   37bb4:	ldr	r5, [sp, #80]	; 0x50
   37bb8:	and	r2, r2, r4
   37bbc:	orr	r1, r1, r6, lsl #4
   37bc0:	orr	r4, ip, r7, lsr #7
   37bc4:	orr	r5, r5, r6, lsr #2
   37bc8:	str	r1, [r0, #-1028]	; 0xfffffbfc
   37bcc:	lsl	ip, r7, #25
   37bd0:	str	r5, [r0, #-1036]	; 0xfffffbf4
   37bd4:	str	r4, [r0, #-1024]	; 0xfffffc00
   37bd8:	ldrd	r4, [sp, #112]	; 0x70
   37bdc:	ldrd	r0, [sp]
   37be0:	adds	r0, r0, r4
   37be4:	adc	r1, r1, r5
   37be8:	strd	r0, [sp]
   37bec:	add	r1, sp, #8192	; 0x2000
   37bf0:	ldrd	r4, [sp, #8]
   37bf4:	orr	r0, ip, r6, lsr #7
   37bf8:	add	ip, sp, #7168	; 0x1c00
   37bfc:	str	r0, [r1, #-1020]	; 0xfffffc04
   37c00:	eor	r4, r4, r2
   37c04:	ldrd	r0, [sp]
   37c08:	eor	r5, r5, r3
   37c0c:	eor	r2, r8, sl
   37c10:	eor	r3, r9, fp
   37c14:	adds	r0, r0, r4
   37c18:	adc	r1, r1, r5
   37c1c:	add	r5, sp, #7168	; 0x1c00
   37c20:	strd	r0, [sp, #112]	; 0x70
   37c24:	ldrd	r0, [r5, #-16]
   37c28:	ldrd	r4, [r5, #-8]
   37c2c:	eor	r0, r0, r4
   37c30:	eor	r1, r1, r5
   37c34:	and	r4, r2, r6
   37c38:	and	r5, r3, r7
   37c3c:	and	r2, r8, sl
   37c40:	and	r3, r9, fp
   37c44:	strd	r4, [sp, #8]
   37c48:	strd	r2, [sp, #32]
   37c4c:	ldrd	r4, [sp, #112]	; 0x70
   37c50:	ldrd	r2, [sp, #16]
   37c54:	adds	r4, r4, r2
   37c58:	adc	r5, r5, r3
   37c5c:	ldrd	r2, [ip]
   37c60:	lsr	ip, r4, #18
   37c64:	eor	r2, r2, r0
   37c68:	eor	r3, r3, r1
   37c6c:	ldrd	r0, [sp, #32]
   37c70:	strd	r2, [sp]
   37c74:	ldrd	r2, [sp, #8]
   37c78:	eor	r2, r2, r0
   37c7c:	eor	r3, r3, r1
   37c80:	ldrd	r0, [sp]
   37c84:	adds	r0, r0, r2
   37c88:	lsr	r2, r4, #14
   37c8c:	adc	r1, r1, r3
   37c90:	str	r2, [sp, #8]
   37c94:	ldrd	r2, [sp, #112]	; 0x70
   37c98:	adds	r2, r2, r0
   37c9c:	adc	r3, r3, r1
   37ca0:	ldrd	r0, [sp, #184]	; 0xb8
   37ca4:	strd	r2, [sp]
   37ca8:	movw	r2, #22551	; 0x5817
   37cac:	movt	r2, #19015	; 0x4a47
   37cb0:	movw	r3, #6540	; 0x198c
   37cb4:	adds	r0, r0, r2
   37cb8:	movt	r3, #27716	; 0x6c44
   37cbc:	adc	r1, r1, r3
   37cc0:	strd	r0, [sp, #112]	; 0x70
   37cc4:	ldr	r1, [sp, #8]
   37cc8:	add	r0, sp, #8192	; 0x2000
   37ccc:	orr	r3, ip, r5, lsl #14
   37cd0:	lsr	r2, r5, #14
   37cd4:	str	r3, [r0, #-984]	; 0xfffffc28
   37cd8:	orr	r1, r1, r5, lsl #18
   37cdc:	str	r2, [sp, #8]
   37ce0:	lsl	r3, r4, #23
   37ce4:	str	r1, [r0, #-976]	; 0xfffffc30
   37ce8:	lsr	ip, r5, #18
   37cec:	ldrd	r0, [sp, #112]	; 0x70
   37cf0:	str	r3, [sp, #32]
   37cf4:	ldrd	r2, [sp, #104]	; 0x68
   37cf8:	adds	r0, r0, r2
   37cfc:	adc	r1, r1, r3
   37d00:	add	r3, sp, #7168	; 0x1c00
   37d04:	strd	r0, [sp, #112]	; 0x70
   37d08:	ldrd	r0, [r3, #24]
   37d0c:	ldrd	r2, [r3, #32]
   37d10:	eor	r0, r0, r2
   37d14:	eor	r1, r1, r3
   37d18:	ldr	r2, [sp, #32]
   37d1c:	orr	r3, ip, r4, lsl #14
   37d20:	strd	r0, [sp, #16]
   37d24:	add	r0, sp, #8192	; 0x2000
   37d28:	ldr	r1, [sp, #8]
   37d2c:	orr	r2, r2, r5, lsr #9
   37d30:	str	r3, [r0, #-980]	; 0xfffffc2c
   37d34:	lsl	ip, r5, #23
   37d38:	orr	r1, r1, r4, lsl #18
   37d3c:	str	r2, [r0, #-968]	; 0xfffffc38
   37d40:	str	r1, [r0, #-972]	; 0xfffffc34
   37d44:	ldr	r3, [sp]
   37d48:	ldr	r0, [sp]
   37d4c:	lsl	r3, r3, #30
   37d50:	str	r3, [sp, #8]
   37d54:	lsr	r0, r0, #28
   37d58:	ldrd	r2, [sp, #112]	; 0x70
   37d5c:	str	r0, [sp, #40]	; 0x28
   37d60:	ldrd	r0, [sp, #136]	; 0x88
   37d64:	adds	r2, r2, r0
   37d68:	adc	r3, r3, r1
   37d6c:	add	r1, sp, #1536	; 0x600
   37d70:	strd	r2, [sp, #112]	; 0x70
   37d74:	ldrd	r2, [sp, #16]
   37d78:	ldrd	r0, [r1, #-208]	; 0xffffff30
   37d7c:	eor	r2, r2, r0
   37d80:	eor	r3, r3, r1
   37d84:	strd	r2, [sp, #16]
   37d88:	add	r3, sp, #8192	; 0x2000
   37d8c:	orr	r2, ip, r4, lsr #9
   37d90:	ldmib	sp, {r0, ip}
   37d94:	str	r2, [r3, #-964]	; 0xfffffc3c
   37d98:	ldr	r2, [sp, #40]	; 0x28
   37d9c:	orr	ip, ip, r0, lsr #2
   37da0:	lsl	r1, r0, #30
   37da4:	str	ip, [r3, #-960]	; 0xfffffc40
   37da8:	orr	r2, r2, r0, lsl #4
   37dac:	lsr	ip, r0, #28
   37db0:	ldr	r0, [sp]
   37db4:	add	r3, sp, #8192	; 0x2000
   37db8:	str	r1, [sp, #32]
   37dbc:	str	ip, [sp, #80]	; 0x50
   37dc0:	str	r2, [r3, #-952]	; 0xfffffc48
   37dc4:	lsl	ip, r0, #25
   37dc8:	ldrd	r2, [sp, #112]	; 0x70
   37dcc:	ldrd	r0, [sp, #16]
   37dd0:	adds	r2, r2, r0
   37dd4:	adc	r3, r3, r1
   37dd8:	add	r1, sp, #7168	; 0x1c00
   37ddc:	strd	r2, [sp, #112]	; 0x70
   37de0:	ldrd	r2, [r1, #40]	; 0x28
   37de4:	ldrd	r0, [r1, #48]	; 0x30
   37de8:	eor	r2, r2, r0
   37dec:	ldr	r0, [sp]
   37df0:	eor	r3, r3, r1
   37df4:	strd	r2, [sp, #16]
   37df8:	eor	r2, r6, r8
   37dfc:	eor	r3, r7, r9
   37e00:	strd	r2, [sp, #8]
   37e04:	ldr	r3, [sp, #32]
   37e08:	ldr	r2, [sp]
   37e0c:	orr	r3, r3, r0, lsr #2
   37e10:	add	r0, sp, #8192	; 0x2000
   37e14:	ldr	r1, [sp, #80]	; 0x50
   37e18:	str	r3, [r0, #-956]	; 0xfffffc44
   37e1c:	ldr	r3, [sp, #4]
   37e20:	orr	r1, r1, r2, lsl #4
   37e24:	str	r1, [r0, #-948]	; 0xfffffc4c
   37e28:	orr	r3, ip, r3, lsr #7
   37e2c:	str	r3, [r0, #-944]	; 0xfffffc50
   37e30:	ldr	r0, [sp, #4]
   37e34:	ldrd	r2, [sp, #24]
   37e38:	lsl	ip, r0, #25
   37e3c:	ldrd	r0, [sp, #88]	; 0x58
   37e40:	and	r2, r2, r4
   37e44:	and	r3, r3, r5
   37e48:	bic	r0, r0, r4
   37e4c:	bic	r1, r1, r5
   37e50:	strd	r2, [sp, #80]	; 0x50
   37e54:	strd	r0, [sp, #32]
   37e58:	ldrd	r2, [sp, #112]	; 0x70
   37e5c:	ldrd	r0, [sp, #56]	; 0x38
   37e60:	adds	r2, r2, r0
   37e64:	adc	r3, r3, r1
   37e68:	add	r1, sp, #7168	; 0x1c00
   37e6c:	strd	r2, [sp, #112]	; 0x70
   37e70:	ldrd	r2, [sp, #16]
   37e74:	ldrd	r0, [r1, #56]	; 0x38
   37e78:	eor	r2, r2, r0
   37e7c:	eor	r3, r3, r1
   37e80:	ldrd	r0, [sp]
   37e84:	strd	r2, [sp, #16]
   37e88:	ldrd	r2, [sp, #8]
   37e8c:	and	r2, r2, r0
   37e90:	and	r3, r3, r1
   37e94:	strd	r2, [sp, #8]
   37e98:	and	r2, r6, r8
   37e9c:	and	r3, r7, r9
   37ea0:	strd	r2, [sp, #56]	; 0x38
   37ea4:	orr	r3, ip, r0, lsr #7
   37ea8:	add	r0, sp, #8192	; 0x2000
   37eac:	add	ip, sp, #1536	; 0x600
   37eb0:	str	r3, [r0, #-940]	; 0xfffffc54
   37eb4:	ldrd	r2, [sp, #32]
   37eb8:	ldrd	r0, [sp, #80]	; 0x50
   37ebc:	eor	r2, r2, r0
   37ec0:	eor	r3, r3, r1
   37ec4:	ldrd	r0, [sp, #16]
   37ec8:	strd	r2, [sp, #32]
   37ecc:	ldrd	r2, [sp, #112]	; 0x70
   37ed0:	adds	r2, r2, r0
   37ed4:	adc	r3, r3, r1
   37ed8:	ldrd	r0, [sp, #8]
   37edc:	strd	r2, [sp, #112]	; 0x70
   37ee0:	ldrd	r2, [sp, #56]	; 0x38
   37ee4:	eor	r3, r3, r1
   37ee8:	add	r1, sp, #7168	; 0x1c00
   37eec:	eor	r2, r2, r0
   37ef0:	strd	r2, [sp, #16]
   37ef4:	ldrd	r2, [r1, #64]	; 0x40
   37ef8:	ldrd	r0, [r1, #72]	; 0x48
   37efc:	eor	r2, r2, r0
   37f00:	eor	r3, r3, r1
   37f04:	ldrd	r0, [sp, #32]
   37f08:	strd	r2, [sp, #8]
   37f0c:	ldrd	r2, [sp, #112]	; 0x70
   37f10:	adds	r2, r2, r0
   37f14:	adc	r3, r3, r1
   37f18:	ldrd	r0, [sp, #224]	; 0xe0
   37f1c:	strd	r2, [sp, #112]	; 0x70
   37f20:	ldrd	r2, [sp, #16]
   37f24:	adds	r2, r2, r0
   37f28:	adc	r3, r3, r1
   37f2c:	strd	r2, [sp, #16]
   37f30:	add	r3, sp, #7168	; 0x1c00
   37f34:	ldrd	r0, [sp, #8]
   37f38:	ldrd	r2, [r3, #80]	; 0x50
   37f3c:	eor	r0, r0, r2
   37f40:	eor	r1, r1, r3
   37f44:	ldrd	r2, [ip, #-176]	; 0xffffff50
   37f48:	subs	r2, r2, #128	; 0x80
   37f4c:	sbc	r3, r3, #0
   37f50:	strd	r2, [ip, #-176]	; 0xffffff50
   37f54:	ldrd	r2, [sp, #112]	; 0x70
   37f58:	adds	sl, sl, r2
   37f5c:	adc	fp, fp, r3
   37f60:	ldrd	r2, [sp, #16]
   37f64:	adds	r2, r2, r0
   37f68:	adc	r3, r3, r1
   37f6c:	strd	r2, [sp, #8]
   37f70:	add	r2, sp, #512	; 0x200
   37f74:	ldrd	r0, [r2, #-240]	; 0xffffff10
   37f78:	ldrd	r2, [sp]
   37f7c:	adds	r0, r0, r2
   37f80:	add	r2, sp, #1536	; 0x600
   37f84:	adc	r1, r1, r3
   37f88:	add	r3, sp, #512	; 0x200
   37f8c:	strd	r0, [r3, #-240]	; 0xffffff10
   37f90:	ldrd	r0, [r3, #-208]	; 0xffffff30
   37f94:	adds	r0, r0, r4
   37f98:	adc	r1, r1, r5
   37f9c:	ldrd	r4, [r3, #-216]	; 0xffffff28
   37fa0:	strd	r0, [r3, #-208]	; 0xffffff30
   37fa4:	adds	r4, r4, r6
   37fa8:	ldrd	r0, [r2, #-200]	; 0xffffff38
   37fac:	adc	r5, r5, r7
   37fb0:	strd	r4, [r3, #-216]	; 0xffffff28
   37fb4:	ldrd	r2, [sp, #24]
   37fb8:	ldrd	r6, [sp, #8]
   37fbc:	adds	r0, r0, r2
   37fc0:	adc	r1, r1, r3
   37fc4:	add	r3, sp, #1536	; 0x600
   37fc8:	ldrd	r4, [r3, #-192]	; 0xffffff40
   37fcc:	strd	r0, [r3, #-200]	; 0xffffff38
   37fd0:	adds	r4, r4, r8
   37fd4:	ldrd	r0, [sp, #88]	; 0x58
   37fd8:	adc	r5, r5, r9
   37fdc:	ldrd	r8, [r3, #-184]	; 0xffffff48
   37fe0:	strd	r4, [r3, #-192]	; 0xffffff40
   37fe4:	adds	r8, r8, r0
   37fe8:	ldrd	r4, [sp, #112]	; 0x70
   37fec:	adc	r9, r9, r1
   37ff0:	mov	r1, r3
   37ff4:	strd	r8, [r3, #-184]	; 0xffffff48
   37ff8:	ldrd	r2, [sp, #232]	; 0xe8
   37ffc:	ldrd	r8, [r1, #-176]	; 0xffffff50
   38000:	adds	r2, r2, sl
   38004:	adc	r3, r3, fp
   38008:	adds	r4, r4, r6
   3800c:	adc	r5, r5, r7
   38010:	cmp	r9, #0
   38014:	cmpeq	r8, #127	; 0x7f
   38018:	strd	r2, [sp, #232]	; 0xe8
   3801c:	strd	r4, [sp, #224]	; 0xe0
   38020:	bhi	29bec <__printf_chk@plt+0x2544c>
   38024:	add	ip, sp, #7168	; 0x1c00
   38028:	mov	r2, #127	; 0x7f
   3802c:	mov	r3, #0
   38030:	ldrd	sl, [ip, #120]	; 0x78
   38034:	and	sl, sl, r2
   38038:	and	fp, fp, r3
   3803c:	strd	sl, [ip, #120]	; 0x78
   38040:	ldr	r0, [sp, #224]	; 0xe0
   38044:	ldr	r3, [sp, #228]	; 0xe4
   38048:	ldr	r6, [sp, #296]	; 0x128
   3804c:	ldrb	r7, [sp, #224]	; 0xe0
   38050:	lsr	r4, r0, #8
   38054:	ldr	r8, [sp, #284]	; 0x11c
   38058:	orr	r4, r4, r3, lsl #24
   3805c:	ldr	r9, [sp, #300]	; 0x12c
   38060:	lsr	r3, r6, #8
   38064:	ldr	sl, [sp, #1344]	; 0x540
   38068:	ldr	fp, [sp, #1348]	; 0x544
   3806c:	ldr	r1, [sp, #272]	; 0x110
   38070:	orr	r3, r3, r9, lsl #24
   38074:	ldr	r5, [sp, #276]	; 0x114
   38078:	lsr	ip, sl, #8
   3807c:	strb	r7, [r8, #7]
   38080:	orr	ip, ip, fp, lsl #24
   38084:	ldr	r7, [sp, #1336]	; 0x538
   38088:	lsr	r2, r1, #8
   3808c:	ldr	r9, [sp, #1352]	; 0x548
   38090:	orr	r2, r2, r5, lsl #24
   38094:	ldr	r0, [sp, #232]	; 0xe8
   38098:	ldr	r8, [sp, #1340]	; 0x53c
   3809c:	lsr	r7, r7, #8
   380a0:	ldr	fp, [sp, #1356]	; 0x54c
   380a4:	lsr	r9, r9, #8
   380a8:	ldr	r5, [sp, #304]	; 0x130
   380ac:	lsr	sl, r0, #8
   380b0:	ldr	r1, [sp, #236]	; 0xec
   380b4:	orr	r7, r7, r8, lsl #24
   380b8:	ldr	r6, [sp, #308]	; 0x134
   380bc:	orr	r9, r9, fp, lsl #24
   380c0:	ldr	r8, [sp, #284]	; 0x11c
   380c4:	add	fp, sp, #8192	; 0x2000
   380c8:	ldr	r0, [sp, #228]	; 0xe4
   380cc:	lsr	r5, r5, #8
   380d0:	str	r9, [sp, #32]
   380d4:	orr	sl, sl, r1, lsl #24
   380d8:	ldrb	r9, [sp, #296]	; 0x128
   380dc:	orr	r5, r5, r6, lsl #24
   380e0:	ldr	r1, [sp, #276]	; 0x114
   380e4:	str	r5, [sp, #88]	; 0x58
   380e8:	str	r7, [sp, #24]
   380ec:	lsr	r7, r0, #8
   380f0:	ldrb	r5, [sp, #272]	; 0x110
   380f4:	lsr	r6, r1, #8
   380f8:	ldr	r0, [fp, #-904]	; 0xfffffc78
   380fc:	ldr	fp, [sp, #284]	; 0x11c
   38100:	strb	r9, [r8, #23]
   38104:	ldrb	r9, [sp, #1344]	; 0x540
   38108:	ldr	r1, [sp, #300]	; 0x12c
   3810c:	strb	r5, [r8, #15]
   38110:	ldr	r8, [sp, #1348]	; 0x544
   38114:	strb	r9, [fp, #31]
   38118:	lsr	r5, r1, #8
   3811c:	ldr	r9, [sp, #236]	; 0xec
   38120:	lsr	r1, r8, #8
   38124:	strb	r4, [fp, #6]
   38128:	lsr	r4, r4, #8
   3812c:	lsr	r8, r9, #8
   38130:	ldrb	r9, [sp, #232]	; 0xe8
   38134:	orr	r4, r4, r7, lsl #24
   38138:	strb	r9, [fp, #39]	; 0x27
   3813c:	ldr	fp, [sp, #228]	; 0xe4
   38140:	lsr	r7, fp, #16
   38144:	lsr	r9, fp, #24
   38148:	ldr	fp, [sp, #284]	; 0x11c
   3814c:	strb	r2, [fp, #14]
   38150:	lsr	r2, r2, #8
   38154:	strb	r4, [fp, #5]
   38158:	orr	r2, r2, r6, lsl #24
   3815c:	ldr	fp, [sp, #1340]	; 0x53c
   38160:	lsr	r4, r4, #8
   38164:	ldr	r6, [sp, #308]	; 0x134
   38168:	orr	r4, r4, r7, lsl #24
   3816c:	lsr	r7, r6, #8
   38170:	lsr	r6, fp, #8
   38174:	ldr	fp, [sp, #284]	; 0x11c
   38178:	strb	r4, [fp, #4]
   3817c:	lsr	r4, r4, #8
   38180:	orr	r4, r4, r9, lsl #24
   38184:	ldr	r9, [sp, #1356]	; 0x54c
   38188:	strb	r3, [fp, #22]
   3818c:	lsr	r3, r3, #8
   38190:	strb	r2, [fp, #13]
   38194:	orr	r3, r3, r5, lsl #24
   38198:	strb	r4, [fp, #3]
   3819c:	lsr	r5, r9, #8
   381a0:	strb	r3, [fp, #21]
   381a4:	lsr	r9, r4, #8
   381a8:	strb	r9, [fp, #2]
   381ac:	lsr	r9, r4, #16
   381b0:	lsr	r4, r4, #24
   381b4:	strb	r9, [fp, #1]
   381b8:	strb	r4, [fp]
   381bc:	lsr	r2, r2, #8
   381c0:	ldr	fp, [sp, #276]	; 0x114
   381c4:	lsr	r3, r3, #8
   381c8:	lsr	r9, fp, #16
   381cc:	lsr	r4, fp, #24
   381d0:	ldr	fp, [sp, #284]	; 0x11c
   381d4:	orr	r2, r2, r9, lsl #24
   381d8:	ldr	r9, [sp, #24]
   381dc:	strb	ip, [fp, #30]
   381e0:	lsr	ip, ip, #8
   381e4:	orr	ip, ip, r1, lsl #24
   381e8:	lsr	r1, sl, #8
   381ec:	orr	r1, r1, r8, lsl #24
   381f0:	ldr	r8, [sp, #88]	; 0x58
   381f4:	ldr	fp, [sp, #32]
   381f8:	lsr	r9, r9, #8
   381fc:	orr	r9, r9, r6, lsl #24
   38200:	ldr	r6, [sp, #300]	; 0x12c
   38204:	lsr	r8, r8, #8
   38208:	str	r9, [sp, #16]
   3820c:	orr	r8, r8, r7, lsl #24
   38210:	ldr	r7, [sp, #284]	; 0x11c
   38214:	str	r8, [sp, #112]	; 0x70
   38218:	lsr	fp, fp, #8
   3821c:	ldr	r8, [sp, #1348]	; 0x544
   38220:	orr	fp, fp, r5, lsl #24
   38224:	strb	r2, [r7, #12]
   38228:	lsr	r5, r6, #16
   3822c:	str	fp, [sp, #56]	; 0x38
   38230:	lsr	r2, r2, #8
   38234:	lsr	r8, r8, #16
   38238:	str	r8, [sp, #80]	; 0x50
   3823c:	ldr	fp, [sp, #236]	; 0xec
   38240:	orr	r2, r2, r4, lsl #24
   38244:	ldr	r9, [sp, #1348]	; 0x544
   38248:	orr	r3, r3, r5, lsl #24
   3824c:	ldr	r7, [sp, #308]	; 0x134
   38250:	lsr	r6, r6, #24
   38254:	lsr	r4, fp, #24
   38258:	str	r4, [sp]
   3825c:	lsr	r5, r9, #24
   38260:	ldr	r4, [sp, #284]	; 0x11c
   38264:	lsr	r9, fp, #16
   38268:	ldr	fp, [sp, #1340]	; 0x53c
   3826c:	lsr	r8, r7, #16
   38270:	strb	r3, [r4, #20]
   38274:	lsr	r3, r3, #8
   38278:	lsr	r7, fp, #16
   3827c:	lsr	fp, r2, #8
   38280:	strb	fp, [r4, #10]
   38284:	orr	r3, r3, r6, lsl #24
   38288:	ldr	fp, [sp, #1356]	; 0x54c
   3828c:	strb	r2, [r4, #11]
   38290:	lsr	r6, fp, #16
   38294:	lsr	fp, r2, #16
   38298:	strb	fp, [r4, #9]
   3829c:	lsr	fp, ip, #8
   382a0:	ldr	r4, [sp, #80]	; 0x50
   382a4:	lsr	r2, r2, #24
   382a8:	orr	fp, fp, r4, lsl #24
   382ac:	ldr	r4, [sp, #284]	; 0x11c
   382b0:	strb	ip, [r4, #29]
   382b4:	lsr	ip, r1, #8
   382b8:	orr	ip, ip, r9, lsl #24
   382bc:	ldr	r9, [sp, #112]	; 0x70
   382c0:	strb	r2, [r4, #8]
   382c4:	lsr	r2, r3, #8
   382c8:	strb	r3, [r4, #19]
   382cc:	strb	r2, [r4, #18]
   382d0:	lsr	r2, r9, #8
   382d4:	lsr	r9, r3, #16
   382d8:	strb	r9, [r4, #17]
   382dc:	ldr	r4, [sp, #16]
   382e0:	orr	r2, r2, r8, lsl #24
   382e4:	ldr	r9, [sp, #56]	; 0x38
   382e8:	lsr	r3, r3, #24
   382ec:	lsr	r8, r4, #8
   382f0:	ldr	r4, [sp, #284]	; 0x11c
   382f4:	orr	r8, r8, r7, lsl #24
   382f8:	lsr	r7, r9, #8
   382fc:	orr	r7, r7, r6, lsl #24
   38300:	ldr	r6, [sp, #308]	; 0x134
   38304:	strb	r3, [r4, #16]
   38308:	strb	fp, [r4, #28]
   3830c:	lsr	fp, fp, #8
   38310:	lsr	r3, r6, #24
   38314:	ldr	r6, [sp, #284]	; 0x11c
   38318:	orr	fp, fp, r5, lsl #24
   3831c:	strb	fp, [r4, #27]
   38320:	ldr	r4, [sp, #1340]	; 0x53c
   38324:	lsr	r5, fp, #8
   38328:	strb	r5, [r6, #26]
   3832c:	lsr	r5, fp, #16
   38330:	strb	r5, [r6, #25]
   38334:	ldr	r5, [sp, #284]	; 0x11c
   38338:	lsr	r9, r4, #24
   3833c:	lsr	fp, fp, #24
   38340:	ldr	r4, [sp, #1356]	; 0x54c
   38344:	strb	fp, [r5, #24]
   38348:	strb	sl, [r5, #38]	; 0x26
   3834c:	lsr	r6, r4, #24
   38350:	ldrb	sl, [sp, #304]	; 0x130
   38354:	lsr	r4, r2, #8
   38358:	ldr	fp, [sp]
   3835c:	orr	r4, r4, r3, lsl #24
   38360:	lsr	r3, r7, #8
   38364:	strb	sl, [r5, #47]	; 0x2f
   38368:	lsr	sl, r8, #8
   3836c:	orr	sl, sl, r9, lsl #24
   38370:	ldr	r9, [sp, #284]	; 0x11c
   38374:	lsr	r5, ip, #8
   38378:	orr	r3, r3, r6, lsl #24
   3837c:	orr	r5, r5, fp, lsl #24
   38380:	ldrb	r6, [sp, #1336]	; 0x538
   38384:	strb	ip, [r9, #36]	; 0x24
   38388:	ldrb	fp, [sp, #1352]	; 0x548
   3838c:	ldr	ip, [sp, #284]	; 0x11c
   38390:	strb	r6, [r9, #55]	; 0x37
   38394:	lsr	r6, r5, #8
   38398:	strb	fp, [r9, #63]	; 0x3f
   3839c:	strb	r1, [r9, #37]	; 0x25
   383a0:	lsr	r1, r5, #16
   383a4:	strb	r5, [ip, #35]	; 0x23
   383a8:	lsr	r9, r5, #24
   383ac:	lsr	r5, r4, #8
   383b0:	str	r5, [sp]
   383b4:	strb	r9, [ip, #32]
   383b8:	lsr	r9, sl, #8
   383bc:	ldr	r5, [sp, #112]	; 0x70
   383c0:	str	r9, [sp, #40]	; 0x28
   383c4:	ldr	r9, [sp]
   383c8:	strb	r6, [ip, #34]	; 0x22
   383cc:	lsr	r6, r4, #16
   383d0:	str	r6, [sp, #8]
   383d4:	lsr	r6, r4, #24
   383d8:	strb	r5, [ip, #45]	; 0x2d
   383dc:	strb	r9, [ip, #42]	; 0x2a
   383e0:	ldr	fp, [sp, #88]	; 0x58
   383e4:	ldr	r9, [sp, #284]	; 0x11c
   383e8:	ldr	r5, [sp, #8]
   383ec:	strb	r1, [ip, #33]	; 0x21
   383f0:	lsr	r1, sl, #16
   383f4:	strb	fp, [ip, #46]	; 0x2e
   383f8:	lsr	fp, sl, #24
   383fc:	strb	r2, [ip, #44]	; 0x2c
   38400:	lsr	r2, r3, #8
   38404:	strb	r4, [ip, #43]	; 0x2b
   38408:	lsr	r4, r3, #16
   3840c:	strb	r5, [r9, #41]	; 0x29
   38410:	lsr	ip, r3, #24
   38414:	strb	r6, [r9, #40]	; 0x28
   38418:	ldr	r5, [sp, #24]
   3841c:	ldr	r6, [sp, #16]
   38420:	strb	r5, [r9, #54]	; 0x36
   38424:	strb	r6, [r9, #53]	; 0x35
   38428:	strb	r8, [r9, #52]	; 0x34
   3842c:	strb	sl, [r9, #51]	; 0x33
   38430:	ldr	r8, [sp, #40]	; 0x28
   38434:	strb	fp, [r9, #48]	; 0x30
   38438:	ldr	sl, [sp, #32]
   3843c:	ldr	fp, [sp, #56]	; 0x38
   38440:	strb	r8, [r9, #50]	; 0x32
   38444:	strb	r1, [r9, #49]	; 0x31
   38448:	strb	sl, [r9, #62]	; 0x3e
   3844c:	strb	fp, [r9, #61]	; 0x3d
   38450:	strb	r7, [r9, #60]	; 0x3c
   38454:	strb	r3, [r9, #59]	; 0x3b
   38458:	strb	r2, [r9, #58]	; 0x3a
   3845c:	strb	r4, [r9, #57]	; 0x39
   38460:	strb	ip, [r9, #56]	; 0x38
   38464:	add	sp, sp, #7296	; 0x1c80
   38468:	add	sp, sp, #4
   3846c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38470:	push	{r3, lr}
   38474:	bl	453c <_exit@plt>
   38478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3847c:	sub	sp, sp, #172	; 0xac
   38480:	ldrb	r5, [r3, #14]
   38484:	cmp	r2, #15
   38488:	ldrb	r6, [r3, #6]
   3848c:	str	r0, [sp, #48]	; 0x30
   38490:	ldrb	r4, [r3, #10]
   38494:	lsl	ip, r5, #16
   38498:	ldrb	r0, [r3, #5]
   3849c:	lsl	r6, r6, #16
   384a0:	ldrb	r9, [r3, #9]
   384a4:	ldrb	r8, [r3, #13]
   384a8:	lsl	r4, r4, #16
   384ac:	ldrb	r5, [r3, #2]
   384b0:	orr	r6, r6, r0, lsl #8
   384b4:	ldrb	r0, [r3, #1]
   384b8:	orr	r4, r4, r9, lsl #8
   384bc:	ldrb	r9, [r3, #4]
   384c0:	orr	ip, ip, r8, lsl #8
   384c4:	lsl	r5, r5, #16
   384c8:	ldrb	r8, [r3, #7]
   384cc:	ldrb	sl, [r3, #8]
   384d0:	orr	r6, r6, r9
   384d4:	orr	r5, r5, r0, lsl #8
   384d8:	ldrb	r9, [r3, #11]
   384dc:	ldrb	r0, [r3, #12]
   384e0:	orr	r6, r6, r8, lsl #24
   384e4:	ldr	r7, [pc, #2024]	; 38cd4 <__printf_chk@plt+0x34534>
   384e8:	orr	r4, r4, sl
   384ec:	ldrb	r8, [r3]
   384f0:	orr	ip, ip, r0
   384f4:	ldrb	r0, [r3, #3]
   384f8:	orr	r4, r4, r9, lsl #24
   384fc:	add	r7, pc, r7
   38500:	ldr	r9, [pc, #2000]	; 38cd8 <__printf_chk@plt+0x34538>
   38504:	orr	r5, r5, r8
   38508:	ldrb	sl, [r3, #15]
   3850c:	orr	r5, r5, r0, lsl #24
   38510:	mov	r0, r7
   38514:	ldr	r7, [r0, r9]
   38518:	lsl	r8, r4, #12
   3851c:	orr	ip, ip, sl, lsl #24
   38520:	lsl	sl, r6, #6
   38524:	orr	r6, r8, r6, lsr #20
   38528:	orr	sl, sl, r5, lsr #26
   3852c:	str	r7, [sp, #96]	; 0x60
   38530:	lsl	r7, ip, #18
   38534:	ldr	r8, [sp, #96]	; 0x60
   38538:	orr	r4, r7, r4, lsr #14
   3853c:	ubfx	ip, ip, #8, #20
   38540:	str	ip, [sp, #52]	; 0x34
   38544:	bic	r7, r4, #-67108864	; 0xfc000000
   38548:	bic	r5, r5, #-67108864	; 0xfc000000
   3854c:	ldr	r4, [r8]
   38550:	bic	r6, r6, #-67108864	; 0xfc000000
   38554:	bic	sl, sl, #-67108864	; 0xfc000000
   38558:	str	r5, [sp, #64]	; 0x40
   3855c:	ldr	r5, [sp, #52]	; 0x34
   38560:	bic	r6, r6, #16128	; 0x3f00
   38564:	bic	r7, r7, #1032192	; 0xfc000
   38568:	bic	sl, sl, #252	; 0xfc
   3856c:	mov	ip, r1
   38570:	add	r9, r6, r6, lsl #2
   38574:	add	fp, r7, r7, lsl #2
   38578:	add	r1, sl, sl, lsl #2
   3857c:	add	r5, r5, r5, lsl #2
   38580:	str	r6, [sp, #16]
   38584:	str	r7, [sp, #32]
   38588:	mov	r8, #0
   3858c:	str	r9, [sp, #120]	; 0x78
   38590:	str	fp, [sp, #100]	; 0x64
   38594:	str	r1, [sp, #124]	; 0x7c
   38598:	str	r5, [sp, #76]	; 0x4c
   3859c:	str	r4, [sp, #164]	; 0xa4
   385a0:	bls	388d0 <__printf_chk@plt+0x34130>
   385a4:	mov	r1, ip
   385a8:	mov	fp, r8
   385ac:	str	r8, [sp, #8]
   385b0:	str	r8, [sp, #28]
   385b4:	str	r8, [sp, #72]	; 0x48
   385b8:	ldrb	r4, [r1, #6]
   385bc:	add	ip, ip, #16
   385c0:	ldrb	r0, [r1, #5]
   385c4:	sub	r2, r2, #16
   385c8:	ldrb	r9, [r1, #10]
   385cc:	ldrb	r5, [r1, #9]
   385d0:	lsl	r4, r4, #16
   385d4:	orr	r4, r4, r0, lsl #8
   385d8:	ldrb	r0, [r1, #4]
   385dc:	ldrb	r6, [r1, #14]
   385e0:	lsl	r9, r9, #16
   385e4:	ldrb	r7, [r1, #13]
   385e8:	orr	r4, r4, r0
   385ec:	orr	r9, r9, r5, lsl #8
   385f0:	ldrb	r0, [r1, #7]
   385f4:	ldrb	r5, [r1, #8]
   385f8:	lsl	r6, r6, #16
   385fc:	orr	r6, r6, r7, lsl #8
   38600:	ldrb	r7, [r1, #2]
   38604:	orr	r9, r9, r5
   38608:	ldrb	r5, [r1, #12]
   3860c:	orr	r4, r4, r0, lsl #24
   38610:	ldrb	r0, [r1, #11]
   38614:	orr	r6, r6, r5
   38618:	ldrb	r5, [r1, #15]
   3861c:	lsl	r7, r7, #16
   38620:	str	r7, [sp, #40]	; 0x28
   38624:	orr	r9, r9, r0, lsl #24
   38628:	ldrb	r0, [r1, #1]
   3862c:	orr	r6, r6, r5, lsl #24
   38630:	ldr	r5, [sp, #40]	; 0x28
   38634:	mov	r7, #0
   38638:	str	r7, [sp, #56]	; 0x38
   3863c:	orr	r7, r5, r0, lsl #8
   38640:	ldrb	r0, [r1]
   38644:	ldrb	r5, [r1, #3]
   38648:	str	r9, [sp, #84]	; 0x54
   3864c:	orr	r7, r7, r0
   38650:	mov	r0, #0
   38654:	str	r0, [sp, #80]	; 0x50
   38658:	str	r0, [sp, #88]	; 0x58
   3865c:	orr	r7, r7, r5, lsl #24
   38660:	ldrd	r0, [sp, #80]	; 0x50
   38664:	str	r6, [sp, #92]	; 0x5c
   38668:	lsr	r6, r6, #8
   3866c:	orr	r0, r0, r4
   38670:	str	r4, [sp, #60]	; 0x3c
   38674:	ldrd	r4, [sp, #88]	; 0x58
   38678:	orr	r6, r6, #16777216	; 0x1000000
   3867c:	add	r6, r6, r8
   38680:	ldr	r8, [sp, #8]
   38684:	orr	r4, r4, r9
   38688:	lsr	r9, r0, #20
   3868c:	orr	r9, r9, r1, lsl #12
   38690:	ldrd	r0, [sp, #56]	; 0x38
   38694:	lsr	r4, r4, #14
   38698:	bic	r9, r9, #-67108864	; 0xfc000000
   3869c:	orr	r0, r0, r7
   386a0:	bic	r7, r7, #-67108864	; 0xfc000000
   386a4:	str	r7, [sp, #40]	; 0x28
   386a8:	orr	r4, r4, r5, lsl #18
   386ac:	ldr	r7, [sp, #28]
   386b0:	lsr	r5, r0, #26
   386b4:	orr	r5, r5, r1, lsl #6
   386b8:	ldr	r1, [sp, #72]	; 0x48
   386bc:	add	r9, r9, r7
   386c0:	str	r9, [sp, #24]
   386c4:	ldr	r9, [sp, #40]	; 0x28
   386c8:	bic	r0, r4, #-67108864	; 0xfc000000
   386cc:	bic	r5, r5, #-67108864	; 0xfc000000
   386d0:	add	r0, r0, r8
   386d4:	add	fp, r9, fp
   386d8:	str	r0, [sp, #28]
   386dc:	add	r0, r5, r1
   386e0:	str	r6, [sp, #68]	; 0x44
   386e4:	ldr	r9, [sp, #16]
   386e8:	ldr	r4, [sp, #64]	; 0x40
   386ec:	ldr	r1, [sp, #76]	; 0x4c
   386f0:	umull	r8, r9, fp, r9
   386f4:	umull	r6, r7, fp, r4
   386f8:	umull	r4, r5, fp, sl
   386fc:	strd	r8, [sp]
   38700:	ldr	r8, [sp, #64]	; 0x40
   38704:	umlal	r6, r7, r1, r0
   38708:	ldr	r1, [sp, #120]	; 0x78
   3870c:	umlal	r4, r5, r8, r0
   38710:	ldrd	r8, [sp]
   38714:	umlal	r8, r9, sl, r0
   38718:	strd	r8, [sp]
   3871c:	ldr	r9, [sp, #28]
   38720:	umlal	r6, r7, r1, r9
   38724:	ldr	r9, [sp, #32]
   38728:	ldr	r1, [sp, #28]
   3872c:	umull	r8, r9, fp, r9
   38730:	strd	r8, [sp, #8]
   38734:	ldr	r8, [sp, #100]	; 0x64
   38738:	ldr	r9, [sp, #52]	; 0x34
   3873c:	umlal	r4, r5, r8, r1
   38740:	ldr	r1, [sp, #100]	; 0x64
   38744:	umull	r8, r9, fp, r9
   38748:	ldr	fp, [sp, #24]
   3874c:	umlal	r6, r7, r1, fp
   38750:	strd	r8, [sp, #40]	; 0x28
   38754:	ldr	fp, [sp, #16]
   38758:	ldrd	r8, [sp, #8]
   3875c:	ldr	r1, [sp, #76]	; 0x4c
   38760:	umlal	r8, r9, fp, r0
   38764:	ldr	fp, [sp, #28]
   38768:	strd	r8, [sp, #8]
   3876c:	ldrd	r8, [sp]
   38770:	umlal	r8, r9, r1, fp
   38774:	ldr	fp, [sp, #32]
   38778:	strd	r8, [sp]
   3877c:	ldrd	r8, [sp, #40]	; 0x28
   38780:	umlal	r8, r9, fp, r0
   38784:	ldr	r0, [sp, #24]
   38788:	umlal	r4, r5, r1, r0
   3878c:	strd	r8, [sp, #40]	; 0x28
   38790:	ldr	r1, [sp, #68]	; 0x44
   38794:	ldr	r8, [sp, #124]	; 0x7c
   38798:	ldr	r9, [sp, #64]	; 0x40
   3879c:	umlal	r6, r7, r8, r1
   387a0:	ldr	r8, [sp, #28]
   387a4:	ldrd	r0, [sp, #8]
   387a8:	umlal	r0, r1, r9, r8
   387ac:	lsr	fp, r6, #26
   387b0:	strd	r0, [sp, #8]
   387b4:	ldrd	r0, [sp]
   387b8:	ldr	r8, [sp, #24]
   387bc:	umlal	r0, r1, r9, r8
   387c0:	ldr	r8, [sp, #28]
   387c4:	orr	r9, fp, r7, lsl #6
   387c8:	ldr	fp, [sp, #68]	; 0x44
   387cc:	str	r9, [sp, #112]	; 0x70
   387d0:	strd	r0, [sp]
   387d4:	ldrd	r0, [sp, #40]	; 0x28
   387d8:	umlal	r0, r1, sl, r8
   387dc:	ldrd	r8, [sp, #8]
   387e0:	strd	r0, [sp, #40]	; 0x28
   387e4:	lsr	r1, r7, #26
   387e8:	ldr	r0, [sp, #120]	; 0x78
   387ec:	bic	r7, r6, #-67108864	; 0xfc000000
   387f0:	str	r1, [sp, #116]	; 0x74
   387f4:	ldr	r6, [sp, #68]	; 0x44
   387f8:	umlal	r4, r5, r0, fp
   387fc:	ldr	fp, [sp, #24]
   38800:	ldrd	r0, [sp]
   38804:	umlal	r8, r9, sl, fp
   38808:	strd	r8, [sp, #8]
   3880c:	ldrd	r8, [sp, #112]	; 0x70
   38810:	adds	r4, r4, r8
   38814:	ldr	r8, [sp, #68]	; 0x44
   38818:	adc	r5, r5, r9
   3881c:	ldr	r9, [sp, #100]	; 0x64
   38820:	umlal	r0, r1, r9, r8
   38824:	ldr	r8, [sp, #16]
   38828:	bic	r9, r4, #-67108864	; 0xfc000000
   3882c:	str	r9, [sp, #72]	; 0x48
   38830:	strd	r0, [sp]
   38834:	ldrd	r0, [sp, #40]	; 0x28
   38838:	umlal	r0, r1, r8, fp
   3883c:	lsr	r8, r4, #26
   38840:	orr	r8, r8, r5, lsl #6
   38844:	ldrd	r4, [sp, #8]
   38848:	strd	r0, [sp, #40]	; 0x28
   3884c:	ldrd	r0, [sp]
   38850:	adds	r0, r0, r8
   38854:	ldr	r8, [sp, #76]	; 0x4c
   38858:	adc	r1, r1, #0
   3885c:	bic	r9, r0, #-67108864	; 0xfc000000
   38860:	str	r9, [sp, #28]
   38864:	umlal	r4, r5, r8, r6
   38868:	ldr	r8, [sp, #64]	; 0x40
   3886c:	strd	r4, [sp, #8]
   38870:	lsr	r4, r0, #26
   38874:	orr	r4, r4, r1, lsl #6
   38878:	ldrd	r0, [sp, #8]
   3887c:	adds	r0, r0, r4
   38880:	ldrd	r4, [sp, #40]	; 0x28
   38884:	adc	r1, r1, #0
   38888:	bic	r9, r0, #-67108864	; 0xfc000000
   3888c:	str	r9, [sp, #8]
   38890:	umlal	r4, r5, r8, r6
   38894:	strd	r4, [sp, #40]	; 0x28
   38898:	lsr	r4, r0, #26
   3889c:	orr	r4, r4, r1, lsl #6
   388a0:	ldrd	r0, [sp, #40]	; 0x28
   388a4:	adds	r0, r0, r4
   388a8:	adc	r1, r1, #0
   388ac:	lsr	fp, r0, #26
   388b0:	cmp	r2, #15
   388b4:	bic	r8, r0, #-67108864	; 0xfc000000
   388b8:	orr	fp, fp, r1, lsl #6
   388bc:	add	fp, fp, fp, lsl #2
   388c0:	add	fp, fp, r7
   388c4:	bls	388e0 <__printf_chk@plt+0x34140>
   388c8:	mov	r1, ip
   388cc:	b	385b8 <__printf_chk@plt+0x33e18>
   388d0:	mov	fp, r8
   388d4:	str	r8, [sp, #8]
   388d8:	str	r8, [sp, #28]
   388dc:	str	r8, [sp, #72]	; 0x48
   388e0:	cmp	r2, #0
   388e4:	beq	38a58 <__printf_chk@plt+0x342b8>
   388e8:	add	r4, sp, #148	; 0x94
   388ec:	mov	r1, #0
   388f0:	ldrb	r0, [ip, r1]
   388f4:	strb	r0, [r4, r1]
   388f8:	add	r1, r1, #1
   388fc:	cmp	r1, r2
   38900:	bne	388f0 <__printf_chk@plt+0x34150>
   38904:	add	r2, r1, #1
   38908:	add	r5, sp, #168	; 0xa8
   3890c:	cmp	r2, #15
   38910:	add	r2, r5, r1
   38914:	mov	r0, #1
   38918:	addls	r1, r4, r1
   3891c:	strb	r0, [r2, #-20]	; 0xffffffec
   38920:	addls	r0, sp, #163	; 0xa3
   38924:	movls	r2, #0
   38928:	bhi	38938 <__printf_chk@plt+0x34198>
   3892c:	strb	r2, [r1, #1]!
   38930:	cmp	r1, r0
   38934:	bne	3892c <__printf_chk@plt+0x3418c>
   38938:	ldrb	r1, [sp, #154]	; 0x9a
   3893c:	ldrb	r4, [sp, #153]	; 0x99
   38940:	ldrb	r2, [sp, #158]	; 0x9e
   38944:	lsl	r1, r1, #16
   38948:	ldrb	r0, [sp, #162]	; 0xa2
   3894c:	orr	r4, r1, r4, lsl #8
   38950:	ldrb	r1, [sp, #152]	; 0x98
   38954:	ldrb	r7, [sp, #157]	; 0x9d
   38958:	lsl	r2, r2, #16
   3895c:	orr	r1, r4, r1
   38960:	ldrb	r4, [sp, #155]	; 0x9b
   38964:	ldrb	r6, [sp, #161]	; 0xa1
   38968:	lsl	r0, r0, #16
   3896c:	orr	r7, r2, r7, lsl #8
   38970:	ldrb	r5, [sp, #160]	; 0xa0
   38974:	orr	r1, r1, r4, lsl #24
   38978:	ldrb	r2, [sp, #156]	; 0x9c
   3897c:	ldrb	r4, [sp, #159]	; 0x9f
   38980:	orr	r6, r0, r6, lsl #8
   38984:	orr	r5, r6, r5
   38988:	orr	r2, r7, r2
   3898c:	ldrb	r0, [sp, #150]	; 0x96
   38990:	mov	r7, #0
   38994:	ldrb	r6, [sp, #163]	; 0xa3
   38998:	orr	r2, r2, r4, lsl #24
   3899c:	ldrb	r4, [sp, #149]	; 0x95
   389a0:	mov	r9, r7
   389a4:	lsl	r0, r0, #16
   389a8:	str	r2, [sp, #132]	; 0x84
   389ac:	orr	r6, r5, r6, lsl #24
   389b0:	ldrb	r5, [sp, #148]	; 0x94
   389b4:	orr	r0, r0, r4, lsl #8
   389b8:	str	r7, [sp, #128]	; 0x80
   389bc:	orr	r0, r0, r5
   389c0:	ldrd	r4, [sp, #128]	; 0x80
   389c4:	str	r7, [sp, #104]	; 0x68
   389c8:	ldrb	r7, [sp, #151]	; 0x97
   389cc:	orr	r4, r4, r1
   389d0:	strd	r4, [sp, #40]	; 0x28
   389d4:	str	r6, [sp, #140]	; 0x8c
   389d8:	add	r6, r8, r6, lsr #8
   389dc:	ldr	r8, [sp, #40]	; 0x28
   389e0:	orr	r4, r0, r7, lsl #24
   389e4:	ldr	r0, [sp, #44]	; 0x2c
   389e8:	str	r9, [sp, #136]	; 0x88
   389ec:	str	r1, [sp, #108]	; 0x6c
   389f0:	lsr	r9, r8, #20
   389f4:	orr	r9, r9, r0, lsl #12
   389f8:	str	r6, [sp, #68]	; 0x44
   389fc:	ldrd	r0, [sp, #104]	; 0x68
   38a00:	bic	r9, r9, #-67108864	; 0xfc000000
   38a04:	ldrd	r6, [sp, #136]	; 0x88
   38a08:	orr	r0, r0, r4
   38a0c:	bic	r4, r4, #-67108864	; 0xfc000000
   38a10:	orr	r6, r6, r2
   38a14:	ldr	r2, [sp, #28]
   38a18:	lsr	r5, r0, #26
   38a1c:	add	fp, fp, r4
   38a20:	add	r9, r2, r9
   38a24:	lsr	r2, r6, #14
   38a28:	orr	r2, r2, r7, lsl #18
   38a2c:	orr	r5, r5, r1, lsl #6
   38a30:	ldr	r6, [sp, #8]
   38a34:	bic	r2, r2, #-67108864	; 0xfc000000
   38a38:	ldr	r7, [sp, #72]	; 0x48
   38a3c:	bic	r5, r5, #-67108864	; 0xfc000000
   38a40:	add	r2, r6, r2
   38a44:	str	r9, [sp, #24]
   38a48:	str	r2, [sp, #28]
   38a4c:	add	r0, r7, r5
   38a50:	mov	r2, #0
   38a54:	b	386e4 <__printf_chk@plt+0x33f44>
   38a58:	ldr	r9, [sp, #72]	; 0x48
   38a5c:	ldr	ip, [sp, #28]
   38a60:	add	r0, r9, fp, lsr #26
   38a64:	ldr	r1, [sp, #8]
   38a68:	bic	sl, r0, #-67108864	; 0xfc000000
   38a6c:	bic	fp, fp, #-67108864	; 0xfc000000
   38a70:	add	r0, ip, r0, lsr #26
   38a74:	ldrb	r6, [r3, #18]
   38a78:	bic	ip, r0, #-67108864	; 0xfc000000
   38a7c:	str	r2, [sp, #36]	; 0x24
   38a80:	add	r0, r1, r0, lsr #26
   38a84:	bic	r4, r0, #-67108864	; 0xfc000000
   38a88:	str	r4, [sp, #16]
   38a8c:	add	r8, r8, r0, lsr #26
   38a90:	lsl	r6, r6, #16
   38a94:	bic	r5, r8, #-67108864	; 0xfc000000
   38a98:	str	r5, [sp, #52]	; 0x34
   38a9c:	lsr	r8, r8, #26
   38aa0:	add	r0, r5, #-67108864	; 0xfc000000
   38aa4:	add	r8, r8, r8, lsl #2
   38aa8:	add	fp, r8, fp
   38aac:	ldr	r8, [sp, #16]
   38ab0:	bic	r4, fp, #-67108864	; 0xfc000000
   38ab4:	add	r1, r4, #5
   38ab8:	add	r5, sl, fp, lsr #26
   38abc:	bic	sl, r1, #-67108864	; 0xfc000000
   38ac0:	add	r1, r5, r1, lsr #26
   38ac4:	bic	fp, r1, #-67108864	; 0xfc000000
   38ac8:	add	r1, ip, r1, lsr #26
   38acc:	bic	r7, r1, #-67108864	; 0xfc000000
   38ad0:	add	r1, r8, r1, lsr #26
   38ad4:	ldrb	r8, [r3, #17]
   38ad8:	bic	r9, r1, #-67108864	; 0xfc000000
   38adc:	add	r0, r0, r1, lsr #26
   38ae0:	str	r0, [sp, #56]	; 0x38
   38ae4:	orr	r8, r6, r8, lsl #8
   38ae8:	ldrb	r6, [r3, #22]
   38aec:	lsr	r1, r0, #31
   38af0:	ldrb	r0, [r3, #16]
   38af4:	sub	r1, r1, #1
   38af8:	and	fp, fp, r1
   38afc:	and	sl, sl, r1
   38b00:	orr	r8, r8, r0
   38b04:	mvn	r0, r1
   38b08:	and	r4, r0, r4
   38b0c:	and	r5, r0, r5
   38b10:	orr	r5, r5, fp
   38b14:	orr	sl, r4, sl
   38b18:	ldrb	r4, [r3, #21]
   38b1c:	and	r7, r7, r1
   38b20:	and	r9, r9, r1
   38b24:	and	ip, r0, ip
   38b28:	str	r9, [sp, #32]
   38b2c:	orr	sl, sl, r5, lsl #26
   38b30:	ldrb	r9, [r3, #19]
   38b34:	orr	ip, ip, r7
   38b38:	str	sl, [sp, #28]
   38b3c:	lsl	r6, r6, #16
   38b40:	ldrb	r7, [r3, #20]
   38b44:	orr	r4, r6, r4, lsl #8
   38b48:	ldr	sl, [sp, #16]
   38b4c:	orr	r8, r8, r9, lsl #24
   38b50:	ldrb	fp, [r3, #23]
   38b54:	orr	r4, r4, r7
   38b58:	ldr	r6, [sp, #32]
   38b5c:	and	r9, r0, sl
   38b60:	ldrb	r7, [r3, #26]
   38b64:	lsr	r5, r5, #6
   38b68:	orr	r5, r5, ip, lsl #20
   38b6c:	orr	fp, r4, fp, lsl #24
   38b70:	str	r5, [sp, #8]
   38b74:	orr	r5, r9, r6
   38b78:	ldr	r4, [sp, #28]
   38b7c:	lsl	r7, r7, #16
   38b80:	ldrb	r6, [r3, #25]
   38b84:	lsr	ip, ip, #12
   38b88:	adds	sl, r8, r4
   38b8c:	ldrb	r8, [r3, #24]
   38b90:	str	fp, [sp, #40]	; 0x28
   38b94:	mov	r9, #0
   38b98:	orr	r6, r7, r6, lsl #8
   38b9c:	adc	fp, r9, #0
   38ba0:	orr	r6, r6, r8
   38ba4:	ldrb	r8, [r3, #27]
   38ba8:	strd	sl, [sp, #16]
   38bac:	mov	r7, #0
   38bb0:	str	fp, [sp, #32]
   38bb4:	orr	fp, ip, r5, lsl #14
   38bb8:	ldr	ip, [sp, #52]	; 0x34
   38bbc:	orr	r8, r6, r8, lsl #24
   38bc0:	ldr	sl, [sp, #56]	; 0x38
   38bc4:	ldr	r6, [sp, #40]	; 0x28
   38bc8:	and	r0, r0, ip
   38bcc:	lsr	ip, r5, #18
   38bd0:	mov	r5, r7
   38bd4:	ldr	r7, [sp, #8]
   38bd8:	and	r9, r1, sl
   38bdc:	ldrb	r1, [r3, #30]
   38be0:	orr	r0, r0, r9
   38be4:	adds	r4, r6, r7
   38be8:	ldrb	sl, [r3, #29]
   38bec:	ldrd	r6, [sp, #32]
   38bf0:	adc	r5, r5, #0
   38bf4:	ldrb	r9, [r3, #28]
   38bf8:	lsl	r1, r1, #16
   38bfc:	adds	r4, r4, r6
   38c00:	orr	sl, r1, sl, lsl #8
   38c04:	adc	r5, r5, r7
   38c08:	adds	r8, r8, fp
   38c0c:	orr	sl, sl, r9
   38c10:	mov	r9, #0
   38c14:	adc	r9, r9, #0
   38c18:	adds	r6, r5, r8
   38c1c:	adc	r7, r2, r9
   38c20:	ldrb	r8, [sp, #16]
   38c24:	ldr	r9, [sp, #48]	; 0x30
   38c28:	orr	r0, ip, r0, lsl #8
   38c2c:	ldrb	r3, [r3, #31]
   38c30:	strb	r8, [r9]
   38c34:	ldr	ip, [sp, #16]
   38c38:	orr	sl, sl, r3, lsl #24
   38c3c:	adds	sl, sl, r0
   38c40:	ldr	r0, [sp, #48]	; 0x30
   38c44:	adds	r8, r7, sl
   38c48:	lsr	r3, ip, #8
   38c4c:	lsr	r1, ip, #16
   38c50:	strb	r3, [r9, #1]
   38c54:	lsr	r3, ip, #24
   38c58:	ldr	ip, [sp, #96]	; 0x60
   38c5c:	strb	r1, [r9, #2]
   38c60:	strb	r3, [r9, #3]
   38c64:	lsr	r3, r6, #8
   38c68:	ldr	r1, [sp, #164]	; 0xa4
   38c6c:	ldr	r2, [ip]
   38c70:	strb	r6, [r0, #8]
   38c74:	cmp	r1, r2
   38c78:	strb	r4, [r0, #4]
   38c7c:	lsr	r2, r8, #16
   38c80:	lsr	r1, r8, #8
   38c84:	strb	r8, [r0, #12]
   38c88:	lsr	r8, r8, #24
   38c8c:	strb	r2, [r0, #14]
   38c90:	lsr	r2, r4, #8
   38c94:	strb	r3, [r0, #9]
   38c98:	lsr	r3, r6, #16
   38c9c:	strb	r1, [r0, #13]
   38ca0:	lsr	r6, r6, #24
   38ca4:	strb	r3, [r0, #10]
   38ca8:	lsr	r3, r4, #16
   38cac:	strb	r8, [r0, #15]
   38cb0:	lsr	r4, r4, #24
   38cb4:	strb	r6, [r0, #11]
   38cb8:	strb	r2, [r0, #5]
   38cbc:	strb	r3, [r0, #6]
   38cc0:	strb	r4, [r0, #7]
   38cc4:	bne	38cd0 <__printf_chk@plt+0x34530>
   38cc8:	add	sp, sp, #172	; 0xac
   38ccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38cd0:	bl	41b8 <__stack_chk_fail@plt>
   38cd4:	andeq	lr, r3, r8, lsl r6
   38cd8:	andeq	r0, r0, r8, lsl #9
   38cdc:	push	{r4, r5}
   38ce0:	cmp	r2, #256	; 0x100
   38ce4:	ldrb	r3, [r1, #2]
   38ce8:	ldrb	r4, [r1, #1]
   38cec:	ldrb	ip, [r1]
   38cf0:	ldrb	r2, [r1, #3]
   38cf4:	lsl	r3, r3, #16
   38cf8:	orr	r3, r3, r4, lsl #8
   38cfc:	orr	r3, r3, ip
   38d00:	orr	r3, r3, r2, lsl #24
   38d04:	str	r3, [r0, #16]
   38d08:	ldrb	r3, [r1, #6]
   38d0c:	ldrb	r4, [r1, #5]
   38d10:	ldrb	ip, [r1, #4]
   38d14:	ldrb	r2, [r1, #7]
   38d18:	lsl	r3, r3, #16
   38d1c:	orr	r3, r3, r4, lsl #8
   38d20:	orr	r3, r3, ip
   38d24:	orr	r3, r3, r2, lsl #24
   38d28:	str	r3, [r0, #20]
   38d2c:	ldrb	r3, [r1, #10]
   38d30:	ldrb	r4, [r1, #9]
   38d34:	ldrb	ip, [r1, #8]
   38d38:	ldrb	r2, [r1, #11]
   38d3c:	lsl	r3, r3, #16
   38d40:	orr	r3, r3, r4, lsl #8
   38d44:	orr	r3, r3, ip
   38d48:	orr	r3, r3, r2, lsl #24
   38d4c:	str	r3, [r0, #24]
   38d50:	ldrb	r3, [r1, #14]
   38d54:	ldrb	r4, [r1, #13]
   38d58:	ldrb	ip, [r1, #12]
   38d5c:	ldrb	r2, [r1, #15]
   38d60:	lsl	r3, r3, #16
   38d64:	orr	r3, r3, r4, lsl #8
   38d68:	orr	r3, r3, ip
   38d6c:	orr	r3, r3, r2, lsl #24
   38d70:	str	r3, [r0, #28]
   38d74:	beq	38eac <__printf_chk@plt+0x3470c>
   38d78:	ldr	r3, [pc, #316]	; 38ebc <__printf_chk@plt+0x3471c>
   38d7c:	add	r3, pc, r3
   38d80:	add	r3, r3, #16
   38d84:	ldrb	r2, [r1, #2]
   38d88:	ldrb	r5, [r1, #1]
   38d8c:	ldrb	r4, [r1]
   38d90:	ldrb	ip, [r1, #3]
   38d94:	lsl	r2, r2, #16
   38d98:	orr	r2, r2, r5, lsl #8
   38d9c:	orr	r2, r2, r4
   38da0:	orr	r2, r2, ip, lsl #24
   38da4:	str	r2, [r0, #32]
   38da8:	ldrb	r2, [r1, #6]
   38dac:	ldrb	r5, [r1, #5]
   38db0:	ldrb	r4, [r1, #4]
   38db4:	ldrb	ip, [r1, #7]
   38db8:	lsl	r2, r2, #16
   38dbc:	orr	r2, r2, r5, lsl #8
   38dc0:	orr	r2, r2, r4
   38dc4:	orr	r2, r2, ip, lsl #24
   38dc8:	str	r2, [r0, #36]	; 0x24
   38dcc:	ldrb	r2, [r1, #10]
   38dd0:	ldrb	r5, [r1, #9]
   38dd4:	ldrb	r4, [r1, #8]
   38dd8:	ldrb	ip, [r1, #11]
   38ddc:	lsl	r2, r2, #16
   38de0:	orr	r2, r2, r5, lsl #8
   38de4:	orr	r2, r2, r4
   38de8:	orr	r2, r2, ip, lsl #24
   38dec:	str	r2, [r0, #40]	; 0x28
   38df0:	ldrb	r2, [r1, #14]
   38df4:	ldrb	r4, [r1, #13]
   38df8:	ldrb	ip, [r1, #12]
   38dfc:	lsl	r2, r2, #16
   38e00:	ldrb	r1, [r1, #15]
   38e04:	orr	r2, r2, r4, lsl #8
   38e08:	orr	r2, r2, ip
   38e0c:	orr	r2, r2, r1, lsl #24
   38e10:	str	r2, [r0, #44]	; 0x2c
   38e14:	ldrb	r2, [r3, #2]
   38e18:	ldrb	r4, [r3, #1]
   38e1c:	ldrb	ip, [r3]
   38e20:	ldrb	r1, [r3, #3]
   38e24:	lsl	r2, r2, #16
   38e28:	orr	r2, r2, r4, lsl #8
   38e2c:	orr	r2, r2, ip
   38e30:	orr	r2, r2, r1, lsl #24
   38e34:	str	r2, [r0]
   38e38:	ldrb	r2, [r3, #6]
   38e3c:	ldrb	r4, [r3, #5]
   38e40:	ldrb	ip, [r3, #4]
   38e44:	ldrb	r1, [r3, #7]
   38e48:	lsl	r2, r2, #16
   38e4c:	orr	r2, r2, r4, lsl #8
   38e50:	orr	r2, r2, ip
   38e54:	orr	r2, r2, r1, lsl #24
   38e58:	str	r2, [r0, #4]
   38e5c:	ldrb	r2, [r3, #10]
   38e60:	ldrb	r4, [r3, #9]
   38e64:	ldrb	ip, [r3, #8]
   38e68:	ldrb	r1, [r3, #11]
   38e6c:	lsl	r2, r2, #16
   38e70:	orr	r2, r2, r4, lsl #8
   38e74:	orr	r2, r2, ip
   38e78:	orr	r2, r2, r1, lsl #24
   38e7c:	str	r2, [r0, #8]
   38e80:	ldrb	ip, [r3, #14]
   38e84:	ldrb	r4, [r3, #13]
   38e88:	ldrb	r1, [r3, #12]
   38e8c:	ldrb	r2, [r3, #15]
   38e90:	lsl	ip, ip, #16
   38e94:	orr	r3, ip, r4, lsl #8
   38e98:	orr	r3, r3, r1
   38e9c:	orr	r3, r3, r2, lsl #24
   38ea0:	str	r3, [r0, #12]
   38ea4:	pop	{r4, r5}
   38ea8:	bx	lr
   38eac:	ldr	r3, [pc, #12]	; 38ec0 <__printf_chk@plt+0x34720>
   38eb0:	add	r1, r1, #16
   38eb4:	add	r3, pc, r3
   38eb8:	b	38d84 <__printf_chk@plt+0x345e4>
   38ebc:	andeq	pc, r0, r8, asr sl	; <UNPREDICTABLE>
   38ec0:	andeq	pc, r0, r0, lsr #18
   38ec4:	cmp	r2, #0
   38ec8:	push	{r4, r5}
   38ecc:	streq	r2, [r0, #48]	; 0x30
   38ed0:	beq	38f18 <__printf_chk@plt+0x34778>
   38ed4:	ldrb	r3, [r2, #2]
   38ed8:	ldrb	r5, [r2, #1]
   38edc:	ldrb	r4, [r2]
   38ee0:	ldrb	ip, [r2, #3]
   38ee4:	lsl	r3, r3, #16
   38ee8:	orr	r3, r3, r5, lsl #8
   38eec:	orr	r3, r3, r4
   38ef0:	orr	r3, r3, ip, lsl #24
   38ef4:	str	r3, [r0, #48]	; 0x30
   38ef8:	ldrb	r4, [r2, #6]
   38efc:	ldrb	r5, [r2, #5]
   38f00:	ldrb	ip, [r2, #4]
   38f04:	ldrb	r3, [r2, #7]
   38f08:	lsl	r4, r4, #16
   38f0c:	orr	r2, r4, r5, lsl #8
   38f10:	orr	r2, r2, ip
   38f14:	orr	r2, r2, r3, lsl #24
   38f18:	str	r2, [r0, #52]	; 0x34
   38f1c:	ldrb	r3, [r1, #2]
   38f20:	ldrb	r4, [r1, #1]
   38f24:	ldrb	ip, [r1]
   38f28:	ldrb	r2, [r1, #3]
   38f2c:	lsl	r3, r3, #16
   38f30:	orr	r3, r3, r4, lsl #8
   38f34:	orr	r3, r3, ip
   38f38:	orr	r3, r3, r2, lsl #24
   38f3c:	str	r3, [r0, #56]	; 0x38
   38f40:	ldrb	r3, [r1, #6]
   38f44:	ldrb	r4, [r1, #5]
   38f48:	ldrb	ip, [r1, #4]
   38f4c:	ldrb	r2, [r1, #7]
   38f50:	lsl	r3, r3, #16
   38f54:	orr	r3, r3, r4, lsl #8
   38f58:	orr	r3, r3, ip
   38f5c:	orr	r3, r3, r2, lsl #24
   38f60:	str	r3, [r0, #60]	; 0x3c
   38f64:	pop	{r4, r5}
   38f68:	bx	lr
   38f6c:	ldr	ip, [pc, #3028]	; 39b48 <__printf_chk@plt+0x353a8>
   38f70:	cmp	r3, #0
   38f74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38f78:	add	ip, pc, ip
   38f7c:	ldr	r4, [pc, #3016]	; 39b4c <__printf_chk@plt+0x353ac>
   38f80:	sub	sp, sp, #260	; 0x104
   38f84:	str	r3, [sp, #176]	; 0xb0
   38f88:	mov	r3, ip
   38f8c:	str	r0, [sp, #168]	; 0xa8
   38f90:	str	r1, [sp, #36]	; 0x24
   38f94:	str	r2, [sp, #68]	; 0x44
   38f98:	ldr	r4, [ip, r4]
   38f9c:	ldr	r3, [r4]
   38fa0:	str	r4, [sp, #172]	; 0xac
   38fa4:	str	r3, [sp, #252]	; 0xfc
   38fa8:	beq	39ae4 <__printf_chk@plt+0x35344>
   38fac:	ldr	r2, [sp, #168]	; 0xa8
   38fb0:	add	r1, sp, #188	; 0xbc
   38fb4:	ldr	r4, [sp, #168]	; 0xa8
   38fb8:	ldr	r5, [sp, #168]	; 0xa8
   38fbc:	ldr	r6, [sp, #168]	; 0xa8
   38fc0:	ldr	r7, [sp, #168]	; 0xa8
   38fc4:	ldr	r8, [sp, #168]	; 0xa8
   38fc8:	ldr	r9, [sp, #168]	; 0xa8
   38fcc:	ldr	sl, [sp, #168]	; 0xa8
   38fd0:	ldr	fp, [sp, #168]	; 0xa8
   38fd4:	ldr	ip, [sp, #168]	; 0xa8
   38fd8:	ldr	r0, [r0, #48]	; 0x30
   38fdc:	ldr	r2, [r2]
   38fe0:	ldr	r3, [sp, #176]	; 0xb0
   38fe4:	ldr	r4, [r4, #4]
   38fe8:	ldr	r5, [r5, #8]
   38fec:	ldr	r6, [r6, #12]
   38ff0:	ldr	r7, [r7, #16]
   38ff4:	ldr	r8, [r8, #20]
   38ff8:	ldr	r9, [r9, #24]
   38ffc:	ldr	sl, [sl, #28]
   39000:	ldr	fp, [fp, #32]
   39004:	ldr	ip, [ip, #36]	; 0x24
   39008:	str	r0, [sp, #180]	; 0xb4
   3900c:	str	r1, [sp, #60]	; 0x3c
   39010:	str	r2, [sp, #72]	; 0x48
   39014:	str	r3, [sp, #52]	; 0x34
   39018:	mov	r3, #0
   3901c:	str	r4, [sp, #76]	; 0x4c
   39020:	str	r5, [sp, #80]	; 0x50
   39024:	str	r0, [sp, #48]	; 0x30
   39028:	str	r6, [sp, #84]	; 0x54
   3902c:	str	r7, [sp, #88]	; 0x58
   39030:	str	r8, [sp, #92]	; 0x5c
   39034:	str	r9, [sp, #96]	; 0x60
   39038:	str	sl, [sp, #100]	; 0x64
   3903c:	str	fp, [sp, #104]	; 0x68
   39040:	str	ip, [sp, #108]	; 0x6c
   39044:	ldr	r0, [sp, #168]	; 0xa8
   39048:	ldr	r1, [sp, #168]	; 0xa8
   3904c:	ldr	r2, [sp, #168]	; 0xa8
   39050:	ldr	r4, [sp, #168]	; 0xa8
   39054:	ldr	r5, [sp, #168]	; 0xa8
   39058:	ldr	r0, [r0, #40]	; 0x28
   3905c:	ldr	r1, [r1, #44]	; 0x2c
   39060:	ldr	r2, [r2, #52]	; 0x34
   39064:	ldr	r4, [r4, #56]	; 0x38
   39068:	ldr	r5, [r5, #60]	; 0x3c
   3906c:	str	r0, [sp, #112]	; 0x70
   39070:	str	r1, [sp, #116]	; 0x74
   39074:	str	r2, [sp, #64]	; 0x40
   39078:	str	r4, [sp, #120]	; 0x78
   3907c:	str	r5, [sp, #124]	; 0x7c
   39080:	ldr	r6, [sp, #52]	; 0x34
   39084:	cmp	r6, #63	; 0x3f
   39088:	bhi	39b38 <__printf_chk@plt+0x35398>
   3908c:	ldr	r0, [sp, #36]	; 0x24
   39090:	add	ip, sp, #188	; 0xbc
   39094:	mov	r3, #0
   39098:	mov	r1, r6
   3909c:	ldrb	r2, [r0, r3]
   390a0:	strb	r2, [ip, r3]
   390a4:	add	r3, r3, #1
   390a8:	cmp	r1, r3
   390ac:	bhi	3909c <__printf_chk@plt+0x348fc>
   390b0:	add	r8, sp, #188	; 0xbc
   390b4:	str	r8, [sp, #36]	; 0x24
   390b8:	str	r8, [sp, #40]	; 0x28
   390bc:	add	r0, sp, #108	; 0x6c
   390c0:	ldr	sl, [sp, #124]	; 0x7c
   390c4:	ldr	fp, [sp, #100]	; 0x64
   390c8:	ldm	r0, {r0, r1, r2}
   390cc:	ldr	r3, [sp, #96]	; 0x60
   390d0:	ldr	r4, [sp, #92]	; 0x5c
   390d4:	str	sl, [sp, #156]	; 0x9c
   390d8:	str	fp, [sp, #28]
   390dc:	str	r3, [sp, #24]
   390e0:	str	r4, [sp, #20]
   390e4:	mov	r4, #10
   390e8:	ldr	r8, [sp, #84]	; 0x54
   390ec:	str	r4, [sp, #44]	; 0x2c
   390f0:	str	r1, [sp, #12]
   390f4:	str	r2, [sp, #56]	; 0x38
   390f8:	str	r0, [sp, #8]
   390fc:	ldr	r5, [sp, #120]	; 0x78
   39100:	ldr	r6, [sp, #64]	; 0x40
   39104:	ldr	r7, [sp, #48]	; 0x30
   39108:	ldr	ip, [sp, #104]	; 0x68
   3910c:	ldr	r3, [sp, #88]	; 0x58
   39110:	ldr	r9, [sp, #80]	; 0x50
   39114:	ldr	sl, [sp, #76]	; 0x4c
   39118:	ldr	fp, [sp, #72]	; 0x48
   3911c:	ldr	r4, [sp, #156]	; 0x9c
   39120:	ldr	r1, [sp, #24]
   39124:	ldr	r2, [sp, #28]
   39128:	ldr	r0, [sp, #20]
   3912c:	str	r8, [sp, #16]
   39130:	add	fp, fp, r3
   39134:	add	sl, sl, r0
   39138:	eor	r7, r7, fp
   3913c:	add	r9, r9, r1
   39140:	ldr	r8, [sp, #16]
   39144:	eor	r6, r6, sl
   39148:	ror	r7, r7, #16
   3914c:	str	r9, [sp, #28]
   39150:	eor	r5, r5, r9
   39154:	add	r9, ip, r7
   39158:	ldr	ip, [sp, #8]
   3915c:	add	r8, r8, r2
   39160:	ror	r6, r6, #16
   39164:	str	r8, [sp, #32]
   39168:	eor	r4, r4, r8
   3916c:	add	r8, ip, r6
   39170:	ldr	ip, [sp, #12]
   39174:	ror	r5, r5, #16
   39178:	ror	r4, r4, #16
   3917c:	eor	r3, r9, r3
   39180:	add	ip, ip, r5
   39184:	str	ip, [sp, #24]
   39188:	ldr	ip, [sp, #56]	; 0x38
   3918c:	eor	r0, r8, r0
   39190:	ror	r3, r3, #20
   39194:	str	r3, [sp, #56]	; 0x38
   39198:	add	ip, ip, r4
   3919c:	str	ip, [sp, #128]	; 0x80
   391a0:	ldr	ip, [sp, #24]
   391a4:	ror	r0, r0, #20
   391a8:	add	fp, r3, fp
   391ac:	add	sl, r0, sl
   391b0:	eor	r1, ip, r1
   391b4:	ldr	ip, [sp, #128]	; 0x80
   391b8:	str	sl, [sp, #20]
   391bc:	eor	r7, fp, r7
   391c0:	eor	r2, ip, r2
   391c4:	ldr	sl, [sp, #32]
   391c8:	ldr	r3, [sp, #28]
   391cc:	ror	r1, r1, #20
   391d0:	str	fp, [sp, #132]	; 0x84
   391d4:	ror	r2, r2, #20
   391d8:	ldr	fp, [sp, #20]
   391dc:	add	r3, r1, r3
   391e0:	add	ip, r2, sl
   391e4:	eor	r5, r3, r5
   391e8:	eor	r6, fp, r6
   391ec:	eor	r4, ip, r4
   391f0:	str	r3, [sp, #28]
   391f4:	ror	r7, r7, #24
   391f8:	ldr	r3, [sp, #24]
   391fc:	add	r9, r7, r9
   39200:	ldr	fp, [sp, #128]	; 0x80
   39204:	ror	r6, r6, #24
   39208:	str	r9, [sp, #12]
   3920c:	ror	r5, r5, #24
   39210:	ror	r4, r4, #24
   39214:	add	sl, r6, r8
   39218:	add	r9, r5, r3
   3921c:	add	r8, r4, fp
   39220:	ldr	r3, [sp, #12]
   39224:	eor	r0, sl, r0
   39228:	ldr	fp, [sp, #56]	; 0x38
   3922c:	eor	r1, r9, r1
   39230:	ror	r0, r0, #25
   39234:	eor	r2, r8, r2
   39238:	eor	r3, r3, fp
   3923c:	ldr	fp, [sp, #132]	; 0x84
   39240:	ror	r1, r1, #25
   39244:	ror	r2, r2, #25
   39248:	add	fp, r0, fp
   3924c:	str	fp, [sp, #56]	; 0x38
   39250:	ldr	fp, [sp, #20]
   39254:	ror	r3, r3, #25
   39258:	add	ip, r3, ip
   3925c:	add	fp, r1, fp
   39260:	str	fp, [sp, #8]
   39264:	ldr	fp, [sp, #28]
   39268:	eor	r5, ip, r5
   3926c:	add	fp, r2, fp
   39270:	str	fp, [sp, #24]
   39274:	ldr	fp, [sp, #8]
   39278:	ror	r5, r5, #16
   3927c:	add	sl, r5, sl
   39280:	str	sl, [sp, #32]
   39284:	eor	r7, fp, r7
   39288:	ldr	fp, [sp, #56]	; 0x38
   3928c:	eor	r3, sl, r3
   39290:	eor	r4, fp, r4
   39294:	ldr	fp, [sp, #24]
   39298:	ror	r3, r3, #20
   3929c:	ror	r7, r7, #16
   392a0:	eor	r6, fp, r6
   392a4:	ror	r4, r4, #16
   392a8:	add	r9, r4, r9
   392ac:	str	r9, [sp, #20]
   392b0:	ldr	r9, [sp, #12]
   392b4:	ror	r6, r6, #16
   392b8:	add	r8, r7, r8
   392bc:	add	ip, r3, ip
   392c0:	add	r9, r6, r9
   392c4:	str	r9, [sp, #28]
   392c8:	ldr	sl, [sp, #20]
   392cc:	eor	r2, r9, r2
   392d0:	str	ip, [sp, #16]
   392d4:	eor	r1, r8, r1
   392d8:	eor	r0, sl, r0
   392dc:	ldr	ip, [sp, #56]	; 0x38
   392e0:	ror	r2, r2, #20
   392e4:	str	r2, [sp, #132]	; 0x84
   392e8:	ror	r0, r0, #20
   392ec:	ldr	r2, [sp, #8]
   392f0:	add	fp, r0, ip
   392f4:	str	r3, [sp, #128]	; 0x80
   392f8:	ldr	ip, [sp, #24]
   392fc:	ror	r1, r1, #20
   39300:	ldr	r3, [sp, #132]	; 0x84
   39304:	add	sl, r1, r2
   39308:	ldr	r2, [sp, #16]
   3930c:	eor	r4, fp, r4
   39310:	add	r9, r3, ip
   39314:	ldr	ip, [sp, #20]
   39318:	eor	r6, r9, r6
   3931c:	eor	r5, r2, r5
   39320:	ldr	r2, [sp, #28]
   39324:	eor	r7, sl, r7
   39328:	ror	r4, r4, #24
   3932c:	ror	r6, r6, #24
   39330:	ldr	r3, [sp, #32]
   39334:	add	ip, r4, ip
   39338:	ror	r5, r5, #24
   3933c:	str	ip, [sp, #12]
   39340:	add	ip, r6, r2
   39344:	ldr	r2, [sp, #128]	; 0x80
   39348:	add	r3, r5, r3
   3934c:	ror	r7, r7, #24
   39350:	add	r8, r7, r8
   39354:	str	r3, [sp, #8]
   39358:	str	r8, [sp, #56]	; 0x38
   3935c:	eor	r8, r3, r2
   39360:	ldr	r3, [sp, #12]
   39364:	ldr	r2, [sp, #56]	; 0x38
   39368:	eor	r0, r3, r0
   3936c:	ldr	r3, [sp, #132]	; 0x84
   39370:	eor	r1, r2, r1
   39374:	ldr	r2, [sp, #44]	; 0x2c
   39378:	eor	r3, ip, r3
   3937c:	str	r3, [sp, #24]
   39380:	ror	r3, r8, #25
   39384:	ldr	r8, [sp, #24]
   39388:	subs	r2, r2, #1
   3938c:	ror	r0, r0, #25
   39390:	str	r2, [sp, #44]	; 0x2c
   39394:	ror	r1, r1, #25
   39398:	ror	r2, r8, #25
   3939c:	bne	39130 <__printf_chk@plt+0x34990>
   393a0:	str	r4, [sp, #156]	; 0x9c
   393a4:	ldr	r4, [sp, #36]	; 0x24
   393a8:	ldr	r8, [sp, #16]
   393ac:	str	r0, [sp, #20]
   393b0:	ldrb	r4, [r4, #2]
   393b4:	ldr	r0, [sp, #8]
   393b8:	str	r1, [sp, #24]
   393bc:	str	r4, [sp, #16]
   393c0:	ldr	r4, [sp, #48]	; 0x30
   393c4:	ldr	r1, [sp, #12]
   393c8:	add	r7, r7, r4
   393cc:	str	r7, [sp, #144]	; 0x90
   393d0:	ldr	r7, [sp, #36]	; 0x24
   393d4:	adds	r4, r4, #1
   393d8:	str	r4, [sp, #48]	; 0x30
   393dc:	ldr	r4, [sp, #36]	; 0x24
   393e0:	ldrb	r7, [r7, #6]
   393e4:	str	r2, [sp, #28]
   393e8:	ldrb	r4, [r4, #1]
   393ec:	str	r7, [sp, #8]
   393f0:	ldr	r7, [sp, #72]	; 0x48
   393f4:	str	r4, [sp, #12]
   393f8:	add	fp, fp, r7
   393fc:	str	fp, [sp, #4]
   39400:	ldr	fp, [sp, #36]	; 0x24
   39404:	ldr	r4, [sp, #16]
   39408:	ldr	r2, [sp, #56]	; 0x38
   3940c:	ldrb	fp, [fp, #10]
   39410:	lsl	r4, r4, #16
   39414:	str	r4, [sp, #16]
   39418:	ldr	r4, [sp, #36]	; 0x24
   3941c:	str	fp, [sp, #44]	; 0x2c
   39420:	ldr	fp, [sp, #8]
   39424:	ldrb	r7, [r4, #14]
   39428:	ldr	r4, [sp, #16]
   3942c:	lsl	fp, fp, #16
   39430:	str	fp, [sp, #8]
   39434:	ldr	fp, [sp, #12]
   39438:	lsl	r7, r7, #16
   3943c:	orr	r4, r4, fp, lsl #8
   39440:	str	r4, [sp, #12]
   39444:	ldr	r4, [sp, #36]	; 0x24
   39448:	ldr	fp, [sp, #44]	; 0x2c
   3944c:	str	r7, [sp, #56]	; 0x38
   39450:	ldrb	r4, [r4]
   39454:	lsl	fp, fp, #16
   39458:	str	fp, [sp, #44]	; 0x2c
   3945c:	ldr	fp, [sp, #12]
   39460:	str	r4, [sp, #16]
   39464:	ldr	r4, [sp, #36]	; 0x24
   39468:	ldrb	r4, [r4, #18]
   3946c:	str	r4, [sp, #32]
   39470:	ldr	r4, [sp, #16]
   39474:	orr	r7, fp, r4
   39478:	ldr	r4, [sp, #36]	; 0x24
   3947c:	ldrb	fp, [r4, #3]
   39480:	ldr	r4, [sp, #76]	; 0x4c
   39484:	add	sl, sl, r4
   39488:	ldr	r4, [sp, #32]
   3948c:	lsl	r4, r4, #16
   39490:	str	r4, [sp, #160]	; 0xa0
   39494:	ldr	r4, [sp, #36]	; 0x24
   39498:	ldrb	r4, [r4, #22]
   3949c:	str	r4, [sp, #16]
   394a0:	ldr	r4, [sp, #80]	; 0x50
   394a4:	add	r9, r9, r4
   394a8:	ldr	r4, [sp, #84]	; 0x54
   394ac:	add	r8, r8, r4
   394b0:	ldr	r4, [sp, #88]	; 0x58
   394b4:	add	r3, r3, r4
   394b8:	ldr	r4, [sp, #92]	; 0x5c
   394bc:	str	r3, [sp, #32]
   394c0:	ldr	r3, [sp, #20]
   394c4:	add	r3, r3, r4
   394c8:	str	r3, [sp, #20]
   394cc:	ldr	r3, [sp, #16]
   394d0:	ldr	r4, [sp, #24]
   394d4:	lsl	r3, r3, #16
   394d8:	str	r3, [sp, #164]	; 0xa4
   394dc:	ldr	r3, [sp, #96]	; 0x60
   394e0:	add	r4, r4, r3
   394e4:	ldr	r3, [sp, #100]	; 0x64
   394e8:	str	r4, [sp, #24]
   394ec:	ldr	r4, [sp, #28]
   394f0:	add	r4, r4, r3
   394f4:	str	r4, [sp, #28]
   394f8:	ldr	r4, [sp, #104]	; 0x68
   394fc:	ldr	r3, [sp, #120]	; 0x78
   39500:	add	ip, ip, r4
   39504:	str	ip, [sp, #128]	; 0x80
   39508:	ldr	ip, [sp, #108]	; 0x6c
   3950c:	add	r5, r5, r3
   39510:	ldr	r4, [sp, #156]	; 0x9c
   39514:	add	r0, r0, ip
   39518:	str	r0, [sp, #132]	; 0x84
   3951c:	ldr	r0, [sp, #112]	; 0x70
   39520:	str	r5, [sp, #152]	; 0x98
   39524:	add	r1, r1, r0
   39528:	str	r1, [sp, #136]	; 0x88
   3952c:	ldr	r1, [sp, #116]	; 0x74
   39530:	ldr	r5, [sp, #124]	; 0x7c
   39534:	add	r2, r2, r1
   39538:	str	r2, [sp, #140]	; 0x8c
   3953c:	ldr	r2, [sp, #64]	; 0x40
   39540:	orr	r1, r7, fp, lsl #24
   39544:	ldr	r7, [sp, #4]
   39548:	add	r4, r4, r5
   3954c:	add	r6, r6, r2
   39550:	str	r6, [sp, #148]	; 0x94
   39554:	ldr	r6, [sp, #36]	; 0x24
   39558:	eor	r1, r7, r1
   3955c:	str	r1, [sp, #12]
   39560:	ldr	fp, [sp, #8]
   39564:	ldrb	r3, [r6, #26]
   39568:	ldrb	r1, [r6, #5]
   3956c:	ldrb	r2, [r6, #4]
   39570:	lsl	ip, r3, #16
   39574:	ldrb	r3, [r6, #30]
   39578:	orr	r1, fp, r1, lsl #8
   3957c:	str	r4, [sp, #156]	; 0x9c
   39580:	orr	r2, r1, r2
   39584:	ldrb	r1, [r6, #7]
   39588:	lsl	r4, r3, #16
   3958c:	ldrb	r3, [r6, #34]	; 0x22
   39590:	ldr	r0, [sp, #44]	; 0x2c
   39594:	orr	r2, r2, r1, lsl #24
   39598:	ldrb	r1, [r6, #8]
   3959c:	lsl	r5, r3, #16
   395a0:	ldrb	r3, [r6, #38]	; 0x26
   395a4:	eor	r2, sl, r2
   395a8:	str	r2, [sp, #16]
   395ac:	ldrb	r2, [r6, #9]
   395b0:	lsl	r6, r3, #16
   395b4:	ldr	r3, [sp, #36]	; 0x24
   395b8:	orr	r2, r0, r2, lsl #8
   395bc:	orr	r2, r2, r1
   395c0:	ldrb	r1, [r3, #11]
   395c4:	ldrb	r3, [r3, #42]	; 0x2a
   395c8:	orr	r2, r2, r1, lsl #24
   395cc:	eor	r2, r9, r2
   395d0:	str	r2, [sp, #8]
   395d4:	ldr	r7, [sp, #36]	; 0x24
   395d8:	lsl	sl, r3, #16
   395dc:	ldr	r9, [sp, #56]	; 0x38
   395e0:	ldr	r0, [sp, #160]	; 0xa0
   395e4:	ldrb	r2, [r7, #13]
   395e8:	ldrb	r3, [r7, #12]
   395ec:	ldrb	r1, [r7, #15]
   395f0:	orr	r2, r9, r2, lsl #8
   395f4:	ldr	r9, [sp, #24]
   395f8:	orr	r2, r2, r3
   395fc:	ldrb	r3, [r7, #46]	; 0x2e
   39600:	orr	r2, r2, r1, lsl #24
   39604:	ldrb	r1, [r7, #19]
   39608:	eor	r2, r8, r2
   3960c:	str	r2, [sp, #44]	; 0x2c
   39610:	ldrb	r2, [r7, #17]
   39614:	lsl	fp, r3, #16
   39618:	ldrb	r3, [r7, #16]
   3961c:	ldr	r8, [sp, #36]	; 0x24
   39620:	orr	r2, r0, r2, lsl #8
   39624:	orr	r2, r2, r3
   39628:	ldrb	r3, [r7, #50]	; 0x32
   3962c:	orr	r2, r2, r1, lsl #24
   39630:	ldr	r1, [sp, #32]
   39634:	eor	r0, r1, r2
   39638:	ldrb	r2, [r7, #21]
   3963c:	lsl	r3, r3, #16
   39640:	str	r3, [sp, #56]	; 0x38
   39644:	ldr	r3, [sp, #164]	; 0xa4
   39648:	ldrb	r1, [r7, #23]
   3964c:	orr	r2, r3, r2, lsl #8
   39650:	ldrb	r3, [r7, #20]
   39654:	orr	r2, r2, r3
   39658:	ldrb	r3, [r7, #54]	; 0x36
   3965c:	orr	r1, r2, r1, lsl #24
   39660:	ldrb	r2, [r8, #27]
   39664:	ldr	r7, [sp, #20]
   39668:	lsl	r3, r3, #16
   3966c:	str	r3, [sp, #32]
   39670:	ldrb	r3, [r8, #25]
   39674:	eor	r1, r7, r1
   39678:	ldrb	r7, [r8, #58]	; 0x3a
   3967c:	orr	ip, ip, r3, lsl #8
   39680:	ldrb	r3, [r8, #24]
   39684:	lsl	r7, r7, #16
   39688:	str	r7, [sp, #160]	; 0xa0
   3968c:	orr	r3, ip, r3
   39690:	ldrb	ip, [r8, #29]
   39694:	orr	r2, r3, r2, lsl #24
   39698:	ldrb	r3, [r8, #28]
   3969c:	eor	r2, r9, r2
   396a0:	ldr	r7, [sp, #132]	; 0x84
   396a4:	orr	ip, r4, ip, lsl #8
   396a8:	ldrb	r4, [r8, #31]
   396ac:	orr	r3, ip, r3
   396b0:	ldrb	ip, [r8, #62]	; 0x3e
   396b4:	orr	r3, r3, r4, lsl #24
   396b8:	ldrb	r4, [r8, #33]	; 0x21
   396bc:	lsl	ip, ip, #16
   396c0:	str	ip, [sp, #20]
   396c4:	ldr	ip, [sp, #28]
   396c8:	orr	r4, r5, r4, lsl #8
   396cc:	ldr	r5, [sp, #36]	; 0x24
   396d0:	eor	r3, ip, r3
   396d4:	ldrb	ip, [r8, #32]
   396d8:	ldrb	r8, [r8, #35]	; 0x23
   396dc:	orr	ip, r4, ip
   396e0:	ldrb	r4, [r5, #37]	; 0x25
   396e4:	ldrb	r9, [r5, #39]	; 0x27
   396e8:	orr	r8, ip, r8, lsl #24
   396ec:	ldrb	ip, [r5, #36]	; 0x24
   396f0:	orr	r4, r6, r4, lsl #8
   396f4:	ldr	r6, [sp, #128]	; 0x80
   396f8:	orr	ip, r4, ip
   396fc:	ldrb	r4, [r5, #41]	; 0x29
   39700:	orr	r9, ip, r9, lsl #24
   39704:	ldrb	ip, [r5, #40]	; 0x28
   39708:	eor	r8, r6, r8
   3970c:	eor	r9, r7, r9
   39710:	orr	r4, sl, r4, lsl #8
   39714:	ldrb	sl, [r5, #43]	; 0x2b
   39718:	orr	ip, r4, ip
   3971c:	ldrb	r4, [r5, #45]	; 0x2d
   39720:	ldrb	r5, [r5, #49]	; 0x31
   39724:	ldr	r6, [sp, #36]	; 0x24
   39728:	orr	sl, ip, sl, lsl #24
   3972c:	ldr	r7, [sp, #56]	; 0x38
   39730:	orr	r4, fp, r4, lsl #8
   39734:	ldr	fp, [sp, #136]	; 0x88
   39738:	orr	r5, r7, r5, lsl #8
   3973c:	ldr	r7, [sp, #36]	; 0x24
   39740:	ldrb	ip, [r6, #44]	; 0x2c
   39744:	eor	sl, fp, sl
   39748:	ldrb	r6, [r6, #47]	; 0x2f
   3974c:	orr	ip, r4, ip
   39750:	ldrb	r4, [r7, #53]	; 0x35
   39754:	ldr	fp, [sp, #32]
   39758:	orr	ip, ip, r6, lsl #24
   3975c:	orr	r4, fp, r4, lsl #8
   39760:	str	r4, [sp, #24]
   39764:	ldr	r4, [sp, #140]	; 0x8c
   39768:	ldrb	r6, [r7, #57]	; 0x39
   3976c:	eor	fp, r4, ip
   39770:	ldr	r4, [sp, #36]	; 0x24
   39774:	ldrb	ip, [r7, #48]	; 0x30
   39778:	ldr	r7, [sp, #160]	; 0xa0
   3977c:	orr	ip, r5, ip
   39780:	ldrb	r5, [r4, #51]	; 0x33
   39784:	orr	r6, r7, r6, lsl #8
   39788:	ldrb	r7, [r4, #61]	; 0x3d
   3978c:	orr	r5, ip, r5, lsl #24
   39790:	ldr	ip, [sp, #20]
   39794:	orr	r7, ip, r7, lsl #8
   39798:	ldrb	ip, [r4, #52]	; 0x34
   3979c:	ldr	r4, [sp, #144]	; 0x90
   397a0:	str	r7, [sp, #28]
   397a4:	ldr	r7, [sp, #36]	; 0x24
   397a8:	eor	r5, r4, r5
   397ac:	ldr	r4, [sp, #24]
   397b0:	str	r5, [sp, #20]
   397b4:	orr	ip, r4, ip
   397b8:	ldrb	r5, [r7, #55]	; 0x37
   397bc:	ldrb	r4, [r7, #56]	; 0x38
   397c0:	orr	r4, r6, r4
   397c4:	ldr	r6, [sp, #148]	; 0x94
   397c8:	orr	ip, ip, r5, lsl #24
   397cc:	ldrb	r5, [r7, #59]	; 0x3b
   397d0:	eor	ip, r6, ip
   397d4:	ldrb	r6, [r7, #60]	; 0x3c
   397d8:	str	ip, [sp, #24]
   397dc:	ldrb	ip, [r7, #63]	; 0x3f
   397e0:	orr	r4, r4, r5, lsl #24
   397e4:	ldr	r7, [sp, #28]
   397e8:	ldr	r5, [sp, #152]	; 0x98
   397ec:	orr	r6, r7, r6
   397f0:	orr	ip, r6, ip, lsl #24
   397f4:	ldr	r6, [sp, #156]	; 0x9c
   397f8:	eor	r7, r5, r4
   397fc:	ldr	r5, [sp, #12]
   39800:	eor	ip, r6, ip
   39804:	ldr	r6, [sp, #40]	; 0x28
   39808:	str	ip, [sp, #28]
   3980c:	ldreq	ip, [sp, #64]	; 0x40
   39810:	ldr	r4, [sp, #52]	; 0x34
   39814:	addeq	ip, ip, #1
   39818:	strb	r5, [r6]
   3981c:	streq	ip, [sp, #64]	; 0x40
   39820:	cmp	r4, #64	; 0x40
   39824:	ldr	ip, [sp, #16]
   39828:	lsr	r4, r5, #8
   3982c:	ldr	r5, [sp, #8]
   39830:	strb	ip, [r6, #4]
   39834:	strb	r5, [r6, #8]
   39838:	ldr	r6, [sp, #12]
   3983c:	ldr	r5, [sp, #44]	; 0x2c
   39840:	lsr	ip, r6, #16
   39844:	ldr	r6, [sp, #40]	; 0x28
   39848:	strb	r5, [r6, #12]
   3984c:	ldr	r6, [sp, #12]
   39850:	lsr	r5, r6, #24
   39854:	ldr	r6, [sp, #40]	; 0x28
   39858:	strb	r0, [r6, #16]
   3985c:	strb	r1, [r6, #20]
   39860:	strb	r2, [r6, #24]
   39864:	strb	r3, [r6, #28]
   39868:	strb	r8, [r6, #32]
   3986c:	strb	r4, [r6, #1]
   39870:	ldr	r6, [sp, #16]
   39874:	lsr	r4, r6, #8
   39878:	ldr	r6, [sp, #40]	; 0x28
   3987c:	strb	ip, [r6, #2]
   39880:	ldr	r6, [sp, #16]
   39884:	lsr	ip, r6, #16
   39888:	ldr	r6, [sp, #40]	; 0x28
   3988c:	strb	r5, [r6, #3]
   39890:	ldr	r6, [sp, #16]
   39894:	lsr	r5, r6, #24
   39898:	ldr	r6, [sp, #40]	; 0x28
   3989c:	strb	r4, [r6, #5]
   398a0:	ldr	r6, [sp, #8]
   398a4:	lsr	r4, r6, #8
   398a8:	ldr	r6, [sp, #40]	; 0x28
   398ac:	strb	ip, [r6, #6]
   398b0:	ldr	r6, [sp, #8]
   398b4:	lsr	ip, r6, #16
   398b8:	ldr	r6, [sp, #40]	; 0x28
   398bc:	strb	r5, [r6, #7]
   398c0:	ldr	r6, [sp, #8]
   398c4:	lsr	r5, r6, #24
   398c8:	ldr	r6, [sp, #40]	; 0x28
   398cc:	strb	r4, [r6, #9]
   398d0:	ldr	r6, [sp, #44]	; 0x2c
   398d4:	lsr	r4, r6, #8
   398d8:	ldr	r6, [sp, #40]	; 0x28
   398dc:	strb	ip, [r6, #10]
   398e0:	ldr	r6, [sp, #44]	; 0x2c
   398e4:	lsr	ip, r6, #16
   398e8:	ldr	r6, [sp, #40]	; 0x28
   398ec:	strb	r5, [r6, #11]
   398f0:	ldr	r6, [sp, #44]	; 0x2c
   398f4:	lsr	r5, r6, #24
   398f8:	ldr	r6, [sp, #40]	; 0x28
   398fc:	strb	r4, [r6, #13]
   39900:	lsr	r4, r0, #8
   39904:	strb	ip, [r6, #14]
   39908:	lsr	ip, r0, #16
   3990c:	lsr	r0, r0, #24
   39910:	strb	r0, [r6, #19]
   39914:	lsr	r0, r2, #8
   39918:	strb	r0, [r6, #25]
   3991c:	lsr	r0, r3, #8
   39920:	strb	r0, [r6, #29]
   39924:	ldr	r0, [sp, #40]	; 0x28
   39928:	strb	r5, [r6, #15]
   3992c:	lsr	r5, r9, #8
   39930:	strb	r4, [r6, #17]
   39934:	lsr	r4, r1, #8
   39938:	strb	ip, [r6, #18]
   3993c:	lsr	ip, r1, #16
   39940:	strb	r4, [r6, #21]
   39944:	lsr	r1, r1, #24
   39948:	strb	ip, [r6, #22]
   3994c:	lsr	r4, r9, #16
   39950:	strb	r1, [r6, #23]
   39954:	lsr	ip, r2, #16
   39958:	lsr	r1, r3, #16
   3995c:	strb	ip, [r6, #26]
   39960:	strb	r1, [r6, #30]
   39964:	lsr	ip, r8, #16
   39968:	ldr	r1, [sp, #20]
   3996c:	lsr	r2, r2, #24
   39970:	str	ip, [sp, #12]
   39974:	lsr	r3, r3, #24
   39978:	strb	r2, [r6, #27]
   3997c:	lsr	ip, r9, #24
   39980:	strb	r3, [r6, #31]
   39984:	lsr	r2, r8, #8
   39988:	strb	r9, [r0, #36]	; 0x24
   3998c:	lsr	r6, r8, #24
   39990:	strb	r2, [r0, #33]	; 0x21
   39994:	ldr	r8, [sp, #40]	; 0x28
   39998:	ldr	r2, [sp, #40]	; 0x28
   3999c:	ldr	r3, [sp, #24]
   399a0:	ldr	r9, [sp, #28]
   399a4:	strb	sl, [r0, #40]	; 0x28
   399a8:	strb	fp, [r0, #44]	; 0x2c
   399ac:	lsr	r0, sl, #8
   399b0:	strb	r1, [r2, #48]	; 0x30
   399b4:	lsr	r1, sl, #16
   399b8:	strb	r3, [r2, #52]	; 0x34
   399bc:	lsr	r2, sl, #24
   399c0:	strb	r9, [r8, #60]	; 0x3c
   399c4:	lsr	r3, fp, #8
   399c8:	ldr	r9, [sp, #40]	; 0x28
   399cc:	ldr	sl, [sp, #12]
   399d0:	strb	r7, [r8, #56]	; 0x38
   399d4:	lsr	r8, fp, #16
   399d8:	strb	sl, [r9, #34]	; 0x22
   399dc:	lsr	sl, fp, #24
   399e0:	strb	r4, [r9, #38]	; 0x26
   399e4:	ldr	r4, [sp, #40]	; 0x28
   399e8:	strb	r6, [r9, #35]	; 0x23
   399ec:	strb	r5, [r9, #37]	; 0x25
   399f0:	ldr	fp, [sp, #20]
   399f4:	strb	ip, [r4, #39]	; 0x27
   399f8:	strb	r0, [r4, #41]	; 0x29
   399fc:	strb	r1, [r4, #42]	; 0x2a
   39a00:	lsr	r6, fp, #8
   39a04:	strb	r2, [r4, #43]	; 0x2b
   39a08:	lsr	r2, r7, #8
   39a0c:	strb	r3, [r4, #45]	; 0x2d
   39a10:	lsr	r3, r7, #16
   39a14:	strb	r8, [r4, #46]	; 0x2e
   39a18:	lsr	r4, r7, #24
   39a1c:	ldr	r7, [sp, #40]	; 0x28
   39a20:	lsr	r5, fp, #16
   39a24:	ldr	r8, [sp, #28]
   39a28:	lsr	r9, fp, #24
   39a2c:	ldr	fp, [sp, #24]
   39a30:	strb	sl, [r7, #47]	; 0x2f
   39a34:	ldr	sl, [sp, #40]	; 0x28
   39a38:	lsr	r7, r8, #8
   39a3c:	lsr	ip, fp, #8
   39a40:	lsr	r0, fp, #16
   39a44:	lsr	r1, fp, #24
   39a48:	strb	r6, [sl, #49]	; 0x31
   39a4c:	lsr	r6, r8, #16
   39a50:	strb	r5, [sl, #50]	; 0x32
   39a54:	lsr	r5, r8, #24
   39a58:	strb	r9, [sl, #51]	; 0x33
   39a5c:	strb	ip, [sl, #53]	; 0x35
   39a60:	strb	r0, [sl, #54]	; 0x36
   39a64:	strb	r1, [sl, #55]	; 0x37
   39a68:	strb	r2, [sl, #57]	; 0x39
   39a6c:	strb	r3, [sl, #58]	; 0x3a
   39a70:	strb	r4, [sl, #59]	; 0x3b
   39a74:	strb	r7, [sl, #61]	; 0x3d
   39a78:	strb	r6, [sl, #62]	; 0x3e
   39a7c:	strb	r5, [sl, #63]	; 0x3f
   39a80:	bls	39ab0 <__printf_chk@plt+0x35310>
   39a84:	ldr	r5, [sp, #52]	; 0x34
   39a88:	ldr	r6, [sp, #36]	; 0x24
   39a8c:	ldr	r7, [sp, #40]	; 0x28
   39a90:	sub	r5, r5, #64	; 0x40
   39a94:	ldr	r3, [sp, #68]	; 0x44
   39a98:	add	r6, r6, #64	; 0x40
   39a9c:	add	r7, r7, #64	; 0x40
   39aa0:	str	r5, [sp, #52]	; 0x34
   39aa4:	str	r6, [sp, #36]	; 0x24
   39aa8:	str	r7, [sp, #68]	; 0x44
   39aac:	b	39080 <__printf_chk@plt+0x348e0>
   39ab0:	ldr	fp, [sp, #176]	; 0xb0
   39ab4:	ldr	ip, [sp, #180]	; 0xb4
   39ab8:	sub	r1, fp, #1
   39abc:	add	r0, ip, #1
   39ac0:	lsr	r1, r1, #6
   39ac4:	add	r0, r0, r1
   39ac8:	sub	r1, fp, r1, lsl #6
   39acc:	cmp	r1, #64	; 0x40
   39ad0:	bne	39b00 <__printf_chk@plt+0x35360>
   39ad4:	ldr	r3, [sp, #168]	; 0xa8
   39ad8:	ldr	r4, [sp, #64]	; 0x40
   39adc:	str	r0, [r3, #48]	; 0x30
   39ae0:	str	r4, [r3, #52]	; 0x34
   39ae4:	ldr	r8, [sp, #172]	; 0xac
   39ae8:	ldr	r2, [sp, #252]	; 0xfc
   39aec:	ldr	r3, [r8]
   39af0:	cmp	r2, r3
   39af4:	bne	39b34 <__printf_chk@plt+0x35394>
   39af8:	add	sp, sp, #260	; 0x104
   39afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39b00:	ldr	ip, [sp, #40]	; 0x28
   39b04:	mov	r3, #0
   39b08:	ldr	r4, [sp, #68]	; 0x44
   39b0c:	ldrb	r2, [ip, r3]
   39b10:	strb	r2, [r4, r3]
   39b14:	add	r3, r3, #1
   39b18:	cmp	r3, r1
   39b1c:	bcc	39b0c <__printf_chk@plt+0x3536c>
   39b20:	ldr	r3, [sp, #168]	; 0xa8
   39b24:	ldr	r4, [sp, #64]	; 0x40
   39b28:	str	r0, [r3, #48]	; 0x30
   39b2c:	str	r4, [r3, #52]	; 0x34
   39b30:	b	39ae4 <__printf_chk@plt+0x35344>
   39b34:	bl	41b8 <__stack_chk_fail@plt>
   39b38:	ldr	r7, [sp, #68]	; 0x44
   39b3c:	str	r3, [sp, #68]	; 0x44
   39b40:	str	r7, [sp, #40]	; 0x28
   39b44:	b	390bc <__printf_chk@plt+0x3491c>
   39b48:	muleq	r3, ip, fp
   39b4c:	andeq	r0, r0, r8, lsl #9
   39b50:	push	{r4, r5, r6, r7, lr}
   39b54:	sub	sp, sp, #44	; 0x2c
   39b58:	ldr	r5, [pc, #152]	; 39bf8 <__printf_chk@plt+0x35458>
   39b5c:	add	r7, sp, #3
   39b60:	ldr	r4, [pc, #148]	; 39bfc <__printf_chk@plt+0x3545c>
   39b64:	mov	r3, #0
   39b68:	add	r5, pc, r5
   39b6c:	ldr	r2, [pc, #140]	; 39c00 <__printf_chk@plt+0x35460>
   39b70:	mov	ip, r7
   39b74:	mov	r1, r3
   39b78:	ldr	r4, [r5, r4]
   39b7c:	add	r2, pc, r2
   39b80:	ldr	r5, [r4]
   39b84:	str	r5, [sp, #36]	; 0x24
   39b88:	ldr	r6, [r3, r2]
   39b8c:	ldr	r5, [r0, r3]
   39b90:	add	r3, r3, #4
   39b94:	add	r1, r1, r6
   39b98:	cmp	r3, #128	; 0x80
   39b9c:	rsb	r1, r1, r5
   39ba0:	strb	r1, [ip, #1]!
   39ba4:	lsr	r1, r1, #31
   39ba8:	bne	39b88 <__printf_chk@plt+0x353e8>
   39bac:	sub	r5, r1, #1
   39bb0:	add	ip, sp, #35	; 0x23
   39bb4:	mov	r2, r0
   39bb8:	mov	r3, r7
   39bbc:	ldr	r1, [r2]
   39bc0:	ldrb	r0, [r3, #1]!
   39bc4:	eor	r0, r1, r0
   39bc8:	cmp	r3, ip
   39bcc:	and	r0, r0, r5
   39bd0:	eor	r1, r0, r1
   39bd4:	str	r1, [r2], #4
   39bd8:	bne	39bbc <__printf_chk@plt+0x3541c>
   39bdc:	ldr	r2, [sp, #36]	; 0x24
   39be0:	ldr	r3, [r4]
   39be4:	cmp	r2, r3
   39be8:	bne	39bf4 <__printf_chk@plt+0x35454>
   39bec:	add	sp, sp, #44	; 0x2c
   39bf0:	pop	{r4, r5, r6, r7, pc}
   39bf4:	bl	41b8 <__stack_chk_fail@plt>
   39bf8:	andeq	ip, r3, ip, lsr #31
   39bfc:	andeq	r0, r0, r8, lsl #9
   39c00:	andeq	lr, r0, r8, ror ip
   39c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39c08:	sub	sp, sp, #548	; 0x224
   39c0c:	ldr	r5, [pc, #508]	; 39e10 <__printf_chk@plt+0x35670>
   39c10:	add	ip, sp, #272	; 0x110
   39c14:	ldr	lr, [pc, #504]	; 39e14 <__printf_chk@plt+0x35674>
   39c18:	mov	sl, r0
   39c1c:	add	r5, pc, r5
   39c20:	add	r4, sp, #276	; 0x114
   39c24:	add	r2, sp, #536	; 0x218
   39c28:	mov	r6, r1
   39c2c:	ldr	lr, [r5, lr]
   39c30:	mov	r0, r5
   39c34:	mov	r3, ip
   39c38:	mov	r1, #0
   39c3c:	ldr	r0, [lr]
   39c40:	str	lr, [sp, #4]
   39c44:	str	r0, [sp, #540]	; 0x21c
   39c48:	str	r1, [r3, #4]!
   39c4c:	cmp	r3, r2
   39c50:	bne	39c48 <__printf_chk@plt+0x354a8>
   39c54:	add	r8, sp, #144	; 0x90
   39c58:	add	r3, sp, #140	; 0x8c
   39c5c:	mov	r2, #0
   39c60:	str	r2, [r3, #4]!
   39c64:	cmp	r3, ip
   39c68:	bne	39c60 <__printf_chk@plt+0x354c0>
   39c6c:	ldr	r7, [pc, #420]	; 39e18 <__printf_chk@plt+0x35678>
   39c70:	mov	r0, #0
   39c74:	add	r7, pc, r7
   39c78:	add	ip, r0, #33	; 0x21
   39c7c:	lsl	r9, r0, #2
   39c80:	mov	r3, r0
   39c84:	mov	r1, r6
   39c88:	mov	r2, #0
   39c8c:	cmp	r3, #30
   39c90:	ble	39cac <__printf_chk@plt+0x3550c>
   39c94:	add	fp, r7, #128	; 0x80
   39c98:	ldr	r5, [r4, r2]
   39c9c:	ldr	lr, [r1, #124]	; 0x7c
   39ca0:	ldr	fp, [r9, fp]
   39ca4:	mla	lr, fp, lr, r5
   39ca8:	str	lr, [r4, r2]
   39cac:	add	r3, r3, #1
   39cb0:	add	r2, r2, #4
   39cb4:	cmp	r3, ip
   39cb8:	add	r1, r1, #4
   39cbc:	bne	39c8c <__printf_chk@plt+0x354ec>
   39cc0:	mov	r1, #1
   39cc4:	add	r4, r4, #4
   39cc8:	bl	42320 <__printf_chk@plt+0x3db80>
   39ccc:	cmp	r0, #33	; 0x21
   39cd0:	bne	39c78 <__printf_chk@plt+0x354d8>
   39cd4:	ldr	r0, [sp, #400]	; 0x190
   39cd8:	add	r9, sp, #12
   39cdc:	ldr	r2, [sp, #404]	; 0x194
   39ce0:	mov	r3, #0
   39ce4:	ldr	r1, [sp, #408]	; 0x198
   39ce8:	add	r2, r2, r0, lsr #8
   39cec:	str	r2, [sp, #404]	; 0x194
   39cf0:	add	r2, r1, r2, lsr #8
   39cf4:	str	r2, [sp, #408]	; 0x198
   39cf8:	ldr	r2, [r6, r3]
   39cfc:	str	r2, [r9, r3]
   39d00:	add	r3, r3, #4
   39d04:	cmp	r3, #132	; 0x84
   39d08:	bne	39cf8 <__printf_chk@plt+0x35558>
   39d0c:	ldr	r7, [pc, #264]	; 39e1c <__printf_chk@plt+0x3567c>
   39d10:	add	r6, sp, #408	; 0x198
   39d14:	mov	r4, r8
   39d18:	mov	r0, #0
   39d1c:	add	r7, pc, r7
   39d20:	mov	r5, sl
   39d24:	add	ip, r0, #33	; 0x21
   39d28:	lsl	fp, r0, #2
   39d2c:	mov	r3, r0
   39d30:	mov	r1, r6
   39d34:	mov	r2, #0
   39d38:	str	r0, [sp]
   39d3c:	cmp	r3, #32
   39d40:	add	r3, r3, #1
   39d44:	add	r1, r1, #4
   39d48:	ldrle	r0, [r1, #-4]
   39d4c:	ldrle	lr, [r4, r2]
   39d50:	ldrle	sl, [fp, r7]
   39d54:	mlale	r0, sl, r0, lr
   39d58:	strle	r0, [r4, r2]
   39d5c:	cmp	ip, r3
   39d60:	add	r2, r2, #4
   39d64:	bne	39d3c <__printf_chk@plt+0x3559c>
   39d68:	ldr	r0, [sp]
   39d6c:	mov	r1, #1
   39d70:	bl	42320 <__printf_chk@plt+0x3db80>
   39d74:	add	r4, r4, #4
   39d78:	cmp	r0, #32
   39d7c:	bne	39d24 <__printf_chk@plt+0x35584>
   39d80:	mov	sl, r5
   39d84:	mov	r2, r8
   39d88:	mov	r3, #0
   39d8c:	ldr	r0, [r8, r3]
   39d90:	ldr	r1, [r2, #4]
   39d94:	add	r1, r1, r0, lsr #8
   39d98:	str	r1, [r2, #4]!
   39d9c:	ldrb	r1, [r8, r3]
   39da0:	str	r1, [r8, r3]
   39da4:	add	r3, r3, #4
   39da8:	cmp	r3, #128	; 0x80
   39dac:	bne	39d8c <__printf_chk@plt+0x355ec>
   39db0:	mov	r3, #0
   39db4:	mov	r2, r3
   39db8:	ldr	r1, [r9, r3]
   39dbc:	ldr	r0, [r8, r3]
   39dc0:	rsb	r2, r2, r1
   39dc4:	rsb	r1, r0, r2
   39dc8:	lsr	r2, r1, #31
   39dcc:	add	r1, r1, r2, lsl #8
   39dd0:	str	r1, [sl, r3]
   39dd4:	add	r3, r3, #4
   39dd8:	cmp	r3, #128	; 0x80
   39ddc:	bne	39db8 <__printf_chk@plt+0x35618>
   39de0:	mov	r0, sl
   39de4:	bl	39b50 <__printf_chk@plt+0x353b0>
   39de8:	ldr	r0, [sp, #4]
   39dec:	ldr	r2, [sp, #540]	; 0x21c
   39df0:	ldr	r3, [r0]
   39df4:	cmp	r2, r3
   39df8:	bne	39e0c <__printf_chk@plt+0x3566c>
   39dfc:	mov	r0, sl
   39e00:	add	sp, sp, #548	; 0x224
   39e04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39e08:	b	39b50 <__printf_chk@plt+0x353b0>
   39e0c:	bl	41b8 <__stack_chk_fail@plt>
   39e10:	strdeq	ip, [r3], -r8
   39e14:	andeq	r0, r0, r8, lsl #9
   39e18:	andeq	lr, r0, r0, lsl #23
   39e1c:	ldrdeq	lr, [r0], -r8
   39e20:	ldr	ip, [pc, #108]	; 39e94 <__printf_chk@plt+0x356f4>
   39e24:	sub	r2, r1, #1
   39e28:	push	{r4, lr}
   39e2c:	add	ip, pc, ip
   39e30:	ldr	r4, [pc, #96]	; 39e98 <__printf_chk@plt+0x356f8>
   39e34:	sub	sp, sp, #264	; 0x108
   39e38:	add	r1, sp, #4
   39e3c:	add	lr, sp, #128	; 0x80
   39e40:	mov	r3, sp
   39e44:	ldr	r4, [ip, r4]
   39e48:	ldr	ip, [r4]
   39e4c:	str	ip, [sp, #260]	; 0x104
   39e50:	ldrb	ip, [r2, #1]!
   39e54:	str	ip, [r3, #4]!
   39e58:	cmp	r3, lr
   39e5c:	bne	39e50 <__printf_chk@plt+0x356b0>
   39e60:	add	ip, r1, #252	; 0xfc
   39e64:	mov	r2, #0
   39e68:	str	r2, [r3, #4]!
   39e6c:	cmp	r3, ip
   39e70:	bne	39e68 <__printf_chk@plt+0x356c8>
   39e74:	bl	39c04 <__printf_chk@plt+0x35464>
   39e78:	ldr	r2, [sp, #260]	; 0x104
   39e7c:	ldr	r3, [r4]
   39e80:	cmp	r2, r3
   39e84:	bne	39e90 <__printf_chk@plt+0x356f0>
   39e88:	add	sp, sp, #264	; 0x108
   39e8c:	pop	{r4, pc}
   39e90:	bl	41b8 <__stack_chk_fail@plt>
   39e94:	andeq	ip, r3, r8, ror #25
   39e98:	andeq	r0, r0, r8, lsl #9
   39e9c:	push	{r3, r4, r5, lr}
   39ea0:	sub	r4, r0, #4
   39ea4:	mov	r5, r1
   39ea8:	mov	r0, #0
   39eac:	ldrb	r3, [r5, r0]
   39eb0:	mov	r1, #1
   39eb4:	str	r3, [r4, #4]!
   39eb8:	bl	42320 <__printf_chk@plt+0x3db80>
   39ebc:	cmp	r0, #16
   39ec0:	bne	39eac <__printf_chk@plt+0x3570c>
   39ec4:	pop	{r3, r4, r5, pc}
   39ec8:	ldr	r2, [pc, #88]	; 39f28 <__printf_chk@plt+0x35788>
   39ecc:	sub	r1, r1, #1
   39ed0:	push	{r4, lr}
   39ed4:	add	r2, pc, r2
   39ed8:	ldr	lr, [pc, #76]	; 39f2c <__printf_chk@plt+0x3578c>
   39edc:	sub	sp, sp, #264	; 0x108
   39ee0:	add	ip, sp, #256	; 0x100
   39ee4:	mov	r3, sp
   39ee8:	ldr	r4, [r2, lr]
   39eec:	ldr	r2, [r4]
   39ef0:	str	r2, [sp, #260]	; 0x104
   39ef4:	ldrb	r2, [r1, #1]!
   39ef8:	str	r2, [r3, #4]!
   39efc:	cmp	r3, ip
   39f00:	bne	39ef4 <__printf_chk@plt+0x35754>
   39f04:	add	r1, sp, #4
   39f08:	bl	39c04 <__printf_chk@plt+0x35464>
   39f0c:	ldr	r2, [sp, #260]	; 0x104
   39f10:	ldr	r3, [r4]
   39f14:	cmp	r2, r3
   39f18:	bne	39f24 <__printf_chk@plt+0x35784>
   39f1c:	add	sp, sp, #264	; 0x108
   39f20:	pop	{r4, pc}
   39f24:	bl	41b8 <__stack_chk_fail@plt>
   39f28:	andeq	ip, r3, r0, asr #24
   39f2c:	andeq	r0, r0, r8, lsl #9
   39f30:	mov	r3, #0
   39f34:	ldr	r2, [r1, r3]
   39f38:	str	r2, [r0, r3]
   39f3c:	add	r3, r3, #4
   39f40:	cmp	r3, #64	; 0x40
   39f44:	bne	39f34 <__printf_chk@plt+0x35794>
   39f48:	mov	r3, #16
   39f4c:	mov	r2, #0
   39f50:	subs	r3, r3, #1
   39f54:	str	r2, [r0, #64]	; 0x40
   39f58:	add	r0, r0, #4
   39f5c:	bne	39f50 <__printf_chk@plt+0x357b0>
   39f60:	bx	lr
   39f64:	push	{r3, r4, r5, lr}
   39f68:	sub	r4, r1, #4
   39f6c:	mov	r5, r0
   39f70:	mov	r3, #0
   39f74:	ldr	r2, [r4, #4]!
   39f78:	mov	r0, r3
   39f7c:	mov	r1, #1
   39f80:	strb	r2, [r5, r3]
   39f84:	bl	42320 <__printf_chk@plt+0x3db80>
   39f88:	cmp	r0, #32
   39f8c:	mov	r3, r0
   39f90:	bne	39f74 <__printf_chk@plt+0x357d4>
   39f94:	pop	{r3, r4, r5, pc}
   39f98:	mov	r3, #0
   39f9c:	b	39fa8 <__printf_chk@plt+0x35808>
   39fa0:	cmp	r3, #128	; 0x80
   39fa4:	beq	39fc0 <__printf_chk@plt+0x35820>
   39fa8:	ldr	r2, [r0, r3]
   39fac:	add	r3, r3, #4
   39fb0:	cmp	r2, #0
   39fb4:	beq	39fa0 <__printf_chk@plt+0x35800>
   39fb8:	mov	r0, #0
   39fbc:	bx	lr
   39fc0:	mov	r0, #1
   39fc4:	bx	lr
   39fc8:	push	{r4, lr}
   39fcc:	mov	r4, r0
   39fd0:	mov	r0, #31
   39fd4:	ldr	r3, [r4, #124]	; 0x7c
   39fd8:	mvn	r1, #0
   39fdc:	sub	r4, r4, #4
   39fe0:	cmp	r3, #0
   39fe4:	bne	39ffc <__printf_chk@plt+0x3585c>
   39fe8:	bl	42320 <__printf_chk@plt+0x3db80>
   39fec:	cmp	r0, #15
   39ff0:	bne	39fd4 <__printf_chk@plt+0x35834>
   39ff4:	mov	r0, #1
   39ff8:	pop	{r4, pc}
   39ffc:	mov	r0, #0
   3a000:	pop	{r4, pc}
   3a004:	push	{r3, r4, r5, lr}
   3a008:	add	r4, r1, #128	; 0x80
   3a00c:	add	r5, r0, #128	; 0x80
   3a010:	mov	r0, #31
   3a014:	ldr	r2, [r5, #-4]!
   3a018:	mvn	r1, #0
   3a01c:	ldr	r3, [r4, #-4]!
   3a020:	cmp	r2, r3
   3a024:	bcc	3a040 <__printf_chk@plt+0x358a0>
   3a028:	bhi	3a038 <__printf_chk@plt+0x35898>
   3a02c:	bl	42320 <__printf_chk@plt+0x3db80>
   3a030:	cmn	r0, #1
   3a034:	bne	3a014 <__printf_chk@plt+0x35874>
   3a038:	mov	r0, #0
   3a03c:	pop	{r3, r4, r5, pc}
   3a040:	mov	r0, #1
   3a044:	pop	{r3, r4, r5, pc}
   3a048:	mov	r3, #0
   3a04c:	push	{r4}		; (str r4, [sp, #-4]!)
   3a050:	ldr	r4, [r2, r3]
   3a054:	ldr	ip, [r1, r3]
   3a058:	add	ip, r4, ip
   3a05c:	str	ip, [r0, r3]
   3a060:	add	r3, r3, #4
   3a064:	cmp	r3, #128	; 0x80
   3a068:	bne	3a050 <__printf_chk@plt+0x358b0>
   3a06c:	mov	r2, r0
   3a070:	mov	r3, #0
   3a074:	ldr	ip, [r0, r3]
   3a078:	ldr	r1, [r2, #4]
   3a07c:	add	r1, r1, ip, lsr #8
   3a080:	str	r1, [r2, #4]!
   3a084:	ldrb	r1, [r0, r3]
   3a088:	str	r1, [r0, r3]
   3a08c:	add	r3, r3, #4
   3a090:	cmp	r3, #124	; 0x7c
   3a094:	bne	3a074 <__printf_chk@plt+0x358d4>
   3a098:	pop	{r4}		; (ldr r4, [sp], #4)
   3a09c:	b	39b50 <__printf_chk@plt+0x353b0>
   3a0a0:	mov	r3, #0
   3a0a4:	push	{r4, r5}
   3a0a8:	mov	r4, r3
   3a0ac:	ldr	r5, [r1, r3]
   3a0b0:	ldr	ip, [r2, r3]
   3a0b4:	rsb	ip, ip, r5
   3a0b8:	rsb	ip, r4, ip
   3a0bc:	ubfx	r4, ip, #8, #1
   3a0c0:	uxtb	ip, ip
   3a0c4:	str	ip, [r0, r3]
   3a0c8:	add	r3, r3, #4
   3a0cc:	cmp	r3, #128	; 0x80
   3a0d0:	bne	3a0ac <__printf_chk@plt+0x3590c>
   3a0d4:	pop	{r4, r5}
   3a0d8:	bx	lr
   3a0dc:	push	{r4, r5, r6, r7, r8, lr}
   3a0e0:	sub	sp, sp, #264	; 0x108
   3a0e4:	ldr	r4, [pc, #184]	; 3a1a4 <__printf_chk@plt+0x35a04>
   3a0e8:	add	r7, sp, #4
   3a0ec:	ldr	lr, [pc, #180]	; 3a1a8 <__printf_chk@plt+0x35a08>
   3a0f0:	add	ip, sp, #256	; 0x100
   3a0f4:	add	r4, pc, r4
   3a0f8:	mov	r3, sp
   3a0fc:	ldr	r6, [r4, lr]
   3a100:	mov	lr, #0
   3a104:	ldr	r4, [r6]
   3a108:	str	r4, [sp, #260]	; 0x104
   3a10c:	str	lr, [r3, #4]!
   3a110:	cmp	r3, ip
   3a114:	bne	3a10c <__printf_chk@plt+0x3596c>
   3a118:	sub	r1, r1, #4
   3a11c:	add	r8, r7, #128	; 0x80
   3a120:	mov	ip, r7
   3a124:	ldr	r5, [r1, #4]!
   3a128:	mov	r3, #0
   3a12c:	ldr	lr, [ip, r3]
   3a130:	ldr	r4, [r2, r3]
   3a134:	mla	lr, r4, r5, lr
   3a138:	str	lr, [ip, r3]
   3a13c:	add	r3, r3, #4
   3a140:	cmp	r3, #128	; 0x80
   3a144:	bne	3a12c <__printf_chk@plt+0x3598c>
   3a148:	add	ip, ip, #4
   3a14c:	cmp	ip, r8
   3a150:	bne	3a124 <__printf_chk@plt+0x35984>
   3a154:	mov	r2, r7
   3a158:	mov	r3, #0
   3a15c:	ldr	ip, [r7, r3]
   3a160:	ldr	r1, [r2, #4]
   3a164:	add	r1, r1, ip, lsr #8
   3a168:	str	r1, [r2, #4]!
   3a16c:	ldrb	r1, [r7, r3]
   3a170:	str	r1, [r7, r3]
   3a174:	add	r3, r3, #4
   3a178:	cmp	r3, #252	; 0xfc
   3a17c:	bne	3a15c <__printf_chk@plt+0x359bc>
   3a180:	mov	r1, r7
   3a184:	bl	39c04 <__printf_chk@plt+0x35464>
   3a188:	ldr	r2, [sp, #260]	; 0x104
   3a18c:	ldr	r3, [r6]
   3a190:	cmp	r2, r3
   3a194:	bne	3a1a0 <__printf_chk@plt+0x35a00>
   3a198:	add	sp, sp, #264	; 0x108
   3a19c:	pop	{r4, r5, r6, r7, r8, pc}
   3a1a0:	bl	41b8 <__stack_chk_fail@plt>
   3a1a4:	andeq	ip, r3, r0, lsr #20
   3a1a8:	andeq	r0, r0, r8, lsl #9
   3a1ac:	ldr	ip, [pc, #112]	; 3a224 <__printf_chk@plt+0x35a84>
   3a1b0:	mov	r3, #0
   3a1b4:	push	{r4, lr}
   3a1b8:	add	ip, pc, ip
   3a1bc:	ldr	r4, [pc, #100]	; 3a228 <__printf_chk@plt+0x35a88>
   3a1c0:	sub	sp, sp, #136	; 0x88
   3a1c4:	add	lr, sp, #4
   3a1c8:	ldr	r4, [ip, r4]
   3a1cc:	ldr	ip, [r4]
   3a1d0:	str	ip, [sp, #132]	; 0x84
   3a1d4:	ldr	ip, [r2, r3]
   3a1d8:	str	ip, [lr, r3]
   3a1dc:	add	r3, r3, #4
   3a1e0:	cmp	r3, #64	; 0x40
   3a1e4:	bne	3a1d4 <__printf_chk@plt+0x35a34>
   3a1e8:	add	r3, sp, #64	; 0x40
   3a1ec:	add	ip, sp, #128	; 0x80
   3a1f0:	mov	r2, #0
   3a1f4:	str	r2, [r3, #4]!
   3a1f8:	cmp	r3, ip
   3a1fc:	bne	3a1f4 <__printf_chk@plt+0x35a54>
   3a200:	mov	r2, lr
   3a204:	bl	3a0dc <__printf_chk@plt+0x3593c>
   3a208:	ldr	r2, [sp, #132]	; 0x84
   3a20c:	ldr	r3, [r4]
   3a210:	cmp	r2, r3
   3a214:	bne	3a220 <__printf_chk@plt+0x35a80>
   3a218:	add	sp, sp, #136	; 0x88
   3a21c:	pop	{r4, pc}
   3a220:	bl	41b8 <__stack_chk_fail@plt>
   3a224:	andeq	ip, r3, ip, asr r9
   3a228:	andeq	r0, r0, r8, lsl #9
   3a22c:	push	{r4, r5, r6, lr}
   3a230:	mov	r3, r0
   3a234:	mov	r4, r0
   3a238:	mov	r2, r1
   3a23c:	mov	r0, #0
   3a240:	ldr	ip, [r1, r0]
   3a244:	add	r2, r2, #12
   3a248:	add	r3, r3, #8
   3a24c:	and	ip, ip, #7
   3a250:	strb	ip, [r3, #-8]
   3a254:	ldr	ip, [r1, r0]
   3a258:	ubfx	ip, ip, #3, #3
   3a25c:	strb	ip, [r3, #-7]
   3a260:	ldr	ip, [r1, r0]
   3a264:	add	r0, r0, #12
   3a268:	cmp	r0, #120	; 0x78
   3a26c:	ubfx	ip, ip, #6, #3
   3a270:	strb	ip, [r3, #-6]
   3a274:	ldr	lr, [r2, #-8]
   3a278:	lsl	lr, lr, #2
   3a27c:	and	lr, lr, #7
   3a280:	eor	ip, ip, lr
   3a284:	strb	ip, [r3, #-6]
   3a288:	ldr	ip, [r2, #-8]
   3a28c:	ubfx	ip, ip, #1, #3
   3a290:	strb	ip, [r3, #-5]
   3a294:	ldr	ip, [r2, #-8]
   3a298:	ubfx	ip, ip, #4, #3
   3a29c:	strb	ip, [r3, #-4]
   3a2a0:	ldr	ip, [r2, #-8]
   3a2a4:	ubfx	ip, ip, #7, #3
   3a2a8:	strb	ip, [r3, #-3]
   3a2ac:	ldr	lr, [r2, #-4]
   3a2b0:	lsl	lr, lr, #1
   3a2b4:	and	lr, lr, #7
   3a2b8:	eor	ip, ip, lr
   3a2bc:	strb	ip, [r3, #-3]
   3a2c0:	ldr	ip, [r2, #-4]
   3a2c4:	ubfx	ip, ip, #2, #3
   3a2c8:	strb	ip, [r3, #-2]
   3a2cc:	ldr	ip, [r2, #-4]
   3a2d0:	ubfx	ip, ip, #5, #3
   3a2d4:	strb	ip, [r3, #-1]
   3a2d8:	bne	3a240 <__printf_chk@plt+0x35aa0>
   3a2dc:	ldr	r2, [r1, #120]	; 0x78
   3a2e0:	mov	r3, #0
   3a2e4:	mov	r5, r3
   3a2e8:	mov	r6, r4
   3a2ec:	and	r2, r2, #7
   3a2f0:	strb	r2, [r4, #80]	; 0x50
   3a2f4:	ldr	r2, [r1, #120]	; 0x78
   3a2f8:	ubfx	r2, r2, #3, #3
   3a2fc:	strb	r2, [r4, #81]	; 0x51
   3a300:	ldr	r2, [r1, #120]	; 0x78
   3a304:	ubfx	r2, r2, #6, #3
   3a308:	strb	r2, [r4, #82]	; 0x52
   3a30c:	ldr	r0, [r1, #124]	; 0x7c
   3a310:	lsl	r0, r0, #2
   3a314:	and	r0, r0, #7
   3a318:	eor	r2, r2, r0
   3a31c:	strb	r2, [r4, #82]	; 0x52
   3a320:	ldr	r2, [r1, #124]	; 0x7c
   3a324:	ubfx	r2, r2, #1, #3
   3a328:	strb	r2, [r4, #83]	; 0x53
   3a32c:	ldr	r2, [r1, #124]	; 0x7c
   3a330:	ubfx	r2, r2, #4, #3
   3a334:	strb	r2, [r4, #84]	; 0x54
   3a338:	ldrb	r2, [r4, r3]
   3a33c:	mov	r0, r3
   3a340:	mov	r1, #1
   3a344:	add	r5, r5, r2
   3a348:	uxtb	r5, r5
   3a34c:	strb	r5, [r4, r3]
   3a350:	ldrb	r2, [r6, #1]
   3a354:	sbfx	r5, r5, #3, #5
   3a358:	add	r5, r5, r2
   3a35c:	strb	r5, [r6, #1]!
   3a360:	ldrb	r2, [r4, r3]
   3a364:	and	r2, r2, #7
   3a368:	lsr	r5, r2, #2
   3a36c:	sub	r2, r2, r5, lsl #3
   3a370:	strb	r2, [r4, r3]
   3a374:	bl	42320 <__printf_chk@plt+0x3db80>
   3a378:	cmp	r0, #84	; 0x54
   3a37c:	mov	r3, r0
   3a380:	bne	3a338 <__printf_chk@plt+0x35b98>
   3a384:	ldrb	r3, [r4, #84]	; 0x54
   3a388:	add	r5, r5, r3
   3a38c:	strb	r5, [r4, #84]	; 0x54
   3a390:	pop	{r4, r5, r6, pc}
   3a394:	push	{r4, r5, r6, lr}
   3a398:	mov	r3, r0
   3a39c:	mov	r4, r0
   3a3a0:	mov	r2, r1
   3a3a4:	mov	r0, #0
   3a3a8:	ldr	ip, [r1, r0]
   3a3ac:	add	r2, r2, #20
   3a3b0:	add	r3, r3, #8
   3a3b4:	and	ip, ip, #31
   3a3b8:	strb	ip, [r3, #-8]
   3a3bc:	ldr	ip, [r1, r0]
   3a3c0:	add	r0, r0, #20
   3a3c4:	cmp	r0, #120	; 0x78
   3a3c8:	ubfx	ip, ip, #5, #5
   3a3cc:	strb	ip, [r3, #-7]
   3a3d0:	ldr	lr, [r2, #-16]
   3a3d4:	lsl	lr, lr, #3
   3a3d8:	and	lr, lr, #31
   3a3dc:	eor	ip, ip, lr
   3a3e0:	strb	ip, [r3, #-7]
   3a3e4:	ldr	ip, [r2, #-16]
   3a3e8:	ubfx	ip, ip, #2, #5
   3a3ec:	strb	ip, [r3, #-6]
   3a3f0:	ldr	ip, [r2, #-16]
   3a3f4:	ubfx	ip, ip, #7, #5
   3a3f8:	strb	ip, [r3, #-5]
   3a3fc:	ldr	lr, [r2, #-12]
   3a400:	lsl	lr, lr, #1
   3a404:	and	lr, lr, #31
   3a408:	eor	ip, ip, lr
   3a40c:	strb	ip, [r3, #-5]
   3a410:	ldr	ip, [r2, #-12]
   3a414:	ubfx	ip, ip, #4, #5
   3a418:	strb	ip, [r3, #-4]
   3a41c:	ldr	lr, [r2, #-8]
   3a420:	lsl	lr, lr, #4
   3a424:	and	lr, lr, #31
   3a428:	eor	ip, ip, lr
   3a42c:	strb	ip, [r3, #-4]
   3a430:	ldr	ip, [r2, #-8]
   3a434:	ubfx	ip, ip, #1, #5
   3a438:	strb	ip, [r3, #-3]
   3a43c:	ldr	ip, [r2, #-8]
   3a440:	ubfx	ip, ip, #6, #5
   3a444:	strb	ip, [r3, #-2]
   3a448:	ldr	lr, [r2, #-4]
   3a44c:	lsl	lr, lr, #2
   3a450:	and	lr, lr, #31
   3a454:	eor	ip, ip, lr
   3a458:	strb	ip, [r3, #-2]
   3a45c:	ldr	ip, [r2, #-4]
   3a460:	ubfx	ip, ip, #3, #5
   3a464:	strb	ip, [r3, #-1]
   3a468:	bne	3a3a8 <__printf_chk@plt+0x35c08>
   3a46c:	ldr	r2, [r1, #120]	; 0x78
   3a470:	mov	r3, #0
   3a474:	mov	r5, r3
   3a478:	mov	r6, r4
   3a47c:	and	r2, r2, #31
   3a480:	strb	r2, [r4, #48]	; 0x30
   3a484:	ldr	r2, [r1, #120]	; 0x78
   3a488:	ubfx	r2, r2, #5, #5
   3a48c:	strb	r2, [r4, #49]	; 0x31
   3a490:	ldr	r0, [r1, #124]	; 0x7c
   3a494:	lsl	r0, r0, #3
   3a498:	and	r0, r0, #31
   3a49c:	eor	r2, r2, r0
   3a4a0:	strb	r2, [r4, #49]	; 0x31
   3a4a4:	ldr	r2, [r1, #124]	; 0x7c
   3a4a8:	ubfx	r2, r2, #2, #5
   3a4ac:	strb	r2, [r4, #50]	; 0x32
   3a4b0:	ldrb	r2, [r4, r3]
   3a4b4:	mov	r0, r3
   3a4b8:	mov	r1, #1
   3a4bc:	add	r5, r5, r2
   3a4c0:	uxtb	r5, r5
   3a4c4:	strb	r5, [r4, r3]
   3a4c8:	ldrb	r2, [r6, #1]
   3a4cc:	sbfx	r5, r5, #5, #3
   3a4d0:	add	r5, r5, r2
   3a4d4:	strb	r5, [r6, #1]!
   3a4d8:	ldrb	r2, [r4, r3]
   3a4dc:	and	r2, r2, #31
   3a4e0:	lsr	r5, r2, #4
   3a4e4:	sub	r2, r2, r5, lsl #5
   3a4e8:	strb	r2, [r4, r3]
   3a4ec:	bl	42320 <__printf_chk@plt+0x3db80>
   3a4f0:	cmp	r0, #50	; 0x32
   3a4f4:	mov	r3, r0
   3a4f8:	bne	3a4b0 <__printf_chk@plt+0x35d10>
   3a4fc:	ldrb	r3, [r4, #50]	; 0x32
   3a500:	add	r5, r5, r3
   3a504:	strb	r5, [r4, #50]	; 0x32
   3a508:	pop	{r4, r5, r6, pc}
   3a50c:	mov	ip, r0
   3a510:	mov	r3, #0
   3a514:	push	{r4, r5}
   3a518:	add	ip, ip, #4
   3a51c:	ldr	r5, [r2, r3]
   3a520:	ldr	r4, [r1, r3]
   3a524:	and	r5, r5, #3
   3a528:	and	r4, r4, #3
   3a52c:	orr	r4, r4, r5, lsl #2
   3a530:	strb	r4, [r0, r3]
   3a534:	ldr	r5, [r1, r3]
   3a538:	ldr	r4, [r2, r3]
   3a53c:	ubfx	r5, r5, #2, #2
   3a540:	and	r4, r4, #12
   3a544:	eor	r4, r5, r4
   3a548:	strb	r4, [ip, #-3]
   3a54c:	ldr	r5, [r2, r3]
   3a550:	ldr	r4, [r1, r3]
   3a554:	ubfx	r5, r5, #4, #2
   3a558:	ubfx	r4, r4, #4, #2
   3a55c:	orr	r4, r4, r5, lsl #2
   3a560:	strb	r4, [ip, #-2]
   3a564:	ldr	r5, [r2, r3]
   3a568:	ldr	r4, [r1, r3]
   3a56c:	add	r3, r3, #4
   3a570:	ubfx	r5, r5, #6, #2
   3a574:	cmp	r3, #124	; 0x7c
   3a578:	ubfx	r4, r4, #6, #2
   3a57c:	orr	r4, r4, r5, lsl #2
   3a580:	strb	r4, [ip, #-1]
   3a584:	bne	3a518 <__printf_chk@plt+0x35d78>
   3a588:	ldr	ip, [r2, #124]	; 0x7c
   3a58c:	ldr	r3, [r1, #124]	; 0x7c
   3a590:	and	ip, ip, #3
   3a594:	and	r3, r3, #3
   3a598:	orr	r3, r3, ip, lsl #2
   3a59c:	strb	r3, [r0, #124]	; 0x7c
   3a5a0:	ldr	r3, [r2, #124]	; 0x7c
   3a5a4:	ldr	ip, [r1, #124]	; 0x7c
   3a5a8:	and	r3, r3, #12
   3a5ac:	ubfx	ip, ip, #2, #2
   3a5b0:	eor	r3, ip, r3
   3a5b4:	strb	r3, [r0, #125]	; 0x7d
   3a5b8:	ldr	r2, [r2, #124]	; 0x7c
   3a5bc:	ldr	r3, [r1, #124]	; 0x7c
   3a5c0:	ubfx	r2, r2, #4, #2
   3a5c4:	ubfx	r3, r3, #4, #2
   3a5c8:	orr	r3, r3, r2, lsl #2
   3a5cc:	strb	r3, [r0, #126]	; 0x7e
   3a5d0:	pop	{r4, r5}
   3a5d4:	bx	lr
   3a5d8:	push	{r3, r4, r5, r6, r7, lr}
   3a5dc:	add	r7, r1, #384	; 0x180
   3a5e0:	add	r6, r1, #128	; 0x80
   3a5e4:	mov	r5, r0
   3a5e8:	mov	r2, r7
   3a5ec:	mov	r4, r1
   3a5f0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3a5f4:	add	r1, r4, #256	; 0x100
   3a5f8:	mov	r2, r6
   3a5fc:	add	r0, r5, #128	; 0x80
   3a600:	bl	3b84c <__printf_chk@plt+0x370ac>
   3a604:	mov	r1, r6
   3a608:	mov	r2, r7
   3a60c:	add	r0, r5, #256	; 0x100
   3a610:	pop	{r3, r4, r5, r6, r7, lr}
   3a614:	b	3b84c <__printf_chk@plt+0x370ac>
   3a618:	push	{r3, r4, r5, lr}
   3a61c:	mov	r5, r1
   3a620:	mov	r4, r0
   3a624:	bl	3a5d8 <__printf_chk@plt+0x35e38>
   3a628:	mov	r1, r5
   3a62c:	add	r0, r4, #384	; 0x180
   3a630:	add	r2, r5, #256	; 0x100
   3a634:	pop	{r3, r4, r5, lr}
   3a638:	b	3b84c <__printf_chk@plt+0x370ac>
   3a63c:	ldr	r3, [pc, #320]	; 3a784 <__printf_chk@plt+0x35fe4>
   3a640:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a644:	mov	r8, r1
   3a648:	ldr	r1, [pc, #312]	; 3a788 <__printf_chk@plt+0x35fe8>
   3a64c:	add	r3, pc, r3
   3a650:	sub	sp, sp, #652	; 0x28c
   3a654:	add	r6, r8, #128	; 0x80
   3a658:	add	r5, sp, #4
   3a65c:	add	r7, sp, #516	; 0x204
   3a660:	ldr	sl, [r3, r1]
   3a664:	add	fp, r2, #128	; 0x80
   3a668:	mov	r4, r2
   3a66c:	mov	r9, r0
   3a670:	mov	r1, r6
   3a674:	mov	r2, r8
   3a678:	ldr	r3, [sl]
   3a67c:	mov	r0, r5
   3a680:	str	r3, [sp, #644]	; 0x284
   3a684:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a688:	mov	r2, r4
   3a68c:	mov	r0, r7
   3a690:	mov	r1, fp
   3a694:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a698:	mov	r2, r7
   3a69c:	mov	r0, r5
   3a6a0:	mov	r1, r5
   3a6a4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3a6a8:	mov	r2, r6
   3a6ac:	add	r6, sp, #132	; 0x84
   3a6b0:	mov	r1, r8
   3a6b4:	mov	r0, r6
   3a6b8:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a6bc:	mov	r0, r7
   3a6c0:	mov	r1, r4
   3a6c4:	mov	r2, fp
   3a6c8:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a6cc:	mov	r2, r7
   3a6d0:	add	r7, sp, #260	; 0x104
   3a6d4:	mov	r0, r6
   3a6d8:	mov	r1, r6
   3a6dc:	bl	3b84c <__printf_chk@plt+0x370ac>
   3a6e0:	add	r2, r4, #384	; 0x180
   3a6e4:	add	r1, r8, #384	; 0x180
   3a6e8:	mov	r0, r7
   3a6ec:	bl	3b84c <__printf_chk@plt+0x370ac>
   3a6f0:	ldr	r2, [pc, #148]	; 3a78c <__printf_chk@plt+0x35fec>
   3a6f4:	mov	r0, r7
   3a6f8:	mov	r1, r7
   3a6fc:	add	r2, pc, r2
   3a700:	bl	3b84c <__printf_chk@plt+0x370ac>
   3a704:	add	r2, r4, #256	; 0x100
   3a708:	add	r4, sp, #388	; 0x184
   3a70c:	add	r1, r8, #256	; 0x100
   3a710:	mov	r0, r4
   3a714:	bl	3b84c <__printf_chk@plt+0x370ac>
   3a718:	mov	r0, r4
   3a71c:	mov	r1, r4
   3a720:	mov	r2, r4
   3a724:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a728:	mov	r0, r9
   3a72c:	mov	r1, r6
   3a730:	mov	r2, r5
   3a734:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a738:	add	r0, r9, #384	; 0x180
   3a73c:	mov	r1, r4
   3a740:	mov	r2, r7
   3a744:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a748:	mov	r1, r4
   3a74c:	mov	r2, r7
   3a750:	add	r0, r9, #128	; 0x80
   3a754:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a758:	mov	r2, r5
   3a75c:	add	r0, r9, #256	; 0x100
   3a760:	mov	r1, r6
   3a764:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a768:	ldr	r2, [sp, #644]	; 0x284
   3a76c:	ldr	r3, [sl]
   3a770:	cmp	r2, r3
   3a774:	bne	3a780 <__printf_chk@plt+0x35fe0>
   3a778:	add	sp, sp, #652	; 0x28c
   3a77c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a780:	bl	41b8 <__stack_chk_fail@plt>
   3a784:	andeq	ip, r3, r8, asr #9
   3a788:	andeq	r0, r0, r8, lsl #9
   3a78c:	strdeq	lr, [r0], -ip
   3a790:	ldr	r2, [pc, #260]	; 3a89c <__printf_chk@plt+0x360fc>
   3a794:	ldr	ip, [pc, #260]	; 3a8a0 <__printf_chk@plt+0x36100>
   3a798:	add	r2, pc, r2
   3a79c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a7a0:	sub	sp, sp, #532	; 0x214
   3a7a4:	ldr	ip, [r2, ip]
   3a7a8:	add	r8, sp, #12
   3a7ac:	add	r6, sp, #140	; 0x8c
   3a7b0:	add	fp, r1, #128	; 0x80
   3a7b4:	mov	r4, r0
   3a7b8:	add	r5, sp, #268	; 0x10c
   3a7bc:	ldr	r2, [ip]
   3a7c0:	mov	r0, r8
   3a7c4:	str	ip, [sp, #4]
   3a7c8:	mov	r9, r1
   3a7cc:	add	r7, sp, #396	; 0x18c
   3a7d0:	add	sl, r4, #128	; 0x80
   3a7d4:	str	r2, [sp, #524]	; 0x20c
   3a7d8:	bl	3b97c <__printf_chk@plt+0x371dc>
   3a7dc:	mov	r1, fp
   3a7e0:	mov	r0, r6
   3a7e4:	bl	3b97c <__printf_chk@plt+0x371dc>
   3a7e8:	add	r1, r9, #256	; 0x100
   3a7ec:	mov	r0, r5
   3a7f0:	bl	3b97c <__printf_chk@plt+0x371dc>
   3a7f4:	mov	r2, r5
   3a7f8:	mov	r0, r5
   3a7fc:	mov	r1, r5
   3a800:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a804:	mov	r1, r8
   3a808:	mov	r0, r7
   3a80c:	bl	3b7cc <__printf_chk@plt+0x3702c>
   3a810:	mov	r2, fp
   3a814:	mov	r0, r4
   3a818:	mov	r1, r9
   3a81c:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a820:	mov	r0, r4
   3a824:	mov	r1, r4
   3a828:	bl	3b97c <__printf_chk@plt+0x371dc>
   3a82c:	mov	r0, r4
   3a830:	mov	r1, r4
   3a834:	mov	r2, r8
   3a838:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a83c:	mov	r0, r4
   3a840:	mov	r1, r4
   3a844:	mov	r2, r6
   3a848:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a84c:	mov	r0, sl
   3a850:	mov	r1, r7
   3a854:	mov	r2, r6
   3a858:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3a85c:	mov	r1, sl
   3a860:	mov	r2, r5
   3a864:	add	r0, r4, #384	; 0x180
   3a868:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a86c:	mov	r1, r7
   3a870:	mov	r2, r6
   3a874:	add	r0, r4, #256	; 0x100
   3a878:	bl	3b724 <__printf_chk@plt+0x36f84>
   3a87c:	ldr	r1, [sp, #4]
   3a880:	ldr	r2, [sp, #524]	; 0x20c
   3a884:	ldr	r3, [r1]
   3a888:	cmp	r2, r3
   3a88c:	bne	3a898 <__printf_chk@plt+0x360f8>
   3a890:	add	sp, sp, #532	; 0x214
   3a894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a898:	bl	41b8 <__stack_chk_fail@plt>
   3a89c:	andeq	ip, r3, ip, ror r3
   3a8a0:	andeq	r0, r0, r8, lsl #9
   3a8a4:	push	{r4, r5, r6, lr}
   3a8a8:	mov	r4, r2
   3a8ac:	mov	r6, r0
   3a8b0:	mov	r5, r1
   3a8b4:	bl	3b60c <__printf_chk@plt+0x36e6c>
   3a8b8:	add	r0, r6, #128	; 0x80
   3a8bc:	add	r1, r5, #128	; 0x80
   3a8c0:	mov	r2, r4
   3a8c4:	pop	{r4, r5, r6, lr}
   3a8c8:	b	3b60c <__printf_chk@plt+0x36e6c>
   3a8cc:	ldr	ip, [pc, #304]	; 3aa04 <__printf_chk@plt+0x36264>
   3a8d0:	ldr	r1, [pc, #304]	; 3aa08 <__printf_chk@plt+0x36268>
   3a8d4:	add	ip, pc, ip
   3a8d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a8dc:	sub	sp, sp, #148	; 0x94
   3a8e0:	ldr	r1, [ip, r1]
   3a8e4:	lsl	r4, r2, #2
   3a8e8:	ldrsb	r8, [sp, #184]	; 0xb8
   3a8ec:	adds	r4, r4, r2
   3a8f0:	ldr	r9, [pc, #276]	; 3aa0c <__printf_chk@plt+0x3626c>
   3a8f4:	mov	r2, #256	; 0x100
   3a8f8:	str	r1, [sp, #4]
   3a8fc:	mov	r7, r0
   3a900:	ldr	r3, [sp, #4]
   3a904:	add	r9, pc, r9
   3a908:	uxtb	r6, r8
   3a90c:	add	r1, r9, r4, lsl #8
   3a910:	add	r1, r1, #128	; 0x80
   3a914:	add	r9, r9, #128	; 0x80
   3a918:	ldr	ip, [r3]
   3a91c:	str	ip, [sp, #140]	; 0x8c
   3a920:	bl	43f8 <memcpy@plt>
   3a924:	eor	r2, r6, #1
   3a928:	mvn	ip, r6
   3a92c:	sub	r2, r2, #1
   3a930:	uxtb	ip, ip
   3a934:	sub	ip, ip, #1
   3a938:	adds	sl, r4, #1
   3a93c:	lsr	r2, r2, #31
   3a940:	add	r1, r9, sl, lsl #8
   3a944:	orr	r2, r2, ip, lsr #31
   3a948:	mov	r0, r7
   3a94c:	bl	3a8a4 <__printf_chk@plt+0x36104>
   3a950:	eor	r2, r6, #2
   3a954:	sub	r2, r2, #1
   3a958:	eor	ip, r6, #254	; 0xfe
   3a95c:	sub	ip, ip, #1
   3a960:	adds	sl, r4, #2
   3a964:	lsr	r2, r2, #31
   3a968:	add	r1, r9, sl, lsl #8
   3a96c:	orr	r2, r2, ip, lsr #31
   3a970:	mov	r0, r7
   3a974:	bl	3a8a4 <__printf_chk@plt+0x36104>
   3a978:	eor	r2, r6, #3
   3a97c:	sub	r2, r2, #1
   3a980:	eor	ip, r6, #253	; 0xfd
   3a984:	sub	ip, ip, #1
   3a988:	adds	sl, r4, #3
   3a98c:	lsr	r2, r2, #31
   3a990:	mov	r0, r7
   3a994:	orr	r2, r2, ip, lsr #31
   3a998:	add	r1, r9, sl, lsl #8
   3a99c:	bl	3a8a4 <__printf_chk@plt+0x36104>
   3a9a0:	eor	r3, r6, #252	; 0xfc
   3a9a4:	adds	r4, r4, #4
   3a9a8:	sub	r2, r3, #1
   3a9ac:	add	r1, r9, r4, lsl #8
   3a9b0:	add	r4, sp, #12
   3a9b4:	lsr	r2, r2, #31
   3a9b8:	mov	r0, r7
   3a9bc:	bl	3a8a4 <__printf_chk@plt+0x36104>
   3a9c0:	mov	r1, r7
   3a9c4:	mov	r0, r4
   3a9c8:	bl	3b7cc <__printf_chk@plt+0x3702c>
   3a9cc:	sxtb	r2, r8
   3a9d0:	mov	r1, r4
   3a9d4:	mov	r0, r7
   3a9d8:	asr	r3, r2, #31
   3a9dc:	lsr	r2, r3, #31
   3a9e0:	bl	3b60c <__printf_chk@plt+0x36e6c>
   3a9e4:	ldr	r1, [sp, #4]
   3a9e8:	ldr	r2, [sp, #140]	; 0x8c
   3a9ec:	ldr	r3, [r1]
   3a9f0:	cmp	r2, r3
   3a9f4:	bne	3aa00 <__printf_chk@plt+0x36260>
   3a9f8:	add	sp, sp, #148	; 0x94
   3a9fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3aa00:	bl	41b8 <__stack_chk_fail@plt>
   3aa04:	andeq	ip, r3, r0, asr #4
   3aa08:	andeq	r0, r0, r8, lsl #9
   3aa0c:	strdeq	sp, [r0], -r4
   3aa10:	ldr	r3, [pc, #548]	; 3ac3c <__printf_chk@plt+0x3649c>
   3aa14:	ldr	r2, [pc, #548]	; 3ac40 <__printf_chk@plt+0x364a0>
   3aa18:	add	r3, pc, r3
   3aa1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3aa20:	add	r7, r0, #256	; 0x100
   3aa24:	ldr	r2, [r3, r2]
   3aa28:	sub	sp, sp, #916	; 0x394
   3aa2c:	mov	fp, r1
   3aa30:	mov	r5, r0
   3aa34:	add	r8, r0, #128	; 0x80
   3aa38:	mov	r0, r7
   3aa3c:	ldr	r3, [r2]
   3aa40:	add	r6, sp, #268	; 0x10c
   3aa44:	str	r2, [sp]
   3aa48:	add	r4, sp, #396	; 0x18c
   3aa4c:	ldr	sl, [pc, #496]	; 3ac44 <__printf_chk@plt+0x364a4>
   3aa50:	add	r9, sp, #524	; 0x20c
   3aa54:	str	r3, [sp, #908]	; 0x38c
   3aa58:	bl	3b6a8 <__printf_chk@plt+0x36f08>
   3aa5c:	ldrb	r3, [fp, #31]
   3aa60:	mov	r1, fp
   3aa64:	mov	r0, r8
   3aa68:	add	sl, pc, sl
   3aa6c:	add	fp, sp, #652	; 0x28c
   3aa70:	lsr	r3, r3, #7
   3aa74:	str	r3, [sp, #4]
   3aa78:	bl	3b41c <__printf_chk@plt+0x36c7c>
   3aa7c:	mov	r1, r8
   3aa80:	mov	r0, r6
   3aa84:	bl	3b97c <__printf_chk@plt+0x371dc>
   3aa88:	add	r2, sl, #2528	; 0x9e0
   3aa8c:	add	r2, r2, #8
   3aa90:	mov	r1, r6
   3aa94:	mov	r0, r4
   3aa98:	bl	3b84c <__printf_chk@plt+0x370ac>
   3aa9c:	mov	r2, r7
   3aaa0:	mov	r0, r6
   3aaa4:	mov	r1, r6
   3aaa8:	bl	3b724 <__printf_chk@plt+0x36f84>
   3aaac:	mov	r2, r4
   3aab0:	mov	r1, r7
   3aab4:	mov	r0, r4
   3aab8:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3aabc:	mov	r0, r9
   3aac0:	mov	r1, r4
   3aac4:	add	r7, sp, #140	; 0x8c
   3aac8:	bl	3b97c <__printf_chk@plt+0x371dc>
   3aacc:	mov	r1, r9
   3aad0:	mov	r0, fp
   3aad4:	bl	3b97c <__printf_chk@plt+0x371dc>
   3aad8:	mov	r2, r9
   3aadc:	add	r9, sp, #780	; 0x30c
   3aae0:	mov	r1, fp
   3aae4:	mov	r0, r9
   3aae8:	bl	3b84c <__printf_chk@plt+0x370ac>
   3aaec:	mov	r1, r9
   3aaf0:	add	r9, sp, #12
   3aaf4:	mov	r2, r6
   3aaf8:	mov	r0, r9
   3aafc:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ab00:	mov	r2, r4
   3ab04:	mov	r0, r9
   3ab08:	mov	r1, r9
   3ab0c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ab10:	mov	r0, r9
   3ab14:	mov	r1, r9
   3ab18:	bl	3bd64 <__printf_chk@plt+0x375c4>
   3ab1c:	mov	r0, r9
   3ab20:	mov	r1, r9
   3ab24:	mov	r2, r6
   3ab28:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ab2c:	mov	r0, r9
   3ab30:	mov	r1, r9
   3ab34:	mov	r2, r4
   3ab38:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ab3c:	mov	r0, r9
   3ab40:	mov	r1, r9
   3ab44:	mov	r2, r4
   3ab48:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ab4c:	mov	r2, r4
   3ab50:	mov	r0, r5
   3ab54:	mov	r1, r9
   3ab58:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ab5c:	mov	r1, r5
   3ab60:	mov	r0, r7
   3ab64:	bl	3b97c <__printf_chk@plt+0x371dc>
   3ab68:	mov	r0, r7
   3ab6c:	mov	r1, r7
   3ab70:	mov	r2, r4
   3ab74:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ab78:	mov	r0, r7
   3ab7c:	mov	r1, r6
   3ab80:	bl	3b558 <__printf_chk@plt+0x36db8>
   3ab84:	cmp	r0, #0
   3ab88:	beq	3ac18 <__printf_chk@plt+0x36478>
   3ab8c:	mov	r0, r7
   3ab90:	mov	r1, r5
   3ab94:	bl	3b97c <__printf_chk@plt+0x371dc>
   3ab98:	mov	r0, r7
   3ab9c:	mov	r1, r7
   3aba0:	mov	r2, r4
   3aba4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3aba8:	mov	r0, r7
   3abac:	mov	r1, r6
   3abb0:	bl	3b558 <__printf_chk@plt+0x36db8>
   3abb4:	cmp	r0, #0
   3abb8:	beq	3ac30 <__printf_chk@plt+0x36490>
   3abbc:	mov	r0, r5
   3abc0:	bl	3b644 <__printf_chk@plt+0x36ea4>
   3abc4:	ldr	r1, [sp, #4]
   3abc8:	mov	r4, r0
   3abcc:	mov	r0, #1
   3abd0:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3abd4:	cmp	r4, r0
   3abd8:	beq	3abe8 <__printf_chk@plt+0x36448>
   3abdc:	mov	r0, r5
   3abe0:	mov	r1, r5
   3abe4:	bl	3b7cc <__printf_chk@plt+0x3702c>
   3abe8:	add	r0, r5, #384	; 0x180
   3abec:	mov	r2, r8
   3abf0:	mov	r1, r5
   3abf4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3abf8:	mov	r0, #0
   3abfc:	ldr	r1, [sp]
   3ac00:	ldr	r2, [sp, #908]	; 0x38c
   3ac04:	ldr	r3, [r1]
   3ac08:	cmp	r2, r3
   3ac0c:	bne	3ac38 <__printf_chk@plt+0x36498>
   3ac10:	add	sp, sp, #916	; 0x394
   3ac14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ac18:	add	r2, sl, #2656	; 0xa60
   3ac1c:	mov	r0, r5
   3ac20:	add	r2, r2, #8
   3ac24:	mov	r1, r5
   3ac28:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ac2c:	b	3ab8c <__printf_chk@plt+0x363ec>
   3ac30:	mvn	r0, #0
   3ac34:	b	3abfc <__printf_chk@plt+0x3645c>
   3ac38:	bl	41b8 <__stack_chk_fail@plt>
   3ac3c:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   3ac40:	andeq	r0, r0, r8, lsl #9
   3ac44:	andeq	r7, r2, r8, lsr #28
   3ac48:	ldr	r3, [pc, #148]	; 3ace4 <__printf_chk@plt+0x36544>
   3ac4c:	ldr	r2, [pc, #148]	; 3ace8 <__printf_chk@plt+0x36548>
   3ac50:	add	r3, pc, r3
   3ac54:	push	{r4, r5, r6, r7, r8, lr}
   3ac58:	sub	sp, sp, #392	; 0x188
   3ac5c:	ldr	r7, [r3, r2]
   3ac60:	add	r5, sp, #260	; 0x104
   3ac64:	add	r8, sp, #4
   3ac68:	mov	r4, r0
   3ac6c:	mov	r6, r1
   3ac70:	mov	r0, r5
   3ac74:	ldr	r3, [r7]
   3ac78:	add	r1, r1, #256	; 0x100
   3ac7c:	str	r3, [sp, #388]	; 0x184
   3ac80:	bl	3b984 <__printf_chk@plt+0x371e4>
   3ac84:	mov	r2, r5
   3ac88:	mov	r1, r6
   3ac8c:	mov	r0, r8
   3ac90:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ac94:	mov	r2, r5
   3ac98:	add	r5, sp, #132	; 0x84
   3ac9c:	add	r1, r6, #128	; 0x80
   3aca0:	mov	r0, r5
   3aca4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3aca8:	mov	r1, r5
   3acac:	mov	r0, r4
   3acb0:	bl	3b458 <__printf_chk@plt+0x36cb8>
   3acb4:	mov	r0, r8
   3acb8:	ldrb	r5, [r4, #31]
   3acbc:	bl	3b644 <__printf_chk@plt+0x36ea4>
   3acc0:	ldr	r2, [sp, #388]	; 0x184
   3acc4:	ldr	r3, [r7]
   3acc8:	cmp	r2, r3
   3accc:	eor	r0, r5, r0, lsl #7
   3acd0:	strb	r0, [r4, #31]
   3acd4:	bne	3ace0 <__printf_chk@plt+0x36540>
   3acd8:	add	sp, sp, #392	; 0x188
   3acdc:	pop	{r4, r5, r6, r7, r8, pc}
   3ace0:	bl	41b8 <__stack_chk_fail@plt>
   3ace4:	andeq	fp, r3, r4, asr #29
   3ace8:	andeq	r0, r0, r8, lsl #9
   3acec:	push	{r3, r4, r5, lr}
   3acf0:	mov	r4, r0
   3acf4:	bl	3b4d0 <__printf_chk@plt+0x36d30>
   3acf8:	add	r1, r4, #256	; 0x100
   3acfc:	mov	r5, r0
   3ad00:	add	r0, r4, #128	; 0x80
   3ad04:	bl	3b558 <__printf_chk@plt+0x36db8>
   3ad08:	cmp	r0, #0
   3ad0c:	popeq	{r3, r4, r5, pc}
   3ad10:	adds	r0, r5, #0
   3ad14:	movne	r0, #1
   3ad18:	pop	{r3, r4, r5, pc}
   3ad1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ad20:	sub	sp, sp, #8832	; 0x2280
   3ad24:	ldr	r7, [pc, #772]	; 3b030 <__printf_chk@plt+0x36890>
   3ad28:	sub	sp, sp, #44	; 0x2c
   3ad2c:	ldr	lr, [pc, #768]	; 3b034 <__printf_chk@plt+0x36894>
   3ad30:	mov	r6, r1
   3ad34:	add	r7, pc, r7
   3ad38:	add	r1, sp, #8192	; 0x2000
   3ad3c:	add	r4, sp, #552	; 0x228
   3ad40:	mov	ip, r2
   3ad44:	ldr	lr, [r7, lr]
   3ad48:	add	r8, sp, #548	; 0x224
   3ad4c:	mov	r2, r7
   3ad50:	mov	r7, r3
   3ad54:	ldr	r3, [r1, #720]	; 0x2d0
   3ad58:	add	r2, r4, #1020	; 0x3fc
   3ad5c:	str	r2, [sp, #12]
   3ad60:	add	r1, r8, #1536	; 0x600
   3ad64:	ldr	r2, [lr]
   3ad68:	mov	r5, r0
   3ad6c:	str	r1, [sp, #16]
   3ad70:	add	r1, r8, #2560	; 0xa00
   3ad74:	str	r1, [sp, #24]
   3ad78:	add	r1, r8, #4096	; 0x1000
   3ad7c:	str	r1, [sp, #20]
   3ad80:	add	r1, sp, #8192	; 0x2000
   3ad84:	mov	r0, r8
   3ad88:	str	lr, [sp, #28]
   3ad8c:	str	r2, [r1, #676]	; 0x2a4
   3ad90:	add	r9, r4, #508	; 0x1fc
   3ad94:	stmib	sp, {r3, ip}
   3ad98:	bl	3b6dc <__printf_chk@plt+0x36f3c>
   3ad9c:	add	r0, r4, #124	; 0x7c
   3ada0:	add	sl, r8, #2048	; 0x800
   3ada4:	bl	3b6a8 <__printf_chk@plt+0x36f08>
   3ada8:	add	r0, r4, #252	; 0xfc
   3adac:	bl	3b6a8 <__printf_chk@plt+0x36f08>
   3adb0:	add	r0, r4, #380	; 0x17c
   3adb4:	add	r4, sp, #36	; 0x24
   3adb8:	bl	3b6dc <__printf_chk@plt+0x36f3c>
   3adbc:	mov	r2, #512	; 0x200
   3adc0:	mov	r1, r6
   3adc4:	mov	r0, r9
   3adc8:	add	fp, r8, #6144	; 0x1800
   3adcc:	bl	43f8 <memcpy@plt>
   3add0:	mov	r1, r6
   3add4:	mov	r0, r4
   3add8:	add	r6, sp, #8832	; 0x2280
   3addc:	bl	3a790 <__printf_chk@plt+0x35ff0>
   3ade0:	ldr	r0, [sp, #12]
   3ade4:	mov	r1, r4
   3ade8:	add	r6, r6, #33	; 0x21
   3adec:	bl	3a618 <__printf_chk@plt+0x35e78>
   3adf0:	ldr	r2, [sp, #12]
   3adf4:	mov	r0, r4
   3adf8:	mov	r1, r9
   3adfc:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3ae00:	ldr	r0, [sp, #16]
   3ae04:	mov	r1, r4
   3ae08:	bl	3a618 <__printf_chk@plt+0x35e78>
   3ae0c:	mov	r1, r7
   3ae10:	mov	r0, sl
   3ae14:	mov	r2, #512	; 0x200
   3ae18:	bl	43f8 <memcpy@plt>
   3ae1c:	mov	r2, sl
   3ae20:	mov	r0, r4
   3ae24:	mov	r1, r9
   3ae28:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3ae2c:	ldr	r0, [sp, #24]
   3ae30:	mov	r1, r4
   3ae34:	bl	3a618 <__printf_chk@plt+0x35e78>
   3ae38:	mov	r2, sl
   3ae3c:	mov	r0, r4
   3ae40:	ldr	r1, [sp, #12]
   3ae44:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3ae48:	add	r0, r8, #3072	; 0xc00
   3ae4c:	mov	r1, r4
   3ae50:	bl	3a618 <__printf_chk@plt+0x35e78>
   3ae54:	mov	r2, sl
   3ae58:	mov	r0, r4
   3ae5c:	ldr	r1, [sp, #16]
   3ae60:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3ae64:	add	r0, r8, #3584	; 0xe00
   3ae68:	mov	r1, r4
   3ae6c:	bl	3a618 <__printf_chk@plt+0x35e78>
   3ae70:	mov	r0, r4
   3ae74:	mov	r1, r7
   3ae78:	add	r7, sp, #8704	; 0x2200
   3ae7c:	bl	3a790 <__printf_chk@plt+0x35ff0>
   3ae80:	ldr	r0, [sp, #20]
   3ae84:	mov	r1, r4
   3ae88:	add	r7, r7, #35	; 0x23
   3ae8c:	bl	3a618 <__printf_chk@plt+0x35e78>
   3ae90:	ldr	r2, [sp, #20]
   3ae94:	mov	r0, r4
   3ae98:	mov	r1, r9
   3ae9c:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3aea0:	add	r0, r8, #4608	; 0x1200
   3aea4:	mov	r1, r4
   3aea8:	bl	3a618 <__printf_chk@plt+0x35e78>
   3aeac:	mov	r0, r4
   3aeb0:	ldr	r1, [sp, #24]
   3aeb4:	bl	3a790 <__printf_chk@plt+0x35ff0>
   3aeb8:	add	r0, r8, #5120	; 0x1400
   3aebc:	mov	r1, r4
   3aec0:	bl	3a618 <__printf_chk@plt+0x35e78>
   3aec4:	ldr	r2, [sp, #20]
   3aec8:	mov	r0, r4
   3aecc:	ldr	r1, [sp, #16]
   3aed0:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3aed4:	add	r0, r8, #5632	; 0x1600
   3aed8:	mov	r1, r4
   3aedc:	bl	3a618 <__printf_chk@plt+0x35e78>
   3aee0:	ldr	r2, [sp, #20]
   3aee4:	mov	r0, r4
   3aee8:	mov	r1, sl
   3aeec:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3aef0:	mov	r0, fp
   3aef4:	mov	r1, r4
   3aef8:	bl	3a618 <__printf_chk@plt+0x35e78>
   3aefc:	mov	r2, fp
   3af00:	mov	r0, r4
   3af04:	mov	r1, r9
   3af08:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3af0c:	add	r0, r8, #6656	; 0x1a00
   3af10:	mov	r1, r4
   3af14:	bl	3a618 <__printf_chk@plt+0x35e78>
   3af18:	mov	r2, fp
   3af1c:	mov	r0, r4
   3af20:	ldr	r1, [sp, #12]
   3af24:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3af28:	add	r0, r8, #7168	; 0x1c00
   3af2c:	mov	r1, r4
   3af30:	bl	3a618 <__printf_chk@plt+0x35e78>
   3af34:	mov	r2, fp
   3af38:	mov	r0, r4
   3af3c:	ldr	r1, [sp, #16]
   3af40:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3af44:	add	r0, r8, #7680	; 0x1e00
   3af48:	mov	r1, r4
   3af4c:	bl	3a618 <__printf_chk@plt+0x35e78>
   3af50:	ldr	r3, [sp, #4]
   3af54:	ldr	ip, [sp, #8]
   3af58:	add	r0, sp, #8704	; 0x2200
   3af5c:	add	r0, r0, #36	; 0x24
   3af60:	mov	r2, r3
   3af64:	mov	r1, ip
   3af68:	bl	3a50c <__printf_chk@plt+0x35d6c>
   3af6c:	add	r2, sp, #8192	; 0x2000
   3af70:	add	r3, sp, #8832	; 0x2280
   3af74:	mov	r0, r5
   3af78:	ldrb	r2, [r2, #674]	; 0x2a2
   3af7c:	add	r3, r3, #40	; 0x28
   3af80:	uxtb	r1, r2
   3af84:	mov	r2, #512	; 0x200
   3af88:	add	r1, r3, r1, lsl #9
   3af8c:	sub	r1, r1, #8320	; 0x2080
   3af90:	sub	r1, r1, #4
   3af94:	bl	43f8 <memcpy@plt>
   3af98:	b	3afb0 <__printf_chk@plt+0x36810>
   3af9c:	cmp	r6, r7
   3afa0:	mov	r0, r5
   3afa4:	mov	r1, r4
   3afa8:	beq	3b004 <__printf_chk@plt+0x36864>
   3afac:	bl	3a5d8 <__printf_chk@plt+0x35e38>
   3afb0:	mov	r0, r4
   3afb4:	mov	r1, r5
   3afb8:	bl	3a790 <__printf_chk@plt+0x35ff0>
   3afbc:	mov	r0, r5
   3afc0:	mov	r1, r4
   3afc4:	bl	3a5d8 <__printf_chk@plt+0x35e38>
   3afc8:	mov	r0, r4
   3afcc:	mov	r1, r5
   3afd0:	bl	3a790 <__printf_chk@plt+0x35ff0>
   3afd4:	ldrb	r3, [r6], #-1
   3afd8:	cmp	r3, #0
   3afdc:	beq	3af9c <__printf_chk@plt+0x367fc>
   3afe0:	mov	r0, r5
   3afe4:	mov	r1, r4
   3afe8:	bl	3a618 <__printf_chk@plt+0x35e78>
   3afec:	ldrb	r2, [r6, #1]
   3aff0:	mov	r0, r4
   3aff4:	mov	r1, r5
   3aff8:	add	r2, r8, r2, lsl #9
   3affc:	bl	3a63c <__printf_chk@plt+0x35e9c>
   3b000:	b	3af9c <__printf_chk@plt+0x367fc>
   3b004:	bl	3a618 <__printf_chk@plt+0x35e78>
   3b008:	add	r1, sp, #8192	; 0x2000
   3b00c:	ldr	r2, [r1, #676]	; 0x2a4
   3b010:	ldr	r1, [sp, #28]
   3b014:	ldr	r3, [r1]
   3b018:	cmp	r2, r3
   3b01c:	bne	3b02c <__printf_chk@plt+0x3688c>
   3b020:	add	sp, sp, #8832	; 0x2280
   3b024:	add	sp, sp, #44	; 0x2c
   3b028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b02c:	bl	41b8 <__stack_chk_fail@plt>
   3b030:	andeq	fp, r3, r0, ror #27
   3b034:	andeq	r0, r0, r8, lsl #9
   3b038:	ldr	r3, [pc, #708]	; 3b304 <__printf_chk@plt+0x36b64>
   3b03c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b040:	sub	sp, sp, #1840	; 0x730
   3b044:	ldr	r2, [pc, #700]	; 3b308 <__printf_chk@plt+0x36b68>
   3b048:	sub	sp, sp, #4
   3b04c:	add	r3, pc, r3
   3b050:	mov	r8, r0
   3b054:	add	sl, r8, #384	; 0x180
   3b058:	str	sl, [sp, #52]	; 0x34
   3b05c:	ldr	r2, [r3, r2]
   3b060:	add	ip, sp, #1824	; 0x720
   3b064:	add	ip, ip, #8
   3b068:	str	ip, [sp, #68]	; 0x44
   3b06c:	add	r4, sp, #1744	; 0x6d0
   3b070:	ldr	sl, [pc, #660]	; 3b30c <__printf_chk@plt+0x36b6c>
   3b074:	str	r2, [sp, #76]	; 0x4c
   3b078:	add	r4, r4, #4
   3b07c:	ldr	ip, [sp, #76]	; 0x4c
   3b080:	mov	r2, #1
   3b084:	mov	r3, #0
   3b088:	strd	r2, [sp, #16]
   3b08c:	add	sl, pc, sl
   3b090:	str	sl, [sp, #72]	; 0x48
   3b094:	ldr	r3, [ip]
   3b098:	add	sl, sp, #1360	; 0x550
   3b09c:	mov	r0, r4
   3b0a0:	add	sl, sl, #4
   3b0a4:	str	sl, [sp, #56]	; 0x38
   3b0a8:	add	sl, sp, #1616	; 0x650
   3b0ac:	add	ip, sp, #340	; 0x154
   3b0b0:	add	sl, sl, #4
   3b0b4:	str	ip, [sp, #64]	; 0x40
   3b0b8:	add	fp, r8, #256	; 0x100
   3b0bc:	str	sl, [sp, #44]	; 0x2c
   3b0c0:	add	sl, sp, #468	; 0x1d4
   3b0c4:	str	r3, [sp, #1836]	; 0x72c
   3b0c8:	add	r9, r8, #128	; 0x80
   3b0cc:	str	sl, [sp, #60]	; 0x3c
   3b0d0:	bl	3a22c <__printf_chk@plt+0x35a8c>
   3b0d4:	ldrb	ip, [sp, #1748]	; 0x6d4
   3b0d8:	mov	r0, r8
   3b0dc:	mov	r2, #0
   3b0e0:	mov	r3, #0
   3b0e4:	add	sl, sp, #852	; 0x354
   3b0e8:	str	sl, [sp, #32]
   3b0ec:	sxtb	r1, ip
   3b0f0:	add	ip, sp, #1232	; 0x4d0
   3b0f4:	str	r1, [sp]
   3b0f8:	add	ip, ip, #4
   3b0fc:	str	ip, [sp, #36]	; 0x24
   3b100:	mov	ip, r4
   3b104:	str	ip, [sp, #12]
   3b108:	bl	3a8cc <__printf_chk@plt+0x3612c>
   3b10c:	mov	r0, fp
   3b110:	add	r7, sp, #1488	; 0x5d0
   3b114:	bl	3b6a8 <__printf_chk@plt+0x36f08>
   3b118:	mov	r1, r8
   3b11c:	mov	r2, r9
   3b120:	ldr	r0, [sp, #52]	; 0x34
   3b124:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b128:	ldr	ip, [sp, #12]
   3b12c:	add	r7, r7, #4
   3b130:	add	r6, sp, #84	; 0x54
   3b134:	add	r5, sp, #212	; 0xd4
   3b138:	add	r4, sp, #596	; 0x254
   3b13c:	add	r2, sp, #1104	; 0x450
   3b140:	str	r8, [sp, #48]	; 0x30
   3b144:	mov	r8, fp
   3b148:	add	sl, sp, #724	; 0x2d4
   3b14c:	add	r1, sp, #980	; 0x3d4
   3b150:	add	r2, r2, #4
   3b154:	str	r1, [sp, #40]	; 0x28
   3b158:	str	r2, [sp, #28]
   3b15c:	str	sl, [sp, #8]
   3b160:	ldrsb	r1, [ip, #1]!
   3b164:	mov	r0, r7
   3b168:	ldrd	r2, [sp, #16]
   3b16c:	str	r1, [sp]
   3b170:	adds	sl, r2, #1
   3b174:	adc	fp, r3, #0
   3b178:	str	ip, [sp, #12]
   3b17c:	strd	sl, [sp, #16]
   3b180:	bl	3a8cc <__printf_chk@plt+0x3612c>
   3b184:	add	r0, sp, #1360	; 0x550
   3b188:	add	r2, sp, #1616	; 0x650
   3b18c:	add	r0, r0, #4
   3b190:	mov	r1, r7
   3b194:	add	r2, r2, #4
   3b198:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b19c:	mov	r0, r6
   3b1a0:	mov	r1, r9
   3b1a4:	ldr	r2, [sp, #48]	; 0x30
   3b1a8:	bl	3b724 <__printf_chk@plt+0x36f84>
   3b1ac:	mov	r0, r5
   3b1b0:	mov	r1, r9
   3b1b4:	ldr	r2, [sp, #48]	; 0x30
   3b1b8:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3b1bc:	add	r1, sp, #1616	; 0x650
   3b1c0:	add	r0, sp, #340	; 0x154
   3b1c4:	add	r1, r1, #4
   3b1c8:	mov	r2, r7
   3b1cc:	bl	3b724 <__printf_chk@plt+0x36f84>
   3b1d0:	add	r1, sp, #1616	; 0x650
   3b1d4:	add	r0, sp, #468	; 0x1d4
   3b1d8:	add	r1, r1, #4
   3b1dc:	mov	r2, r7
   3b1e0:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3b1e4:	mov	r0, r6
   3b1e8:	mov	r1, r6
   3b1ec:	add	r2, sp, #340	; 0x154
   3b1f0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b1f4:	mov	r0, r5
   3b1f8:	mov	r1, r5
   3b1fc:	add	r2, sp, #468	; 0x1d4
   3b200:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b204:	add	r0, sp, #852	; 0x354
   3b208:	mov	r1, r5
   3b20c:	mov	r2, r6
   3b210:	bl	3b724 <__printf_chk@plt+0x36f84>
   3b214:	add	r0, sp, #1232	; 0x4d0
   3b218:	add	r0, r0, #4
   3b21c:	mov	r1, r5
   3b220:	mov	r2, r6
   3b224:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3b228:	add	r2, sp, #1360	; 0x550
   3b22c:	mov	r0, r4
   3b230:	ldr	r1, [sp, #52]	; 0x34
   3b234:	add	r2, r2, #4
   3b238:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b23c:	mov	r0, r4
   3b240:	mov	r1, r4
   3b244:	ldr	r2, [sp, #72]	; 0x48
   3b248:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b24c:	ldr	r0, [sp, #8]
   3b250:	mov	r1, r8
   3b254:	mov	r2, r8
   3b258:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3b25c:	add	r0, sp, #980	; 0x3d4
   3b260:	ldr	r1, [sp, #8]
   3b264:	mov	r2, r4
   3b268:	bl	3b724 <__printf_chk@plt+0x36f84>
   3b26c:	add	r0, sp, #1104	; 0x450
   3b270:	add	r0, r0, #4
   3b274:	ldr	r1, [sp, #8]
   3b278:	mov	r2, r4
   3b27c:	bl	3b6f8 <__printf_chk@plt+0x36f58>
   3b280:	ldr	r0, [sp, #48]	; 0x30
   3b284:	add	r1, sp, #852	; 0x354
   3b288:	add	r2, sp, #980	; 0x3d4
   3b28c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b290:	add	r1, sp, #1232	; 0x4d0
   3b294:	add	r2, sp, #1104	; 0x450
   3b298:	mov	r0, r9
   3b29c:	add	r1, r1, #4
   3b2a0:	add	r2, r2, #4
   3b2a4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b2a8:	add	r1, sp, #1104	; 0x450
   3b2ac:	mov	r0, r8
   3b2b0:	add	r1, r1, #4
   3b2b4:	add	r2, sp, #980	; 0x3d4
   3b2b8:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b2bc:	add	r2, sp, #1232	; 0x4d0
   3b2c0:	ldr	r0, [sp, #52]	; 0x34
   3b2c4:	add	r1, sp, #852	; 0x354
   3b2c8:	add	r2, r2, #4
   3b2cc:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b2d0:	ldr	ip, [sp, #12]
   3b2d4:	ldr	fp, [sp, #68]	; 0x44
   3b2d8:	cmp	ip, fp
   3b2dc:	bne	3b160 <__printf_chk@plt+0x369c0>
   3b2e0:	ldr	ip, [sp, #76]	; 0x4c
   3b2e4:	ldr	r2, [sp, #1836]	; 0x72c
   3b2e8:	ldr	r3, [ip]
   3b2ec:	cmp	r2, r3
   3b2f0:	bne	3b300 <__printf_chk@plt+0x36b60>
   3b2f4:	add	sp, sp, #1840	; 0x730
   3b2f8:	add	sp, sp, #4
   3b2fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b300:	bl	41b8 <__stack_chk_fail@plt>
   3b304:	andeq	fp, r3, r8, asr #21
   3b308:	andeq	r0, r0, r8, lsl #9
   3b30c:	andeq	sp, r0, ip, ror #16
   3b310:	push	{r4, r5}
   3b314:	mov	r4, #4
   3b318:	ldr	r1, [r0, #124]	; 0x7c
   3b31c:	mov	r2, r0
   3b320:	ldr	ip, [r0]
   3b324:	mov	r3, #0
   3b328:	and	r5, r1, #127	; 0x7f
   3b32c:	str	r5, [r0, #124]	; 0x7c
   3b330:	lsr	r1, r1, #7
   3b334:	add	ip, r1, ip
   3b338:	add	ip, ip, r1, lsl #4
   3b33c:	add	r1, ip, r1, lsl #1
   3b340:	str	r1, [r0]
   3b344:	b	3b34c <__printf_chk@plt+0x36bac>
   3b348:	ldr	r1, [r2, #4]!
   3b34c:	ldr	ip, [r2, #4]
   3b350:	add	r1, ip, r1, lsr #8
   3b354:	str	r1, [r2, #4]
   3b358:	ldrb	r1, [r0, r3]
   3b35c:	str	r1, [r0, r3]
   3b360:	add	r3, r3, #4
   3b364:	cmp	r3, #124	; 0x7c
   3b368:	bne	3b348 <__printf_chk@plt+0x36ba8>
   3b36c:	subs	r4, r4, #1
   3b370:	bne	3b318 <__printf_chk@plt+0x36b78>
   3b374:	pop	{r4, r5}
   3b378:	bx	lr
   3b37c:	push	{r4, r5, r6, r7, r8, lr}
   3b380:	mov	r6, r0
   3b384:	mov	r4, r6
   3b388:	mov	r0, #30
   3b38c:	ldr	r7, [r4, #124]!	; 0x7c
   3b390:	eor	r5, r7, #127	; 0x7f
   3b394:	sub	r5, r5, #1
   3b398:	lsr	r5, r5, #31
   3b39c:	ldr	r3, [r4, #-4]!
   3b3a0:	mvn	r1, #0
   3b3a4:	eor	r3, r3, #255	; 0xff
   3b3a8:	add	r3, r3, r1
   3b3ac:	and	r5, r5, r3, lsr #31
   3b3b0:	bl	42320 <__printf_chk@plt+0x3db80>
   3b3b4:	cmp	r0, #0
   3b3b8:	bne	3b39c <__printf_chk@plt+0x36bfc>
   3b3bc:	ldr	r3, [r6]
   3b3c0:	add	r4, r6, #120	; 0x78
   3b3c4:	mov	r0, #30
   3b3c8:	sub	r3, r3, #237	; 0xed
   3b3cc:	cmp	r3, #0
   3b3d0:	movlt	r5, #0
   3b3d4:	andge	r5, r5, #1
   3b3d8:	rsb	r5, r5, #0
   3b3dc:	and	r3, r5, #127	; 0x7f
   3b3e0:	uxtb	r8, r5
   3b3e4:	rsb	r7, r3, r7
   3b3e8:	str	r7, [r6, #124]	; 0x7c
   3b3ec:	ldr	r3, [r4]
   3b3f0:	mvn	r1, #0
   3b3f4:	rsb	r3, r8, r3
   3b3f8:	str	r3, [r4], #-4
   3b3fc:	bl	42320 <__printf_chk@plt+0x3db80>
   3b400:	cmp	r0, #0
   3b404:	bne	3b3ec <__printf_chk@plt+0x36c4c>
   3b408:	ldr	r3, [r6]
   3b40c:	and	r5, r5, #237	; 0xed
   3b410:	rsb	r5, r5, r3
   3b414:	str	r5, [r6]
   3b418:	pop	{r4, r5, r6, r7, r8, pc}
   3b41c:	push	{r4, r5, r6, lr}
   3b420:	mov	r6, r0
   3b424:	sub	r4, r0, #4
   3b428:	mov	r5, r1
   3b42c:	mov	r0, #0
   3b430:	ldrb	r3, [r5, r0]
   3b434:	mov	r1, #1
   3b438:	str	r3, [r4, #4]!
   3b43c:	bl	42320 <__printf_chk@plt+0x3db80>
   3b440:	cmp	r0, #32
   3b444:	bne	3b430 <__printf_chk@plt+0x36c90>
   3b448:	ldr	r3, [r6, #124]	; 0x7c
   3b44c:	and	r3, r3, #127	; 0x7f
   3b450:	str	r3, [r6, #124]	; 0x7c
   3b454:	pop	{r4, r5, r6, pc}
   3b458:	ldr	ip, [pc, #104]	; 3b4c8 <__printf_chk@plt+0x36d28>
   3b45c:	mov	r2, #128	; 0x80
   3b460:	push	{r4, r5, lr}
   3b464:	add	ip, pc, ip
   3b468:	ldr	lr, [pc, #92]	; 3b4cc <__printf_chk@plt+0x36d2c>
   3b46c:	sub	sp, sp, #140	; 0x8c
   3b470:	add	r3, sp, #4
   3b474:	mov	r5, r0
   3b478:	ldr	r4, [ip, lr]
   3b47c:	mov	r0, r3
   3b480:	ldr	ip, [r4]
   3b484:	str	ip, [sp, #132]	; 0x84
   3b488:	bl	43f8 <memcpy@plt>
   3b48c:	bl	3b37c <__printf_chk@plt+0x36bdc>
   3b490:	sub	r0, r5, #1
   3b494:	add	r1, sp, #128	; 0x80
   3b498:	mov	r3, sp
   3b49c:	ldr	r2, [r3, #4]!
   3b4a0:	cmp	r3, r1
   3b4a4:	strb	r2, [r0, #1]!
   3b4a8:	bne	3b49c <__printf_chk@plt+0x36cfc>
   3b4ac:	ldr	r2, [sp, #132]	; 0x84
   3b4b0:	ldr	r3, [r4]
   3b4b4:	cmp	r2, r3
   3b4b8:	bne	3b4c4 <__printf_chk@plt+0x36d24>
   3b4bc:	add	sp, sp, #140	; 0x8c
   3b4c0:	pop	{r4, r5, pc}
   3b4c4:	bl	41b8 <__stack_chk_fail@plt>
   3b4c8:			; <UNDEFINED> instruction: 0x0003b6b0
   3b4cc:	andeq	r0, r0, r8, lsl #9
   3b4d0:	ldr	r3, [pc, #120]	; 3b550 <__printf_chk@plt+0x36db0>
   3b4d4:	mov	r1, r0
   3b4d8:	ldr	ip, [pc, #116]	; 3b554 <__printf_chk@plt+0x36db4>
   3b4dc:	mov	r2, #128	; 0x80
   3b4e0:	add	r3, pc, r3
   3b4e4:	push	{r4, r5, lr}
   3b4e8:	sub	sp, sp, #140	; 0x8c
   3b4ec:	ldr	r5, [r3, ip]
   3b4f0:	add	r4, sp, #4
   3b4f4:	mov	r0, r4
   3b4f8:	ldr	r3, [r5]
   3b4fc:	str	r3, [sp, #132]	; 0x84
   3b500:	bl	43f8 <memcpy@plt>
   3b504:	mov	r0, r4
   3b508:	bl	3b37c <__printf_chk@plt+0x36bdc>
   3b50c:	ldr	r0, [sp, #4]
   3b510:	add	r1, sp, #128	; 0x80
   3b514:	mov	r3, r4
   3b518:	sub	r0, r0, #1
   3b51c:	lsr	r0, r0, #31
   3b520:	ldr	r2, [r3, #4]!
   3b524:	sub	r2, r2, #1
   3b528:	cmp	r3, r1
   3b52c:	and	r0, r0, r2, lsr #31
   3b530:	bne	3b520 <__printf_chk@plt+0x36d80>
   3b534:	ldr	r2, [sp, #132]	; 0x84
   3b538:	ldr	r3, [r5]
   3b53c:	cmp	r2, r3
   3b540:	bne	3b54c <__printf_chk@plt+0x36dac>
   3b544:	add	sp, sp, #140	; 0x8c
   3b548:	pop	{r4, r5, pc}
   3b54c:	bl	41b8 <__stack_chk_fail@plt>
   3b550:	andeq	fp, r3, r4, lsr r6
   3b554:	andeq	r0, r0, r8, lsl #9
   3b558:	ldr	r3, [pc, #164]	; 3b604 <__printf_chk@plt+0x36e64>
   3b55c:	mov	ip, r0
   3b560:	ldr	r2, [pc, #160]	; 3b608 <__printf_chk@plt+0x36e68>
   3b564:	add	r3, pc, r3
   3b568:	push	{r4, r5, r6, r7, lr}
   3b56c:	sub	sp, sp, #268	; 0x10c
   3b570:	ldr	r6, [r3, r2]
   3b574:	add	r5, sp, #4
   3b578:	add	r4, sp, #132	; 0x84
   3b57c:	mov	r7, r1
   3b580:	mov	r2, #128	; 0x80
   3b584:	mov	r1, ip
   3b588:	ldr	r3, [r6]
   3b58c:	mov	r0, r5
   3b590:	str	r3, [sp, #260]	; 0x104
   3b594:	bl	43f8 <memcpy@plt>
   3b598:	mov	r1, r7
   3b59c:	mov	r2, #128	; 0x80
   3b5a0:	mov	r0, r4
   3b5a4:	bl	43f8 <memcpy@plt>
   3b5a8:	mov	r0, r5
   3b5ac:	bl	3b37c <__printf_chk@plt+0x36bdc>
   3b5b0:	mov	r0, r4
   3b5b4:	bl	3b37c <__printf_chk@plt+0x36bdc>
   3b5b8:	mov	r3, #0
   3b5bc:	b	3b5cc <__printf_chk@plt+0x36e2c>
   3b5c0:	add	r3, r3, #4
   3b5c4:	cmp	r3, #128	; 0x80
   3b5c8:	beq	3b5f8 <__printf_chk@plt+0x36e58>
   3b5cc:	ldr	r1, [r5, r3]
   3b5d0:	ldr	r2, [r4, r3]
   3b5d4:	cmp	r1, r2
   3b5d8:	beq	3b5c0 <__printf_chk@plt+0x36e20>
   3b5dc:	mov	r0, #0
   3b5e0:	ldr	r2, [sp, #260]	; 0x104
   3b5e4:	ldr	r3, [r6]
   3b5e8:	cmp	r2, r3
   3b5ec:	bne	3b600 <__printf_chk@plt+0x36e60>
   3b5f0:	add	sp, sp, #268	; 0x10c
   3b5f4:	pop	{r4, r5, r6, r7, pc}
   3b5f8:	mov	r0, #1
   3b5fc:	b	3b5e0 <__printf_chk@plt+0x36e40>
   3b600:	bl	41b8 <__stack_chk_fail@plt>
   3b604:			; <UNDEFINED> instruction: 0x0003b5b0
   3b608:	andeq	r0, r0, r8, lsl #9
   3b60c:	rsb	r2, r2, #0
   3b610:	mov	r3, #0
   3b614:	push	{r4}		; (str r4, [sp, #-4]!)
   3b618:	ldr	ip, [r0, r3]
   3b61c:	ldr	r4, [r1, r3]
   3b620:	eor	r4, ip, r4
   3b624:	and	r4, r4, r2
   3b628:	eor	ip, r4, ip
   3b62c:	str	ip, [r0, r3]
   3b630:	add	r3, r3, #4
   3b634:	cmp	r3, #128	; 0x80
   3b638:	bne	3b618 <__printf_chk@plt+0x36e78>
   3b63c:	pop	{r4}		; (ldr r4, [sp], #4)
   3b640:	bx	lr
   3b644:	ldr	ip, [pc, #84]	; 3b6a0 <__printf_chk@plt+0x36f00>
   3b648:	mov	r1, r0
   3b64c:	push	{r4, lr}
   3b650:	add	ip, pc, ip
   3b654:	ldr	lr, [pc, #72]	; 3b6a4 <__printf_chk@plt+0x36f04>
   3b658:	sub	sp, sp, #136	; 0x88
   3b65c:	add	r3, sp, #4
   3b660:	mov	r2, #128	; 0x80
   3b664:	ldr	r4, [ip, lr]
   3b668:	mov	r0, r3
   3b66c:	ldr	ip, [r4]
   3b670:	str	ip, [sp, #132]	; 0x84
   3b674:	bl	43f8 <memcpy@plt>
   3b678:	bl	3b37c <__printf_chk@plt+0x36bdc>
   3b67c:	ldr	r2, [sp, #132]	; 0x84
   3b680:	ldr	r3, [r4]
   3b684:	ldr	r0, [sp, #4]
   3b688:	cmp	r2, r3
   3b68c:	and	r0, r0, #1
   3b690:	bne	3b69c <__printf_chk@plt+0x36efc>
   3b694:	add	sp, sp, #136	; 0x88
   3b698:	pop	{r4, pc}
   3b69c:	bl	41b8 <__stack_chk_fail@plt>
   3b6a0:	andeq	fp, r3, r4, asr #9
   3b6a4:	andeq	r0, r0, r8, lsl #9
   3b6a8:	mov	r2, #1
   3b6ac:	push	{r3, r4, r5, lr}
   3b6b0:	mov	r3, r0
   3b6b4:	mov	r4, r0
   3b6b8:	mov	r5, #0
   3b6bc:	mov	r0, r2
   3b6c0:	str	r2, [r3]
   3b6c4:	str	r5, [r4, #4]!
   3b6c8:	mov	r1, #1
   3b6cc:	bl	42320 <__printf_chk@plt+0x3db80>
   3b6d0:	cmp	r0, #32
   3b6d4:	bne	3b6c4 <__printf_chk@plt+0x36f24>
   3b6d8:	pop	{r3, r4, r5, pc}
   3b6dc:	mov	r3, #0
   3b6e0:	mov	r2, r3
   3b6e4:	str	r2, [r0, r3]
   3b6e8:	add	r3, r3, #4
   3b6ec:	cmp	r3, #128	; 0x80
   3b6f0:	bne	3b6e4 <__printf_chk@plt+0x36f44>
   3b6f4:	bx	lr
   3b6f8:	mov	r3, #0
   3b6fc:	push	{r4}		; (str r4, [sp, #-4]!)
   3b700:	ldr	r4, [r2, r3]
   3b704:	ldr	ip, [r1, r3]
   3b708:	add	ip, r4, ip
   3b70c:	str	ip, [r0, r3]
   3b710:	add	r3, r3, #4
   3b714:	cmp	r3, #128	; 0x80
   3b718:	bne	3b700 <__printf_chk@plt+0x36f60>
   3b71c:	pop	{r4}		; (ldr r4, [sp], #4)
   3b720:	b	3b310 <__printf_chk@plt+0x36b70>
   3b724:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b728:	sub	sp, sp, #140	; 0x8c
   3b72c:	ldr	r7, [pc, #144]	; 3b7c4 <__printf_chk@plt+0x37024>
   3b730:	add	r4, sp, #4
   3b734:	ldr	ip, [pc, #140]	; 3b7c8 <__printf_chk@plt+0x37028>
   3b738:	add	r6, sp, #124	; 0x7c
   3b73c:	add	r7, pc, r7
   3b740:	ldr	r3, [r1]
   3b744:	ldr	r8, [r1, #124]	; 0x7c
   3b748:	ldr	r5, [r7, ip]
   3b74c:	add	r3, r3, #472	; 0x1d8
   3b750:	mov	ip, r4
   3b754:	add	r3, r3, #2
   3b758:	add	r8, r8, #254	; 0xfe
   3b75c:	str	r3, [sp, #4]
   3b760:	ldr	r9, [r5]
   3b764:	str	r8, [sp, #128]	; 0x80
   3b768:	str	r9, [sp, #132]	; 0x84
   3b76c:	ldr	r3, [r1, #4]!
   3b770:	add	r3, r3, #508	; 0x1fc
   3b774:	add	r3, r3, #2
   3b778:	str	r3, [ip, #4]!
   3b77c:	cmp	ip, r6
   3b780:	bne	3b76c <__printf_chk@plt+0x36fcc>
   3b784:	mov	r3, #0
   3b788:	ldr	r1, [r2, r3]
   3b78c:	ldr	ip, [r4, r3]
   3b790:	rsb	r1, r1, ip
   3b794:	str	r1, [r0, r3]
   3b798:	add	r3, r3, #4
   3b79c:	cmp	r3, #128	; 0x80
   3b7a0:	bne	3b788 <__printf_chk@plt+0x36fe8>
   3b7a4:	ldr	r2, [sp, #132]	; 0x84
   3b7a8:	ldr	r3, [r5]
   3b7ac:	cmp	r2, r3
   3b7b0:	bne	3b7c0 <__printf_chk@plt+0x37020>
   3b7b4:	add	sp, sp, #140	; 0x8c
   3b7b8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   3b7bc:	b	3b310 <__printf_chk@plt+0x36b70>
   3b7c0:	bl	41b8 <__stack_chk_fail@plt>
   3b7c4:	ldrdeq	fp, [r3], -r8
   3b7c8:	andeq	r0, r0, r8, lsl #9
   3b7cc:	ldr	ip, [pc, #112]	; 3b844 <__printf_chk@plt+0x370a4>
   3b7d0:	mov	r3, #0
   3b7d4:	push	{r4, lr}
   3b7d8:	add	ip, pc, ip
   3b7dc:	ldr	lr, [pc, #100]	; 3b848 <__printf_chk@plt+0x370a8>
   3b7e0:	sub	sp, sp, #136	; 0x88
   3b7e4:	add	r2, sp, #4
   3b7e8:	ldr	r4, [ip, lr]
   3b7ec:	ldr	ip, [r4]
   3b7f0:	str	ip, [sp, #132]	; 0x84
   3b7f4:	ldr	ip, [r1, r3]
   3b7f8:	str	ip, [r2, r3]
   3b7fc:	add	r3, r3, #4
   3b800:	cmp	r3, #128	; 0x80
   3b804:	bne	3b7f4 <__printf_chk@plt+0x37054>
   3b808:	mov	r3, #0
   3b80c:	mov	r1, r3
   3b810:	str	r1, [r0, r3]
   3b814:	add	r3, r3, #4
   3b818:	cmp	r3, #128	; 0x80
   3b81c:	bne	3b810 <__printf_chk@plt+0x37070>
   3b820:	mov	r1, r0
   3b824:	bl	3b724 <__printf_chk@plt+0x36f84>
   3b828:	ldr	r2, [sp, #132]	; 0x84
   3b82c:	ldr	r3, [r4]
   3b830:	cmp	r2, r3
   3b834:	bne	3b840 <__printf_chk@plt+0x370a0>
   3b838:	add	sp, sp, #136	; 0x88
   3b83c:	pop	{r4, pc}
   3b840:	bl	41b8 <__stack_chk_fail@plt>
   3b844:	andeq	fp, r3, ip, lsr r3
   3b848:	andeq	r0, r0, r8, lsl #9
   3b84c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b850:	sub	sp, sp, #260	; 0x104
   3b854:	ldr	r5, [pc, #280]	; 3b974 <__printf_chk@plt+0x371d4>
   3b858:	sub	r3, sp, #4
   3b85c:	ldr	r4, [pc, #276]	; 3b978 <__printf_chk@plt+0x371d8>
   3b860:	add	ip, sp, #248	; 0xf8
   3b864:	add	r5, pc, r5
   3b868:	mov	r6, sp
   3b86c:	ldr	r7, [r5, r4]
   3b870:	mov	r4, #0
   3b874:	ldr	r5, [r7]
   3b878:	str	r5, [sp, #252]	; 0xfc
   3b87c:	str	r4, [r3, #4]!
   3b880:	cmp	r3, ip
   3b884:	bne	3b87c <__printf_chk@plt+0x370dc>
   3b888:	add	r9, r6, #128	; 0x80
   3b88c:	sub	r8, r1, #4
   3b890:	mov	r1, r6
   3b894:	ldr	r5, [r8, #4]!
   3b898:	mov	r3, #0
   3b89c:	ldr	ip, [r1, r3]
   3b8a0:	ldr	r4, [r2, r3]
   3b8a4:	mla	ip, r4, r5, ip
   3b8a8:	str	ip, [r1, r3]
   3b8ac:	add	r3, r3, #4
   3b8b0:	cmp	r3, #128	; 0x80
   3b8b4:	bne	3b89c <__printf_chk@plt+0x370fc>
   3b8b8:	add	r1, r1, #4
   3b8bc:	cmp	r1, r9
   3b8c0:	bne	3b894 <__printf_chk@plt+0x370f4>
   3b8c4:	add	r1, sp, #124	; 0x7c
   3b8c8:	mov	r3, #0
   3b8cc:	ldr	r2, [r1, #4]!
   3b8d0:	ldr	ip, [r6, r3]
   3b8d4:	lsl	r4, r2, #5
   3b8d8:	add	r4, r4, r2, lsl #2
   3b8dc:	add	r2, r4, r2, lsl #1
   3b8e0:	add	r2, r2, ip
   3b8e4:	str	r2, [r0, r3]
   3b8e8:	add	r3, r3, #4
   3b8ec:	cmp	r3, #124	; 0x7c
   3b8f0:	bne	3b8cc <__printf_chk@plt+0x3712c>
   3b8f4:	ldr	r1, [sp, #124]	; 0x7c
   3b8f8:	mov	r4, #2
   3b8fc:	ldr	r5, [r0]
   3b900:	lsr	ip, r1, #7
   3b904:	mov	r2, r0
   3b908:	and	r1, r1, #127	; 0x7f
   3b90c:	add	r5, ip, r5
   3b910:	mov	r3, #0
   3b914:	add	r5, r5, ip, lsl #4
   3b918:	str	r1, [r0, #124]	; 0x7c
   3b91c:	add	ip, r5, ip, lsl #1
   3b920:	str	ip, [r0]
   3b924:	b	3b92c <__printf_chk@plt+0x3718c>
   3b928:	ldr	ip, [r2, #4]!
   3b92c:	ldr	r1, [r2, #4]
   3b930:	add	r1, r1, ip, lsr #8
   3b934:	str	r1, [r2, #4]
   3b938:	ldrb	r1, [r0, r3]
   3b93c:	str	r1, [r0, r3]
   3b940:	add	r3, r3, #4
   3b944:	cmp	r3, #124	; 0x7c
   3b948:	bne	3b928 <__printf_chk@plt+0x37188>
   3b94c:	subs	r4, r4, #1
   3b950:	ldrne	r1, [r0, #124]	; 0x7c
   3b954:	bne	3b8fc <__printf_chk@plt+0x3715c>
   3b958:	ldr	r2, [sp, #252]	; 0xfc
   3b95c:	ldr	r3, [r7]
   3b960:	cmp	r2, r3
   3b964:	bne	3b970 <__printf_chk@plt+0x371d0>
   3b968:	add	sp, sp, #260	; 0x104
   3b96c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b970:	bl	41b8 <__stack_chk_fail@plt>
   3b974:			; <UNDEFINED> instruction: 0x0003b2b0
   3b978:	andeq	r0, r0, r8, lsl #9
   3b97c:	mov	r2, r1
   3b980:	b	3b84c <__printf_chk@plt+0x370ac>
   3b984:	ldr	r3, [pc, #976]	; 3bd5c <__printf_chk@plt+0x375bc>
   3b988:	mov	r2, r1
   3b98c:	ldr	ip, [pc, #972]	; 3bd60 <__printf_chk@plt+0x375c0>
   3b990:	add	r3, pc, r3
   3b994:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b998:	sub	sp, sp, #1296	; 0x510
   3b99c:	ldr	ip, [r3, ip]
   3b9a0:	sub	sp, sp, #4
   3b9a4:	add	r7, sp, #12
   3b9a8:	add	r5, sp, #1152	; 0x480
   3b9ac:	add	r5, r5, #12
   3b9b0:	add	r4, sp, #1024	; 0x400
   3b9b4:	ldr	r3, [ip]
   3b9b8:	add	r4, r4, #12
   3b9bc:	mov	sl, r0
   3b9c0:	mov	r0, r7
   3b9c4:	str	ip, [sp, #4]
   3b9c8:	mov	r8, r1
   3b9cc:	str	r3, [sp, #1292]	; 0x50c
   3b9d0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b9d4:	mov	r1, r7
   3b9d8:	mov	r2, r7
   3b9dc:	mov	r0, r5
   3b9e0:	add	r9, sp, #140	; 0x8c
   3b9e4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b9e8:	mov	r1, r5
   3b9ec:	mov	r2, r5
   3b9f0:	mov	r0, r4
   3b9f4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3b9f8:	mov	r2, r8
   3b9fc:	add	r8, sp, #268	; 0x10c
   3ba00:	mov	r1, r4
   3ba04:	mov	r0, r9
   3ba08:	add	fp, sp, #524	; 0x20c
   3ba0c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba10:	mov	r2, r7
   3ba14:	mov	r1, r9
   3ba18:	add	r7, sp, #396	; 0x18c
   3ba1c:	mov	r0, r8
   3ba20:	mov	r6, #4
   3ba24:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba28:	mov	r0, r4
   3ba2c:	mov	r1, r8
   3ba30:	mov	r2, r8
   3ba34:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba38:	mov	r2, r9
   3ba3c:	mov	r1, r4
   3ba40:	mov	r0, r7
   3ba44:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba48:	mov	r0, r4
   3ba4c:	mov	r1, r7
   3ba50:	mov	r2, r7
   3ba54:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba58:	mov	r0, r5
   3ba5c:	mov	r1, r4
   3ba60:	mov	r2, r4
   3ba64:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba68:	mov	r0, r4
   3ba6c:	mov	r1, r5
   3ba70:	mov	r2, r5
   3ba74:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba78:	mov	r0, r5
   3ba7c:	mov	r1, r4
   3ba80:	mov	r2, r4
   3ba84:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba88:	mov	r0, r4
   3ba8c:	mov	r1, r5
   3ba90:	mov	r2, r5
   3ba94:	bl	3b84c <__printf_chk@plt+0x370ac>
   3ba98:	mov	r2, r7
   3ba9c:	mov	r1, r4
   3baa0:	mov	r0, fp
   3baa4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3baa8:	mov	r0, r4
   3baac:	mov	r1, fp
   3bab0:	mov	r2, fp
   3bab4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bab8:	mov	r0, r5
   3babc:	mov	r1, r4
   3bac0:	mov	r2, r4
   3bac4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bac8:	mov	r0, r4
   3bacc:	mov	r1, r5
   3bad0:	mov	r2, r5
   3bad4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bad8:	mov	r0, r5
   3badc:	mov	r1, r4
   3bae0:	mov	r2, r4
   3bae4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bae8:	subs	r6, r6, #1
   3baec:	bne	3bac8 <__printf_chk@plt+0x37328>
   3baf0:	add	r7, sp, #652	; 0x28c
   3baf4:	mov	r1, r5
   3baf8:	mov	r2, fp
   3bafc:	mov	r6, #9
   3bb00:	mov	r0, r7
   3bb04:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb08:	mov	r0, r4
   3bb0c:	mov	r1, r7
   3bb10:	mov	r2, r7
   3bb14:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb18:	mov	r0, r5
   3bb1c:	mov	r1, r4
   3bb20:	mov	r2, r4
   3bb24:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb28:	mov	r0, r4
   3bb2c:	mov	r1, r5
   3bb30:	mov	r2, r5
   3bb34:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb38:	mov	r0, r5
   3bb3c:	mov	r1, r4
   3bb40:	mov	r2, r4
   3bb44:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb48:	subs	r6, r6, #1
   3bb4c:	bne	3bb28 <__printf_chk@plt+0x37388>
   3bb50:	mov	r2, r7
   3bb54:	mov	r0, r4
   3bb58:	mov	r1, r5
   3bb5c:	mov	r6, #4
   3bb60:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb64:	mov	r0, r5
   3bb68:	mov	r1, r4
   3bb6c:	mov	r2, r4
   3bb70:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb74:	mov	r0, r4
   3bb78:	mov	r1, r5
   3bb7c:	mov	r2, r5
   3bb80:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb84:	mov	r0, r5
   3bb88:	mov	r1, r4
   3bb8c:	mov	r2, r4
   3bb90:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bb94:	mov	r0, r4
   3bb98:	mov	r1, r5
   3bb9c:	mov	r2, r5
   3bba0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bba4:	subs	r6, r6, #1
   3bba8:	bne	3bb84 <__printf_chk@plt+0x373e4>
   3bbac:	add	r7, sp, #780	; 0x30c
   3bbb0:	mov	r2, fp
   3bbb4:	mov	r1, r4
   3bbb8:	mov	r6, #24
   3bbbc:	mov	r0, r7
   3bbc0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bbc4:	mov	r0, r4
   3bbc8:	mov	r1, r7
   3bbcc:	mov	r2, r7
   3bbd0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bbd4:	mov	r0, r5
   3bbd8:	mov	r1, r4
   3bbdc:	mov	r2, r4
   3bbe0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bbe4:	mov	r0, r4
   3bbe8:	mov	r1, r5
   3bbec:	mov	r2, r5
   3bbf0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bbf4:	mov	r0, r5
   3bbf8:	mov	r1, r4
   3bbfc:	mov	r2, r4
   3bc00:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc04:	subs	r6, r6, #1
   3bc08:	bne	3bbe4 <__printf_chk@plt+0x37444>
   3bc0c:	add	fp, sp, #908	; 0x38c
   3bc10:	mov	r1, r5
   3bc14:	mov	r2, r7
   3bc18:	mov	r6, #49	; 0x31
   3bc1c:	mov	r0, fp
   3bc20:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc24:	mov	r0, r5
   3bc28:	mov	r1, fp
   3bc2c:	mov	r2, fp
   3bc30:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc34:	mov	r0, r4
   3bc38:	mov	r1, r5
   3bc3c:	mov	r2, r5
   3bc40:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc44:	mov	r0, r5
   3bc48:	mov	r1, r4
   3bc4c:	mov	r2, r4
   3bc50:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc54:	mov	r0, r4
   3bc58:	mov	r1, r5
   3bc5c:	mov	r2, r5
   3bc60:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc64:	subs	r6, r6, #1
   3bc68:	bne	3bc44 <__printf_chk@plt+0x374a4>
   3bc6c:	mov	r2, fp
   3bc70:	mov	r0, r5
   3bc74:	mov	r1, r4
   3bc78:	mov	r6, #24
   3bc7c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc80:	mov	r0, r4
   3bc84:	mov	r1, r5
   3bc88:	mov	r2, r5
   3bc8c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bc90:	mov	r0, r5
   3bc94:	mov	r1, r4
   3bc98:	mov	r2, r4
   3bc9c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bca0:	mov	r0, r4
   3bca4:	mov	r1, r5
   3bca8:	mov	r2, r5
   3bcac:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bcb0:	mov	r0, r5
   3bcb4:	mov	r1, r4
   3bcb8:	mov	r2, r4
   3bcbc:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bcc0:	subs	r6, r6, #1
   3bcc4:	bne	3bca0 <__printf_chk@plt+0x37500>
   3bcc8:	mov	r2, r7
   3bccc:	mov	r0, r4
   3bcd0:	mov	r1, r5
   3bcd4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bcd8:	mov	r0, r5
   3bcdc:	mov	r1, r4
   3bce0:	mov	r2, r4
   3bce4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bce8:	mov	r0, r4
   3bcec:	mov	r1, r5
   3bcf0:	mov	r2, r5
   3bcf4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bcf8:	mov	r0, r5
   3bcfc:	mov	r1, r4
   3bd00:	mov	r2, r4
   3bd04:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bd08:	mov	r0, r4
   3bd0c:	mov	r1, r5
   3bd10:	mov	r2, r5
   3bd14:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bd18:	mov	r0, r5
   3bd1c:	mov	r1, r4
   3bd20:	mov	r2, r4
   3bd24:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bd28:	mov	r2, r8
   3bd2c:	mov	r0, sl
   3bd30:	mov	r1, r5
   3bd34:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bd38:	ldr	ip, [sp, #4]
   3bd3c:	ldr	r2, [sp, #1292]	; 0x50c
   3bd40:	ldr	r3, [ip]
   3bd44:	cmp	r2, r3
   3bd48:	bne	3bd58 <__printf_chk@plt+0x375b8>
   3bd4c:	add	sp, sp, #1296	; 0x510
   3bd50:	add	sp, sp, #4
   3bd54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bd58:	bl	41b8 <__stack_chk_fail@plt>
   3bd5c:	andeq	fp, r3, r4, lsl #3
   3bd60:	andeq	r0, r0, r8, lsl #9
   3bd64:	ldr	r3, [pc, #684]	; 3c018 <__printf_chk@plt+0x37878>
   3bd68:	mov	r2, r1
   3bd6c:	ldr	ip, [pc, #680]	; 3c01c <__printf_chk@plt+0x3787c>
   3bd70:	add	r3, pc, r3
   3bd74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bd78:	sub	sp, sp, #1152	; 0x480
   3bd7c:	ldr	r7, [r3, ip]
   3bd80:	sub	sp, sp, #12
   3bd84:	add	sl, sp, #4
   3bd88:	add	r4, sp, #1024	; 0x400
   3bd8c:	add	r4, r4, #4
   3bd90:	mov	r8, r0
   3bd94:	ldr	r3, [r7]
   3bd98:	mov	r0, sl
   3bd9c:	mov	r6, r1
   3bda0:	add	fp, sp, #132	; 0x84
   3bda4:	add	r9, sp, #388	; 0x184
   3bda8:	mov	r5, #4
   3bdac:	str	r3, [sp, #1156]	; 0x484
   3bdb0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bdb4:	mov	r1, sl
   3bdb8:	mov	r2, sl
   3bdbc:	mov	r0, r4
   3bdc0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bdc4:	mov	r0, r4
   3bdc8:	mov	r1, r4
   3bdcc:	mov	r2, r4
   3bdd0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bdd4:	mov	r1, r4
   3bdd8:	mov	r2, r6
   3bddc:	mov	r0, fp
   3bde0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bde4:	mov	r2, sl
   3bde8:	add	sl, sp, #260	; 0x104
   3bdec:	mov	r1, fp
   3bdf0:	mov	r0, sl
   3bdf4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bdf8:	mov	r0, r4
   3bdfc:	mov	r1, sl
   3be00:	mov	r2, sl
   3be04:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be08:	mov	r2, fp
   3be0c:	mov	r1, r4
   3be10:	mov	r0, r9
   3be14:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be18:	mov	r0, r4
   3be1c:	mov	r1, r9
   3be20:	mov	r2, r9
   3be24:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be28:	mov	r0, r4
   3be2c:	mov	r1, r4
   3be30:	mov	r2, r4
   3be34:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be38:	subs	r5, r5, #1
   3be3c:	bne	3be28 <__printf_chk@plt+0x37688>
   3be40:	add	sl, sp, #516	; 0x204
   3be44:	mov	r2, r9
   3be48:	mov	r1, r4
   3be4c:	mov	r5, #9
   3be50:	mov	r0, sl
   3be54:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be58:	mov	r0, r4
   3be5c:	mov	r1, sl
   3be60:	mov	r2, sl
   3be64:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be68:	mov	r0, r4
   3be6c:	mov	r1, r4
   3be70:	mov	r2, r4
   3be74:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be78:	subs	r5, r5, #1
   3be7c:	bne	3be68 <__printf_chk@plt+0x376c8>
   3be80:	add	r9, sp, #644	; 0x284
   3be84:	mov	r1, r4
   3be88:	mov	r2, sl
   3be8c:	mov	r5, #19
   3be90:	mov	r0, r9
   3be94:	bl	3b84c <__printf_chk@plt+0x370ac>
   3be98:	mov	r0, r4
   3be9c:	mov	r1, r9
   3bea0:	mov	r2, r9
   3bea4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bea8:	mov	r0, r4
   3beac:	mov	r1, r4
   3beb0:	mov	r2, r4
   3beb4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3beb8:	subs	r5, r5, #1
   3bebc:	bne	3bea8 <__printf_chk@plt+0x37708>
   3bec0:	mov	r2, r9
   3bec4:	mov	r0, r4
   3bec8:	mov	r1, r4
   3becc:	mov	r5, #9
   3bed0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bed4:	mov	r0, r4
   3bed8:	mov	r1, r4
   3bedc:	mov	r2, r4
   3bee0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bee4:	mov	r0, r4
   3bee8:	mov	r1, r4
   3beec:	mov	r2, r4
   3bef0:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bef4:	subs	r5, r5, #1
   3bef8:	bne	3bee4 <__printf_chk@plt+0x37744>
   3befc:	add	r9, sp, #772	; 0x304
   3bf00:	mov	r2, sl
   3bf04:	mov	r1, r4
   3bf08:	mov	r5, #49	; 0x31
   3bf0c:	mov	r0, r9
   3bf10:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bf14:	mov	r0, r4
   3bf18:	mov	r1, r9
   3bf1c:	mov	r2, r9
   3bf20:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bf24:	mov	r0, r4
   3bf28:	mov	r1, r4
   3bf2c:	mov	r2, r4
   3bf30:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bf34:	subs	r5, r5, #1
   3bf38:	bne	3bf24 <__printf_chk@plt+0x37784>
   3bf3c:	add	sl, sp, #900	; 0x384
   3bf40:	mov	r1, r4
   3bf44:	mov	r2, r9
   3bf48:	mov	r5, #99	; 0x63
   3bf4c:	mov	r0, sl
   3bf50:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bf54:	mov	r0, r4
   3bf58:	mov	r1, sl
   3bf5c:	mov	r2, sl
   3bf60:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bf64:	mov	r0, r4
   3bf68:	mov	r1, r4
   3bf6c:	mov	r2, r4
   3bf70:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bf74:	subs	r5, r5, #1
   3bf78:	bne	3bf64 <__printf_chk@plt+0x377c4>
   3bf7c:	mov	r2, sl
   3bf80:	mov	r0, r4
   3bf84:	mov	r1, r4
   3bf88:	mov	r5, #49	; 0x31
   3bf8c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bf90:	mov	r0, r4
   3bf94:	mov	r1, r4
   3bf98:	mov	r2, r4
   3bf9c:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bfa0:	mov	r0, r4
   3bfa4:	mov	r1, r4
   3bfa8:	mov	r2, r4
   3bfac:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bfb0:	subs	r5, r5, #1
   3bfb4:	bne	3bfa0 <__printf_chk@plt+0x37800>
   3bfb8:	mov	r2, r9
   3bfbc:	mov	r0, r4
   3bfc0:	mov	r1, r4
   3bfc4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bfc8:	mov	r0, r4
   3bfcc:	mov	r1, r4
   3bfd0:	mov	r2, r4
   3bfd4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bfd8:	mov	r0, r4
   3bfdc:	mov	r1, r4
   3bfe0:	mov	r2, r4
   3bfe4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bfe8:	mov	r2, r6
   3bfec:	mov	r0, r8
   3bff0:	mov	r1, r4
   3bff4:	bl	3b84c <__printf_chk@plt+0x370ac>
   3bff8:	ldr	r2, [sp, #1156]	; 0x484
   3bffc:	ldr	r3, [r7]
   3c000:	cmp	r2, r3
   3c004:	bne	3c014 <__printf_chk@plt+0x37874>
   3c008:	add	sp, sp, #1152	; 0x480
   3c00c:	add	sp, sp, #12
   3c010:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c014:	bl	41b8 <__stack_chk_fail@plt>
   3c018:	andeq	sl, r3, r4, lsr #27
   3c01c:	andeq	r0, r0, r8, lsl #9
   3c020:	ldr	r2, [pc, #1796]	; 3c72c <__printf_chk@plt+0x37f8c>
   3c024:	mov	r0, #1024	; 0x400
   3c028:	ldr	r1, [pc, #1792]	; 3c730 <__printf_chk@plt+0x37f90>
   3c02c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c030:	add	r2, pc, r2
   3c034:	sub	sp, sp, #204	; 0xcc
   3c038:	ldr	r3, [pc, #1780]	; 3c734 <__printf_chk@plt+0x37f94>
   3c03c:	str	r0, [sp, #56]	; 0x38
   3c040:	add	r3, pc, r3
   3c044:	ldr	r1, [r2, r1]
   3c048:	ldr	r2, [r3, #1024]	; 0x400
   3c04c:	ldr	r6, [r3, #1028]	; 0x404
   3c050:	str	r1, [sp, #124]	; 0x7c
   3c054:	ldr	r4, [sp, #124]	; 0x7c
   3c058:	ldr	r1, [r3, #1072]	; 0x430
   3c05c:	str	r2, [sp, #64]	; 0x40
   3c060:	ldr	r2, [r4]
   3c064:	ldr	r7, [r3, #1032]	; 0x408
   3c068:	ldr	r8, [r3, #1036]	; 0x40c
   3c06c:	ldr	r9, [r3, #1040]	; 0x410
   3c070:	ldr	sl, [r3, #1044]	; 0x414
   3c074:	ldr	fp, [r3, #1048]	; 0x418
   3c078:	ldr	ip, [r3, #1052]	; 0x41c
   3c07c:	ldr	r0, [r3, #1056]	; 0x420
   3c080:	str	r1, [sp, #120]	; 0x78
   3c084:	str	r1, [sp, #52]	; 0x34
   3c088:	str	r2, [sp, #196]	; 0xc4
   3c08c:	ldr	r1, [r3, #1060]	; 0x424
   3c090:	ldr	r2, [r3, #1064]	; 0x428
   3c094:	ldr	r4, [r3, #1068]	; 0x42c
   3c098:	str	r3, [sp, #44]	; 0x2c
   3c09c:	str	r6, [sp, #68]	; 0x44
   3c0a0:	str	r7, [sp, #72]	; 0x48
   3c0a4:	str	r8, [sp, #76]	; 0x4c
   3c0a8:	str	r9, [sp, #80]	; 0x50
   3c0ac:	str	sl, [sp, #84]	; 0x54
   3c0b0:	str	fp, [sp, #88]	; 0x58
   3c0b4:	str	ip, [sp, #92]	; 0x5c
   3c0b8:	str	r0, [sp, #96]	; 0x60
   3c0bc:	str	r1, [sp, #100]	; 0x64
   3c0c0:	str	r2, [sp, #104]	; 0x68
   3c0c4:	str	r4, [sp, #108]	; 0x6c
   3c0c8:	ldr	r6, [r3, #1076]	; 0x434
   3c0cc:	ldr	r7, [r3, #1080]	; 0x438
   3c0d0:	ldr	r3, [r3, #1084]	; 0x43c
   3c0d4:	str	r6, [sp, #60]	; 0x3c
   3c0d8:	str	r7, [sp, #112]	; 0x70
   3c0dc:	str	r3, [sp, #116]	; 0x74
   3c0e0:	ldr	r9, [sp, #116]	; 0x74
   3c0e4:	mov	r4, #10
   3c0e8:	ldr	sl, [sp, #92]	; 0x5c
   3c0ec:	ldr	fp, [sp, #88]	; 0x58
   3c0f0:	ldr	ip, [sp, #84]	; 0x54
   3c0f4:	ldr	r2, [sp, #108]	; 0x6c
   3c0f8:	ldr	r1, [sp, #104]	; 0x68
   3c0fc:	ldr	r0, [sp, #100]	; 0x64
   3c100:	str	r9, [sp, #12]
   3c104:	str	sl, [sp, #28]
   3c108:	str	fp, [sp, #24]
   3c10c:	str	ip, [sp, #20]
   3c110:	ldr	r8, [sp, #76]	; 0x4c
   3c114:	str	r4, [sp, #48]	; 0x30
   3c118:	str	r1, [sp, #32]
   3c11c:	str	r2, [sp]
   3c120:	str	r0, [sp, #16]
   3c124:	ldr	r5, [sp, #112]	; 0x70
   3c128:	ldr	r9, [sp, #72]	; 0x48
   3c12c:	ldr	r6, [sp, #60]	; 0x3c
   3c130:	ldr	sl, [sp, #68]	; 0x44
   3c134:	ldr	ip, [sp, #96]	; 0x60
   3c138:	ldr	r7, [sp, #52]	; 0x34
   3c13c:	ldr	r3, [sp, #80]	; 0x50
   3c140:	ldr	fp, [sp, #64]	; 0x40
   3c144:	ldr	r4, [sp, #12]
   3c148:	ldr	r1, [sp, #24]
   3c14c:	ldr	r2, [sp, #28]
   3c150:	ldr	r0, [sp, #20]
   3c154:	str	r8, [sp, #36]	; 0x24
   3c158:	add	fp, fp, r3
   3c15c:	add	sl, sl, r0
   3c160:	eor	r7, r7, fp
   3c164:	add	r9, r9, r1
   3c168:	ldr	r8, [sp, #36]	; 0x24
   3c16c:	eor	r6, r6, sl
   3c170:	ror	r7, r7, #16
   3c174:	str	r9, [sp, #24]
   3c178:	eor	r5, r5, r9
   3c17c:	add	r9, ip, r7
   3c180:	ldr	ip, [sp, #16]
   3c184:	add	r8, r8, r2
   3c188:	ror	r6, r6, #16
   3c18c:	str	r8, [sp, #28]
   3c190:	eor	r4, r4, r8
   3c194:	add	r8, ip, r6
   3c198:	ldr	ip, [sp, #32]
   3c19c:	ror	r5, r5, #16
   3c1a0:	ror	r4, r4, #16
   3c1a4:	eor	r3, r9, r3
   3c1a8:	add	ip, ip, r5
   3c1ac:	str	ip, [sp, #40]	; 0x28
   3c1b0:	ldr	ip, [sp]
   3c1b4:	eor	r0, r8, r0
   3c1b8:	ror	r3, r3, #20
   3c1bc:	str	r3, [sp, #12]
   3c1c0:	add	ip, ip, r4
   3c1c4:	str	ip, [sp, #8]
   3c1c8:	ldr	ip, [sp, #40]	; 0x28
   3c1cc:	ror	r0, r0, #20
   3c1d0:	add	fp, r3, fp
   3c1d4:	add	sl, r0, sl
   3c1d8:	eor	r1, ip, r1
   3c1dc:	ldr	ip, [sp, #8]
   3c1e0:	str	sl, [sp, #20]
   3c1e4:	eor	r7, fp, r7
   3c1e8:	eor	r2, ip, r2
   3c1ec:	ldr	sl, [sp, #28]
   3c1f0:	ldr	r3, [sp, #24]
   3c1f4:	ror	r1, r1, #20
   3c1f8:	str	fp, [sp, #4]
   3c1fc:	ror	r2, r2, #20
   3c200:	ldr	fp, [sp, #20]
   3c204:	add	r3, r1, r3
   3c208:	add	ip, r2, sl
   3c20c:	eor	r5, r3, r5
   3c210:	eor	r6, fp, r6
   3c214:	eor	r4, ip, r4
   3c218:	str	r3, [sp, #24]
   3c21c:	ror	r7, r7, #24
   3c220:	ldr	r3, [sp, #40]	; 0x28
   3c224:	add	r9, r7, r9
   3c228:	ldr	fp, [sp, #8]
   3c22c:	ror	r6, r6, #24
   3c230:	str	r9, [sp, #32]
   3c234:	ror	r5, r5, #24
   3c238:	ror	r4, r4, #24
   3c23c:	add	sl, r6, r8
   3c240:	add	r9, r5, r3
   3c244:	add	r8, r4, fp
   3c248:	ldr	r3, [sp, #32]
   3c24c:	eor	r0, sl, r0
   3c250:	ldr	fp, [sp, #12]
   3c254:	eor	r1, r9, r1
   3c258:	ror	r0, r0, #25
   3c25c:	eor	r2, r8, r2
   3c260:	eor	r3, r3, fp
   3c264:	ldr	fp, [sp, #4]
   3c268:	ror	r1, r1, #25
   3c26c:	ror	r2, r2, #25
   3c270:	add	fp, r0, fp
   3c274:	str	fp, [sp, #12]
   3c278:	ldr	fp, [sp, #20]
   3c27c:	ror	r3, r3, #25
   3c280:	add	ip, r3, ip
   3c284:	add	fp, r1, fp
   3c288:	str	fp, [sp, #16]
   3c28c:	ldr	fp, [sp, #24]
   3c290:	eor	r5, ip, r5
   3c294:	add	fp, r2, fp
   3c298:	str	fp, [sp, #40]	; 0x28
   3c29c:	ldr	fp, [sp, #16]
   3c2a0:	ror	r5, r5, #16
   3c2a4:	add	sl, r5, sl
   3c2a8:	str	sl, [sp, #28]
   3c2ac:	eor	r7, fp, r7
   3c2b0:	ldr	fp, [sp, #12]
   3c2b4:	eor	r3, sl, r3
   3c2b8:	eor	r4, fp, r4
   3c2bc:	ldr	fp, [sp, #40]	; 0x28
   3c2c0:	ror	r3, r3, #20
   3c2c4:	ror	r7, r7, #16
   3c2c8:	eor	r6, fp, r6
   3c2cc:	ror	r4, r4, #16
   3c2d0:	add	r9, r4, r9
   3c2d4:	str	r9, [sp, #20]
   3c2d8:	ldr	r9, [sp, #32]
   3c2dc:	ror	r6, r6, #16
   3c2e0:	add	r8, r7, r8
   3c2e4:	add	ip, r3, ip
   3c2e8:	add	r9, r6, r9
   3c2ec:	str	r9, [sp, #24]
   3c2f0:	ldr	sl, [sp, #20]
   3c2f4:	eor	r2, r9, r2
   3c2f8:	str	ip, [sp, #36]	; 0x24
   3c2fc:	eor	r1, r8, r1
   3c300:	eor	r0, sl, r0
   3c304:	ldr	ip, [sp, #12]
   3c308:	ror	r2, r2, #20
   3c30c:	str	r2, [sp, #4]
   3c310:	ror	r0, r0, #20
   3c314:	ldr	r2, [sp, #16]
   3c318:	add	fp, r0, ip
   3c31c:	str	r3, [sp, #8]
   3c320:	ldr	ip, [sp, #40]	; 0x28
   3c324:	ror	r1, r1, #20
   3c328:	ldr	r3, [sp, #4]
   3c32c:	add	sl, r1, r2
   3c330:	ldr	r2, [sp, #36]	; 0x24
   3c334:	eor	r4, fp, r4
   3c338:	add	r9, r3, ip
   3c33c:	ldr	ip, [sp, #20]
   3c340:	eor	r6, r9, r6
   3c344:	eor	r5, r2, r5
   3c348:	ldr	r2, [sp, #24]
   3c34c:	eor	r7, sl, r7
   3c350:	ror	r4, r4, #24
   3c354:	ror	r6, r6, #24
   3c358:	ldr	r3, [sp, #28]
   3c35c:	add	ip, r4, ip
   3c360:	ror	r5, r5, #24
   3c364:	str	ip, [sp, #32]
   3c368:	add	ip, r6, r2
   3c36c:	ldr	r2, [sp, #8]
   3c370:	add	r3, r5, r3
   3c374:	ror	r7, r7, #24
   3c378:	add	r8, r7, r8
   3c37c:	str	r3, [sp, #16]
   3c380:	str	r8, [sp]
   3c384:	eor	r8, r3, r2
   3c388:	ldr	r3, [sp, #32]
   3c38c:	ldr	r2, [sp]
   3c390:	eor	r0, r3, r0
   3c394:	ldr	r3, [sp, #4]
   3c398:	eor	r1, r2, r1
   3c39c:	ldr	r2, [sp, #48]	; 0x30
   3c3a0:	eor	r3, ip, r3
   3c3a4:	str	r3, [sp, #24]
   3c3a8:	ror	r3, r8, #25
   3c3ac:	ldr	r8, [sp, #24]
   3c3b0:	subs	r2, r2, #1
   3c3b4:	ror	r0, r0, #25
   3c3b8:	str	r2, [sp, #48]	; 0x30
   3c3bc:	ror	r1, r1, #25
   3c3c0:	ror	r2, r8, #25
   3c3c4:	bne	3c158 <__printf_chk@plt+0x379b8>
   3c3c8:	str	r4, [sp, #12]
   3c3cc:	ldr	r4, [sp, #52]	; 0x34
   3c3d0:	ldr	r8, [sp, #36]	; 0x24
   3c3d4:	add	r7, r7, r4
   3c3d8:	str	r7, [sp, #40]	; 0x28
   3c3dc:	ldr	r7, [sp, #64]	; 0x40
   3c3e0:	adds	r4, r4, #1
   3c3e4:	str	r4, [sp, #52]	; 0x34
   3c3e8:	add	fp, fp, r7
   3c3ec:	ldr	r4, [sp, #68]	; 0x44
   3c3f0:	ldr	r7, [sp, #72]	; 0x48
   3c3f4:	add	sl, sl, r4
   3c3f8:	ldr	r4, [sp, #76]	; 0x4c
   3c3fc:	add	r9, r9, r7
   3c400:	ldr	r7, [sp, #80]	; 0x50
   3c404:	str	r0, [sp, #20]
   3c408:	add	r8, r8, r4
   3c40c:	add	r3, r3, r7
   3c410:	ldr	r4, [sp, #20]
   3c414:	ldr	r7, [sp, #84]	; 0x54
   3c418:	str	r1, [sp, #24]
   3c41c:	add	r4, r4, r7
   3c420:	ldr	r1, [sp, #32]
   3c424:	ldr	r7, [sp, #88]	; 0x58
   3c428:	str	r4, [sp, #32]
   3c42c:	ldr	r4, [sp, #24]
   3c430:	str	r2, [sp, #28]
   3c434:	add	r4, r4, r7
   3c438:	ldr	r7, [sp, #92]	; 0x5c
   3c43c:	str	r4, [sp, #36]	; 0x24
   3c440:	ldr	r4, [sp, #28]
   3c444:	ldr	r0, [sp, #16]
   3c448:	add	r4, r4, r7
   3c44c:	str	r4, [sp, #16]
   3c450:	ldr	r4, [sp, #96]	; 0x60
   3c454:	ldr	r2, [sp]
   3c458:	add	ip, ip, r4
   3c45c:	ldr	r4, [sp, #100]	; 0x64
   3c460:	add	r7, r0, r4
   3c464:	ldr	r0, [sp, #104]	; 0x68
   3c468:	ldr	r4, [sp, #112]	; 0x70
   3c46c:	add	r1, r1, r0
   3c470:	str	r1, [sp, #48]	; 0x30
   3c474:	ldr	r1, [sp, #108]	; 0x6c
   3c478:	ldr	r0, [sp, #12]
   3c47c:	add	r2, r2, r1
   3c480:	str	r2, [sp, #20]
   3c484:	ldr	r2, [sp, #60]	; 0x3c
   3c488:	ldr	r1, [sp, #116]	; 0x74
   3c48c:	add	r6, r6, r2
   3c490:	addeq	r2, r2, #1
   3c494:	add	r0, r0, r1
   3c498:	str	r6, [sp, #24]
   3c49c:	str	r0, [sp, #28]
   3c4a0:	add	r6, r5, r4
   3c4a4:	streq	r2, [sp, #60]	; 0x3c
   3c4a8:	lsr	r5, fp, #8
   3c4ac:	ldr	r2, [sp, #56]	; 0x38
   3c4b0:	ldr	r0, [sp, #44]	; 0x2c
   3c4b4:	ldr	r4, [sp, #44]	; 0x2c
   3c4b8:	cmp	r2, #64	; 0x40
   3c4bc:	ldr	r1, [sp, #32]
   3c4c0:	ldr	r2, [sp, #36]	; 0x24
   3c4c4:	strb	fp, [r4]
   3c4c8:	strb	sl, [r4, #4]
   3c4cc:	strb	r9, [r4, #8]
   3c4d0:	lsr	r4, fp, #16
   3c4d4:	strb	r1, [r0, #20]
   3c4d8:	lsr	fp, fp, #24
   3c4dc:	strb	r2, [r0, #24]
   3c4e0:	ldr	r1, [sp, #16]
   3c4e4:	ldr	r2, [sp, #32]
   3c4e8:	strb	r8, [r0, #12]
   3c4ec:	strb	r3, [r0, #16]
   3c4f0:	strb	r1, [r0, #28]
   3c4f4:	strb	ip, [r0, #32]
   3c4f8:	strb	r5, [r0, #1]
   3c4fc:	lsr	r5, sl, #8
   3c500:	strb	r4, [r0, #2]
   3c504:	lsr	r4, sl, #16
   3c508:	strb	fp, [r0, #3]
   3c50c:	lsr	sl, sl, #24
   3c510:	strb	r5, [r0, #5]
   3c514:	lsr	r5, r9, #8
   3c518:	strb	r4, [r0, #6]
   3c51c:	lsr	r4, r9, #16
   3c520:	strb	sl, [r0, #7]
   3c524:	lsr	r9, r9, #24
   3c528:	strb	r5, [r0, #9]
   3c52c:	lsr	r5, r8, #8
   3c530:	strb	r4, [r0, #10]
   3c534:	lsr	r4, r8, #16
   3c538:	strb	r9, [r0, #11]
   3c53c:	lsr	r8, r8, #24
   3c540:	strb	r5, [r0, #13]
   3c544:	lsr	r5, r3, #8
   3c548:	strb	r4, [r0, #14]
   3c54c:	lsr	r4, r3, #16
   3c550:	strb	r8, [r0, #15]
   3c554:	lsr	r3, r3, #24
   3c558:	ldr	r8, [sp, #36]	; 0x24
   3c55c:	strb	r5, [r0, #17]
   3c560:	lsr	r5, r2, #8
   3c564:	strb	r4, [r0, #18]
   3c568:	lsr	r4, r2, #16
   3c56c:	strb	r3, [r0, #19]
   3c570:	lsr	r1, r8, #24
   3c574:	strb	r5, [r0, #21]
   3c578:	lsr	r3, r8, #8
   3c57c:	strb	r4, [r0, #22]
   3c580:	lsr	r2, r2, #24
   3c584:	ldr	sl, [sp, #44]	; 0x2c
   3c588:	lsr	r4, r8, #16
   3c58c:	ldr	r9, [sp, #16]
   3c590:	lsr	r5, r7, #8
   3c594:	strb	r2, [r0, #23]
   3c598:	strb	r3, [r0, #25]
   3c59c:	strb	r4, [r0, #26]
   3c5a0:	lsr	r3, r9, #8
   3c5a4:	strb	r1, [r0, #27]
   3c5a8:	lsr	r0, r9, #24
   3c5ac:	ldr	fp, [sp, #48]	; 0x30
   3c5b0:	lsr	r2, r9, #16
   3c5b4:	strb	r0, [sl, #31]
   3c5b8:	lsr	r9, ip, #16
   3c5bc:	ldr	r0, [sp, #20]
   3c5c0:	lsr	r4, r7, #16
   3c5c4:	ldr	r1, [sp, #40]	; 0x28
   3c5c8:	lsr	r8, fp, #24
   3c5cc:	strb	fp, [sl, #40]	; 0x28
   3c5d0:	strb	r0, [sl, #44]	; 0x2c
   3c5d4:	lsr	r0, fp, #8
   3c5d8:	strb	r1, [sl, #48]	; 0x30
   3c5dc:	lsr	r1, fp, #16
   3c5e0:	ldr	fp, [sp, #28]
   3c5e4:	strb	r3, [sl, #29]
   3c5e8:	lsr	r3, ip, #8
   3c5ec:	strb	r2, [sl, #30]
   3c5f0:	lsr	ip, ip, #24
   3c5f4:	strb	r3, [sl, #33]	; 0x21
   3c5f8:	ldr	r2, [sp, #24]
   3c5fc:	ldr	r3, [sp, #20]
   3c600:	strb	fp, [sl, #60]	; 0x3c
   3c604:	ldr	fp, [sp, #44]	; 0x2c
   3c608:	strb	r7, [sl, #36]	; 0x24
   3c60c:	lsr	r7, r7, #24
   3c610:	strb	r2, [sl, #52]	; 0x34
   3c614:	lsr	r2, r3, #8
   3c618:	strb	r6, [sl, #56]	; 0x38
   3c61c:	mov	sl, r3
   3c620:	strb	r9, [fp, #34]	; 0x22
   3c624:	lsr	r9, sl, #24
   3c628:	ldr	sl, [sp, #40]	; 0x28
   3c62c:	lsr	r3, r3, #16
   3c630:	strb	ip, [fp, #35]	; 0x23
   3c634:	strb	r5, [fp, #37]	; 0x25
   3c638:	strb	r4, [fp, #38]	; 0x26
   3c63c:	lsr	ip, sl, #8
   3c640:	strb	r7, [fp, #39]	; 0x27
   3c644:	lsr	r5, sl, #16
   3c648:	ldr	fp, [sp, #24]
   3c64c:	lsr	r4, sl, #24
   3c650:	ldr	sl, [sp, #44]	; 0x2c
   3c654:	lsr	r7, fp, #8
   3c658:	strb	r0, [sl, #41]	; 0x29
   3c65c:	lsr	r0, fp, #16
   3c660:	strb	r1, [sl, #42]	; 0x2a
   3c664:	lsr	r1, fp, #24
   3c668:	ldr	fp, [sp, #28]
   3c66c:	strb	r8, [sl, #43]	; 0x2b
   3c670:	lsr	r8, r6, #8
   3c674:	strb	r2, [sl, #45]	; 0x2d
   3c678:	lsr	r2, r6, #16
   3c67c:	strb	r3, [sl, #46]	; 0x2e
   3c680:	lsr	r3, r6, #24
   3c684:	strb	ip, [sl, #49]	; 0x31
   3c688:	lsr	r6, fp, #8
   3c68c:	lsr	ip, fp, #16
   3c690:	strb	r5, [sl, #50]	; 0x32
   3c694:	strb	r9, [sl, #47]	; 0x2f
   3c698:	lsr	r5, fp, #24
   3c69c:	strb	r4, [sl, #51]	; 0x33
   3c6a0:	strb	r7, [sl, #53]	; 0x35
   3c6a4:	strb	r0, [sl, #54]	; 0x36
   3c6a8:	strb	r1, [sl, #55]	; 0x37
   3c6ac:	strb	r8, [sl, #57]	; 0x39
   3c6b0:	strb	r2, [sl, #58]	; 0x3a
   3c6b4:	strb	r3, [sl, #59]	; 0x3b
   3c6b8:	strb	r6, [sl, #61]	; 0x3d
   3c6bc:	strb	ip, [sl, #62]	; 0x3e
   3c6c0:	strb	r5, [sl, #63]	; 0x3f
   3c6c4:	beq	3c6f0 <__printf_chk@plt+0x37f50>
   3c6c8:	ldr	r6, [sp, #56]	; 0x38
   3c6cc:	ldr	r7, [sp, #44]	; 0x2c
   3c6d0:	sub	r6, r6, #64	; 0x40
   3c6d4:	str	r6, [sp, #56]	; 0x38
   3c6d8:	cmp	r6, #63	; 0x3f
   3c6dc:	add	r7, r7, #64	; 0x40
   3c6e0:	addls	r8, sp, #132	; 0x84
   3c6e4:	str	r7, [sp, #44]	; 0x2c
   3c6e8:	strls	r8, [sp, #44]	; 0x2c
   3c6ec:	b	3c0e0 <__printf_chk@plt+0x37940>
   3c6f0:	ldr	r3, [sp, #124]	; 0x7c
   3c6f4:	ldr	r0, [sp, #196]	; 0xc4
   3c6f8:	ldr	r4, [sp, #60]	; 0x3c
   3c6fc:	ldr	r1, [r3]
   3c700:	ldr	r3, [pc, #48]	; 3c738 <__printf_chk@plt+0x37f98>
   3c704:	ldr	ip, [sp, #120]	; 0x78
   3c708:	cmp	r0, r1
   3c70c:	add	r3, pc, r3
   3c710:	add	r2, ip, #16
   3c714:	str	r4, [r3, #1076]	; 0x434
   3c718:	str	r2, [r3, #1072]	; 0x430
   3c71c:	bne	3c728 <__printf_chk@plt+0x37f88>
   3c720:	add	sp, sp, #204	; 0xcc
   3c724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c728:	bl	41b8 <__stack_chk_fail@plt>
   3c72c:	andeq	sl, r3, r4, ror #21
   3c730:	andeq	r0, r0, r8, lsl #9
   3c734:	andeq	fp, r3, r8, ror #12
   3c738:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   3c73c:	ldr	r3, [pc, #96]	; 3c7a4 <__printf_chk@plt+0x38004>
   3c740:	mov	r2, #0
   3c744:	push	{r4}		; (str r4, [sp, #-4]!)
   3c748:	add	r3, pc, r3
   3c74c:	str	r2, [r3, #1072]	; 0x430
   3c750:	str	r2, [r3, #1076]	; 0x434
   3c754:	ldrb	r2, [r0, #2]
   3c758:	ldrb	r4, [r0, #1]
   3c75c:	ldrb	ip, [r0]
   3c760:	ldrb	r1, [r0, #3]
   3c764:	lsl	r2, r2, #16
   3c768:	orr	r2, r2, r4, lsl #8
   3c76c:	orr	r2, r2, ip
   3c770:	orr	r2, r2, r1, lsl #24
   3c774:	str	r2, [r3, #1080]	; 0x438
   3c778:	ldrb	r2, [r0, #6]
   3c77c:	ldrb	r4, [r0, #5]
   3c780:	ldrb	ip, [r0, #4]
   3c784:	ldrb	r1, [r0, #7]
   3c788:	lsl	r2, r2, #16
   3c78c:	orr	r2, r2, r4, lsl #8
   3c790:	orr	r2, r2, ip
   3c794:	orr	r2, r2, r1, lsl #24
   3c798:	str	r2, [r3, #1084]	; 0x43c
   3c79c:	pop	{r4}		; (ldr r4, [sp], #4)
   3c7a0:	bx	lr
   3c7a4:	andeq	sl, r3, r0, ror #30
   3c7a8:	push	{r4, r5, r6, r7, r8}
   3c7ac:	movw	ip, #25710	; 0x646e
   3c7b0:	ldrb	r2, [r0, #2]
   3c7b4:	movw	r4, #30821	; 0x7865
   3c7b8:	ldrb	r6, [r0, #1]
   3c7bc:	movt	r4, #24944	; 0x6170
   3c7c0:	ldr	r3, [pc, #324]	; 3c90c <__printf_chk@plt+0x3816c>
   3c7c4:	movt	ip, #13088	; 0x3320
   3c7c8:	ldrb	r1, [r0]
   3c7cc:	lsl	r2, r2, #16
   3c7d0:	ldrb	r5, [r0, #3]
   3c7d4:	add	r3, pc, r3
   3c7d8:	orr	r2, r2, r6, lsl #8
   3c7dc:	orr	r2, r2, r1
   3c7e0:	movw	r1, #11570	; 0x2d32
   3c7e4:	orr	r2, r2, r5, lsl #24
   3c7e8:	str	r2, [r3, #1040]	; 0x410
   3c7ec:	ldrb	r5, [r0, #6]
   3c7f0:	movt	r1, #31074	; 0x7962
   3c7f4:	ldrb	r8, [r0, #5]
   3c7f8:	movw	r2, #25972	; 0x6574
   3c7fc:	ldrb	r7, [r0, #4]
   3c800:	movt	r2, #27424	; 0x6b20
   3c804:	ldrb	r6, [r0, #7]
   3c808:	lsl	r5, r5, #16
   3c80c:	orr	r5, r5, r8, lsl #8
   3c810:	orr	r5, r5, r7
   3c814:	orr	r5, r5, r6, lsl #24
   3c818:	str	r5, [r3, #1044]	; 0x414
   3c81c:	ldrb	r5, [r0, #10]
   3c820:	ldrb	r8, [r0, #9]
   3c824:	ldrb	r7, [r0, #8]
   3c828:	ldrb	r6, [r0, #11]
   3c82c:	lsl	r5, r5, #16
   3c830:	orr	r5, r5, r8, lsl #8
   3c834:	orr	r5, r5, r7
   3c838:	orr	r5, r5, r6, lsl #24
   3c83c:	str	r5, [r3, #1048]	; 0x418
   3c840:	ldrb	r5, [r0, #14]
   3c844:	ldrb	r8, [r0, #13]
   3c848:	ldrb	r7, [r0, #12]
   3c84c:	ldrb	r6, [r0, #15]
   3c850:	lsl	r5, r5, #16
   3c854:	orr	r5, r5, r8, lsl #8
   3c858:	orr	r5, r5, r7
   3c85c:	orr	r5, r5, r6, lsl #24
   3c860:	str	r5, [r3, #1052]	; 0x41c
   3c864:	ldrb	r5, [r0, #18]
   3c868:	ldrb	r8, [r0, #17]
   3c86c:	ldrb	r7, [r0, #16]
   3c870:	ldrb	r6, [r0, #19]
   3c874:	lsl	r5, r5, #16
   3c878:	orr	r5, r5, r8, lsl #8
   3c87c:	orr	r5, r5, r7
   3c880:	orr	r5, r5, r6, lsl #24
   3c884:	str	r5, [r3, #1056]	; 0x420
   3c888:	ldrb	r5, [r0, #22]
   3c88c:	ldrb	r8, [r0, #21]
   3c890:	ldrb	r7, [r0, #20]
   3c894:	ldrb	r6, [r0, #23]
   3c898:	lsl	r5, r5, #16
   3c89c:	orr	r5, r5, r8, lsl #8
   3c8a0:	orr	r5, r5, r7
   3c8a4:	orr	r5, r5, r6, lsl #24
   3c8a8:	str	r5, [r3, #1060]	; 0x424
   3c8ac:	ldrb	r5, [r0, #26]
   3c8b0:	ldrb	r8, [r0, #25]
   3c8b4:	ldrb	r7, [r0, #24]
   3c8b8:	ldrb	r6, [r0, #27]
   3c8bc:	lsl	r5, r5, #16
   3c8c0:	orr	r5, r5, r8, lsl #8
   3c8c4:	orr	r5, r5, r7
   3c8c8:	orr	r5, r5, r6, lsl #24
   3c8cc:	str	r5, [r3, #1064]	; 0x428
   3c8d0:	ldrb	r7, [r0, #30]
   3c8d4:	ldrb	r8, [r0, #29]
   3c8d8:	ldrb	r6, [r0, #28]
   3c8dc:	ldrb	r5, [r0, #31]
   3c8e0:	lsl	r7, r7, #16
   3c8e4:	orr	r0, r7, r8, lsl #8
   3c8e8:	str	r4, [r3, #1024]	; 0x400
   3c8ec:	orr	r0, r0, r6
   3c8f0:	str	ip, [r3, #1028]	; 0x404
   3c8f4:	orr	r0, r0, r5, lsl #24
   3c8f8:	str	r1, [r3, #1032]	; 0x408
   3c8fc:	str	r0, [r3, #1068]	; 0x42c
   3c900:	str	r2, [r3, #1036]	; 0x40c
   3c904:	pop	{r4, r5, r6, r7, r8}
   3c908:	bx	lr
   3c90c:	ldrdeq	sl, [r3], -r4
   3c910:	ldr	r3, [pc, #324]	; 3ca5c <__printf_chk@plt+0x382bc>
   3c914:	mov	r1, #40	; 0x28
   3c918:	ldr	r2, [pc, #320]	; 3ca60 <__printf_chk@plt+0x382c0>
   3c91c:	add	r3, pc, r3
   3c920:	push	{r4, r5, r6, lr}
   3c924:	sub	sp, sp, #48	; 0x30
   3c928:	ldr	r5, [r3, r2]
   3c92c:	add	r4, sp, #4
   3c930:	mov	r0, r4
   3c934:	ldr	r3, [r5]
   3c938:	str	r3, [sp, #44]	; 0x2c
   3c93c:	bl	4338 <RAND_bytes@plt>
   3c940:	cmp	r0, #0
   3c944:	ble	3ca44 <__printf_chk@plt+0x382a4>
   3c948:	ldr	r6, [pc, #276]	; 3ca64 <__printf_chk@plt+0x382c4>
   3c94c:	add	r6, pc, r6
   3c950:	ldr	r3, [r6, #1088]	; 0x440
   3c954:	cmp	r3, #0
   3c958:	beq	3ca28 <__printf_chk@plt+0x38288>
   3c95c:	bl	3c020 <__printf_chk@plt+0x37880>
   3c960:	add	r2, sp, #3
   3c964:	add	lr, r6, #40	; 0x28
   3c968:	mov	r3, r6
   3c96c:	ldrb	ip, [r3]
   3c970:	ldrb	r1, [r2, #1]!
   3c974:	eor	r1, ip, r1
   3c978:	strb	r1, [r3], #1
   3c97c:	cmp	r3, lr
   3c980:	bne	3c96c <__printf_chk@plt+0x381cc>
   3c984:	ldr	r6, [pc, #220]	; 3ca68 <__printf_chk@plt+0x382c8>
   3c988:	add	r6, pc, r6
   3c98c:	mov	r0, r6
   3c990:	bl	3c7a8 <__printf_chk@plt+0x38008>
   3c994:	add	r0, r6, #32
   3c998:	bl	3c73c <__printf_chk@plt+0x37f9c>
   3c99c:	mov	r3, r6
   3c9a0:	mov	r2, #0
   3c9a4:	str	r2, [r3], #4
   3c9a8:	add	r3, r3, #4
   3c9ac:	str	r2, [r6, #4]
   3c9b0:	mov	r1, #984	; 0x3d8
   3c9b4:	str	r1, [r6, #1092]	; 0x444
   3c9b8:	str	r2, [r3], #4
   3c9bc:	str	r2, [r3], #4
   3c9c0:	str	r2, [r3], #4
   3c9c4:	str	r2, [r3], #4
   3c9c8:	str	r2, [r3], #4
   3c9cc:	str	r2, [r3]
   3c9d0:	str	r2, [r6, #32]
   3c9d4:	str	r2, [r6, #36]	; 0x24
   3c9d8:	ldr	r6, [pc, #140]	; 3ca6c <__printf_chk@plt+0x382cc>
   3c9dc:	mov	r0, r4
   3c9e0:	mov	r1, #40	; 0x28
   3c9e4:	add	r6, pc, r6
   3c9e8:	bl	4160c <__printf_chk@plt+0x3ce6c>
   3c9ec:	mov	r3, #0
   3c9f0:	mov	r2, #1024	; 0x400
   3c9f4:	mov	r1, r3
   3c9f8:	mov	r0, r6
   3c9fc:	str	r3, [r6, #1092]	; 0x444
   3ca00:	bl	3e70 <memset@plt>
   3ca04:	ldr	r1, [sp, #44]	; 0x2c
   3ca08:	mov	r3, #27136	; 0x6a00
   3ca0c:	ldr	r2, [r5]
   3ca10:	movt	r3, #24
   3ca14:	str	r3, [r6, #1096]	; 0x448
   3ca18:	cmp	r1, r2
   3ca1c:	bne	3ca58 <__printf_chk@plt+0x382b8>
   3ca20:	add	sp, sp, #48	; 0x30
   3ca24:	pop	{r4, r5, r6, pc}
   3ca28:	mov	r0, r4
   3ca2c:	mov	r3, #1
   3ca30:	str	r3, [r6, #1088]	; 0x440
   3ca34:	bl	3c7a8 <__printf_chk@plt+0x38008>
   3ca38:	add	r0, sp, #36	; 0x24
   3ca3c:	bl	3c73c <__printf_chk@plt+0x37f9c>
   3ca40:	b	3c9d8 <__printf_chk@plt+0x38238>
   3ca44:	bl	42cc <ERR_get_error@plt>
   3ca48:	mov	r1, r0
   3ca4c:	ldr	r0, [pc, #28]	; 3ca70 <__printf_chk@plt+0x382d0>
   3ca50:	add	r0, pc, r0
   3ca54:	bl	1c8d4 <__printf_chk@plt+0x18134>
   3ca58:	bl	41b8 <__stack_chk_fail@plt>
   3ca5c:	strdeq	sl, [r3], -r8
   3ca60:	andeq	r0, r0, r8, lsl #9
   3ca64:	andeq	sl, r3, ip, asr sp
   3ca68:	andeq	sl, r3, r0, lsr #26
   3ca6c:	andeq	sl, r3, r4, asr #25
   3ca70:	andeq	r6, r2, r8, lsr #22
   3ca74:	b	3c910 <__printf_chk@plt+0x38170>
   3ca78:	ldr	r3, [pc, #260]	; 3cb84 <__printf_chk@plt+0x383e4>
   3ca7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ca80:	add	r3, pc, r3
   3ca84:	sub	sp, sp, #12
   3ca88:	mov	fp, r0
   3ca8c:	ldr	r3, [r3, #1088]	; 0x440
   3ca90:	mov	r5, r1
   3ca94:	cmp	r3, #0
   3ca98:	beq	3cb7c <__printf_chk@plt+0x383dc>
   3ca9c:	cmp	r5, #0
   3caa0:	ble	3cb74 <__printf_chk@plt+0x383d4>
   3caa4:	ldr	r4, [pc, #220]	; 3cb88 <__printf_chk@plt+0x383e8>
   3caa8:	add	r4, pc, r4
   3caac:	add	sl, r4, #4
   3cab0:	add	r9, sl, #4
   3cab4:	add	r8, r9, #4
   3cab8:	add	r6, r8, #8
   3cabc:	add	r3, r8, #4
   3cac0:	str	r3, [sp, #4]
   3cac4:	bl	3c020 <__printf_chk@plt+0x37880>
   3cac8:	cmp	r5, #40	; 0x28
   3cacc:	movlt	r7, r5
   3cad0:	movge	r7, #40	; 0x28
   3cad4:	cmp	fp, #0
   3cad8:	beq	3cb10 <__printf_chk@plt+0x38370>
   3cadc:	ldr	r2, [pc, #168]	; 3cb8c <__printf_chk@plt+0x383ec>
   3cae0:	cmp	r7, #40	; 0x28
   3cae4:	movcc	lr, r7
   3cae8:	movcs	lr, #40	; 0x28
   3caec:	mov	r3, #0
   3caf0:	add	r2, pc, r2
   3caf4:	ldrb	r0, [fp, r3]
   3caf8:	add	r3, r3, #1
   3cafc:	ldrb	ip, [r2]
   3cb00:	cmp	lr, r3
   3cb04:	eor	ip, ip, r0
   3cb08:	strb	ip, [r2], #1
   3cb0c:	bhi	3caf4 <__printf_chk@plt+0x38354>
   3cb10:	mov	r0, r4
   3cb14:	add	fp, fp, r7
   3cb18:	bl	3c7a8 <__printf_chk@plt+0x38008>
   3cb1c:	add	r0, r4, #32
   3cb20:	bl	3c73c <__printf_chk@plt+0x37f9c>
   3cb24:	ldr	lr, [sp, #4]
   3cb28:	mov	r2, r6
   3cb2c:	mov	r3, #0
   3cb30:	mov	r0, r5
   3cb34:	str	r3, [r4]
   3cb38:	mov	ip, #984	; 0x3d8
   3cb3c:	str	r3, [sl]
   3cb40:	mov	r1, r7
   3cb44:	str	r3, [r9]
   3cb48:	str	ip, [r4, #1092]	; 0x444
   3cb4c:	str	r3, [r8]
   3cb50:	str	r3, [lr]
   3cb54:	str	r3, [r2], #4
   3cb58:	str	r3, [r6, #4]
   3cb5c:	str	r3, [r2, #4]
   3cb60:	str	r3, [r4, #32]
   3cb64:	str	r3, [r4, #36]	; 0x24
   3cb68:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3cb6c:	subs	r5, r0, #0
   3cb70:	bgt	3cac4 <__printf_chk@plt+0x38324>
   3cb74:	add	sp, sp, #12
   3cb78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cb7c:	bl	3c910 <__printf_chk@plt+0x38170>
   3cb80:	b	3ca9c <__printf_chk@plt+0x382fc>
   3cb84:	andeq	sl, r3, r8, lsr #24
   3cb88:	andeq	sl, r3, r0, lsl #24
   3cb8c:			; <UNDEFINED> instruction: 0x0003abb8
   3cb90:	ldr	r3, [pc, #288]	; 3ccb8 <__printf_chk@plt+0x38518>
   3cb94:	ldr	r2, [pc, #288]	; 3ccbc <__printf_chk@plt+0x3851c>
   3cb98:	add	r3, pc, r3
   3cb9c:	push	{r4, r5, r6, r7, lr}
   3cba0:	sub	sp, sp, #12
   3cba4:	ldr	r5, [r3, r2]
   3cba8:	ldr	r3, [r5]
   3cbac:	str	r3, [sp, #4]
   3cbb0:	bl	3ad4 <getpid@plt>
   3cbb4:	ldr	r3, [pc, #260]	; 3ccc0 <__printf_chk@plt+0x38520>
   3cbb8:	add	r3, pc, r3
   3cbbc:	ldr	r2, [r3, #1096]	; 0x448
   3cbc0:	cmp	r2, #4
   3cbc4:	bls	3cbe8 <__printf_chk@plt+0x38448>
   3cbc8:	ldr	r1, [r3, #1088]	; 0x440
   3cbcc:	cmp	r1, #0
   3cbd0:	beq	3cbe8 <__printf_chk@plt+0x38448>
   3cbd4:	ldr	r1, [r3, #1100]	; 0x44c
   3cbd8:	cmp	r0, r1
   3cbdc:	subeq	r2, r2, #4
   3cbe0:	streq	r2, [r3, #1096]	; 0x448
   3cbe4:	beq	3cbf8 <__printf_chk@plt+0x38458>
   3cbe8:	ldr	r3, [pc, #212]	; 3ccc4 <__printf_chk@plt+0x38524>
   3cbec:	add	r3, pc, r3
   3cbf0:	str	r0, [r3, #1100]	; 0x44c
   3cbf4:	bl	3c910 <__printf_chk@plt+0x38170>
   3cbf8:	ldr	r4, [pc, #200]	; 3ccc8 <__printf_chk@plt+0x38528>
   3cbfc:	add	r4, pc, r4
   3cc00:	ldr	r3, [r4, #1092]	; 0x444
   3cc04:	cmp	r3, #3
   3cc08:	rsbhi	r6, r3, #1024	; 0x400
   3cc0c:	subhi	r7, r3, #4
   3cc10:	bhi	3cc64 <__printf_chk@plt+0x384c4>
   3cc14:	bl	3c020 <__printf_chk@plt+0x37880>
   3cc18:	mov	r0, r4
   3cc1c:	bl	3c7a8 <__printf_chk@plt+0x38008>
   3cc20:	add	r0, r4, #32
   3cc24:	bl	3c73c <__printf_chk@plt+0x37f9c>
   3cc28:	mov	r3, r4
   3cc2c:	mov	r2, #0
   3cc30:	str	r2, [r3], #4
   3cc34:	add	r3, r3, #4
   3cc38:	mov	r7, #980	; 0x3d4
   3cc3c:	mov	r6, #40	; 0x28
   3cc40:	str	r2, [r4, #4]
   3cc44:	str	r2, [r3], #4
   3cc48:	str	r2, [r3], #4
   3cc4c:	str	r2, [r3], #4
   3cc50:	str	r2, [r3], #4
   3cc54:	str	r2, [r3], #4
   3cc58:	str	r2, [r3]
   3cc5c:	str	r2, [r4, #32]
   3cc60:	str	r2, [r4, #36]	; 0x24
   3cc64:	ldr	r1, [pc, #96]	; 3cccc <__printf_chk@plt+0x3852c>
   3cc68:	mov	r2, #0
   3cc6c:	ldr	r4, [sp, #4]
   3cc70:	add	r1, pc, r1
   3cc74:	ldr	r0, [r5]
   3cc78:	add	ip, r1, r6
   3cc7c:	cmp	r4, r0
   3cc80:	str	r7, [r1, #1092]	; 0x444
   3cc84:	mov	r3, ip
   3cc88:	ldr	r0, [r3], #1
   3cc8c:	strb	r2, [r1, r6]
   3cc90:	add	r3, r3, #1
   3cc94:	strb	r2, [ip, #1]
   3cc98:	str	r0, [sp]
   3cc9c:	strb	r2, [r3], #1
   3cca0:	ldr	r0, [sp]
   3cca4:	strb	r2, [r3]
   3cca8:	bne	3ccb4 <__printf_chk@plt+0x38514>
   3ccac:	add	sp, sp, #12
   3ccb0:	pop	{r4, r5, r6, r7, pc}
   3ccb4:	bl	41b8 <__stack_chk_fail@plt>
   3ccb8:	andeq	r9, r3, ip, ror pc
   3ccbc:	andeq	r0, r0, r8, lsl #9
   3ccc0:	strdeq	sl, [r3], -r0
   3ccc4:			; <UNDEFINED> instruction: 0x0003aabc
   3ccc8:	andeq	sl, r3, ip, lsr #21
   3cccc:	andeq	sl, r3, r8, lsr sl
   3ccd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ccd4:	sub	sp, sp, #20
   3ccd8:	mov	r6, r1
   3ccdc:	mov	r8, r0
   3cce0:	bl	3ad4 <getpid@plt>
   3cce4:	ldr	r3, [pc, #332]	; 3ce38 <__printf_chk@plt+0x38698>
   3cce8:	add	r3, pc, r3
   3ccec:	ldr	r2, [r3, #1096]	; 0x448
   3ccf0:	cmp	r6, r2
   3ccf4:	bcs	3cd10 <__printf_chk@plt+0x38570>
   3ccf8:	ldr	r1, [r3, #1088]	; 0x440
   3ccfc:	cmp	r1, #0
   3cd00:	beq	3cd10 <__printf_chk@plt+0x38570>
   3cd04:	ldr	r1, [r3, #1100]	; 0x44c
   3cd08:	cmp	r0, r1
   3cd0c:	beq	3ce2c <__printf_chk@plt+0x3868c>
   3cd10:	ldr	r3, [pc, #292]	; 3ce3c <__printf_chk@plt+0x3869c>
   3cd14:	add	r3, pc, r3
   3cd18:	str	r0, [r3, #1100]	; 0x44c
   3cd1c:	bl	3c910 <__printf_chk@plt+0x38170>
   3cd20:	cmp	r6, #0
   3cd24:	beq	3ce24 <__printf_chk@plt+0x38684>
   3cd28:	ldr	r7, [pc, #272]	; 3ce40 <__printf_chk@plt+0x386a0>
   3cd2c:	add	r7, pc, r7
   3cd30:	add	r3, r7, #4
   3cd34:	str	r3, [sp]
   3cd38:	add	r3, r7, #8
   3cd3c:	str	r3, [sp, #4]
   3cd40:	add	r3, r3, #4
   3cd44:	str	r3, [sp, #8]
   3cd48:	add	r3, r3, #4
   3cd4c:	str	r3, [sp, #12]
   3cd50:	add	r9, r3, #4
   3cd54:	b	3cdbc <__printf_chk@plt+0x3861c>
   3cd58:	bl	3c020 <__printf_chk@plt+0x37880>
   3cd5c:	mov	r0, r7
   3cd60:	bl	3c7a8 <__printf_chk@plt+0x38008>
   3cd64:	add	r0, r7, #32
   3cd68:	bl	3c73c <__printf_chk@plt+0x37f9c>
   3cd6c:	ldr	r0, [sp]
   3cd70:	mov	r3, #0
   3cd74:	str	r3, [r7]
   3cd78:	cmp	r6, #0
   3cd7c:	mov	r2, r9
   3cd80:	str	r3, [r0]
   3cd84:	mov	r1, #984	; 0x3d8
   3cd88:	ldr	r0, [sp, #4]
   3cd8c:	str	r1, [r7, #1092]	; 0x444
   3cd90:	str	r3, [r0]
   3cd94:	ldr	r0, [sp, #8]
   3cd98:	str	r3, [r0]
   3cd9c:	ldr	r0, [sp, #12]
   3cda0:	str	r3, [r0]
   3cda4:	str	r3, [r2], #4
   3cda8:	str	r3, [r9, #4]
   3cdac:	str	r3, [r2, #4]
   3cdb0:	str	r3, [r7, #32]
   3cdb4:	str	r3, [r7, #36]	; 0x24
   3cdb8:	beq	3ce24 <__printf_chk@plt+0x38684>
   3cdbc:	ldr	r5, [pc, #128]	; 3ce44 <__printf_chk@plt+0x386a4>
   3cdc0:	add	r5, pc, r5
   3cdc4:	ldr	r4, [r5, #1092]	; 0x444
   3cdc8:	cmp	r4, #0
   3cdcc:	beq	3cd58 <__printf_chk@plt+0x385b8>
   3cdd0:	rsb	ip, r4, #1024	; 0x400
   3cdd4:	cmp	r6, r4
   3cdd8:	movcc	sl, r6
   3cddc:	movcs	sl, r4
   3cde0:	add	fp, r5, ip
   3cde4:	mov	r0, r8
   3cde8:	mov	r2, sl
   3cdec:	rsb	r4, sl, r4
   3cdf0:	mov	r1, fp
   3cdf4:	rsb	r6, sl, r6
   3cdf8:	bl	43f8 <memcpy@plt>
   3cdfc:	mov	r0, fp
   3ce00:	mov	r2, sl
   3ce04:	mov	r1, #0
   3ce08:	bl	3e70 <memset@plt>
   3ce0c:	cmp	r4, #0
   3ce10:	add	r8, r8, sl
   3ce14:	str	r4, [r5, #1092]	; 0x444
   3ce18:	beq	3cd58 <__printf_chk@plt+0x385b8>
   3ce1c:	cmp	r6, #0
   3ce20:	bne	3cdbc <__printf_chk@plt+0x3861c>
   3ce24:	add	sp, sp, #20
   3ce28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ce2c:	rsb	r2, r6, r2
   3ce30:	str	r2, [r3, #1096]	; 0x448
   3ce34:	b	3cd20 <__printf_chk@plt+0x38580>
   3ce38:	andeq	sl, r3, r0, asr #19
   3ce3c:	muleq	r3, r4, r9
   3ce40:	andeq	sl, r3, ip, ror r9
   3ce44:	andeq	sl, r3, r8, ror #17
   3ce48:	ldr	r3, [pc, #372]	; 3cfc4 <__printf_chk@plt+0x38824>
   3ce4c:	cmp	r0, #1
   3ce50:	ldr	r2, [pc, #368]	; 3cfc8 <__printf_chk@plt+0x38828>
   3ce54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ce58:	add	r3, pc, r3
   3ce5c:	sub	sp, sp, #20
   3ce60:	str	r0, [sp]
   3ce64:	movls	r0, #0
   3ce68:	ldr	r2, [r3, r2]
   3ce6c:	ldr	r3, [r2]
   3ce70:	str	r2, [sp, #4]
   3ce74:	str	r3, [sp, #12]
   3ce78:	bls	3cfa4 <__printf_chk@plt+0x38804>
   3ce7c:	mov	r2, r0
   3ce80:	rsb	r0, r0, #0
   3ce84:	mov	r1, r2
   3ce88:	ldr	r4, [pc, #316]	; 3cfcc <__printf_chk@plt+0x3882c>
   3ce8c:	bl	41cbc <__printf_chk@plt+0x3d51c>
   3ce90:	add	r6, sp, #8
   3ce94:	add	r4, pc, r4
   3ce98:	add	fp, r4, #4
   3ce9c:	add	sl, fp, #4
   3cea0:	add	r9, sl, #4
   3cea4:	add	r8, r9, #4
   3cea8:	add	r7, r8, #4
   3ceac:	mov	r5, r1
   3ceb0:	bl	3ad4 <getpid@plt>
   3ceb4:	ldr	r3, [pc, #276]	; 3cfd0 <__printf_chk@plt+0x38830>
   3ceb8:	add	r3, pc, r3
   3cebc:	ldr	r2, [r3, #1096]	; 0x448
   3cec0:	cmp	r2, #4
   3cec4:	bls	3cee8 <__printf_chk@plt+0x38748>
   3cec8:	ldr	r1, [r3, #1088]	; 0x440
   3cecc:	cmp	r1, #0
   3ced0:	beq	3cee8 <__printf_chk@plt+0x38748>
   3ced4:	ldr	r1, [r3, #1100]	; 0x44c
   3ced8:	cmp	r0, r1
   3cedc:	subeq	r2, r2, #4
   3cee0:	streq	r2, [r3, #1096]	; 0x448
   3cee4:	beq	3cef8 <__printf_chk@plt+0x38758>
   3cee8:	ldr	r3, [pc, #228]	; 3cfd4 <__printf_chk@plt+0x38834>
   3ceec:	add	r3, pc, r3
   3cef0:	str	r0, [r3, #1100]	; 0x44c
   3cef4:	bl	3c910 <__printf_chk@plt+0x38170>
   3cef8:	ldr	r3, [r4, #1092]	; 0x444
   3cefc:	cmp	r3, #3
   3cf00:	rsbhi	ip, r3, #1024	; 0x400
   3cf04:	subhi	r0, r3, #4
   3cf08:	bhi	3cf58 <__printf_chk@plt+0x387b8>
   3cf0c:	bl	3c020 <__printf_chk@plt+0x37880>
   3cf10:	mov	r0, r4
   3cf14:	bl	3c7a8 <__printf_chk@plt+0x38008>
   3cf18:	add	r0, r4, #32
   3cf1c:	bl	3c73c <__printf_chk@plt+0x37f9c>
   3cf20:	mov	r2, r7
   3cf24:	mov	r0, #980	; 0x3d4
   3cf28:	mov	ip, #40	; 0x28
   3cf2c:	mov	r3, #0
   3cf30:	str	r3, [r4]
   3cf34:	str	r3, [fp]
   3cf38:	str	r3, [sl]
   3cf3c:	str	r3, [r9]
   3cf40:	str	r3, [r8]
   3cf44:	str	r3, [r2], #4
   3cf48:	str	r3, [r7, #4]
   3cf4c:	str	r3, [r2, #4]
   3cf50:	str	r3, [r4, #32]
   3cf54:	str	r3, [r4, #36]	; 0x24
   3cf58:	ldr	r1, [pc, #120]	; 3cfd8 <__printf_chk@plt+0x38838>
   3cf5c:	mov	r2, #0
   3cf60:	add	r1, pc, r1
   3cf64:	add	lr, r1, ip
   3cf68:	str	r0, [r1, #1092]	; 0x444
   3cf6c:	mov	r3, lr
   3cf70:	ldr	r0, [r3], #1
   3cf74:	strb	r2, [r1, ip]
   3cf78:	add	r3, r3, #1
   3cf7c:	strb	r2, [lr, #1]
   3cf80:	str	r0, [r6]
   3cf84:	ldr	r0, [sp, #8]
   3cf88:	strb	r2, [r3], #1
   3cf8c:	cmp	r5, r0
   3cf90:	strb	r2, [r3]
   3cf94:	bhi	3ceb0 <__printf_chk@plt+0x38710>
   3cf98:	ldr	r1, [sp]
   3cf9c:	bl	41cbc <__printf_chk@plt+0x3d51c>
   3cfa0:	mov	r0, r1
   3cfa4:	ldr	r1, [sp, #4]
   3cfa8:	ldr	r2, [sp, #12]
   3cfac:	ldr	r3, [r1]
   3cfb0:	cmp	r2, r3
   3cfb4:	bne	3cfc0 <__printf_chk@plt+0x38820>
   3cfb8:	add	sp, sp, #20
   3cfbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cfc0:	bl	41b8 <__stack_chk_fail@plt>
   3cfc4:			; <UNDEFINED> instruction: 0x00039cbc
   3cfc8:	andeq	r0, r0, r8, lsl #9
   3cfcc:	andeq	sl, r3, r4, lsl r8
   3cfd0:	strdeq	sl, [r3], -r0
   3cfd4:			; <UNDEFINED> instruction: 0x0003a7bc
   3cfd8:	andeq	sl, r3, r8, asr #14
   3cfdc:	push	{r3, lr}
   3cfe0:	ldr	r3, [pc, #44]	; 3d014 <__printf_chk@plt+0x38874>
   3cfe4:	ldr	r2, [pc, #44]	; 3d018 <__printf_chk@plt+0x38878>
   3cfe8:	add	r3, pc, r3
   3cfec:	ldr	r3, [r3, r2]
   3cff0:	ldr	r0, [r3]
   3cff4:	bl	3f18 <__strdup@plt>
   3cff8:	cmp	r0, #0
   3cffc:	popne	{r3, pc}
   3d000:	ldr	r0, [pc, #20]	; 3d01c <__printf_chk@plt+0x3887c>
   3d004:	add	r0, pc, r0
   3d008:	bl	3dbc <perror@plt>
   3d00c:	mov	r0, #1
   3d010:	bl	3d20 <exit@plt>
   3d014:	andeq	r9, r3, ip, lsr #22
   3d018:	muleq	r0, r0, r4
   3d01c:	andeq	r6, r2, r0, lsr #11
   3d020:	mov	r0, #0
   3d024:	bx	lr
   3d028:	ldr	r3, [pc, #176]	; 3d0e0 <__printf_chk@plt+0x38940>
   3d02c:	ldr	ip, [pc, #176]	; 3d0e4 <__printf_chk@plt+0x38944>
   3d030:	add	r3, pc, r3
   3d034:	push	{r4, r5, r6, r7, lr}
   3d038:	sub	sp, sp, #292	; 0x124
   3d03c:	ldr	r4, [r3, ip]
   3d040:	mov	r5, r1
   3d044:	add	r2, sp, #144	; 0x90
   3d048:	mov	r1, #0
   3d04c:	mov	r6, r0
   3d050:	ldr	r3, [r4]
   3d054:	str	r3, [sp, #284]	; 0x11c
   3d058:	bl	4374 <sigaction@plt>
   3d05c:	cmn	r0, #1
   3d060:	beq	3d0d4 <__printf_chk@plt+0x38934>
   3d064:	ldr	r0, [sp, #144]	; 0x90
   3d068:	cmp	r0, r5
   3d06c:	beq	3d0bc <__printf_chk@plt+0x3891c>
   3d070:	add	r7, sp, #4
   3d074:	mov	r1, #0
   3d078:	mov	r2, #140	; 0x8c
   3d07c:	mov	r0, r7
   3d080:	bl	3e70 <memset@plt>
   3d084:	add	r0, sp, #8
   3d088:	bl	4668 <sigemptyset@plt>
   3d08c:	cmp	r6, #14
   3d090:	mov	r0, r6
   3d094:	mov	r1, r7
   3d098:	mov	r2, #0
   3d09c:	movne	r3, #0
   3d0a0:	moveq	r3, #536870912	; 0x20000000
   3d0a4:	str	r5, [sp, #4]
   3d0a8:	str	r3, [sp, #136]	; 0x88
   3d0ac:	bl	4374 <sigaction@plt>
   3d0b0:	cmn	r0, #1
   3d0b4:	beq	3d0d4 <__printf_chk@plt+0x38934>
   3d0b8:	ldr	r0, [sp, #144]	; 0x90
   3d0bc:	ldr	r2, [sp, #284]	; 0x11c
   3d0c0:	ldr	r3, [r4]
   3d0c4:	cmp	r2, r3
   3d0c8:	bne	3d0dc <__printf_chk@plt+0x3893c>
   3d0cc:	add	sp, sp, #292	; 0x124
   3d0d0:	pop	{r4, r5, r6, r7, pc}
   3d0d4:	mvn	r0, #0
   3d0d8:	b	3d0bc <__printf_chk@plt+0x3891c>
   3d0dc:	bl	41b8 <__stack_chk_fail@plt>
   3d0e0:	andeq	r9, r3, r4, ror #21
   3d0e4:	andeq	r0, r0, r8, lsl #9
   3d0e8:	mov	r0, #0
   3d0ec:	bx	lr
   3d0f0:	cmp	r0, r1
   3d0f4:	beq	3d148 <__printf_chk@plt+0x389a8>
   3d0f8:	cmp	r0, #268435470	; 0x1000000e
   3d0fc:	ble	3d12c <__printf_chk@plt+0x3898c>
   3d100:	eor	r3, r0, r1
   3d104:	bic	r3, r3, #1044480	; 0xff000
   3d108:	bic	r3, r3, #4080	; 0xff0
   3d10c:	cmp	r3, #0
   3d110:	bne	3d140 <__printf_chk@plt+0x389a0>
   3d114:	ubfx	r0, r0, #12, #8
   3d118:	ubfx	r1, r1, #12, #8
   3d11c:	cmp	r0, r1
   3d120:	movgt	r0, #0
   3d124:	movle	r0, #1
   3d128:	bx	lr
   3d12c:	eor	r0, r0, r1
   3d130:	bics	r3, r0, #4080	; 0xff0
   3d134:	movne	r0, #0
   3d138:	moveq	r0, #1
   3d13c:	bx	lr
   3d140:	mov	r0, #0
   3d144:	bx	lr
   3d148:	mov	r0, #1
   3d14c:	bx	lr
   3d150:	push	{r3, lr}
   3d154:	bl	3b70 <OPENSSL_add_all_algorithms_noconf@plt>
   3d158:	bl	4524 <ENGINE_load_builtin_engines@plt>
   3d15c:	bl	3cf0 <ENGINE_register_all_complete@plt>
   3d160:	mov	r0, #0
   3d164:	pop	{r3, lr}
   3d168:	b	4284 <OPENSSL_config@plt>
   3d16c:	cmp	r1, #2
   3d170:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   3d174:	bls	3d2ec <__printf_chk@plt+0x38b4c>
   3d178:	ldrb	r4, [r0, #1]
   3d17c:	cmp	r3, #3
   3d180:	ldrb	r7, [r0]
   3d184:	sub	r1, r1, #3
   3d188:	ldrb	r8, [r0, #2]
   3d18c:	and	r5, r4, #15
   3d190:	and	r6, r7, #3
   3d194:	lsr	r9, r4, #4
   3d198:	lsr	r7, r7, #2
   3d19c:	add	r4, r0, #3
   3d1a0:	lsr	ip, r8, #6
   3d1a4:	add	r9, r9, r6, lsl #4
   3d1a8:	add	ip, ip, r5, lsl #2
   3d1ac:	and	r8, r8, #63	; 0x3f
   3d1b0:	bls	3d2e0 <__printf_chk@plt+0x38b40>
   3d1b4:	ldr	r5, [pc, #312]	; 3d2f4 <__printf_chk@plt+0x38b54>
   3d1b8:	mov	r6, #4
   3d1bc:	mov	sl, #0
   3d1c0:	add	r5, pc, r5
   3d1c4:	b	3d208 <__printf_chk@plt+0x38a68>
   3d1c8:	ldrb	ip, [r4]
   3d1cc:	cmp	r7, r3
   3d1d0:	ldrb	r9, [r4, #1]
   3d1d4:	mov	r6, r7
   3d1d8:	ldrb	r0, [r4, #2]
   3d1dc:	and	fp, ip, #3
   3d1e0:	and	r8, r9, #15
   3d1e4:	lsr	r7, ip, #2
   3d1e8:	lsr	r9, r9, #4
   3d1ec:	sub	r1, r1, #3
   3d1f0:	lsr	ip, r0, #6
   3d1f4:	add	r9, r9, fp, lsl #4
   3d1f8:	add	ip, ip, r8, lsl #2
   3d1fc:	add	r4, r4, #3
   3d200:	and	r8, r0, #63	; 0x3f
   3d204:	bhi	3d2e0 <__printf_chk@plt+0x38b40>
   3d208:	ldrb	r0, [r5, r7]
   3d20c:	cmp	r1, #2
   3d210:	ldrb	fp, [r5, r9]
   3d214:	add	r7, r6, #4
   3d218:	ldrb	r9, [r5, ip]
   3d21c:	mov	ip, r2
   3d220:	ldrb	r8, [r5, r8]
   3d224:	strb	r0, [ip, sl]!
   3d228:	mov	sl, r6
   3d22c:	strb	fp, [ip, #1]
   3d230:	mov	r0, r4
   3d234:	strb	r9, [ip, #2]
   3d238:	strb	r8, [ip, #3]
   3d23c:	bhi	3d1c8 <__printf_chk@plt+0x38a28>
   3d240:	cmp	r1, #0
   3d244:	beq	3d2c4 <__printf_chk@plt+0x38b24>
   3d248:	cmp	r1, #2
   3d24c:	ldrb	ip, [r0]
   3d250:	add	r4, r6, #4
   3d254:	ldrbeq	r0, [r0, #1]
   3d258:	movne	r5, #0
   3d25c:	movne	r0, r5
   3d260:	and	r7, ip, #3
   3d264:	andeq	r5, r0, #15
   3d268:	lsr	ip, ip, #2
   3d26c:	lsreq	r0, r0, #4
   3d270:	lsleq	r5, r5, #2
   3d274:	cmp	r3, r4
   3d278:	add	r7, r0, r7, lsl #4
   3d27c:	bcc	3d2e0 <__printf_chk@plt+0x38b40>
   3d280:	ldr	r0, [pc, #112]	; 3d2f8 <__printf_chk@plt+0x38b58>
   3d284:	cmp	r1, #1
   3d288:	mov	r1, r2
   3d28c:	add	r8, r6, #2
   3d290:	add	r0, pc, r0
   3d294:	ldrb	r9, [r0, ip]
   3d298:	ldrb	ip, [r0, r7]
   3d29c:	moveq	r0, #61	; 0x3d
   3d2a0:	ldrbne	r0, [r0, r5]
   3d2a4:	strb	r9, [r1, r6]!
   3d2a8:	strb	ip, [r1, #1]
   3d2ac:	addeq	r1, r6, #3
   3d2b0:	addne	r1, r6, #3
   3d2b4:	mov	r6, r4
   3d2b8:	strb	r0, [r2, r8]
   3d2bc:	mov	r0, #61	; 0x3d
   3d2c0:	strb	r0, [r2, r1]
   3d2c4:	cmp	r6, r3
   3d2c8:	bcs	3d2e0 <__printf_chk@plt+0x38b40>
   3d2cc:	mov	r0, r6
   3d2d0:	mov	r3, #0
   3d2d4:	strb	r3, [r2, r6]
   3d2d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   3d2dc:	bx	lr
   3d2e0:	mvn	r0, #0
   3d2e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   3d2e8:	bx	lr
   3d2ec:	mov	r6, #0
   3d2f0:	b	3d240 <__printf_chk@plt+0x38aa0>
   3d2f4:	andeq	r6, r2, ip, ror #7
   3d2f8:	andeq	r6, r2, ip, lsl r3
   3d2fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d300:	sub	sp, sp, #20
   3d304:	ldr	r3, [pc, #580]	; 3d550 <__printf_chk@plt+0x38db0>
   3d308:	mov	r9, r0
   3d30c:	mov	fp, r9
   3d310:	ldr	r7, [pc, #572]	; 3d554 <__printf_chk@plt+0x38db4>
   3d314:	add	r3, pc, r3
   3d318:	str	r3, [sp]
   3d31c:	ldr	r3, [pc, #564]	; 3d558 <__printf_chk@plt+0x38db8>
   3d320:	mov	r4, #0
   3d324:	ldrb	sl, [fp], #1
   3d328:	mov	r6, r1
   3d32c:	add	r3, pc, r3
   3d330:	str	r3, [sp, #4]
   3d334:	ldr	r3, [pc, #544]	; 3d55c <__printf_chk@plt+0x38dbc>
   3d338:	cmp	sl, #0
   3d33c:	mov	r8, r2
   3d340:	mov	r5, r4
   3d344:	add	r3, pc, r3
   3d348:	str	r3, [sp, #8]
   3d34c:	ldr	r3, [pc, #524]	; 3d560 <__printf_chk@plt+0x38dc0>
   3d350:	add	r7, pc, r7
   3d354:	add	r3, pc, r3
   3d358:	str	r3, [sp, #12]
   3d35c:	beq	3d3f0 <__printf_chk@plt+0x38c50>
   3d360:	bl	432c <__ctype_b_loc@plt>
   3d364:	lsl	r2, sl, #1
   3d368:	ldr	r0, [r0]
   3d36c:	ldrh	r2, [r0, r2]
   3d370:	tst	r2, #8192	; 0x2000
   3d374:	bne	3d3dc <__printf_chk@plt+0x38c3c>
   3d378:	cmp	sl, #61	; 0x3d
   3d37c:	beq	3d4f0 <__printf_chk@plt+0x38d50>
   3d380:	mov	r1, sl
   3d384:	mov	r0, r7
   3d388:	bl	474c <strchr@plt>
   3d38c:	cmp	r0, #0
   3d390:	beq	3d4dc <__printf_chk@plt+0x38d3c>
   3d394:	cmp	r4, #3
   3d398:	addls	pc, pc, r4, lsl #2
   3d39c:	b	3d3dc <__printf_chk@plt+0x38c3c>
   3d3a0:	b	3d444 <__printf_chk@plt+0x38ca4>
   3d3a4:	b	3d404 <__printf_chk@plt+0x38c64>
   3d3a8:	b	3d46c <__printf_chk@plt+0x38ccc>
   3d3ac:	b	3d3b0 <__printf_chk@plt+0x38c10>
   3d3b0:	cmp	r6, #0
   3d3b4:	beq	3d3d4 <__printf_chk@plt+0x38c34>
   3d3b8:	cmp	r5, r8
   3d3bc:	bcs	3d4dc <__printf_chk@plt+0x38d3c>
   3d3c0:	ldr	r1, [sp]
   3d3c4:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3d3c8:	ldrb	r2, [r6, r5]
   3d3cc:	orr	r0, r0, r2
   3d3d0:	strb	r0, [r6, r5]
   3d3d4:	add	r5, r5, #1
   3d3d8:	mov	r4, #0
   3d3dc:	mov	r9, fp
   3d3e0:	mov	fp, r9
   3d3e4:	ldrb	sl, [fp], #1
   3d3e8:	cmp	sl, #0
   3d3ec:	bne	3d360 <__printf_chk@plt+0x38bc0>
   3d3f0:	cmp	r4, #0
   3d3f4:	bne	3d4dc <__printf_chk@plt+0x38d3c>
   3d3f8:	mov	r0, r5
   3d3fc:	add	sp, sp, #20
   3d400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d404:	cmp	r6, #0
   3d408:	addeq	r5, r5, #1
   3d40c:	beq	3d43c <__printf_chk@plt+0x38c9c>
   3d410:	add	r4, r5, #1
   3d414:	cmp	r8, r4
   3d418:	bls	3d4dc <__printf_chk@plt+0x38d3c>
   3d41c:	ldr	r1, [sp, #8]
   3d420:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3d424:	ldrb	r1, [r6, r5]
   3d428:	lsl	r2, r0, #4
   3d42c:	orr	r0, r1, r0, asr #4
   3d430:	strb	r0, [r6, r5]
   3d434:	mov	r5, r4
   3d438:	strb	r2, [r6, r4]
   3d43c:	mov	r4, #2
   3d440:	b	3d3dc <__printf_chk@plt+0x38c3c>
   3d444:	cmp	r6, #0
   3d448:	beq	3d4e8 <__printf_chk@plt+0x38d48>
   3d44c:	cmp	r5, r8
   3d450:	bcs	3d4dc <__printf_chk@plt+0x38d3c>
   3d454:	ldr	r1, [sp, #12]
   3d458:	mov	r4, #1
   3d45c:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3d460:	lsl	r0, r0, #2
   3d464:	strb	r0, [r6, r5]
   3d468:	b	3d3dc <__printf_chk@plt+0x38c3c>
   3d46c:	cmp	r6, #0
   3d470:	addeq	r5, r5, #1
   3d474:	beq	3d4a4 <__printf_chk@plt+0x38d04>
   3d478:	add	r4, r5, #1
   3d47c:	cmp	r8, r4
   3d480:	bls	3d4dc <__printf_chk@plt+0x38d3c>
   3d484:	ldr	r1, [sp, #4]
   3d488:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3d48c:	ldrb	r1, [r6, r5]
   3d490:	lsl	r2, r0, #6
   3d494:	orr	r0, r1, r0, asr #2
   3d498:	strb	r0, [r6, r5]
   3d49c:	mov	r5, r4
   3d4a0:	strb	r2, [r6, r4]
   3d4a4:	mov	r4, #3
   3d4a8:	b	3d3dc <__printf_chk@plt+0x38c3c>
   3d4ac:	lsl	r3, r3, #1
   3d4b0:	ldrh	r3, [r0, r3]
   3d4b4:	tst	r3, #8192	; 0x2000
   3d4b8:	beq	3d4dc <__printf_chk@plt+0x38d3c>
   3d4bc:	ldrb	r3, [r2], #1
   3d4c0:	cmp	r3, #0
   3d4c4:	bne	3d4ac <__printf_chk@plt+0x38d0c>
   3d4c8:	cmp	r6, #0
   3d4cc:	beq	3d3f8 <__printf_chk@plt+0x38c58>
   3d4d0:	ldrb	r3, [r6, r5]
   3d4d4:	cmp	r3, #0
   3d4d8:	beq	3d3f8 <__printf_chk@plt+0x38c58>
   3d4dc:	mvn	r0, #0
   3d4e0:	add	sp, sp, #20
   3d4e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d4e8:	mov	r4, #1
   3d4ec:	b	3d3dc <__printf_chk@plt+0x38c3c>
   3d4f0:	add	r2, r9, #2
   3d4f4:	ldrb	r3, [r9, #1]
   3d4f8:	cmp	r4, #3
   3d4fc:	addls	pc, pc, r4, lsl #2
   3d500:	b	3d3f8 <__printf_chk@plt+0x38c58>
   3d504:	b	3d4dc <__printf_chk@plt+0x38d3c>
   3d508:	b	3d4dc <__printf_chk@plt+0x38d3c>
   3d50c:	b	3d514 <__printf_chk@plt+0x38d74>
   3d510:	b	3d4c0 <__printf_chk@plt+0x38d20>
   3d514:	cmp	r3, #0
   3d518:	bne	3d52c <__printf_chk@plt+0x38d8c>
   3d51c:	b	3d4dc <__printf_chk@plt+0x38d3c>
   3d520:	ldrb	r3, [r2], #1
   3d524:	cmp	r3, #0
   3d528:	beq	3d4dc <__printf_chk@plt+0x38d3c>
   3d52c:	lsl	r1, r3, #1
   3d530:	ldrh	r1, [r0, r1]
   3d534:	tst	r1, #8192	; 0x2000
   3d538:	bne	3d520 <__printf_chk@plt+0x38d80>
   3d53c:	cmp	r3, #61	; 0x3d
   3d540:	bne	3d4dc <__printf_chk@plt+0x38d3c>
   3d544:	ldrb	r3, [r2]
   3d548:	add	r2, r2, #1
   3d54c:	b	3d4c0 <__printf_chk@plt+0x38d20>
   3d550:	muleq	r2, r8, r2
   3d554:	andeq	r6, r2, ip, asr r2
   3d558:	andeq	r6, r2, r0, lsl #5
   3d55c:	andeq	r6, r2, r8, ror #4
   3d560:	andeq	r6, r2, r8, asr r2
   3d564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d568:	sub	sp, sp, #4224	; 0x1080
   3d56c:	ldr	lr, [pc, #372]	; 3d6e8 <__printf_chk@plt+0x38f48>
   3d570:	sub	sp, sp, #36	; 0x24
   3d574:	mov	r6, r0
   3d578:	mov	r9, r1
   3d57c:	add	lr, pc, lr
   3d580:	mov	sl, r2
   3d584:	ldr	r5, [pc, #352]	; 3d6ec <__printf_chk@plt+0x38f4c>
   3d588:	add	r7, sp, #4160	; 0x1040
   3d58c:	ldm	lr!, {r0, r1, r2, r3}
   3d590:	add	r7, r7, #60	; 0x3c
   3d594:	ldr	r8, [pc, #340]	; 3d6f0 <__printf_chk@plt+0x38f50>
   3d598:	add	r5, pc, r5
   3d59c:	mov	ip, r7
   3d5a0:	add	r4, sp, #52	; 0x34
   3d5a4:	mov	fp, #64	; 0x40
   3d5a8:	ldr	r8, [r5, r8]
   3d5ac:	mov	r5, fp
   3d5b0:	stmia	ip!, {r0, r1, r2, r3}
   3d5b4:	ldm	lr, {r0, r1, r2, r3}
   3d5b8:	ldr	lr, [r8]
   3d5bc:	str	r8, [sp, #12]
   3d5c0:	stm	ip, {r0, r1, r2, r3}
   3d5c4:	add	r1, sp, #8192	; 0x2000
   3d5c8:	mov	r0, r4
   3d5cc:	str	lr, [r1, #-3940]	; 0xfffff09c
   3d5d0:	bl	3e378 <__printf_chk@plt+0x39bd8>
   3d5d4:	mov	r0, r4
   3d5d8:	mov	r1, r9
   3d5dc:	mov	r3, r6
   3d5e0:	str	fp, [sp]
   3d5e4:	mov	r2, fp
   3d5e8:	bl	3e510 <__printf_chk@plt+0x39d70>
   3d5ec:	mov	r0, r4
   3d5f0:	mov	r1, r9
   3d5f4:	mov	r2, #64	; 0x40
   3d5f8:	bl	3e3e0 <__printf_chk@plt+0x39c40>
   3d5fc:	mov	r0, r4
   3d600:	mov	r1, r6
   3d604:	mov	r2, #64	; 0x40
   3d608:	bl	3e3e0 <__printf_chk@plt+0x39c40>
   3d60c:	subs	r5, r5, #1
   3d610:	bne	3d5ec <__printf_chk@plt+0x38e4c>
   3d614:	add	r9, sp, #16
   3d618:	add	r3, sp, #4224	; 0x1080
   3d61c:	movw	r2, #61298	; 0xef72
   3d620:	add	r3, r3, #32
   3d624:	movt	r2, #65535	; 0xffff
   3d628:	add	r6, sp, #48	; 0x30
   3d62c:	add	fp, sp, #18
   3d630:	mov	r8, r9
   3d634:	strh	r5, [r3, r2]
   3d638:	mov	r0, r7
   3d63c:	mov	r1, #32
   3d640:	mov	r2, fp
   3d644:	bl	3e394 <__printf_chk@plt+0x39bf4>
   3d648:	str	r0, [r8, #4]!
   3d64c:	cmp	r8, r6
   3d650:	bne	3d638 <__printf_chk@plt+0x38e98>
   3d654:	add	fp, sp, #20
   3d658:	mov	r5, #64	; 0x40
   3d65c:	mov	r0, r4
   3d660:	mov	r1, fp
   3d664:	mov	r2, #4
   3d668:	bl	3e7a8 <__printf_chk@plt+0x3a008>
   3d66c:	subs	r5, r5, #1
   3d670:	bne	3d65c <__printf_chk@plt+0x38ebc>
   3d674:	ldr	r3, [r9, #4]!
   3d678:	cmp	r9, r6
   3d67c:	lsr	r2, r3, #24
   3d680:	lsr	r1, r3, #16
   3d684:	strb	r2, [sl, #3]
   3d688:	lsr	r2, r3, #8
   3d68c:	strb	r1, [sl, #2]
   3d690:	strb	r2, [sl, #1]
   3d694:	strb	r3, [sl], #4
   3d698:	bne	3d674 <__printf_chk@plt+0x38ed4>
   3d69c:	mov	r0, r7
   3d6a0:	mov	r1, #32
   3d6a4:	bl	4160c <__printf_chk@plt+0x3ce6c>
   3d6a8:	add	r8, sp, #8192	; 0x2000
   3d6ac:	mov	r0, fp
   3d6b0:	mov	r1, #32
   3d6b4:	bl	4160c <__printf_chk@plt+0x3ce6c>
   3d6b8:	mov	r0, r4
   3d6bc:	movw	r1, #4168	; 0x1048
   3d6c0:	bl	4160c <__printf_chk@plt+0x3ce6c>
   3d6c4:	ldr	r2, [r8, #-3940]	; 0xfffff09c
   3d6c8:	ldr	r8, [sp, #12]
   3d6cc:	ldr	r3, [r8]
   3d6d0:	cmp	r2, r3
   3d6d4:	bne	3d6e4 <__printf_chk@plt+0x38f44>
   3d6d8:	add	sp, sp, #4224	; 0x1080
   3d6dc:	add	sp, sp, #36	; 0x24
   3d6e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d6e4:	bl	41b8 <__stack_chk_fail@plt>
   3d6e8:	andeq	r6, r2, r4, ror r0
   3d6ec:	andeq	r9, r3, ip, ror r5
   3d6f0:	andeq	r0, r0, r8, lsl #9
   3d6f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d6f8:	sub	sp, sp, #252	; 0xfc
   3d6fc:	ldr	r5, [pc, #716]	; 3d9d0 <__printf_chk@plt+0x39230>
   3d700:	mov	r4, r1
   3d704:	str	r0, [sp, #4]
   3d708:	mov	ip, r3
   3d70c:	ldr	r0, [pc, #704]	; 3d9d4 <__printf_chk@plt+0x39234>
   3d710:	add	r5, pc, r5
   3d714:	ldr	r1, [sp, #288]	; 0x120
   3d718:	mov	r8, r2
   3d71c:	ldr	sl, [sp, #296]	; 0x128
   3d720:	mov	r3, r5
   3d724:	str	r1, [sp, #36]	; 0x24
   3d728:	cmp	sl, #0
   3d72c:	ldr	r0, [r5, r0]
   3d730:	ldr	r3, [r0]
   3d734:	str	r0, [sp, #40]	; 0x28
   3d738:	str	r3, [sp, #244]	; 0xf4
   3d73c:	beq	3d9c4 <__printf_chk@plt+0x39224>
   3d740:	sub	r3, ip, #1
   3d744:	cmp	r4, #0
   3d748:	cmpne	r3, #1048576	; 0x100000
   3d74c:	movcc	r2, #0
   3d750:	movcs	r2, #1
   3d754:	str	r2, [sp, #8]
   3d758:	bcs	3d9c4 <__printf_chk@plt+0x39224>
   3d75c:	ldr	r3, [sp, #292]	; 0x124
   3d760:	sub	r7, r3, #1
   3d764:	cmp	r7, #1024	; 0x400
   3d768:	bcs	3d9c4 <__printf_chk@plt+0x39224>
   3d76c:	add	r0, ip, #4
   3d770:	str	r0, [sp, #16]
   3d774:	ldr	r1, [sp, #16]
   3d778:	mov	r0, #1
   3d77c:	str	ip, [sp]
   3d780:	bl	4380 <calloc@plt>
   3d784:	ldr	ip, [sp]
   3d788:	cmp	r0, #0
   3d78c:	str	r0, [sp, #12]
   3d790:	beq	3d9c4 <__printf_chk@plt+0x39224>
   3d794:	ldr	r1, [sp, #292]	; 0x124
   3d798:	add	r2, r0, ip
   3d79c:	str	r2, [sp, #20]
   3d7a0:	add	r9, sp, #116	; 0x74
   3d7a4:	add	fp, r1, #31
   3d7a8:	add	r6, sp, #180	; 0xb4
   3d7ac:	add	r5, sp, #84	; 0x54
   3d7b0:	lsr	fp, fp, #5
   3d7b4:	add	r0, fp, r7
   3d7b8:	sub	r3, fp, #1
   3d7bc:	mov	r1, fp
   3d7c0:	str	r3, [sp, #44]	; 0x2c
   3d7c4:	bl	41ad0 <__printf_chk@plt+0x3d330>
   3d7c8:	ldr	ip, [sp]
   3d7cc:	mov	r1, r8
   3d7d0:	mov	r2, ip
   3d7d4:	mov	r7, r0
   3d7d8:	ldr	r0, [sp, #12]
   3d7dc:	bl	43f8 <memcpy@plt>
   3d7e0:	mov	r2, r4
   3d7e4:	ldr	r1, [sp, #4]
   3d7e8:	mov	r0, r9
   3d7ec:	ldr	r3, [sp, #8]
   3d7f0:	add	r4, sp, #52	; 0x34
   3d7f4:	bl	29878 <__printf_chk@plt+0x250d8>
   3d7f8:	ldr	ip, [sp]
   3d7fc:	ldr	r1, [sp, #292]	; 0x124
   3d800:	ldr	r0, [sp, #12]
   3d804:	add	r2, ip, #1
   3d808:	add	r3, ip, #2
   3d80c:	add	ip, ip, #3
   3d810:	add	r2, r0, r2
   3d814:	add	r3, r0, r3
   3d818:	str	r2, [sp, #24]
   3d81c:	add	ip, r0, ip
   3d820:	mov	r2, #1
   3d824:	str	r3, [sp, #28]
   3d828:	str	ip, [sp, #32]
   3d82c:	str	r1, [sp, #8]
   3d830:	str	r2, [sp, #4]
   3d834:	ldr	r0, [sp, #4]
   3d838:	ldr	r1, [sp, #20]
   3d83c:	lsr	r3, r0, #24
   3d840:	lsr	r2, r0, #16
   3d844:	strb	r3, [r1]
   3d848:	lsr	r3, r0, #8
   3d84c:	ldr	r1, [sp, #28]
   3d850:	ldr	r0, [sp, #24]
   3d854:	strb	r2, [r0]
   3d858:	mov	r0, r6
   3d85c:	strb	r3, [r1]
   3d860:	ldr	r2, [sp, #4]
   3d864:	ldr	r3, [sp, #32]
   3d868:	ldr	r1, [sp, #12]
   3d86c:	strb	r2, [r3]
   3d870:	mov	r3, #0
   3d874:	ldr	r2, [sp, #16]
   3d878:	bl	29878 <__printf_chk@plt+0x250d8>
   3d87c:	mov	r0, r9
   3d880:	mov	r1, r6
   3d884:	mov	r2, r5
   3d888:	bl	3d564 <__printf_chk@plt+0x38dc4>
   3d88c:	mov	lr, r5
   3d890:	ldm	lr!, {r0, r1, r2, r3}
   3d894:	mov	ip, r4
   3d898:	cmp	sl, #1
   3d89c:	movhi	r8, #1
   3d8a0:	stmia	ip!, {r0, r1, r2, r3}
   3d8a4:	ldm	lr, {r0, r1, r2, r3}
   3d8a8:	stm	ip, {r0, r1, r2, r3}
   3d8ac:	bls	3d900 <__printf_chk@plt+0x39160>
   3d8b0:	mov	r3, #0
   3d8b4:	mov	r1, r5
   3d8b8:	mov	r2, #32
   3d8bc:	mov	r0, r6
   3d8c0:	bl	29878 <__printf_chk@plt+0x250d8>
   3d8c4:	mov	r0, r9
   3d8c8:	mov	r1, r6
   3d8cc:	mov	r2, r5
   3d8d0:	bl	3d564 <__printf_chk@plt+0x38dc4>
   3d8d4:	mov	r3, #0
   3d8d8:	ldrb	r2, [r4, r3]
   3d8dc:	ldrb	r1, [r5, r3]
   3d8e0:	eor	r2, r1, r2
   3d8e4:	strb	r2, [r4, r3]
   3d8e8:	add	r3, r3, #1
   3d8ec:	cmp	r3, #32
   3d8f0:	bne	3d8d8 <__printf_chk@plt+0x39138>
   3d8f4:	add	r8, r8, #1
   3d8f8:	cmp	r8, sl
   3d8fc:	bne	3d8b0 <__printf_chk@plt+0x39110>
   3d900:	ldr	r0, [sp, #8]
   3d904:	cmp	r7, r0
   3d908:	movcs	r7, r0
   3d90c:	cmp	r7, #0
   3d910:	moveq	r3, r7
   3d914:	beq	3d96c <__printf_chk@plt+0x391cc>
   3d918:	ldr	r2, [sp, #4]
   3d91c:	ldr	r3, [sp, #292]	; 0x124
   3d920:	sub	r1, r2, #1
   3d924:	cmp	r3, r1
   3d928:	bls	3d9bc <__printf_chk@plt+0x3921c>
   3d92c:	ldr	r0, [sp, #44]	; 0x2c
   3d930:	mov	r3, #0
   3d934:	ldr	ip, [sp, #36]	; 0x24
   3d938:	add	r2, r0, r2
   3d93c:	ldr	lr, [sp, #292]	; 0x124
   3d940:	b	3d958 <__printf_chk@plt+0x391b8>
   3d944:	cmp	lr, r2
   3d948:	add	r0, r2, fp
   3d94c:	bls	3d96c <__printf_chk@plt+0x391cc>
   3d950:	mov	r1, r2
   3d954:	mov	r2, r0
   3d958:	ldrb	r0, [r4, r3]
   3d95c:	add	r3, r3, #1
   3d960:	cmp	r3, r7
   3d964:	strb	r0, [ip, r1]
   3d968:	bne	3d944 <__printf_chk@plt+0x391a4>
   3d96c:	ldr	r1, [sp, #8]
   3d970:	ldr	r2, [sp, #4]
   3d974:	subs	r1, r1, r3
   3d978:	str	r1, [sp, #8]
   3d97c:	add	r2, r2, #1
   3d980:	str	r2, [sp, #4]
   3d984:	bne	3d834 <__printf_chk@plt+0x39094>
   3d988:	mov	r0, r4
   3d98c:	mov	r1, #32
   3d990:	bl	4160c <__printf_chk@plt+0x3ce6c>
   3d994:	ldr	r0, [sp, #12]
   3d998:	bl	3bdc <free@plt>
   3d99c:	ldr	r0, [sp, #8]
   3d9a0:	ldr	r1, [sp, #40]	; 0x28
   3d9a4:	ldr	r2, [sp, #244]	; 0xf4
   3d9a8:	ldr	r3, [r1]
   3d9ac:	cmp	r2, r3
   3d9b0:	bne	3d9cc <__printf_chk@plt+0x3922c>
   3d9b4:	add	sp, sp, #252	; 0xfc
   3d9b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d9bc:	mov	r3, #0
   3d9c0:	b	3d96c <__printf_chk@plt+0x391cc>
   3d9c4:	mvn	r0, #0
   3d9c8:	b	3d9a0 <__printf_chk@plt+0x39200>
   3d9cc:	bl	41b8 <__stack_chk_fail@plt>
   3d9d0:	andeq	r9, r3, r4, lsl #8
   3d9d4:	andeq	r0, r0, r8, lsl #9
   3d9d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   3d9dc:	mov	r3, #4096	; 0x1000
   3d9e0:	sub	sp, sp, #8
   3d9e4:	ldr	r3, [r0, r3]
   3d9e8:	ldr	r5, [r1]
   3d9ec:	str	r2, [sp]
   3d9f0:	movw	r2, #4100	; 0x1004
   3d9f4:	eor	r5, r5, r3
   3d9f8:	ldr	sl, [sp]
   3d9fc:	ubfx	r7, r5, #16, #8
   3da00:	ldr	r6, [r0, r2]
   3da04:	lsr	ip, r5, #24
   3da08:	ubfx	r2, r5, #8, #8
   3da0c:	add	r7, r7, #256	; 0x100
   3da10:	ldr	r4, [sl]
   3da14:	add	r2, r2, #512	; 0x200
   3da18:	uxtb	r3, r5
   3da1c:	ldr	r7, [r0, r7, lsl #2]
   3da20:	add	r3, r3, #768	; 0x300
   3da24:	ldr	ip, [r0, ip, lsl #2]
   3da28:	eor	r6, r6, r4
   3da2c:	ldr	r4, [r0, r2, lsl #2]
   3da30:	movw	r2, #4104	; 0x1008
   3da34:	ldr	r3, [r0, r3, lsl #2]
   3da38:	add	ip, r7, ip
   3da3c:	eor	ip, ip, r4
   3da40:	ldr	r2, [r0, r2]
   3da44:	add	ip, ip, r3
   3da48:	movw	r3, #4108	; 0x100c
   3da4c:	eor	r6, r6, ip
   3da50:	eor	r5, r5, r2
   3da54:	ubfx	ip, r6, #16, #8
   3da58:	ubfx	r4, r6, #8, #8
   3da5c:	add	ip, ip, #256	; 0x100
   3da60:	lsr	r2, r6, #24
   3da64:	add	r4, r4, #512	; 0x200
   3da68:	uxtb	r7, r6
   3da6c:	ldr	r9, [r0, ip, lsl #2]
   3da70:	add	r7, r7, #768	; 0x300
   3da74:	ldr	r2, [r0, r2, lsl #2]
   3da78:	movw	ip, #4112	; 0x1010
   3da7c:	ldr	r8, [r0, r4, lsl #2]
   3da80:	movw	r4, #4116	; 0x1014
   3da84:	ldr	r7, [r0, r7, lsl #2]
   3da88:	add	r2, r9, r2
   3da8c:	eor	r2, r2, r8
   3da90:	ldr	r3, [r0, r3]
   3da94:	add	r2, r2, r7
   3da98:	ldr	r7, [r0, ip]
   3da9c:	eor	r5, r5, r2
   3daa0:	eor	r6, r6, r3
   3daa4:	ubfx	r8, r5, #16, #8
   3daa8:	ubfx	r2, r5, #8, #8
   3daac:	lsr	r3, r5, #24
   3dab0:	add	r8, r8, #256	; 0x100
   3dab4:	add	r2, r2, #512	; 0x200
   3dab8:	uxtb	ip, r5
   3dabc:	ldr	r8, [r0, r8, lsl #2]
   3dac0:	add	ip, ip, #768	; 0x300
   3dac4:	ldr	r3, [r0, r3, lsl #2]
   3dac8:	eor	r5, r5, r7
   3dacc:	ldr	r7, [r0, r2, lsl #2]
   3dad0:	movw	r2, #4120	; 0x1018
   3dad4:	ldr	ip, [r0, ip, lsl #2]
   3dad8:	add	r3, r8, r3
   3dadc:	eor	r3, r3, r7
   3dae0:	ldr	r9, [r0, r2]
   3dae4:	add	r3, r3, ip
   3dae8:	ldr	r7, [r0, r4]
   3daec:	eor	r6, r6, r3
   3daf0:	add	r4, r4, #8
   3daf4:	ubfx	r3, r6, #16, #8
   3daf8:	ubfx	r2, r6, #8, #8
   3dafc:	lsr	r8, r6, #24
   3db00:	add	r3, r3, #256	; 0x100
   3db04:	add	r2, r2, #512	; 0x200
   3db08:	uxtb	ip, r6
   3db0c:	ldr	r8, [r0, r8, lsl #2]
   3db10:	add	ip, ip, #768	; 0x300
   3db14:	ldr	r3, [r0, r3, lsl #2]
   3db18:	eor	r6, r6, r7
   3db1c:	ldr	r7, [r0, r2, lsl #2]
   3db20:	movw	r2, #4128	; 0x1020
   3db24:	ldr	ip, [r0, ip, lsl #2]
   3db28:	add	r3, r3, r8
   3db2c:	eor	r3, r3, r7
   3db30:	ldr	fp, [r0, r4]
   3db34:	add	r3, r3, ip
   3db38:	ldr	r4, [r0, r2]
   3db3c:	eor	r5, r5, r3
   3db40:	add	r2, r2, #4
   3db44:	ubfx	r8, r5, #16, #8
   3db48:	ubfx	r3, r5, #8, #8
   3db4c:	lsr	r7, r5, #24
   3db50:	add	r8, r8, #256	; 0x100
   3db54:	add	r3, r3, #512	; 0x200
   3db58:	uxtb	ip, r5
   3db5c:	ldr	r8, [r0, r8, lsl #2]
   3db60:	add	ip, ip, #768	; 0x300
   3db64:	ldr	r7, [r0, r7, lsl #2]
   3db68:	eor	r5, r5, r9
   3db6c:	ldr	sl, [r0, r3, lsl #2]
   3db70:	movw	r9, #4136	; 0x1028
   3db74:	ldr	r3, [r0, ip, lsl #2]
   3db78:	add	r7, r8, r7
   3db7c:	eor	sl, r7, sl
   3db80:	ldr	ip, [r0, r2]
   3db84:	add	r3, sl, r3
   3db88:	ldr	r2, [r0, r9]
   3db8c:	eor	r3, r6, r3
   3db90:	movw	r6, #4140	; 0x102c
   3db94:	ubfx	r9, r3, #16, #8
   3db98:	ubfx	sl, r3, #8, #8
   3db9c:	lsr	r8, r3, #24
   3dba0:	add	r9, r9, #256	; 0x100
   3dba4:	uxtb	r7, r3
   3dba8:	add	sl, sl, #512	; 0x200
   3dbac:	ldr	r9, [r0, r9, lsl #2]
   3dbb0:	add	r7, r7, #768	; 0x300
   3dbb4:	ldr	r8, [r0, r8, lsl #2]
   3dbb8:	eor	r3, r3, fp
   3dbbc:	ldr	sl, [r0, sl, lsl #2]
   3dbc0:	ldr	r7, [r0, r7, lsl #2]
   3dbc4:	add	r8, r9, r8
   3dbc8:	eor	r8, r8, sl
   3dbcc:	ldr	r6, [r0, r6]
   3dbd0:	add	r8, r8, r7
   3dbd4:	movw	r7, #4144	; 0x1030
   3dbd8:	eor	r5, r5, r8
   3dbdc:	ldr	fp, [r0, r7]
   3dbe0:	ubfx	r9, r5, #16, #8
   3dbe4:	ubfx	sl, r5, #8, #8
   3dbe8:	lsr	r8, r5, #24
   3dbec:	add	r9, r9, #256	; 0x100
   3dbf0:	add	sl, sl, #512	; 0x200
   3dbf4:	uxtb	r7, r5
   3dbf8:	ldr	r9, [r0, r9, lsl #2]
   3dbfc:	eor	r4, r5, r4
   3dc00:	ldr	r8, [r0, r8, lsl #2]
   3dc04:	add	r7, r7, #768	; 0x300
   3dc08:	ldr	r5, [r0, sl, lsl #2]
   3dc0c:	add	r8, r9, r8
   3dc10:	ldr	r7, [r0, r7, lsl #2]
   3dc14:	eor	r8, r8, r5
   3dc18:	movw	r5, #4148	; 0x1034
   3dc1c:	ldr	r5, [r0, r5]
   3dc20:	add	r8, r8, r7
   3dc24:	eor	r3, r3, r8
   3dc28:	movw	r7, #4152	; 0x1038
   3dc2c:	ubfx	r9, r3, #8, #8
   3dc30:	eor	ip, r3, ip
   3dc34:	str	r5, [sp, #4]
   3dc38:	ubfx	r5, r3, #16, #8
   3dc3c:	add	r5, r5, #256	; 0x100
   3dc40:	lsr	r8, r3, #24
   3dc44:	add	r9, r9, #512	; 0x200
   3dc48:	uxtb	r3, r3
   3dc4c:	ldr	sl, [r0, r5, lsl #2]
   3dc50:	add	r3, r3, #768	; 0x300
   3dc54:	ldr	r8, [r0, r8, lsl #2]
   3dc58:	ldr	r9, [r0, r9, lsl #2]
   3dc5c:	ldr	r3, [r0, r3, lsl #2]
   3dc60:	add	sl, sl, r8
   3dc64:	eor	sl, sl, r9
   3dc68:	ldr	r7, [r0, r7]
   3dc6c:	add	r5, sl, r3
   3dc70:	movw	r8, #4156	; 0x103c
   3dc74:	eor	r5, r4, r5
   3dc78:	ldr	r8, [r0, r8]
   3dc7c:	ubfx	r9, r5, #16, #8
   3dc80:	ubfx	sl, r5, #8, #8
   3dc84:	lsr	r3, r5, #24
   3dc88:	add	r9, r9, #256	; 0x100
   3dc8c:	eor	r2, r5, r2
   3dc90:	add	sl, sl, #512	; 0x200
   3dc94:	uxtb	r5, r5
   3dc98:	ldr	r3, [r0, r3, lsl #2]
   3dc9c:	ldr	r9, [r0, r9, lsl #2]
   3dca0:	add	r5, r5, #768	; 0x300
   3dca4:	ldr	r4, [r0, sl, lsl #2]
   3dca8:	mov	sl, #4160	; 0x1040
   3dcac:	ldr	r5, [r0, r5, lsl #2]
   3dcb0:	add	r9, r9, r3
   3dcb4:	eor	r3, r9, r4
   3dcb8:	ldr	r4, [r0, sl]
   3dcbc:	add	r3, r3, r5
   3dcc0:	add	sl, sl, #4
   3dcc4:	eor	ip, ip, r3
   3dcc8:	ubfx	r5, ip, #16, #8
   3dccc:	ubfx	r9, ip, #8, #8
   3dcd0:	lsr	r3, ip, #24
   3dcd4:	add	r5, r5, #256	; 0x100
   3dcd8:	eor	r6, ip, r6
   3dcdc:	add	r9, r9, #512	; 0x200
   3dce0:	uxtb	ip, ip
   3dce4:	ldr	r3, [r0, r3, lsl #2]
   3dce8:	ldr	r5, [r0, r5, lsl #2]
   3dcec:	add	ip, ip, #768	; 0x300
   3dcf0:	ldr	r9, [r0, r9, lsl #2]
   3dcf4:	ldr	ip, [r0, ip, lsl #2]
   3dcf8:	add	r5, r5, r3
   3dcfc:	eor	r9, r5, r9
   3dd00:	ldr	r3, [r0, sl]
   3dd04:	add	r9, r9, ip
   3dd08:	ldr	sl, [sp, #4]
   3dd0c:	eor	r2, r2, r9
   3dd10:	ubfx	r5, r2, #16, #8
   3dd14:	ubfx	r9, r2, #8, #8
   3dd18:	lsr	ip, r2, #24
   3dd1c:	add	r5, r5, #256	; 0x100
   3dd20:	eor	fp, r2, fp
   3dd24:	add	r9, r9, #512	; 0x200
   3dd28:	uxtb	r2, r2
   3dd2c:	ldr	ip, [r0, ip, lsl #2]
   3dd30:	ldr	r5, [r0, r5, lsl #2]
   3dd34:	add	r2, r2, #768	; 0x300
   3dd38:	ldr	r9, [r0, r9, lsl #2]
   3dd3c:	ldr	r2, [r0, r2, lsl #2]
   3dd40:	add	r5, r5, ip
   3dd44:	eor	r9, r5, r9
   3dd48:	add	r9, r9, r2
   3dd4c:	eor	r6, r6, r9
   3dd50:	ubfx	r5, r6, #16, #8
   3dd54:	ubfx	r9, r6, #8, #8
   3dd58:	lsr	ip, r6, #24
   3dd5c:	add	r5, r5, #256	; 0x100
   3dd60:	uxtb	r2, r6
   3dd64:	add	r9, r9, #512	; 0x200
   3dd68:	ldr	r5, [r0, r5, lsl #2]
   3dd6c:	add	r2, r2, #768	; 0x300
   3dd70:	ldr	ip, [r0, ip, lsl #2]
   3dd74:	eor	r6, r6, sl
   3dd78:	ldr	r9, [r0, r9, lsl #2]
   3dd7c:	ldr	r2, [r0, r2, lsl #2]
   3dd80:	add	ip, r5, ip
   3dd84:	eor	ip, ip, r9
   3dd88:	add	ip, ip, r2
   3dd8c:	eor	fp, fp, ip
   3dd90:	ubfx	r5, fp, #16, #8
   3dd94:	ubfx	r9, fp, #8, #8
   3dd98:	lsr	ip, fp, #24
   3dd9c:	add	r5, r5, #256	; 0x100
   3dda0:	add	r9, r9, #512	; 0x200
   3dda4:	uxtb	r2, fp
   3dda8:	ldr	r5, [r0, r5, lsl #2]
   3ddac:	add	r2, r2, #768	; 0x300
   3ddb0:	ldr	ip, [r0, ip, lsl #2]
   3ddb4:	eor	fp, fp, r7
   3ddb8:	ldr	r7, [r0, r9, lsl #2]
   3ddbc:	ldr	r2, [r0, r2, lsl #2]
   3ddc0:	add	ip, r5, ip
   3ddc4:	eor	ip, ip, r7
   3ddc8:	add	ip, ip, r2
   3ddcc:	eor	r6, r6, ip
   3ddd0:	ubfx	r7, r6, #16, #8
   3ddd4:	ubfx	ip, r6, #8, #8
   3ddd8:	lsr	r5, r6, #24
   3dddc:	add	r7, r7, #256	; 0x100
   3dde0:	uxtb	r2, r6
   3dde4:	add	ip, ip, #512	; 0x200
   3dde8:	ldr	r5, [r0, r5, lsl #2]
   3ddec:	add	r2, r2, #768	; 0x300
   3ddf0:	ldr	r7, [r0, r7, lsl #2]
   3ddf4:	eor	r8, r6, r8
   3ddf8:	ldr	ip, [r0, ip, lsl #2]
   3ddfc:	ldr	r2, [r0, r2, lsl #2]
   3de00:	add	r7, r7, r5
   3de04:	eor	r7, r7, ip
   3de08:	add	r7, r7, r2
   3de0c:	eor	r7, fp, r7
   3de10:	ubfx	r5, r7, #16, #8
   3de14:	ubfx	r6, r7, #8, #8
   3de18:	lsr	r2, r7, #24
   3de1c:	add	r5, r5, #256	; 0x100
   3de20:	add	r6, r6, #512	; 0x200
   3de24:	uxtb	ip, r7
   3de28:	ldr	r5, [r0, r5, lsl #2]
   3de2c:	add	ip, ip, #768	; 0x300
   3de30:	ldr	r2, [r0, r2, lsl #2]
   3de34:	eor	r7, r7, r4
   3de38:	ldr	r4, [r0, r6, lsl #2]
   3de3c:	ldr	ip, [r0, ip, lsl #2]
   3de40:	add	r2, r5, r2
   3de44:	eor	r2, r2, r4
   3de48:	add	r2, r2, ip
   3de4c:	eor	r8, r8, r2
   3de50:	ubfx	r5, r8, #16, #8
   3de54:	ubfx	ip, r8, #8, #8
   3de58:	lsr	r4, r8, #24
   3de5c:	add	r5, r5, #256	; 0x100
   3de60:	add	ip, ip, #512	; 0x200
   3de64:	uxtb	r2, r8
   3de68:	ldr	r5, [r0, r5, lsl #2]
   3de6c:	add	r2, r2, #768	; 0x300
   3de70:	ldr	r4, [r0, r4, lsl #2]
   3de74:	eor	r8, r8, r3
   3de78:	ldr	ip, [r0, ip, lsl #2]
   3de7c:	add	r3, r5, r4
   3de80:	ldr	r2, [r0, r2, lsl #2]
   3de84:	eor	r3, r3, ip
   3de88:	str	r8, [r1]
   3de8c:	ldr	ip, [sp]
   3de90:	add	r3, r3, r2
   3de94:	eor	r7, r7, r3
   3de98:	str	r7, [ip]
   3de9c:	add	sp, sp, #8
   3dea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   3dea4:	bx	lr
   3dea8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   3deac:	movw	r3, #4164	; 0x1044
   3deb0:	sub	sp, sp, #8
   3deb4:	ldr	r3, [r0, r3]
   3deb8:	ldr	r5, [r1]
   3debc:	str	r2, [sp]
   3dec0:	mov	r2, #4160	; 0x1040
   3dec4:	eor	r5, r5, r3
   3dec8:	ldr	sl, [sp]
   3decc:	ubfx	r7, r5, #16, #8
   3ded0:	ldr	r6, [r0, r2]
   3ded4:	lsr	ip, r5, #24
   3ded8:	ubfx	r2, r5, #8, #8
   3dedc:	add	r7, r7, #256	; 0x100
   3dee0:	ldr	r4, [sl]
   3dee4:	add	r2, r2, #512	; 0x200
   3dee8:	uxtb	r3, r5
   3deec:	ldr	r7, [r0, r7, lsl #2]
   3def0:	add	r3, r3, #768	; 0x300
   3def4:	ldr	ip, [r0, ip, lsl #2]
   3def8:	eor	r6, r6, r4
   3defc:	ldr	r4, [r0, r2, lsl #2]
   3df00:	movw	r2, #4156	; 0x103c
   3df04:	ldr	r3, [r0, r3, lsl #2]
   3df08:	add	ip, r7, ip
   3df0c:	eor	ip, ip, r4
   3df10:	ldr	r2, [r0, r2]
   3df14:	add	ip, ip, r3
   3df18:	movw	r3, #4152	; 0x1038
   3df1c:	eor	r6, r6, ip
   3df20:	eor	r5, r5, r2
   3df24:	ubfx	ip, r6, #16, #8
   3df28:	ubfx	r4, r6, #8, #8
   3df2c:	add	ip, ip, #256	; 0x100
   3df30:	lsr	r2, r6, #24
   3df34:	add	r4, r4, #512	; 0x200
   3df38:	uxtb	r7, r6
   3df3c:	ldr	r9, [r0, ip, lsl #2]
   3df40:	add	r7, r7, #768	; 0x300
   3df44:	ldr	r2, [r0, r2, lsl #2]
   3df48:	movw	ip, #4148	; 0x1034
   3df4c:	ldr	r8, [r0, r4, lsl #2]
   3df50:	movw	r4, #4144	; 0x1030
   3df54:	ldr	r7, [r0, r7, lsl #2]
   3df58:	add	r2, r9, r2
   3df5c:	eor	r2, r2, r8
   3df60:	ldr	r3, [r0, r3]
   3df64:	add	r2, r2, r7
   3df68:	ldr	r7, [r0, ip]
   3df6c:	eor	r5, r5, r2
   3df70:	eor	r6, r6, r3
   3df74:	ubfx	r8, r5, #16, #8
   3df78:	ubfx	r2, r5, #8, #8
   3df7c:	lsr	r3, r5, #24
   3df80:	add	r8, r8, #256	; 0x100
   3df84:	add	r2, r2, #512	; 0x200
   3df88:	uxtb	ip, r5
   3df8c:	ldr	r8, [r0, r8, lsl #2]
   3df90:	add	ip, ip, #768	; 0x300
   3df94:	ldr	r3, [r0, r3, lsl #2]
   3df98:	eor	r5, r5, r7
   3df9c:	ldr	r7, [r0, r2, lsl #2]
   3dfa0:	movw	r2, #4140	; 0x102c
   3dfa4:	ldr	ip, [r0, ip, lsl #2]
   3dfa8:	add	r3, r8, r3
   3dfac:	eor	r3, r3, r7
   3dfb0:	ldr	r9, [r0, r2]
   3dfb4:	add	r3, r3, ip
   3dfb8:	ldr	r7, [r0, r4]
   3dfbc:	eor	r6, r6, r3
   3dfc0:	movw	r4, #4136	; 0x1028
   3dfc4:	ubfx	r3, r6, #16, #8
   3dfc8:	ubfx	r2, r6, #8, #8
   3dfcc:	lsr	r8, r6, #24
   3dfd0:	add	r3, r3, #256	; 0x100
   3dfd4:	add	r2, r2, #512	; 0x200
   3dfd8:	uxtb	ip, r6
   3dfdc:	ldr	r8, [r0, r8, lsl #2]
   3dfe0:	add	ip, ip, #768	; 0x300
   3dfe4:	ldr	r3, [r0, r3, lsl #2]
   3dfe8:	eor	r6, r6, r7
   3dfec:	ldr	r7, [r0, r2, lsl #2]
   3dff0:	movw	r2, #4132	; 0x1024
   3dff4:	ldr	ip, [r0, ip, lsl #2]
   3dff8:	add	r3, r3, r8
   3dffc:	eor	r3, r3, r7
   3e000:	ldr	fp, [r0, r4]
   3e004:	add	r3, r3, ip
   3e008:	ldr	r4, [r0, r2]
   3e00c:	eor	r5, r5, r3
   3e010:	movw	r2, #4128	; 0x1020
   3e014:	ubfx	r8, r5, #16, #8
   3e018:	ubfx	r3, r5, #8, #8
   3e01c:	lsr	r7, r5, #24
   3e020:	add	r8, r8, #256	; 0x100
   3e024:	add	r3, r3, #512	; 0x200
   3e028:	uxtb	ip, r5
   3e02c:	ldr	r8, [r0, r8, lsl #2]
   3e030:	add	ip, ip, #768	; 0x300
   3e034:	ldr	r7, [r0, r7, lsl #2]
   3e038:	eor	r5, r5, r9
   3e03c:	ldr	sl, [r0, r3, lsl #2]
   3e040:	movw	r9, #4124	; 0x101c
   3e044:	ldr	r3, [r0, ip, lsl #2]
   3e048:	add	r7, r8, r7
   3e04c:	eor	sl, r7, sl
   3e050:	ldr	ip, [r0, r2]
   3e054:	add	r3, sl, r3
   3e058:	ldr	r2, [r0, r9]
   3e05c:	eor	r3, r6, r3
   3e060:	movw	r6, #4120	; 0x1018
   3e064:	ubfx	r9, r3, #16, #8
   3e068:	ubfx	sl, r3, #8, #8
   3e06c:	lsr	r8, r3, #24
   3e070:	add	r9, r9, #256	; 0x100
   3e074:	uxtb	r7, r3
   3e078:	add	sl, sl, #512	; 0x200
   3e07c:	ldr	r9, [r0, r9, lsl #2]
   3e080:	add	r7, r7, #768	; 0x300
   3e084:	ldr	r8, [r0, r8, lsl #2]
   3e088:	eor	r3, r3, fp
   3e08c:	ldr	sl, [r0, sl, lsl #2]
   3e090:	ldr	r7, [r0, r7, lsl #2]
   3e094:	add	r8, r9, r8
   3e098:	eor	r8, r8, sl
   3e09c:	ldr	r6, [r0, r6]
   3e0a0:	add	r8, r8, r7
   3e0a4:	movw	r7, #4116	; 0x1014
   3e0a8:	eor	r5, r5, r8
   3e0ac:	ldr	fp, [r0, r7]
   3e0b0:	ubfx	r9, r5, #16, #8
   3e0b4:	ubfx	sl, r5, #8, #8
   3e0b8:	lsr	r8, r5, #24
   3e0bc:	add	r9, r9, #256	; 0x100
   3e0c0:	add	sl, sl, #512	; 0x200
   3e0c4:	uxtb	r7, r5
   3e0c8:	ldr	r9, [r0, r9, lsl #2]
   3e0cc:	eor	r4, r5, r4
   3e0d0:	ldr	r8, [r0, r8, lsl #2]
   3e0d4:	add	r7, r7, #768	; 0x300
   3e0d8:	ldr	r5, [r0, sl, lsl #2]
   3e0dc:	add	r8, r9, r8
   3e0e0:	ldr	r7, [r0, r7, lsl #2]
   3e0e4:	eor	r8, r8, r5
   3e0e8:	movw	r5, #4112	; 0x1010
   3e0ec:	ldr	r5, [r0, r5]
   3e0f0:	add	r8, r8, r7
   3e0f4:	eor	r3, r3, r8
   3e0f8:	movw	r7, #4108	; 0x100c
   3e0fc:	ubfx	r9, r3, #8, #8
   3e100:	eor	ip, r3, ip
   3e104:	str	r5, [sp, #4]
   3e108:	ubfx	r5, r3, #16, #8
   3e10c:	add	r5, r5, #256	; 0x100
   3e110:	lsr	r8, r3, #24
   3e114:	add	r9, r9, #512	; 0x200
   3e118:	uxtb	r3, r3
   3e11c:	ldr	sl, [r0, r5, lsl #2]
   3e120:	add	r3, r3, #768	; 0x300
   3e124:	ldr	r8, [r0, r8, lsl #2]
   3e128:	ldr	r9, [r0, r9, lsl #2]
   3e12c:	ldr	r3, [r0, r3, lsl #2]
   3e130:	add	sl, sl, r8
   3e134:	eor	sl, sl, r9
   3e138:	ldr	r7, [r0, r7]
   3e13c:	add	r5, sl, r3
   3e140:	movw	r8, #4104	; 0x1008
   3e144:	eor	r5, r4, r5
   3e148:	ldr	r8, [r0, r8]
   3e14c:	ubfx	r9, r5, #16, #8
   3e150:	ubfx	sl, r5, #8, #8
   3e154:	lsr	r3, r5, #24
   3e158:	add	r9, r9, #256	; 0x100
   3e15c:	eor	r2, r5, r2
   3e160:	add	sl, sl, #512	; 0x200
   3e164:	uxtb	r5, r5
   3e168:	ldr	r3, [r0, r3, lsl #2]
   3e16c:	ldr	r9, [r0, r9, lsl #2]
   3e170:	add	r5, r5, #768	; 0x300
   3e174:	ldr	r4, [r0, sl, lsl #2]
   3e178:	movw	sl, #4100	; 0x1004
   3e17c:	ldr	r5, [r0, r5, lsl #2]
   3e180:	add	r9, r9, r3
   3e184:	eor	r3, r9, r4
   3e188:	ldr	r4, [r0, sl]
   3e18c:	add	r3, r3, r5
   3e190:	mov	sl, #4096	; 0x1000
   3e194:	eor	ip, ip, r3
   3e198:	ubfx	r5, ip, #16, #8
   3e19c:	ubfx	r9, ip, #8, #8
   3e1a0:	lsr	r3, ip, #24
   3e1a4:	add	r5, r5, #256	; 0x100
   3e1a8:	eor	r6, ip, r6
   3e1ac:	add	r9, r9, #512	; 0x200
   3e1b0:	uxtb	ip, ip
   3e1b4:	ldr	r3, [r0, r3, lsl #2]
   3e1b8:	ldr	r5, [r0, r5, lsl #2]
   3e1bc:	add	ip, ip, #768	; 0x300
   3e1c0:	ldr	r9, [r0, r9, lsl #2]
   3e1c4:	ldr	ip, [r0, ip, lsl #2]
   3e1c8:	add	r5, r5, r3
   3e1cc:	eor	r9, r5, r9
   3e1d0:	ldr	r3, [r0, sl]
   3e1d4:	add	r9, r9, ip
   3e1d8:	ldr	sl, [sp, #4]
   3e1dc:	eor	r2, r2, r9
   3e1e0:	ubfx	r5, r2, #16, #8
   3e1e4:	ubfx	r9, r2, #8, #8
   3e1e8:	lsr	ip, r2, #24
   3e1ec:	add	r5, r5, #256	; 0x100
   3e1f0:	eor	fp, r2, fp
   3e1f4:	add	r9, r9, #512	; 0x200
   3e1f8:	uxtb	r2, r2
   3e1fc:	ldr	ip, [r0, ip, lsl #2]
   3e200:	ldr	r5, [r0, r5, lsl #2]
   3e204:	add	r2, r2, #768	; 0x300
   3e208:	ldr	r9, [r0, r9, lsl #2]
   3e20c:	ldr	r2, [r0, r2, lsl #2]
   3e210:	add	r5, r5, ip
   3e214:	eor	r9, r5, r9
   3e218:	add	r9, r9, r2
   3e21c:	eor	r6, r6, r9
   3e220:	ubfx	r5, r6, #16, #8
   3e224:	ubfx	r9, r6, #8, #8
   3e228:	lsr	ip, r6, #24
   3e22c:	add	r5, r5, #256	; 0x100
   3e230:	uxtb	r2, r6
   3e234:	add	r9, r9, #512	; 0x200
   3e238:	ldr	r5, [r0, r5, lsl #2]
   3e23c:	add	r2, r2, #768	; 0x300
   3e240:	ldr	ip, [r0, ip, lsl #2]
   3e244:	eor	r6, r6, sl
   3e248:	ldr	r9, [r0, r9, lsl #2]
   3e24c:	ldr	r2, [r0, r2, lsl #2]
   3e250:	add	ip, r5, ip
   3e254:	eor	ip, ip, r9
   3e258:	add	ip, ip, r2
   3e25c:	eor	fp, fp, ip
   3e260:	ubfx	r5, fp, #16, #8
   3e264:	ubfx	r9, fp, #8, #8
   3e268:	lsr	ip, fp, #24
   3e26c:	add	r5, r5, #256	; 0x100
   3e270:	add	r9, r9, #512	; 0x200
   3e274:	uxtb	r2, fp
   3e278:	ldr	r5, [r0, r5, lsl #2]
   3e27c:	add	r2, r2, #768	; 0x300
   3e280:	ldr	ip, [r0, ip, lsl #2]
   3e284:	eor	fp, fp, r7
   3e288:	ldr	r7, [r0, r9, lsl #2]
   3e28c:	ldr	r2, [r0, r2, lsl #2]
   3e290:	add	ip, r5, ip
   3e294:	eor	ip, ip, r7
   3e298:	add	ip, ip, r2
   3e29c:	eor	r6, r6, ip
   3e2a0:	ubfx	r7, r6, #16, #8
   3e2a4:	ubfx	ip, r6, #8, #8
   3e2a8:	lsr	r5, r6, #24
   3e2ac:	add	r7, r7, #256	; 0x100
   3e2b0:	uxtb	r2, r6
   3e2b4:	add	ip, ip, #512	; 0x200
   3e2b8:	ldr	r5, [r0, r5, lsl #2]
   3e2bc:	add	r2, r2, #768	; 0x300
   3e2c0:	ldr	r7, [r0, r7, lsl #2]
   3e2c4:	eor	r8, r6, r8
   3e2c8:	ldr	ip, [r0, ip, lsl #2]
   3e2cc:	ldr	r2, [r0, r2, lsl #2]
   3e2d0:	add	r7, r7, r5
   3e2d4:	eor	r7, r7, ip
   3e2d8:	add	r7, r7, r2
   3e2dc:	eor	r7, fp, r7
   3e2e0:	ubfx	r5, r7, #16, #8
   3e2e4:	ubfx	r6, r7, #8, #8
   3e2e8:	lsr	r2, r7, #24
   3e2ec:	add	r5, r5, #256	; 0x100
   3e2f0:	add	r6, r6, #512	; 0x200
   3e2f4:	uxtb	ip, r7
   3e2f8:	ldr	r5, [r0, r5, lsl #2]
   3e2fc:	add	ip, ip, #768	; 0x300
   3e300:	ldr	r2, [r0, r2, lsl #2]
   3e304:	eor	r7, r7, r4
   3e308:	ldr	r4, [r0, r6, lsl #2]
   3e30c:	ldr	ip, [r0, ip, lsl #2]
   3e310:	add	r2, r5, r2
   3e314:	eor	r2, r2, r4
   3e318:	add	r2, r2, ip
   3e31c:	eor	r8, r8, r2
   3e320:	ubfx	r5, r8, #16, #8
   3e324:	ubfx	ip, r8, #8, #8
   3e328:	lsr	r4, r8, #24
   3e32c:	add	r5, r5, #256	; 0x100
   3e330:	add	ip, ip, #512	; 0x200
   3e334:	uxtb	r2, r8
   3e338:	ldr	r5, [r0, r5, lsl #2]
   3e33c:	add	r2, r2, #768	; 0x300
   3e340:	ldr	r4, [r0, r4, lsl #2]
   3e344:	eor	r8, r8, r3
   3e348:	ldr	ip, [r0, ip, lsl #2]
   3e34c:	add	r3, r5, r4
   3e350:	ldr	r2, [r0, r2, lsl #2]
   3e354:	eor	r3, r3, ip
   3e358:	str	r8, [r1]
   3e35c:	ldr	ip, [sp]
   3e360:	add	r3, r3, r2
   3e364:	eor	r7, r7, r3
   3e368:	str	r7, [ip]
   3e36c:	add	sp, sp, #8
   3e370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   3e374:	bx	lr
   3e378:	ldr	r1, [pc, #16]	; 3e390 <__printf_chk@plt+0x39bf0>
   3e37c:	movw	r2, #4168	; 0x1048
   3e380:	push	{r3, lr}
   3e384:	add	r1, pc, r1
   3e388:	bl	43f8 <memcpy@plt>
   3e38c:	pop	{r3, pc}
   3e390:	muleq	r2, r0, r2
   3e394:	ldrh	r3, [r2]
   3e398:	push	{r4, r5, r6}
   3e39c:	mov	r6, r0
   3e3a0:	mov	r4, #4
   3e3a4:	mov	r0, #0
   3e3a8:	cmp	r1, r3
   3e3ac:	add	r5, r3, #1
   3e3b0:	mov	ip, r3
   3e3b4:	sub	r4, r4, #1
   3e3b8:	movls	ip, #0
   3e3bc:	uxth	r3, r5
   3e3c0:	ldrb	ip, [r6, ip]
   3e3c4:	movls	r3, #1
   3e3c8:	ands	r4, r4, #255	; 0xff
   3e3cc:	orr	r0, ip, r0, lsl #8
   3e3d0:	bne	3e3a8 <__printf_chk@plt+0x39c08>
   3e3d4:	strh	r3, [r2]
   3e3d8:	pop	{r4, r5, r6}
   3e3dc:	bx	lr
   3e3e0:	ldr	r3, [pc, #288]	; 3e508 <__printf_chk@plt+0x39d68>
   3e3e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e3e8:	mov	r6, r0
   3e3ec:	ldr	r0, [pc, #280]	; 3e50c <__printf_chk@plt+0x39d6c>
   3e3f0:	add	r3, pc, r3
   3e3f4:	add	sl, r6, #4096	; 0x1000
   3e3f8:	sub	sp, sp, #20
   3e3fc:	mov	r4, #18
   3e400:	ldr	fp, [r3, r0]
   3e404:	mov	r5, sl
   3e408:	mov	r0, #0
   3e40c:	ldr	r3, [fp]
   3e410:	str	r3, [sp, #12]
   3e414:	mov	r3, #4
   3e418:	mov	ip, #0
   3e41c:	cmp	r2, r0
   3e420:	sub	r3, r3, #1
   3e424:	movhi	lr, r0
   3e428:	addhi	r0, lr, #1
   3e42c:	movls	lr, #0
   3e430:	movls	r0, #1
   3e434:	uxthhi	r0, r0
   3e438:	ldrb	lr, [r1, lr]
   3e43c:	ands	r3, r3, #255	; 0xff
   3e440:	orr	ip, lr, ip, lsl #8
   3e444:	bne	3e41c <__printf_chk@plt+0x39c7c>
   3e448:	sub	r4, r4, #1
   3e44c:	ldr	r3, [r5]
   3e450:	uxth	r4, r4
   3e454:	eor	ip, ip, r3
   3e458:	cmp	r4, #0
   3e45c:	str	ip, [r5], #4
   3e460:	bne	3e414 <__printf_chk@plt+0x39c74>
   3e464:	add	r9, r6, #4160	; 0x1040
   3e468:	add	r7, sp, #4
   3e46c:	add	r9, r9, #8
   3e470:	add	r8, sp, #8
   3e474:	mov	r5, sl
   3e478:	str	r4, [sp, #4]
   3e47c:	str	r4, [sp, #8]
   3e480:	mov	r2, r8
   3e484:	mov	r0, r6
   3e488:	mov	r1, r7
   3e48c:	bl	3d9d8 <__printf_chk@plt+0x39238>
   3e490:	ldmib	sp, {r2, r3}
   3e494:	stm	r5, {r2, r3}
   3e498:	add	r5, r5, #8
   3e49c:	cmp	r5, r9
   3e4a0:	bne	3e480 <__printf_chk@plt+0x39ce0>
   3e4a4:	mov	r9, r6
   3e4a8:	mov	r4, r9
   3e4ac:	mov	r5, #128	; 0x80
   3e4b0:	sub	r5, r5, #1
   3e4b4:	mov	r2, r8
   3e4b8:	mov	r0, r6
   3e4bc:	mov	r1, r7
   3e4c0:	bl	3d9d8 <__printf_chk@plt+0x39238>
   3e4c4:	uxth	r5, r5
   3e4c8:	ldr	r2, [sp, #4]
   3e4cc:	cmp	r5, #0
   3e4d0:	ldr	r3, [sp, #8]
   3e4d4:	stm	r4, {r2, r3}
   3e4d8:	add	r4, r4, #8
   3e4dc:	bne	3e4b0 <__printf_chk@plt+0x39d10>
   3e4e0:	add	r9, r9, #1024	; 0x400
   3e4e4:	cmp	r9, sl
   3e4e8:	bne	3e4a8 <__printf_chk@plt+0x39d08>
   3e4ec:	ldr	r2, [sp, #12]
   3e4f0:	ldr	r3, [fp]
   3e4f4:	cmp	r2, r3
   3e4f8:	bne	3e504 <__printf_chk@plt+0x39d64>
   3e4fc:	add	sp, sp, #20
   3e500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e504:	bl	41b8 <__stack_chk_fail@plt>
   3e508:	andeq	r8, r3, r4, lsr #14
   3e50c:	andeq	r0, r0, r8, lsl #9
   3e510:	ldr	ip, [pc, #592]	; 3e768 <__printf_chk@plt+0x39fc8>
   3e514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e518:	mov	r7, r0
   3e51c:	ldr	r0, [pc, #584]	; 3e76c <__printf_chk@plt+0x39fcc>
   3e520:	sub	sp, sp, #36	; 0x24
   3e524:	add	ip, pc, ip
   3e528:	add	lr, r7, #4096	; 0x1000
   3e52c:	str	lr, [sp, #4]
   3e530:	mov	r6, r2
   3e534:	ldr	r0, [ip, r0]
   3e538:	mov	r2, ip
   3e53c:	ldrh	r4, [sp, #72]	; 0x48
   3e540:	mov	r5, r1
   3e544:	mov	r8, lr
   3e548:	mov	ip, #18
   3e54c:	ldr	r2, [r0]
   3e550:	mov	r1, #0
   3e554:	str	r0, [sp, #12]
   3e558:	str	r2, [sp, #28]
   3e55c:	mov	r2, #4
   3e560:	mov	r0, #0
   3e564:	cmp	r4, r1
   3e568:	sub	r2, r2, #1
   3e56c:	movhi	lr, r1
   3e570:	addhi	r1, lr, #1
   3e574:	movls	lr, #0
   3e578:	movls	r1, #1
   3e57c:	uxthhi	r1, r1
   3e580:	ldrb	lr, [r3, lr]
   3e584:	ands	r2, r2, #255	; 0xff
   3e588:	orr	r0, lr, r0, lsl #8
   3e58c:	bne	3e564 <__printf_chk@plt+0x39dc4>
   3e590:	sub	ip, ip, #1
   3e594:	ldr	r2, [r8]
   3e598:	uxth	ip, ip
   3e59c:	eor	r0, r0, r2
   3e5a0:	cmp	ip, #0
   3e5a4:	str	r0, [r8], #4
   3e5a8:	bne	3e55c <__printf_chk@plt+0x39dbc>
   3e5ac:	add	sl, r7, #4160	; 0x1040
   3e5b0:	ldr	fp, [sp, #4]
   3e5b4:	add	sl, sl, #8
   3e5b8:	add	r9, sp, #20
   3e5bc:	add	r8, sp, #24
   3e5c0:	mov	r0, ip
   3e5c4:	mov	r4, ip
   3e5c8:	mov	r3, #4
   3e5cc:	mov	r1, #0
   3e5d0:	cmp	r6, r4
   3e5d4:	sub	r3, r3, #1
   3e5d8:	movhi	r2, r4
   3e5dc:	addhi	r4, r2, #1
   3e5e0:	movls	r2, #0
   3e5e4:	movls	r4, #1
   3e5e8:	uxthhi	r4, r4
   3e5ec:	ldrb	r2, [r5, r2]
   3e5f0:	ands	r3, r3, #255	; 0xff
   3e5f4:	orr	r1, r2, r1, lsl #8
   3e5f8:	bne	3e5d0 <__printf_chk@plt+0x39e30>
   3e5fc:	mov	lr, r3
   3e600:	mov	r3, #4
   3e604:	eor	r1, r1, r0
   3e608:	str	r1, [sp, #20]
   3e60c:	cmp	r6, r4
   3e610:	sub	r3, r3, #1
   3e614:	movhi	r2, r4
   3e618:	addhi	r4, r2, #1
   3e61c:	movls	r2, #0
   3e620:	movls	r4, #1
   3e624:	uxthhi	r4, r4
   3e628:	ldrb	r2, [r5, r2]
   3e62c:	ands	r3, r3, #255	; 0xff
   3e630:	orr	lr, r2, lr, lsl #8
   3e634:	bne	3e60c <__printf_chk@plt+0x39e6c>
   3e638:	mov	r0, r7
   3e63c:	mov	r1, r9
   3e640:	mov	r2, r8
   3e644:	eor	ip, lr, ip
   3e648:	str	ip, [sp, #24]
   3e64c:	bl	3d9d8 <__printf_chk@plt+0x39238>
   3e650:	ldr	r0, [sp, #20]
   3e654:	ldr	ip, [sp, #24]
   3e658:	stm	fp, {r0, ip}
   3e65c:	add	fp, fp, #8
   3e660:	cmp	fp, sl
   3e664:	bne	3e5c8 <__printf_chk@plt+0x39e28>
   3e668:	ldr	r3, [sp, #4]
   3e66c:	mov	r1, r0
   3e670:	add	r3, r3, #4
   3e674:	str	r3, [sp, #8]
   3e678:	add	r3, r7, #4
   3e67c:	str	r3, [sp, #4]
   3e680:	ldr	fp, [sp, #4]
   3e684:	mov	sl, #128	; 0x80
   3e688:	mov	r3, #4
   3e68c:	mov	r0, #0
   3e690:	cmp	r6, r4
   3e694:	sub	r3, r3, #1
   3e698:	movhi	r2, r4
   3e69c:	addhi	r4, r2, #1
   3e6a0:	movls	r2, #0
   3e6a4:	movls	r4, #1
   3e6a8:	uxthhi	r4, r4
   3e6ac:	ldrb	r2, [r5, r2]
   3e6b0:	ands	r3, r3, #255	; 0xff
   3e6b4:	orr	r0, r2, r0, lsl #8
   3e6b8:	bne	3e690 <__printf_chk@plt+0x39ef0>
   3e6bc:	mov	r2, r3
   3e6c0:	mov	r3, #4
   3e6c4:	eor	r0, r0, r1
   3e6c8:	str	r0, [sp, #20]
   3e6cc:	cmp	r6, r4
   3e6d0:	sub	r3, r3, #1
   3e6d4:	movhi	r1, r4
   3e6d8:	addhi	r4, r1, #1
   3e6dc:	movls	r1, #0
   3e6e0:	movls	r4, #1
   3e6e4:	uxthhi	r4, r4
   3e6e8:	ldrb	r1, [r5, r1]
   3e6ec:	ands	r3, r3, #255	; 0xff
   3e6f0:	orr	r2, r1, r2, lsl #8
   3e6f4:	bne	3e6cc <__printf_chk@plt+0x39f2c>
   3e6f8:	sub	sl, sl, #1
   3e6fc:	eor	ip, r2, ip
   3e700:	mov	r1, r9
   3e704:	mov	r0, r7
   3e708:	mov	r2, r8
   3e70c:	str	ip, [sp, #24]
   3e710:	uxth	sl, sl
   3e714:	bl	3d9d8 <__printf_chk@plt+0x39238>
   3e718:	ldr	r1, [sp, #20]
   3e71c:	cmp	sl, #0
   3e720:	ldr	ip, [sp, #24]
   3e724:	str	r1, [fp, #-4]
   3e728:	str	ip, [fp], #8
   3e72c:	bne	3e688 <__printf_chk@plt+0x39ee8>
   3e730:	ldr	r3, [sp, #4]
   3e734:	ldr	r0, [sp, #8]
   3e738:	add	r3, r3, #1024	; 0x400
   3e73c:	str	r3, [sp, #4]
   3e740:	cmp	r3, r0
   3e744:	bne	3e680 <__printf_chk@plt+0x39ee0>
   3e748:	ldr	r1, [sp, #12]
   3e74c:	ldr	r2, [sp, #28]
   3e750:	ldr	r3, [r1]
   3e754:	cmp	r2, r3
   3e758:	bne	3e764 <__printf_chk@plt+0x39fc4>
   3e75c:	add	sp, sp, #36	; 0x24
   3e760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e764:	bl	41b8 <__stack_chk_fail@plt>
   3e768:	strdeq	r8, [r3], -r0
   3e76c:	andeq	r0, r0, r8, lsl #9
   3e770:	push	{r4, r5, lr}
   3e774:	mov	r5, r1
   3e778:	ldr	r1, [pc, #36]	; 3e7a4 <__printf_chk@plt+0x3a004>
   3e77c:	mov	r4, r2
   3e780:	sub	sp, sp, #12
   3e784:	movw	r2, #4168	; 0x1048
   3e788:	add	r1, pc, r1
   3e78c:	bl	43f8 <memcpy@plt>
   3e790:	mov	r1, r5
   3e794:	mov	r2, r4
   3e798:	add	sp, sp, #12
   3e79c:	pop	{r4, r5, lr}
   3e7a0:	b	3e3e0 <__printf_chk@plt+0x39c40>
   3e7a4:	andeq	r4, r2, ip, lsl #29
   3e7a8:	cmp	r2, #0
   3e7ac:	push	{r4, r5, r6, lr}
   3e7b0:	mov	r5, r0
   3e7b4:	mov	r4, r1
   3e7b8:	popeq	{r4, r5, r6, pc}
   3e7bc:	sub	r6, r2, #1
   3e7c0:	uxth	r6, r6
   3e7c4:	add	r6, r6, #1
   3e7c8:	add	r6, r1, r6, lsl #3
   3e7cc:	mov	r1, r4
   3e7d0:	add	r2, r4, #4
   3e7d4:	mov	r0, r5
   3e7d8:	add	r4, r4, #8
   3e7dc:	bl	3d9d8 <__printf_chk@plt+0x39238>
   3e7e0:	cmp	r4, r6
   3e7e4:	bne	3e7cc <__printf_chk@plt+0x3a02c>
   3e7e8:	pop	{r4, r5, r6, pc}
   3e7ec:	cmp	r2, #0
   3e7f0:	push	{r4, r5, r6, lr}
   3e7f4:	mov	r5, r0
   3e7f8:	mov	r4, r1
   3e7fc:	popeq	{r4, r5, r6, pc}
   3e800:	sub	r6, r2, #1
   3e804:	uxth	r6, r6
   3e808:	add	r6, r6, #1
   3e80c:	add	r6, r1, r6, lsl #3
   3e810:	mov	r1, r4
   3e814:	add	r2, r4, #4
   3e818:	mov	r0, r5
   3e81c:	add	r4, r4, #8
   3e820:	bl	3dea8 <__printf_chk@plt+0x39708>
   3e824:	cmp	r4, r6
   3e828:	bne	3e810 <__printf_chk@plt+0x3a070>
   3e82c:	pop	{r4, r5, r6, pc}
   3e830:	ldr	r3, [pc, #260]	; 3e93c <__printf_chk@plt+0x3a19c>
   3e834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e838:	subs	r7, r2, #0
   3e83c:	ldr	r2, [pc, #252]	; 3e940 <__printf_chk@plt+0x3a1a0>
   3e840:	sub	sp, sp, #28
   3e844:	add	r3, pc, r3
   3e848:	mov	r6, r1
   3e84c:	str	r0, [sp]
   3e850:	ldr	r2, [r3, r2]
   3e854:	ldr	r3, [r2]
   3e858:	str	r2, [sp, #4]
   3e85c:	str	r3, [sp, #20]
   3e860:	beq	3e91c <__printf_chk@plt+0x3a17c>
   3e864:	add	r9, sp, #12
   3e868:	add	r8, sp, #16
   3e86c:	mov	r4, r1
   3e870:	mov	r5, #0
   3e874:	ldrb	ip, [r4, #1]
   3e878:	mov	r1, r9
   3e87c:	ldrb	r3, [r6, r5]
   3e880:	mov	r2, r8
   3e884:	ldrb	fp, [r4, #5]
   3e888:	add	r4, r4, #8
   3e88c:	ldrb	sl, [r4, #-4]
   3e890:	lsl	ip, ip, #16
   3e894:	orr	ip, ip, r3, lsl #24
   3e898:	ldrb	r3, [r4, #-5]
   3e89c:	lsl	fp, fp, #16
   3e8a0:	ldrb	lr, [r4, #-6]
   3e8a4:	orr	fp, fp, sl, lsl #24
   3e8a8:	orr	ip, ip, r3
   3e8ac:	ldrb	sl, [r4, #-1]
   3e8b0:	ldrb	r3, [r4, #-2]
   3e8b4:	orr	ip, ip, lr, lsl #8
   3e8b8:	ldr	r0, [sp]
   3e8bc:	orr	sl, fp, sl
   3e8c0:	str	ip, [sp, #12]
   3e8c4:	orr	r3, sl, r3, lsl #8
   3e8c8:	str	r3, [sp, #16]
   3e8cc:	bl	3d9d8 <__printf_chk@plt+0x39238>
   3e8d0:	ldr	r2, [sp, #12]
   3e8d4:	ldr	r3, [sp, #16]
   3e8d8:	lsr	r1, r2, #24
   3e8dc:	strb	r1, [r6, r5]
   3e8e0:	add	r5, r5, #8
   3e8e4:	lsr	r1, r2, #16
   3e8e8:	cmp	r7, r5
   3e8ec:	strb	r2, [r4, #-5]
   3e8f0:	strb	r1, [r4, #-7]
   3e8f4:	lsr	r2, r2, #8
   3e8f8:	lsr	r1, r3, #24
   3e8fc:	strb	r2, [r4, #-6]
   3e900:	strb	r3, [r4, #-1]
   3e904:	lsr	r2, r3, #16
   3e908:	strb	r1, [r4, #-4]
   3e90c:	lsr	r3, r3, #8
   3e910:	strb	r2, [r4, #-3]
   3e914:	strb	r3, [r4, #-2]
   3e918:	bhi	3e874 <__printf_chk@plt+0x3a0d4>
   3e91c:	ldr	r1, [sp, #4]
   3e920:	ldr	r2, [sp, #20]
   3e924:	ldr	r3, [r1]
   3e928:	cmp	r2, r3
   3e92c:	bne	3e938 <__printf_chk@plt+0x3a198>
   3e930:	add	sp, sp, #28
   3e934:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e938:	bl	41b8 <__stack_chk_fail@plt>
   3e93c:	ldrdeq	r8, [r3], -r0
   3e940:	andeq	r0, r0, r8, lsl #9
   3e944:	ldr	r3, [pc, #260]	; 3ea50 <__printf_chk@plt+0x3a2b0>
   3e948:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e94c:	subs	r7, r2, #0
   3e950:	ldr	r2, [pc, #252]	; 3ea54 <__printf_chk@plt+0x3a2b4>
   3e954:	sub	sp, sp, #28
   3e958:	add	r3, pc, r3
   3e95c:	mov	r6, r1
   3e960:	str	r0, [sp]
   3e964:	ldr	r2, [r3, r2]
   3e968:	ldr	r3, [r2]
   3e96c:	str	r2, [sp, #4]
   3e970:	str	r3, [sp, #20]
   3e974:	beq	3ea30 <__printf_chk@plt+0x3a290>
   3e978:	add	r9, sp, #12
   3e97c:	add	r8, sp, #16
   3e980:	mov	r4, r1
   3e984:	mov	r5, #0
   3e988:	ldrb	ip, [r4, #1]
   3e98c:	mov	r1, r9
   3e990:	ldrb	r3, [r6, r5]
   3e994:	mov	r2, r8
   3e998:	ldrb	fp, [r4, #5]
   3e99c:	add	r4, r4, #8
   3e9a0:	ldrb	sl, [r4, #-4]
   3e9a4:	lsl	ip, ip, #16
   3e9a8:	orr	ip, ip, r3, lsl #24
   3e9ac:	ldrb	r3, [r4, #-5]
   3e9b0:	lsl	fp, fp, #16
   3e9b4:	ldrb	lr, [r4, #-6]
   3e9b8:	orr	fp, fp, sl, lsl #24
   3e9bc:	orr	ip, ip, r3
   3e9c0:	ldrb	sl, [r4, #-1]
   3e9c4:	ldrb	r3, [r4, #-2]
   3e9c8:	orr	ip, ip, lr, lsl #8
   3e9cc:	ldr	r0, [sp]
   3e9d0:	orr	sl, fp, sl
   3e9d4:	str	ip, [sp, #12]
   3e9d8:	orr	r3, sl, r3, lsl #8
   3e9dc:	str	r3, [sp, #16]
   3e9e0:	bl	3dea8 <__printf_chk@plt+0x39708>
   3e9e4:	ldr	r2, [sp, #12]
   3e9e8:	ldr	r3, [sp, #16]
   3e9ec:	lsr	r1, r2, #24
   3e9f0:	strb	r1, [r6, r5]
   3e9f4:	add	r5, r5, #8
   3e9f8:	lsr	r1, r2, #16
   3e9fc:	cmp	r7, r5
   3ea00:	strb	r2, [r4, #-5]
   3ea04:	strb	r1, [r4, #-7]
   3ea08:	lsr	r2, r2, #8
   3ea0c:	lsr	r1, r3, #24
   3ea10:	strb	r2, [r4, #-6]
   3ea14:	strb	r3, [r4, #-1]
   3ea18:	lsr	r2, r3, #16
   3ea1c:	strb	r1, [r4, #-4]
   3ea20:	lsr	r3, r3, #8
   3ea24:	strb	r2, [r4, #-3]
   3ea28:	strb	r3, [r4, #-2]
   3ea2c:	bhi	3e988 <__printf_chk@plt+0x3a1e8>
   3ea30:	ldr	r1, [sp, #4]
   3ea34:	ldr	r2, [sp, #20]
   3ea38:	ldr	r3, [r1]
   3ea3c:	cmp	r2, r3
   3ea40:	bne	3ea4c <__printf_chk@plt+0x3a2ac>
   3ea44:	add	sp, sp, #28
   3ea48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ea4c:	bl	41b8 <__stack_chk_fail@plt>
   3ea50:			; <UNDEFINED> instruction: 0x000381bc
   3ea54:	andeq	r0, r0, r8, lsl #9
   3ea58:	ldr	ip, [pc, #308]	; 3eb94 <__printf_chk@plt+0x3a3f4>
   3ea5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ea60:	add	ip, pc, ip
   3ea64:	ldr	r4, [pc, #300]	; 3eb98 <__printf_chk@plt+0x3a3f8>
   3ea68:	sub	sp, sp, #28
   3ea6c:	subs	r7, r3, #0
   3ea70:	mov	r3, ip
   3ea74:	str	r0, [sp]
   3ea78:	mov	r6, r2
   3ea7c:	ldr	r4, [ip, r4]
   3ea80:	addne	r5, r2, #8
   3ea84:	addne	r9, sp, #12
   3ea88:	addne	r8, sp, #16
   3ea8c:	ldr	r3, [r4]
   3ea90:	str	r4, [sp, #4]
   3ea94:	movne	r4, r2
   3ea98:	str	r3, [sp, #20]
   3ea9c:	beq	3eb74 <__printf_chk@plt+0x3a3d4>
   3eaa0:	mov	r3, #0
   3eaa4:	ldrb	r0, [r1, r3]
   3eaa8:	ldrb	r2, [r4, r3]
   3eaac:	eor	r2, r0, r2
   3eab0:	strb	r2, [r4, r3]
   3eab4:	add	r3, r3, #1
   3eab8:	cmp	r3, #8
   3eabc:	bne	3eaa4 <__printf_chk@plt+0x3a304>
   3eac0:	ldrb	ip, [r4, #2]
   3eac4:	mov	r1, r9
   3eac8:	ldrb	r3, [r4, #1]
   3eacc:	mov	r2, r8
   3ead0:	ldrb	fp, [r4, #5]
   3ead4:	add	r5, r5, #8
   3ead8:	ldrb	sl, [r4, #4]
   3eadc:	lsl	ip, ip, #8
   3eae0:	orr	ip, ip, r3, lsl #16
   3eae4:	ldrb	r3, [r4, #3]
   3eae8:	lsl	fp, fp, #16
   3eaec:	ldrb	lr, [r5, #-16]
   3eaf0:	orr	fp, fp, sl, lsl #24
   3eaf4:	orr	ip, ip, r3
   3eaf8:	ldrb	sl, [r4, #7]
   3eafc:	ldrb	r3, [r4, #6]
   3eb00:	orr	ip, ip, lr, lsl #24
   3eb04:	ldr	r0, [sp]
   3eb08:	orr	sl, fp, sl
   3eb0c:	str	ip, [sp, #12]
   3eb10:	orr	r3, sl, r3, lsl #8
   3eb14:	str	r3, [sp, #16]
   3eb18:	bl	3d9d8 <__printf_chk@plt+0x39238>
   3eb1c:	add	r0, r4, #8
   3eb20:	ldr	r2, [sp, #12]
   3eb24:	rsb	r1, r6, r0
   3eb28:	ldr	r3, [sp, #16]
   3eb2c:	cmp	r7, r1
   3eb30:	lsr	ip, r2, #24
   3eb34:	lsr	r1, r2, #16
   3eb38:	strb	ip, [r5, #-16]
   3eb3c:	lsr	ip, r2, #8
   3eb40:	strb	r2, [r4, #3]
   3eb44:	lsr	r2, r3, #16
   3eb48:	strb	r1, [r4, #1]
   3eb4c:	lsr	r1, r3, #24
   3eb50:	strb	r3, [r4, #7]
   3eb54:	lsr	r3, r3, #8
   3eb58:	strb	ip, [r4, #2]
   3eb5c:	strb	r1, [r4, #4]
   3eb60:	strb	r2, [r4, #5]
   3eb64:	strb	r3, [r4, #6]
   3eb68:	movhi	r1, r4
   3eb6c:	movhi	r4, r0
   3eb70:	bhi	3eaa0 <__printf_chk@plt+0x3a300>
   3eb74:	ldr	r1, [sp, #4]
   3eb78:	ldr	r2, [sp, #20]
   3eb7c:	ldr	r3, [r1]
   3eb80:	cmp	r2, r3
   3eb84:	bne	3eb90 <__printf_chk@plt+0x3a3f0>
   3eb88:	add	sp, sp, #28
   3eb8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eb90:	bl	41b8 <__stack_chk_fail@plt>
   3eb94:	strheq	r8, [r3], -r4
   3eb98:	andeq	r0, r0, r8, lsl #9
   3eb9c:	ldr	ip, [pc, #544]	; 3edc4 <__printf_chk@plt+0x3a624>
   3eba0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eba4:	add	ip, pc, ip
   3eba8:	ldr	lr, [pc, #536]	; 3edc8 <__printf_chk@plt+0x3a628>
   3ebac:	sub	sp, sp, #36	; 0x24
   3ebb0:	sub	r4, r3, #16
   3ebb4:	sub	r7, r3, #8
   3ebb8:	str	r4, [sp, #8]
   3ebbc:	cmp	r7, #7
   3ebc0:	ldr	lr, [ip, lr]
   3ebc4:	add	r7, r2, r7
   3ebc8:	add	r5, r2, r4
   3ebcc:	mov	sl, r0
   3ebd0:	str	r1, [sp, #12]
   3ebd4:	mov	r0, ip
   3ebd8:	ldr	r2, [lr]
   3ebdc:	addls	r9, sp, #20
   3ebe0:	str	lr, [sp, #4]
   3ebe4:	addls	r8, sp, #24
   3ebe8:	str	r2, [sp, #28]
   3ebec:	bls	3ece8 <__printf_chk@plt+0x3a548>
   3ebf0:	rsb	fp, r7, r3
   3ebf4:	sub	r6, r7, #8
   3ebf8:	add	r9, sp, #20
   3ebfc:	add	r8, sp, #24
   3ec00:	mov	r4, r7
   3ec04:	ldrb	r1, [r4, #2]
   3ec08:	mov	r0, sl
   3ec0c:	ldrb	r2, [r4, #1]
   3ec10:	ldrb	r3, [r4, #5]
   3ec14:	ldrb	ip, [r4, #4]
   3ec18:	lsl	r1, r1, #8
   3ec1c:	orr	r1, r1, r2, lsl #16
   3ec20:	ldrb	r2, [r4, #3]
   3ec24:	lsl	r3, r3, #16
   3ec28:	ldrb	lr, [r4, #7]
   3ec2c:	orr	r3, r3, ip, lsl #24
   3ec30:	orr	r1, r1, r2
   3ec34:	ldrb	ip, [r6, #8]
   3ec38:	orr	r3, r3, lr
   3ec3c:	ldrb	r2, [r4, #6]
   3ec40:	orr	r1, r1, ip, lsl #24
   3ec44:	str	r1, [sp, #20]
   3ec48:	orr	r3, r3, r2, lsl #8
   3ec4c:	mov	r1, r9
   3ec50:	mov	r2, r8
   3ec54:	str	r3, [sp, #24]
   3ec58:	bl	3dea8 <__printf_chk@plt+0x39708>
   3ec5c:	ldr	r1, [sp, #20]
   3ec60:	ldr	r2, [sp, #24]
   3ec64:	mov	r3, #0
   3ec68:	lsr	r0, r1, #24
   3ec6c:	strb	r0, [r6, #8]
   3ec70:	lsr	r0, r1, #16
   3ec74:	strb	r1, [r4, #3]
   3ec78:	strb	r0, [r4, #1]
   3ec7c:	lsr	r1, r1, #8
   3ec80:	lsr	r0, r2, #24
   3ec84:	strb	r2, [r4, #7]
   3ec88:	strb	r1, [r4, #2]
   3ec8c:	lsr	r1, r2, #16
   3ec90:	strb	r0, [r4, #4]
   3ec94:	lsr	r2, r2, #8
   3ec98:	strb	r1, [r4, #5]
   3ec9c:	strb	r2, [r4, #6]
   3eca0:	ldrb	r1, [r5, r3]
   3eca4:	ldrb	r2, [r4, r3]
   3eca8:	eor	r2, r1, r2
   3ecac:	strb	r2, [r4, r3]
   3ecb0:	add	r3, r3, #1
   3ecb4:	cmp	r3, #8
   3ecb8:	bne	3eca0 <__printf_chk@plt+0x3a500>
   3ecbc:	sub	r6, r6, #8
   3ecc0:	sub	r5, r5, #8
   3ecc4:	add	r3, fp, r6
   3ecc8:	sub	r4, r4, #8
   3eccc:	cmp	r3, #7
   3ecd0:	bhi	3ec04 <__printf_chk@plt+0x3a464>
   3ecd4:	ldr	r4, [sp, #8]
   3ecd8:	bic	r3, r4, #7
   3ecdc:	eor	r3, r3, #7
   3ece0:	mvn	r3, r3
   3ece4:	add	r7, r7, r3
   3ece8:	ldrb	r3, [r7, #1]
   3ecec:	mov	r0, sl
   3ecf0:	ldrb	ip, [r7, #5]
   3ecf4:	mov	r1, r9
   3ecf8:	ldrb	r6, [r7]
   3ecfc:	mov	r2, r8
   3ed00:	ldrb	r5, [r7, #4]
   3ed04:	lsl	r3, r3, #16
   3ed08:	lsl	ip, ip, #16
   3ed0c:	ldrb	lr, [r7, #3]
   3ed10:	ldrb	r4, [r7, #2]
   3ed14:	orr	r6, r3, r6, lsl #24
   3ed18:	orr	r5, ip, r5, lsl #24
   3ed1c:	ldrb	r3, [r7, #7]
   3ed20:	ldrb	ip, [r7, #6]
   3ed24:	orr	lr, r6, lr
   3ed28:	orr	r3, r5, r3
   3ed2c:	orr	lr, lr, r4, lsl #8
   3ed30:	str	lr, [sp, #20]
   3ed34:	orr	r3, r3, ip, lsl #8
   3ed38:	str	r3, [sp, #24]
   3ed3c:	bl	3dea8 <__printf_chk@plt+0x39708>
   3ed40:	ldr	r1, [sp, #20]
   3ed44:	ldr	r2, [sp, #24]
   3ed48:	mov	r3, #0
   3ed4c:	lsr	r0, r1, #16
   3ed50:	strb	r0, [r7, #1]
   3ed54:	lsr	r0, r2, #24
   3ed58:	strb	r0, [r7, #4]
   3ed5c:	ldr	r0, [sp, #12]
   3ed60:	lsr	ip, r1, #24
   3ed64:	strb	r1, [r7, #3]
   3ed68:	lsr	r1, r1, #8
   3ed6c:	strb	r2, [r7, #7]
   3ed70:	strb	r1, [r7, #2]
   3ed74:	lsr	r1, r2, #16
   3ed78:	strb	ip, [r7]
   3ed7c:	lsr	r2, r2, #8
   3ed80:	strb	r1, [r7, #5]
   3ed84:	strb	r2, [r7, #6]
   3ed88:	ldrb	r1, [r0, r3]
   3ed8c:	ldrb	r2, [r7, r3]
   3ed90:	eor	r2, r1, r2
   3ed94:	strb	r2, [r7, r3]
   3ed98:	add	r3, r3, #1
   3ed9c:	cmp	r3, #8
   3eda0:	bne	3ed88 <__printf_chk@plt+0x3a5e8>
   3eda4:	ldr	r4, [sp, #4]
   3eda8:	ldr	r2, [sp, #28]
   3edac:	ldr	r3, [r4]
   3edb0:	cmp	r2, r3
   3edb4:	bne	3edc0 <__printf_chk@plt+0x3a620>
   3edb8:	add	sp, sp, #36	; 0x24
   3edbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3edc0:	bl	41b8 <__stack_chk_fail@plt>
   3edc4:	andeq	r7, r3, r0, ror pc
   3edc8:	andeq	r0, r0, r8, lsl #9
   3edcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3edd0:	mov	r6, r0
   3edd4:	sub	sp, sp, #20
   3edd8:	mov	r9, r1
   3eddc:	mov	r0, r1
   3ede0:	mov	r1, r6
   3ede4:	mov	r7, r2
   3ede8:	mov	r5, r3
   3edec:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3edf0:	mov	r1, r9
   3edf4:	str	r0, [sp]
   3edf8:	mov	r0, r7
   3edfc:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3ee00:	str	r0, [sp, #4]
   3ee04:	ldm	sp, {r0, r1}
   3ee08:	bl	41efc <__printf_chk@plt+0x3d75c>
   3ee0c:	subs	r4, r1, #0
   3ee10:	beq	3eef8 <__printf_chk@plt+0x3a758>
   3ee14:	ldr	r0, [sp, #4]
   3ee18:	b	3ee20 <__printf_chk@plt+0x3a680>
   3ee1c:	mov	r4, r1
   3ee20:	mov	r1, r4
   3ee24:	bl	41efc <__printf_chk@plt+0x3d75c>
   3ee28:	mov	r0, r4
   3ee2c:	cmp	r1, #0
   3ee30:	bne	3ee1c <__printf_chk@plt+0x3a67c>
   3ee34:	mov	r0, r7
   3ee38:	mov	r1, r6
   3ee3c:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3ee40:	mov	r1, r4
   3ee44:	bl	41cdc <__printf_chk@plt+0x3d53c>
   3ee48:	cmp	r4, #0
   3ee4c:	mov	r7, r0
   3ee50:	ble	3eef0 <__printf_chk@plt+0x3a750>
   3ee54:	add	r8, r5, r9, lsl #2
   3ee58:	mov	r6, #0
   3ee5c:	add	r4, r4, r9
   3ee60:	str	r9, [sp, #8]
   3ee64:	str	r4, [sp, #12]
   3ee68:	cmp	r7, #0
   3ee6c:	ldr	sl, [sp, #8]
   3ee70:	ldrgt	r4, [r8, r6]
   3ee74:	movgt	fp, #0
   3ee78:	bgt	3eeb0 <__printf_chk@plt+0x3a710>
   3ee7c:	b	3eed4 <__printf_chk@plt+0x3a734>
   3ee80:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3ee84:	mov	sl, r0
   3ee88:	ldr	ip, [r5, sl, lsl #2]
   3ee8c:	mov	r0, fp
   3ee90:	str	r4, [r5, sl, lsl #2]
   3ee94:	mov	r1, #1
   3ee98:	str	ip, [r8, r6]
   3ee9c:	mov	r4, ip
   3eea0:	bl	42320 <__printf_chk@plt+0x3db80>
   3eea4:	cmp	r0, r7
   3eea8:	mov	fp, r0
   3eeac:	beq	3eed4 <__printf_chk@plt+0x3a734>
   3eeb0:	cmp	r9, sl
   3eeb4:	mov	r0, sl
   3eeb8:	ldr	r1, [sp]
   3eebc:	ble	3ee80 <__printf_chk@plt+0x3a6e0>
   3eec0:	mov	r0, sl
   3eec4:	ldr	r1, [sp, #4]
   3eec8:	bl	42320 <__printf_chk@plt+0x3db80>
   3eecc:	mov	sl, r0
   3eed0:	b	3ee88 <__printf_chk@plt+0x3a6e8>
   3eed4:	ldr	r2, [sp, #8]
   3eed8:	add	r6, r6, #4
   3eedc:	ldr	r3, [sp, #12]
   3eee0:	add	r2, r2, #1
   3eee4:	str	r2, [sp, #8]
   3eee8:	cmp	r2, r3
   3eeec:	bne	3ee68 <__printf_chk@plt+0x3a6c8>
   3eef0:	add	sp, sp, #20
   3eef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eef8:	ldr	r4, [sp, #4]
   3eefc:	b	3ee34 <__printf_chk@plt+0x3a694>
   3ef00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ef04:	sub	sp, sp, #28
   3ef08:	ldr	r4, [pc, #904]	; 3f298 <__printf_chk@plt+0x3aaf8>
   3ef0c:	mov	sl, r2
   3ef10:	str	r0, [sp, #20]
   3ef14:	mov	r9, r3
   3ef18:	add	r4, pc, r4
   3ef1c:	ldr	r0, [pc, #888]	; 3f29c <__printf_chk@plt+0x3aafc>
   3ef20:	str	r1, [sp, #16]
   3ef24:	mov	r1, #1
   3ef28:	ldr	ip, [r4]
   3ef2c:	add	r0, pc, r0
   3ef30:	ldr	r7, [r0]
   3ef34:	mov	r0, ip
   3ef38:	str	ip, [sp, #8]
   3ef3c:	bl	42320 <__printf_chk@plt+0x3db80>
   3ef40:	mov	r1, #61	; 0x3d
   3ef44:	str	r0, [sp, #12]
   3ef48:	mov	r0, r7
   3ef4c:	ldr	r3, [sp, #12]
   3ef50:	str	r3, [r4]
   3ef54:	bl	474c <strchr@plt>
   3ef58:	subs	ip, r0, #0
   3ef5c:	str	ip, [sp, #4]
   3ef60:	beq	3f138 <__printf_chk@plt+0x3a998>
   3ef64:	mov	r1, r7
   3ef68:	add	ip, ip, #1
   3ef6c:	str	ip, [sp, #4]
   3ef70:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3ef74:	mov	r5, r0
   3ef78:	ldr	fp, [sl]
   3ef7c:	cmp	fp, #0
   3ef80:	beq	3f098 <__printf_chk@plt+0x3a8f8>
   3ef84:	mov	r6, sl
   3ef88:	mov	r4, #0
   3ef8c:	mvn	r8, #0
   3ef90:	mov	r0, r7
   3ef94:	mov	r1, fp
   3ef98:	mov	r2, r5
   3ef9c:	bl	3c9c <strncmp@plt>
   3efa0:	cmp	r0, #0
   3efa4:	mov	r0, fp
   3efa8:	bne	3efe0 <__printf_chk@plt+0x3a840>
   3efac:	bl	4458 <strlen@plt>
   3efb0:	cmp	r5, r0
   3efb4:	beq	3f0f4 <__printf_chk@plt+0x3a954>
   3efb8:	subs	r2, r5, #1
   3efbc:	rsbs	r3, r2, #0
   3efc0:	adcs	r3, r3, r2
   3efc4:	cmp	r9, #0
   3efc8:	moveq	r3, #0
   3efcc:	cmp	r3, #0
   3efd0:	bne	3efe0 <__printf_chk@plt+0x3a840>
   3efd4:	cmn	r8, #1
   3efd8:	mov	r8, r4
   3efdc:	bne	3f148 <__printf_chk@plt+0x3a9a8>
   3efe0:	mov	r0, r4
   3efe4:	mov	r1, #1
   3efe8:	bl	42320 <__printf_chk@plt+0x3db80>
   3efec:	ldr	fp, [r6, #16]!
   3eff0:	cmp	fp, #0
   3eff4:	mov	r4, r0
   3eff8:	bne	3ef90 <__printf_chk@plt+0x3a7f0>
   3effc:	cmn	r8, #1
   3f000:	beq	3f098 <__printf_chk@plt+0x3a8f8>
   3f004:	add	r8, sl, r8, lsl #4
   3f008:	ldr	r3, [r8, #4]
   3f00c:	cmp	r3, #0
   3f010:	beq	3f040 <__printf_chk@plt+0x3a8a0>
   3f014:	sub	r2, r3, #1
   3f018:	cmp	r2, #1
   3f01c:	bls	3f184 <__printf_chk@plt+0x3a9e4>
   3f020:	ldr	r3, [r8, #8]
   3f024:	cmp	r3, #0
   3f028:	ldrne	r2, [r8, #12]
   3f02c:	movne	r0, #0
   3f030:	ldreq	r0, [r8, #12]
   3f034:	strne	r2, [r3]
   3f038:	add	sp, sp, #28
   3f03c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f040:	ldr	r3, [sp, #4]
   3f044:	cmp	r3, #0
   3f048:	beq	3f020 <__printf_chk@plt+0x3a880>
   3f04c:	ldr	r3, [pc, #588]	; 3f2a0 <__printf_chk@plt+0x3ab00>
   3f050:	add	r3, pc, r3
   3f054:	ldr	r3, [r3, #4]
   3f058:	cmp	r3, #0
   3f05c:	bne	3f10c <__printf_chk@plt+0x3a96c>
   3f060:	ldr	r3, [r8, #8]
   3f064:	cmp	r3, #0
   3f068:	beq	3f258 <__printf_chk@plt+0x3aab8>
   3f06c:	ldr	r3, [pc, #560]	; 3f2a4 <__printf_chk@plt+0x3ab04>
   3f070:	mov	r2, #0
   3f074:	add	r3, pc, r3
   3f078:	str	r2, [r3, #8]
   3f07c:	ldr	ip, [sp, #16]
   3f080:	ldrb	r3, [ip]
   3f084:	cmp	r3, #58	; 0x3a
   3f088:	beq	3f250 <__printf_chk@plt+0x3aab0>
   3f08c:	mov	r0, #63	; 0x3f
   3f090:	add	sp, sp, #28
   3f094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f098:	cmp	r9, #0
   3f09c:	bne	3f26c <__printf_chk@plt+0x3aacc>
   3f0a0:	ldr	r3, [pc, #512]	; 3f2a8 <__printf_chk@plt+0x3ab08>
   3f0a4:	add	r3, pc, r3
   3f0a8:	ldr	r3, [r3, #4]
   3f0ac:	cmp	r3, #0
   3f0b0:	beq	3f0d8 <__printf_chk@plt+0x3a938>
   3f0b4:	ldr	ip, [sp, #16]
   3f0b8:	ldrb	r3, [ip]
   3f0bc:	cmp	r3, #58	; 0x3a
   3f0c0:	beq	3f0d8 <__printf_chk@plt+0x3a938>
   3f0c4:	ldr	r0, [pc, #480]	; 3f2ac <__printf_chk@plt+0x3ab0c>
   3f0c8:	mov	r1, r7
   3f0cc:	add	r0, pc, r0
   3f0d0:	add	r0, r0, #104	; 0x68
   3f0d4:	bl	1eefc <__printf_chk@plt+0x1a75c>
   3f0d8:	ldr	r3, [pc, #464]	; 3f2b0 <__printf_chk@plt+0x3ab10>
   3f0dc:	mov	r2, #0
   3f0e0:	mov	r0, #63	; 0x3f
   3f0e4:	add	r3, pc, r3
   3f0e8:	str	r2, [r3, #8]
   3f0ec:	add	sp, sp, #28
   3f0f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f0f4:	mov	r8, r4
   3f0f8:	add	r8, sl, r8, lsl #4
   3f0fc:	ldr	r3, [r8, #4]
   3f100:	cmp	r3, #0
   3f104:	bne	3f014 <__printf_chk@plt+0x3a874>
   3f108:	b	3f040 <__printf_chk@plt+0x3a8a0>
   3f10c:	ldr	ip, [sp, #16]
   3f110:	ldrb	r3, [ip]
   3f114:	cmp	r3, #58	; 0x3a
   3f118:	beq	3f060 <__printf_chk@plt+0x3a8c0>
   3f11c:	ldr	r0, [pc, #400]	; 3f2b4 <__printf_chk@plt+0x3ab14>
   3f120:	mov	r1, r5
   3f124:	mov	r2, r7
   3f128:	add	r0, pc, r0
   3f12c:	add	r0, r0, #28
   3f130:	bl	1eefc <__printf_chk@plt+0x1a75c>
   3f134:	b	3f060 <__printf_chk@plt+0x3a8c0>
   3f138:	mov	r0, r7
   3f13c:	bl	4458 <strlen@plt>
   3f140:	mov	r5, r0
   3f144:	b	3ef78 <__printf_chk@plt+0x3a7d8>
   3f148:	ldr	r3, [pc, #360]	; 3f2b8 <__printf_chk@plt+0x3ab18>
   3f14c:	add	r3, pc, r3
   3f150:	ldr	r3, [r3, #4]
   3f154:	cmp	r3, #0
   3f158:	beq	3f0d8 <__printf_chk@plt+0x3a938>
   3f15c:	ldr	ip, [sp, #16]
   3f160:	ldrb	r3, [ip]
   3f164:	cmp	r3, #58	; 0x3a
   3f168:	beq	3f0d8 <__printf_chk@plt+0x3a938>
   3f16c:	ldr	r0, [pc, #328]	; 3f2bc <__printf_chk@plt+0x3ab1c>
   3f170:	mov	r1, r5
   3f174:	mov	r2, r7
   3f178:	add	r0, pc, r0
   3f17c:	bl	1eefc <__printf_chk@plt+0x1a75c>
   3f180:	b	3f0d8 <__printf_chk@plt+0x3a938>
   3f184:	ldr	ip, [sp, #4]
   3f188:	cmp	ip, #0
   3f18c:	ldrne	r3, [pc, #300]	; 3f2c0 <__printf_chk@plt+0x3ab20>
   3f190:	addne	r3, pc, r3
   3f194:	strne	ip, [r3]
   3f198:	bne	3f020 <__printf_chk@plt+0x3a880>
   3f19c:	cmp	r3, #1
   3f1a0:	bne	3f020 <__printf_chk@plt+0x3a880>
   3f1a4:	mov	r1, #2
   3f1a8:	ldr	r0, [sp, #8]
   3f1ac:	bl	42320 <__printf_chk@plt+0x3db80>
   3f1b0:	ldr	r3, [pc, #268]	; 3f2c4 <__printf_chk@plt+0x3ab24>
   3f1b4:	ldr	ip, [sp, #12]
   3f1b8:	add	r3, pc, r3
   3f1bc:	ldr	r1, [pc, #260]	; 3f2c8 <__printf_chk@plt+0x3ab28>
   3f1c0:	add	r1, pc, r1
   3f1c4:	str	r0, [r3]
   3f1c8:	ldr	r0, [sp, #20]
   3f1cc:	ldr	r2, [r0, ip, lsl #2]
   3f1d0:	cmp	r2, #0
   3f1d4:	str	r2, [r1]
   3f1d8:	bne	3f020 <__printf_chk@plt+0x3a880>
   3f1dc:	ldr	r3, [r3, #4]
   3f1e0:	cmp	r3, #0
   3f1e4:	beq	3f20c <__printf_chk@plt+0x3aa6c>
   3f1e8:	ldr	ip, [sp, #16]
   3f1ec:	ldrb	r3, [ip]
   3f1f0:	cmp	r3, #58	; 0x3a
   3f1f4:	beq	3f20c <__printf_chk@plt+0x3aa6c>
   3f1f8:	ldr	r0, [pc, #204]	; 3f2cc <__printf_chk@plt+0x3ab2c>
   3f1fc:	mov	r1, r7
   3f200:	add	r0, pc, r0
   3f204:	add	r0, r0, #68	; 0x44
   3f208:	bl	1eefc <__printf_chk@plt+0x1a75c>
   3f20c:	ldr	r3, [r8, #8]
   3f210:	cmp	r3, #0
   3f214:	beq	3f284 <__printf_chk@plt+0x3aae4>
   3f218:	ldr	r3, [pc, #176]	; 3f2d0 <__printf_chk@plt+0x3ab30>
   3f21c:	mov	r2, #0
   3f220:	add	r3, pc, r3
   3f224:	str	r2, [r3, #8]
   3f228:	ldr	r4, [pc, #164]	; 3f2d4 <__printf_chk@plt+0x3ab34>
   3f22c:	mvn	r1, #0
   3f230:	add	r4, pc, r4
   3f234:	ldr	r0, [r4]
   3f238:	bl	42320 <__printf_chk@plt+0x3db80>
   3f23c:	ldr	ip, [sp, #16]
   3f240:	str	r0, [r4]
   3f244:	ldrb	r3, [ip]
   3f248:	cmp	r3, #58	; 0x3a
   3f24c:	bne	3f08c <__printf_chk@plt+0x3a8ec>
   3f250:	mov	r0, #58	; 0x3a
   3f254:	b	3f038 <__printf_chk@plt+0x3a898>
   3f258:	ldr	r3, [pc, #120]	; 3f2d8 <__printf_chk@plt+0x3ab38>
   3f25c:	ldr	r2, [r8, #12]
   3f260:	add	r3, pc, r3
   3f264:	str	r2, [r3, #8]
   3f268:	b	3f07c <__printf_chk@plt+0x3a8dc>
   3f26c:	ldr	r3, [pc, #104]	; 3f2dc <__printf_chk@plt+0x3ab3c>
   3f270:	mvn	r0, #0
   3f274:	ldr	ip, [sp, #8]
   3f278:	add	r3, pc, r3
   3f27c:	str	ip, [r3]
   3f280:	b	3f038 <__printf_chk@plt+0x3a898>
   3f284:	ldr	r3, [pc, #84]	; 3f2e0 <__printf_chk@plt+0x3ab40>
   3f288:	ldr	r2, [r8, #12]
   3f28c:	add	r3, pc, r3
   3f290:	str	r2, [r3, #8]
   3f294:	b	3f228 <__printf_chk@plt+0x3aa88>
   3f298:	andeq	r8, r3, r0, ror #2
   3f29c:	andeq	r8, r3, r4, ror #2
   3f2a0:	andeq	r8, r3, r8, lsr #32
   3f2a4:	andeq	r8, r3, r4
   3f2a8:	ldrdeq	r7, [r3], -r4
   3f2ac:	muleq	r2, r0, r5
   3f2b0:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   3f2b4:	andeq	r5, r2, r4, lsr r5
   3f2b8:	andeq	r7, r3, ip, lsr #30
   3f2bc:	andeq	r5, r2, r4, ror #9
   3f2c0:	andeq	r9, r3, ip, ror r2
   3f2c4:	andeq	r7, r3, r0, asr #29
   3f2c8:	andeq	r9, r3, ip, asr #4
   3f2cc:	andeq	r5, r2, ip, asr r4
   3f2d0:	andeq	r7, r3, r8, asr lr
   3f2d4:	andeq	r7, r3, r8, asr #28
   3f2d8:	andeq	r7, r3, r8, lsl lr
   3f2dc:	andeq	r7, r3, r0, lsl #28
   3f2e0:	andeq	r7, r3, ip, ror #27
   3f2e4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f2e8:	subs	r7, r2, #0
   3f2ec:	mov	r9, r0
   3f2f0:	mov	r8, r1
   3f2f4:	beq	3f3dc <__printf_chk@plt+0x3ac3c>
   3f2f8:	ldr	r3, [pc, #1284]	; 3f804 <__printf_chk@plt+0x3b064>
   3f2fc:	add	r3, pc, r3
   3f300:	ldr	r2, [r3]
   3f304:	cmp	r2, #0
   3f308:	beq	3f444 <__printf_chk@plt+0x3aca4>
   3f30c:	ldr	r3, [pc, #1268]	; 3f808 <__printf_chk@plt+0x3b068>
   3f310:	add	r3, pc, r3
   3f314:	ldr	r3, [r3, #12]
   3f318:	cmn	r3, #1
   3f31c:	beq	3f3e8 <__printf_chk@plt+0x3ac48>
   3f320:	ldr	r3, [pc, #1252]	; 3f80c <__printf_chk@plt+0x3b06c>
   3f324:	add	r3, pc, r3
   3f328:	ldr	r3, [r3]
   3f32c:	cmp	r3, #0
   3f330:	moveq	r2, r3
   3f334:	bne	3f3e8 <__printf_chk@plt+0x3ac48>
   3f338:	ldrb	r3, [r7]
   3f33c:	cmp	r3, #45	; 0x2d
   3f340:	beq	3f420 <__printf_chk@plt+0x3ac80>
   3f344:	cmp	r3, #43	; 0x2b
   3f348:	mov	sl, #0
   3f34c:	beq	3f424 <__printf_chk@plt+0x3ac84>
   3f350:	ldr	r3, [pc, #1208]	; 3f810 <__printf_chk@plt+0x3b070>
   3f354:	cmp	r2, #0
   3f358:	mov	r2, #0
   3f35c:	add	r3, pc, r3
   3f360:	str	r2, [r3]
   3f364:	bne	3f42c <__printf_chk@plt+0x3ac8c>
   3f368:	ldr	r3, [pc, #1188]	; 3f814 <__printf_chk@plt+0x3b074>
   3f36c:	add	r3, pc, r3
   3f370:	ldr	r3, [r3]
   3f374:	ldrb	r6, [r3]
   3f378:	cmp	r6, #0
   3f37c:	bne	3f4ec <__printf_chk@plt+0x3ad4c>
   3f380:	ldr	r4, [pc, #1168]	; 3f818 <__printf_chk@plt+0x3b078>
   3f384:	mov	r6, #0
   3f388:	ldr	ip, [pc, #1164]	; 3f81c <__printf_chk@plt+0x3b07c>
   3f38c:	add	r4, pc, r4
   3f390:	add	ip, pc, ip
   3f394:	ldr	r5, [r4]
   3f398:	str	r6, [ip]
   3f39c:	cmp	r9, r5
   3f3a0:	ble	3f560 <__printf_chk@plt+0x3adc0>
   3f3a4:	ldr	r4, [r8, r5, lsl #2]
   3f3a8:	ldr	r3, [pc, #1136]	; 3f820 <__printf_chk@plt+0x3b080>
   3f3ac:	ldrb	r1, [r4]
   3f3b0:	add	r3, pc, r3
   3f3b4:	cmp	r1, #45	; 0x2d
   3f3b8:	str	r4, [r3]
   3f3bc:	beq	3f490 <__printf_chk@plt+0x3acf0>
   3f3c0:	ldr	r3, [pc, #1116]	; 3f824 <__printf_chk@plt+0x3b084>
   3f3c4:	cmp	sl, #0
   3f3c8:	ldr	r2, [pc, #1112]	; 3f828 <__printf_chk@plt+0x3b088>
   3f3cc:	add	r3, pc, r3
   3f3d0:	add	r2, pc, r2
   3f3d4:	str	r2, [r3]
   3f3d8:	bne	3f45c <__printf_chk@plt+0x3acbc>
   3f3dc:	mvn	r3, #0
   3f3e0:	mov	r0, r3
   3f3e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f3e8:	ldr	r0, [pc, #1084]	; 3f82c <__printf_chk@plt+0x3b08c>
   3f3ec:	add	r0, pc, r0
   3f3f0:	bl	46e0 <getenv@plt>
   3f3f4:	ldr	r3, [pc, #1076]	; 3f830 <__printf_chk@plt+0x3b090>
   3f3f8:	ldr	r2, [pc, #1076]	; 3f834 <__printf_chk@plt+0x3b094>
   3f3fc:	add	r3, pc, r3
   3f400:	add	r2, pc, r2
   3f404:	ldr	r2, [r2]
   3f408:	adds	r0, r0, #0
   3f40c:	movne	r0, #1
   3f410:	str	r0, [r3, #12]
   3f414:	ldrb	r3, [r7]
   3f418:	cmp	r3, #45	; 0x2d
   3f41c:	bne	3f344 <__printf_chk@plt+0x3aba4>
   3f420:	mov	sl, #2
   3f424:	add	r7, r7, #1
   3f428:	b	3f350 <__printf_chk@plt+0x3abb0>
   3f42c:	ldr	r3, [pc, #1028]	; 3f838 <__printf_chk@plt+0x3b098>
   3f430:	mvn	r2, #0
   3f434:	add	r3, pc, r3
   3f438:	str	r2, [r3, #16]
   3f43c:	str	r2, [r3, #20]
   3f440:	b	3f380 <__printf_chk@plt+0x3abe0>
   3f444:	ldr	r1, [pc, #1008]	; 3f83c <__printf_chk@plt+0x3b09c>
   3f448:	mov	r2, #1
   3f44c:	str	r2, [r3]
   3f450:	add	r1, pc, r1
   3f454:	str	r2, [r1]
   3f458:	b	3f30c <__printf_chk@plt+0x3ab6c>
   3f45c:	mov	r0, r5
   3f460:	mov	r1, #1
   3f464:	bl	42320 <__printf_chk@plt+0x3db80>
   3f468:	ldr	r1, [pc, #976]	; 3f840 <__printf_chk@plt+0x3b0a0>
   3f46c:	ldr	r2, [pc, #976]	; 3f844 <__printf_chk@plt+0x3b0a4>
   3f470:	mov	r3, #1
   3f474:	add	r1, pc, r1
   3f478:	add	r2, pc, r2
   3f47c:	str	r0, [r1]
   3f480:	mov	r0, r3
   3f484:	ldr	r1, [r8, r5, lsl #2]
   3f488:	str	r1, [r2]
   3f48c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f490:	ldrb	r6, [r4, #1]
   3f494:	cmp	r6, #0
   3f498:	bne	3f4ac <__printf_chk@plt+0x3ad0c>
   3f49c:	mov	r0, r7
   3f4a0:	bl	474c <strchr@plt>
   3f4a4:	cmp	r0, #0
   3f4a8:	beq	3f3c0 <__printf_chk@plt+0x3ac20>
   3f4ac:	ldr	r3, [pc, #916]	; 3f848 <__printf_chk@plt+0x3b0a8>
   3f4b0:	add	r3, pc, r3
   3f4b4:	ldr	sl, [r3, #20]
   3f4b8:	cmn	sl, #1
   3f4bc:	beq	3f4cc <__printf_chk@plt+0x3ad2c>
   3f4c0:	ldr	r2, [r3, #16]
   3f4c4:	cmn	r2, #1
   3f4c8:	streq	r5, [r3, #16]
   3f4cc:	cmp	r6, #0
   3f4d0:	beq	3f650 <__printf_chk@plt+0x3aeb0>
   3f4d4:	ldr	fp, [pc, #880]	; 3f84c <__printf_chk@plt+0x3b0ac>
   3f4d8:	cmp	r6, #45	; 0x2d
   3f4dc:	add	r3, r4, #1
   3f4e0:	add	fp, pc, fp
   3f4e4:	str	r3, [fp]
   3f4e8:	beq	3f6e8 <__printf_chk@plt+0x3af48>
   3f4ec:	mov	r4, r3
   3f4f0:	ldr	r3, [pc, #856]	; 3f850 <__printf_chk@plt+0x3b0b0>
   3f4f4:	cmp	r6, #58	; 0x3a
   3f4f8:	add	r5, r4, #1
   3f4fc:	add	r3, pc, r3
   3f500:	str	r5, [r3]
   3f504:	beq	3f5e0 <__printf_chk@plt+0x3ae40>
   3f508:	cmp	r6, #45	; 0x2d
   3f50c:	beq	3f664 <__printf_chk@plt+0x3aec4>
   3f510:	mov	r0, r7
   3f514:	mov	r1, r6
   3f518:	bl	474c <strchr@plt>
   3f51c:	cmp	r0, #0
   3f520:	beq	3f5e0 <__printf_chk@plt+0x3ae40>
   3f524:	ldrb	r3, [r0, #1]
   3f528:	cmp	r3, #58	; 0x3a
   3f52c:	ldrb	r3, [r5]
   3f530:	beq	3f698 <__printf_chk@plt+0x3aef8>
   3f534:	cmp	r3, #0
   3f538:	movne	r3, r6
   3f53c:	bne	3f3e0 <__printf_chk@plt+0x3ac40>
   3f540:	ldr	r4, [pc, #780]	; 3f854 <__printf_chk@plt+0x3b0b4>
   3f544:	mov	r1, #1
   3f548:	add	r4, pc, r4
   3f54c:	ldr	r0, [r4]
   3f550:	bl	42320 <__printf_chk@plt+0x3db80>
   3f554:	mov	r3, r6
   3f558:	str	r0, [r4]
   3f55c:	b	3f3e0 <__printf_chk@plt+0x3ac40>
   3f560:	ldr	r6, [r4, #16]
   3f564:	ldr	r3, [pc, #748]	; 3f858 <__printf_chk@plt+0x3b0b8>
   3f568:	ldr	r2, [pc, #748]	; 3f85c <__printf_chk@plt+0x3b0bc>
   3f56c:	cmn	r6, #1
   3f570:	add	r3, pc, r3
   3f574:	add	r2, pc, r2
   3f578:	str	r2, [r3]
   3f57c:	beq	3f5d0 <__printf_chk@plt+0x3ae30>
   3f580:	ldr	r7, [r4, #20]
   3f584:	mov	r2, r5
   3f588:	mov	r3, r8
   3f58c:	mov	r1, r6
   3f590:	mov	r0, r7
   3f594:	bl	3edcc <__printf_chk@plt+0x3a62c>
   3f598:	mov	r1, r6
   3f59c:	mov	r0, r7
   3f5a0:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3f5a4:	ldr	r1, [r4]
   3f5a8:	bl	42320 <__printf_chk@plt+0x3db80>
   3f5ac:	str	r0, [r4]
   3f5b0:	ldr	r1, [pc, #680]	; 3f860 <__printf_chk@plt+0x3b0c0>
   3f5b4:	mvn	r2, #0
   3f5b8:	mov	r3, r2
   3f5bc:	add	r1, pc, r1
   3f5c0:	mov	r0, r3
   3f5c4:	str	r2, [r1, #16]
   3f5c8:	str	r2, [r1, #20]
   3f5cc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f5d0:	ldr	r3, [r4, #20]
   3f5d4:	cmn	r3, #1
   3f5d8:	strne	r3, [r4]
   3f5dc:	b	3f5b0 <__printf_chk@plt+0x3ae10>
   3f5e0:	ldrb	r3, [r4, #1]
   3f5e4:	cmp	r3, #0
   3f5e8:	bne	3f604 <__printf_chk@plt+0x3ae64>
   3f5ec:	ldr	r4, [pc, #624]	; 3f864 <__printf_chk@plt+0x3b0c4>
   3f5f0:	mov	r1, #1
   3f5f4:	add	r4, pc, r4
   3f5f8:	ldr	r0, [r4]
   3f5fc:	bl	42320 <__printf_chk@plt+0x3db80>
   3f600:	str	r0, [r4]
   3f604:	ldr	r3, [pc, #604]	; 3f868 <__printf_chk@plt+0x3b0c8>
   3f608:	add	r3, pc, r3
   3f60c:	ldr	r3, [r3, #4]
   3f610:	cmp	r3, #0
   3f614:	beq	3f638 <__printf_chk@plt+0x3ae98>
   3f618:	ldrb	r3, [r7]
   3f61c:	cmp	r3, #58	; 0x3a
   3f620:	beq	3f638 <__printf_chk@plt+0x3ae98>
   3f624:	ldr	r0, [pc, #576]	; 3f86c <__printf_chk@plt+0x3b0cc>
   3f628:	mov	r1, r6
   3f62c:	add	r0, pc, r0
   3f630:	add	r0, r0, #128	; 0x80
   3f634:	bl	1eefc <__printf_chk@plt+0x1a75c>
   3f638:	ldr	r2, [pc, #560]	; 3f870 <__printf_chk@plt+0x3b0d0>
   3f63c:	mov	r3, #63	; 0x3f
   3f640:	mov	r0, r3
   3f644:	add	r2, pc, r2
   3f648:	str	r6, [r2, #8]
   3f64c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f650:	ldr	r3, [pc, #540]	; 3f874 <__printf_chk@plt+0x3b0d4>
   3f654:	mov	r6, #45	; 0x2d
   3f658:	add	r5, r4, #1
   3f65c:	add	r3, pc, r3
   3f660:	str	r5, [r3]
   3f664:	ldrb	r3, [r4, #1]
   3f668:	cmp	r3, #0
   3f66c:	beq	3f680 <__printf_chk@plt+0x3aee0>
   3f670:	ldrb	r3, [r5]
   3f674:	cmp	r3, #0
   3f678:	bne	3f604 <__printf_chk@plt+0x3ae64>
   3f67c:	b	3f3dc <__printf_chk@plt+0x3ac3c>
   3f680:	mov	r0, r7
   3f684:	mov	r1, r6
   3f688:	bl	474c <strchr@plt>
   3f68c:	cmp	r0, #0
   3f690:	bne	3f524 <__printf_chk@plt+0x3ad84>
   3f694:	b	3f670 <__printf_chk@plt+0x3aed0>
   3f698:	cmp	r3, #0
   3f69c:	beq	3f758 <__printf_chk@plt+0x3afb8>
   3f6a0:	ldr	r3, [pc, #464]	; 3f878 <__printf_chk@plt+0x3b0d8>
   3f6a4:	ldr	r2, [pc, #464]	; 3f87c <__printf_chk@plt+0x3b0dc>
   3f6a8:	add	r3, pc, r3
   3f6ac:	add	r2, pc, r2
   3f6b0:	ldr	r0, [r3]
   3f6b4:	str	r5, [r2]
   3f6b8:	ldr	r3, [pc, #448]	; 3f880 <__printf_chk@plt+0x3b0e0>
   3f6bc:	mov	r1, #1
   3f6c0:	ldr	r2, [pc, #444]	; 3f884 <__printf_chk@plt+0x3b0e4>
   3f6c4:	add	r3, pc, r3
   3f6c8:	ldr	r4, [pc, #440]	; 3f888 <__printf_chk@plt+0x3b0e8>
   3f6cc:	add	r2, pc, r2
   3f6d0:	str	r2, [r3]
   3f6d4:	add	r4, pc, r4
   3f6d8:	bl	42320 <__printf_chk@plt+0x3db80>
   3f6dc:	mov	r3, r6
   3f6e0:	str	r0, [r4]
   3f6e4:	b	3f3e0 <__printf_chk@plt+0x3ac40>
   3f6e8:	ldrb	r2, [r4, #2]
   3f6ec:	cmp	r2, #0
   3f6f0:	movne	r4, r3
   3f6f4:	bne	3f650 <__printf_chk@plt+0x3aeb0>
   3f6f8:	mov	r0, r5
   3f6fc:	mov	r1, #1
   3f700:	bl	42320 <__printf_chk@plt+0x3db80>
   3f704:	ldr	r4, [pc, #384]	; 3f88c <__printf_chk@plt+0x3b0ec>
   3f708:	ldr	r3, [pc, #384]	; 3f890 <__printf_chk@plt+0x3b0f0>
   3f70c:	add	r4, pc, r4
   3f710:	add	r3, pc, r3
   3f714:	str	r3, [fp]
   3f718:	ldr	r5, [r4, #16]
   3f71c:	cmn	r5, #1
   3f720:	mov	r2, r0
   3f724:	str	r0, [r4]
   3f728:	beq	3f5b0 <__printf_chk@plt+0x3ae10>
   3f72c:	mov	r3, r8
   3f730:	mov	r0, sl
   3f734:	mov	r1, r5
   3f738:	bl	3edcc <__printf_chk@plt+0x3a62c>
   3f73c:	mov	r1, r5
   3f740:	mov	r0, sl
   3f744:	bl	423b4 <__printf_chk@plt+0x3dc14>
   3f748:	ldr	r1, [r4]
   3f74c:	bl	42320 <__printf_chk@plt+0x3db80>
   3f750:	str	r0, [r4]
   3f754:	b	3f5b0 <__printf_chk@plt+0x3ae10>
   3f758:	ldrb	r3, [r0, #2]
   3f75c:	cmp	r3, #58	; 0x3a
   3f760:	beq	3f7f8 <__printf_chk@plt+0x3b058>
   3f764:	ldr	r4, [pc, #296]	; 3f894 <__printf_chk@plt+0x3b0f4>
   3f768:	mov	r1, #1
   3f76c:	add	r4, pc, r4
   3f770:	ldr	r0, [r4]
   3f774:	bl	42320 <__printf_chk@plt+0x3db80>
   3f778:	cmp	r9, r0
   3f77c:	str	r0, [r4]
   3f780:	bgt	3f7e4 <__printf_chk@plt+0x3b044>
   3f784:	ldr	r1, [r4, #4]
   3f788:	ldr	r3, [pc, #264]	; 3f898 <__printf_chk@plt+0x3b0f8>
   3f78c:	ldr	r2, [pc, #264]	; 3f89c <__printf_chk@plt+0x3b0fc>
   3f790:	cmp	r1, #0
   3f794:	add	r3, pc, r3
   3f798:	add	r2, pc, r2
   3f79c:	str	r2, [r3]
   3f7a0:	beq	3f7c4 <__printf_chk@plt+0x3b024>
   3f7a4:	ldrb	r3, [r7]
   3f7a8:	cmp	r3, #58	; 0x3a
   3f7ac:	beq	3f7c4 <__printf_chk@plt+0x3b024>
   3f7b0:	ldr	r0, [pc, #232]	; 3f8a0 <__printf_chk@plt+0x3b100>
   3f7b4:	mov	r1, r6
   3f7b8:	add	r0, pc, r0
   3f7bc:	add	r0, r0, #152	; 0x98
   3f7c0:	bl	1eefc <__printf_chk@plt+0x1a75c>
   3f7c4:	ldr	r3, [pc, #216]	; 3f8a4 <__printf_chk@plt+0x3b104>
   3f7c8:	add	r3, pc, r3
   3f7cc:	str	r6, [r3, #8]
   3f7d0:	ldrb	r3, [r7]
   3f7d4:	cmp	r3, #58	; 0x3a
   3f7d8:	movne	r3, #63	; 0x3f
   3f7dc:	moveq	r3, #58	; 0x3a
   3f7e0:	b	3f3e0 <__printf_chk@plt+0x3ac40>
   3f7e4:	ldr	r3, [pc, #188]	; 3f8a8 <__printf_chk@plt+0x3b108>
   3f7e8:	ldr	r2, [r8, r0, lsl #2]
   3f7ec:	add	r3, pc, r3
   3f7f0:	str	r2, [r3]
   3f7f4:	b	3f6b8 <__printf_chk@plt+0x3af18>
   3f7f8:	ldr	r3, [pc, #172]	; 3f8ac <__printf_chk@plt+0x3b10c>
   3f7fc:	ldr	r0, [pc, r3]
   3f800:	b	3f6b8 <__printf_chk@plt+0x3af18>
   3f804:	andeq	r7, r3, ip, ror sp
   3f808:	andeq	r7, r3, r8, ror #26
   3f80c:	andeq	r9, r3, r4, ror #1
   3f810:	strheq	r9, [r3], -r0
   3f814:	andeq	r7, r3, r4, lsr #26
   3f818:	andeq	r7, r3, ip, ror #25
   3f81c:	andeq	r9, r3, r8, ror r0
   3f820:	andeq	r7, r3, r0, ror #25
   3f824:	andeq	r7, r3, r4, asr #25
   3f828:	andeq	r6, r0, r0, ror r5
   3f82c:	andeq	r5, r2, ip, lsr #6
   3f830:	andeq	r7, r3, ip, ror ip
   3f834:	andeq	r9, r3, r8
   3f838:	andeq	r7, r3, r4, asr #24
   3f83c:			; <UNDEFINED> instruction: 0x00038fb8
   3f840:	andeq	r7, r3, r4, lsl #24
   3f844:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   3f848:	andeq	r7, r3, r8, asr #23
   3f84c:			; <UNDEFINED> instruction: 0x00037bb0
   3f850:	muleq	r3, r4, fp
   3f854:	andeq	r7, r3, r0, lsr fp
   3f858:	andeq	r7, r3, r0, lsr #22
   3f85c:	andeq	r6, r0, ip, asr #7
   3f860:			; <UNDEFINED> instruction: 0x00037abc
   3f864:	andeq	r7, r3, r4, lsl #21
   3f868:	andeq	r7, r3, r0, ror sl
   3f86c:	andeq	r5, r2, r0, lsr r0
   3f870:	andeq	r7, r3, r4, lsr sl
   3f874:	andeq	r7, r3, r4, lsr sl
   3f878:	ldrdeq	r7, [r3], -r0
   3f87c:	andeq	r8, r3, r0, ror #26
   3f880:	andeq	r7, r3, ip, asr #19
   3f884:	andeq	r6, r0, r4, ror r2
   3f888:	andeq	r7, r3, r4, lsr #19
   3f88c:	andeq	r7, r3, ip, ror #18
   3f890:	andeq	r6, r0, r0, lsr r2
   3f894:	andeq	r7, r3, ip, lsl #18
   3f898:	strdeq	r7, [r3], -ip
   3f89c:	andeq	r6, r0, r8, lsr #3
   3f8a0:	andeq	r4, r2, r4, lsr #29
   3f8a4:			; <UNDEFINED> instruction: 0x000378b0
   3f8a8:	andeq	r8, r3, r0, lsr #24
   3f8ac:	andeq	r7, r3, ip, ror r8
   3f8b0:	push	{r4, lr}
   3f8b4:	subs	r4, r0, #0
   3f8b8:	popeq	{r4, pc}
   3f8bc:	ldr	r0, [r4]
   3f8c0:	cmp	r0, #0
   3f8c4:	beq	3f8cc <__printf_chk@plt+0x3b12c>
   3f8c8:	bl	3bdc <free@plt>
   3f8cc:	ldr	r0, [r4, #8]
   3f8d0:	bl	3f8b0 <__printf_chk@plt+0x3b110>
   3f8d4:	mov	r0, r4
   3f8d8:	pop	{r4, lr}
   3f8dc:	b	3bdc <free@plt>
   3f8e0:	push	{r4, lr}
   3f8e4:	subs	r4, r0, #0
   3f8e8:	popeq	{r4, pc}
   3f8ec:	ldr	r0, [r4]
   3f8f0:	cmp	r0, #0
   3f8f4:	beq	3f8fc <__printf_chk@plt+0x3b15c>
   3f8f8:	bl	3bdc <free@plt>
   3f8fc:	ldr	r0, [r4, #12]
   3f900:	cmp	r0, #0
   3f904:	beq	3f90c <__printf_chk@plt+0x3b16c>
   3f908:	bl	3bdc <free@plt>
   3f90c:	ldr	r0, [r4, #16]
   3f910:	bl	3f8e0 <__printf_chk@plt+0x3b140>
   3f914:	mov	r0, r4
   3f918:	pop	{r4, lr}
   3f91c:	b	3bdc <free@plt>
   3f920:	push	{r4, lr}
   3f924:	subs	r4, r0, #0
   3f928:	popeq	{r4, pc}
   3f92c:	ldr	r0, [r4, #12]
   3f930:	bl	3f8b0 <__printf_chk@plt+0x3b110>
   3f934:	ldr	r0, [r4, #16]
   3f938:	bl	3f8e0 <__printf_chk@plt+0x3b140>
   3f93c:	ldr	r0, [r4, #20]
   3f940:	bl	3f8e0 <__printf_chk@plt+0x3b140>
   3f944:	ldr	r0, [r4, #24]
   3f948:	bl	3f8e0 <__printf_chk@plt+0x3b140>
   3f94c:	mov	r0, r4
   3f950:	pop	{r4, lr}
   3f954:	b	3bdc <free@plt>
   3f958:	ldr	ip, [pc, #460]	; 3fb2c <__printf_chk@plt+0x3b38c>
   3f95c:	cmp	r3, #0
   3f960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f964:	sub	sp, sp, #1056	; 0x420
   3f968:	ldr	r5, [pc, #448]	; 3fb30 <__printf_chk@plt+0x3b390>
   3f96c:	sub	sp, sp, #4
   3f970:	add	ip, pc, ip
   3f974:	mov	r9, r0
   3f978:	str	r3, [sp, #16]
   3f97c:	mov	r4, r2
   3f980:	ldr	r5, [ip, r5]
   3f984:	mov	r3, ip
   3f988:	ldr	r3, [r5]
   3f98c:	str	r5, [sp, #20]
   3f990:	str	r3, [sp, #1052]	; 0x41c
   3f994:	ble	3fb20 <__printf_chk@plt+0x3b380>
   3f998:	mov	sl, #0
   3f99c:	add	fp, r0, r1
   3f9a0:	add	r8, sp, #24
   3f9a4:	mov	r6, sl
   3f9a8:	mov	r7, #1
   3f9ac:	b	3faa4 <__printf_chk@plt+0x3b304>
   3f9b0:	cmp	r6, #0
   3f9b4:	movw	r3, #1025	; 0x401
   3f9b8:	mov	r0, r9
   3f9bc:	mov	r1, fp
   3f9c0:	moveq	r6, r5
   3f9c4:	cmp	sl, #0
   3f9c8:	strne	r5, [sl, #16]
   3f9cc:	ldr	r2, [r4]
   3f9d0:	str	r3, [sp]
   3f9d4:	mov	r3, r8
   3f9d8:	bl	4614 <__dn_expand@plt>
   3f9dc:	subs	sl, r0, #0
   3f9e0:	blt	3fab8 <__printf_chk@plt+0x3b318>
   3f9e4:	mov	r0, r8
   3f9e8:	bl	3f18 <__strdup@plt>
   3f9ec:	cmp	r0, #0
   3f9f0:	str	r0, [r5]
   3f9f4:	beq	3fae4 <__printf_chk@plt+0x3b344>
   3f9f8:	ldr	r0, [r4]
   3f9fc:	add	r0, r0, sl
   3fa00:	str	r0, [r4]
   3fa04:	bl	3fcc <_getshort@plt>
   3fa08:	strh	r0, [r5, #4]
   3fa0c:	ldr	r0, [r4]
   3fa10:	add	r0, r0, #2
   3fa14:	str	r0, [r4]
   3fa18:	bl	3fcc <_getshort@plt>
   3fa1c:	strh	r0, [r5, #6]
   3fa20:	ldr	r0, [r4]
   3fa24:	add	r0, r0, #2
   3fa28:	str	r0, [r4]
   3fa2c:	bl	3cd8 <_getlong@plt>
   3fa30:	strh	r0, [r5, #8]
   3fa34:	ldr	r0, [r4]
   3fa38:	add	r0, r0, #4
   3fa3c:	str	r0, [r4]
   3fa40:	bl	3fcc <_getshort@plt>
   3fa44:	strh	r0, [r5, #10]
   3fa48:	mov	sl, r0
   3fa4c:	ldr	r2, [r4]
   3fa50:	add	r2, r2, #2
   3fa54:	str	r2, [r4]
   3fa58:	bl	4440 <malloc@plt>
   3fa5c:	cmp	r0, #0
   3fa60:	mov	r2, r0
   3fa64:	str	r0, [r5, #12]
   3fa68:	beq	3fb00 <__printf_chk@plt+0x3b360>
   3fa6c:	ldr	r1, [r4]
   3fa70:	mov	r2, sl
   3fa74:	bl	43f8 <memcpy@plt>
   3fa78:	ldr	r2, [r4]
   3fa7c:	mov	r0, r7
   3fa80:	mov	r1, #1
   3fa84:	add	r3, r2, sl
   3fa88:	str	r3, [r4]
   3fa8c:	bl	42320 <__printf_chk@plt+0x3db80>
   3fa90:	ldr	r2, [sp, #16]
   3fa94:	cmp	r2, r0
   3fa98:	mov	r7, r0
   3fa9c:	blt	3fb18 <__printf_chk@plt+0x3b378>
   3faa0:	mov	sl, r5
   3faa4:	mov	r0, #1
   3faa8:	mov	r1, #20
   3faac:	bl	4380 <calloc@plt>
   3fab0:	subs	r5, r0, #0
   3fab4:	bne	3f9b0 <__printf_chk@plt+0x3b210>
   3fab8:	mov	r0, r6
   3fabc:	bl	3f8e0 <__printf_chk@plt+0x3b140>
   3fac0:	mov	r0, #0
   3fac4:	ldr	r2, [sp, #20]
   3fac8:	ldr	r1, [sp, #1052]	; 0x41c
   3facc:	ldr	r3, [r2]
   3fad0:	cmp	r1, r3
   3fad4:	bne	3fb28 <__printf_chk@plt+0x3b388>
   3fad8:	add	sp, sp, #1056	; 0x420
   3fadc:	add	sp, sp, #4
   3fae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fae4:	mov	r3, r0
   3fae8:	mov	r0, r6
   3faec:	str	r3, [sp, #12]
   3faf0:	bl	3f8e0 <__printf_chk@plt+0x3b140>
   3faf4:	ldr	r3, [sp, #12]
   3faf8:	mov	r0, r3
   3fafc:	b	3fac4 <__printf_chk@plt+0x3b324>
   3fb00:	mov	r0, r6
   3fb04:	str	r2, [sp, #12]
   3fb08:	bl	3f8e0 <__printf_chk@plt+0x3b140>
   3fb0c:	ldr	r2, [sp, #12]
   3fb10:	mov	r0, r2
   3fb14:	b	3fac4 <__printf_chk@plt+0x3b324>
   3fb18:	mov	r0, r6
   3fb1c:	b	3fac4 <__printf_chk@plt+0x3b324>
   3fb20:	mov	r0, #0
   3fb24:	b	3fac4 <__printf_chk@plt+0x3b324>
   3fb28:	bl	41b8 <__stack_chk_fail@plt>
   3fb2c:	andeq	r7, r3, r4, lsr #3
   3fb30:	andeq	r0, r0, r8, lsl #9
   3fb34:	push	{r3, r4, r5, lr}
   3fb38:	subs	r4, r0, #0
   3fb3c:	popeq	{r3, r4, r5, pc}
   3fb40:	ldr	r3, [r4, #28]
   3fb44:	cmp	r3, #0
   3fb48:	beq	3fba0 <__printf_chk@plt+0x3b400>
   3fb4c:	ldr	r2, [r4, #16]
   3fb50:	cmp	r2, #0
   3fb54:	beq	3fb98 <__printf_chk@plt+0x3b3f8>
   3fb58:	ldr	r0, [r3, #4]
   3fb5c:	cmp	r0, #0
   3fb60:	beq	3fb98 <__printf_chk@plt+0x3b3f8>
   3fb64:	mov	r5, #0
   3fb68:	b	3fb7c <__printf_chk@plt+0x3b3dc>
   3fb6c:	add	r2, r3, r5, lsl #3
   3fb70:	ldr	r0, [r2, #4]
   3fb74:	cmp	r0, #0
   3fb78:	beq	3fb98 <__printf_chk@plt+0x3b3f8>
   3fb7c:	add	r5, r5, #1
   3fb80:	bl	3bdc <free@plt>
   3fb84:	ldr	r3, [r4, #16]
   3fb88:	uxth	r5, r5
   3fb8c:	cmp	r5, r3
   3fb90:	ldr	r3, [r4, #28]
   3fb94:	bcc	3fb6c <__printf_chk@plt+0x3b3cc>
   3fb98:	mov	r0, r3
   3fb9c:	bl	3bdc <free@plt>
   3fba0:	ldr	r3, [r4, #32]
   3fba4:	cmp	r3, #0
   3fba8:	beq	3fc00 <__printf_chk@plt+0x3b460>
   3fbac:	ldr	r2, [r4, #20]
   3fbb0:	cmp	r2, #0
   3fbb4:	beq	3fbf8 <__printf_chk@plt+0x3b458>
   3fbb8:	ldr	r0, [r3, #4]
   3fbbc:	cmp	r0, #0
   3fbc0:	beq	3fbf8 <__printf_chk@plt+0x3b458>
   3fbc4:	mov	r5, #0
   3fbc8:	b	3fbdc <__printf_chk@plt+0x3b43c>
   3fbcc:	add	r2, r3, r5, lsl #3
   3fbd0:	ldr	r0, [r2, #4]
   3fbd4:	cmp	r0, #0
   3fbd8:	beq	3fbf8 <__printf_chk@plt+0x3b458>
   3fbdc:	add	r5, r5, #1
   3fbe0:	bl	3bdc <free@plt>
   3fbe4:	ldr	r3, [r4, #20]
   3fbe8:	uxth	r5, r5
   3fbec:	cmp	r5, r3
   3fbf0:	ldr	r3, [r4, #32]
   3fbf4:	bcc	3fbcc <__printf_chk@plt+0x3b42c>
   3fbf8:	mov	r0, r3
   3fbfc:	bl	3bdc <free@plt>
   3fc00:	ldr	r0, [r4, #24]
   3fc04:	cmp	r0, #0
   3fc08:	beq	3fc10 <__printf_chk@plt+0x3b470>
   3fc0c:	bl	3bdc <free@plt>
   3fc10:	mov	r0, r4
   3fc14:	pop	{r3, r4, r5, lr}
   3fc18:	b	3bdc <free@plt>
   3fc1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fc20:	sub	sp, sp, #66560	; 0x10400
   3fc24:	sub	sp, sp, #60	; 0x3c
   3fc28:	mov	r5, r1
   3fc2c:	add	r1, sp, #65536	; 0x10000
   3fc30:	ldr	ip, [pc, #1432]	; 401d0 <__printf_chk@plt+0x3ba30>
   3fc34:	mov	r6, r0
   3fc38:	ldr	r0, [pc, #1428]	; 401d4 <__printf_chk@plt+0x3ba34>
   3fc3c:	ldr	r1, [r1, #1120]	; 0x460
   3fc40:	add	ip, pc, ip
   3fc44:	mov	r7, r3
   3fc48:	mov	r4, r2
   3fc4c:	add	r2, sp, #65536	; 0x10000
   3fc50:	str	r1, [sp, #16]
   3fc54:	ldr	r0, [ip, r0]
   3fc58:	ldr	r3, [r0]
   3fc5c:	str	r0, [sp, #12]
   3fc60:	str	r3, [r2, #1076]	; 0x434
   3fc64:	bl	3c48 <__res_state@plt>
   3fc68:	cmp	r4, #65536	; 0x10000
   3fc6c:	cmpcc	r5, #65536	; 0x10000
   3fc70:	mov	r8, r0
   3fc74:	bcs	3fc84 <__printf_chk@plt+0x3b4e4>
   3fc78:	cmp	r4, #255	; 0xff
   3fc7c:	cmpne	r5, #255	; 0xff
   3fc80:	bne	3fcac <__printf_chk@plt+0x3b50c>
   3fc84:	mov	r0, #3
   3fc88:	ldr	r1, [sp, #12]
   3fc8c:	add	r3, sp, #65536	; 0x10000
   3fc90:	ldr	r2, [r3, #1076]	; 0x434
   3fc94:	ldr	r3, [r1]
   3fc98:	cmp	r2, r3
   3fc9c:	bne	401cc <__printf_chk@plt+0x3ba2c>
   3fca0:	add	sp, sp, #66560	; 0x10400
   3fca4:	add	sp, sp, #60	; 0x3c
   3fca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fcac:	cmp	r7, #0
   3fcb0:	bne	3fc84 <__printf_chk@plt+0x3b4e4>
   3fcb4:	ldr	r3, [r0, #8]
   3fcb8:	tst	r3, #1
   3fcbc:	beq	40054 <__printf_chk@plt+0x3b8b4>
   3fcc0:	add	r7, sp, #1072	; 0x430
   3fcc4:	tst	r3, #1048576	; 0x100000
   3fcc8:	add	r7, r7, #8
   3fccc:	orrne	r3, r3, #8388608	; 0x800000
   3fcd0:	sub	sl, r7, #4
   3fcd4:	strne	r3, [r8, #8]
   3fcd8:	movw	ip, #65535	; 0xffff
   3fcdc:	mov	r0, r6
   3fce0:	mov	r1, r5
   3fce4:	mov	r2, r4
   3fce8:	mov	r3, sl
   3fcec:	str	ip, [sp]
   3fcf0:	bl	4698 <__res_query@plt>
   3fcf4:	cmp	r0, #0
   3fcf8:	str	r0, [sp, #32]
   3fcfc:	blt	3ff50 <__printf_chk@plt+0x3b7b0>
   3fd00:	mov	r0, #1
   3fd04:	mov	r1, #28
   3fd08:	bl	4380 <calloc@plt>
   3fd0c:	subs	r6, r0, #0
   3fd10:	beq	3fed0 <__printf_chk@plt+0x3b730>
   3fd14:	ldm	sl, {r0, r1, r2}
   3fd18:	add	r3, sp, #66560	; 0x10400
   3fd1c:	add	r3, r3, #56	; 0x38
   3fd20:	movw	r4, #64500	; 0xfbf4
   3fd24:	movt	r4, #65534	; 0xfffe
   3fd28:	add	r7, r7, #8
   3fd2c:	stm	r6, {r0, r1, r2}
   3fd30:	ldrh	r0, [r6, #4]
   3fd34:	ldrh	r1, [r6, #6]
   3fd38:	ldrh	r2, [r6, #8]
   3fd3c:	lsl	ip, r0, #8
   3fd40:	str	r7, [r3, r4]
   3fd44:	orr	r0, ip, r0, lsr #8
   3fd48:	lsl	lr, r1, #8
   3fd4c:	ldrh	r3, [r6, #10]
   3fd50:	orr	r1, lr, r1, lsr #8
   3fd54:	uxth	r0, r0
   3fd58:	str	r0, [sp, #20]
   3fd5c:	ldr	lr, [sp, #20]
   3fd60:	lsl	ip, r2, #8
   3fd64:	lsl	r0, r3, #8
   3fd68:	orr	r2, ip, r2, lsr #8
   3fd6c:	cmp	lr, #0
   3fd70:	orr	r3, r0, r3, lsr #8
   3fd74:	strh	lr, [r6, #4]
   3fd78:	strh	r1, [r6, #6]
   3fd7c:	strh	r2, [r6, #8]
   3fd80:	strh	r3, [r6, #10]
   3fd84:	beq	3fec8 <__printf_chk@plt+0x3b728>
   3fd88:	ldr	r2, [sp, #32]
   3fd8c:	mov	fp, #0
   3fd90:	add	r1, sp, #56	; 0x38
   3fd94:	add	r9, sp, #48	; 0x30
   3fd98:	add	r2, sl, r2
   3fd9c:	str	r1, [sp, #24]
   3fda0:	str	r2, [sp, #28]
   3fda4:	mov	r7, fp
   3fda8:	mov	r8, #1
   3fdac:	str	r6, [sp, #36]	; 0x24
   3fdb0:	b	3fdb8 <__printf_chk@plt+0x3b618>
   3fdb4:	mov	fp, r5
   3fdb8:	mov	r0, #1
   3fdbc:	mov	r1, #12
   3fdc0:	bl	4380 <calloc@plt>
   3fdc4:	subs	r5, r0, #0
   3fdc8:	beq	4002c <__printf_chk@plt+0x3b88c>
   3fdcc:	add	r3, sp, #66560	; 0x10400
   3fdd0:	cmp	r7, #0
   3fdd4:	add	r3, r3, #56	; 0x38
   3fdd8:	mov	r0, sl
   3fddc:	moveq	r7, r5
   3fde0:	ldr	r1, [sp, #28]
   3fde4:	cmp	fp, #0
   3fde8:	ldr	r2, [r3, r4]
   3fdec:	strne	r5, [fp, #8]
   3fdf0:	movw	r3, #1025	; 0x401
   3fdf4:	str	r3, [sp]
   3fdf8:	mov	r3, r9
   3fdfc:	bl	4614 <__dn_expand@plt>
   3fe00:	add	fp, sp, #56	; 0x38
   3fe04:	subs	r6, r0, #0
   3fe08:	blt	4002c <__printf_chk@plt+0x3b88c>
   3fe0c:	mov	r0, r9
   3fe10:	bl	3f18 <__strdup@plt>
   3fe14:	cmp	r0, #0
   3fe18:	str	r0, [r5]
   3fe1c:	beq	4002c <__printf_chk@plt+0x3b88c>
   3fe20:	add	lr, sp, #66560	; 0x10400
   3fe24:	add	lr, lr, #56	; 0x38
   3fe28:	ldr	r0, [lr, r4]
   3fe2c:	add	r0, r0, r6
   3fe30:	str	r0, [lr, r4]
   3fe34:	bl	3fcc <_getshort@plt>
   3fe38:	add	r1, sp, #66560	; 0x10400
   3fe3c:	add	r1, r1, #56	; 0x38
   3fe40:	ldr	r3, [r1, r4]
   3fe44:	add	r3, r3, #2
   3fe48:	str	r3, [r1, r4]
   3fe4c:	strh	r0, [r5, #4]
   3fe50:	mov	r0, r3
   3fe54:	bl	3fcc <_getshort@plt>
   3fe58:	add	r2, sp, #66560	; 0x10400
   3fe5c:	add	r2, r2, #56	; 0x38
   3fe60:	mov	r1, #1
   3fe64:	ldr	r3, [r2, r4]
   3fe68:	add	r3, r3, #2
   3fe6c:	str	r3, [r2, r4]
   3fe70:	strh	r0, [r5, #6]
   3fe74:	mov	r0, r8
   3fe78:	bl	42320 <__printf_chk@plt+0x3db80>
   3fe7c:	ldr	r3, [sp, #20]
   3fe80:	cmp	r3, r0
   3fe84:	mov	r8, r0
   3fe88:	bge	3fdb4 <__printf_chk@plt+0x3b614>
   3fe8c:	ldr	r6, [sp, #36]	; 0x24
   3fe90:	mov	r4, fp
   3fe94:	str	r7, [r6, #12]
   3fe98:	sub	r4, r4, #12
   3fe9c:	ldrh	r3, [r6, #6]
   3fea0:	mov	r0, sl
   3fea4:	ldr	r1, [sp, #32]
   3fea8:	mov	r2, r4
   3feac:	bl	3f958 <__printf_chk@plt+0x3b1b8>
   3feb0:	ldrh	r3, [r6, #6]
   3feb4:	cmp	r3, #0
   3feb8:	str	r0, [r6, #16]
   3febc:	beq	3fed8 <__printf_chk@plt+0x3b738>
   3fec0:	cmp	r0, #0
   3fec4:	bne	3fed8 <__printf_chk@plt+0x3b738>
   3fec8:	mov	r0, r6
   3fecc:	bl	3f920 <__printf_chk@plt+0x3b180>
   3fed0:	mov	r0, #2
   3fed4:	b	3fc88 <__printf_chk@plt+0x3b4e8>
   3fed8:	ldrh	r3, [r6, #8]
   3fedc:	mov	r0, sl
   3fee0:	ldr	r1, [sp, #32]
   3fee4:	mov	r2, r4
   3fee8:	bl	3f958 <__printf_chk@plt+0x3b1b8>
   3feec:	ldrh	r3, [r6, #8]
   3fef0:	cmp	r3, #0
   3fef4:	str	r0, [r6, #20]
   3fef8:	beq	3ff04 <__printf_chk@plt+0x3b764>
   3fefc:	cmp	r0, #0
   3ff00:	beq	3fec8 <__printf_chk@plt+0x3b728>
   3ff04:	ldrh	r3, [r6, #10]
   3ff08:	mov	r0, sl
   3ff0c:	ldr	r1, [sp, #32]
   3ff10:	mov	r2, r4
   3ff14:	bl	3f958 <__printf_chk@plt+0x3b1b8>
   3ff18:	ldrh	r3, [r6, #10]
   3ff1c:	cmp	r3, #0
   3ff20:	str	r0, [r6, #24]
   3ff24:	beq	3ff30 <__printf_chk@plt+0x3b790>
   3ff28:	cmp	r0, #0
   3ff2c:	beq	3fec8 <__printf_chk@plt+0x3b728>
   3ff30:	ldrh	r4, [r6, #4]
   3ff34:	cmp	r4, #1
   3ff38:	movne	r4, #2
   3ff3c:	beq	3ff74 <__printf_chk@plt+0x3b7d4>
   3ff40:	mov	r0, r6
   3ff44:	bl	3f920 <__printf_chk@plt+0x3b180>
   3ff48:	mov	r0, r4
   3ff4c:	b	3fc88 <__printf_chk@plt+0x3b4e8>
   3ff50:	bl	4218 <__h_errno_location@plt>
   3ff54:	ldr	r0, [r0]
   3ff58:	cmp	r0, #1
   3ff5c:	moveq	r0, #4
   3ff60:	beq	3fc88 <__printf_chk@plt+0x3b4e8>
   3ff64:	cmp	r0, #4
   3ff68:	moveq	r0, #5
   3ff6c:	movne	r0, #2
   3ff70:	b	3fc88 <__printf_chk@plt+0x3b4e8>
   3ff74:	mov	r0, r4
   3ff78:	mov	r1, #36	; 0x24
   3ff7c:	bl	4380 <calloc@plt>
   3ff80:	subs	r8, r0, #0
   3ff84:	beq	3ff40 <__printf_chk@plt+0x3b7a0>
   3ff88:	ldr	r2, [r6, #12]
   3ff8c:	ldr	r3, [r6, #16]
   3ff90:	ldrb	ip, [r6, #3]
   3ff94:	ldrh	r0, [r2, #6]
   3ff98:	tst	ip, #32
   3ff9c:	ldrh	r1, [r6, #6]
   3ffa0:	str	r0, [r8, #4]
   3ffa4:	ldrh	r2, [r2, #4]
   3ffa8:	str	r2, [r8, #8]
   3ffac:	ldrh	r2, [r3, #8]
   3ffb0:	str	r1, [r8, #16]
   3ffb4:	str	r2, [r8, #12]
   3ffb8:	ldrne	r2, [r8]
   3ffbc:	orrne	r2, r2, #1
   3ffc0:	strne	r2, [r8]
   3ffc4:	ldr	r0, [r3]
   3ffc8:	bl	3f18 <__strdup@plt>
   3ffcc:	cmp	r0, #0
   3ffd0:	str	r0, [r8, #24]
   3ffd4:	beq	40184 <__printf_chk@plt+0x3b9e4>
   3ffd8:	ldr	r4, [r6, #16]
   3ffdc:	ldrh	r9, [r8, #4]
   3ffe0:	cmp	r4, #0
   3ffe4:	ldrh	r7, [r8, #8]
   3ffe8:	beq	40194 <__printf_chk@plt+0x3b9f4>
   3ffec:	mov	sl, #0
   3fff0:	mov	r5, r4
   3fff4:	mov	r0, sl
   3fff8:	b	40008 <__printf_chk@plt+0x3b868>
   3fffc:	ldr	r5, [r5, #16]
   40000:	cmp	r5, #0
   40004:	beq	40068 <__printf_chk@plt+0x3b8c8>
   40008:	ldrh	r3, [r5, #6]
   4000c:	cmp	r3, r9
   40010:	bne	3fffc <__printf_chk@plt+0x3b85c>
   40014:	ldrh	r3, [r5, #4]
   40018:	cmp	r3, r7
   4001c:	bne	3fffc <__printf_chk@plt+0x3b85c>
   40020:	mov	r1, #1
   40024:	bl	42320 <__printf_chk@plt+0x3db80>
   40028:	b	3fffc <__printf_chk@plt+0x3b85c>
   4002c:	ldr	r6, [sp, #36]	; 0x24
   40030:	mov	r0, r7
   40034:	bl	3f8b0 <__printf_chk@plt+0x3b110>
   40038:	mov	r2, #0
   4003c:	ldrh	r3, [r6, #4]
   40040:	str	r2, [r6, #12]
   40044:	cmp	r3, r2
   40048:	addeq	r4, sp, #56	; 0x38
   4004c:	bne	3fec8 <__printf_chk@plt+0x3b728>
   40050:	b	3fe98 <__printf_chk@plt+0x3b6f8>
   40054:	bl	3e7c <__res_init@plt>
   40058:	cmn	r0, #1
   4005c:	beq	3fed0 <__printf_chk@plt+0x3b730>
   40060:	ldr	r3, [r8, #8]
   40064:	b	3fcc0 <__printf_chk@plt+0x3b520>
   40068:	mov	sl, r0
   4006c:	str	r0, [r8, #16]
   40070:	mov	r7, r4
   40074:	mov	r0, r5
   40078:	b	40088 <__printf_chk@plt+0x3b8e8>
   4007c:	ldr	r7, [r7, #16]
   40080:	cmp	r7, #0
   40084:	beq	400ac <__printf_chk@plt+0x3b90c>
   40088:	ldrh	r3, [r7, #6]
   4008c:	cmp	r3, r9
   40090:	bne	4007c <__printf_chk@plt+0x3b8dc>
   40094:	ldrh	r3, [r7, #4]
   40098:	cmp	r3, #46	; 0x2e
   4009c:	bne	4007c <__printf_chk@plt+0x3b8dc>
   400a0:	mov	r1, #1
   400a4:	bl	42320 <__printf_chk@plt+0x3db80>
   400a8:	b	4007c <__printf_chk@plt+0x3b8dc>
   400ac:	str	r0, [r8, #20]
   400b0:	mov	r5, r0
   400b4:	mov	r1, #8
   400b8:	mov	r0, sl
   400bc:	bl	4380 <calloc@plt>
   400c0:	cmp	r0, #0
   400c4:	str	r0, [r8, #28]
   400c8:	beq	40184 <__printf_chk@plt+0x3b9e4>
   400cc:	cmp	r5, #0
   400d0:	bne	4016c <__printf_chk@plt+0x3b9cc>
   400d4:	mov	r5, #0
   400d8:	mov	r7, r5
   400dc:	b	400ec <__printf_chk@plt+0x3b94c>
   400e0:	ldr	r4, [r4, #16]
   400e4:	cmp	r4, #0
   400e8:	beq	401b4 <__printf_chk@plt+0x3ba14>
   400ec:	ldrh	r2, [r4, #6]
   400f0:	ldr	r3, [r8, #4]
   400f4:	cmp	r2, r3
   400f8:	bne	400e0 <__printf_chk@plt+0x3b940>
   400fc:	ldrh	r3, [r4, #4]
   40100:	ldr	r2, [r8, #8]
   40104:	cmp	r3, r2
   40108:	movne	r9, #0
   4010c:	beq	4014c <__printf_chk@plt+0x3b9ac>
   40110:	cmp	r3, #46	; 0x2e
   40114:	beq	4015c <__printf_chk@plt+0x3b9bc>
   40118:	cmp	r9, #0
   4011c:	beq	400e0 <__printf_chk@plt+0x3b940>
   40120:	ldrh	r3, [r4, #10]
   40124:	str	r3, [r9]
   40128:	ldrh	r0, [r4, #10]
   4012c:	bl	4440 <malloc@plt>
   40130:	cmp	r0, #0
   40134:	str	r0, [r9, #4]
   40138:	beq	40184 <__printf_chk@plt+0x3b9e4>
   4013c:	ldr	r1, [r4, #12]
   40140:	ldrh	r2, [r4, #10]
   40144:	bl	43f8 <memcpy@plt>
   40148:	b	400e0 <__printf_chk@plt+0x3b940>
   4014c:	ldr	r9, [r8, #28]
   40150:	add	r9, r9, r7, lsl #3
   40154:	add	r7, r7, #1
   40158:	b	40110 <__printf_chk@plt+0x3b970>
   4015c:	ldr	r9, [r8, #32]
   40160:	add	r9, r9, r5, lsl #3
   40164:	add	r5, r5, #1
   40168:	b	40118 <__printf_chk@plt+0x3b978>
   4016c:	mov	r0, r5
   40170:	mov	r1, #8
   40174:	bl	4380 <calloc@plt>
   40178:	cmp	r0, #0
   4017c:	str	r0, [r8, #32]
   40180:	bne	400d4 <__printf_chk@plt+0x3b934>
   40184:	mov	r0, r8
   40188:	mov	r4, #1
   4018c:	bl	3fb34 <__printf_chk@plt+0x3b394>
   40190:	b	3ff40 <__printf_chk@plt+0x3b7a0>
   40194:	str	r4, [r8, #16]
   40198:	mov	r0, r4
   4019c:	str	r4, [r8, #20]
   401a0:	mov	r1, #8
   401a4:	bl	4380 <calloc@plt>
   401a8:	cmp	r0, #0
   401ac:	str	r0, [r8, #28]
   401b0:	beq	40184 <__printf_chk@plt+0x3b9e4>
   401b4:	mov	r0, r6
   401b8:	bl	3f920 <__printf_chk@plt+0x3b180>
   401bc:	ldr	r1, [sp, #16]
   401c0:	mov	r0, #0
   401c4:	str	r8, [r1]
   401c8:	b	3fc88 <__printf_chk@plt+0x3b4e8>
   401cc:	bl	41b8 <__stack_chk_fail@plt>
   401d0:	ldrdeq	r6, [r3], -r4
   401d4:	andeq	r0, r0, r8, lsl #9
   401d8:	ldr	r3, [pc, #448]	; 403a0 <__printf_chk@plt+0x3bc00>
   401dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   401e0:	mov	r4, r1
   401e4:	ldr	r1, [pc, #440]	; 403a4 <__printf_chk@plt+0x3bc04>
   401e8:	add	r3, pc, r3
   401ec:	sub	sp, sp, #124	; 0x7c
   401f0:	mov	r8, r2
   401f4:	mov	r9, r0
   401f8:	ldr	r1, [r3, r1]
   401fc:	ldr	r3, [r1]
   40200:	str	r1, [sp, #4]
   40204:	str	r3, [sp, #116]	; 0x74
   40208:	bl	4458 <strlen@plt>
   4020c:	rsbs	r3, r0, #1
   40210:	movcc	r3, #0
   40214:	orrs	r3, r3, r4, lsr #31
   40218:	bne	40388 <__printf_chk@plt+0x3bbe8>
   4021c:	cmp	r0, r4
   40220:	bls	40388 <__printf_chk@plt+0x3bbe8>
   40224:	rsb	r4, r4, r0
   40228:	add	r4, r9, r4
   4022c:	cmp	r9, r4
   40230:	bcs	4037c <__printf_chk@plt+0x3bbdc>
   40234:	ldrb	r3, [r4, #-1]
   40238:	cmp	r3, #88	; 0x58
   4023c:	bne	4037c <__printf_chk@plt+0x3bbdc>
   40240:	movw	r2, #33824	; 0x8420
   40244:	mov	r6, r4
   40248:	movt	r2, #528	; 0x210
   4024c:	mov	r7, #1
   40250:	b	40260 <__printf_chk@plt+0x3bac0>
   40254:	ldrb	r3, [r6, #-1]
   40258:	cmp	r3, #88	; 0x58
   4025c:	bne	40278 <__printf_chk@plt+0x3bad8>
   40260:	cmp	r7, r2
   40264:	sub	r6, r6, #1
   40268:	rsbls	r7, r7, r7, lsl #5
   4026c:	lslls	r7, r7, #1
   40270:	cmp	r6, r9
   40274:	bne	40254 <__printf_chk@plt+0x3bab4>
   40278:	lsl	r7, r7, #1
   4027c:	ldr	r5, [pc, #292]	; 403a8 <__printf_chk@plt+0x3bc08>
   40280:	add	sl, sp, #8
   40284:	add	r5, pc, r5
   40288:	cmp	r6, r4
   4028c:	movne	fp, r6
   40290:	beq	402ac <__printf_chk@plt+0x3bb0c>
   40294:	mov	r0, #62	; 0x3e
   40298:	bl	3ce48 <__printf_chk@plt+0x386a8>
   4029c:	ldrb	r2, [r5, r0]
   402a0:	strb	r2, [fp], #1
   402a4:	cmp	r4, fp
   402a8:	bne	40294 <__printf_chk@plt+0x3baf4>
   402ac:	cmp	r8, #1
   402b0:	beq	402fc <__printf_chk@plt+0x3bb5c>
   402b4:	cmp	r8, #2
   402b8:	beq	40364 <__printf_chk@plt+0x3bbc4>
   402bc:	cmp	r8, #0
   402c0:	beq	40330 <__printf_chk@plt+0x3bb90>
   402c4:	subs	r7, r7, #1
   402c8:	bne	40288 <__printf_chk@plt+0x3bae8>
   402cc:	bl	45cc <__errno_location@plt>
   402d0:	mvn	r3, #0
   402d4:	mov	r2, #17
   402d8:	str	r2, [r0]
   402dc:	ldr	r1, [sp, #4]
   402e0:	mov	r0, r3
   402e4:	ldr	r2, [sp, #116]	; 0x74
   402e8:	ldr	r3, [r1]
   402ec:	cmp	r2, r3
   402f0:	bne	4039c <__printf_chk@plt+0x3bbfc>
   402f4:	add	sp, sp, #124	; 0x7c
   402f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   402fc:	mov	r0, r9
   40300:	mov	r1, #194	; 0xc2
   40304:	mov	r2, #384	; 0x180
   40308:	bl	40c8 <open64@plt>
   4030c:	cmn	r0, #1
   40310:	mov	r3, r0
   40314:	bne	402dc <__printf_chk@plt+0x3bb3c>
   40318:	bl	45cc <__errno_location@plt>
   4031c:	ldr	r3, [r0]
   40320:	cmp	r3, #17
   40324:	beq	402c4 <__printf_chk@plt+0x3bb24>
   40328:	mvn	r3, #0
   4032c:	b	402dc <__printf_chk@plt+0x3bb3c>
   40330:	mov	r0, #3
   40334:	mov	r1, r9
   40338:	mov	r2, sl
   4033c:	bl	45fc <__lxstat64@plt>
   40340:	cmp	r0, #0
   40344:	beq	402c4 <__printf_chk@plt+0x3bb24>
   40348:	bl	45cc <__errno_location@plt>
   4034c:	ldr	r0, [r0]
   40350:	subs	r0, r0, #2
   40354:	movne	r0, #1
   40358:	bl	42544 <__printf_chk@plt+0x3dda4>
   4035c:	mov	r3, r0
   40360:	b	402dc <__printf_chk@plt+0x3bb3c>
   40364:	mov	r0, r9
   40368:	mov	r1, #448	; 0x1c0
   4036c:	bl	423c <mkdir@plt>
   40370:	subs	r3, r0, #0
   40374:	bne	40318 <__printf_chk@plt+0x3bb78>
   40378:	b	402dc <__printf_chk@plt+0x3bb3c>
   4037c:	mov	r6, r4
   40380:	mov	r7, #2
   40384:	b	4027c <__printf_chk@plt+0x3badc>
   40388:	bl	45cc <__errno_location@plt>
   4038c:	mov	r2, #22
   40390:	mvn	r3, #0
   40394:	str	r2, [r0]
   40398:	b	402dc <__printf_chk@plt+0x3bb3c>
   4039c:	bl	41b8 <__stack_chk_fail@plt>
   403a0:	andeq	r6, r3, ip, lsr #18
   403a4:	andeq	r0, r0, r8, lsl #9
   403a8:	andeq	r4, r2, r4, lsr #9
   403ac:	mov	r1, #0
   403b0:	mov	r2, #1
   403b4:	b	401d8 <__printf_chk@plt+0x3ba38>
   403b8:	mov	r2, #1
   403bc:	b	401d8 <__printf_chk@plt+0x3ba38>
   403c0:	push	{r4, lr}
   403c4:	mov	r1, #0
   403c8:	mov	r2, #2
   403cc:	mov	r4, r0
   403d0:	bl	401d8 <__printf_chk@plt+0x3ba38>
   403d4:	cmp	r0, #0
   403d8:	moveq	r0, r4
   403dc:	movne	r0, #0
   403e0:	pop	{r4, pc}
   403e4:	ldr	r3, [pc, #12]	; 403f8 <__printf_chk@plt+0x3bc58>
   403e8:	mov	r2, #1
   403ec:	add	r3, pc, r3
   403f0:	str	r2, [r3, r0, lsl #2]
   403f4:	bx	lr
   403f8:	andeq	r7, r3, ip, lsl #14
   403fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40400:	sub	sp, sp, #1632	; 0x660
   40404:	sub	sp, sp, #4
   40408:	ldr	ip, [pc, #1728]	; 40ad0 <__printf_chk@plt+0x3c330>
   4040c:	cmp	r2, #0
   40410:	str	r2, [sp, #68]	; 0x44
   40414:	add	ip, pc, ip
   40418:	ldr	r2, [pc, #1716]	; 40ad4 <__printf_chk@plt+0x3c334>
   4041c:	str	r3, [sp, #8]
   40420:	mov	r3, ip
   40424:	str	r0, [sp, #84]	; 0x54
   40428:	str	r1, [sp, #48]	; 0x30
   4042c:	ldr	r2, [ip, r2]
   40430:	ldr	r3, [r2]
   40434:	str	r2, [sp, #100]	; 0x64
   40438:	str	r3, [sp, #1628]	; 0x65c
   4043c:	beq	40aa8 <__printf_chk@plt+0x3c308>
   40440:	bl	45cc <__errno_location@plt>
   40444:	ldr	ip, [sp, #8]
   40448:	ldr	fp, [pc, #1672]	; 40ad8 <__printf_chk@plt+0x3c338>
   4044c:	add	sl, sp, #107	; 0x6b
   40450:	and	ip, ip, #32
   40454:	str	ip, [sp, #52]	; 0x34
   40458:	ldr	ip, [pc, #1660]	; 40adc <__printf_chk@plt+0x3c33c>
   4045c:	add	fp, pc, fp
   40460:	mov	r3, #0
   40464:	add	ip, pc, ip
   40468:	str	ip, [sp, #88]	; 0x58
   4046c:	ldr	ip, [pc, #1644]	; 40ae0 <__printf_chk@plt+0x3c340>
   40470:	add	ip, pc, ip
   40474:	str	ip, [sp, #80]	; 0x50
   40478:	ldr	ip, [pc, #1636]	; 40ae4 <__printf_chk@plt+0x3c344>
   4047c:	add	ip, pc, ip
   40480:	str	ip, [sp, #92]	; 0x5c
   40484:	ldr	ip, [pc, #1628]	; 40ae8 <__printf_chk@plt+0x3c348>
   40488:	add	ip, pc, ip
   4048c:	str	ip, [sp, #96]	; 0x60
   40490:	str	r0, [sp, #60]	; 0x3c
   40494:	cmp	r3, #64	; 0x40
   40498:	ble	407dc <__printf_chk@plt+0x3c03c>
   4049c:	ldr	ip, [sp, #52]	; 0x34
   404a0:	cmp	ip, #0
   404a4:	beq	40884 <__printf_chk@plt+0x3c0e4>
   404a8:	ldr	ip, [sp, #8]
   404ac:	ands	r4, ip, #2
   404b0:	bne	40a94 <__printf_chk@plt+0x3c2f4>
   404b4:	add	r7, sp, #168	; 0xa8
   404b8:	mov	r3, #2
   404bc:	str	r3, [sp, #56]	; 0x38
   404c0:	add	r8, sp, #108	; 0x6c
   404c4:	mov	r1, #0
   404c8:	mov	r2, #60	; 0x3c
   404cc:	add	r3, sp, #368	; 0x170
   404d0:	mov	r0, r8
   404d4:	add	ip, sp, #648	; 0x288
   404d8:	str	r3, [sp, #20]
   404dc:	mov	r5, #8
   404e0:	str	ip, [sp, #40]	; 0x28
   404e4:	bl	3e70 <memset@plt>
   404e8:	mov	r1, #0
   404ec:	mov	r2, #60	; 0x3c
   404f0:	mov	r0, r7
   404f4:	str	r5, [sp, #120]	; 0x78
   404f8:	bl	3e70 <memset@plt>
   404fc:	str	r5, [sp, #180]	; 0xb4
   40500:	add	r0, sp, #232	; 0xe8
   40504:	add	r5, sp, #228	; 0xe4
   40508:	bl	4668 <sigemptyset@plt>
   4050c:	ldr	ip, [pc, #1496]	; 40aec <__printf_chk@plt+0x3c34c>
   40510:	mov	r1, r5
   40514:	ldr	r2, [sp, #20]
   40518:	mov	r0, #14
   4051c:	mov	r3, #0
   40520:	add	ip, pc, ip
   40524:	str	r3, [sp, #360]	; 0x168
   40528:	str	ip, [sp, #228]	; 0xe4
   4052c:	add	ip, sp, #1488	; 0x5d0
   40530:	str	ip, [sp, #32]
   40534:	bl	4374 <sigaction@plt>
   40538:	mov	r1, r5
   4053c:	ldr	r2, [sp, #40]	; 0x28
   40540:	mov	r0, #1
   40544:	add	r3, sp, #788	; 0x314
   40548:	str	r3, [sp, #36]	; 0x24
   4054c:	bl	4374 <sigaction@plt>
   40550:	add	r3, sp, #508	; 0x1fc
   40554:	mov	r1, r5
   40558:	str	r3, [sp, #12]
   4055c:	mov	r0, #2
   40560:	mov	r2, r3
   40564:	add	r3, sp, #1056	; 0x420
   40568:	add	ip, sp, #928	; 0x3a0
   4056c:	add	r3, r3, #12
   40570:	str	ip, [sp, #28]
   40574:	str	r3, [sp, #24]
   40578:	bl	4374 <sigaction@plt>
   4057c:	mov	r1, r5
   40580:	ldr	r2, [sp, #32]
   40584:	mov	r0, #13
   40588:	bl	4374 <sigaction@plt>
   4058c:	mov	r1, r5
   40590:	ldr	r2, [sp, #36]	; 0x24
   40594:	mov	r0, #3
   40598:	bl	4374 <sigaction@plt>
   4059c:	mov	r1, r5
   405a0:	ldr	r2, [sp, #28]
   405a4:	add	ip, sp, #1200	; 0x4b0
   405a8:	mov	r0, #15
   405ac:	add	r3, sp, #1344	; 0x540
   405b0:	add	ip, ip, #8
   405b4:	add	r3, r3, #4
   405b8:	str	ip, [sp, #16]
   405bc:	str	r3, [sp, #44]	; 0x2c
   405c0:	bl	4374 <sigaction@plt>
   405c4:	mov	r1, r5
   405c8:	ldr	r2, [sp, #24]
   405cc:	mov	r0, #20
   405d0:	bl	4374 <sigaction@plt>
   405d4:	mov	r1, r5
   405d8:	ldr	r2, [sp, #16]
   405dc:	mov	r0, #21
   405e0:	bl	4374 <sigaction@plt>
   405e4:	mov	r1, r5
   405e8:	ldr	r2, [sp, #44]	; 0x2c
   405ec:	mov	r0, #22
   405f0:	bl	4374 <sigaction@plt>
   405f4:	ldr	ip, [sp, #52]	; 0x34
   405f8:	cmp	ip, #0
   405fc:	beq	40a14 <__printf_chk@plt+0x3c274>
   40600:	ldr	ip, [sp, #68]	; 0x44
   40604:	ldr	r3, [sp, #8]
   40608:	sub	r6, ip, #1
   4060c:	ldr	r5, [sp, #48]	; 0x30
   40610:	and	r3, r3, #16
   40614:	ldr	ip, [sp, #8]
   40618:	str	r3, [sp, #64]	; 0x40
   4061c:	add	r6, r5, r6
   40620:	ldr	r3, [sp, #8]
   40624:	and	ip, ip, #4
   40628:	str	ip, [sp, #72]	; 0x48
   4062c:	and	r3, r3, #8
   40630:	str	r3, [sp, #76]	; 0x4c
   40634:	b	40654 <__printf_chk@plt+0x3beb4>
   40638:	ldrb	r3, [sp, #107]	; 0x6b
   4063c:	cmp	r3, #10
   40640:	beq	4066c <__printf_chk@plt+0x3becc>
   40644:	cmp	r3, #13
   40648:	beq	4066c <__printf_chk@plt+0x3becc>
   4064c:	cmp	r6, r5
   40650:	bhi	40800 <__printf_chk@plt+0x3c060>
   40654:	mov	r0, r4
   40658:	mov	r1, sl
   4065c:	mov	r2, #1
   40660:	bl	3f60 <read@plt>
   40664:	cmp	r0, #1
   40668:	beq	40638 <__printf_chk@plt+0x3be98>
   4066c:	ldr	r3, [sp, #120]	; 0x78
   40670:	mov	r2, #0
   40674:	ldr	ip, [sp, #60]	; 0x3c
   40678:	mov	r9, r0
   4067c:	tst	r3, #8
   40680:	strb	r2, [r5]
   40684:	ldr	r6, [ip]
   40688:	beq	40a30 <__printf_chk@plt+0x3c290>
   4068c:	mov	r0, r8
   40690:	mov	r1, r7
   40694:	mov	r2, #60	; 0x3c
   40698:	bl	4638 <memcmp@plt>
   4069c:	cmp	r0, #0
   406a0:	beq	406ec <__printf_chk@plt+0x3bf4c>
   406a4:	ldr	ip, [sp, #88]	; 0x58
   406a8:	ldr	r8, [sp, #60]	; 0x3c
   406ac:	ldr	r5, [ip, #88]	; 0x58
   406b0:	mov	r0, r4
   406b4:	mov	r1, #2
   406b8:	mov	r2, r7
   406bc:	bl	4164 <tcsetattr@plt>
   406c0:	cmn	r0, #1
   406c4:	bne	406e4 <__printf_chk@plt+0x3bf44>
   406c8:	ldr	r3, [r8]
   406cc:	cmp	r3, #4
   406d0:	bne	406e4 <__printf_chk@plt+0x3bf44>
   406d4:	ldr	ip, [sp, #80]	; 0x50
   406d8:	ldr	r3, [ip, #88]	; 0x58
   406dc:	cmp	r3, #0
   406e0:	beq	406b0 <__printf_chk@plt+0x3bf10>
   406e4:	ldr	ip, [sp, #92]	; 0x5c
   406e8:	str	r5, [ip, #88]	; 0x58
   406ec:	ldr	r1, [sp, #20]
   406f0:	mov	r2, #0
   406f4:	mov	r0, #14
   406f8:	bl	4374 <sigaction@plt>
   406fc:	ldr	r1, [sp, #40]	; 0x28
   40700:	mov	r2, #0
   40704:	mov	r0, #1
   40708:	bl	4374 <sigaction@plt>
   4070c:	ldr	r1, [sp, #12]
   40710:	mov	r2, #0
   40714:	mov	r0, #2
   40718:	bl	4374 <sigaction@plt>
   4071c:	ldr	r1, [sp, #36]	; 0x24
   40720:	mov	r2, #0
   40724:	mov	r0, #3
   40728:	bl	4374 <sigaction@plt>
   4072c:	ldr	r1, [sp, #32]
   40730:	mov	r2, #0
   40734:	mov	r0, #13
   40738:	bl	4374 <sigaction@plt>
   4073c:	ldr	r1, [sp, #28]
   40740:	mov	r2, #0
   40744:	mov	r0, #15
   40748:	bl	4374 <sigaction@plt>
   4074c:	ldr	r1, [sp, #24]
   40750:	mov	r2, #0
   40754:	mov	r0, #20
   40758:	bl	4374 <sigaction@plt>
   4075c:	ldr	r1, [sp, #16]
   40760:	mov	r2, #0
   40764:	mov	r0, #21
   40768:	bl	4374 <sigaction@plt>
   4076c:	ldr	r1, [sp, #44]	; 0x2c
   40770:	mov	r0, #22
   40774:	mov	r2, #0
   40778:	bl	4374 <sigaction@plt>
   4077c:	cmp	r4, #0
   40780:	bne	40a44 <__printf_chk@plt+0x3c2a4>
   40784:	mov	r4, #0
   40788:	mov	r5, r4
   4078c:	b	407a8 <__printf_chk@plt+0x3c008>
   40790:	mov	r0, r5
   40794:	mov	r1, #1
   40798:	bl	42320 <__printf_chk@plt+0x3db80>
   4079c:	cmp	r0, #65	; 0x41
   407a0:	mov	r5, r0
   407a4:	beq	407d0 <__printf_chk@plt+0x3c030>
   407a8:	ldr	r3, [fp, r5, lsl #2]
   407ac:	cmp	r3, #0
   407b0:	beq	40790 <__printf_chk@plt+0x3bff0>
   407b4:	bl	3ad4 <getpid@plt>
   407b8:	mov	r1, r5
   407bc:	bl	405c <kill@plt>
   407c0:	sub	r3, r5, #20
   407c4:	cmp	r3, #2
   407c8:	movls	r4, #1
   407cc:	b	40790 <__printf_chk@plt+0x3bff0>
   407d0:	cmp	r4, #0
   407d4:	beq	40a58 <__printf_chk@plt+0x3c2b8>
   407d8:	mov	r3, #0
   407dc:	ldr	r2, [pc, #780]	; 40af0 <__printf_chk@plt+0x3c350>
   407e0:	mov	r0, r3
   407e4:	mov	ip, #0
   407e8:	mov	r1, #1
   407ec:	add	r2, pc, r2
   407f0:	str	ip, [r2, r3, lsl #2]
   407f4:	bl	42320 <__printf_chk@plt+0x3db80>
   407f8:	mov	r3, r0
   407fc:	b	40494 <__printf_chk@plt+0x3bcf4>
   40800:	ldr	ip, [sp, #64]	; 0x40
   40804:	cmp	ip, #0
   40808:	andne	r9, r3, #127	; 0x7f
   4080c:	strbne	r9, [sp, #107]	; 0x6b
   40810:	moveq	r9, r3
   40814:	bl	432c <__ctype_b_loc@plt>
   40818:	sxth	r3, r9
   4081c:	lsl	r2, r3, #1
   40820:	ldr	r1, [r0]
   40824:	ldrh	r2, [r1, r2]
   40828:	tst	r2, #1024	; 0x400
   4082c:	beq	4087c <__printf_chk@plt+0x3c0dc>
   40830:	ldr	ip, [sp, #72]	; 0x48
   40834:	cmp	ip, #0
   40838:	beq	40858 <__printf_chk@plt+0x3c0b8>
   4083c:	str	r3, [sp, #4]
   40840:	bl	46a4 <__ctype_tolower_loc@plt>
   40844:	ldr	r3, [sp, #4]
   40848:	ldr	r2, [r0]
   4084c:	ldrb	r3, [r2, r3, lsl #2]
   40850:	mov	r9, r3
   40854:	strb	r3, [sp, #107]	; 0x6b
   40858:	ldr	r3, [sp, #76]	; 0x4c
   4085c:	cmp	r3, #0
   40860:	beq	4087c <__printf_chk@plt+0x3c0dc>
   40864:	bl	3fd8 <__ctype_toupper_loc@plt>
   40868:	sxth	r9, r9
   4086c:	ldr	r3, [r0]
   40870:	ldrb	r3, [r3, r9, lsl #2]
   40874:	mov	r9, r3
   40878:	strb	r3, [sp, #107]	; 0x6b
   4087c:	strb	r9, [r5], #1
   40880:	b	40654 <__printf_chk@plt+0x3beb4>
   40884:	ldr	r0, [pc, #616]	; 40af4 <__printf_chk@plt+0x3c354>
   40888:	mov	r1, #2
   4088c:	add	r0, pc, r0
   40890:	bl	40c8 <open64@plt>
   40894:	cmn	r0, #1
   40898:	mov	r4, r0
   4089c:	beq	404a8 <__printf_chk@plt+0x3bd08>
   408a0:	cmp	r0, #0
   408a4:	beq	40abc <__printf_chk@plt+0x3c31c>
   408a8:	add	r7, sp, #168	; 0xa8
   408ac:	mov	r1, r7
   408b0:	bl	45c0 <tcgetattr@plt>
   408b4:	cmp	r0, #0
   408b8:	bne	40a50 <__printf_chk@plt+0x3c2b0>
   408bc:	mov	lr, r7
   408c0:	ldr	ip, [sp, #8]
   408c4:	ldm	lr!, {r0, r1, r2, r3}
   408c8:	add	r8, sp, #108	; 0x6c
   408cc:	tst	ip, #1
   408d0:	add	r5, sp, #228	; 0xe4
   408d4:	mov	ip, r8
   408d8:	stmia	ip!, {r0, r1, r2, r3}
   408dc:	ldm	lr!, {r0, r1, r2, r3}
   408e0:	stmia	ip!, {r0, r1, r2, r3}
   408e4:	ldm	lr!, {r0, r1, r2, r3}
   408e8:	stmia	ip!, {r0, r1, r2, r3}
   408ec:	ldm	lr, {r0, r1, r2}
   408f0:	ldreq	r3, [sp, #120]	; 0x78
   408f4:	biceq	r3, r3, #72	; 0x48
   408f8:	stm	ip, {r0, r1, r2}
   408fc:	mov	r1, #2
   40900:	mov	r2, r8
   40904:	mov	r0, r4
   40908:	streq	r3, [sp, #120]	; 0x78
   4090c:	add	r3, sp, #368	; 0x170
   40910:	str	r3, [sp, #20]
   40914:	bl	4164 <tcsetattr@plt>
   40918:	add	r0, sp, #232	; 0xe8
   4091c:	bl	4668 <sigemptyset@plt>
   40920:	ldr	r3, [pc, #464]	; 40af8 <__printf_chk@plt+0x3c358>
   40924:	mov	r1, r5
   40928:	ldr	r2, [sp, #20]
   4092c:	mov	r0, #14
   40930:	add	ip, sp, #648	; 0x288
   40934:	add	r3, pc, r3
   40938:	str	ip, [sp, #40]	; 0x28
   4093c:	str	r3, [sp, #228]	; 0xe4
   40940:	mov	r3, #0
   40944:	str	r3, [sp, #360]	; 0x168
   40948:	bl	4374 <sigaction@plt>
   4094c:	mov	r1, r5
   40950:	ldr	r2, [sp, #40]	; 0x28
   40954:	mov	r0, #1
   40958:	add	r3, sp, #1488	; 0x5d0
   4095c:	str	r3, [sp, #32]
   40960:	bl	4374 <sigaction@plt>
   40964:	add	r3, sp, #508	; 0x1fc
   40968:	mov	r1, r5
   4096c:	mov	r0, #2
   40970:	add	ip, sp, #788	; 0x314
   40974:	mov	r2, r3
   40978:	str	ip, [sp, #36]	; 0x24
   4097c:	str	r3, [sp, #12]
   40980:	add	r3, sp, #928	; 0x3a0
   40984:	str	r3, [sp, #28]
   40988:	bl	4374 <sigaction@plt>
   4098c:	mov	r1, r5
   40990:	ldr	r2, [sp, #32]
   40994:	mov	r0, #13
   40998:	bl	4374 <sigaction@plt>
   4099c:	mov	r1, r5
   409a0:	ldr	r2, [sp, #36]	; 0x24
   409a4:	add	ip, sp, #1056	; 0x420
   409a8:	mov	r0, #3
   409ac:	add	r3, sp, #1200	; 0x4b0
   409b0:	add	r3, r3, #8
   409b4:	add	ip, ip, #12
   409b8:	str	r3, [sp, #16]
   409bc:	str	ip, [sp, #24]
   409c0:	bl	4374 <sigaction@plt>
   409c4:	mov	r1, r5
   409c8:	ldr	r2, [sp, #28]
   409cc:	mov	r0, #15
   409d0:	bl	4374 <sigaction@plt>
   409d4:	mov	r1, r5
   409d8:	ldr	r2, [sp, #24]
   409dc:	mov	r0, #20
   409e0:	add	ip, sp, #1344	; 0x540
   409e4:	add	ip, ip, #4
   409e8:	str	ip, [sp, #44]	; 0x2c
   409ec:	bl	4374 <sigaction@plt>
   409f0:	mov	r1, r5
   409f4:	ldr	r2, [sp, #16]
   409f8:	mov	r0, #21
   409fc:	bl	4374 <sigaction@plt>
   40a00:	mov	r1, r5
   40a04:	ldr	r2, [sp, #44]	; 0x2c
   40a08:	mov	r0, #22
   40a0c:	bl	4374 <sigaction@plt>
   40a10:	str	r4, [sp, #56]	; 0x38
   40a14:	ldr	r0, [sp, #84]	; 0x54
   40a18:	bl	4458 <strlen@plt>
   40a1c:	ldr	r1, [sp, #84]	; 0x54
   40a20:	mov	r2, r0
   40a24:	ldr	r0, [sp, #56]	; 0x38
   40a28:	bl	44ac <write@plt>
   40a2c:	b	40600 <__printf_chk@plt+0x3be60>
   40a30:	ldr	r0, [sp, #56]	; 0x38
   40a34:	mov	r2, #1
   40a38:	ldr	r1, [sp, #96]	; 0x60
   40a3c:	bl	44ac <write@plt>
   40a40:	b	4068c <__printf_chk@plt+0x3beec>
   40a44:	mov	r0, r4
   40a48:	bl	3f24 <close@plt>
   40a4c:	b	40784 <__printf_chk@plt+0x3bfe4>
   40a50:	str	r4, [sp, #56]	; 0x38
   40a54:	b	404c0 <__printf_chk@plt+0x3bd20>
   40a58:	cmp	r6, #0
   40a5c:	ldr	r3, [sp, #48]	; 0x30
   40a60:	ldrne	ip, [sp, #60]	; 0x3c
   40a64:	strne	r6, [ip]
   40a68:	cmn	r9, #1
   40a6c:	moveq	r3, #0
   40a70:	ldr	ip, [sp, #100]	; 0x64
   40a74:	mov	r0, r3
   40a78:	ldr	r2, [sp, #1628]	; 0x65c
   40a7c:	ldr	r3, [ip]
   40a80:	cmp	r2, r3
   40a84:	bne	40acc <__printf_chk@plt+0x3c32c>
   40a88:	add	sp, sp, #1632	; 0x660
   40a8c:	add	sp, sp, #4
   40a90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40a94:	ldr	ip, [sp, #60]	; 0x3c
   40a98:	mov	r2, #25
   40a9c:	mov	r3, #0
   40aa0:	str	r2, [ip]
   40aa4:	b	40a70 <__printf_chk@plt+0x3c2d0>
   40aa8:	bl	45cc <__errno_location@plt>
   40aac:	mov	r2, #22
   40ab0:	ldr	r3, [sp, #68]	; 0x44
   40ab4:	str	r2, [r0]
   40ab8:	b	40a70 <__printf_chk@plt+0x3c2d0>
   40abc:	ldr	ip, [sp, #52]	; 0x34
   40ac0:	add	r7, sp, #168	; 0xa8
   40ac4:	str	ip, [sp, #56]	; 0x38
   40ac8:	b	404c0 <__printf_chk@plt+0x3bd20>
   40acc:	bl	41b8 <__stack_chk_fail@plt>
   40ad0:	andeq	r6, r3, r0, lsl #14
   40ad4:	andeq	r0, r0, r8, lsl #9
   40ad8:	muleq	r3, ip, r6
   40adc:	muleq	r3, r4, r6
   40ae0:	andeq	r7, r3, r8, lsl #13
   40ae4:	andeq	r7, r3, ip, ror r6
   40ae8:	andeq	r3, r0, r4, ror #16
   40aec:			; <UNDEFINED> instruction: 0xfffffebc
   40af0:	andeq	r7, r3, ip, lsl #6
   40af4:	andeq	r6, r0, r4, lsr #17
   40af8:			; <UNDEFINED> instruction: 0xfffffaa8
   40afc:	cmp	r2, #65536	; 0x10000
   40b00:	cmpcc	r1, #65536	; 0x10000
   40b04:	push	{r4, r5, r6, lr}
   40b08:	mov	r5, r2
   40b0c:	mov	r4, r1
   40b10:	mov	r6, r0
   40b14:	bcc	40b30 <__printf_chk@plt+0x3c390>
   40b18:	cmp	r1, #0
   40b1c:	beq	40b30 <__printf_chk@plt+0x3c390>
   40b20:	mvn	r0, #0
   40b24:	bl	41ad0 <__printf_chk@plt+0x3d330>
   40b28:	cmp	r5, r0
   40b2c:	bhi	40b40 <__printf_chk@plt+0x3c3a0>
   40b30:	mov	r0, r6
   40b34:	mul	r1, r5, r4
   40b38:	pop	{r4, r5, r6, lr}
   40b3c:	b	40a4 <realloc@plt>
   40b40:	bl	45cc <__errno_location@plt>
   40b44:	mov	r3, #12
   40b48:	str	r3, [r0]
   40b4c:	mov	r0, #0
   40b50:	pop	{r4, r5, r6, pc}
   40b54:	cmp	r2, #0
   40b58:	push	{r3, r4, r5, r6, r7, lr}
   40b5c:	mov	r5, r2
   40b60:	mov	r7, r1
   40b64:	sub	r6, r2, #1
   40b68:	beq	40c08 <__printf_chk@plt+0x3c468>
   40b6c:	ldrb	r3, [r0]
   40b70:	cmp	r3, #0
   40b74:	beq	40c1c <__printf_chk@plt+0x3c47c>
   40b78:	add	ip, r0, #1
   40b7c:	mov	r3, #0
   40b80:	b	40b90 <__printf_chk@plt+0x3c3f0>
   40b84:	ldrb	r2, [r4]
   40b88:	cmp	r2, #0
   40b8c:	beq	40ba4 <__printf_chk@plt+0x3c404>
   40b90:	cmp	r6, r3
   40b94:	mov	r4, ip
   40b98:	add	r3, r3, #1
   40b9c:	add	ip, ip, #1
   40ba0:	bne	40b84 <__printf_chk@plt+0x3c3e4>
   40ba4:	mov	r1, r0
   40ba8:	mov	r0, r4
   40bac:	bl	423b4 <__printf_chk@plt+0x3dc14>
   40bb0:	subs	r5, r5, r0
   40bb4:	mov	r6, r0
   40bb8:	beq	40c0c <__printf_chk@plt+0x3c46c>
   40bbc:	ldrb	r2, [r7]
   40bc0:	cmp	r2, #0
   40bc4:	moveq	r0, r2
   40bc8:	beq	40bf8 <__printf_chk@plt+0x3c458>
   40bcc:	add	r3, r7, #1
   40bd0:	cmp	r5, #1
   40bd4:	mov	r0, r3
   40bd8:	strbne	r2, [r4]
   40bdc:	subne	r5, r5, #1
   40be0:	ldrb	r2, [r3], #1
   40be4:	addne	r4, r4, #1
   40be8:	cmp	r2, #0
   40bec:	bne	40bd0 <__printf_chk@plt+0x3c430>
   40bf0:	mov	r1, r7
   40bf4:	bl	423b4 <__printf_chk@plt+0x3dc14>
   40bf8:	mov	r3, #0
   40bfc:	add	r0, r0, r6
   40c00:	strb	r3, [r4]
   40c04:	pop	{r3, r4, r5, r6, r7, pc}
   40c08:	mov	r6, r2
   40c0c:	mov	r0, r7
   40c10:	bl	4458 <strlen@plt>
   40c14:	add	r0, r0, r6
   40c18:	pop	{r3, r4, r5, r6, r7, pc}
   40c1c:	mov	r4, r0
   40c20:	mov	r6, r3
   40c24:	b	40bbc <__printf_chk@plt+0x3c41c>
   40c28:	cmp	r2, #0
   40c2c:	push	{r3, lr}
   40c30:	beq	40c84 <__printf_chk@plt+0x3c4e4>
   40c34:	sub	ip, r2, #1
   40c38:	mov	r3, r1
   40c3c:	add	ip, r0, ip
   40c40:	b	40c54 <__printf_chk@plt+0x3c4b4>
   40c44:	ldrb	r2, [r3], #1
   40c48:	cmp	r2, #0
   40c4c:	strb	r2, [r0], #1
   40c50:	beq	40c70 <__printf_chk@plt+0x3c4d0>
   40c54:	cmp	r0, ip
   40c58:	bne	40c44 <__printf_chk@plt+0x3c4a4>
   40c5c:	mov	r2, #0
   40c60:	strb	r2, [r0]
   40c64:	ldrb	r2, [r3], #1
   40c68:	cmp	r2, #0
   40c6c:	bne	40c88 <__printf_chk@plt+0x3c4e8>
   40c70:	mov	r0, r3
   40c74:	bl	423b4 <__printf_chk@plt+0x3dc14>
   40c78:	mvn	r1, #0
   40c7c:	bl	42320 <__printf_chk@plt+0x3db80>
   40c80:	pop	{r3, pc}
   40c84:	mov	r3, r1
   40c88:	ldrb	r2, [r3], #1
   40c8c:	cmp	r2, #0
   40c90:	bne	40c88 <__printf_chk@plt+0x3c4e8>
   40c94:	b	40c70 <__printf_chk@plt+0x3c4d0>
   40c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40c9c:	mov	r6, r2
   40ca0:	ldr	r4, [pc, #360]	; 40e10 <__printf_chk@plt+0x3c670>
   40ca4:	mov	r7, r3
   40ca8:	mov	fp, r0
   40cac:	ldr	ip, [pc, #352]	; 40e14 <__printf_chk@plt+0x3c674>
   40cb0:	add	r4, pc, r4
   40cb4:	ldr	r5, [pc, #348]	; 40e18 <__printf_chk@plt+0x3c678>
   40cb8:	sub	sp, sp, #44	; 0x2c
   40cbc:	add	ip, pc, ip
   40cc0:	ldm	r4!, {r0, r1, r2, r3}
   40cc4:	add	lr, sp, #4
   40cc8:	ldr	sl, [ip, r5]
   40ccc:	ldr	r5, [sp, #88]	; 0x58
   40cd0:	stmia	lr!, {r0, r1, r2, r3}
   40cd4:	ldm	r4, {r0, r1, r2, r3}
   40cd8:	ldr	r4, [sl]
   40cdc:	stm	lr, {r0, r1, r2, r3}
   40ce0:	str	r4, [sp, #36]	; 0x24
   40ce4:	bl	45cc <__errno_location@plt>
   40ce8:	ldrd	r2, [sp, #80]	; 0x50
   40cec:	cmp	r2, r6
   40cf0:	sbcs	r3, r3, r7
   40cf4:	mov	r3, #0
   40cf8:	ldr	r9, [r0]
   40cfc:	mov	r8, r0
   40d00:	str	r3, [r0]
   40d04:	str	r9, [sp, #8]
   40d08:	bge	40d58 <__printf_chk@plt+0x3c5b8>
   40d0c:	ldr	r9, [sp, #16]
   40d10:	mov	r3, #1
   40d14:	mov	r0, #0
   40d18:	mov	r1, #0
   40d1c:	cmp	r5, #0
   40d20:	addne	ip, sp, #40	; 0x28
   40d24:	addne	r2, ip, r3, lsl #3
   40d28:	ldrne	r2, [r2, #-36]	; 0xffffffdc
   40d2c:	strne	r2, [r5]
   40d30:	cmp	r3, #0
   40d34:	ldr	r2, [sp, #36]	; 0x24
   40d38:	str	r9, [r8]
   40d3c:	movne	r0, #0
   40d40:	ldr	r3, [sl]
   40d44:	movne	r1, #0
   40d48:	cmp	r2, r3
   40d4c:	bne	40e0c <__printf_chk@plt+0x3c66c>
   40d50:	add	sp, sp, #44	; 0x2c
   40d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40d58:	mov	r0, fp
   40d5c:	mov	r1, sp
   40d60:	mov	r2, #10
   40d64:	bl	3dc8 <strtoll@plt>
   40d68:	ldr	r3, [sp]
   40d6c:	cmp	fp, r3
   40d70:	beq	40dcc <__printf_chk@plt+0x3c62c>
   40d74:	ldrb	r3, [r3]
   40d78:	cmp	r3, #0
   40d7c:	bne	40dcc <__printf_chk@plt+0x3c62c>
   40d80:	cmp	r1, #-2147483648	; 0x80000000
   40d84:	cmpeq	r0, #0
   40d88:	beq	40dd8 <__printf_chk@plt+0x3c638>
   40d8c:	cmp	r0, r6
   40d90:	sbcs	ip, r1, r7
   40d94:	blt	40df0 <__printf_chk@plt+0x3c650>
   40d98:	mvn	r2, #0
   40d9c:	mvn	r3, #-2147483648	; 0x80000000
   40da0:	cmp	r1, r3
   40da4:	cmpeq	r0, r2
   40da8:	beq	40dfc <__printf_chk@plt+0x3c65c>
   40dac:	ldrd	r2, [sp, #80]	; 0x50
   40db0:	cmp	r2, r0
   40db4:	sbcs	r3, r3, r1
   40db8:	movge	r3, #0
   40dbc:	bge	40d1c <__printf_chk@plt+0x3c57c>
   40dc0:	ldr	r9, [sp, #32]
   40dc4:	mov	r3, #3
   40dc8:	b	40d1c <__printf_chk@plt+0x3c57c>
   40dcc:	ldr	r9, [sp, #16]
   40dd0:	mov	r3, #1
   40dd4:	b	40d1c <__printf_chk@plt+0x3c57c>
   40dd8:	ldr	r2, [r8]
   40ddc:	cmp	r2, #34	; 0x22
   40de0:	beq	40df0 <__printf_chk@plt+0x3c650>
   40de4:	cmp	r7, #-2147483648	; 0x80000000
   40de8:	cmpeq	r6, #0
   40dec:	beq	40d1c <__printf_chk@plt+0x3c57c>
   40df0:	ldr	r9, [sp, #24]
   40df4:	mov	r3, #2
   40df8:	b	40d1c <__printf_chk@plt+0x3c57c>
   40dfc:	ldr	r3, [r8]
   40e00:	cmp	r3, #34	; 0x22
   40e04:	bne	40dac <__printf_chk@plt+0x3c60c>
   40e08:	b	40dc0 <__printf_chk@plt+0x3c620>
   40e0c:	bl	41b8 <__stack_chk_fail@plt>
   40e10:	andeq	r6, r3, r4, ror #7
   40e14:	andeq	r5, r3, r8, asr lr
   40e18:	andeq	r0, r0, r8, lsl #9
   40e1c:	cmp	r2, #0
   40e20:	push	{r4}		; (str r4, [sp, #-4]!)
   40e24:	beq	40e58 <__printf_chk@plt+0x3c6b8>
   40e28:	add	r4, r0, r2
   40e2c:	mov	r3, #0
   40e30:	ldrb	r2, [r0], #1
   40e34:	ldrb	ip, [r1], #1
   40e38:	cmp	r0, r4
   40e3c:	eor	r2, ip, r2
   40e40:	orr	r3, r3, r2
   40e44:	bne	40e30 <__printf_chk@plt+0x3c690>
   40e48:	adds	r0, r3, #0
   40e4c:	movne	r0, #1
   40e50:	pop	{r4}		; (ldr r4, [sp], #4)
   40e54:	bx	lr
   40e58:	mov	r0, r2
   40e5c:	b	40e50 <__printf_chk@plt+0x3c6b0>
   40e60:	cmp	r1, #92	; 0x5c
   40e64:	push	{r4, r5, lr}
   40e68:	mov	r4, r1
   40e6c:	sub	sp, sp, #12
   40e70:	mov	r5, r0
   40e74:	beq	40ff8 <__printf_chk@plt+0x3c858>
   40e78:	tst	r2, #1024	; 0x400
   40e7c:	bne	40efc <__printf_chk@plt+0x3c75c>
   40e80:	cmp	r1, #255	; 0xff
   40e84:	bls	40ff0 <__printf_chk@plt+0x3c850>
   40e88:	tst	r2, #4
   40e8c:	bne	40e98 <__printf_chk@plt+0x3c6f8>
   40e90:	cmp	r4, #32
   40e94:	beq	4105c <__printf_chk@plt+0x3c8bc>
   40e98:	tst	r2, #8
   40e9c:	bne	40ea8 <__printf_chk@plt+0x3c708>
   40ea0:	cmp	r4, #9
   40ea4:	beq	4105c <__printf_chk@plt+0x3c8bc>
   40ea8:	tst	r2, #16
   40eac:	bne	40eb8 <__printf_chk@plt+0x3c718>
   40eb0:	cmp	r4, #10
   40eb4:	beq	4105c <__printf_chk@plt+0x3c8bc>
   40eb8:	tst	r2, #32
   40ebc:	beq	40efc <__printf_chk@plt+0x3c75c>
   40ec0:	sub	r1, r4, #7
   40ec4:	cmp	r4, #13
   40ec8:	cmpne	r1, #1
   40ecc:	bls	41040 <__printf_chk@plt+0x3c8a0>
   40ed0:	str	r2, [sp, #4]
   40ed4:	str	r3, [sp]
   40ed8:	bl	432c <__ctype_b_loc@plt>
   40edc:	uxtb	r1, r4
   40ee0:	ldr	r2, [sp, #4]
   40ee4:	ldr	r3, [sp]
   40ee8:	lsl	r1, r1, #1
   40eec:	ldr	r0, [r0]
   40ef0:	ldrsh	r1, [r0, r1]
   40ef4:	cmp	r1, #0
   40ef8:	blt	41040 <__printf_chk@plt+0x3c8a0>
   40efc:	tst	r2, #2
   40f00:	bne	40f60 <__printf_chk@plt+0x3c7c0>
   40f04:	and	r3, r4, #127	; 0x7f
   40f08:	cmp	r3, #32
   40f0c:	beq	40f18 <__printf_chk@plt+0x3c778>
   40f10:	tst	r2, #1
   40f14:	beq	41074 <__printf_chk@plt+0x3c8d4>
   40f18:	uxtb	r3, r4
   40f1c:	and	r4, r4, #7
   40f20:	ubfx	r1, r3, #3, #3
   40f24:	add	r4, r4, #48	; 0x30
   40f28:	lsr	r3, r3, #6
   40f2c:	add	r1, r1, #48	; 0x30
   40f30:	add	r3, r3, #48	; 0x30
   40f34:	strb	r3, [r5, #1]
   40f38:	add	r3, r5, #4
   40f3c:	mov	r2, #92	; 0x5c
   40f40:	strb	r4, [r5, #3]
   40f44:	strb	r1, [r5, #2]
   40f48:	strb	r2, [r5]
   40f4c:	mov	r0, r3
   40f50:	mov	r2, #0
   40f54:	strb	r2, [r3]
   40f58:	add	sp, sp, #12
   40f5c:	pop	{r4, r5, pc}
   40f60:	cmp	r4, #32
   40f64:	addls	pc, pc, r4, lsl #2
   40f68:	b	40f04 <__printf_chk@plt+0x3c764>
   40f6c:	b	41110 <__printf_chk@plt+0x3c970>
   40f70:	b	40f04 <__printf_chk@plt+0x3c764>
   40f74:	b	40f04 <__printf_chk@plt+0x3c764>
   40f78:	b	40f04 <__printf_chk@plt+0x3c764>
   40f7c:	b	40f04 <__printf_chk@plt+0x3c764>
   40f80:	b	40f04 <__printf_chk@plt+0x3c764>
   40f84:	b	40f04 <__printf_chk@plt+0x3c764>
   40f88:	b	41140 <__printf_chk@plt+0x3c9a0>
   40f8c:	b	41158 <__printf_chk@plt+0x3c9b8>
   40f90:	b	41170 <__printf_chk@plt+0x3c9d0>
   40f94:	b	41188 <__printf_chk@plt+0x3c9e8>
   40f98:	b	411b8 <__printf_chk@plt+0x3ca18>
   40f9c:	b	411d0 <__printf_chk@plt+0x3ca30>
   40fa0:	b	411a0 <__printf_chk@plt+0x3ca00>
   40fa4:	b	40f04 <__printf_chk@plt+0x3c764>
   40fa8:	b	40f04 <__printf_chk@plt+0x3c764>
   40fac:	b	40f04 <__printf_chk@plt+0x3c764>
   40fb0:	b	40f04 <__printf_chk@plt+0x3c764>
   40fb4:	b	40f04 <__printf_chk@plt+0x3c764>
   40fb8:	b	40f04 <__printf_chk@plt+0x3c764>
   40fbc:	b	40f04 <__printf_chk@plt+0x3c764>
   40fc0:	b	40f04 <__printf_chk@plt+0x3c764>
   40fc4:	b	40f04 <__printf_chk@plt+0x3c764>
   40fc8:	b	40f04 <__printf_chk@plt+0x3c764>
   40fcc:	b	40f04 <__printf_chk@plt+0x3c764>
   40fd0:	b	40f04 <__printf_chk@plt+0x3c764>
   40fd4:	b	40f04 <__printf_chk@plt+0x3c764>
   40fd8:	b	40f04 <__printf_chk@plt+0x3c764>
   40fdc:	b	40f04 <__printf_chk@plt+0x3c764>
   40fe0:	b	40f04 <__printf_chk@plt+0x3c764>
   40fe4:	b	40f04 <__printf_chk@plt+0x3c764>
   40fe8:	b	40f04 <__printf_chk@plt+0x3c764>
   40fec:	b	411e8 <__printf_chk@plt+0x3ca48>
   40ff0:	tst	r1, #128	; 0x80
   40ff4:	bne	40e88 <__printf_chk@plt+0x3c6e8>
   40ff8:	cmp	r4, #42	; 0x2a
   40ffc:	cmpne	r4, #63	; 0x3f
   41000:	beq	41010 <__printf_chk@plt+0x3c870>
   41004:	cmp	r4, #91	; 0x5b
   41008:	cmpne	r4, #35	; 0x23
   4100c:	bne	41018 <__printf_chk@plt+0x3c878>
   41010:	tst	r2, #256	; 0x100
   41014:	bne	40e88 <__printf_chk@plt+0x3c6e8>
   41018:	str	r2, [sp, #4]
   4101c:	str	r3, [sp]
   41020:	bl	432c <__ctype_b_loc@plt>
   41024:	lsl	r1, r4, #1
   41028:	ldr	r2, [sp, #4]
   4102c:	ldr	r3, [sp]
   41030:	ldr	r0, [r0]
   41034:	ldrsh	r1, [r0, r1]
   41038:	cmp	r1, #0
   4103c:	bge	40e88 <__printf_chk@plt+0x3c6e8>
   41040:	cmp	r4, #34	; 0x22
   41044:	bne	41200 <__printf_chk@plt+0x3ca60>
   41048:	tst	r2, #512	; 0x200
   4104c:	beq	4105c <__printf_chk@plt+0x3c8bc>
   41050:	mov	r3, #92	; 0x5c
   41054:	add	r5, r5, #1
   41058:	strb	r3, [r5, #-1]
   4105c:	mov	r3, #0
   41060:	add	r0, r5, #1
   41064:	strb	r4, [r5]
   41068:	strb	r3, [r5, #1]
   4106c:	add	sp, sp, #12
   41070:	pop	{r4, r5, pc}
   41074:	tst	r2, #256	; 0x100
   41078:	beq	41094 <__printf_chk@plt+0x3c8f4>
   4107c:	cmp	r4, #63	; 0x3f
   41080:	cmpne	r4, #42	; 0x2a
   41084:	beq	40f18 <__printf_chk@plt+0x3c778>
   41088:	cmp	r4, #35	; 0x23
   4108c:	cmpne	r4, #91	; 0x5b
   41090:	beq	40f18 <__printf_chk@plt+0x3c778>
   41094:	tst	r2, #64	; 0x40
   41098:	moveq	r2, #92	; 0x5c
   4109c:	strbeq	r2, [r5]
   410a0:	addeq	r5, r5, #1
   410a4:	tst	r4, #128	; 0x80
   410a8:	movne	r2, #77	; 0x4d
   410ac:	strbne	r2, [r5]
   410b0:	movne	r4, r3
   410b4:	addne	r5, r5, #1
   410b8:	bl	432c <__ctype_b_loc@plt>
   410bc:	uxtb	r3, r4
   410c0:	lsl	r3, r3, #1
   410c4:	ldr	r2, [r0]
   410c8:	ldrh	r3, [r2, r3]
   410cc:	tst	r3, #2
   410d0:	beq	410fc <__printf_chk@plt+0x3c95c>
   410d4:	cmp	r4, #127	; 0x7f
   410d8:	mov	r3, #94	; 0x5e
   410dc:	addne	r4, r4, #64	; 0x40
   410e0:	strb	r3, [r5]
   410e4:	moveq	r2, #63	; 0x3f
   410e8:	addeq	r3, r5, #2
   410ec:	strbeq	r2, [r5, #1]
   410f0:	addne	r3, r5, #2
   410f4:	strbne	r4, [r5, #1]
   410f8:	b	40f4c <__printf_chk@plt+0x3c7ac>
   410fc:	mov	r3, r5
   41100:	mov	r2, #45	; 0x2d
   41104:	strb	r2, [r3], #2
   41108:	strb	r4, [r5, #1]
   4110c:	b	40f4c <__printf_chk@plt+0x3c7ac>
   41110:	sub	r3, r3, #48	; 0x30
   41114:	mov	r2, #48	; 0x30
   41118:	mov	r1, #92	; 0x5c
   4111c:	strb	r2, [r5, #1]
   41120:	uxtb	r3, r3
   41124:	strb	r1, [r5]
   41128:	cmp	r3, #7
   4112c:	strbls	r2, [r5, #2]
   41130:	addhi	r3, r5, #2
   41134:	addls	r3, r5, #4
   41138:	strbls	r2, [r5, #3]
   4113c:	b	40f4c <__printf_chk@plt+0x3c7ac>
   41140:	mov	r3, r5
   41144:	mov	r1, #92	; 0x5c
   41148:	mov	r2, #97	; 0x61
   4114c:	strb	r1, [r3], #2
   41150:	strb	r2, [r5, #1]
   41154:	b	40f4c <__printf_chk@plt+0x3c7ac>
   41158:	mov	r3, r5
   4115c:	mov	r1, #92	; 0x5c
   41160:	mov	r2, #98	; 0x62
   41164:	strb	r1, [r3], #2
   41168:	strb	r2, [r5, #1]
   4116c:	b	40f4c <__printf_chk@plt+0x3c7ac>
   41170:	mov	r3, r5
   41174:	mov	r1, #92	; 0x5c
   41178:	mov	r2, #116	; 0x74
   4117c:	strb	r1, [r3], #2
   41180:	strb	r2, [r5, #1]
   41184:	b	40f4c <__printf_chk@plt+0x3c7ac>
   41188:	mov	r3, r5
   4118c:	mov	r1, #92	; 0x5c
   41190:	mov	r2, #110	; 0x6e
   41194:	strb	r1, [r3], #2
   41198:	strb	r2, [r5, #1]
   4119c:	b	40f4c <__printf_chk@plt+0x3c7ac>
   411a0:	mov	r3, r5
   411a4:	mov	r1, #92	; 0x5c
   411a8:	mov	r2, #114	; 0x72
   411ac:	strb	r1, [r3], #2
   411b0:	strb	r2, [r5, #1]
   411b4:	b	40f4c <__printf_chk@plt+0x3c7ac>
   411b8:	mov	r3, r5
   411bc:	mov	r1, #92	; 0x5c
   411c0:	mov	r2, #118	; 0x76
   411c4:	strb	r1, [r3], #2
   411c8:	strb	r2, [r5, #1]
   411cc:	b	40f4c <__printf_chk@plt+0x3c7ac>
   411d0:	mov	r3, r5
   411d4:	mov	r1, #92	; 0x5c
   411d8:	mov	r2, #102	; 0x66
   411dc:	strb	r1, [r3], #2
   411e0:	strb	r2, [r5, #1]
   411e4:	b	40f4c <__printf_chk@plt+0x3c7ac>
   411e8:	mov	r3, r5
   411ec:	mov	r1, #92	; 0x5c
   411f0:	mov	r2, #115	; 0x73
   411f4:	strb	r1, [r3], #2
   411f8:	strb	r2, [r5, #1]
   411fc:	b	40f4c <__printf_chk@plt+0x3c7ac>
   41200:	cmp	r4, #92	; 0x5c
   41204:	bne	4105c <__printf_chk@plt+0x3c8bc>
   41208:	tst	r2, #64	; 0x40
   4120c:	beq	41050 <__printf_chk@plt+0x3c8b0>
   41210:	b	4105c <__printf_chk@plt+0x3c8bc>
   41214:	push	{r3, r4, r5, r6, r7, lr}
   41218:	mov	r4, r1
   4121c:	ldrb	r1, [r1]
   41220:	mov	r7, r0
   41224:	mov	r6, r2
   41228:	mov	r5, r0
   4122c:	cmp	r1, #0
   41230:	beq	41268 <__printf_chk@plt+0x3cac8>
   41234:	mov	r0, r5
   41238:	ldrb	r3, [r4, #1]
   4123c:	mov	r2, r6
   41240:	bl	40e60 <__printf_chk@plt+0x3c6c0>
   41244:	ldrb	r1, [r4, #1]!
   41248:	cmp	r1, #0
   4124c:	mov	r5, r0
   41250:	bne	41234 <__printf_chk@plt+0x3ca94>
   41254:	mov	r1, r7
   41258:	bl	423b4 <__printf_chk@plt+0x3dc14>
   4125c:	mov	r3, #0
   41260:	strb	r3, [r5]
   41264:	pop	{r3, r4, r5, r6, r7, pc}
   41268:	mov	r0, r1
   4126c:	b	4125c <__printf_chk@plt+0x3cabc>
   41270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41274:	sub	sp, sp, #52	; 0x34
   41278:	ldr	ip, [pc, #620]	; 414ec <__printf_chk@plt+0x3cd4c>
   4127c:	mov	r5, r3
   41280:	str	r2, [sp, #16]
   41284:	mov	r6, r1
   41288:	ldr	r2, [pc, #608]	; 414f0 <__printf_chk@plt+0x3cd50>
   4128c:	add	ip, pc, ip
   41290:	str	r0, [sp, #12]
   41294:	mov	r7, r6
   41298:	mov	r3, ip
   4129c:	and	r3, r5, #512	; 0x200
   412a0:	ldr	r2, [ip, r2]
   412a4:	mov	r4, r0
   412a8:	str	r3, [sp, #24]
   412ac:	mov	sl, #0
   412b0:	ldr	r1, [sp, #16]
   412b4:	add	r8, sp, #36	; 0x24
   412b8:	str	r2, [sp, #20]
   412bc:	and	r2, r5, #64	; 0x40
   412c0:	ldr	r3, [sp, #20]
   412c4:	sub	r9, r1, #1
   412c8:	str	r2, [sp, #28]
   412cc:	and	r1, r5, #4
   412d0:	add	r9, r0, r9
   412d4:	str	r1, [sp, #8]
   412d8:	ldr	r2, [r3]
   412dc:	str	r2, [sp, #44]	; 0x2c
   412e0:	b	413a0 <__printf_chk@plt+0x3cc00>
   412e4:	tst	r5, #1024	; 0x400
   412e8:	bne	41360 <__printf_chk@plt+0x3cbc0>
   412ec:	tst	r1, #128	; 0x80
   412f0:	beq	4142c <__printf_chk@plt+0x3cc8c>
   412f4:	ldr	r2, [sp, #8]
   412f8:	cmp	r2, #0
   412fc:	bne	41308 <__printf_chk@plt+0x3cb68>
   41300:	cmp	r1, #32
   41304:	beq	4141c <__printf_chk@plt+0x3cc7c>
   41308:	tst	r5, #8
   4130c:	bne	41318 <__printf_chk@plt+0x3cb78>
   41310:	cmp	r1, #9
   41314:	beq	4141c <__printf_chk@plt+0x3cc7c>
   41318:	tst	r5, #16
   4131c:	bne	41328 <__printf_chk@plt+0x3cb88>
   41320:	cmp	r1, #10
   41324:	beq	4141c <__printf_chk@plt+0x3cc7c>
   41328:	tst	r5, #32
   4132c:	beq	41360 <__printf_chk@plt+0x3cbc0>
   41330:	sub	r3, r1, #7
   41334:	cmp	r1, #13
   41338:	cmpne	r3, #1
   4133c:	bls	413f0 <__printf_chk@plt+0x3cc50>
   41340:	str	r1, [sp, #4]
   41344:	bl	432c <__ctype_b_loc@plt>
   41348:	ldr	r1, [sp, #4]
   4134c:	lsl	r3, r1, #1
   41350:	ldr	r2, [r0]
   41354:	ldrsh	r3, [r2, r3]
   41358:	cmp	r3, #0
   4135c:	blt	413f0 <__printf_chk@plt+0x3cc50>
   41360:	mov	r2, r5
   41364:	ldrb	r3, [r6, #1]
   41368:	mov	r0, r8
   4136c:	bl	40e60 <__printf_chk@plt+0x3c6c0>
   41370:	mov	r1, r8
   41374:	bl	423b4 <__printf_chk@plt+0x3dc14>
   41378:	add	lr, r4, r0
   4137c:	mov	sl, r0
   41380:	cmp	r9, lr
   41384:	bcc	41460 <__printf_chk@plt+0x3ccc0>
   41388:	mov	r0, r4
   4138c:	mov	r1, r8
   41390:	mov	r2, sl
   41394:	mov	r4, lr
   41398:	bl	43f8 <memcpy@plt>
   4139c:	add	r6, r6, #1
   413a0:	mov	fp, r7
   413a4:	add	r7, r7, #1
   413a8:	ldrb	r1, [fp]
   413ac:	cmp	r1, #0
   413b0:	beq	4145c <__printf_chk@plt+0x3ccbc>
   413b4:	cmp	r4, r9
   413b8:	bcs	4145c <__printf_chk@plt+0x3ccbc>
   413bc:	cmp	r1, #92	; 0x5c
   413c0:	bne	412e4 <__printf_chk@plt+0x3cb44>
   413c4:	cmp	r1, #91	; 0x5b
   413c8:	cmpne	r1, #35	; 0x23
   413cc:	beq	41438 <__printf_chk@plt+0x3cc98>
   413d0:	str	r1, [sp, #4]
   413d4:	bl	432c <__ctype_b_loc@plt>
   413d8:	ldr	r1, [sp, #4]
   413dc:	lsl	r3, r1, #1
   413e0:	ldr	r2, [r0]
   413e4:	ldrsh	r3, [r2, r3]
   413e8:	cmp	r3, #0
   413ec:	bge	412f4 <__printf_chk@plt+0x3cb54>
   413f0:	cmp	r1, #34	; 0x22
   413f4:	bne	41444 <__printf_chk@plt+0x3cca4>
   413f8:	ldr	r3, [sp, #24]
   413fc:	cmp	r3, #0
   41400:	beq	4141c <__printf_chk@plt+0x3cc7c>
   41404:	add	r3, r4, #1
   41408:	cmp	r9, r3
   4140c:	bls	414e0 <__printf_chk@plt+0x3cd40>
   41410:	mov	r2, #92	; 0x5c
   41414:	strb	r2, [r4]
   41418:	mov	r4, r3
   4141c:	strb	r1, [r4]
   41420:	mov	sl, #1
   41424:	add	r4, r4, sl
   41428:	b	4139c <__printf_chk@plt+0x3cbfc>
   4142c:	cmp	r1, #42	; 0x2a
   41430:	cmpne	r1, #63	; 0x3f
   41434:	bne	413c4 <__printf_chk@plt+0x3cc24>
   41438:	tst	r5, #256	; 0x100
   4143c:	bne	412f4 <__printf_chk@plt+0x3cb54>
   41440:	b	413d0 <__printf_chk@plt+0x3cc30>
   41444:	cmp	r1, #92	; 0x5c
   41448:	bne	4141c <__printf_chk@plt+0x3cc7c>
   4144c:	ldr	r2, [sp, #28]
   41450:	cmp	r2, #0
   41454:	bne	4141c <__printf_chk@plt+0x3cc7c>
   41458:	b	41404 <__printf_chk@plt+0x3cc64>
   4145c:	add	lr, r4, sl
   41460:	ldr	r3, [sp, #16]
   41464:	cmp	r3, #0
   41468:	movne	r3, #0
   4146c:	strbne	r3, [r4]
   41470:	cmp	r9, lr
   41474:	bcs	414b8 <__printf_chk@plt+0x3cd18>
   41478:	ldrb	r1, [fp]
   4147c:	cmp	r1, #0
   41480:	beq	414b8 <__printf_chk@plt+0x3cd18>
   41484:	add	r7, sp, #36	; 0x24
   41488:	mov	r6, fp
   4148c:	mov	r8, r6
   41490:	mov	r2, r5
   41494:	ldrb	r3, [r6, #1]!
   41498:	mov	r0, r7
   4149c:	bl	40e60 <__printf_chk@plt+0x3c6c0>
   414a0:	mov	r1, r7
   414a4:	bl	423b4 <__printf_chk@plt+0x3dc14>
   414a8:	ldrb	r1, [r8, #1]
   414ac:	cmp	r1, #0
   414b0:	add	r4, r4, r0
   414b4:	bne	4148c <__printf_chk@plt+0x3ccec>
   414b8:	ldr	r1, [sp, #12]
   414bc:	mov	r0, r4
   414c0:	bl	423b4 <__printf_chk@plt+0x3dc14>
   414c4:	ldr	r1, [sp, #20]
   414c8:	ldr	r2, [sp, #44]	; 0x2c
   414cc:	ldr	r3, [r1]
   414d0:	cmp	r2, r3
   414d4:	bne	414e8 <__printf_chk@plt+0x3cd48>
   414d8:	add	sp, sp, #52	; 0x34
   414dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   414e0:	add	lr, r4, #2
   414e4:	b	41460 <__printf_chk@plt+0x3ccc0>
   414e8:	bl	41b8 <__stack_chk_fail@plt>
   414ec:	andeq	r5, r3, r8, lsl #17
   414f0:	andeq	r0, r0, r8, lsl #9
   414f4:	push	{r4, r5, r6, r7, r8, lr}
   414f8:	mov	r5, r0
   414fc:	mov	r0, r1
   41500:	mov	r4, r1
   41504:	mov	r7, r2
   41508:	bl	4458 <strlen@plt>
   4150c:	mov	r1, #4
   41510:	add	r2, r0, #1
   41514:	mov	r0, #0
   41518:	bl	40afc <__printf_chk@plt+0x3c35c>
   4151c:	subs	r6, r0, #0
   41520:	beq	4157c <__printf_chk@plt+0x3cddc>
   41524:	mov	r2, r7
   41528:	mov	r1, r4
   4152c:	bl	41214 <__printf_chk@plt+0x3ca74>
   41530:	mov	r4, r0
   41534:	bl	45cc <__errno_location@plt>
   41538:	mov	r1, #1
   4153c:	mov	r7, r0
   41540:	mov	r0, r4
   41544:	bl	42320 <__printf_chk@plt+0x3db80>
   41548:	ldr	r8, [r7]
   4154c:	mov	r1, r0
   41550:	mov	r0, r6
   41554:	bl	40a4 <realloc@plt>
   41558:	cmp	r0, #0
   4155c:	str	r0, [r5]
   41560:	beq	4156c <__printf_chk@plt+0x3cdcc>
   41564:	mov	r0, r4
   41568:	pop	{r4, r5, r6, r7, r8, pc}
   4156c:	str	r6, [r5]
   41570:	mov	r0, r4
   41574:	str	r8, [r7]
   41578:	pop	{r4, r5, r6, r7, r8, pc}
   4157c:	mvn	r0, #0
   41580:	pop	{r4, r5, r6, r7, r8, pc}
   41584:	cmp	r2, #1
   41588:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   4158c:	mov	r8, r2
   41590:	mov	r9, r0
   41594:	mov	r7, r1
   41598:	mov	r5, r3
   4159c:	bls	415fc <__printf_chk@plt+0x3ce5c>
   415a0:	add	r4, r1, #1
   415a4:	add	r6, r1, r2
   415a8:	mov	ip, r4
   415ac:	mov	r2, r5
   415b0:	add	r4, r4, #1
   415b4:	ldrb	r1, [ip, #-1]
   415b8:	ldrb	r3, [ip]
   415bc:	bl	40e60 <__printf_chk@plt+0x3c6c0>
   415c0:	cmp	r4, r6
   415c4:	bne	415a8 <__printf_chk@plt+0x3ce08>
   415c8:	sub	r8, r8, #1
   415cc:	add	r7, r7, r8
   415d0:	mov	r3, #0
   415d4:	ldrb	r1, [r7]
   415d8:	mov	r2, r5
   415dc:	bl	40e60 <__printf_chk@plt+0x3c6c0>
   415e0:	mov	r3, r0
   415e4:	mov	r2, #0
   415e8:	mov	r1, r9
   415ec:	mov	r0, r3
   415f0:	strb	r2, [r3]
   415f4:	bl	423b4 <__printf_chk@plt+0x3dc14>
   415f8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   415fc:	cmp	r2, #0
   41600:	moveq	r3, r0
   41604:	beq	415e4 <__printf_chk@plt+0x3ce44>
   41608:	b	415d0 <__printf_chk@plt+0x3ce30>
   4160c:	push	{r3, lr}
   41610:	ldr	r3, [pc, #12]	; 41624 <__printf_chk@plt+0x3ce84>
   41614:	add	r3, pc, r3
   41618:	ldr	r3, [r3]
   4161c:	blx	r3
   41620:	pop	{r3, pc}
   41624:	andeq	r5, r3, r0, lsr #21
   41628:	ldr	r0, [pc, #204]	; 416fc <__printf_chk@plt+0x3cf5c>
   4162c:	push	{r3, r4, r5, r6, r7, lr}
   41630:	add	r0, pc, r0
   41634:	bl	46e0 <getenv@plt>
   41638:	cmp	r0, #0
   4163c:	beq	416e8 <__printf_chk@plt+0x3cf48>
   41640:	ldrb	r3, [r0]
   41644:	cmp	r3, #48	; 0x30
   41648:	bne	416b0 <__printf_chk@plt+0x3cf10>
   4164c:	ldrb	r3, [r0, #1]
   41650:	mov	r6, #14
   41654:	ldr	r5, [pc, #164]	; 41700 <__printf_chk@plt+0x3cf60>
   41658:	mov	r7, r6
   4165c:	cmp	r3, #0
   41660:	add	r5, pc, r5
   41664:	bne	416b0 <__printf_chk@plt+0x3cf10>
   41668:	bl	45cc <__errno_location@plt>
   4166c:	mov	r3, #0
   41670:	mov	r1, r6
   41674:	mov	r4, r0
   41678:	mov	r0, r5
   4167c:	str	r3, [r4]
   41680:	bl	3c24 <RAND_load_file@plt>
   41684:	cmp	r0, r7
   41688:	popeq	{r3, r4, r5, r6, r7, pc}
   4168c:	ldr	r0, [r4]
   41690:	cmp	r0, #0
   41694:	beq	416d8 <__printf_chk@plt+0x3cf38>
   41698:	bl	3d38 <strerror@plt>
   4169c:	mov	r1, r5
   416a0:	mov	r2, r0
   416a4:	ldr	r0, [pc, #88]	; 41704 <__printf_chk@plt+0x3cf64>
   416a8:	add	r0, pc, r0
   416ac:	bl	1c8d4 <__printf_chk@plt+0x18134>
   416b0:	mov	r1, #0
   416b4:	mov	r2, #10
   416b8:	bl	3bd0 <strtol@plt>
   416bc:	ldr	r5, [pc, #68]	; 41708 <__printf_chk@plt+0x3cf68>
   416c0:	add	r5, pc, r5
   416c4:	cmp	r0, #14
   416c8:	movcs	r7, r0
   416cc:	movcc	r7, #14
   416d0:	mov	r6, r7
   416d4:	b	41668 <__printf_chk@plt+0x3cec8>
   416d8:	ldr	r0, [pc, #44]	; 4170c <__printf_chk@plt+0x3cf6c>
   416dc:	mov	r1, r5
   416e0:	add	r0, pc, r0
   416e4:	bl	1c8d4 <__printf_chk@plt+0x18134>
   416e8:	ldr	r5, [pc, #32]	; 41710 <__printf_chk@plt+0x3cf70>
   416ec:	mov	r6, #14
   416f0:	mov	r7, r6
   416f4:	add	r5, pc, r5
   416f8:	b	41668 <__printf_chk@plt+0x3cec8>
   416fc:	andeq	r3, r2, r8, ror #2
   41700:	andeq	r3, r2, r8, lsr #2
   41704:	andeq	r3, r2, r4, lsl #2
   41708:	strheq	r3, [r2], -ip
   4170c:	andeq	r3, r2, r4, ror #1
   41710:	muleq	r2, r4, r0
   41714:	ldr	ip, [pc, #484]	; 41900 <__printf_chk@plt+0x3d160>
   41718:	ldr	r3, [pc, #484]	; 41904 <__printf_chk@plt+0x3d164>
   4171c:	add	ip, pc, ip
   41720:	push	{r4, r5, r6, r7, r8, lr}
   41724:	mov	r5, r0
   41728:	ldr	r7, [ip, r3]
   4172c:	sub	sp, sp, #48	; 0x30
   41730:	ldr	r0, [pc, #464]	; 41908 <__printf_chk@plt+0x3d168>
   41734:	mov	r8, r1
   41738:	mov	r1, #2
   4173c:	ldr	r3, [r7]
   41740:	add	r0, pc, r0
   41744:	str	r3, [sp, #44]	; 0x2c
   41748:	bl	40c8 <open64@plt>
   4174c:	cmn	r0, #1
   41750:	mov	r4, r0
   41754:	beq	418a8 <__printf_chk@plt+0x3d108>
   41758:	cmp	r8, #2
   4175c:	mov	ip, #0
   41760:	str	ip, [sp, #12]
   41764:	str	ip, [sp, #16]
   41768:	str	ip, [sp, #20]
   4176c:	str	ip, [sp, #24]
   41770:	str	ip, [sp, #28]
   41774:	str	ip, [sp, #32]
   41778:	str	ip, [sp, #36]	; 0x24
   4177c:	str	ip, [sp, #40]	; 0x28
   41780:	beq	4181c <__printf_chk@plt+0x3d07c>
   41784:	ldr	r2, [pc, #384]	; 4190c <__printf_chk@plt+0x3d16c>
   41788:	cmn	r5, #-2147483647	; 0x80000001
   4178c:	movw	r3, #4097	; 0x1001
   41790:	strh	r3, [sp, #28]
   41794:	add	r2, pc, r2
   41798:	beq	41834 <__printf_chk@plt+0x3d094>
   4179c:	cmn	r5, #-2147483646	; 0x80000002
   417a0:	beq	41870 <__printf_chk@plt+0x3d0d0>
   417a4:	add	r6, sp, #12
   417a8:	mov	r1, #16
   417ac:	mov	r3, r1
   417b0:	str	r2, [sp]
   417b4:	str	r5, [sp, #4]
   417b8:	mov	r2, #1
   417bc:	mov	r0, r6
   417c0:	bl	4470 <__snprintf_chk@plt>
   417c4:	mov	r0, r4
   417c8:	mov	r2, r6
   417cc:	movw	r1, #21706	; 0x54ca
   417d0:	movt	r1, #16388	; 0x4004
   417d4:	bl	4068 <ioctl@plt>
   417d8:	cmn	r0, #1
   417dc:	beq	418d0 <__printf_chk@plt+0x3d130>
   417e0:	ldr	r0, [pc, #296]	; 41910 <__printf_chk@plt+0x3d170>
   417e4:	mov	r2, r6
   417e8:	ldr	r1, [pc, #292]	; 41914 <__printf_chk@plt+0x3d174>
   417ec:	mov	r3, r8
   417f0:	str	r4, [sp]
   417f4:	add	r0, pc, r0
   417f8:	add	r1, pc, r1
   417fc:	bl	1efcc <__printf_chk@plt+0x1a82c>
   41800:	ldr	r2, [sp, #44]	; 0x2c
   41804:	mov	r0, r4
   41808:	ldr	r3, [r7]
   4180c:	cmp	r2, r3
   41810:	bne	418fc <__printf_chk@plt+0x3d15c>
   41814:	add	sp, sp, #48	; 0x30
   41818:	pop	{r4, r5, r6, r7, r8, pc}
   4181c:	ldr	r2, [pc, #244]	; 41918 <__printf_chk@plt+0x3d178>
   41820:	cmn	r5, #-2147483647	; 0x80000001
   41824:	movw	r3, #4098	; 0x1002
   41828:	strh	r3, [sp, #28]
   4182c:	add	r2, pc, r2
   41830:	bne	4179c <__printf_chk@plt+0x3cffc>
   41834:	movw	r1, #21706	; 0x54ca
   41838:	mov	r0, r4
   4183c:	movt	r1, #16388	; 0x4004
   41840:	add	r2, sp, #12
   41844:	bl	4068 <ioctl@plt>
   41848:	cmn	r0, #1
   4184c:	beq	418d0 <__printf_chk@plt+0x3d130>
   41850:	ldr	r0, [pc, #196]	; 4191c <__printf_chk@plt+0x3d17c>
   41854:	mov	r2, r8
   41858:	ldr	r1, [pc, #192]	; 41920 <__printf_chk@plt+0x3d180>
   4185c:	mov	r3, r4
   41860:	add	r0, pc, r0
   41864:	add	r1, pc, r1
   41868:	bl	1efcc <__printf_chk@plt+0x1a82c>
   4186c:	b	41800 <__printf_chk@plt+0x3d060>
   41870:	bl	45cc <__errno_location@plt>
   41874:	ldr	r0, [r0]
   41878:	bl	3d38 <strerror@plt>
   4187c:	ldr	r1, [pc, #160]	; 41924 <__printf_chk@plt+0x3d184>
   41880:	mov	r2, r5
   41884:	add	r1, pc, r1
   41888:	mov	r3, r0
   4188c:	ldr	r0, [pc, #148]	; 41928 <__printf_chk@plt+0x3d188>
   41890:	add	r0, pc, r0
   41894:	bl	1efcc <__printf_chk@plt+0x1a82c>
   41898:	mov	r0, r4
   4189c:	mvn	r4, #0
   418a0:	bl	3f24 <close@plt>
   418a4:	b	41800 <__printf_chk@plt+0x3d060>
   418a8:	bl	45cc <__errno_location@plt>
   418ac:	ldr	r0, [r0]
   418b0:	bl	3d38 <strerror@plt>
   418b4:	ldr	r1, [pc, #112]	; 4192c <__printf_chk@plt+0x3d18c>
   418b8:	add	r1, pc, r1
   418bc:	mov	r2, r0
   418c0:	ldr	r0, [pc, #104]	; 41930 <__printf_chk@plt+0x3d190>
   418c4:	add	r0, pc, r0
   418c8:	bl	1efcc <__printf_chk@plt+0x1a82c>
   418cc:	b	41800 <__printf_chk@plt+0x3d060>
   418d0:	bl	45cc <__errno_location@plt>
   418d4:	ldr	r0, [r0]
   418d8:	bl	3d38 <strerror@plt>
   418dc:	ldr	r1, [pc, #80]	; 41934 <__printf_chk@plt+0x3d194>
   418e0:	mov	r2, r8
   418e4:	add	r1, pc, r1
   418e8:	mov	r3, r0
   418ec:	ldr	r0, [pc, #68]	; 41938 <__printf_chk@plt+0x3d198>
   418f0:	add	r0, pc, r0
   418f4:	bl	1efcc <__printf_chk@plt+0x1a82c>
   418f8:	b	41898 <__printf_chk@plt+0x3d0f8>
   418fc:	bl	41b8 <__stack_chk_fail@plt>
   41900:	strdeq	r5, [r3], -r8
   41904:	andeq	r0, r0, r8, lsl #9
   41908:	ldrdeq	r3, [r2], -ip
   4190c:	andeq	r3, r2, r0, lsl #1
   41910:	ldrdeq	r3, [r2], -r4
   41914:	ldrdeq	r2, [r2], -ip
   41918:	andeq	r2, r2, r0, ror #31
   4191c:	andeq	r3, r2, ip, asr #32
   41920:	andeq	r2, r2, r0, ror pc
   41924:	andeq	r2, r2, r0, asr pc
   41928:	andeq	r2, r2, ip, asr #31
   4192c:	andeq	r2, r2, ip, lsl pc
   41930:	andeq	r2, r2, r8, ror #30
   41934:	strdeq	r2, [r2], -r0
   41938:	andeq	r2, r2, ip, lsl #31
   4193c:	ldr	r3, [pc, #200]	; 41a0c <__printf_chk@plt+0x3d26c>
   41940:	ldr	ip, [pc, #200]	; 41a10 <__printf_chk@plt+0x3d270>
   41944:	add	r3, pc, r3
   41948:	push	{r4, r5, r6, r7, lr}
   4194c:	sub	r6, r2, #1
   41950:	movw	r4, #16379	; 0x3ffb
   41954:	cmp	r6, r4
   41958:	ldr	r4, [r3, ip]
   4195c:	sub	sp, sp, #16384	; 0x4000
   41960:	sub	sp, sp, #12
   41964:	mov	r6, r0
   41968:	add	r0, sp, #16384	; 0x4000
   4196c:	mov	r5, r2
   41970:	ldr	r3, [r4]
   41974:	str	r3, [r0, #4]
   41978:	bhi	419e0 <__printf_chk@plt+0x3d240>
   4197c:	movw	r3, #16380	; 0x3ffc
   41980:	add	r0, sp, #8
   41984:	sub	r7, r0, #4
   41988:	bl	447c <__memmove_chk@plt>
   4198c:	add	lr, sp, #16384	; 0x4000
   41990:	movw	r3, #49148	; 0xbffc
   41994:	add	lr, lr, #8
   41998:	movt	r3, #65535	; 0xffff
   4199c:	mov	ip, #33554432	; 0x2000000
   419a0:	mov	r1, r7
   419a4:	str	ip, [lr, r3]
   419a8:	add	r0, r6, #64	; 0x40
   419ac:	add	r2, r5, #4
   419b0:	bl	15618 <__printf_chk@plt+0x10e78>
   419b4:	subs	r3, r0, #0
   419b8:	moveq	r0, r3
   419bc:	bne	419ec <__printf_chk@plt+0x3d24c>
   419c0:	add	r3, sp, #16384	; 0x4000
   419c4:	ldr	r2, [r3, #4]
   419c8:	ldr	r3, [r4]
   419cc:	cmp	r2, r3
   419d0:	bne	419e8 <__printf_chk@plt+0x3d248>
   419d4:	add	sp, sp, #16384	; 0x4000
   419d8:	add	sp, sp, #12
   419dc:	pop	{r4, r5, r6, r7, pc}
   419e0:	mvn	r0, #0
   419e4:	b	419c0 <__printf_chk@plt+0x3d220>
   419e8:	bl	41b8 <__stack_chk_fail@plt>
   419ec:	bl	c22c <__printf_chk@plt+0x7a8c>
   419f0:	ldr	r1, [pc, #28]	; 41a14 <__printf_chk@plt+0x3d274>
   419f4:	add	r1, pc, r1
   419f8:	add	r1, r1, #16
   419fc:	mov	r2, r0
   41a00:	ldr	r0, [pc, #16]	; 41a18 <__printf_chk@plt+0x3d278>
   41a04:	add	r0, pc, r0
   41a08:	bl	1c8d4 <__printf_chk@plt+0x18134>
   41a0c:	ldrdeq	r5, [r3], -r0
   41a10:	andeq	r0, r0, r8, lsl #9
   41a14:	andeq	r2, r2, r0, ror #27
   41a18:	andeq	r1, r0, ip, ror #14
   41a1c:	ldr	r3, [pc, #156]	; 41ac0 <__printf_chk@plt+0x3d320>
   41a20:	add	r0, r0, #104	; 0x68
   41a24:	ldr	ip, [pc, #152]	; 41ac4 <__printf_chk@plt+0x3d324>
   41a28:	add	r3, pc, r3
   41a2c:	push	{r4, r5, r6, lr}
   41a30:	sub	sp, sp, #8
   41a34:	ldr	r5, [r3, ip]
   41a38:	mov	r4, r2
   41a3c:	mov	r2, sp
   41a40:	mov	r6, r1
   41a44:	ldr	r3, [r5]
   41a48:	str	r3, [sp, #4]
   41a4c:	bl	14f3c <__printf_chk@plt+0x1079c>
   41a50:	cmp	r0, #0
   41a54:	bne	41aa0 <__printf_chk@plt+0x3d300>
   41a58:	cmp	r4, #0
   41a5c:	ldrne	r2, [sp]
   41a60:	ldreq	r3, [r4]
   41a64:	movne	r3, r2
   41a68:	strne	r2, [r4]
   41a6c:	cmp	r3, #3
   41a70:	ldr	r2, [sp, #4]
   41a74:	subhi	r3, r3, #4
   41a78:	strhi	r3, [r4]
   41a7c:	ldrhi	r0, [r6]
   41a80:	movls	r0, #0
   41a84:	ldr	r3, [r5]
   41a88:	addhi	r0, r0, #4
   41a8c:	cmp	r2, r3
   41a90:	bne	41a9c <__printf_chk@plt+0x3d2fc>
   41a94:	add	sp, sp, #8
   41a98:	pop	{r4, r5, r6, pc}
   41a9c:	bl	41b8 <__stack_chk_fail@plt>
   41aa0:	bl	c22c <__printf_chk@plt+0x7a8c>
   41aa4:	ldr	r1, [pc, #28]	; 41ac8 <__printf_chk@plt+0x3d328>
   41aa8:	add	r1, pc, r1
   41aac:	add	r1, r1, #36	; 0x24
   41ab0:	mov	r2, r0
   41ab4:	ldr	r0, [pc, #16]	; 41acc <__printf_chk@plt+0x3d32c>
   41ab8:	add	r0, pc, r0
   41abc:	bl	1c8d4 <__printf_chk@plt+0x18134>
   41ac0:	andeq	r5, r3, ip, ror #1
   41ac4:	andeq	r0, r0, r8, lsl #9
   41ac8:	andeq	r2, r2, ip, lsr #26
   41acc:			; <UNDEFINED> instruction: 0x000016b8
   41ad0:	subs	r2, r1, #1
   41ad4:	bxeq	lr
   41ad8:	bcc	41cb0 <__printf_chk@plt+0x3d510>
   41adc:	cmp	r0, r1
   41ae0:	bls	41c94 <__printf_chk@plt+0x3d4f4>
   41ae4:	tst	r1, r2
   41ae8:	beq	41ca0 <__printf_chk@plt+0x3d500>
   41aec:	clz	r3, r0
   41af0:	clz	r2, r1
   41af4:	sub	r3, r2, r3
   41af8:	rsbs	r3, r3, #31
   41afc:	addne	r3, r3, r3, lsl #1
   41b00:	mov	r2, #0
   41b04:	addne	pc, pc, r3, lsl #2
   41b08:	nop	{0}
   41b0c:	cmp	r0, r1, lsl #31
   41b10:	adc	r2, r2, r2
   41b14:	subcs	r0, r0, r1, lsl #31
   41b18:	cmp	r0, r1, lsl #30
   41b1c:	adc	r2, r2, r2
   41b20:	subcs	r0, r0, r1, lsl #30
   41b24:	cmp	r0, r1, lsl #29
   41b28:	adc	r2, r2, r2
   41b2c:	subcs	r0, r0, r1, lsl #29
   41b30:	cmp	r0, r1, lsl #28
   41b34:	adc	r2, r2, r2
   41b38:	subcs	r0, r0, r1, lsl #28
   41b3c:	cmp	r0, r1, lsl #27
   41b40:	adc	r2, r2, r2
   41b44:	subcs	r0, r0, r1, lsl #27
   41b48:	cmp	r0, r1, lsl #26
   41b4c:	adc	r2, r2, r2
   41b50:	subcs	r0, r0, r1, lsl #26
   41b54:	cmp	r0, r1, lsl #25
   41b58:	adc	r2, r2, r2
   41b5c:	subcs	r0, r0, r1, lsl #25
   41b60:	cmp	r0, r1, lsl #24
   41b64:	adc	r2, r2, r2
   41b68:	subcs	r0, r0, r1, lsl #24
   41b6c:	cmp	r0, r1, lsl #23
   41b70:	adc	r2, r2, r2
   41b74:	subcs	r0, r0, r1, lsl #23
   41b78:	cmp	r0, r1, lsl #22
   41b7c:	adc	r2, r2, r2
   41b80:	subcs	r0, r0, r1, lsl #22
   41b84:	cmp	r0, r1, lsl #21
   41b88:	adc	r2, r2, r2
   41b8c:	subcs	r0, r0, r1, lsl #21
   41b90:	cmp	r0, r1, lsl #20
   41b94:	adc	r2, r2, r2
   41b98:	subcs	r0, r0, r1, lsl #20
   41b9c:	cmp	r0, r1, lsl #19
   41ba0:	adc	r2, r2, r2
   41ba4:	subcs	r0, r0, r1, lsl #19
   41ba8:	cmp	r0, r1, lsl #18
   41bac:	adc	r2, r2, r2
   41bb0:	subcs	r0, r0, r1, lsl #18
   41bb4:	cmp	r0, r1, lsl #17
   41bb8:	adc	r2, r2, r2
   41bbc:	subcs	r0, r0, r1, lsl #17
   41bc0:	cmp	r0, r1, lsl #16
   41bc4:	adc	r2, r2, r2
   41bc8:	subcs	r0, r0, r1, lsl #16
   41bcc:	cmp	r0, r1, lsl #15
   41bd0:	adc	r2, r2, r2
   41bd4:	subcs	r0, r0, r1, lsl #15
   41bd8:	cmp	r0, r1, lsl #14
   41bdc:	adc	r2, r2, r2
   41be0:	subcs	r0, r0, r1, lsl #14
   41be4:	cmp	r0, r1, lsl #13
   41be8:	adc	r2, r2, r2
   41bec:	subcs	r0, r0, r1, lsl #13
   41bf0:	cmp	r0, r1, lsl #12
   41bf4:	adc	r2, r2, r2
   41bf8:	subcs	r0, r0, r1, lsl #12
   41bfc:	cmp	r0, r1, lsl #11
   41c00:	adc	r2, r2, r2
   41c04:	subcs	r0, r0, r1, lsl #11
   41c08:	cmp	r0, r1, lsl #10
   41c0c:	adc	r2, r2, r2
   41c10:	subcs	r0, r0, r1, lsl #10
   41c14:	cmp	r0, r1, lsl #9
   41c18:	adc	r2, r2, r2
   41c1c:	subcs	r0, r0, r1, lsl #9
   41c20:	cmp	r0, r1, lsl #8
   41c24:	adc	r2, r2, r2
   41c28:	subcs	r0, r0, r1, lsl #8
   41c2c:	cmp	r0, r1, lsl #7
   41c30:	adc	r2, r2, r2
   41c34:	subcs	r0, r0, r1, lsl #7
   41c38:	cmp	r0, r1, lsl #6
   41c3c:	adc	r2, r2, r2
   41c40:	subcs	r0, r0, r1, lsl #6
   41c44:	cmp	r0, r1, lsl #5
   41c48:	adc	r2, r2, r2
   41c4c:	subcs	r0, r0, r1, lsl #5
   41c50:	cmp	r0, r1, lsl #4
   41c54:	adc	r2, r2, r2
   41c58:	subcs	r0, r0, r1, lsl #4
   41c5c:	cmp	r0, r1, lsl #3
   41c60:	adc	r2, r2, r2
   41c64:	subcs	r0, r0, r1, lsl #3
   41c68:	cmp	r0, r1, lsl #2
   41c6c:	adc	r2, r2, r2
   41c70:	subcs	r0, r0, r1, lsl #2
   41c74:	cmp	r0, r1, lsl #1
   41c78:	adc	r2, r2, r2
   41c7c:	subcs	r0, r0, r1, lsl #1
   41c80:	cmp	r0, r1
   41c84:	adc	r2, r2, r2
   41c88:	subcs	r0, r0, r1
   41c8c:	mov	r0, r2
   41c90:	bx	lr
   41c94:	moveq	r0, #1
   41c98:	movne	r0, #0
   41c9c:	bx	lr
   41ca0:	clz	r2, r1
   41ca4:	rsb	r2, r2, #31
   41ca8:	lsr	r0, r0, r2
   41cac:	bx	lr
   41cb0:	cmp	r0, #0
   41cb4:	mvnne	r0, #0
   41cb8:	b	42310 <__printf_chk@plt+0x3db70>
   41cbc:	cmp	r1, #0
   41cc0:	beq	41cb0 <__printf_chk@plt+0x3d510>
   41cc4:	push	{r0, r1, lr}
   41cc8:	bl	41ad0 <__printf_chk@plt+0x3d330>
   41ccc:	pop	{r1, r2, lr}
   41cd0:	mul	r3, r2, r0
   41cd4:	sub	r1, r1, r3
   41cd8:	bx	lr
   41cdc:	cmp	r1, #0
   41ce0:	beq	41eec <__printf_chk@plt+0x3d74c>
   41ce4:	eor	ip, r0, r1
   41ce8:	rsbmi	r1, r1, #0
   41cec:	subs	r2, r1, #1
   41cf0:	beq	41eb8 <__printf_chk@plt+0x3d718>
   41cf4:	movs	r3, r0
   41cf8:	rsbmi	r3, r0, #0
   41cfc:	cmp	r3, r1
   41d00:	bls	41ec4 <__printf_chk@plt+0x3d724>
   41d04:	tst	r1, r2
   41d08:	beq	41ed4 <__printf_chk@plt+0x3d734>
   41d0c:	clz	r2, r3
   41d10:	clz	r0, r1
   41d14:	sub	r2, r0, r2
   41d18:	rsbs	r2, r2, #31
   41d1c:	addne	r2, r2, r2, lsl #1
   41d20:	mov	r0, #0
   41d24:	addne	pc, pc, r2, lsl #2
   41d28:	nop	{0}
   41d2c:	cmp	r3, r1, lsl #31
   41d30:	adc	r0, r0, r0
   41d34:	subcs	r3, r3, r1, lsl #31
   41d38:	cmp	r3, r1, lsl #30
   41d3c:	adc	r0, r0, r0
   41d40:	subcs	r3, r3, r1, lsl #30
   41d44:	cmp	r3, r1, lsl #29
   41d48:	adc	r0, r0, r0
   41d4c:	subcs	r3, r3, r1, lsl #29
   41d50:	cmp	r3, r1, lsl #28
   41d54:	adc	r0, r0, r0
   41d58:	subcs	r3, r3, r1, lsl #28
   41d5c:	cmp	r3, r1, lsl #27
   41d60:	adc	r0, r0, r0
   41d64:	subcs	r3, r3, r1, lsl #27
   41d68:	cmp	r3, r1, lsl #26
   41d6c:	adc	r0, r0, r0
   41d70:	subcs	r3, r3, r1, lsl #26
   41d74:	cmp	r3, r1, lsl #25
   41d78:	adc	r0, r0, r0
   41d7c:	subcs	r3, r3, r1, lsl #25
   41d80:	cmp	r3, r1, lsl #24
   41d84:	adc	r0, r0, r0
   41d88:	subcs	r3, r3, r1, lsl #24
   41d8c:	cmp	r3, r1, lsl #23
   41d90:	adc	r0, r0, r0
   41d94:	subcs	r3, r3, r1, lsl #23
   41d98:	cmp	r3, r1, lsl #22
   41d9c:	adc	r0, r0, r0
   41da0:	subcs	r3, r3, r1, lsl #22
   41da4:	cmp	r3, r1, lsl #21
   41da8:	adc	r0, r0, r0
   41dac:	subcs	r3, r3, r1, lsl #21
   41db0:	cmp	r3, r1, lsl #20
   41db4:	adc	r0, r0, r0
   41db8:	subcs	r3, r3, r1, lsl #20
   41dbc:	cmp	r3, r1, lsl #19
   41dc0:	adc	r0, r0, r0
   41dc4:	subcs	r3, r3, r1, lsl #19
   41dc8:	cmp	r3, r1, lsl #18
   41dcc:	adc	r0, r0, r0
   41dd0:	subcs	r3, r3, r1, lsl #18
   41dd4:	cmp	r3, r1, lsl #17
   41dd8:	adc	r0, r0, r0
   41ddc:	subcs	r3, r3, r1, lsl #17
   41de0:	cmp	r3, r1, lsl #16
   41de4:	adc	r0, r0, r0
   41de8:	subcs	r3, r3, r1, lsl #16
   41dec:	cmp	r3, r1, lsl #15
   41df0:	adc	r0, r0, r0
   41df4:	subcs	r3, r3, r1, lsl #15
   41df8:	cmp	r3, r1, lsl #14
   41dfc:	adc	r0, r0, r0
   41e00:	subcs	r3, r3, r1, lsl #14
   41e04:	cmp	r3, r1, lsl #13
   41e08:	adc	r0, r0, r0
   41e0c:	subcs	r3, r3, r1, lsl #13
   41e10:	cmp	r3, r1, lsl #12
   41e14:	adc	r0, r0, r0
   41e18:	subcs	r3, r3, r1, lsl #12
   41e1c:	cmp	r3, r1, lsl #11
   41e20:	adc	r0, r0, r0
   41e24:	subcs	r3, r3, r1, lsl #11
   41e28:	cmp	r3, r1, lsl #10
   41e2c:	adc	r0, r0, r0
   41e30:	subcs	r3, r3, r1, lsl #10
   41e34:	cmp	r3, r1, lsl #9
   41e38:	adc	r0, r0, r0
   41e3c:	subcs	r3, r3, r1, lsl #9
   41e40:	cmp	r3, r1, lsl #8
   41e44:	adc	r0, r0, r0
   41e48:	subcs	r3, r3, r1, lsl #8
   41e4c:	cmp	r3, r1, lsl #7
   41e50:	adc	r0, r0, r0
   41e54:	subcs	r3, r3, r1, lsl #7
   41e58:	cmp	r3, r1, lsl #6
   41e5c:	adc	r0, r0, r0
   41e60:	subcs	r3, r3, r1, lsl #6
   41e64:	cmp	r3, r1, lsl #5
   41e68:	adc	r0, r0, r0
   41e6c:	subcs	r3, r3, r1, lsl #5
   41e70:	cmp	r3, r1, lsl #4
   41e74:	adc	r0, r0, r0
   41e78:	subcs	r3, r3, r1, lsl #4
   41e7c:	cmp	r3, r1, lsl #3
   41e80:	adc	r0, r0, r0
   41e84:	subcs	r3, r3, r1, lsl #3
   41e88:	cmp	r3, r1, lsl #2
   41e8c:	adc	r0, r0, r0
   41e90:	subcs	r3, r3, r1, lsl #2
   41e94:	cmp	r3, r1, lsl #1
   41e98:	adc	r0, r0, r0
   41e9c:	subcs	r3, r3, r1, lsl #1
   41ea0:	cmp	r3, r1
   41ea4:	adc	r0, r0, r0
   41ea8:	subcs	r3, r3, r1
   41eac:	cmp	ip, #0
   41eb0:	rsbmi	r0, r0, #0
   41eb4:	bx	lr
   41eb8:	teq	ip, r0
   41ebc:	rsbmi	r0, r0, #0
   41ec0:	bx	lr
   41ec4:	movcc	r0, #0
   41ec8:	asreq	r0, ip, #31
   41ecc:	orreq	r0, r0, #1
   41ed0:	bx	lr
   41ed4:	clz	r2, r1
   41ed8:	rsb	r2, r2, #31
   41edc:	cmp	ip, #0
   41ee0:	lsr	r0, r3, r2
   41ee4:	rsbmi	r0, r0, #0
   41ee8:	bx	lr
   41eec:	cmp	r0, #0
   41ef0:	mvngt	r0, #-2147483648	; 0x80000000
   41ef4:	movlt	r0, #-2147483648	; 0x80000000
   41ef8:	b	42310 <__printf_chk@plt+0x3db70>
   41efc:	cmp	r1, #0
   41f00:	beq	41eec <__printf_chk@plt+0x3d74c>
   41f04:	push	{r0, r1, lr}
   41f08:	bl	41ce4 <__printf_chk@plt+0x3d544>
   41f0c:	pop	{r1, r2, lr}
   41f10:	mul	r3, r2, r0
   41f14:	sub	r1, r1, r3
   41f18:	bx	lr
   41f1c:	eor	r1, r1, #-2147483648	; 0x80000000
   41f20:	b	41f28 <__printf_chk@plt+0x3d788>
   41f24:	eor	r3, r3, #-2147483648	; 0x80000000
   41f28:	push	{r4, r5, lr}
   41f2c:	lsl	r4, r1, #1
   41f30:	lsl	r5, r3, #1
   41f34:	teq	r4, r5
   41f38:	teqeq	r0, r2
   41f3c:	orrsne	ip, r4, r0
   41f40:	orrsne	ip, r5, r2
   41f44:	mvnsne	ip, r4, asr #21
   41f48:	mvnsne	ip, r5, asr #21
   41f4c:	beq	42138 <__printf_chk@plt+0x3d998>
   41f50:	lsr	r4, r4, #21
   41f54:	rsbs	r5, r4, r5, lsr #21
   41f58:	rsblt	r5, r5, #0
   41f5c:	ble	41f7c <__printf_chk@plt+0x3d7dc>
   41f60:	add	r4, r4, r5
   41f64:	eor	r2, r0, r2
   41f68:	eor	r3, r1, r3
   41f6c:	eor	r0, r2, r0
   41f70:	eor	r1, r3, r1
   41f74:	eor	r2, r0, r2
   41f78:	eor	r3, r1, r3
   41f7c:	cmp	r5, #54	; 0x36
   41f80:	pophi	{r4, r5, pc}
   41f84:	tst	r1, #-2147483648	; 0x80000000
   41f88:	lsl	r1, r1, #12
   41f8c:	mov	ip, #1048576	; 0x100000
   41f90:	orr	r1, ip, r1, lsr #12
   41f94:	beq	41fa0 <__printf_chk@plt+0x3d800>
   41f98:	rsbs	r0, r0, #0
   41f9c:	rsc	r1, r1, #0
   41fa0:	tst	r3, #-2147483648	; 0x80000000
   41fa4:	lsl	r3, r3, #12
   41fa8:	orr	r3, ip, r3, lsr #12
   41fac:	beq	41fb8 <__printf_chk@plt+0x3d818>
   41fb0:	rsbs	r2, r2, #0
   41fb4:	rsc	r3, r3, #0
   41fb8:	teq	r4, r5
   41fbc:	beq	42120 <__printf_chk@plt+0x3d980>
   41fc0:	sub	r4, r4, #1
   41fc4:	rsbs	lr, r5, #32
   41fc8:	blt	41fe4 <__printf_chk@plt+0x3d844>
   41fcc:	lsl	ip, r2, lr
   41fd0:	adds	r0, r0, r2, lsr r5
   41fd4:	adc	r1, r1, #0
   41fd8:	adds	r0, r0, r3, lsl lr
   41fdc:	adcs	r1, r1, r3, asr r5
   41fe0:	b	42000 <__printf_chk@plt+0x3d860>
   41fe4:	sub	r5, r5, #32
   41fe8:	add	lr, lr, #32
   41fec:	cmp	r2, #1
   41ff0:	lsl	ip, r3, lr
   41ff4:	orrcs	ip, ip, #2
   41ff8:	adds	r0, r0, r3, asr r5
   41ffc:	adcs	r1, r1, r3, asr #31
   42000:	and	r5, r1, #-2147483648	; 0x80000000
   42004:	bpl	42014 <__printf_chk@plt+0x3d874>
   42008:	rsbs	ip, ip, #0
   4200c:	rscs	r0, r0, #0
   42010:	rsc	r1, r1, #0
   42014:	cmp	r1, #1048576	; 0x100000
   42018:	bcc	42058 <__printf_chk@plt+0x3d8b8>
   4201c:	cmp	r1, #2097152	; 0x200000
   42020:	bcc	42040 <__printf_chk@plt+0x3d8a0>
   42024:	lsrs	r1, r1, #1
   42028:	rrxs	r0, r0
   4202c:	rrx	ip, ip
   42030:	add	r4, r4, #1
   42034:	lsl	r2, r4, #21
   42038:	cmn	r2, #4194304	; 0x400000
   4203c:	bcs	42198 <__printf_chk@plt+0x3d9f8>
   42040:	cmp	ip, #-2147483648	; 0x80000000
   42044:	lsrseq	ip, r0, #1
   42048:	adcs	r0, r0, #0
   4204c:	adc	r1, r1, r4, lsl #20
   42050:	orr	r1, r1, r5
   42054:	pop	{r4, r5, pc}
   42058:	lsls	ip, ip, #1
   4205c:	adcs	r0, r0, r0
   42060:	adc	r1, r1, r1
   42064:	tst	r1, #1048576	; 0x100000
   42068:	sub	r4, r4, #1
   4206c:	bne	42040 <__printf_chk@plt+0x3d8a0>
   42070:	teq	r1, #0
   42074:	moveq	r1, r0
   42078:	moveq	r0, #0
   4207c:	clz	r3, r1
   42080:	addeq	r3, r3, #32
   42084:	sub	r3, r3, #11
   42088:	subs	r2, r3, #32
   4208c:	bge	420b0 <__printf_chk@plt+0x3d910>
   42090:	adds	r2, r2, #12
   42094:	ble	420ac <__printf_chk@plt+0x3d90c>
   42098:	add	ip, r2, #20
   4209c:	rsb	r2, r2, #12
   420a0:	lsl	r0, r1, ip
   420a4:	lsr	r1, r1, r2
   420a8:	b	420c0 <__printf_chk@plt+0x3d920>
   420ac:	add	r2, r2, #20
   420b0:	rsble	ip, r2, #32
   420b4:	lsl	r1, r1, r2
   420b8:	orrle	r1, r1, r0, lsr ip
   420bc:	lslle	r0, r0, r2
   420c0:	subs	r4, r4, r3
   420c4:	addge	r1, r1, r4, lsl #20
   420c8:	orrge	r1, r1, r5
   420cc:	popge	{r4, r5, pc}
   420d0:	mvn	r4, r4
   420d4:	subs	r4, r4, #31
   420d8:	bge	42114 <__printf_chk@plt+0x3d974>
   420dc:	adds	r4, r4, #12
   420e0:	bgt	420fc <__printf_chk@plt+0x3d95c>
   420e4:	add	r4, r4, #20
   420e8:	rsb	r2, r4, #32
   420ec:	lsr	r0, r0, r4
   420f0:	orr	r0, r0, r1, lsl r2
   420f4:	orr	r1, r5, r1, lsr r4
   420f8:	pop	{r4, r5, pc}
   420fc:	rsb	r4, r4, #12
   42100:	rsb	r2, r4, #32
   42104:	lsr	r0, r0, r2
   42108:	orr	r0, r0, r1, lsl r4
   4210c:	mov	r1, r5
   42110:	pop	{r4, r5, pc}
   42114:	lsr	r0, r1, r4
   42118:	mov	r1, r5
   4211c:	pop	{r4, r5, pc}
   42120:	teq	r4, #0
   42124:	eor	r3, r3, #1048576	; 0x100000
   42128:	eoreq	r1, r1, #1048576	; 0x100000
   4212c:	addeq	r4, r4, #1
   42130:	subne	r5, r5, #1
   42134:	b	41fc0 <__printf_chk@plt+0x3d820>
   42138:	mvns	ip, r4, asr #21
   4213c:	mvnsne	ip, r5, asr #21
   42140:	beq	421a8 <__printf_chk@plt+0x3da08>
   42144:	teq	r4, r5
   42148:	teqeq	r0, r2
   4214c:	beq	42160 <__printf_chk@plt+0x3d9c0>
   42150:	orrs	ip, r4, r0
   42154:	moveq	r1, r3
   42158:	moveq	r0, r2
   4215c:	pop	{r4, r5, pc}
   42160:	teq	r1, r3
   42164:	movne	r1, #0
   42168:	movne	r0, #0
   4216c:	popne	{r4, r5, pc}
   42170:	lsrs	ip, r4, #21
   42174:	bne	42188 <__printf_chk@plt+0x3d9e8>
   42178:	lsls	r0, r0, #1
   4217c:	adcs	r1, r1, r1
   42180:	orrcs	r1, r1, #-2147483648	; 0x80000000
   42184:	pop	{r4, r5, pc}
   42188:	adds	r4, r4, #4194304	; 0x400000
   4218c:	addcc	r1, r1, #1048576	; 0x100000
   42190:	popcc	{r4, r5, pc}
   42194:	and	r5, r1, #-2147483648	; 0x80000000
   42198:	orr	r1, r5, #2130706432	; 0x7f000000
   4219c:	orr	r1, r1, #15728640	; 0xf00000
   421a0:	mov	r0, #0
   421a4:	pop	{r4, r5, pc}
   421a8:	mvns	ip, r4, asr #21
   421ac:	movne	r1, r3
   421b0:	movne	r0, r2
   421b4:	mvnseq	ip, r5, asr #21
   421b8:	movne	r3, r1
   421bc:	movne	r2, r0
   421c0:	orrs	r4, r0, r1, lsl #12
   421c4:	orrseq	r5, r2, r3, lsl #12
   421c8:	teqeq	r1, r3
   421cc:	orrne	r1, r1, #524288	; 0x80000
   421d0:	pop	{r4, r5, pc}
   421d4:	teq	r0, #0
   421d8:	moveq	r1, #0
   421dc:	bxeq	lr
   421e0:	push	{r4, r5, lr}
   421e4:	mov	r4, #1024	; 0x400
   421e8:	add	r4, r4, #50	; 0x32
   421ec:	mov	r5, #0
   421f0:	mov	r1, #0
   421f4:	b	42070 <__printf_chk@plt+0x3d8d0>
   421f8:	teq	r0, #0
   421fc:	moveq	r1, #0
   42200:	bxeq	lr
   42204:	push	{r4, r5, lr}
   42208:	mov	r4, #1024	; 0x400
   4220c:	add	r4, r4, #50	; 0x32
   42210:	ands	r5, r0, #-2147483648	; 0x80000000
   42214:	rsbmi	r0, r0, #0
   42218:	mov	r1, #0
   4221c:	b	42070 <__printf_chk@plt+0x3d8d0>
   42220:	lsls	r2, r0, #1
   42224:	asr	r1, r2, #3
   42228:	rrx	r1, r1
   4222c:	lsl	r0, r2, #28
   42230:	andsne	r3, r2, #-16777216	; 0xff000000
   42234:	teqne	r3, #-16777216	; 0xff000000
   42238:	eorne	r1, r1, #939524096	; 0x38000000
   4223c:	bxne	lr
   42240:	teq	r2, #0
   42244:	teqne	r3, #-16777216	; 0xff000000
   42248:	bxeq	lr
   4224c:	push	{r4, r5, lr}
   42250:	mov	r4, #896	; 0x380
   42254:	and	r5, r1, #-2147483648	; 0x80000000
   42258:	bic	r1, r1, #-2147483648	; 0x80000000
   4225c:	b	42070 <__printf_chk@plt+0x3d8d0>
   42260:	orrs	r2, r0, r1
   42264:	bxeq	lr
   42268:	push	{r4, r5, lr}
   4226c:	mov	r5, #0
   42270:	b	42290 <__printf_chk@plt+0x3daf0>
   42274:	orrs	r2, r0, r1
   42278:	bxeq	lr
   4227c:	push	{r4, r5, lr}
   42280:	ands	r5, r1, #-2147483648	; 0x80000000
   42284:	bpl	42290 <__printf_chk@plt+0x3daf0>
   42288:	rsbs	r0, r0, #0
   4228c:	rsc	r1, r1, #0
   42290:	mov	r4, #1024	; 0x400
   42294:	add	r4, r4, #50	; 0x32
   42298:	lsrs	ip, r1, #22
   4229c:	beq	42014 <__printf_chk@plt+0x3d874>
   422a0:	mov	r2, #3
   422a4:	lsrs	ip, ip, #3
   422a8:	addne	r2, r2, #3
   422ac:	lsrs	ip, ip, #3
   422b0:	addne	r2, r2, #3
   422b4:	add	r2, r2, ip, lsr #3
   422b8:	rsb	r3, r2, #32
   422bc:	lsl	ip, r0, r3
   422c0:	lsr	r0, r0, r2
   422c4:	orr	r0, r0, r1, lsl r3
   422c8:	lsr	r1, r1, r2
   422cc:	add	r4, r4, r2
   422d0:	b	42014 <__printf_chk@plt+0x3d874>
   422d4:	cmp	r3, #0
   422d8:	cmpeq	r2, #0
   422dc:	bne	422f4 <__printf_chk@plt+0x3db54>
   422e0:	cmp	r1, #0
   422e4:	cmpeq	r0, #0
   422e8:	mvnne	r1, #0
   422ec:	mvnne	r0, #0
   422f0:	b	42310 <__printf_chk@plt+0x3db70>
   422f4:	sub	sp, sp, #8
   422f8:	push	{sp, lr}
   422fc:	bl	425f4 <__printf_chk@plt+0x3de54>
   42300:	ldr	lr, [sp, #4]
   42304:	add	sp, sp, #8
   42308:	pop	{r2, r3}
   4230c:	bx	lr
   42310:	push	{r1, lr}
   42314:	mov	r0, #8
   42318:	bl	4314 <raise@plt>
   4231c:	pop	{r1, pc}
   42320:	cmp	r1, #0
   42324:	add	r1, r0, r1
   42328:	push	{r3, lr}
   4232c:	blt	4234c <__printf_chk@plt+0x3dbac>
   42330:	cmp	r1, r0
   42334:	movge	r0, #0
   42338:	movlt	r0, #1
   4233c:	cmp	r0, #0
   42340:	bne	4235c <__printf_chk@plt+0x3dbbc>
   42344:	mov	r0, r1
   42348:	pop	{r3, pc}
   4234c:	cmp	r1, r0
   42350:	movle	r0, #0
   42354:	movgt	r0, #1
   42358:	b	4233c <__printf_chk@plt+0x3db9c>
   4235c:	bl	3f78 <abort@plt>
   42360:	push	{r3, r4, r5, lr}
   42364:	adds	r4, r0, r2
   42368:	adc	r5, r1, r3
   4236c:	cmp	r2, #0
   42370:	sbcs	ip, r3, #0
   42374:	blt	4239c <__printf_chk@plt+0x3dbfc>
   42378:	cmp	r4, r0
   4237c:	sbcs	r3, r5, r1
   42380:	movge	r3, #0
   42384:	movlt	r3, #1
   42388:	cmp	r3, #0
   4238c:	bne	423b0 <__printf_chk@plt+0x3dc10>
   42390:	mov	r0, r4
   42394:	mov	r1, r5
   42398:	pop	{r3, r4, r5, pc}
   4239c:	cmp	r0, r4
   423a0:	sbcs	ip, r1, r5
   423a4:	movge	r3, #0
   423a8:	movlt	r3, #1
   423ac:	b	42388 <__printf_chk@plt+0x3dbe8>
   423b0:	bl	3f78 <abort@plt>
   423b4:	cmp	r1, #0
   423b8:	rsb	r1, r1, r0
   423bc:	push	{r3, lr}
   423c0:	blt	423e0 <__printf_chk@plt+0x3dc40>
   423c4:	cmp	r1, r0
   423c8:	movle	r0, #0
   423cc:	movgt	r0, #1
   423d0:	cmp	r0, #0
   423d4:	bne	423f0 <__printf_chk@plt+0x3dc50>
   423d8:	mov	r0, r1
   423dc:	pop	{r3, pc}
   423e0:	cmp	r1, r0
   423e4:	movge	r0, #0
   423e8:	movlt	r0, #1
   423ec:	b	423d0 <__printf_chk@plt+0x3dc30>
   423f0:	bl	3f78 <abort@plt>
   423f4:	smull	r0, r1, r0, r1
   423f8:	push	{r3, lr}
   423fc:	cmp	r1, r0, asr #31
   42400:	popeq	{r3, pc}
   42404:	bl	3f78 <abort@plt>
   42408:	cmp	r1, r0, asr #31
   4240c:	push	{r3, r4, r5, r6, r7, lr}
   42410:	bne	42424 <__printf_chk@plt+0x3dc84>
   42414:	cmp	r3, r2, asr #31
   42418:	bne	42460 <__printf_chk@plt+0x3dcc0>
   4241c:	smull	r0, r1, r0, r2
   42420:	pop	{r3, r4, r5, r6, r7, pc}
   42424:	cmp	r3, r2, asr #31
   42428:	bne	42490 <__printf_chk@plt+0x3dcf0>
   4242c:	umull	r4, r5, r1, r2
   42430:	cmp	r1, #0
   42434:	umull	r6, r7, r2, r0
   42438:	rsblt	r5, r2, r5
   4243c:	cmp	r2, #0
   42440:	blt	42484 <__printf_chk@plt+0x3dce4>
   42444:	adds	r4, r4, r7
   42448:	adc	r5, r5, #0
   4244c:	cmp	r5, r4, asr #31
   42450:	bne	424c0 <__printf_chk@plt+0x3dd20>
   42454:	mov	r0, r6
   42458:	mov	r1, r4
   4245c:	pop	{r3, r4, r5, r6, r7, pc}
   42460:	umull	r4, r5, r3, r0
   42464:	cmp	r3, #0
   42468:	umull	r6, r7, r2, r0
   4246c:	rsblt	r5, r0, r5
   42470:	cmp	r0, #0
   42474:	bge	42444 <__printf_chk@plt+0x3dca4>
   42478:	subs	r4, r4, r2
   4247c:	sbc	r5, r5, r3
   42480:	b	42444 <__printf_chk@plt+0x3dca4>
   42484:	subs	r4, r4, r0
   42488:	sbc	r5, r5, r1
   4248c:	b	42444 <__printf_chk@plt+0x3dca4>
   42490:	cmp	r1, #0
   42494:	blt	424c4 <__printf_chk@plt+0x3dd24>
   42498:	cmp	r3, #0
   4249c:	blt	424f4 <__printf_chk@plt+0x3dd54>
   424a0:	cmp	r1, #0
   424a4:	bne	424c0 <__printf_chk@plt+0x3dd20>
   424a8:	cmp	r3, #0
   424ac:	bne	424c0 <__printf_chk@plt+0x3dd20>
   424b0:	umull	r0, r1, r2, r0
   424b4:	cmp	r0, #0
   424b8:	sbcs	r3, r1, #0
   424bc:	popge	{r3, r4, r5, r6, r7, pc}
   424c0:	bl	3f78 <abort@plt>
   424c4:	cmp	r3, #0
   424c8:	blt	4251c <__printf_chk@plt+0x3dd7c>
   424cc:	cmn	r1, #1
   424d0:	bne	424c0 <__printf_chk@plt+0x3dd20>
   424d4:	cmp	r3, #0
   424d8:	bne	424c0 <__printf_chk@plt+0x3dd20>
   424dc:	umull	r4, r5, r2, r0
   424e0:	subs	r2, r5, r2
   424e4:	bpl	424c0 <__printf_chk@plt+0x3dd20>
   424e8:	mov	r0, r4
   424ec:	mov	r1, r2
   424f0:	pop	{r3, r4, r5, r6, r7, pc}
   424f4:	cmp	r1, #0
   424f8:	bne	424c0 <__printf_chk@plt+0x3dd20>
   424fc:	cmn	r3, #1
   42500:	bne	424c0 <__printf_chk@plt+0x3dd20>
   42504:	umull	r2, r3, r2, r0
   42508:	subs	ip, r3, r0
   4250c:	bpl	424c0 <__printf_chk@plt+0x3dd20>
   42510:	mov	r0, r2
   42514:	mov	r1, ip
   42518:	pop	{r3, r4, r5, r6, r7, pc}
   4251c:	and	ip, r3, r1
   42520:	cmn	ip, #1
   42524:	bne	424c0 <__printf_chk@plt+0x3dd20>
   42528:	orrs	ip, r2, r0
   4252c:	beq	424c0 <__printf_chk@plt+0x3dd20>
   42530:	umull	r4, r5, r2, r0
   42534:	rsb	r0, r0, r5
   42538:	subs	r2, r0, r2
   4253c:	bpl	424e8 <__printf_chk@plt+0x3dd48>
   42540:	b	424c0 <__printf_chk@plt+0x3dd20>
   42544:	cmp	r0, #0
   42548:	rsb	r0, r0, #0
   4254c:	push	{r3, lr}
   42550:	lsrlt	r3, r0, #31
   42554:	blt	42564 <__printf_chk@plt+0x3ddc4>
   42558:	cmp	r0, #0
   4255c:	movle	r3, #0
   42560:	movgt	r3, #1
   42564:	cmp	r3, #0
   42568:	popeq	{r3, pc}
   4256c:	bl	3f78 <abort@plt>
   42570:	vmov	d7, r0, r1
   42574:	vldr	d5, [pc, #44]	; 425a8 <__printf_chk@plt+0x3de08>
   42578:	vldr	d6, [pc, #48]	; 425b0 <__printf_chk@plt+0x3de10>
   4257c:	mov	r0, #0
   42580:	vmul.f64	d5, d7, d5
   42584:	vcvt.u32.f64	s9, d5
   42588:	vcvt.f64.u32	d5, s9
   4258c:	vmov	r1, s9
   42590:	vmls.f64	d7, d5, d6
   42594:	vcvt.u32.f64	s14, d7
   42598:	vmov	r3, s14
   4259c:	orr	r0, r0, r3
   425a0:	bx	lr
   425a4:	nop	{0}
   425a8:	andeq	r0, r0, r0
   425ac:	ldclcc	0, cr0, [r0]
   425b0:	andeq	r0, r0, r0
   425b4:	mvnsmi	r0, r0
   425b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   425bc:	mov	r8, r2
   425c0:	mov	r6, r0
   425c4:	mov	r7, r1
   425c8:	mov	sl, r3
   425cc:	ldr	r9, [sp, #32]
   425d0:	bl	42630 <__printf_chk@plt+0x3de90>
   425d4:	umull	r4, r5, r8, r0
   425d8:	mul	r8, r8, r1
   425dc:	mla	r2, r0, sl, r8
   425e0:	add	r5, r2, r5
   425e4:	subs	r4, r6, r4
   425e8:	sbc	r5, r7, r5
   425ec:	strd	r4, [r9]
   425f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   425f4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   425f8:	mov	r8, r2
   425fc:	mov	r6, r0
   42600:	mov	r7, r1
   42604:	mov	r5, r3
   42608:	ldr	r9, [sp, #32]
   4260c:	bl	42abc <__printf_chk@plt+0x3e31c>
   42610:	mul	r3, r0, r5
   42614:	umull	r4, r5, r0, r8
   42618:	mla	r8, r8, r1, r3
   4261c:	add	r5, r8, r5
   42620:	subs	r4, r6, r4
   42624:	sbc	r5, r7, r5
   42628:	strd	r4, [r9]
   4262c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   42630:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42634:	rsbs	r4, r0, #0
   42638:	rsc	r5, r1, #0
   4263c:	cmp	r1, #0
   42640:	mvn	r6, #0
   42644:	sub	sp, sp, #12
   42648:	movge	r4, r0
   4264c:	movge	r5, r1
   42650:	movge	r6, #0
   42654:	cmp	r3, #0
   42658:	blt	42890 <__printf_chk@plt+0x3e0f0>
   4265c:	cmp	r3, #0
   42660:	mov	sl, r4
   42664:	mov	ip, r5
   42668:	mov	r0, r2
   4266c:	mov	r1, r3
   42670:	mov	r8, r2
   42674:	mov	r7, r4
   42678:	mov	r9, r5
   4267c:	bne	42774 <__printf_chk@plt+0x3dfd4>
   42680:	cmp	r2, r5
   42684:	bls	427b0 <__printf_chk@plt+0x3e010>
   42688:	clz	r3, r2
   4268c:	cmp	r3, #0
   42690:	rsbne	r2, r3, #32
   42694:	lslne	r8, r0, r3
   42698:	lsrne	r2, r4, r2
   4269c:	lslne	r7, r4, r3
   426a0:	orrne	r9, r2, r5, lsl r3
   426a4:	lsr	r4, r8, #16
   426a8:	uxth	sl, r8
   426ac:	mov	r1, r4
   426b0:	mov	r0, r9
   426b4:	bl	41ad0 <__printf_chk@plt+0x3d330>
   426b8:	mov	r1, r4
   426bc:	mov	fp, r0
   426c0:	mov	r0, r9
   426c4:	bl	41cbc <__printf_chk@plt+0x3d51c>
   426c8:	mul	r0, sl, fp
   426cc:	lsr	r2, r7, #16
   426d0:	orr	r1, r2, r1, lsl #16
   426d4:	cmp	r0, r1
   426d8:	bls	426fc <__printf_chk@plt+0x3df5c>
   426dc:	adds	r1, r1, r8
   426e0:	sub	r3, fp, #1
   426e4:	bcs	426f8 <__printf_chk@plt+0x3df58>
   426e8:	cmp	r0, r1
   426ec:	subhi	fp, fp, #2
   426f0:	addhi	r1, r1, r8
   426f4:	bhi	426fc <__printf_chk@plt+0x3df5c>
   426f8:	mov	fp, r3
   426fc:	rsb	r9, r0, r1
   42700:	mov	r1, r4
   42704:	uxth	r7, r7
   42708:	mov	r0, r9
   4270c:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42710:	mov	r1, r4
   42714:	mov	r5, r0
   42718:	mov	r0, r9
   4271c:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42720:	mul	sl, sl, r5
   42724:	orr	r1, r7, r1, lsl #16
   42728:	cmp	sl, r1
   4272c:	bls	4274c <__printf_chk@plt+0x3dfac>
   42730:	adds	r8, r1, r8
   42734:	sub	r3, r5, #1
   42738:	bcs	42748 <__printf_chk@plt+0x3dfa8>
   4273c:	cmp	sl, r8
   42740:	subhi	r5, r5, #2
   42744:	bhi	4274c <__printf_chk@plt+0x3dfac>
   42748:	mov	r5, r3
   4274c:	orr	r3, r5, fp, lsl #16
   42750:	mov	r4, #0
   42754:	cmp	r6, #0
   42758:	mov	r0, r3
   4275c:	mov	r1, r4
   42760:	beq	4276c <__printf_chk@plt+0x3dfcc>
   42764:	rsbs	r0, r0, #0
   42768:	rsc	r1, r1, #0
   4276c:	add	sp, sp, #12
   42770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42774:	cmp	r3, r5
   42778:	movhi	r4, #0
   4277c:	movhi	r3, r4
   42780:	bhi	42754 <__printf_chk@plt+0x3dfb4>
   42784:	clz	r5, r1
   42788:	cmp	r5, #0
   4278c:	bne	4297c <__printf_chk@plt+0x3e1dc>
   42790:	cmp	r1, ip
   42794:	cmpcs	r2, sl
   42798:	movhi	r4, #0
   4279c:	movls	r4, #1
   427a0:	movls	r3, #1
   427a4:	movls	r4, r5
   427a8:	movhi	r3, r4
   427ac:	b	42754 <__printf_chk@plt+0x3dfb4>
   427b0:	cmp	r2, #0
   427b4:	bne	427c8 <__printf_chk@plt+0x3e028>
   427b8:	mov	r1, r2
   427bc:	mov	r0, #1
   427c0:	bl	41ad0 <__printf_chk@plt+0x3d330>
   427c4:	mov	r8, r0
   427c8:	clz	r3, r8
   427cc:	cmp	r3, #0
   427d0:	bne	428a0 <__printf_chk@plt+0x3e100>
   427d4:	rsb	r9, r8, r9
   427d8:	lsr	r5, r8, #16
   427dc:	uxth	sl, r8
   427e0:	mov	r4, #1
   427e4:	mov	r1, r5
   427e8:	mov	r0, r9
   427ec:	bl	41ad0 <__printf_chk@plt+0x3d330>
   427f0:	mov	r1, r5
   427f4:	mov	fp, r0
   427f8:	mov	r0, r9
   427fc:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42800:	mul	r0, sl, fp
   42804:	lsr	r2, r7, #16
   42808:	orr	r1, r2, r1, lsl #16
   4280c:	cmp	r0, r1
   42810:	bls	42830 <__printf_chk@plt+0x3e090>
   42814:	adds	r1, r1, r8
   42818:	sub	r3, fp, #1
   4281c:	bcs	42a9c <__printf_chk@plt+0x3e2fc>
   42820:	cmp	r0, r1
   42824:	subhi	fp, fp, #2
   42828:	addhi	r1, r1, r8
   4282c:	bls	42a9c <__printf_chk@plt+0x3e2fc>
   42830:	rsb	r2, r0, r1
   42834:	mov	r1, r5
   42838:	str	r2, [sp]
   4283c:	uxth	r7, r7
   42840:	mov	r0, r2
   42844:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42848:	ldr	r2, [sp]
   4284c:	mov	r1, r5
   42850:	mov	r9, r0
   42854:	mov	r0, r2
   42858:	bl	41cbc <__printf_chk@plt+0x3d51c>
   4285c:	mul	sl, sl, r9
   42860:	orr	r1, r7, r1, lsl #16
   42864:	cmp	sl, r1
   42868:	bls	42888 <__printf_chk@plt+0x3e0e8>
   4286c:	adds	r8, r1, r8
   42870:	sub	r3, r9, #1
   42874:	bcs	42884 <__printf_chk@plt+0x3e0e4>
   42878:	cmp	sl, r8
   4287c:	subhi	r9, r9, #2
   42880:	bhi	42888 <__printf_chk@plt+0x3e0e8>
   42884:	mov	r9, r3
   42888:	orr	r3, r9, fp, lsl #16
   4288c:	b	42754 <__printf_chk@plt+0x3dfb4>
   42890:	mvn	r6, r6
   42894:	rsbs	r2, r2, #0
   42898:	rsc	r3, r3, #0
   4289c:	b	4265c <__printf_chk@plt+0x3debc>
   428a0:	lsl	r8, r8, r3
   428a4:	rsb	fp, r3, #32
   428a8:	lsr	r4, r9, fp
   428ac:	lsr	fp, r7, fp
   428b0:	lsr	r5, r8, #16
   428b4:	orr	fp, fp, r9, lsl r3
   428b8:	mov	r0, r4
   428bc:	lsl	r7, r7, r3
   428c0:	mov	r1, r5
   428c4:	uxth	sl, r8
   428c8:	bl	41ad0 <__printf_chk@plt+0x3d330>
   428cc:	mov	r1, r5
   428d0:	mov	r3, r0
   428d4:	mov	r0, r4
   428d8:	str	r3, [sp]
   428dc:	bl	41cbc <__printf_chk@plt+0x3d51c>
   428e0:	ldr	r3, [sp]
   428e4:	lsr	r2, fp, #16
   428e8:	mul	r0, sl, r3
   428ec:	orr	r1, r2, r1, lsl #16
   428f0:	cmp	r0, r1
   428f4:	bls	42914 <__printf_chk@plt+0x3e174>
   428f8:	adds	r1, r1, r8
   428fc:	sub	r2, r3, #1
   42900:	bcs	42ab4 <__printf_chk@plt+0x3e314>
   42904:	cmp	r0, r1
   42908:	subhi	r3, r3, #2
   4290c:	addhi	r1, r1, r8
   42910:	bls	42ab4 <__printf_chk@plt+0x3e314>
   42914:	rsb	r9, r0, r1
   42918:	mov	r1, r5
   4291c:	str	r3, [sp]
   42920:	uxth	fp, fp
   42924:	mov	r0, r9
   42928:	bl	41ad0 <__printf_chk@plt+0x3d330>
   4292c:	mov	r1, r5
   42930:	mov	r4, r0
   42934:	mov	r0, r9
   42938:	bl	41cbc <__printf_chk@plt+0x3d51c>
   4293c:	mul	r9, sl, r4
   42940:	ldr	r3, [sp]
   42944:	orr	r1, fp, r1, lsl #16
   42948:	cmp	r9, r1
   4294c:	bls	42970 <__printf_chk@plt+0x3e1d0>
   42950:	adds	r1, r1, r8
   42954:	sub	r2, r4, #1
   42958:	bcs	4296c <__printf_chk@plt+0x3e1cc>
   4295c:	cmp	r9, r1
   42960:	subhi	r4, r4, #2
   42964:	addhi	r1, r1, r8
   42968:	bhi	42970 <__printf_chk@plt+0x3e1d0>
   4296c:	mov	r4, r2
   42970:	rsb	r9, r9, r1
   42974:	orr	r4, r4, r3, lsl #16
   42978:	b	427e4 <__printf_chk@plt+0x3e044>
   4297c:	rsb	sl, r5, #32
   42980:	lsl	r3, r2, r5
   42984:	lsr	r0, r2, sl
   42988:	lsr	r2, ip, sl
   4298c:	orr	r4, r0, r1, lsl r5
   42990:	lsr	sl, r7, sl
   42994:	mov	r0, r2
   42998:	orr	sl, sl, ip, lsl r5
   4299c:	lsr	r9, r4, #16
   429a0:	str	r3, [sp, #4]
   429a4:	str	r2, [sp]
   429a8:	uxth	fp, r4
   429ac:	mov	r1, r9
   429b0:	bl	41ad0 <__printf_chk@plt+0x3d330>
   429b4:	ldr	r2, [sp]
   429b8:	mov	r1, r9
   429bc:	mov	r8, r0
   429c0:	mov	r0, r2
   429c4:	bl	41cbc <__printf_chk@plt+0x3d51c>
   429c8:	mul	r0, fp, r8
   429cc:	lsr	r2, sl, #16
   429d0:	orr	r1, r2, r1, lsl #16
   429d4:	cmp	r0, r1
   429d8:	bls	429f8 <__printf_chk@plt+0x3e258>
   429dc:	adds	r1, r1, r4
   429e0:	sub	r2, r8, #1
   429e4:	bcs	42aac <__printf_chk@plt+0x3e30c>
   429e8:	cmp	r0, r1
   429ec:	subhi	r8, r8, #2
   429f0:	addhi	r1, r1, r4
   429f4:	bls	42aac <__printf_chk@plt+0x3e30c>
   429f8:	rsb	ip, r0, r1
   429fc:	mov	r1, r9
   42a00:	str	ip, [sp]
   42a04:	mov	r0, ip
   42a08:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42a0c:	ldr	ip, [sp]
   42a10:	mov	r1, r9
   42a14:	mov	r2, r0
   42a18:	mov	r0, ip
   42a1c:	str	r2, [sp]
   42a20:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42a24:	ldr	r2, [sp]
   42a28:	uxth	ip, sl
   42a2c:	mul	fp, fp, r2
   42a30:	orr	ip, ip, r1, lsl #16
   42a34:	cmp	fp, ip
   42a38:	bls	42a58 <__printf_chk@plt+0x3e2b8>
   42a3c:	adds	ip, ip, r4
   42a40:	sub	r1, r2, #1
   42a44:	bcs	42aa4 <__printf_chk@plt+0x3e304>
   42a48:	cmp	fp, ip
   42a4c:	subhi	r2, r2, #2
   42a50:	addhi	ip, ip, r4
   42a54:	bls	42aa4 <__printf_chk@plt+0x3e304>
   42a58:	ldr	r0, [sp, #4]
   42a5c:	orr	r1, r2, r8, lsl #16
   42a60:	rsb	fp, fp, ip
   42a64:	umull	r2, r3, r1, r0
   42a68:	cmp	fp, r3
   42a6c:	bcc	42a90 <__printf_chk@plt+0x3e2f0>
   42a70:	movne	r4, #0
   42a74:	moveq	r4, #1
   42a78:	cmp	r2, r7, lsl r5
   42a7c:	movls	r4, #0
   42a80:	andhi	r4, r4, #1
   42a84:	cmp	r4, #0
   42a88:	moveq	r3, r1
   42a8c:	beq	42754 <__printf_chk@plt+0x3dfb4>
   42a90:	sub	r3, r1, #1
   42a94:	mov	r4, #0
   42a98:	b	42754 <__printf_chk@plt+0x3dfb4>
   42a9c:	mov	fp, r3
   42aa0:	b	42830 <__printf_chk@plt+0x3e090>
   42aa4:	mov	r2, r1
   42aa8:	b	42a58 <__printf_chk@plt+0x3e2b8>
   42aac:	mov	r8, r2
   42ab0:	b	429f8 <__printf_chk@plt+0x3e258>
   42ab4:	mov	r3, r2
   42ab8:	b	42914 <__printf_chk@plt+0x3e174>
   42abc:	cmp	r3, #0
   42ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42ac4:	mov	r6, r0
   42ac8:	sub	sp, sp, #12
   42acc:	mov	r5, r1
   42ad0:	mov	r7, r0
   42ad4:	mov	r4, r2
   42ad8:	mov	r8, r1
   42adc:	bne	42bbc <__printf_chk@plt+0x3e41c>
   42ae0:	cmp	r2, r1
   42ae4:	bls	42bf8 <__printf_chk@plt+0x3e458>
   42ae8:	clz	r3, r2
   42aec:	cmp	r3, #0
   42af0:	rsbne	r8, r3, #32
   42af4:	lslne	r4, r2, r3
   42af8:	lsrne	r8, r0, r8
   42afc:	lslne	r7, r0, r3
   42b00:	orrne	r8, r8, r1, lsl r3
   42b04:	lsr	r5, r4, #16
   42b08:	uxth	sl, r4
   42b0c:	mov	r1, r5
   42b10:	mov	r0, r8
   42b14:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42b18:	mov	r1, r5
   42b1c:	mov	r9, r0
   42b20:	mov	r0, r8
   42b24:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42b28:	mul	r0, sl, r9
   42b2c:	lsr	r3, r7, #16
   42b30:	orr	r1, r3, r1, lsl #16
   42b34:	cmp	r0, r1
   42b38:	bls	42b5c <__printf_chk@plt+0x3e3bc>
   42b3c:	adds	r1, r1, r4
   42b40:	sub	r2, r9, #1
   42b44:	bcs	42b58 <__printf_chk@plt+0x3e3b8>
   42b48:	cmp	r0, r1
   42b4c:	subhi	r9, r9, #2
   42b50:	addhi	r1, r1, r4
   42b54:	bhi	42b5c <__printf_chk@plt+0x3e3bc>
   42b58:	mov	r9, r2
   42b5c:	rsb	r8, r0, r1
   42b60:	mov	r1, r5
   42b64:	uxth	r7, r7
   42b68:	mov	r0, r8
   42b6c:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42b70:	mov	r1, r5
   42b74:	mov	r6, r0
   42b78:	mov	r0, r8
   42b7c:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42b80:	mul	sl, sl, r6
   42b84:	orr	r1, r7, r1, lsl #16
   42b88:	cmp	sl, r1
   42b8c:	bls	42ba8 <__printf_chk@plt+0x3e408>
   42b90:	adds	r4, r1, r4
   42b94:	sub	r3, r6, #1
   42b98:	bcs	42ea4 <__printf_chk@plt+0x3e704>
   42b9c:	cmp	sl, r4
   42ba0:	subhi	r6, r6, #2
   42ba4:	bls	42ea4 <__printf_chk@plt+0x3e704>
   42ba8:	orr	r0, r6, r9, lsl #16
   42bac:	mov	r6, #0
   42bb0:	mov	r1, r6
   42bb4:	add	sp, sp, #12
   42bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42bbc:	cmp	r3, r1
   42bc0:	movhi	r6, #0
   42bc4:	movhi	r0, r6
   42bc8:	bhi	42bb0 <__printf_chk@plt+0x3e410>
   42bcc:	clz	r7, r3
   42bd0:	cmp	r7, #0
   42bd4:	bne	42cd4 <__printf_chk@plt+0x3e534>
   42bd8:	cmp	r3, r1
   42bdc:	cmpcs	r2, r6
   42be0:	movhi	r6, #0
   42be4:	movls	r6, #1
   42be8:	movls	r0, #1
   42bec:	movls	r6, r7
   42bf0:	movhi	r0, r6
   42bf4:	b	42bb0 <__printf_chk@plt+0x3e410>
   42bf8:	cmp	r2, #0
   42bfc:	bne	42c10 <__printf_chk@plt+0x3e470>
   42c00:	mov	r1, r2
   42c04:	mov	r0, #1
   42c08:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42c0c:	mov	r4, r0
   42c10:	clz	r3, r4
   42c14:	cmp	r3, #0
   42c18:	bne	42dd0 <__printf_chk@plt+0x3e630>
   42c1c:	rsb	r5, r4, r5
   42c20:	lsr	r8, r4, #16
   42c24:	uxth	sl, r4
   42c28:	mov	r6, #1
   42c2c:	mov	r1, r8
   42c30:	mov	r0, r5
   42c34:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42c38:	mov	r1, r8
   42c3c:	mov	r9, r0
   42c40:	mov	r0, r5
   42c44:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42c48:	mul	r0, sl, r9
   42c4c:	lsr	r3, r7, #16
   42c50:	orr	r1, r3, r1, lsl #16
   42c54:	cmp	r0, r1
   42c58:	bls	42c78 <__printf_chk@plt+0x3e4d8>
   42c5c:	adds	r1, r1, r4
   42c60:	sub	r2, r9, #1
   42c64:	bcs	42eac <__printf_chk@plt+0x3e70c>
   42c68:	cmp	r0, r1
   42c6c:	subhi	r9, r9, #2
   42c70:	addhi	r1, r1, r4
   42c74:	bls	42eac <__printf_chk@plt+0x3e70c>
   42c78:	rsb	fp, r0, r1
   42c7c:	mov	r1, r8
   42c80:	uxth	r7, r7
   42c84:	mov	r0, fp
   42c88:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42c8c:	mov	r1, r8
   42c90:	mov	r5, r0
   42c94:	mov	r0, fp
   42c98:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42c9c:	mul	sl, sl, r5
   42ca0:	orr	r1, r7, r1, lsl #16
   42ca4:	cmp	sl, r1
   42ca8:	bls	42cc4 <__printf_chk@plt+0x3e524>
   42cac:	adds	r4, r1, r4
   42cb0:	sub	r3, r5, #1
   42cb4:	bcs	42eb4 <__printf_chk@plt+0x3e714>
   42cb8:	cmp	sl, r4
   42cbc:	subhi	r5, r5, #2
   42cc0:	bls	42eb4 <__printf_chk@plt+0x3e714>
   42cc4:	orr	r0, r5, r9, lsl #16
   42cc8:	mov	r1, r6
   42ccc:	add	sp, sp, #12
   42cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42cd4:	rsb	r1, r7, #32
   42cd8:	lsl	r0, r2, r7
   42cdc:	lsr	r2, r2, r1
   42ce0:	lsr	fp, r5, r1
   42ce4:	orr	r8, r2, r3, lsl r7
   42ce8:	lsr	r1, r6, r1
   42cec:	str	r0, [sp, #4]
   42cf0:	orr	r5, r1, r5, lsl r7
   42cf4:	lsr	r9, r8, #16
   42cf8:	mov	r0, fp
   42cfc:	uxth	sl, r8
   42d00:	mov	r1, r9
   42d04:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42d08:	mov	r1, r9
   42d0c:	mov	r4, r0
   42d10:	mov	r0, fp
   42d14:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42d18:	mul	r0, sl, r4
   42d1c:	lsr	ip, r5, #16
   42d20:	orr	r1, ip, r1, lsl #16
   42d24:	cmp	r0, r1
   42d28:	bls	42d3c <__printf_chk@plt+0x3e59c>
   42d2c:	adds	r1, r1, r8
   42d30:	sub	r2, r4, #1
   42d34:	bcc	42ed0 <__printf_chk@plt+0x3e730>
   42d38:	mov	r4, r2
   42d3c:	rsb	ip, r0, r1
   42d40:	mov	r1, r9
   42d44:	str	ip, [sp]
   42d48:	uxth	r5, r5
   42d4c:	mov	r0, ip
   42d50:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42d54:	ldr	ip, [sp]
   42d58:	mov	r1, r9
   42d5c:	mov	fp, r0
   42d60:	mov	r0, ip
   42d64:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42d68:	mul	sl, sl, fp
   42d6c:	orr	r1, r5, r1, lsl #16
   42d70:	cmp	sl, r1
   42d74:	bls	42d88 <__printf_chk@plt+0x3e5e8>
   42d78:	adds	r1, r1, r8
   42d7c:	sub	r2, fp, #1
   42d80:	bcc	42ebc <__printf_chk@plt+0x3e71c>
   42d84:	mov	fp, r2
   42d88:	ldr	r3, [sp, #4]
   42d8c:	orr	r0, fp, r4, lsl #16
   42d90:	rsb	sl, sl, r1
   42d94:	umull	r4, r5, r0, r3
   42d98:	cmp	sl, r5
   42d9c:	bcc	42dbc <__printf_chk@plt+0x3e61c>
   42da0:	movne	r3, #0
   42da4:	moveq	r3, #1
   42da8:	cmp	r4, r6, lsl r7
   42dac:	movls	r6, #0
   42db0:	andhi	r6, r3, #1
   42db4:	cmp	r6, #0
   42db8:	beq	42bb0 <__printf_chk@plt+0x3e410>
   42dbc:	mov	r6, #0
   42dc0:	sub	r0, r0, #1
   42dc4:	mov	r1, r6
   42dc8:	add	sp, sp, #12
   42dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42dd0:	lsl	r4, r4, r3
   42dd4:	rsb	r9, r3, #32
   42dd8:	lsr	r2, r5, r9
   42ddc:	lsr	r9, r6, r9
   42de0:	lsr	r8, r4, #16
   42de4:	orr	r9, r9, r5, lsl r3
   42de8:	mov	r0, r2
   42dec:	lsl	r7, r6, r3
   42df0:	mov	r1, r8
   42df4:	str	r2, [sp]
   42df8:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42dfc:	ldr	r2, [sp]
   42e00:	mov	r1, r8
   42e04:	uxth	sl, r4
   42e08:	mov	fp, r0
   42e0c:	mov	r0, r2
   42e10:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42e14:	mul	r0, sl, fp
   42e18:	lsr	r3, r9, #16
   42e1c:	orr	r1, r3, r1, lsl #16
   42e20:	cmp	r0, r1
   42e24:	bls	42e44 <__printf_chk@plt+0x3e6a4>
   42e28:	adds	r1, r1, r4
   42e2c:	sub	r3, fp, #1
   42e30:	bcs	42ee4 <__printf_chk@plt+0x3e744>
   42e34:	cmp	r0, r1
   42e38:	subhi	fp, fp, #2
   42e3c:	addhi	r1, r1, r4
   42e40:	bls	42ee4 <__printf_chk@plt+0x3e744>
   42e44:	rsb	r5, r0, r1
   42e48:	mov	r1, r8
   42e4c:	uxth	r9, r9
   42e50:	mov	r0, r5
   42e54:	bl	41ad0 <__printf_chk@plt+0x3d330>
   42e58:	mov	r1, r8
   42e5c:	mov	r6, r0
   42e60:	mov	r0, r5
   42e64:	bl	41cbc <__printf_chk@plt+0x3d51c>
   42e68:	mul	r5, sl, r6
   42e6c:	orr	r1, r9, r1, lsl #16
   42e70:	cmp	r5, r1
   42e74:	bls	42e98 <__printf_chk@plt+0x3e6f8>
   42e78:	adds	r1, r1, r4
   42e7c:	sub	r3, r6, #1
   42e80:	bcs	42e94 <__printf_chk@plt+0x3e6f4>
   42e84:	cmp	r5, r1
   42e88:	subhi	r6, r6, #2
   42e8c:	addhi	r1, r1, r4
   42e90:	bhi	42e98 <__printf_chk@plt+0x3e6f8>
   42e94:	mov	r6, r3
   42e98:	rsb	r5, r5, r1
   42e9c:	orr	r6, r6, fp, lsl #16
   42ea0:	b	42c2c <__printf_chk@plt+0x3e48c>
   42ea4:	mov	r6, r3
   42ea8:	b	42ba8 <__printf_chk@plt+0x3e408>
   42eac:	mov	r9, r2
   42eb0:	b	42c78 <__printf_chk@plt+0x3e4d8>
   42eb4:	mov	r5, r3
   42eb8:	b	42cc4 <__printf_chk@plt+0x3e524>
   42ebc:	cmp	sl, r1
   42ec0:	subhi	fp, fp, #2
   42ec4:	addhi	r1, r1, r8
   42ec8:	bhi	42d88 <__printf_chk@plt+0x3e5e8>
   42ecc:	b	42d84 <__printf_chk@plt+0x3e5e4>
   42ed0:	cmp	r0, r1
   42ed4:	subhi	r4, r4, #2
   42ed8:	addhi	r1, r1, r8
   42edc:	bhi	42d3c <__printf_chk@plt+0x3e59c>
   42ee0:	b	42d38 <__printf_chk@plt+0x3e598>
   42ee4:	mov	fp, r3
   42ee8:	b	42e44 <__printf_chk@plt+0x3e6a4>

00042eec <__libc_csu_init@@Base>:
   42eec:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   42ef0:	mov	r7, r0
   42ef4:	ldr	r6, [pc, #76]	; 42f48 <__libc_csu_init@@Base+0x5c>
   42ef8:	mov	r8, r1
   42efc:	ldr	r5, [pc, #72]	; 42f4c <__libc_csu_init@@Base+0x60>
   42f00:	mov	r9, r2
   42f04:	add	r6, pc, r6
   42f08:	bl	3a24 <_init@@Base>
   42f0c:	add	r5, pc, r5
   42f10:	rsb	r6, r5, r6
   42f14:	asrs	r6, r6, #2
   42f18:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   42f1c:	sub	r5, r5, #4
   42f20:	mov	r4, #0
   42f24:	add	r4, r4, #1
   42f28:	ldr	r3, [r5, #4]!
   42f2c:	mov	r0, r7
   42f30:	mov	r1, r8
   42f34:	mov	r2, r9
   42f38:	blx	r3
   42f3c:	cmp	r4, r6
   42f40:	bne	42f24 <__libc_csu_init@@Base+0x38>
   42f44:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   42f48:	andeq	r3, r3, r8, lsl #5
   42f4c:	andeq	r3, r3, ip, ror r2

00042f50 <__libc_csu_fini@@Base>:
   42f50:	bx	lr
   42f54:	ldr	r3, [pc, #28]	; 42f78 <__libc_csu_fini@@Base+0x28>
   42f58:	mov	r1, #0
   42f5c:	ldr	r2, [pc, #24]	; 42f7c <__libc_csu_fini@@Base+0x2c>
   42f60:	add	r3, pc, r3
   42f64:	ldr	r3, [r3, r2]
   42f68:	cmp	r3, #0
   42f6c:	ldrne	r2, [r3]
   42f70:	moveq	r2, r3
   42f74:	b	4254 <__cxa_atexit@plt>
   42f78:			; <UNDEFINED> instruction: 0x00033bb4
   42f7c:	muleq	r0, ip, r4

Disassembly of section .fini:

00042f80 <_fini@@Base>:
   42f80:	push	{r3, lr}
   42f84:	pop	{r3, pc}
