--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf RC5.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1349 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.847ns.
--------------------------------------------------------------------------------

Paths for end point Cntr_24 (SLICE_X2Y87.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_8 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.109 - 0.129)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_8 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y83.AQ       Tcko                  0.393   Cntr<11>
                                                       Cntr_8
    SLICE_X3Y83.D2       net (fanout=2)        0.716   Cntr<8>
    SLICE_X3Y83.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A1       net (fanout=2)        0.605   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.960ns logic, 1.832ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_16 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.109 - 0.130)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_16 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.AQ       Tcko                  0.393   Cntr<19>
                                                       Cntr_16
    SLICE_X3Y83.D1       net (fanout=2)        0.612   Cntr<16>
    SLICE_X3Y83.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A1       net (fanout=2)        0.605   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.960ns logic, 1.728ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_4 (FF)
  Destination:          Cntr_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.109 - 0.127)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_4 to Cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.AQ       Tcko                  0.393   Cntr<7>
                                                       Cntr_4
    SLICE_X3Y81.A2       net (fanout=2)        0.596   Cntr<4>
    SLICE_X3Y81.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>1
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X3Y85.A3       net (fanout=2)        0.568   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.960ns logic, 1.675ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_25 (SLICE_X2Y87.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_8 (FF)
  Destination:          Cntr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.109 - 0.129)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_8 to Cntr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y83.AQ       Tcko                  0.393   Cntr<11>
                                                       Cntr_8
    SLICE_X3Y83.D2       net (fanout=2)        0.716   Cntr<8>
    SLICE_X3Y83.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A1       net (fanout=2)        0.605   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_25
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.960ns logic, 1.832ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_16 (FF)
  Destination:          Cntr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.109 - 0.130)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_16 to Cntr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.AQ       Tcko                  0.393   Cntr<19>
                                                       Cntr_16
    SLICE_X3Y83.D1       net (fanout=2)        0.612   Cntr<16>
    SLICE_X3Y83.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A1       net (fanout=2)        0.605   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_25
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.960ns logic, 1.728ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_4 (FF)
  Destination:          Cntr_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.109 - 0.127)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_4 to Cntr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.AQ       Tcko                  0.393   Cntr<7>
                                                       Cntr_4
    SLICE_X3Y81.A2       net (fanout=2)        0.596   Cntr<4>
    SLICE_X3Y81.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>1
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X3Y85.A3       net (fanout=2)        0.568   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_25
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.960ns logic, 1.675ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_26 (SLICE_X2Y87.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_8 (FF)
  Destination:          Cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.109 - 0.129)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_8 to Cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y83.AQ       Tcko                  0.393   Cntr<11>
                                                       Cntr_8
    SLICE_X3Y83.D2       net (fanout=2)        0.716   Cntr<8>
    SLICE_X3Y83.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A1       net (fanout=2)        0.605   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.960ns logic, 1.832ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_16 (FF)
  Destination:          Cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.109 - 0.130)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_16 to Cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.AQ       Tcko                  0.393   Cntr<19>
                                                       Cntr_16
    SLICE_X3Y83.D1       net (fanout=2)        0.612   Cntr<16>
    SLICE_X3Y83.D        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A1       net (fanout=2)        0.605   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.960ns logic, 1.728ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_4 (FF)
  Destination:          Cntr_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.109 - 0.127)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_4 to Cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.AQ       Tcko                  0.393   Cntr<7>
                                                       Cntr_4
    SLICE_X3Y81.A2       net (fanout=2)        0.596   Cntr<4>
    SLICE_X3Y81.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>1
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X3Y85.A3       net (fanout=2)        0.568   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X3Y85.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>4
                                                       Cntr[26]_BTN[4]_OR_91_o1
    SLICE_X2Y87.SR       net (fanout=7)        0.511   Cntr[26]_BTN[4]_OR_91_o
    SLICE_X2Y87.CLK      Tsrck                 0.373   Cntr<26>
                                                       Cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.960ns logic, 1.675ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Val_3 (SLICE_X1Y84.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_2 (FF)
  Destination:          Val_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_2 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y84.BMUX     Tshcko                0.181   Val<3>
                                                       Val_2
    SLICE_X1Y84.C5       net (fanout=14)       0.120   Val<2>
    SLICE_X1Y84.CLK      Tah         (-Th)     0.051   Val<3>
                                                       Mcount_Val_xor<3>11
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.130ns logic, 0.120ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_3 (SLICE_X2Y81.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Cntr_3 (FF)
  Destination:          Cntr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Cntr_3 to Cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y81.DQ       Tcko                  0.164   Cntr<3>
                                                       Cntr_3
    SLICE_X2Y81.D3       net (fanout=2)        0.146   Cntr<3>
    SLICE_X2Y81.CLK      Tah         (-Th)     0.025   Cntr<3>
                                                       Cntr<3>_rt
                                                       Mcount_Cntr_cy<3>
                                                       Cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.139ns logic, 0.146ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_11 (SLICE_X2Y83.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Cntr_11 (FF)
  Destination:          Cntr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Cntr_11 to Cntr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y83.DQ       Tcko                  0.164   Cntr<11>
                                                       Cntr_11
    SLICE_X2Y83.D3       net (fanout=2)        0.146   Cntr<11>
    SLICE_X2Y83.CLK      Tah         (-Th)     0.025   Cntr<11>
                                                       Cntr<11>_rt
                                                       Mcount_Cntr_cy<11>
                                                       Cntr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.139ns logic, 0.146ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y20.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X2Y81.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.847|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1349 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   2.847ns{1}   (Maximum frequency: 351.247MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 11 18:22:36 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 655 MB



