ARM GAS  /tmp/ccwwgVVW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccwwgVVW.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32l4xx_hal_msp.c **** 
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccwwgVVW.s 			page 3


  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 71 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_UART_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_UART_MspInit:
  89              	.LVL0:
  90              	.LFB133:
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c **** /**
  81:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccwwgVVW.s 			page 4


  85:Core/Src/stm32l4xx_hal_msp.c **** */
  86:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32l4xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 136
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 A2B0     		sub	sp, sp, #136
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 144
 104 0004 0446     		mov	r4, r0
  88:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 88 3 is_stmt 1 view .LVU16
 106              		.loc 1 88 20 is_stmt 0 view .LVU17
 107 0006 0021     		movs	r1, #0
 108 0008 1D91     		str	r1, [sp, #116]
 109 000a 1E91     		str	r1, [sp, #120]
 110 000c 1F91     		str	r1, [sp, #124]
 111 000e 2091     		str	r1, [sp, #128]
 112 0010 2191     		str	r1, [sp, #132]
  89:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 113              		.loc 1 89 3 is_stmt 1 view .LVU18
 114              		.loc 1 89 28 is_stmt 0 view .LVU19
 115 0012 6022     		movs	r2, #96
 116 0014 05A8     		add	r0, sp, #20
 117              	.LVL1:
 118              		.loc 1 89 28 view .LVU20
 119 0016 FFF7FEFF 		bl	memset
 120              	.LVL2:
  90:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 121              		.loc 1 90 3 is_stmt 1 view .LVU21
 122              		.loc 1 90 11 is_stmt 0 view .LVU22
 123 001a 2368     		ldr	r3, [r4]
 124              		.loc 1 90 5 view .LVU23
 125 001c 304A     		ldr	r2, .L15
 126 001e 9342     		cmp	r3, r2
 127 0020 04D0     		beq	.L11
  91:Core/Src/stm32l4xx_hal_msp.c ****   {
  92:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  93:Core/Src/stm32l4xx_hal_msp.c **** 
  94:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  95:Core/Src/stm32l4xx_hal_msp.c **** 
  96:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  97:Core/Src/stm32l4xx_hal_msp.c ****   */
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 100:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 102:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 103:Core/Src/stm32l4xx_hal_msp.c ****     }
 104:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccwwgVVW.s 			page 5


 105:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c **** 
 108:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 109:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 110:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 111:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 112:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USART1_CTS
 113:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USART1_RTS
 114:Core/Src/stm32l4xx_hal_msp.c ****     */
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 120:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 124:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 125:Core/Src/stm32l4xx_hal_msp.c ****   }
 126:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 128              		.loc 1 126 8 is_stmt 1 view .LVU24
 129              		.loc 1 126 10 is_stmt 0 view .LVU25
 130 0022 304A     		ldr	r2, .L15+4
 131 0024 9342     		cmp	r3, r2
 132 0026 2ED0     		beq	.L12
 133              	.L5:
 127:Core/Src/stm32l4xx_hal_msp.c ****   {
 128:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 129:Core/Src/stm32l4xx_hal_msp.c **** 
 130:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 131:Core/Src/stm32l4xx_hal_msp.c **** 
 132:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 133:Core/Src/stm32l4xx_hal_msp.c ****   */
 134:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 135:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 136:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 137:Core/Src/stm32l4xx_hal_msp.c ****     {
 138:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 139:Core/Src/stm32l4xx_hal_msp.c ****     }
 140:Core/Src/stm32l4xx_hal_msp.c **** 
 141:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 142:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 145:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 146:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 147:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 148:Core/Src/stm32l4xx_hal_msp.c ****     */
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 153:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 154:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 155:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccwwgVVW.s 			page 6


 156:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 158:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 159:Core/Src/stm32l4xx_hal_msp.c ****   }
 160:Core/Src/stm32l4xx_hal_msp.c **** 
 161:Core/Src/stm32l4xx_hal_msp.c **** }
 134              		.loc 1 161 1 view .LVU26
 135 0028 22B0     		add	sp, sp, #136
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 8
 139              		@ sp needed
 140 002a 10BD     		pop	{r4, pc}
 141              	.LVL3:
 142              	.L11:
 143              	.LCFI5:
 144              		.cfi_restore_state
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 145              		.loc 1 98 5 is_stmt 1 view .LVU27
  98:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 146              		.loc 1 98 40 is_stmt 0 view .LVU28
 147 002c 0123     		movs	r3, #1
 148 002e 0593     		str	r3, [sp, #20]
  99:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 149              		.loc 1 99 5 is_stmt 1 view .LVU29
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 150              		.loc 1 100 5 view .LVU30
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 151              		.loc 1 100 9 is_stmt 0 view .LVU31
 152 0030 05A8     		add	r0, sp, #20
 153 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 154              	.LVL4:
 100:Core/Src/stm32l4xx_hal_msp.c ****     {
 155              		.loc 1 100 8 discriminator 1 view .LVU32
 156 0036 18BB     		cbnz	r0, .L13
 157              	.L7:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 158              		.loc 1 106 5 is_stmt 1 view .LVU33
 159              	.LBB4:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 160              		.loc 1 106 5 view .LVU34
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 161              		.loc 1 106 5 view .LVU35
 162 0038 2B4B     		ldr	r3, .L15+8
 163 003a 1A6E     		ldr	r2, [r3, #96]
 164 003c 42F48042 		orr	r2, r2, #16384
 165 0040 1A66     		str	r2, [r3, #96]
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 166              		.loc 1 106 5 view .LVU36
 167 0042 1A6E     		ldr	r2, [r3, #96]
 168 0044 02F48042 		and	r2, r2, #16384
 169 0048 0192     		str	r2, [sp, #4]
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 170              		.loc 1 106 5 view .LVU37
 171 004a 019A     		ldr	r2, [sp, #4]
 172              	.LBE4:
 106:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccwwgVVW.s 			page 7


 173              		.loc 1 106 5 view .LVU38
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 174              		.loc 1 108 5 view .LVU39
 175              	.LBB5:
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 176              		.loc 1 108 5 view .LVU40
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 177              		.loc 1 108 5 view .LVU41
 178 004c DA6C     		ldr	r2, [r3, #76]
 179 004e 42F00102 		orr	r2, r2, #1
 180 0052 DA64     		str	r2, [r3, #76]
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 181              		.loc 1 108 5 view .LVU42
 182 0054 DB6C     		ldr	r3, [r3, #76]
 183 0056 03F00103 		and	r3, r3, #1
 184 005a 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 185              		.loc 1 108 5 view .LVU43
 186 005c 029B     		ldr	r3, [sp, #8]
 187              	.LBE5:
 108:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 188              		.loc 1 108 5 view .LVU44
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 115 5 view .LVU45
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190              		.loc 1 115 25 is_stmt 0 view .LVU46
 191 005e 4FF4F053 		mov	r3, #7680
 192 0062 1D93     		str	r3, [sp, #116]
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 116 5 is_stmt 1 view .LVU47
 116:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 116 26 is_stmt 0 view .LVU48
 195 0064 0223     		movs	r3, #2
 196 0066 1E93     		str	r3, [sp, #120]
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 197              		.loc 1 117 5 is_stmt 1 view .LVU49
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 198              		.loc 1 117 26 is_stmt 0 view .LVU50
 199 0068 0023     		movs	r3, #0
 200 006a 1F93     		str	r3, [sp, #124]
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 201              		.loc 1 118 5 is_stmt 1 view .LVU51
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 202              		.loc 1 118 27 is_stmt 0 view .LVU52
 203 006c 0323     		movs	r3, #3
 204 006e 2093     		str	r3, [sp, #128]
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205              		.loc 1 119 5 is_stmt 1 view .LVU53
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 119 31 is_stmt 0 view .LVU54
 207 0070 0723     		movs	r3, #7
 208 0072 2193     		str	r3, [sp, #132]
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 209              		.loc 1 120 5 is_stmt 1 view .LVU55
 210 0074 1DA9     		add	r1, sp, #116
 211 0076 4FF09040 		mov	r0, #1207959552
 212 007a FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccwwgVVW.s 			page 8


 213              	.LVL5:
 214 007e D3E7     		b	.L5
 215              	.L13:
 102:Core/Src/stm32l4xx_hal_msp.c ****     }
 216              		.loc 1 102 7 view .LVU56
 217 0080 FFF7FEFF 		bl	Error_Handler
 218              	.LVL6:
 219 0084 D8E7     		b	.L7
 220              	.L12:
 134:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 221              		.loc 1 134 5 view .LVU57
 134:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 222              		.loc 1 134 40 is_stmt 0 view .LVU58
 223 0086 0223     		movs	r3, #2
 224 0088 0593     		str	r3, [sp, #20]
 135:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 225              		.loc 1 135 5 is_stmt 1 view .LVU59
 136:Core/Src/stm32l4xx_hal_msp.c ****     {
 226              		.loc 1 136 5 view .LVU60
 136:Core/Src/stm32l4xx_hal_msp.c ****     {
 227              		.loc 1 136 9 is_stmt 0 view .LVU61
 228 008a 05A8     		add	r0, sp, #20
 229 008c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 230              	.LVL7:
 136:Core/Src/stm32l4xx_hal_msp.c ****     {
 231              		.loc 1 136 8 discriminator 1 view .LVU62
 232 0090 10BB     		cbnz	r0, .L14
 233              	.L9:
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 234              		.loc 1 142 5 is_stmt 1 view .LVU63
 235              	.LBB6:
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 236              		.loc 1 142 5 view .LVU64
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 237              		.loc 1 142 5 view .LVU65
 238 0092 154B     		ldr	r3, .L15+8
 239 0094 9A6D     		ldr	r2, [r3, #88]
 240 0096 42F40032 		orr	r2, r2, #131072
 241 009a 9A65     		str	r2, [r3, #88]
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 242              		.loc 1 142 5 view .LVU66
 243 009c 9A6D     		ldr	r2, [r3, #88]
 244 009e 02F40032 		and	r2, r2, #131072
 245 00a2 0392     		str	r2, [sp, #12]
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 246              		.loc 1 142 5 view .LVU67
 247 00a4 039A     		ldr	r2, [sp, #12]
 248              	.LBE6:
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 249              		.loc 1 142 5 view .LVU68
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 250              		.loc 1 144 5 view .LVU69
 251              	.LBB7:
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 252              		.loc 1 144 5 view .LVU70
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 253              		.loc 1 144 5 view .LVU71
ARM GAS  /tmp/ccwwgVVW.s 			page 9


 254 00a6 DA6C     		ldr	r2, [r3, #76]
 255 00a8 42F00102 		orr	r2, r2, #1
 256 00ac DA64     		str	r2, [r3, #76]
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 257              		.loc 1 144 5 view .LVU72
 258 00ae DB6C     		ldr	r3, [r3, #76]
 259 00b0 03F00103 		and	r3, r3, #1
 260 00b4 0493     		str	r3, [sp, #16]
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 261              		.loc 1 144 5 view .LVU73
 262 00b6 049B     		ldr	r3, [sp, #16]
 263              	.LBE7:
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 264              		.loc 1 144 5 view .LVU74
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265              		.loc 1 149 5 view .LVU75
 149:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 266              		.loc 1 149 25 is_stmt 0 view .LVU76
 267 00b8 0C23     		movs	r3, #12
 268 00ba 1D93     		str	r3, [sp, #116]
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 150 5 is_stmt 1 view .LVU77
 150:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 270              		.loc 1 150 26 is_stmt 0 view .LVU78
 271 00bc 0223     		movs	r3, #2
 272 00be 1E93     		str	r3, [sp, #120]
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 273              		.loc 1 151 5 is_stmt 1 view .LVU79
 151:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 274              		.loc 1 151 26 is_stmt 0 view .LVU80
 275 00c0 0023     		movs	r3, #0
 276 00c2 1F93     		str	r3, [sp, #124]
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 277              		.loc 1 152 5 is_stmt 1 view .LVU81
 152:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 278              		.loc 1 152 27 is_stmt 0 view .LVU82
 279 00c4 0323     		movs	r3, #3
 280 00c6 2093     		str	r3, [sp, #128]
 153:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 281              		.loc 1 153 5 is_stmt 1 view .LVU83
 153:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 153 31 is_stmt 0 view .LVU84
 283 00c8 0723     		movs	r3, #7
 284 00ca 2193     		str	r3, [sp, #132]
 154:Core/Src/stm32l4xx_hal_msp.c **** 
 285              		.loc 1 154 5 is_stmt 1 view .LVU85
 286 00cc 1DA9     		add	r1, sp, #116
 287 00ce 4FF09040 		mov	r0, #1207959552
 288 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL8:
 290              		.loc 1 161 1 is_stmt 0 view .LVU86
 291 00d6 A7E7     		b	.L5
 292              	.L14:
 138:Core/Src/stm32l4xx_hal_msp.c ****     }
 293              		.loc 1 138 7 is_stmt 1 view .LVU87
 294 00d8 FFF7FEFF 		bl	Error_Handler
 295              	.LVL9:
ARM GAS  /tmp/ccwwgVVW.s 			page 10


 296 00dc D9E7     		b	.L9
 297              	.L16:
 298 00de 00BF     		.align	2
 299              	.L15:
 300 00e0 00380140 		.word	1073821696
 301 00e4 00440040 		.word	1073759232
 302 00e8 00100240 		.word	1073876992
 303              		.cfi_endproc
 304              	.LFE133:
 306              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 307              		.align	1
 308              		.global	HAL_UART_MspDeInit
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	HAL_UART_MspDeInit:
 314              	.LVL10:
 315              	.LFB134:
 162:Core/Src/stm32l4xx_hal_msp.c **** 
 163:Core/Src/stm32l4xx_hal_msp.c **** /**
 164:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 165:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 166:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 167:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 168:Core/Src/stm32l4xx_hal_msp.c **** */
 169:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 170:Core/Src/stm32l4xx_hal_msp.c **** {
 316              		.loc 1 170 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		.loc 1 170 1 is_stmt 0 view .LVU89
 321 0000 08B5     		push	{r3, lr}
 322              	.LCFI6:
 323              		.cfi_def_cfa_offset 8
 324              		.cfi_offset 3, -8
 325              		.cfi_offset 14, -4
 171:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 326              		.loc 1 171 3 is_stmt 1 view .LVU90
 327              		.loc 1 171 11 is_stmt 0 view .LVU91
 328 0002 0368     		ldr	r3, [r0]
 329              		.loc 1 171 5 view .LVU92
 330 0004 0F4A     		ldr	r2, .L23
 331 0006 9342     		cmp	r3, r2
 332 0008 03D0     		beq	.L21
 172:Core/Src/stm32l4xx_hal_msp.c ****   {
 173:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 174:Core/Src/stm32l4xx_hal_msp.c **** 
 175:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 176:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 177:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 178:Core/Src/stm32l4xx_hal_msp.c **** 
 179:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 180:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 181:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 182:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USART1_CTS
 183:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USART1_RTS
ARM GAS  /tmp/ccwwgVVW.s 			page 11


 184:Core/Src/stm32l4xx_hal_msp.c ****     */
 185:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 188:Core/Src/stm32l4xx_hal_msp.c **** 
 189:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 190:Core/Src/stm32l4xx_hal_msp.c ****   }
 191:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 333              		.loc 1 191 8 is_stmt 1 view .LVU93
 334              		.loc 1 191 10 is_stmt 0 view .LVU94
 335 000a 0F4A     		ldr	r2, .L23+4
 336 000c 9342     		cmp	r3, r2
 337 000e 0DD0     		beq	.L22
 338              	.LVL11:
 339              	.L17:
 192:Core/Src/stm32l4xx_hal_msp.c ****   {
 193:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 195:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 196:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 200:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 201:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 202:Core/Src/stm32l4xx_hal_msp.c ****     */
 203:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 204:Core/Src/stm32l4xx_hal_msp.c **** 
 205:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 206:Core/Src/stm32l4xx_hal_msp.c **** 
 207:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 208:Core/Src/stm32l4xx_hal_msp.c ****   }
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c **** }
 340              		.loc 1 210 1 view .LVU95
 341 0010 08BD     		pop	{r3, pc}
 342              	.LVL12:
 343              	.L21:
 177:Core/Src/stm32l4xx_hal_msp.c **** 
 344              		.loc 1 177 5 is_stmt 1 view .LVU96
 345 0012 02F55842 		add	r2, r2, #55296
 346 0016 136E     		ldr	r3, [r2, #96]
 347 0018 23F48043 		bic	r3, r3, #16384
 348 001c 1366     		str	r3, [r2, #96]
 185:Core/Src/stm32l4xx_hal_msp.c **** 
 349              		.loc 1 185 5 view .LVU97
 350 001e 4FF4F051 		mov	r1, #7680
 351 0022 4FF09040 		mov	r0, #1207959552
 352              	.LVL13:
 185:Core/Src/stm32l4xx_hal_msp.c **** 
 353              		.loc 1 185 5 is_stmt 0 view .LVU98
 354 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 355              	.LVL14:
 356 002a F1E7     		b	.L17
 357              	.LVL15:
 358              	.L22:
 197:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccwwgVVW.s 			page 12


 359              		.loc 1 197 5 is_stmt 1 view .LVU99
 360 002c 02F5E632 		add	r2, r2, #117760
 361 0030 936D     		ldr	r3, [r2, #88]
 362 0032 23F40033 		bic	r3, r3, #131072
 363 0036 9365     		str	r3, [r2, #88]
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 364              		.loc 1 203 5 view .LVU100
 365 0038 0C21     		movs	r1, #12
 366 003a 4FF09040 		mov	r0, #1207959552
 367              	.LVL16:
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 368              		.loc 1 203 5 is_stmt 0 view .LVU101
 369 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 370              	.LVL17:
 371              		.loc 1 210 1 view .LVU102
 372 0042 E5E7     		b	.L17
 373              	.L24:
 374              		.align	2
 375              	.L23:
 376 0044 00380140 		.word	1073821696
 377 0048 00440040 		.word	1073759232
 378              		.cfi_endproc
 379              	.LFE134:
 381              		.text
 382              	.Letext0:
 383              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 384              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 385              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l433xx.h"
 386              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 387              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 388              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 389              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 390              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 391              		.file 10 "Core/Inc/main.h"
 392              		.file 11 "<built-in>"
ARM GAS  /tmp/ccwwgVVW.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
     /tmp/ccwwgVVW.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccwwgVVW.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccwwgVVW.s:77     .text.HAL_MspInit:0000002c $d
     /tmp/ccwwgVVW.s:82     .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccwwgVVW.s:88     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccwwgVVW.s:300    .text.HAL_UART_MspInit:000000e0 $d
     /tmp/ccwwgVVW.s:307    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccwwgVVW.s:313    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccwwgVVW.s:376    .text.HAL_UART_MspDeInit:00000044 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
