def d5i24(parent):
	daughters = {
		'5i24_16_st12.bit': ['7i37', '7i37']
		}

def o5i24(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d5i25(parent):
	daughters = {
		'5i25_7i76x2d.bit': ['7i76', '7i76'],
		'5i25_7i77_7i85.bit': ['7i77', '7i85'],
		'5i25_7i85s_7i78.bit': ['7i85s', ''],
		'5i25_7i77_7i76.bit': ['7i77', '7i76'],
		'5i25_7i78x2.bit': ['7i78', '7i78'],
		'5i25_7i77_7i85s.bit': ['7i77', '7i85s'],
		'5i25_7i77_7i78.bit': ['7i77', '7i78'],
		'5i25_7i85_7i77.bit': ['7i85', '7i77'],
		'5i25_7i77x2.bit': ['7i77', '7i77'],
		'5i25_7i85sx2.bit': ['7i85s', '7i85s'],
		'5i25_7i85x2.bit': ['7i85', '7i85'],
		}
	return daughters

def o5i25(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i76e(parent):
	daughters = {
		'7i76e_7i76x1_7i77x1D.bit': [False, '7i77'],
		'7i76e_7i76x1_7i78x1D.bit': [False, '7i78'],
		'7i76e_7i76x1D.bit': [False, False],
		'7i76e_JUSTIO.bit': [False, False],
		}
	return daughters

def o7i76e(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i80db16(parent):
	daughters = {
	'7i80db_16_7i76x1_7i85sx2D.bit':['7i76', '7i85s'],
	'7i80db_16_7i76x3D.bit':['7i76', '7i76'],
	'7i80db_16_7i77x4.bit':['7i77', '7i77'],
	'7i80db_16_7i76x2_7i77x2D.bit':['7i76', '7i76'],
	'7i80db_16_7i76x4D.bit':['7i76', '7i76'],
	'7i80db_16_7i76x3.bit':['7i76', '7i76'],
	'7i80db_16_7i77x2_7i74x1D.bit':['7i77', '7i77'],
		}
	return daughters

def o7i80db_16(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i80db25(parent):
	daughters = {
	'7i80db_25_7i74x4.bit':[False, False],
	'7i80db_25_7i76x2_7i74x2.bit':['7i76', '7i76'],
	'7i80db_25_7i76x2_7i74x2D.bit':['7i76', '7i76'],
	'7i80db_25_7i76x2_7i77x2.bit':['7i76', '7i76'],
	'7i80db_25_7i76x2_7i77x2D.bit':['7i76', '7i76'],
	'7i80db_25_7i76x3.bit':['7i76', '7i76'],
	'7i80db_25_7i76x3_7i74.bit':['7i76', '7i76'],
	'7i80db_25_7i76x3_7i74D.bit':['7i76', '7i76'],
	'7i80db_25_7i76x3D.bit':['7i76', '7i76'],
	'7i80db_25_7i77x2_7i74x2.bit':['7i77', '7i77'],
	'7i80db_25_7i77x2_7i74x2.bit':['7i77', '7i77'],
	'7i80db_25_7i77x4.bit':['7i77', '7i77'],
	'7i80db_25_7i77x4D.bit':['7i77', '7i77'],
		}
	return daughters

def o7i80db25(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i80hd16(parent):
	daughters = {
	'7i80hd_16_st12.bit':['7i47', '7i47'],
	'7i80hd_16_sv12.bit':['7i33', '7i33'],
	'7i80hd_16_sv4_7i47s.bit':['7i33', '7i47s'],
	'7i80hd_16_svss6_6.bit':['7i33', False],
	'7i80hd_16_svst4_8.bit':['7i33', '7i47'],
	'7i80hd_16_svst8_4.bit':['7i33', '7i47'],
		}
	return daughters

def o7i80hd16(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i80hd25(parent):
	daughters = {
	'7i80hd_25_st12.bit':['7i47', '7i47'],
	'7i80hd_25_st18.bit':['7i47', '7i47'],
	'7i80hd_25_sv12.bit':['7i33', '7i33'],
	'7i80hd_25_sv4_7i47s.bit':['7i33', '7i47'],
	'7i80hd_25_svss6_6.bit':['7i33', False],
	'7i80hd_25_svss6_8.bit':['7i33', False],
	'7i80hd_25_svss8_44.bit':['7i33', False],
	'7i80hd_25_svss8_8.bit':['7i33', False],
	'7i80hd_25_svst4_8.bit':['7i33', '7i47'],
	'7i80hd_25_svst8_4.bit':['7i33', '7i47'],
		}
	return daughters

def o7i80hd25(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i92(parent):
	daughters = {
	'7i92_5ABOB_Enc.bit':[False, '5ABOB'],
	'7i92_5ABOBx2D.bit':['5ABOB', '5ABOB'],
	'7i92_7i76_7i74D.bit':['7i76', False],
	'7i92_7i76_7i78D.bit':['7i76', '7i78'],
	'7i92_7i76x1D.bit':['7i76', False],
	'7i92_7i76x2D.bit':['7i76', '7i76'],
	'7i92_7i77_7i74D.bit':['7i77', False],
	'7i92_7i77_7i76D.bit':['7i77', '7i76'],
	'7i92_7i77x2D.bit':['7i77', '7i77'],
		}
	return daughters

def o7i92(parent):
	# options stepgens, pwmgens, qcount
	options = {
	'7i92_5ABOBx2D.bit':[8, 2, 2],
	'7i92_7i76_7i74D.bit':[5, False, 1],
	'7i92_7i76_7i78D.bit':[9, 2, 2],
	'7i92_7i76x1D.bit':[5, False, 1],
	'7i92_7i76x2D.bit':[10, False, 2],
	'7i92_7i77_7i74D.bit':[False, False, False],
	'7i92_7i77_7i76D.bit':[5, False, False],
	}
	return options

def io7i92(parent):
	# pinmap firmware:[gpio, pin]
	pinmap = {
	'7i92_5ABOBx2D.bit':[['1','14'], False, 2],
	}
	return pinmap

'''
7i92t_g540d.bin
7i92t_mx3660d.bin
7i92t_mx4660d.bin
'''

def d7i92t(parent):
	daughters = {
	'7i92t_7i76_7i74d.bin':['7i76', False],
	'7i92t_7i76x2d.bin':['7i76', '7i76'],
	'7i92t_7i77_7i74d.bin':['7i77', False],
	'7i92t_7i77x2d.bin':['7i77', '7i77'],
		}
	return daughters

def o7i92t(parent):
	# options stepgens, pwmgens, qcount
	options = {
	'7i92t_7i76_7i74d.bin':[False, False, False],
	'7i92t_7i76x2d.bin':[False, False, False],
	'7i92t_7i77_7i74d.bin':[False, False, False],
	'7i92t_7i77x2d.bin':[False, False, False],
	}
	return options

def io7i92t(parent):
	# pinmap firmware:[gpio, pin]
	pinmap = {
	'7i92_5ABOBx2D.bit':[['1','14'], False, 2],
	}
	return pinmap


def d7i93(parent):
	pass
	daughters = {
	'7i93_sv8d.bit':['7i33', '7i33'],
	'7i93_svrm6.bit':['7i33', False],
	'7i93_svss4_5d.bit':['7i33', False],
	'7i93_svss4_8d.bit':['7i33', False],
	'7i93_svss6_6d.bit':['7i33', False],
	'7i93_svss6_8d.bit':['7i33', False],
	'7i93_svst4_12d.bit':['7i33', '7i47'],
	'7i93_svst4_4d.bit':['7i33', '7i47'],
		}
	return daughters

def o7i93(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i95(parent):
	pass
	daughters = {
	'':['', ''],
		}
	return daughters

def o7i95(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i96(parent):
	daughters = {
	'7i96_7i76d.bit':['7i76', False],
	'7i96_7i76d.pin':['7i76', False],
	'7i96_7i77d.bit':['7i77', False],
	'7i96_7i78d.bit':['7i78', False],
	'7i96_7i78d.pin':['7i78', False],
	'7i96_7i85d.bit':['7i85', False],
	'7i96_7i89d.bit':['7i89', False],
		}
	return daughters

def o7i96(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i96s(parent):
	daughters = {
	'7i96s_7i76d.bin':['7i76', False],
	'7i96s_7i77d.bin':['7i77', False],
	'7i96s_7i78d.bin':['7i78', False],
	'7i96s_7i85d.bin':['7i85', False],
	'7i96s_7i85sd.bin':['7i85s', False],
	'7i96s_7i89d.bin':['7i89', False],
		}
	return daughters

def o7i96s(parent):
	pass

def d7i97(parent):
	daughters = {
	'7i97_7i76d.bit':['7i76', False],
	'7i97_7i78D.bit':['7i78', False],
	'7i97_D.bit':[False, False],
		}
	return daughters

def o7i97(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options

def d7i98(parent):
	pass
	daughters = {
	'7i98_7i77_7i74d.bit':['7i77', False],
		}
	return daughters

def o7i98(parent):
	# options stepgens, pwmgens, qcount
	options = {
	}
	return options


