Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Sun Oct 30 20:14:59 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 5.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock  -name {sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 1.730769 -6.538462}  [get_pins {video_pll_m0/u_pll_e1.CLKOUT1}]  -add
create_generated_clock  -name {sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred}  -master_clock {sys_clk}  -source [get_ports {sys_clk}]  -edges {1 2 3}  -edge_shift {0.000000 -3.653846 -17.307692}  [get_pins {video_pll_m0/u_pll_e1.CLKOUT0}]  -add


IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | BUS_KEEPER     | SLEW     | DRIVE     | OFF_CHIP_TERMINATION     | PMOS_FINGER     | NMOS_FINGER     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | DIFF_DRV_STRENGTH     | DIFFOUT_EN0     | DIFFOUT_EN1     | CP_IN_MAG     | CP_HYS     | CP_DYN_TERM     | DIFF_DriveStr_0     | DIFF_DriveStr_1     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tmds_clk_n         | output        | A16     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_clk_p         | output        | B16     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[0]     | output        | A14     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[1]     | output        | A11     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_n[2]     | output        | A10     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[0]     | output        | B14     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[1]     | output        | B11     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| tmds_data_p[2]     | output        | B10     | 3.3       | LVTTL33        | NONE           | SLOW     | 12        |                          |                 |                 | OFF                |               |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| rst_n              | input         | U12     | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
| sys_clk            | input         | B5      | 3.3       | LVCMOS33       | NONE           |          |           |                          |                 |                 |                    | NOHYS         |                     |                   |                       |                |              |               |                       |                 |                 |               |            |                 |                     |                     |              |              |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name     | Fanout     
+--------------------------------------------------------------------------------------------+
+--------------------------------------------------------------------------------------------+


Reset Signal:
+------------------------------------------------------------------------------------------------------------------+
| Net_Name                                      | Rst_Source_Inst                                    | Fanout     
+------------------------------------------------------------------------------------------------------------------+
| N3                                            | N3                                                 | 113        
| osd_display_m0/N23                            | osd_display_m0/N23                                 | 14         
| osd_display_m0/N57                            | osd_display_m0/N57                                 | 3          
| osd_display_m0/N55                            | osd_display_m0/N55                                 | 24         
| _$$_GND_$$_                                   | _$$_GND_$$_                                        | 11         
| dvi_encoder_m0/serdes_4b_10to1_m0/N99 [4]     | dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]     | 3          
+------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------+
| Net_Name                                | CE_Source_Inst                          | Fanout     
+-------------------------------------------------------------------------------------------------+
| color_bar_m0/N22                        | color_bar_m0/N22                        | 12         
| color_bar_m0/N293                       | color_bar_m0/N293_1_9                   | 3          
| color_bar_m0/N232                       | color_bar_m0/N232_5                     | 12         
| osd_display_m0/region_active            | osd_display_m0/region_active            | 14         
| osd_display_m0/timing_gen_xy_m0/N25     | osd_display_m0/timing_gen_xy_m0/N25     | 12         
| _$$_VCC_$$_                             | _$$_VCC_$$_                             | 1          
| _$$_GND_$$_                             | _$$_GND_$$_                             | 1          
+-------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------------------------+
| Net_Name                                    | Driver                                    | Fanout     
+-------------------------------------------------------------------------------------------------------+
| video_clk                                   | video_clkbufg                             | 300        
| dvi_encoder_m0/encb/de_reg                  | dvi_encoder_m0/encb/de_reg                | 73         
| video_clk5x                                 | video_clk5xbufg                           | 57         
| dvi_encoder_m0/encr/q_m_reg [8]             | dvi_encoder_m0/encr/q_m_reg[8]            | 22         
| dvi_encoder_m0/encb/q_m_reg [8]             | dvi_encoder_m0/encb/q_m_reg[8]            | 22         
| dvi_encoder_m0/encg/q_m_reg [8]             | dvi_encoder_m0/encg/q_m_reg[8]            | 20         
| dvi_encoder_m0/encb/N228                    | dvi_encoder_m0/encb/N237_1                | 20         
| dvi_encoder_m0/encr/N228                    | dvi_encoder_m0/encr/N237_1                | 20         
| dvi_encoder_m0/encg/N228                    | dvi_encoder_m0/encg/N237_1                | 18         
| dvi_encoder_m0/encr/cnt [4]                 | dvi_encoder_m0/encr/cnt[4]                | 15         
| dvi_encoder_m0/encg/cnt [4]                 | dvi_encoder_m0/encg/cnt[4]                | 15         
| osd_display_m0/timing_gen_xy_m0/de_d0       | osd_display_m0/timing_gen_xy_m0/de_d0     | 14         
| dvi_encoder_m0/encb/cnt [4]                 | dvi_encoder_m0/encb/cnt[4]                | 14         
| color_bar_m0/N238                           | color_bar_m0/N238_17                      | 12         
| color_bar_m0/N226                           | color_bar_m0/N226_9                       | 12         
| osd_display_m0/timing_gen_xy_m0/vs_edge     | osd_display_m0/timing_gen_xy_m0/N1        | 12         
| color_bar_m0/h_cnt [8]                      | color_bar_m0/h_cnt[8]                     | 11         
| dvi_encoder_m0/encr/din_q [0]               | dvi_encoder_m0/encr/din_q[0]              | 11         
| dvi_encoder_m0/encb/din_q [0]               | dvi_encoder_m0/encb/din_q[0]              | 11         
| dvi_encoder_m0/encb/decision3               | dvi_encoder_m0/encb/N101                  | 10         
| dvi_encoder_m0/encr/N97                     | dvi_encoder_m0/encr/N97.lt_1              | 10         
| dvi_encoder_m0/encg/nb9 [0]                 | dvi_encoder_m0/encg/n0q_m[0]              | 10         
| dvi_encoder_m0/encb/N157 [0]                | dvi_encoder_m0/encb/c0_reg                | 10         
| dvi_encoder_m0/encg/N99                     | dvi_encoder_m0/encg/N99.lt_1              | 10         
| dvi_encoder_m0/encr/nb9 [0]                 | dvi_encoder_m0/encr/n0q_m[0]              | 10         
| dvi_encoder_m0/encg/N97                     | dvi_encoder_m0/encg/N97.lt_1              | 10         
| dvi_encoder_m0/encb/nb7 [0]                 | dvi_encoder_m0/encb/n0q_m[0]              | 10         
| dvi_encoder_m0/encr/N99                     | dvi_encoder_m0/encr/N99.lt_1              | 10         
| dvi_encoder_m0/encb/N99                     | dvi_encoder_m0/encb/N99.lt_1              | 9          
| dvi_encoder_m0/encr/decision1               | dvi_encoder_m0/encr/N21_5                 | 9          
| color_bar_m0/h_cnt [9]                      | color_bar_m0/h_cnt[9]                     | 9          
| dvi_encoder_m0/encg/din_q [0]               | dvi_encoder_m0/encg/din_q[0]              | 9          
| dvi_encoder_m0/encr/decision3               | dvi_encoder_m0/encr/N101                  | 9          
| color_bar_m0/h_cnt [10]                     | color_bar_m0/h_cnt[10]                    | 9          
| dvi_encoder_m0/encb/decision1               | dvi_encoder_m0/encb/N21_5                 | 9          
| dvi_encoder_m0/encb/N97                     | dvi_encoder_m0/encb/N97.lt_1              | 9          
| dvi_encoder_m0/encb/cnt [1]                 | dvi_encoder_m0/encb/cnt[1]                | 8          
| dvi_encoder_m0/encg/decision1               | dvi_encoder_m0/encg/N21_5                 | 8          
| video_r[1]                                  | color_bar_m0/rgb_r_reg[0]                 | 8          
| dvi_encoder_m0/encr/cnt [1]                 | dvi_encoder_m0/encr/cnt[1]                | 8          
| video_g[7]                                  | color_bar_m0/rgb_g_reg[0]                 | 8          
| video_b[7]                                  | color_bar_m0/rgb_b_reg[0]                 | 8          
| dvi_encoder_m0/encg/cnt [1]                 | dvi_encoder_m0/encg/cnt[1]                | 8          
| dvi_encoder_m0/encb/cnt [2]                 | dvi_encoder_m0/encb/cnt[2]                | 7          
| dvi_encoder_m0/encr/cnt [2]                 | dvi_encoder_m0/encr/cnt[2]                | 7          
| color_bar_m0/active_x [5]                   | color_bar_m0/active_x[5]                  | 7          
| color_bar_m0/active_x [6]                   | color_bar_m0/active_x[6]                  | 7          
| color_bar_m0/active_x [7]                   | color_bar_m0/active_x[7]                  | 7          
| color_bar_m0/active_x [8]                   | color_bar_m0/active_x[8]                  | 7          
| color_bar_m0/active_x [9]                   | color_bar_m0/active_x[9]                  | 7          
| dvi_encoder_m0/encr/din_q [1]               | dvi_encoder_m0/encr/din_q[1]              | 7          
| dvi_encoder_m0/encr/n1q_m [1]               | dvi_encoder_m0/encr/n1q_m[1]              | 7          
| color_bar_m0/h_cnt [0]                      | color_bar_m0/h_cnt[0]                     | 7          
| dvi_encoder_m0/encg/decision3               | dvi_encoder_m0/encg/N101                  | 7          
| color_bar_m0/h_cnt [2]                      | color_bar_m0/h_cnt[2]                     | 7          
| color_bar_m0/h_cnt [3]                      | color_bar_m0/h_cnt[3]                     | 7          
| color_bar_m0/h_cnt [4]                      | color_bar_m0/h_cnt[4]                     | 7          
| dvi_encoder_m0/encr/n0q_m [3]               | dvi_encoder_m0/encr/n0q_m[3]              | 7          
| dvi_encoder_m0/encg/n0q_m [1]               | dvi_encoder_m0/encg/n0q_m[1]              | 7          
| dvi_encoder_m0/encg/n0q_m [2]               | dvi_encoder_m0/encg/n0q_m[2]              | 7          
| dvi_encoder_m0/encg/n0q_m [3]               | dvi_encoder_m0/encg/n0q_m[3]              | 7          
| dvi_encoder_m0/encg/n1q_m [1]               | dvi_encoder_m0/encg/n1q_m[1]              | 7          
| dvi_encoder_m0/encg/n1q_m [2]               | dvi_encoder_m0/encg/n1q_m[2]              | 7          
| dvi_encoder_m0/encg/n1q_m [3]               | dvi_encoder_m0/encg/n1q_m[3]              | 7          
| dvi_encoder_m0/encr/n1q_m [2]               | dvi_encoder_m0/encr/n1q_m[2]              | 7          
| dvi_encoder_m0/encr/n1q_m [3]               | dvi_encoder_m0/encr/n1q_m[3]              | 7          
| dvi_encoder_m0/encb/n1q_m [3]               | dvi_encoder_m0/encb/n1q_m[3]              | 7          
| dvi_encoder_m0/encr/n0q_m [2]               | dvi_encoder_m0/encr/n0q_m[2]              | 7          
| dvi_encoder_m0/encr/n0q_m [1]               | dvi_encoder_m0/encr/n0q_m[1]              | 7          
| dvi_encoder_m0/encb/n1q_m [2]               | dvi_encoder_m0/encb/n1q_m[2]              | 7          
| dvi_encoder_m0/encb/din_q [1]               | dvi_encoder_m0/encb/din_q[1]              | 7          
| dvi_encoder_m0/encb/n0q_m [1]               | dvi_encoder_m0/encb/n0q_m[1]              | 7          
| dvi_encoder_m0/encb/n0q_m [2]               | dvi_encoder_m0/encb/n0q_m[2]              | 7          
| dvi_encoder_m0/encb/n0q_m [3]               | dvi_encoder_m0/encb/n0q_m[3]              | 7          
| dvi_encoder_m0/encb/n1q_m [1]               | dvi_encoder_m0/encb/n1q_m[1]              | 7          
| dvi_encoder_m0/encg/cnt [2]                 | dvi_encoder_m0/encg/cnt[2]                | 7          
| dvi_encoder_m0/encb/N351 [0]                | dvi_encoder_m0/encb/N351_sum0_3           | 6          
| dvi_encoder_m0/encb/N351 [1]                | dvi_encoder_m0/encb/N351_maj0_3           | 6          
| dvi_encoder_m0/encr/N351 [1]                | dvi_encoder_m0/encr/N351_maj0_3           | 6          
| color_bar_m0/v_cnt [0]                      | color_bar_m0/v_cnt[0]                     | 6          
| dvi_encoder_m0/encr/N354 [0]                | dvi_encoder_m0/encr/N354_sum0_3           | 6          
| dvi_encoder_m0/encr/N354 [1]                | dvi_encoder_m0/encr/N354_maj0_3           | 6          
| dvi_encoder_m0/encg/N351 [0]                | dvi_encoder_m0/encg/N351_sum0_3           | 6          
| color_bar_m0/_N809                          | color_bar_m0/N281_4                       | 6          
| dvi_encoder_m0/encg/N351 [1]                | dvi_encoder_m0/encg/N351_maj0_3           | 6          
| color_bar_m0/h_cnt [11]                     | color_bar_m0/h_cnt[11]                    | 6          
| dvi_encoder_m0/encb/N354 [0]                | dvi_encoder_m0/encb/N354_sum0_3           | 6          
| dvi_encoder_m0/encb/N354 [1]                | dvi_encoder_m0/encb/N354_maj0_3           | 6          
| dvi_encoder_m0/encb/_N33                    | dvi_encoder_m0/encb/N74_1_maj0_3          | 6          
| color_bar_m0/h_cnt [7]                      | color_bar_m0/h_cnt[7]                     | 6          
| color_bar_m0/h_cnt [6]                      | color_bar_m0/h_cnt[6]                     | 6          
| dvi_encoder_m0/encg/N354 [0]                | dvi_encoder_m0/encg/N354_sum0_3           | 6          
| dvi_encoder_m0/encr/cnt [3]                 | dvi_encoder_m0/encr/cnt[3]                | 6          
| dvi_encoder_m0/encg/N354 [1]                | dvi_encoder_m0/encg/N354_maj0_3           | 6          
| dvi_encoder_m0/encg/din_q [1]               | dvi_encoder_m0/encg/din_q[1]              | 6          
| color_bar_m0/h_cnt [5]                      | color_bar_m0/h_cnt[5]                     | 6          
| dvi_encoder_m0/encb/cnt [3]                 | dvi_encoder_m0/encb/cnt[3]                | 6          
| dvi_encoder_m0/encg/_N113                   | dvi_encoder_m0/encg/N74_1_maj0_3          | 6          
| dvi_encoder_m0/encr/_N201                   | dvi_encoder_m0/encr/N74_1_maj0_3          | 6          
| dvi_encoder_m0/encr/N351 [0]                | dvi_encoder_m0/encr/N351_sum0_3           | 6          
+-------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.187500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 339      | 26304         | 2                   
| LUT                   | 478      | 17536         | 3                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 1        | 48            | 3                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 11       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                  
+----------------------------------------------------------------------------------------------------------+
| Input      | D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/synthesize/top_syn.adf     
| Output     | D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/device_map/top_map.adf     
|            | D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/device_map/top_dmr.prt     
|            | D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/device_map/top.dmr         
+----------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 171,016,192 bytes
Total CPU  time to dev_map completion : 2.844 sec
Total real time to dev_map completion : 4.000 sec
