#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000001d9e5b1d560 .scope module, "MipsTestbench" "MipsTestbench" 2 1;
 .timescale 0 0;
v000001d9e5b7d150_0 .var "clk", 0 0;
v000001d9e5b7d290_0 .net "data_address", 31 0, L_000001d9e5b059e0;  1 drivers
v000001d9e5b7ed90_0 .net "memwrite", 0 0, L_000001d9e5b05ac0;  1 drivers
v000001d9e5b7f650_0 .var "reset", 0 0;
v000001d9e5b7ecf0_0 .net "writedata", 31 0, L_000001d9e5b05900;  1 drivers
E_000001d9e5b120b0 .event negedge, v000001d9e5b1b6e0_0;
S_000001d9e5b1af30 .scope module, "dut" "Mips" 2 9, 3 1 0, S_000001d9e5b1d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "aluresult";
    .port_info 4 /OUTPUT 1 "memwrite";
L_000001d9e5b05120 .functor AND 1, v000001d9e5b1c9a0_0, L_000001d9e5b7f0b0, C4<1>, C4<1>;
L_000001d9e5b05890 .functor BUFZ 32, v000001d9e5b7c250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d9e5b05900 .functor BUFZ 32, L_000001d9e5b05890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d9e5b059e0 .functor BUFZ 32, v000001d9e5b1c4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d9e5b05ac0 .functor BUFZ 1, v000001d9e5b1b780_0, C4<0>, C4<0>, C4<0>;
v000001d9e5b7c2f0_0 .net *"_ivl_3", 4 0, L_000001d9e5b7f290;  1 drivers
v000001d9e5b7d5b0_0 .net *"_ivl_5", 4 0, L_000001d9e5b7ee30;  1 drivers
v000001d9e5b7d6f0_0 .net "alu_control", 2 0, v000001d9e5b1cf40_0;  1 drivers
v000001d9e5b7db50_0 .net "alu_op", 1 0, v000001d9e5b1d260_0;  1 drivers
v000001d9e5b7cb10_0 .net "alu_result", 31 0, v000001d9e5b1c4a0_0;  1 drivers
v000001d9e5b7ced0_0 .net "alu_src", 0 0, v000001d9e5b1d300_0;  1 drivers
v000001d9e5b7ddd0_0 .net "aluresult", 31 0, L_000001d9e5b059e0;  alias, 1 drivers
v000001d9e5b7c890_0 .net "branch", 0 0, v000001d9e5b1c9a0_0;  1 drivers
v000001d9e5b7d790_0 .net "clk", 0 0, v000001d9e5b7d150_0;  1 drivers
v000001d9e5b7c570_0 .net "instruction", 31 0, L_000001d9e5b05c10;  1 drivers
v000001d9e5b7d830_0 .net "jump_enable", 0 0, v000001d9e5b1ba00_0;  1 drivers
v000001d9e5b7c430_0 .net "mem_to_reg", 0 0, v000001d9e5b1cae0_0;  1 drivers
v000001d9e5b7cbb0_0 .net "mem_write", 0 0, v000001d9e5b1b780_0;  1 drivers
v000001d9e5b7c930_0 .net "memwrite", 0 0, L_000001d9e5b05ac0;  alias, 1 drivers
v000001d9e5b7df10_0 .net "pc", 31 0, v000001d9e5b7c7f0_0;  1 drivers
v000001d9e5b7c070_0 .net "pc_src", 0 0, L_000001d9e5b05120;  1 drivers
v000001d9e5b7ce30_0 .net "read_data", 31 0, v000001d9e5b1d080_0;  1 drivers
v000001d9e5b7d8d0_0 .net "read_data_2", 31 0, v000001d9e5b7c250_0;  1 drivers
v000001d9e5b7d970_0 .net "reg_dst", 0 0, v000001d9e5b1c720_0;  1 drivers
v000001d9e5b7d1f0_0 .net "reg_write", 0 0, v000001d9e5b1c2c0_0;  1 drivers
v000001d9e5b7cf70_0 .net "reset", 0 0, v000001d9e5b7f650_0;  1 drivers
v000001d9e5b7da10_0 .net "sign_extended_immediate", 31 0, L_000001d9e5b7f5b0;  1 drivers
v000001d9e5b7dab0_0 .net "source_a", 31 0, v000001d9e5b7d330_0;  1 drivers
v000001d9e5b7cd90_0 .net "source_b", 31 0, L_000001d9e5b7fbf0;  1 drivers
v000001d9e5b7c110_0 .net "write_data", 31 0, L_000001d9e5b05890;  1 drivers
v000001d9e5b7c610_0 .net "write_data_3", 31 0, L_000001d9e5b7f970;  1 drivers
v000001d9e5b7c1b0_0 .net "write_register", 4 0, L_000001d9e5b7fe70;  1 drivers
v000001d9e5b7d0b0_0 .net "writedata", 31 0, L_000001d9e5b05900;  alias, 1 drivers
v000001d9e5b7c390_0 .net "zero_flag", 0 0, L_000001d9e5b7f0b0;  1 drivers
L_000001d9e5b7f290 .part L_000001d9e5b05c10, 11, 5;
L_000001d9e5b7ee30 .part L_000001d9e5b05c10, 16, 5;
L_000001d9e5b7fe70 .functor MUXZ 5, L_000001d9e5b7ee30, L_000001d9e5b7f290, v000001d9e5b1c720_0, C4<>;
L_000001d9e5b7fbf0 .functor MUXZ 32, v000001d9e5b7c250_0, L_000001d9e5b7f5b0, v000001d9e5b1d300_0, C4<>;
L_000001d9e5b7f970 .functor MUXZ 32, v000001d9e5b1c4a0_0, v000001d9e5b1d080_0, v000001d9e5b1cae0_0, C4<>;
L_000001d9e5b80190 .part L_000001d9e5b05c10, 0, 26;
L_000001d9e5b7f330 .part L_000001d9e5b05c10, 26, 6;
L_000001d9e5b7fa10 .part L_000001d9e5b05c10, 21, 5;
L_000001d9e5b7f010 .part L_000001d9e5b05c10, 16, 5;
L_000001d9e5b7fd30 .part L_000001d9e5b05c10, 0, 16;
L_000001d9e5b7e890 .part L_000001d9e5b05c10, 0, 6;
S_000001d9e5b226b0 .scope module, "alu_controller" "ALU_Controller" 3 94, 4 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_code";
    .port_info 1 /INPUT 2 "alu_op";
    .port_info 2 /OUTPUT 3 "control_signal";
v000001d9e5b1c400_0 .net "alu_op", 1 0, v000001d9e5b1d260_0;  alias, 1 drivers
v000001d9e5b1cf40_0 .var "control_signal", 2 0;
v000001d9e5b1c040_0 .net "funct_code", 5 0, L_000001d9e5b7e890;  1 drivers
E_000001d9e5b123b0 .event anyedge, v000001d9e5b1c400_0, v000001d9e5b1c040_0;
S_000001d9e5b22840 .scope module, "arithmetic_logic_unit" "ArithmeticLogicUnit" 3 101, 5 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 3 "control_signal";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "is_zero";
L_000001d9e5b90160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d9e5b1ce00_0 .net/2u *"_ivl_0", 31 0, L_000001d9e5b90160;  1 drivers
v000001d9e5b1cea0_0 .net *"_ivl_2", 0 0, L_000001d9e5b7ffb0;  1 drivers
L_000001d9e5b901a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d9e5b1c7c0_0 .net/2u *"_ivl_4", 0 0, L_000001d9e5b901a8;  1 drivers
L_000001d9e5b901f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d9e5b1c860_0 .net/2u *"_ivl_6", 0 0, L_000001d9e5b901f0;  1 drivers
v000001d9e5b1d1c0_0 .net "control_signal", 2 0, v000001d9e5b1cf40_0;  alias, 1 drivers
v000001d9e5b1cb80_0 .net "is_zero", 0 0, L_000001d9e5b7f0b0;  alias, 1 drivers
v000001d9e5b1ccc0_0 .net "operand_a", 31 0, v000001d9e5b7d330_0;  alias, 1 drivers
v000001d9e5b1cfe0_0 .net "operand_b", 31 0, L_000001d9e5b7fbf0;  alias, 1 drivers
v000001d9e5b1c4a0_0 .var "result", 31 0;
E_000001d9e5b11830 .event anyedge, v000001d9e5b1cf40_0, v000001d9e5b1ccc0_0, v000001d9e5b1cfe0_0;
L_000001d9e5b7ffb0 .cmp/eq 32, v000001d9e5b1c4a0_0, L_000001d9e5b90160;
L_000001d9e5b7f0b0 .functor MUXZ 1, L_000001d9e5b901f0, L_000001d9e5b901a8, L_000001d9e5b7ffb0, C4<>;
S_000001d9e5ae4f20 .scope module, "instruction_fetcher" "InstructionFetcher" 3 45, 6 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001d9e5b05c10 .functor BUFZ 32, L_000001d9e5b7fc90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d9e5b1c680_0 .net *"_ivl_0", 31 0, L_000001d9e5b7fc90;  1 drivers
v000001d9e5b1c0e0_0 .net *"_ivl_3", 29 0, L_000001d9e5b7ef70;  1 drivers
v000001d9e5b1cc20_0 .net "address", 31 0, v000001d9e5b7c7f0_0;  alias, 1 drivers
v000001d9e5b1b640_0 .net "instruction", 31 0, L_000001d9e5b05c10;  alias, 1 drivers
v000001d9e5b1c180 .array "instruction_memory", 31 0, 31 0;
L_000001d9e5b7fc90 .array/port v000001d9e5b1c180, L_000001d9e5b7ef70;
L_000001d9e5b7ef70 .part v000001d9e5b7c7f0_0, 2, 30;
S_000001d9e5ae50b0 .scope module, "memory_module" "MemoryModule" 3 84, 7 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "read_data";
v000001d9e5b1c900_0 .net "address", 31 0, v000001d9e5b1c4a0_0;  alias, 1 drivers
v000001d9e5b1b6e0_0 .net "clk", 0 0, v000001d9e5b7d150_0;  alias, 1 drivers
v000001d9e5b1ca40 .array "memory_array", 84 0, 31 0;
v000001d9e5b1d080_0 .var "read_data", 31 0;
v000001d9e5b1c540_0 .net "reset", 0 0, v000001d9e5b7f650_0;  alias, 1 drivers
v000001d9e5b1bd20_0 .net "write_data", 31 0, L_000001d9e5b05890;  alias, 1 drivers
v000001d9e5b1c220_0 .net "write_enable", 0 0, v000001d9e5b1b780_0;  alias, 1 drivers
E_000001d9e5b11af0 .event posedge, v000001d9e5b1b6e0_0;
v000001d9e5b1ca40_0 .array/port v000001d9e5b1ca40, 0;
v000001d9e5b1ca40_1 .array/port v000001d9e5b1ca40, 1;
v000001d9e5b1ca40_2 .array/port v000001d9e5b1ca40, 2;
E_000001d9e5b12f30/0 .event anyedge, v000001d9e5b1c4a0_0, v000001d9e5b1ca40_0, v000001d9e5b1ca40_1, v000001d9e5b1ca40_2;
v000001d9e5b1ca40_3 .array/port v000001d9e5b1ca40, 3;
v000001d9e5b1ca40_4 .array/port v000001d9e5b1ca40, 4;
v000001d9e5b1ca40_5 .array/port v000001d9e5b1ca40, 5;
v000001d9e5b1ca40_6 .array/port v000001d9e5b1ca40, 6;
E_000001d9e5b12f30/1 .event anyedge, v000001d9e5b1ca40_3, v000001d9e5b1ca40_4, v000001d9e5b1ca40_5, v000001d9e5b1ca40_6;
v000001d9e5b1ca40_7 .array/port v000001d9e5b1ca40, 7;
v000001d9e5b1ca40_8 .array/port v000001d9e5b1ca40, 8;
v000001d9e5b1ca40_9 .array/port v000001d9e5b1ca40, 9;
v000001d9e5b1ca40_10 .array/port v000001d9e5b1ca40, 10;
E_000001d9e5b12f30/2 .event anyedge, v000001d9e5b1ca40_7, v000001d9e5b1ca40_8, v000001d9e5b1ca40_9, v000001d9e5b1ca40_10;
v000001d9e5b1ca40_11 .array/port v000001d9e5b1ca40, 11;
v000001d9e5b1ca40_12 .array/port v000001d9e5b1ca40, 12;
v000001d9e5b1ca40_13 .array/port v000001d9e5b1ca40, 13;
v000001d9e5b1ca40_14 .array/port v000001d9e5b1ca40, 14;
E_000001d9e5b12f30/3 .event anyedge, v000001d9e5b1ca40_11, v000001d9e5b1ca40_12, v000001d9e5b1ca40_13, v000001d9e5b1ca40_14;
v000001d9e5b1ca40_15 .array/port v000001d9e5b1ca40, 15;
v000001d9e5b1ca40_16 .array/port v000001d9e5b1ca40, 16;
v000001d9e5b1ca40_17 .array/port v000001d9e5b1ca40, 17;
v000001d9e5b1ca40_18 .array/port v000001d9e5b1ca40, 18;
E_000001d9e5b12f30/4 .event anyedge, v000001d9e5b1ca40_15, v000001d9e5b1ca40_16, v000001d9e5b1ca40_17, v000001d9e5b1ca40_18;
v000001d9e5b1ca40_19 .array/port v000001d9e5b1ca40, 19;
v000001d9e5b1ca40_20 .array/port v000001d9e5b1ca40, 20;
v000001d9e5b1ca40_21 .array/port v000001d9e5b1ca40, 21;
v000001d9e5b1ca40_22 .array/port v000001d9e5b1ca40, 22;
E_000001d9e5b12f30/5 .event anyedge, v000001d9e5b1ca40_19, v000001d9e5b1ca40_20, v000001d9e5b1ca40_21, v000001d9e5b1ca40_22;
v000001d9e5b1ca40_23 .array/port v000001d9e5b1ca40, 23;
v000001d9e5b1ca40_24 .array/port v000001d9e5b1ca40, 24;
v000001d9e5b1ca40_25 .array/port v000001d9e5b1ca40, 25;
v000001d9e5b1ca40_26 .array/port v000001d9e5b1ca40, 26;
E_000001d9e5b12f30/6 .event anyedge, v000001d9e5b1ca40_23, v000001d9e5b1ca40_24, v000001d9e5b1ca40_25, v000001d9e5b1ca40_26;
v000001d9e5b1ca40_27 .array/port v000001d9e5b1ca40, 27;
v000001d9e5b1ca40_28 .array/port v000001d9e5b1ca40, 28;
v000001d9e5b1ca40_29 .array/port v000001d9e5b1ca40, 29;
v000001d9e5b1ca40_30 .array/port v000001d9e5b1ca40, 30;
E_000001d9e5b12f30/7 .event anyedge, v000001d9e5b1ca40_27, v000001d9e5b1ca40_28, v000001d9e5b1ca40_29, v000001d9e5b1ca40_30;
v000001d9e5b1ca40_31 .array/port v000001d9e5b1ca40, 31;
v000001d9e5b1ca40_32 .array/port v000001d9e5b1ca40, 32;
v000001d9e5b1ca40_33 .array/port v000001d9e5b1ca40, 33;
v000001d9e5b1ca40_34 .array/port v000001d9e5b1ca40, 34;
E_000001d9e5b12f30/8 .event anyedge, v000001d9e5b1ca40_31, v000001d9e5b1ca40_32, v000001d9e5b1ca40_33, v000001d9e5b1ca40_34;
v000001d9e5b1ca40_35 .array/port v000001d9e5b1ca40, 35;
v000001d9e5b1ca40_36 .array/port v000001d9e5b1ca40, 36;
v000001d9e5b1ca40_37 .array/port v000001d9e5b1ca40, 37;
v000001d9e5b1ca40_38 .array/port v000001d9e5b1ca40, 38;
E_000001d9e5b12f30/9 .event anyedge, v000001d9e5b1ca40_35, v000001d9e5b1ca40_36, v000001d9e5b1ca40_37, v000001d9e5b1ca40_38;
v000001d9e5b1ca40_39 .array/port v000001d9e5b1ca40, 39;
v000001d9e5b1ca40_40 .array/port v000001d9e5b1ca40, 40;
v000001d9e5b1ca40_41 .array/port v000001d9e5b1ca40, 41;
v000001d9e5b1ca40_42 .array/port v000001d9e5b1ca40, 42;
E_000001d9e5b12f30/10 .event anyedge, v000001d9e5b1ca40_39, v000001d9e5b1ca40_40, v000001d9e5b1ca40_41, v000001d9e5b1ca40_42;
v000001d9e5b1ca40_43 .array/port v000001d9e5b1ca40, 43;
v000001d9e5b1ca40_44 .array/port v000001d9e5b1ca40, 44;
v000001d9e5b1ca40_45 .array/port v000001d9e5b1ca40, 45;
v000001d9e5b1ca40_46 .array/port v000001d9e5b1ca40, 46;
E_000001d9e5b12f30/11 .event anyedge, v000001d9e5b1ca40_43, v000001d9e5b1ca40_44, v000001d9e5b1ca40_45, v000001d9e5b1ca40_46;
v000001d9e5b1ca40_47 .array/port v000001d9e5b1ca40, 47;
v000001d9e5b1ca40_48 .array/port v000001d9e5b1ca40, 48;
v000001d9e5b1ca40_49 .array/port v000001d9e5b1ca40, 49;
v000001d9e5b1ca40_50 .array/port v000001d9e5b1ca40, 50;
E_000001d9e5b12f30/12 .event anyedge, v000001d9e5b1ca40_47, v000001d9e5b1ca40_48, v000001d9e5b1ca40_49, v000001d9e5b1ca40_50;
v000001d9e5b1ca40_51 .array/port v000001d9e5b1ca40, 51;
v000001d9e5b1ca40_52 .array/port v000001d9e5b1ca40, 52;
v000001d9e5b1ca40_53 .array/port v000001d9e5b1ca40, 53;
v000001d9e5b1ca40_54 .array/port v000001d9e5b1ca40, 54;
E_000001d9e5b12f30/13 .event anyedge, v000001d9e5b1ca40_51, v000001d9e5b1ca40_52, v000001d9e5b1ca40_53, v000001d9e5b1ca40_54;
v000001d9e5b1ca40_55 .array/port v000001d9e5b1ca40, 55;
v000001d9e5b1ca40_56 .array/port v000001d9e5b1ca40, 56;
v000001d9e5b1ca40_57 .array/port v000001d9e5b1ca40, 57;
v000001d9e5b1ca40_58 .array/port v000001d9e5b1ca40, 58;
E_000001d9e5b12f30/14 .event anyedge, v000001d9e5b1ca40_55, v000001d9e5b1ca40_56, v000001d9e5b1ca40_57, v000001d9e5b1ca40_58;
v000001d9e5b1ca40_59 .array/port v000001d9e5b1ca40, 59;
v000001d9e5b1ca40_60 .array/port v000001d9e5b1ca40, 60;
v000001d9e5b1ca40_61 .array/port v000001d9e5b1ca40, 61;
v000001d9e5b1ca40_62 .array/port v000001d9e5b1ca40, 62;
E_000001d9e5b12f30/15 .event anyedge, v000001d9e5b1ca40_59, v000001d9e5b1ca40_60, v000001d9e5b1ca40_61, v000001d9e5b1ca40_62;
v000001d9e5b1ca40_63 .array/port v000001d9e5b1ca40, 63;
v000001d9e5b1ca40_64 .array/port v000001d9e5b1ca40, 64;
v000001d9e5b1ca40_65 .array/port v000001d9e5b1ca40, 65;
v000001d9e5b1ca40_66 .array/port v000001d9e5b1ca40, 66;
E_000001d9e5b12f30/16 .event anyedge, v000001d9e5b1ca40_63, v000001d9e5b1ca40_64, v000001d9e5b1ca40_65, v000001d9e5b1ca40_66;
v000001d9e5b1ca40_67 .array/port v000001d9e5b1ca40, 67;
v000001d9e5b1ca40_68 .array/port v000001d9e5b1ca40, 68;
v000001d9e5b1ca40_69 .array/port v000001d9e5b1ca40, 69;
v000001d9e5b1ca40_70 .array/port v000001d9e5b1ca40, 70;
E_000001d9e5b12f30/17 .event anyedge, v000001d9e5b1ca40_67, v000001d9e5b1ca40_68, v000001d9e5b1ca40_69, v000001d9e5b1ca40_70;
v000001d9e5b1ca40_71 .array/port v000001d9e5b1ca40, 71;
v000001d9e5b1ca40_72 .array/port v000001d9e5b1ca40, 72;
v000001d9e5b1ca40_73 .array/port v000001d9e5b1ca40, 73;
v000001d9e5b1ca40_74 .array/port v000001d9e5b1ca40, 74;
E_000001d9e5b12f30/18 .event anyedge, v000001d9e5b1ca40_71, v000001d9e5b1ca40_72, v000001d9e5b1ca40_73, v000001d9e5b1ca40_74;
v000001d9e5b1ca40_75 .array/port v000001d9e5b1ca40, 75;
v000001d9e5b1ca40_76 .array/port v000001d9e5b1ca40, 76;
v000001d9e5b1ca40_77 .array/port v000001d9e5b1ca40, 77;
v000001d9e5b1ca40_78 .array/port v000001d9e5b1ca40, 78;
E_000001d9e5b12f30/19 .event anyedge, v000001d9e5b1ca40_75, v000001d9e5b1ca40_76, v000001d9e5b1ca40_77, v000001d9e5b1ca40_78;
v000001d9e5b1ca40_79 .array/port v000001d9e5b1ca40, 79;
v000001d9e5b1ca40_80 .array/port v000001d9e5b1ca40, 80;
v000001d9e5b1ca40_81 .array/port v000001d9e5b1ca40, 81;
v000001d9e5b1ca40_82 .array/port v000001d9e5b1ca40, 82;
E_000001d9e5b12f30/20 .event anyedge, v000001d9e5b1ca40_79, v000001d9e5b1ca40_80, v000001d9e5b1ca40_81, v000001d9e5b1ca40_82;
v000001d9e5b1ca40_83 .array/port v000001d9e5b1ca40, 83;
v000001d9e5b1ca40_84 .array/port v000001d9e5b1ca40, 84;
E_000001d9e5b12f30/21 .event anyedge, v000001d9e5b1ca40_83, v000001d9e5b1ca40_84;
E_000001d9e5b12f30 .event/or E_000001d9e5b12f30/0, E_000001d9e5b12f30/1, E_000001d9e5b12f30/2, E_000001d9e5b12f30/3, E_000001d9e5b12f30/4, E_000001d9e5b12f30/5, E_000001d9e5b12f30/6, E_000001d9e5b12f30/7, E_000001d9e5b12f30/8, E_000001d9e5b12f30/9, E_000001d9e5b12f30/10, E_000001d9e5b12f30/11, E_000001d9e5b12f30/12, E_000001d9e5b12f30/13, E_000001d9e5b12f30/14, E_000001d9e5b12f30/15, E_000001d9e5b12f30/16, E_000001d9e5b12f30/17, E_000001d9e5b12f30/18, E_000001d9e5b12f30/19, E_000001d9e5b12f30/20, E_000001d9e5b12f30/21;
S_000001d9e5af0f00 .scope module, "processor_control" "ProcessorControl" 3 51, 8 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 2 "alu_operation";
    .port_info 3 /OUTPUT 1 "memory_write";
    .port_info 4 /OUTPUT 1 "register_write";
    .port_info 5 /OUTPUT 1 "register_destination";
    .port_info 6 /OUTPUT 1 "memory_to_register";
    .port_info 7 /OUTPUT 1 "alu_source";
    .port_info 8 /OUTPUT 1 "branch_control";
    .port_info 9 /OUTPUT 1 "jump_signal";
    .port_info 10 /INPUT 6 "opcode_input";
v000001d9e5b1d260_0 .var "alu_operation", 1 0;
v000001d9e5b1d300_0 .var "alu_source", 0 0;
v000001d9e5b1c9a0_0 .var "branch_control", 0 0;
v000001d9e5b1d3a0_0 .net "clk", 0 0, v000001d9e5b7d150_0;  alias, 1 drivers
v000001d9e5b1ba00_0 .var "jump_signal", 0 0;
v000001d9e5b1cae0_0 .var "memory_to_register", 0 0;
v000001d9e5b1b780_0 .var "memory_write", 0 0;
v000001d9e5b1b5a0_0 .net "opcode_input", 5 0, L_000001d9e5b7f330;  1 drivers
v000001d9e5b1c720_0 .var "register_destination", 0 0;
v000001d9e5b1c2c0_0 .var "register_write", 0 0;
v000001d9e5b1b820_0 .net "reset_n", 0 0, v000001d9e5b7f650_0;  alias, 1 drivers
E_000001d9e5b11930 .event anyedge, v000001d9e5b1b5a0_0;
S_000001d9e5af8960 .scope module, "program_counter" "ProgramCounter" 3 34, 9 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "branch_select";
    .port_info 3 /INPUT 1 "jump_enable";
    .port_info 4 /INPUT 32 "sign_extended_immediate";
    .port_info 5 /INPUT 26 "jump_address";
    .port_info 6 /OUTPUT 32 "pc";
L_000001d9e5b90088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d9e5b1b8c0_0 .net/2u *"_ivl_0", 31 0, L_000001d9e5b90088;  1 drivers
v000001d9e5b1b960_0 .net *"_ivl_13", 3 0, L_000001d9e5b7f6f0;  1 drivers
L_000001d9e5b90118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d9e5b1c5e0_0 .net/2u *"_ivl_14", 1 0, L_000001d9e5b90118;  1 drivers
v000001d9e5b1c360_0 .net *"_ivl_18", 31 0, L_000001d9e5b7f510;  1 drivers
v000001d9e5b1baa0_0 .net *"_ivl_4", 31 0, L_000001d9e5b7eed0;  1 drivers
v000001d9e5b1bb40_0 .net *"_ivl_6", 29 0, L_000001d9e5b7f150;  1 drivers
L_000001d9e5b900d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d9e5b1bbe0_0 .net *"_ivl_8", 1 0, L_000001d9e5b900d0;  1 drivers
v000001d9e5b1bc80_0 .net "branch_select", 0 0, L_000001d9e5b05120;  alias, 1 drivers
v000001d9e5b1bdc0_0 .net "branch_target", 31 0, L_000001d9e5b80690;  1 drivers
v000001d9e5b1be60_0 .net "clk", 0 0, v000001d9e5b7d150_0;  alias, 1 drivers
v000001d9e5b1bf00_0 .net "jump_address", 25 0, L_000001d9e5b80190;  1 drivers
v000001d9e5ad6b60_0 .net "jump_enable", 0 0, v000001d9e5b1ba00_0;  alias, 1 drivers
v000001d9e5ad6660_0 .net "jump_target", 31 0, L_000001d9e5b7fb50;  1 drivers
v000001d9e5b7dd30_0 .net "next_pc", 31 0, L_000001d9e5b80410;  1 drivers
v000001d9e5b7c7f0_0 .var "pc", 31 0;
v000001d9e5b7c9d0_0 .net "pc_plus_4", 31 0, L_000001d9e5b7f1f0;  1 drivers
v000001d9e5b7dbf0_0 .net "reset_n", 0 0, v000001d9e5b7f650_0;  alias, 1 drivers
v000001d9e5b7ca70_0 .net "sign_extended_immediate", 31 0, L_000001d9e5b7f5b0;  alias, 1 drivers
L_000001d9e5b7f1f0 .arith/sum 32, v000001d9e5b7c7f0_0, L_000001d9e5b90088;
L_000001d9e5b7f150 .part L_000001d9e5b7f5b0, 0, 30;
L_000001d9e5b7eed0 .concat [ 2 30 0 0], L_000001d9e5b900d0, L_000001d9e5b7f150;
L_000001d9e5b80690 .arith/sum 32, L_000001d9e5b7eed0, L_000001d9e5b7f1f0;
L_000001d9e5b7f6f0 .part L_000001d9e5b7f1f0, 28, 4;
L_000001d9e5b7fb50 .concat [ 2 26 4 0], L_000001d9e5b90118, L_000001d9e5b80190, L_000001d9e5b7f6f0;
L_000001d9e5b7f510 .functor MUXZ 32, L_000001d9e5b7f1f0, L_000001d9e5b80690, L_000001d9e5b05120, C4<>;
L_000001d9e5b80410 .functor MUXZ 32, L_000001d9e5b7f510, L_000001d9e5b7fb50, v000001d9e5b1ba00_0, C4<>;
S_000001d9e59b6d90 .scope module, "register_bank" "RegisterBank" 3 66, 10 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_address_1";
    .port_info 2 /INPUT 5 "read_address_2";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data_1";
    .port_info 7 /OUTPUT 32 "read_data_2";
v000001d9e5b7d010_0 .net "clk", 0 0, v000001d9e5b7d150_0;  alias, 1 drivers
v000001d9e5b7de70_0 .var/i "i", 31 0;
v000001d9e5b7d650_0 .net "read_address_1", 4 0, L_000001d9e5b7fa10;  1 drivers
v000001d9e5b7c6b0_0 .net "read_address_2", 4 0, L_000001d9e5b7f010;  1 drivers
v000001d9e5b7d330_0 .var "read_data_1", 31 0;
v000001d9e5b7c250_0 .var "read_data_2", 31 0;
v000001d9e5b7ccf0 .array "registers", 0 31, 31 0;
v000001d9e5b7c750_0 .net "write_address", 4 0, L_000001d9e5b7fe70;  alias, 1 drivers
v000001d9e5b7d470_0 .net "write_data", 31 0, L_000001d9e5b7f970;  alias, 1 drivers
v000001d9e5b7cc50_0 .net "write_enable", 0 0, v000001d9e5b1c2c0_0;  alias, 1 drivers
v000001d9e5b7ccf0_0 .array/port v000001d9e5b7ccf0, 0;
v000001d9e5b7ccf0_1 .array/port v000001d9e5b7ccf0, 1;
v000001d9e5b7ccf0_2 .array/port v000001d9e5b7ccf0, 2;
E_000001d9e5b12870/0 .event anyedge, v000001d9e5b7d650_0, v000001d9e5b7ccf0_0, v000001d9e5b7ccf0_1, v000001d9e5b7ccf0_2;
v000001d9e5b7ccf0_3 .array/port v000001d9e5b7ccf0, 3;
v000001d9e5b7ccf0_4 .array/port v000001d9e5b7ccf0, 4;
v000001d9e5b7ccf0_5 .array/port v000001d9e5b7ccf0, 5;
v000001d9e5b7ccf0_6 .array/port v000001d9e5b7ccf0, 6;
E_000001d9e5b12870/1 .event anyedge, v000001d9e5b7ccf0_3, v000001d9e5b7ccf0_4, v000001d9e5b7ccf0_5, v000001d9e5b7ccf0_6;
v000001d9e5b7ccf0_7 .array/port v000001d9e5b7ccf0, 7;
v000001d9e5b7ccf0_8 .array/port v000001d9e5b7ccf0, 8;
v000001d9e5b7ccf0_9 .array/port v000001d9e5b7ccf0, 9;
v000001d9e5b7ccf0_10 .array/port v000001d9e5b7ccf0, 10;
E_000001d9e5b12870/2 .event anyedge, v000001d9e5b7ccf0_7, v000001d9e5b7ccf0_8, v000001d9e5b7ccf0_9, v000001d9e5b7ccf0_10;
v000001d9e5b7ccf0_11 .array/port v000001d9e5b7ccf0, 11;
v000001d9e5b7ccf0_12 .array/port v000001d9e5b7ccf0, 12;
v000001d9e5b7ccf0_13 .array/port v000001d9e5b7ccf0, 13;
v000001d9e5b7ccf0_14 .array/port v000001d9e5b7ccf0, 14;
E_000001d9e5b12870/3 .event anyedge, v000001d9e5b7ccf0_11, v000001d9e5b7ccf0_12, v000001d9e5b7ccf0_13, v000001d9e5b7ccf0_14;
v000001d9e5b7ccf0_15 .array/port v000001d9e5b7ccf0, 15;
v000001d9e5b7ccf0_16 .array/port v000001d9e5b7ccf0, 16;
v000001d9e5b7ccf0_17 .array/port v000001d9e5b7ccf0, 17;
v000001d9e5b7ccf0_18 .array/port v000001d9e5b7ccf0, 18;
E_000001d9e5b12870/4 .event anyedge, v000001d9e5b7ccf0_15, v000001d9e5b7ccf0_16, v000001d9e5b7ccf0_17, v000001d9e5b7ccf0_18;
v000001d9e5b7ccf0_19 .array/port v000001d9e5b7ccf0, 19;
v000001d9e5b7ccf0_20 .array/port v000001d9e5b7ccf0, 20;
v000001d9e5b7ccf0_21 .array/port v000001d9e5b7ccf0, 21;
v000001d9e5b7ccf0_22 .array/port v000001d9e5b7ccf0, 22;
E_000001d9e5b12870/5 .event anyedge, v000001d9e5b7ccf0_19, v000001d9e5b7ccf0_20, v000001d9e5b7ccf0_21, v000001d9e5b7ccf0_22;
v000001d9e5b7ccf0_23 .array/port v000001d9e5b7ccf0, 23;
v000001d9e5b7ccf0_24 .array/port v000001d9e5b7ccf0, 24;
v000001d9e5b7ccf0_25 .array/port v000001d9e5b7ccf0, 25;
v000001d9e5b7ccf0_26 .array/port v000001d9e5b7ccf0, 26;
E_000001d9e5b12870/6 .event anyedge, v000001d9e5b7ccf0_23, v000001d9e5b7ccf0_24, v000001d9e5b7ccf0_25, v000001d9e5b7ccf0_26;
v000001d9e5b7ccf0_27 .array/port v000001d9e5b7ccf0, 27;
v000001d9e5b7ccf0_28 .array/port v000001d9e5b7ccf0, 28;
v000001d9e5b7ccf0_29 .array/port v000001d9e5b7ccf0, 29;
v000001d9e5b7ccf0_30 .array/port v000001d9e5b7ccf0, 30;
E_000001d9e5b12870/7 .event anyedge, v000001d9e5b7ccf0_27, v000001d9e5b7ccf0_28, v000001d9e5b7ccf0_29, v000001d9e5b7ccf0_30;
v000001d9e5b7ccf0_31 .array/port v000001d9e5b7ccf0, 31;
E_000001d9e5b12870/8 .event anyedge, v000001d9e5b7ccf0_31, v000001d9e5b7c6b0_0;
E_000001d9e5b12870 .event/or E_000001d9e5b12870/0, E_000001d9e5b12870/1, E_000001d9e5b12870/2, E_000001d9e5b12870/3, E_000001d9e5b12870/4, E_000001d9e5b12870/5, E_000001d9e5b12870/6, E_000001d9e5b12870/7, E_000001d9e5b12870/8;
S_000001d9e59b7030 .scope module, "sign_extension_unit" "SignExtensionUnit" 3 78, 11 1 0, S_000001d9e5b1af30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "input_value";
    .port_info 1 /OUTPUT 32 "extended_value";
v000001d9e5b7d3d0_0 .net *"_ivl_1", 0 0, L_000001d9e5b7fdd0;  1 drivers
v000001d9e5b7c4d0_0 .net *"_ivl_2", 15 0, L_000001d9e5b7ff10;  1 drivers
v000001d9e5b7dc90_0 .net "extended_value", 31 0, L_000001d9e5b7f5b0;  alias, 1 drivers
v000001d9e5b7d510_0 .net "input_value", 15 0, L_000001d9e5b7fd30;  1 drivers
L_000001d9e5b7fdd0 .part L_000001d9e5b7fd30, 15, 1;
LS_000001d9e5b7ff10_0_0 .concat [ 1 1 1 1], L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0;
LS_000001d9e5b7ff10_0_4 .concat [ 1 1 1 1], L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0;
LS_000001d9e5b7ff10_0_8 .concat [ 1 1 1 1], L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0;
LS_000001d9e5b7ff10_0_12 .concat [ 1 1 1 1], L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0, L_000001d9e5b7fdd0;
L_000001d9e5b7ff10 .concat [ 4 4 4 4], LS_000001d9e5b7ff10_0_0, LS_000001d9e5b7ff10_0_4, LS_000001d9e5b7ff10_0_8, LS_000001d9e5b7ff10_0_12;
L_000001d9e5b7f5b0 .concat [ 16 16 0 0], L_000001d9e5b7fd30, L_000001d9e5b7ff10;
    .scope S_000001d9e5af8960;
T_0 ;
    %wait E_000001d9e5b11af0;
    %load/vec4 v000001d9e5b7dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d9e5b7c7f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d9e5b7dd30_0;
    %assign/vec4 v000001d9e5b7c7f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d9e5ae4f20;
T_1 ;
    %vpi_call 6 10 "$readmemh", "./databank.dat", v000001d9e5b1c180, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010001 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001d9e5af0f00;
T_2 ;
    %wait E_000001d9e5b11930;
    %load/vec4 v000001d9e5b1b5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1cae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d9e5b1d260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1ba00_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1c2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1c720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1cae0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d9e5b1d260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1ba00_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1d300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1cae0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d9e5b1d260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1ba00_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1b780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1cae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d9e5b1d260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1ba00_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1b780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1cae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d9e5b1d260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1ba00_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1cae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d9e5b1d260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1ba00_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1c9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9e5b1cae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d9e5b1d260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9e5b1ba00_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d9e59b6d90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d9e5b7de70_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001d9e5b7de70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d9e5b7de70_0;
    %store/vec4a v000001d9e5b7ccf0, 4, 0;
    %load/vec4 v000001d9e5b7de70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d9e5b7de70_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001d9e59b6d90;
T_4 ;
    %wait E_000001d9e5b12870;
    %load/vec4 v000001d9e5b7d650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d9e5b7ccf0, 4;
    %store/vec4 v000001d9e5b7d330_0, 0, 32;
    %load/vec4 v000001d9e5b7c6b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d9e5b7ccf0, 4;
    %store/vec4 v000001d9e5b7c250_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d9e59b6d90;
T_5 ;
    %wait E_000001d9e5b11af0;
    %load/vec4 v000001d9e5b7cc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d9e5b7c750_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d9e5b7d470_0;
    %load/vec4 v000001d9e5b7c750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9e5b7ccf0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d9e5ae50b0;
T_6 ;
    %wait E_000001d9e5b12f30;
    %ix/getv 4, v000001d9e5b1c900_0;
    %load/vec4a v000001d9e5b1ca40, 4;
    %store/vec4 v000001d9e5b1d080_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d9e5ae50b0;
T_7 ;
    %wait E_000001d9e5b11af0;
    %load/vec4 v000001d9e5b1c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d9e5b1bd20_0;
    %ix/getv 3, v000001d9e5b1c900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d9e5b1ca40, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d9e5b226b0;
T_8 ;
    %wait E_000001d9e5b123b0;
    %load/vec4 v000001d9e5b1c400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001d9e5b1c040_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d9e5b1cf40_0, 0, 3;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d9e5b22840;
T_9 ;
    %wait E_000001d9e5b11830;
    %load/vec4 v000001d9e5b1d1c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d9e5b1c4a0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v000001d9e5b1ccc0_0;
    %load/vec4 v000001d9e5b1cfe0_0;
    %add;
    %store/vec4 v000001d9e5b1c4a0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v000001d9e5b1ccc0_0;
    %load/vec4 v000001d9e5b1cfe0_0;
    %sub;
    %store/vec4 v000001d9e5b1c4a0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001d9e5b1ccc0_0;
    %load/vec4 v000001d9e5b1cfe0_0;
    %and;
    %store/vec4 v000001d9e5b1c4a0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000001d9e5b1ccc0_0;
    %load/vec4 v000001d9e5b1cfe0_0;
    %or;
    %store/vec4 v000001d9e5b1c4a0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000001d9e5b1ccc0_0;
    %load/vec4 v000001d9e5b1cfe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.8, 8;
T_9.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.8, 8;
 ; End of false expr.
    %blend;
T_9.8;
    %store/vec4 v000001d9e5b1c4a0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d9e5b1d560;
T_10 ;
    %vpi_call 2 19 "$dumpfile", "mips_wave.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d9e5b1d560 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d9e5b7f650_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9e5b7f650_0, 0;
    %end;
    .thread T_10;
    .scope S_000001d9e5b1d560;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d9e5b7d150_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d9e5b7d150_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d9e5b1d560;
T_12 ;
    %wait E_000001d9e5b120b0;
    %load/vec4 v000001d9e5b7ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001d9e5b7d290_0;
    %cmpi/e 84, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_12.4, 6;
    %load/vec4 v000001d9e5b7ecf0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 2 38 "$display", "Simulacao bem sucedida" {0 0 0};
    %vpi_call 2 39 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001d9e5b7d290_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.5, 6;
    %vpi_call 2 41 "$display", "Falha da simulacao" {0 0 0};
    %vpi_call 2 42 "$display", "Falha em %0t | Address: %d | Write Data: %d", $time, v000001d9e5b7d290_0, v000001d9e5b7ecf0_0 {0 0 0};
    %vpi_call 2 43 "$stop" {0 0 0};
T_12.5 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d9e5b1d560;
T_13 ;
    %delay 500, 0;
    %vpi_call 2 51 "$display", "Simulacao timeout" {0 0 0};
    %vpi_call 2 52 "$stop" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "MipsTestbench.v";
    "Mips.v";
    "ALU_Controller.v";
    "ArithmeticLogicUnit.v";
    "InstructionFetcher.v";
    "MemoryModule.v";
    "ProcessorControl.v";
    "ProgramCounter.v";
    "RegisterBank.v";
    "SignExtensionUnit.v";
