/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  reg [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire [23:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [255:0] clkin_data;
  wire [255:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_3z[4] : _00_);
  assign celloutsig_1_10z = !(celloutsig_1_5z ? celloutsig_1_7z[1] : in_data[101]);
  assign celloutsig_1_11z = !(celloutsig_1_8z ? celloutsig_1_5z : celloutsig_1_10z);
  assign celloutsig_0_2z = !(celloutsig_0_1z[5] ? celloutsig_0_1z[10] : in_data[74]);
  assign celloutsig_0_93z = ~(celloutsig_0_51z[5] | celloutsig_0_35z[0]);
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_7z[7]) & celloutsig_1_8z);
  assign celloutsig_0_92z = ~(celloutsig_0_17z[5] ^ celloutsig_0_19z);
  assign celloutsig_0_17z = celloutsig_0_5z[14:3] + { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_8z };
  reg [5:0] _10_;
  always_ff @(posedge clkin_data[224], posedge clkin_data[128])
    if (clkin_data[128]) _10_ <= 6'h00;
    else _10_ <= in_data[105:100];
  assign { _01_[5:2], _00_, _01_[0] } = _10_;
  assign celloutsig_0_6z = { celloutsig_0_1z[12:2], celloutsig_0_0z } & { celloutsig_0_5z[19:10], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_5z = celloutsig_1_3z[5:2] == { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_7z = in_data[21:8] > { celloutsig_0_5z[22:10], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_7z } > celloutsig_1_3z[13:2];
  assign celloutsig_0_8z = { in_data[16:8], celloutsig_0_0z } || celloutsig_0_6z[11:2];
  assign celloutsig_1_8z = in_data[147:141] || { celloutsig_1_1z, _01_[5:2], _00_, _01_[0] };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_3z } || { celloutsig_0_1z[12:1], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z } || celloutsig_0_11z;
  assign celloutsig_0_26z = celloutsig_0_1z[11:9] || { in_data[30], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_1z = - in_data[51:39];
  assign celloutsig_0_11z = - celloutsig_0_1z[11:9];
  assign celloutsig_1_7z = ~ in_data[156:146];
  assign celloutsig_0_51z = celloutsig_0_1z[11:6] | { celloutsig_0_17z[6:5], celloutsig_0_41z };
  assign celloutsig_1_15z = & celloutsig_1_3z[5:3];
  assign celloutsig_1_1z = | { in_data[157:151], _01_[5:2], _00_, _01_[0] };
  assign celloutsig_0_19z = | { celloutsig_0_6z[2], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_8z & in_data[90];
  assign celloutsig_1_2z = in_data[100] & _01_[2];
  assign celloutsig_1_9z = | celloutsig_1_7z[9:3];
  assign celloutsig_0_0z = ^ in_data[9:4];
  assign celloutsig_0_15z = ^ { celloutsig_0_1z[6:4], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_41z = celloutsig_0_1z[12:9] >> celloutsig_0_6z[7:4];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } ^ { in_data[91:76], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_3z[2:1], celloutsig_1_15z } ^ { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_35z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_35z = { in_data[18:17], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_26z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_4z = { celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_3z = 19'h00000;
    else if (!clkin_data[64]) celloutsig_1_3z = in_data[161:143];
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_2z) | (celloutsig_0_1z[4] & celloutsig_0_0z));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
