Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,4929
design__instance__area,36801.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,18
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,22
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001222915598191321
power__switching__total,0.000849753268994391
power__leakage__total,6.762105897450965E-8
power__total,0.0020727363880723715
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.04331102266087382
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.04331102266087382
timing__hold__ws__corner:nom_tt_025C_1v80,0.3073826280511844
timing__setup__ws__corner:nom_tt_025C_1v80,11.133776882247188
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,403
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,22
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.0653158656758888
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.0653158656758888
timing__hold__ws__corner:nom_ss_100C_1v60,0.8137591941734605
timing__setup__ws__corner:nom_ss_100C_1v60,1.6046489036158744
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,22
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.032948256167094785
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.032948256167094785
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11105949807481771
timing__setup__ws__corner:nom_ff_n40C_1v95,13.863127038716476
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,556
design__max_fanout_violation__count,22
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.029160230611092304
clock__skew__worst_setup,-0.0753078731801085
timing__hold__ws,0.10907364209450685
timing__setup__ws,1.3796768562568675
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4929
design__instance__area__stdcell,36801.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.507156
design__instance__utilization__stdcell,0.507156
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,170816
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,189
antenna__violating__nets,23
antenna__violating__pins,30
route__antenna_violation__count,23
route__net,3907
route__net__special,2
route__drc_errors__iter:1,6806
route__wirelength__iter:1,223443
route__drc_errors__iter:2,3702
route__wirelength__iter:2,220579
route__drc_errors__iter:3,3274
route__wirelength__iter:3,219363
route__drc_errors__iter:4,1004
route__wirelength__iter:4,219468
route__drc_errors__iter:5,383
route__wirelength__iter:5,219541
route__drc_errors__iter:6,163
route__wirelength__iter:6,219458
route__drc_errors__iter:7,28
route__wirelength__iter:7,219458
route__drc_errors__iter:8,17
route__wirelength__iter:8,219415
route__drc_errors__iter:9,13
route__wirelength__iter:9,219436
route__drc_errors__iter:10,1
route__wirelength__iter:10,219433
route__drc_errors__iter:11,0
route__wirelength__iter:11,219438
route__drc_errors,0
route__wirelength,219438
route__vias,38989
route__vias__singlecut,38989
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,719.93
timing__unannotated_net__count__corner:nom_tt_025C_1v80,15
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,15
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,15
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,22
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.03836497894628508
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.03836497894628508
timing__hold__ws__corner:min_tt_025C_1v80,0.303043321236713
timing__setup__ws__corner:min_tt_025C_1v80,11.286492060406347
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,15
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,279
design__max_fanout_violation__count__corner:min_ss_100C_1v60,22
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.05699862965168195
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.05699862965168195
timing__hold__ws__corner:min_ss_100C_1v60,0.80594344590366
timing__setup__ws__corner:min_ss_100C_1v60,1.9031567971352692
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,15
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,22
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.029160230611092304
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.029160230611092304
timing__hold__ws__corner:min_ff_n40C_1v95,0.10907364209450685
timing__setup__ws__corner:min_ff_n40C_1v95,13.926792557819583
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,15
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,37
design__max_fanout_violation__count__corner:max_tt_025C_1v80,22
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.050048411276357944
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.050048411276357944
timing__hold__ws__corner:max_tt_025C_1v80,0.3106476830366466
timing__setup__ws__corner:max_tt_025C_1v80,11.005700662325768
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,15
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,556
design__max_fanout_violation__count__corner:max_ss_100C_1v60,22
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.0753078731801085
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.0753078731801085
timing__hold__ws__corner:max_ss_100C_1v60,0.822634539327931
timing__setup__ws__corner:max_ss_100C_1v60,1.3796768562568675
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,15
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,22
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.03814498824773384
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.03814498824773384
timing__hold__ws__corner:max_ff_n40C_1v95,0.1131241798921063
timing__setup__ws__corner:max_ff_n40C_1v95,13.811081558206942
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,15
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000055689
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000082271
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000846943
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000082271
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007040000000000000359053065057679532401380129158496856689453125
ir__drop__worst,0.000055699999999999998644140131176527575007639825344085693359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
