// Seed: 144313866
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wand id_5,
    output tri id_6,
    input wand id_7,
    output tri id_8,
    input supply0 id_9
);
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input supply1 id_5
);
  wire id_7;
  assign id_1 = 1;
  module_0(
      id_3, id_1, id_5, id_1, id_5, id_1, id_1, id_0, id_1, id_5
  );
endmodule
