
autoradio_L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcf8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  0800be88  0800be88  0000ce88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c24c  0800c24c  0000e088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c24c  0800c24c  0000d24c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c254  0800c254  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c254  0800c254  0000d254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c258  0800c258  0000d258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800c25c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002474  20000088  0800c2e4  0000e088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024fc  0800c2e4  0000e4fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f7ad  00000000  00000000  0000e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f23  00000000  00000000  0002d865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  00032788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001327  00000000  00000000  00034080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba79  00000000  00000000  000353a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000215f3  00000000  00000000  00060e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faf66  00000000  00000000  00082413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017d379  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ee0  00000000  00000000  0017d3bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0018429c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be70 	.word	0x0800be70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800be70 	.word	0x0800be70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <RC_filter_init>:

#include "RCFilter.h"


void RC_filter_init(h_RC_filter_t * h_RC_filter, uint16_t cutoff_frequency, uint16_t sampling_frequency)
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
 80005a8:	4613      	mov	r3, r2
 80005aa:	803b      	strh	r3, [r7, #0]
    uint32_t b_value = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]

    if (cutoff_frequency > 0) {
 80005b0:	887b      	ldrh	r3, [r7, #2]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d014      	beq.n	80005e0 <RC_filter_init+0x44>
        b_value = (uint32_t)(sampling_frequency) / (2 * 3.14f * cutoff_frequency);
 80005b6:	883b      	ldrh	r3, [r7, #0]
 80005b8:	ee07 3a90 	vmov	s15, r3
 80005bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80005c0:	887b      	ldrh	r3, [r7, #2]
 80005c2:	ee07 3a90 	vmov	s15, r3
 80005c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005ca:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000608 <RC_filter_init+0x6c>
 80005ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80005d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80005d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005da:	ee17 3a90 	vmov	r3, s15
 80005de:	60fb      	str	r3, [r7, #12]
    }

    h_RC_filter->coeff_A = 1;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2201      	movs	r2, #1
 80005e4:	601a      	str	r2, [r3, #0]
    h_RC_filter->coeff_B = b_value;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	68fa      	ldr	r2, [r7, #12]
 80005ea:	605a      	str	r2, [r3, #4]
    h_RC_filter->coeff_D = 1 + b_value;
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	1c5a      	adds	r2, r3, #1
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	609a      	str	r2, [r3, #8]

    h_RC_filter->out_prev = 0;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2200      	movs	r2, #0
 80005f8:	819a      	strh	r2, [r3, #12]
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40c8f5c3 	.word	0x40c8f5c3

0800060c <RC_filter_update>:

uint16_t RC_filter_update(h_RC_filter_t * h_RC_filter, uint16_t input)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	460b      	mov	r3, r1
 8000616:	807b      	strh	r3, [r7, #2]

    uint32_t acc = 0;
 8000618:	2300      	movs	r3, #0
 800061a:	60fb      	str	r3, [r7, #12]

    acc = (h_RC_filter->coeff_A * input) + (h_RC_filter->coeff_B * h_RC_filter->out_prev);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	887a      	ldrh	r2, [r7, #2]
 8000622:	fb03 f202 	mul.w	r2, r3, r2
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	6879      	ldr	r1, [r7, #4]
 800062c:	8989      	ldrh	r1, [r1, #12]
 800062e:	fb01 f303 	mul.w	r3, r1, r3
 8000632:	4413      	add	r3, r2
 8000634:	60fb      	str	r3, [r7, #12]

    uint16_t output = (uint16_t)(acc / h_RC_filter->coeff_D);
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	689b      	ldr	r3, [r3, #8]
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000640:	817b      	strh	r3, [r7, #10]

    h_RC_filter->out_prev = output;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	897a      	ldrh	r2, [r7, #10]
 8000646:	819a      	strh	r2, [r3, #12]

    return output;
 8000648:	897b      	ldrh	r3, [r7, #10]
}
 800064a:	4618      	mov	r0, r3
 800064c:	3714      	adds	r7, #20
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <Lire_CHIP_ID>:
#include "chip_id.h"
#include <stdio.h>
#include "i2c.h"

uint8_t Lire_CHIP_ID(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af04      	add	r7, sp, #16
    uint8_t valeur_CHIP_ID = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;

    ret = HAL_I2C_Mem_Read(&hi2c2,
 8000662:	f04f 33ff 	mov.w	r3, #4294967295
 8000666:	9302      	str	r3, [sp, #8]
 8000668:	2301      	movs	r3, #1
 800066a:	9301      	str	r3, [sp, #4]
 800066c:	1dbb      	adds	r3, r7, #6
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	2302      	movs	r3, #2
 8000672:	2200      	movs	r2, #0
 8000674:	2114      	movs	r1, #20
 8000676:	480b      	ldr	r0, [pc, #44]	@ (80006a4 <Lire_CHIP_ID+0x4c>)
 8000678:	f002 f824 	bl	80026c4 <HAL_I2C_Mem_Read>
 800067c:	4603      	mov	r3, r0
 800067e:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_16BIT,
                           &valeur_CHIP_ID,
                           1,
                           HAL_MAX_DELAY);

    if (ret == HAL_OK) {
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d105      	bne.n	8000692 <Lire_CHIP_ID+0x3a>
        printf("Valeur du registre CHIP ID : 0x%02X\r\n", valeur_CHIP_ID);
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	4619      	mov	r1, r3
 800068a:	4807      	ldr	r0, [pc, #28]	@ (80006a8 <Lire_CHIP_ID+0x50>)
 800068c:	f00a fb8a 	bl	800ada4 <iprintf>
 8000690:	e002      	b.n	8000698 <Lire_CHIP_ID+0x40>
    } else {
        printf("Erreur de lecture I2C\r\n");
 8000692:	4806      	ldr	r0, [pc, #24]	@ (80006ac <Lire_CHIP_ID+0x54>)
 8000694:	f00a fbee 	bl	800ae74 <puts>
    }

    return valeur_CHIP_ID;
 8000698:	79bb      	ldrb	r3, [r7, #6]
}
 800069a:	4618      	mov	r0, r3
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000348 	.word	0x20000348
 80006a8:	0800be88 	.word	0x0800be88
 80006ac:	0800beb0 	.word	0x0800beb0

080006b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <MX_DMA_Init+0x48>)
 80006b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006ba:	4a0f      	ldr	r2, [pc, #60]	@ (80006f8 <MX_DMA_Init+0x48>)
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	6493      	str	r3, [r2, #72]	@ 0x48
 80006c2:	4b0d      	ldr	r3, [pc, #52]	@ (80006f8 <MX_DMA_Init+0x48>)
 80006c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006c6:	f003 0301 	and.w	r3, r3, #1
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2105      	movs	r1, #5
 80006d2:	2010      	movs	r0, #16
 80006d4:	f001 faeb 	bl	8001cae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80006d8:	2010      	movs	r0, #16
 80006da:	f001 fb04 	bl	8001ce6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80006de:	2200      	movs	r2, #0
 80006e0:	2105      	movs	r1, #5
 80006e2:	2011      	movs	r0, #17
 80006e4:	f001 fae3 	bl	8001cae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80006e8:	2011      	movs	r0, #17
 80006ea:	f001 fafc 	bl	8001ce6 <HAL_NVIC_EnableIRQ>

}
 80006ee:	bf00      	nop
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40021000 	.word	0x40021000

080006fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	4a07      	ldr	r2, [pc, #28]	@ (8000728 <vApplicationGetIdleTaskMemory+0x2c>)
 800070c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	4a06      	ldr	r2, [pc, #24]	@ (800072c <vApplicationGetIdleTaskMemory+0x30>)
 8000712:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2280      	movs	r2, #128	@ 0x80
 8000718:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800071a:	bf00      	nop
 800071c:	3714      	adds	r7, #20
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	200000a8 	.word	0x200000a8
 800072c:	20000148 	.word	0x20000148

08000730 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000730:	b5b0      	push	{r4, r5, r7, lr}
 8000732:	b088      	sub	sp, #32
 8000734:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000736:	4b0a      	ldr	r3, [pc, #40]	@ (8000760 <MX_FREERTOS_Init+0x30>)
 8000738:	1d3c      	adds	r4, r7, #4
 800073a:	461d      	mov	r5, r3
 800073c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800073e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000740:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000744:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	2100      	movs	r1, #0
 800074c:	4618      	mov	r0, r3
 800074e:	f007 fea0 	bl	8008492 <osThreadCreate>
 8000752:	4603      	mov	r3, r0
 8000754:	4a03      	ldr	r2, [pc, #12]	@ (8000764 <MX_FREERTOS_Init+0x34>)
 8000756:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000758:	bf00      	nop
 800075a:	3720      	adds	r7, #32
 800075c:	46bd      	mov	sp, r7
 800075e:	bdb0      	pop	{r4, r5, r7, pc}
 8000760:	0800bed4 	.word	0x0800bed4
 8000764:	200000a4 	.word	0x200000a4

08000768 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000770:	2001      	movs	r0, #1
 8000772:	f007 feda 	bl	800852a <osDelay>
 8000776:	e7fb      	b.n	8000770 <StartDefaultTask+0x8>

08000778 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b08a      	sub	sp, #40	@ 0x28
 800077c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078e:	4b35      	ldr	r3, [pc, #212]	@ (8000864 <MX_GPIO_Init+0xec>)
 8000790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000792:	4a34      	ldr	r2, [pc, #208]	@ (8000864 <MX_GPIO_Init+0xec>)
 8000794:	f043 0304 	orr.w	r3, r3, #4
 8000798:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800079a:	4b32      	ldr	r3, [pc, #200]	@ (8000864 <MX_GPIO_Init+0xec>)
 800079c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079e:	f003 0304 	and.w	r3, r3, #4
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007aa:	4a2e      	ldr	r2, [pc, #184]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	4b29      	ldr	r3, [pc, #164]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007c2:	4a28      	ldr	r2, [pc, #160]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ca:	4b26      	ldr	r3, [pc, #152]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]
 80007d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d6:	4b23      	ldr	r3, [pc, #140]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007da:	4a22      	ldr	r2, [pc, #136]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007dc:	f043 0302 	orr.w	r3, r3, #2
 80007e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007e2:	4b20      	ldr	r3, [pc, #128]	@ (8000864 <MX_GPIO_Init+0xec>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e6:	f003 0302 	and.w	r3, r3, #2
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2121      	movs	r1, #33	@ 0x21
 80007f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f6:	f001 feb1 	bl	800255c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2180      	movs	r1, #128	@ 0x80
 80007fe:	481a      	ldr	r0, [pc, #104]	@ (8000868 <MX_GPIO_Init+0xf0>)
 8000800:	f001 feac 	bl	800255c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000804:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800080a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800080e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000814:	f107 0314 	add.w	r3, r7, #20
 8000818:	4619      	mov	r1, r3
 800081a:	4814      	ldr	r0, [pc, #80]	@ (800086c <MX_GPIO_Init+0xf4>)
 800081c:	f001 fcf4 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8000820:	2321      	movs	r3, #33	@ 0x21
 8000822:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	2301      	movs	r3, #1
 8000826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000830:	f107 0314 	add.w	r3, r7, #20
 8000834:	4619      	mov	r1, r3
 8000836:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800083a:	f001 fce5 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 800083e:	2380      	movs	r3, #128	@ 0x80
 8000840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000842:	2301      	movs	r3, #1
 8000844:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084a:	2300      	movs	r3, #0
 800084c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	4619      	mov	r1, r3
 8000854:	4804      	ldr	r0, [pc, #16]	@ (8000868 <MX_GPIO_Init+0xf0>)
 8000856:	f001 fcd7 	bl	8002208 <HAL_GPIO_Init>

}
 800085a:	bf00      	nop
 800085c:	3728      	adds	r7, #40	@ 0x28
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40021000 	.word	0x40021000
 8000868:	48000400 	.word	0x48000400
 800086c:	48000800 	.word	0x48000800

08000870 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000874:	4b1b      	ldr	r3, [pc, #108]	@ (80008e4 <MX_I2C2_Init+0x74>)
 8000876:	4a1c      	ldr	r2, [pc, #112]	@ (80008e8 <MX_I2C2_Init+0x78>)
 8000878:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 800087a:	4b1a      	ldr	r3, [pc, #104]	@ (80008e4 <MX_I2C2_Init+0x74>)
 800087c:	4a1b      	ldr	r2, [pc, #108]	@ (80008ec <MX_I2C2_Init+0x7c>)
 800087e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000880:	4b18      	ldr	r3, [pc, #96]	@ (80008e4 <MX_I2C2_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000886:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <MX_I2C2_Init+0x74>)
 8000888:	2201      	movs	r2, #1
 800088a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800088c:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <MX_I2C2_Init+0x74>)
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000892:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <MX_I2C2_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000898:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <MX_I2C2_Init+0x74>)
 800089a:	2200      	movs	r2, #0
 800089c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800089e:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <MX_I2C2_Init+0x74>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008a4:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <MX_I2C2_Init+0x74>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008aa:	480e      	ldr	r0, [pc, #56]	@ (80008e4 <MX_I2C2_Init+0x74>)
 80008ac:	f001 fe6e 	bl	800258c <HAL_I2C_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008b6:	f000 fc9b 	bl	80011f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008ba:	2100      	movs	r1, #0
 80008bc:	4809      	ldr	r0, [pc, #36]	@ (80008e4 <MX_I2C2_Init+0x74>)
 80008be:	f002 faa3 	bl	8002e08 <HAL_I2CEx_ConfigAnalogFilter>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008c8:	f000 fc92 	bl	80011f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008cc:	2100      	movs	r1, #0
 80008ce:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_I2C2_Init+0x74>)
 80008d0:	f002 fae5 	bl	8002e9e <HAL_I2CEx_ConfigDigitalFilter>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008da:	f000 fc89 	bl	80011f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000348 	.word	0x20000348
 80008e8:	40005800 	.word	0x40005800
 80008ec:	10d19ce4 	.word	0x10d19ce4

080008f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b0ac      	sub	sp, #176	@ 0xb0
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	2288      	movs	r2, #136	@ 0x88
 800090e:	2100      	movs	r1, #0
 8000910:	4618      	mov	r0, r3
 8000912:	f00a fbc5 	bl	800b0a0 <memset>
  if(i2cHandle->Instance==I2C2)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a25      	ldr	r2, [pc, #148]	@ (80009b0 <HAL_I2C_MspInit+0xc0>)
 800091c:	4293      	cmp	r3, r2
 800091e:	d143      	bne.n	80009a8 <HAL_I2C_MspInit+0xb8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000920:	2380      	movs	r3, #128	@ 0x80
 8000922:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000924:	2300      	movs	r3, #0
 8000926:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4618      	mov	r0, r3
 800092e:	f003 f967 	bl	8003c00 <HAL_RCCEx_PeriphCLKConfig>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000938:	f000 fc5a 	bl	80011f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800093c:	4b1d      	ldr	r3, [pc, #116]	@ (80009b4 <HAL_I2C_MspInit+0xc4>)
 800093e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000940:	4a1c      	ldr	r2, [pc, #112]	@ (80009b4 <HAL_I2C_MspInit+0xc4>)
 8000942:	f043 0302 	orr.w	r3, r3, #2
 8000946:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000948:	4b1a      	ldr	r3, [pc, #104]	@ (80009b4 <HAL_I2C_MspInit+0xc4>)
 800094a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000954:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000958:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800095c:	2312      	movs	r3, #18
 800095e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000968:	2303      	movs	r3, #3
 800096a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800096e:	2304      	movs	r3, #4
 8000970:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000974:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000978:	4619      	mov	r1, r3
 800097a:	480f      	ldr	r0, [pc, #60]	@ (80009b8 <HAL_I2C_MspInit+0xc8>)
 800097c:	f001 fc44 	bl	8002208 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <HAL_I2C_MspInit+0xc4>)
 8000982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000984:	4a0b      	ldr	r2, [pc, #44]	@ (80009b4 <HAL_I2C_MspInit+0xc4>)
 8000986:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800098a:	6593      	str	r3, [r2, #88]	@ 0x58
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <HAL_I2C_MspInit+0xc4>)
 800098e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000990:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8000998:	2200      	movs	r2, #0
 800099a:	2105      	movs	r1, #5
 800099c:	2021      	movs	r0, #33	@ 0x21
 800099e:	f001 f986 	bl	8001cae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80009a2:	2021      	movs	r0, #33	@ 0x21
 80009a4:	f001 f99f 	bl	8001ce6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80009a8:	bf00      	nop
 80009aa:	37b0      	adds	r7, #176	@ 0xb0
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40005800 	.word	0x40005800
 80009b4:	40021000 	.word	0x40021000
 80009b8:	48000400 	.word	0x48000400

080009bc <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80009c0:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MCP23S17_Init+0x6c>)
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	4a18      	ldr	r2, [pc, #96]	@ (8000a28 <MCP23S17_Init+0x6c>)
 80009c6:	8911      	ldrh	r1, [r2, #8]
 80009c8:	2201      	movs	r2, #1
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 fdc6 	bl	800255c <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 80009d0:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <MCP23S17_Init+0x6c>)
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	4a14      	ldr	r2, [pc, #80]	@ (8000a28 <MCP23S17_Init+0x6c>)
 80009d6:	8a11      	ldrh	r1, [r2, #16]
 80009d8:	2200      	movs	r2, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f001 fdbe 	bl	800255c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009e0:	2001      	movs	r0, #1
 80009e2:	f001 f865 	bl	8001ab0 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 80009e6:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <MCP23S17_Init+0x6c>)
 80009e8:	68db      	ldr	r3, [r3, #12]
 80009ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000a28 <MCP23S17_Init+0x6c>)
 80009ec:	8a11      	ldrh	r1, [r2, #16]
 80009ee:	2201      	movs	r2, #1
 80009f0:	4618      	mov	r0, r3
 80009f2:	f001 fdb3 	bl	800255c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009f6:	2001      	movs	r0, #1
 80009f8:	f001 f85a 	bl	8001ab0 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 80009fc:	2120      	movs	r1, #32
 80009fe:	200a      	movs	r0, #10
 8000a00:	f000 f814 	bl	8000a2c <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 8000a04:	2100      	movs	r1, #0
 8000a06:	2000      	movs	r0, #0
 8000a08:	f000 f810 	bl	8000a2c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2001      	movs	r0, #1
 8000a10:	f000 f80c 	bl	8000a2c <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 8000a14:	2100      	movs	r1, #0
 8000a16:	2012      	movs	r0, #18
 8000a18:	f000 f808 	bl	8000a2c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	2013      	movs	r0, #19
 8000a20:	f000 f804 	bl	8000a2c <MCP23S17_WriteRegister>
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000000 	.word	0x20000000

08000a2c <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	460a      	mov	r2, r1
 8000a36:	71fb      	strb	r3, [r7, #7]
 8000a38:	4613      	mov	r3, r2
 8000a3a:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 8000a3c:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <MCP23S17_WriteRegister+0x68>)
 8000a3e:	7c9b      	ldrb	r3, [r3, #18]
 8000a40:	b25b      	sxtb	r3, r3
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	b25b      	sxtb	r3, r3
 8000a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a4a:	b25b      	sxtb	r3, r3
 8000a4c:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000a4e:	733b      	strb	r3, [r7, #12]
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	737b      	strb	r3, [r7, #13]
 8000a54:	79bb      	ldrb	r3, [r7, #6]
 8000a56:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000a58:	4b0e      	ldr	r3, [pc, #56]	@ (8000a94 <MCP23S17_WriteRegister+0x68>)
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a94 <MCP23S17_WriteRegister+0x68>)
 8000a5e:	8911      	ldrh	r1, [r2, #8]
 8000a60:	2200      	movs	r2, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f001 fd7a 	bl	800255c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 8000a68:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <MCP23S17_WriteRegister+0x68>)
 8000a6a:	6818      	ldr	r0, [r3, #0]
 8000a6c:	f107 010c 	add.w	r1, r7, #12
 8000a70:	f04f 33ff 	mov.w	r3, #4294967295
 8000a74:	2203      	movs	r2, #3
 8000a76:	f005 fc0a 	bl	800628e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <MCP23S17_WriteRegister+0x68>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	4a05      	ldr	r2, [pc, #20]	@ (8000a94 <MCP23S17_WriteRegister+0x68>)
 8000a80:	8911      	ldrh	r1, [r2, #8]
 8000a82:	2201      	movs	r2, #1
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 fd69 	bl	800255c <HAL_GPIO_WritePin>
}
 8000a8a:	bf00      	nop
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000000 	.word	0x20000000

08000a98 <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 8000aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b10 <MCP23S17_ReadRegister+0x78>)
 8000aa4:	7c9b      	ldrb	r3, [r3, #18]
 8000aa6:	b25b      	sxtb	r3, r3
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	b25b      	sxtb	r3, r3
 8000aac:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8000ab0:	b25b      	sxtb	r3, r3
 8000ab2:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000ab4:	733b      	strb	r3, [r7, #12]
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	737b      	strb	r3, [r7, #13]
 8000aba:	2300      	movs	r3, #0
 8000abc:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 8000abe:	f107 0308 	add.w	r3, r7, #8
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	460a      	mov	r2, r1
 8000ac6:	801a      	strh	r2, [r3, #0]
 8000ac8:	460a      	mov	r2, r1
 8000aca:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000acc:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <MCP23S17_ReadRegister+0x78>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	4a0f      	ldr	r2, [pc, #60]	@ (8000b10 <MCP23S17_ReadRegister+0x78>)
 8000ad2:	8911      	ldrh	r1, [r2, #8]
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f001 fd40 	bl	800255c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 8000adc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <MCP23S17_ReadRegister+0x78>)
 8000ade:	6818      	ldr	r0, [r3, #0]
 8000ae0:	f107 0208 	add.w	r2, r7, #8
 8000ae4:	f107 010c 	add.w	r1, r7, #12
 8000ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8000aec:	9300      	str	r3, [sp, #0]
 8000aee:	2303      	movs	r3, #3
 8000af0:	f005 fd43 	bl	800657a <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <MCP23S17_ReadRegister+0x78>)
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	4a05      	ldr	r2, [pc, #20]	@ (8000b10 <MCP23S17_ReadRegister+0x78>)
 8000afa:	8911      	ldrh	r1, [r2, #8]
 8000afc:	2201      	movs	r2, #1
 8000afe:	4618      	mov	r0, r3
 8000b00:	f001 fd2c 	bl	800255c <HAL_GPIO_WritePin>

    return rxData[2];
 8000b04:	7abb      	ldrb	r3, [r7, #10]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000000 	.word	0x20000000

08000b14 <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 8000b18:	21ff      	movs	r1, #255	@ 0xff
 8000b1a:	2012      	movs	r0, #18
 8000b1c:	f7ff ff86 	bl	8000a2c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000b20:	21ff      	movs	r1, #255	@ 0xff
 8000b22:	2013      	movs	r0, #19
 8000b24:	f7ff ff82 	bl	8000a2c <MCP23S17_WriteRegister>
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <Select_LED>:
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
}

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	71fb      	strb	r3, [r7, #7]
 8000b36:	460b      	mov	r3, r1
 8000b38:	71bb      	strb	r3, [r7, #6]
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 8000b3e:	79bb      	ldrb	r3, [r7, #6]
 8000b40:	2b07      	cmp	r3, #7
 8000b42:	d836      	bhi.n	8000bb2 <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	2b41      	cmp	r3, #65	@ 0x41
 8000b48:	d002      	beq.n	8000b50 <Select_LED+0x24>
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b61      	cmp	r3, #97	@ 0x61
 8000b4e:	d101      	bne.n	8000b54 <Select_LED+0x28>
 8000b50:	2312      	movs	r3, #18
 8000b52:	e000      	b.n	8000b56 <Select_LED+0x2a>
 8000b54:	2313      	movs	r3, #19
 8000b56:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000b58:	7bbb      	ldrb	r3, [r7, #14]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f7ff ff9c 	bl	8000a98 <MCP23S17_ReadRegister>
 8000b60:	4603      	mov	r3, r0
 8000b62:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 8000b64:	797b      	ldrb	r3, [r7, #5]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d10d      	bne.n	8000b86 <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 8000b6a:	23ff      	movs	r3, #255	@ 0xff
 8000b6c:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 8000b6e:	79bb      	ldrb	r3, [r7, #6]
 8000b70:	2201      	movs	r2, #1
 8000b72:	fa02 f303 	lsl.w	r3, r2, r3
 8000b76:	b25b      	sxtb	r3, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	b25a      	sxtb	r2, r3
 8000b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b80:	4013      	ands	r3, r2
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 8000b86:	797b      	ldrb	r3, [r7, #5]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d10b      	bne.n	8000ba4 <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 8000b8c:	23ff      	movs	r3, #255	@ 0xff
 8000b8e:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 8000b90:	79bb      	ldrb	r3, [r7, #6]
 8000b92:	2201      	movs	r2, #1
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	b25a      	sxtb	r2, r3
 8000b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	b25b      	sxtb	r3, r3
 8000ba2:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 8000ba4:	7bfa      	ldrb	r2, [r7, #15]
 8000ba6:	7bbb      	ldrb	r3, [r7, #14]
 8000ba8:	4611      	mov	r1, r2
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff ff3e 	bl	8000a2c <MCP23S17_WriteRegister>
 8000bb0:	e000      	b.n	8000bb4 <Select_LED+0x88>
    if (led > 7) return;
 8000bb2:	bf00      	nop
}
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000bc4:	1d39      	adds	r1, r7, #4
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bca:	2201      	movs	r2, #1
 8000bcc:	4803      	ldr	r0, [pc, #12]	@ (8000bdc <__io_putchar+0x20>)
 8000bce:	f006 f8a5 	bl	8006d1c <HAL_UART_Transmit>
	return chr;
 8000bd2:	687b      	ldr	r3, [r7, #4]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20001614 	.word	0x20001614

08000be0 <fonction>:

static int fonction(h_shell_t *shell, int argc, char **argv)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b088      	sub	sp, #32
 8000be4:	af02      	add	r7, sp, #8
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
	int size;
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3308      	adds	r3, #8
 8000bf0:	4a22      	ldr	r2, [pc, #136]	@ (8000c7c <fonction+0x9c>)
 8000bf2:	2128      	movs	r1, #40	@ 0x28
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f00a f945 	bl	800ae84 <sniprintf>
 8000bfa:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	3308      	adds	r3, #8
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	b292      	uxth	r2, r2
 8000c04:	4611      	mov	r1, r2
 8000c06:	4618      	mov	r0, r3
 8000c08:	f009 fcd4 	bl	800a5b4 <shell_uart_write>
	size = snprintf(shell->print_buffer, BUFFER_SIZE, "argc=%d\r\n", argc);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f103 0008 	add.w	r0, r3, #8
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	4a1a      	ldr	r2, [pc, #104]	@ (8000c80 <fonction+0xa0>)
 8000c16:	2128      	movs	r1, #40	@ 0x28
 8000c18:	f00a f934 	bl	800ae84 <sniprintf>
 8000c1c:	6138      	str	r0, [r7, #16]
	shell_uart_write(shell->print_buffer, size);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3308      	adds	r3, #8
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	b292      	uxth	r2, r2
 8000c26:	4611      	mov	r1, r2
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f009 fcc3 	bl	800a5b4 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
 8000c32:	e019      	b.n	8000c68 <fonction+0x88>
	{
		size = snprintf(shell->print_buffer, BUFFER_SIZE, "argv[%d]=%s\r\n", i, argv[i]);
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f103 0008 	add.w	r0, r3, #8
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	4a0e      	ldr	r2, [pc, #56]	@ (8000c84 <fonction+0xa4>)
 8000c4a:	2128      	movs	r1, #40	@ 0x28
 8000c4c:	f00a f91a 	bl	800ae84 <sniprintf>
 8000c50:	6138      	str	r0, [r7, #16]
		shell_uart_write(shell->print_buffer, size);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	3308      	adds	r3, #8
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	b292      	uxth	r2, r2
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f009 fca9 	bl	800a5b4 <shell_uart_write>
	for (int i = 0; i < argc; i++)
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	3301      	adds	r3, #1
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	697a      	ldr	r2, [r7, #20]
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	dbe1      	blt.n	8000c34 <fonction+0x54>
	}
	return 0;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3718      	adds	r7, #24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	0800bef0 	.word	0x0800bef0
 8000c80:	0800bf10 	.word	0x0800bf10
 8000c84:	0800bf1c 	.word	0x0800bf1c

08000c88 <addition>:

static int addition(h_shell_t *shell, int argc, char **argv)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
	int sum = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 8000c98:	2301      	movs	r3, #1
 8000c9a:	61bb      	str	r3, [r7, #24]
 8000c9c:	e00e      	b.n	8000cbc <addition+0x34>
	{
		sum += atoi(argv[i]); // atoi conversion chaine de caractère en entier
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f009 fe7b 	bl	800a9a4 <atoi>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	61fb      	str	r3, [r7, #28]
	for (int i = 1; i < argc; i++)
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	61bb      	str	r3, [r7, #24]
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	dbec      	blt.n	8000c9e <addition+0x16>
	}
	int size = snprintf(shell->print_buffer, BUFFER_SIZE, "sum=%d\r\n", sum);
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	f103 0008 	add.w	r0, r3, #8
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	4a08      	ldr	r2, [pc, #32]	@ (8000cf0 <addition+0x68>)
 8000cce:	2128      	movs	r1, #40	@ 0x28
 8000cd0:	f00a f8d8 	bl	800ae84 <sniprintf>
 8000cd4:	6178      	str	r0, [r7, #20]
	shell_uart_write(shell->print_buffer, size);
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	3308      	adds	r3, #8
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	b292      	uxth	r2, r2
 8000cde:	4611      	mov	r1, r2
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f009 fc67 	bl	800a5b4 <shell_uart_write>
	return 0;
 8000ce6:	2300      	movs	r3, #0
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3720      	adds	r7, #32
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	0800bf2c 	.word	0x0800bf2c

08000cf4 <filtre_RC>:

static int filtre_RC(h_shell_t *shell, int argc, char **argv){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
    if (argc < 2) {
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	dc12      	bgt.n	8000d2c <filtre_RC+0x38>
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "Usage: c <freq_coupure>\r\n");
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	3308      	adds	r3, #8
 8000d0a:	4a1b      	ldr	r2, [pc, #108]	@ (8000d78 <filtre_RC+0x84>)
 8000d0c:	2128      	movs	r1, #40	@ 0x28
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f00a f8b8 	bl	800ae84 <sniprintf>
 8000d14:	6178      	str	r0, [r7, #20]
        shell_uart_write(shell->print_buffer, size);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	3308      	adds	r3, #8
 8000d1a:	697a      	ldr	r2, [r7, #20]
 8000d1c:	b292      	uxth	r2, r2
 8000d1e:	4611      	mov	r1, r2
 8000d20:	4618      	mov	r0, r3
 8000d22:	f009 fc47 	bl	800a5b4 <shell_uart_write>
        return -1;
 8000d26:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2a:	e020      	b.n	8000d6e <filtre_RC+0x7a>
    }

    int fc = atoi(argv[1]);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	3304      	adds	r3, #4
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4618      	mov	r0, r3
 8000d34:	f009 fe36 	bl	800a9a4 <atoi>
 8000d38:	61f8      	str	r0, [r7, #28]

    RC_filter_init(&my_audio_filter, (uint16_t)fc, 48000);
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000d42:	4619      	mov	r1, r3
 8000d44:	480d      	ldr	r0, [pc, #52]	@ (8000d7c <filtre_RC+0x88>)
 8000d46:	f7ff fc29 	bl	800059c <RC_filter_init>

    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "Filtre mis a jour: Fc = %d Hz\r\n", fc);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f103 0008 	add.w	r0, r3, #8
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	4a0b      	ldr	r2, [pc, #44]	@ (8000d80 <filtre_RC+0x8c>)
 8000d54:	2128      	movs	r1, #40	@ 0x28
 8000d56:	f00a f895 	bl	800ae84 <sniprintf>
 8000d5a:	61b8      	str	r0, [r7, #24]
    shell_uart_write(shell->print_buffer, size);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	3308      	adds	r3, #8
 8000d60:	69ba      	ldr	r2, [r7, #24]
 8000d62:	b292      	uxth	r2, r2
 8000d64:	4611      	mov	r1, r2
 8000d66:	4618      	mov	r0, r3
 8000d68:	f009 fc24 	bl	800a5b4 <shell_uart_write>
    return 0;
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3720      	adds	r7, #32
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	0800bf38 	.word	0x0800bf38
 8000d7c:	200013a0 	.word	0x200013a0
 8000d80:	0800bf54 	.word	0x0800bf54

08000d84 <task_shell>:
void task_shell(void *unused)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	static h_shell_t shell_instance; // Instance statique de la structure


	shell_init(&shell_instance);
 8000d8c:	4812      	ldr	r0, [pc, #72]	@ (8000dd8 <task_shell+0x54>)
 8000d8e:	f009 fc87 	bl	800a6a0 <shell_init>
	shell_add(&shell_instance, 'f', fonction, "Une fonction inutile");
 8000d92:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <task_shell+0x58>)
 8000d94:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <task_shell+0x5c>)
 8000d96:	2166      	movs	r1, #102	@ 0x66
 8000d98:	480f      	ldr	r0, [pc, #60]	@ (8000dd8 <task_shell+0x54>)
 8000d9a:	f009 fcd3 	bl	800a744 <shell_add>
	shell_add(&shell_instance, 'a', addition, "Ma super addition");
 8000d9e:	4b11      	ldr	r3, [pc, #68]	@ (8000de4 <task_shell+0x60>)
 8000da0:	4a11      	ldr	r2, [pc, #68]	@ (8000de8 <task_shell+0x64>)
 8000da2:	2161      	movs	r1, #97	@ 0x61
 8000da4:	480c      	ldr	r0, [pc, #48]	@ (8000dd8 <task_shell+0x54>)
 8000da6:	f009 fccd 	bl	800a744 <shell_add>
	shell_add(&shell_instance, 'l', led_control, "LED control: l <id> <0|1>");
 8000daa:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <task_shell+0x68>)
 8000dac:	4a10      	ldr	r2, [pc, #64]	@ (8000df0 <task_shell+0x6c>)
 8000dae:	216c      	movs	r1, #108	@ 0x6c
 8000db0:	4809      	ldr	r0, [pc, #36]	@ (8000dd8 <task_shell+0x54>)
 8000db2:	f009 fcc7 	bl	800a744 <shell_add>
	shell_add(&shell_instance, 'c', filtre_RC, "filtre_RC");
 8000db6:	4b0f      	ldr	r3, [pc, #60]	@ (8000df4 <task_shell+0x70>)
 8000db8:	4a0f      	ldr	r2, [pc, #60]	@ (8000df8 <task_shell+0x74>)
 8000dba:	2163      	movs	r1, #99	@ 0x63
 8000dbc:	4806      	ldr	r0, [pc, #24]	@ (8000dd8 <task_shell+0x54>)
 8000dbe:	f009 fcc1 	bl	800a744 <shell_add>

	shell_run(&shell_instance); // Contient une boucle infinie
 8000dc2:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <task_shell+0x54>)
 8000dc4:	f009 fd6c 	bl	800a8a0 <shell_run>

	// Ne sera jamais atteint, mais pour la forme
	vTaskDelete(NULL);
 8000dc8:	2000      	movs	r0, #0
 8000dca:	f008 f90b 	bl	8008fe4 <vTaskDelete>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	200013b0 	.word	0x200013b0
 8000ddc:	0800bf74 	.word	0x0800bf74
 8000de0:	08000be1 	.word	0x08000be1
 8000de4:	0800bf8c 	.word	0x0800bf8c
 8000de8:	08000c89 	.word	0x08000c89
 8000dec:	0800bfa0 	.word	0x0800bfa0
 8000df0:	08000e1d 	.word	0x08000e1d
 8000df4:	0800bfbc 	.word	0x0800bfbc
 8000df8:	08000cf5 	.word	0x08000cf5

08000dfc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	4a04      	ldr	r2, [pc, #16]	@ (8000e18 <HAL_UART_RxCpltCallback+0x1c>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d101      	bne.n	8000e10 <HAL_UART_RxCpltCallback+0x14>
	{
		shell_uart_rx_callback();
 8000e0c:	f009 fc24 	bl	800a658 <shell_uart_rx_callback>
	}
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20001614 	.word	0x20001614

08000e1c <led_control>:

static int led_control(h_shell_t *shell, int argc, char **argv)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b089      	sub	sp, #36	@ 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
	int numero;
	int size;
	numero = atoi(argv[1]);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3304      	adds	r3, #4
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f009 fdb8 	bl	800a9a4 <atoi>
 8000e34:	61b8      	str	r0, [r7, #24]
	if (argc==3)
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	2b03      	cmp	r3, #3
 8000e3a:	d12e      	bne.n	8000e9a <led_control+0x7e>
	{
		if (numero > 8)
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	2b08      	cmp	r3, #8
 8000e40:	dd0f      	ble.n	8000e62 <led_control+0x46>
		{
			Select_LED('B', 16-numero,atoi(argv[2]));
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	f1c3 0410 	rsb	r4, r3, #16
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3308      	adds	r3, #8
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f009 fda8 	bl	800a9a4 <atoi>
 8000e54:	4603      	mov	r3, r0
 8000e56:	461a      	mov	r2, r3
 8000e58:	4621      	mov	r1, r4
 8000e5a:	2042      	movs	r0, #66	@ 0x42
 8000e5c:	f7ff fe66 	bl	8000b2c <Select_LED>
 8000e60:	e012      	b.n	8000e88 <led_control+0x6c>
		}
		else
		{
			int state = atoi(argv[2]);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3308      	adds	r3, #8
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f009 fd9b 	bl	800a9a4 <atoi>
 8000e6e:	6178      	str	r0, [r7, #20]
			Select_LED('A', numero,atoi(argv[2]));
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3308      	adds	r3, #8
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f009 fd94 	bl	800a9a4 <atoi>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	461a      	mov	r2, r3
 8000e80:	69b9      	ldr	r1, [r7, #24]
 8000e82:	2041      	movs	r0, #65	@ 0x41
 8000e84:	f7ff fe52 	bl	8000b2c <Select_LED>
		}
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3308      	adds	r3, #8
 8000e8c:	4a24      	ldr	r2, [pc, #144]	@ (8000f20 <led_control+0x104>)
 8000e8e:	2128      	movs	r1, #40	@ 0x28
 8000e90:	4618      	mov	r0, r3
 8000e92:	f009 fff7 	bl	800ae84 <sniprintf>
 8000e96:	61f8      	str	r0, [r7, #28]
 8000e98:	e037      	b.n	8000f0a <led_control+0xee>
	}
	else if (argc==4)
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	2b04      	cmp	r3, #4
 8000e9e:	d12c      	bne.n	8000efa <led_control+0xde>
	{
		numero = atoi(argv[1]) * 10 + atoi(argv[2]);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3304      	adds	r3, #4
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f009 fd7c 	bl	800a9a4 <atoi>
 8000eac:	4602      	mov	r2, r0
 8000eae:	4613      	mov	r3, r2
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	4413      	add	r3, r2
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	461c      	mov	r4, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3308      	adds	r3, #8
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f009 fd70 	bl	800a9a4 <atoi>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4423      	add	r3, r4
 8000ec8:	61bb      	str	r3, [r7, #24]
		Select_LED('B', 16-numero,atoi(argv[3]));
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	f1c3 0410 	rsb	r4, r3, #16
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	330c      	adds	r3, #12
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f009 fd64 	bl	800a9a4 <atoi>
 8000edc:	4603      	mov	r3, r0
 8000ede:	461a      	mov	r2, r3
 8000ee0:	4621      	mov	r1, r4
 8000ee2:	2042      	movs	r0, #66	@ 0x42
 8000ee4:	f7ff fe22 	bl	8000b2c <Select_LED>
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	3308      	adds	r3, #8
 8000eec:	4a0c      	ldr	r2, [pc, #48]	@ (8000f20 <led_control+0x104>)
 8000eee:	2128      	movs	r1, #40	@ 0x28
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f009 ffc7 	bl	800ae84 <sniprintf>
 8000ef6:	61f8      	str	r0, [r7, #28]
 8000ef8:	e007      	b.n	8000f0a <led_control+0xee>
	}
	else
	{
		size = snprintf(shell->print_buffer,BUFFER_SIZE,"Il y a pas assez de led");
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	3308      	adds	r3, #8
 8000efe:	4a09      	ldr	r2, [pc, #36]	@ (8000f24 <led_control+0x108>)
 8000f00:	2128      	movs	r1, #40	@ 0x28
 8000f02:	4618      	mov	r0, r3
 8000f04:	f009 ffbe 	bl	800ae84 <sniprintf>
 8000f08:	61f8      	str	r0, [r7, #28]
	}
	drv_uart1_transmit(shell->print_buffer,size);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	3308      	adds	r3, #8
 8000f0e:	69f9      	ldr	r1, [r7, #28]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f009 fb29 	bl	800a568 <drv_uart1_transmit>
	return 0;
 8000f16:	2300      	movs	r3, #0
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3724      	adds	r7, #36	@ 0x24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd90      	pop	{r4, r7, pc}
 8000f20:	0800bfc8 	.word	0x0800bfc8
 8000f24:	0800bfd8 	.word	0x0800bfd8

08000f28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f2e:	f000 fd43 	bl	80019b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f32:	f000 f881 	bl	8001038 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000f36:	f000 f8d0 	bl	80010da <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3a:	f7ff fc1d 	bl	8000778 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f3e:	f7ff fbb7 	bl	80006b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f42:	f000 fc7b 	bl	800183c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000f46:	f000 fa9d 	bl	8001484 <MX_SPI3_Init>
  MX_I2C2_Init();
 8000f4a:	f7ff fc91 	bl	8000870 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000f4e:	f000 f955 	bl	80011fc <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
	MCP23S17_Init();
 8000f52:	f7ff fd33 	bl	80009bc <MCP23S17_Init>
	MCP23S17_SetAllPinsHigh();
 8000f56:	f7ff fddd 	bl	8000b14 <MCP23S17_SetAllPinsHigh>

	__HAL_SAI_ENABLE(&hsai_BlockA2); // pour horloge pour codec
 8000f5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001008 <main+0xe0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	4b29      	ldr	r3, [pc, #164]	@ (8001008 <main+0xe0>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000f68:	601a      	str	r2, [r3, #0]

	printf("Bonjour Antonio y Louis\r\n");
 8000f6a:	4828      	ldr	r0, [pc, #160]	@ (800100c <main+0xe4>)
 8000f6c:	f009 ff82 	bl	800ae74 <puts>

	Lire_CHIP_ID(); // le printf est dans la fonction
 8000f70:	f7ff fb72 	bl	8000658 <Lire_CHIP_ID>

	// --- AJOUT : Initialisation du filtre par défaut ---
	    // Fréquence de coupure 5kHz, Echantillonnage 48kHz
	 RC_filter_init(&my_audio_filter, 5000, 48000);
 8000f74:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000f78:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000f7c:	4824      	ldr	r0, [pc, #144]	@ (8001010 <main+0xe8>)
 8000f7e:	f7ff fb0d 	bl	800059c <RC_filter_init>

	//Generate_Triangle_Wave(tx_buffer, AUDIO_BUFFER_SIZE);

	if (HAL_SAI_Transmit_DMA(&hsai_BlockA2, tx_buffer, AUDIO_BUFFER_SIZE/ 2) != HAL_OK)
 8000f82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f86:	4923      	ldr	r1, [pc, #140]	@ (8001014 <main+0xec>)
 8000f88:	481f      	ldr	r0, [pc, #124]	@ (8001008 <main+0xe0>)
 8000f8a:	f004 fb5d 	bl	8005648 <HAL_SAI_Transmit_DMA>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d004      	beq.n	8000f9e <main+0x76>
	{
		printf("Erreur demarrage SAI TX DMA\r\n");
 8000f94:	4820      	ldr	r0, [pc, #128]	@ (8001018 <main+0xf0>)
 8000f96:	f009 ff6d 	bl	800ae74 <puts>
		Error_Handler();
 8000f9a:	f000 f929 	bl	80011f0 <Error_Handler>
	}

	if (HAL_SAI_Receive_DMA(&hsai_BlockB2, rx_buffer, AUDIO_BUFFER_SIZE/ 2) != HAL_OK)
 8000f9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fa2:	491e      	ldr	r1, [pc, #120]	@ (800101c <main+0xf4>)
 8000fa4:	481e      	ldr	r0, [pc, #120]	@ (8001020 <main+0xf8>)
 8000fa6:	f004 fbff 	bl	80057a8 <HAL_SAI_Receive_DMA>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d004      	beq.n	8000fba <main+0x92>
	{
		printf("Erreur demarrage SAI RX DMA\r\n");
 8000fb0:	481c      	ldr	r0, [pc, #112]	@ (8001024 <main+0xfc>)
 8000fb2:	f009 ff5f 	bl	800ae74 <puts>
		Error_Handler();
 8000fb6:	f000 f91b 	bl	80011f0 <Error_Handler>
	}

	// Création de la queue
	counterQueue = xQueueCreate(QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	2005      	movs	r0, #5
 8000fc0:	f007 fbe6 	bl	8008790 <xQueueGenericCreate>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4a18      	ldr	r2, [pc, #96]	@ (8001028 <main+0x100>)
 8000fc8:	6013      	str	r3, [r2, #0]
	if (counterQueue == NULL) {
 8000fca:	4b17      	ldr	r3, [pc, #92]	@ (8001028 <main+0x100>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d101      	bne.n	8000fd6 <main+0xae>
		Error_Handler();
 8000fd2:	f000 f90d 	bl	80011f0 <Error_Handler>
	}

	// Création de la tâche shell
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	9301      	str	r3, [sp, #4]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fe4:	4911      	ldr	r1, [pc, #68]	@ (800102c <main+0x104>)
 8000fe6:	4812      	ldr	r0, [pc, #72]	@ (8001030 <main+0x108>)
 8000fe8:	f007 feac 	bl	8008d44 <xTaskCreate>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d004      	beq.n	8000ffc <main+0xd4>
	{
		printf("Error creating task Shell\r\n");
 8000ff2:	4810      	ldr	r0, [pc, #64]	@ (8001034 <main+0x10c>)
 8000ff4:	f009 ff3e 	bl	800ae74 <puts>
		Error_Handler();
 8000ff8:	f000 f8fa 	bl	80011f0 <Error_Handler>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000ffc:	f7ff fb98 	bl	8000730 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001000:	f007 fa40 	bl	8008484 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <main+0xdc>
 8001008:	20001410 	.word	0x20001410
 800100c:	0800bff0 	.word	0x0800bff0
 8001010:	200013a0 	.word	0x200013a0
 8001014:	200003a0 	.word	0x200003a0
 8001018:	0800c00c 	.word	0x0800c00c
 800101c:	20000ba0 	.word	0x20000ba0
 8001020:	20001494 	.word	0x20001494
 8001024:	0800c02c 	.word	0x0800c02c
 8001028:	2000039c 	.word	0x2000039c
 800102c:	0800c04c 	.word	0x0800c04c
 8001030:	08000d85 	.word	0x08000d85
 8001034:	0800c054 	.word	0x0800c054

08001038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b096      	sub	sp, #88	@ 0x58
 800103c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	2244      	movs	r2, #68	@ 0x44
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f00a f82a 	bl	800b0a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104c:	463b      	mov	r3, r7
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800105a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800105e:	f001 ff79 	bl	8002f54 <HAL_PWREx_ControlVoltageScaling>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001068:	f000 f8c2 	bl	80011f0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106c:	2302      	movs	r3, #2
 800106e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001070:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001074:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001076:	2310      	movs	r3, #16
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107a:	2302      	movs	r3, #2
 800107c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800107e:	2302      	movs	r3, #2
 8001080:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001082:	2301      	movs	r3, #1
 8001084:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001086:	230a      	movs	r3, #10
 8001088:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800108a:	2307      	movs	r3, #7
 800108c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800108e:	2302      	movs	r3, #2
 8001090:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001092:	2302      	movs	r3, #2
 8001094:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001096:	f107 0314 	add.w	r3, r7, #20
 800109a:	4618      	mov	r0, r3
 800109c:	f001 ffb0 	bl	8003000 <HAL_RCC_OscConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010a6:	f000 f8a3 	bl	80011f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010aa:	230f      	movs	r3, #15
 80010ac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ae:	2303      	movs	r3, #3
 80010b0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010be:	463b      	mov	r3, r7
 80010c0:	2104      	movs	r1, #4
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 fb78 	bl	80037b8 <HAL_RCC_ClockConfig>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010ce:	f000 f88f 	bl	80011f0 <Error_Handler>
  }
}
 80010d2:	bf00      	nop
 80010d4:	3758      	adds	r7, #88	@ 0x58
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b0a2      	sub	sp, #136	@ 0x88
 80010de:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2288      	movs	r2, #136	@ 0x88
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f009 ffda 	bl	800b0a0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 80010ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80010f6:	2302      	movs	r3, #2
 80010f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010fa:	2301      	movs	r3, #1
 80010fc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 80010fe:	230d      	movs	r3, #13
 8001100:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8001102:	2311      	movs	r3, #17
 8001104:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001106:	2302      	movs	r3, #2
 8001108:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800110a:	2302      	movs	r3, #2
 800110c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800110e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001112:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001114:	463b      	mov	r3, r7
 8001116:	4618      	mov	r0, r3
 8001118:	f002 fd72 	bl	8003c00 <HAL_RCCEx_PeriphCLKConfig>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8001122:	f000 f865 	bl	80011f0 <Error_Handler>
  }
}
 8001126:	bf00      	nop
 8001128:	3788      	adds	r7, #136	@ 0x88
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <Process_Audio_Buffer>:

/* USER CODE BEGIN 4 */
void Process_Audio_Buffer(uint8_t *src, uint8_t *dst, uint32_t len_in_bytes)
{
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b089      	sub	sp, #36	@ 0x24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
    uint16_t *pSrc = (uint16_t*)src;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	61bb      	str	r3, [r7, #24]
    uint16_t *pDst = (uint16_t*)dst;
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	617b      	str	r3, [r7, #20]

    uint32_t num_samples = len_in_bytes / 2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	085b      	lsrs	r3, r3, #1
 8001148:	613b      	str	r3, [r7, #16]

    for (uint32_t i = 0; i < num_samples; i++)
 800114a:	2300      	movs	r3, #0
 800114c:	61fb      	str	r3, [r7, #28]
 800114e:	e010      	b.n	8001172 <Process_Audio_Buffer+0x42>
    {
        pDst[i] = RC_filter_update(&my_audio_filter, pSrc[i]);
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4413      	add	r3, r2
 8001158:	8819      	ldrh	r1, [r3, #0]
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	697a      	ldr	r2, [r7, #20]
 8001160:	18d4      	adds	r4, r2, r3
 8001162:	4808      	ldr	r0, [pc, #32]	@ (8001184 <Process_Audio_Buffer+0x54>)
 8001164:	f7ff fa52 	bl	800060c <RC_filter_update>
 8001168:	4603      	mov	r3, r0
 800116a:	8023      	strh	r3, [r4, #0]
    for (uint32_t i = 0; i < num_samples; i++)
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	3301      	adds	r3, #1
 8001170:	61fb      	str	r3, [r7, #28]
 8001172:	69fa      	ldr	r2, [r7, #28]
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	429a      	cmp	r2, r3
 8001178:	d3ea      	bcc.n	8001150 <Process_Audio_Buffer+0x20>
    }
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	3724      	adds	r7, #36	@ 0x24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd90      	pop	{r4, r7, pc}
 8001184:	200013a0 	.word	0x200013a0

08001188 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
    if (hsai->Instance == SAI2_Block_B)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a06      	ldr	r2, [pc, #24]	@ (80011b0 <HAL_SAI_RxHalfCpltCallback+0x28>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d105      	bne.n	80011a6 <HAL_SAI_RxHalfCpltCallback+0x1e>
    {
        Process_Audio_Buffer(rx_buffer, tx_buffer, AUDIO_BUFFER_SIZE / 2);
 800119a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800119e:	4905      	ldr	r1, [pc, #20]	@ (80011b4 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 80011a0:	4805      	ldr	r0, [pc, #20]	@ (80011b8 <HAL_SAI_RxHalfCpltCallback+0x30>)
 80011a2:	f7ff ffc5 	bl	8001130 <Process_Audio_Buffer>
    }
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40015824 	.word	0x40015824
 80011b4:	200003a0 	.word	0x200003a0
 80011b8:	20000ba0 	.word	0x20000ba0

080011bc <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
    if (hsai->Instance == SAI2_Block_B)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a06      	ldr	r2, [pc, #24]	@ (80011e4 <HAL_SAI_RxCpltCallback+0x28>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d105      	bne.n	80011da <HAL_SAI_RxCpltCallback+0x1e>
    {
        Process_Audio_Buffer(&rx_buffer[AUDIO_BUFFER_SIZE / 2],
 80011ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011d2:	4905      	ldr	r1, [pc, #20]	@ (80011e8 <HAL_SAI_RxCpltCallback+0x2c>)
 80011d4:	4805      	ldr	r0, [pc, #20]	@ (80011ec <HAL_SAI_RxCpltCallback+0x30>)
 80011d6:	f7ff ffab 	bl	8001130 <Process_Audio_Buffer>
                             &tx_buffer[AUDIO_BUFFER_SIZE / 2],
                             AUDIO_BUFFER_SIZE / 2);
    }
}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40015824 	.word	0x40015824
 80011e8:	200007a0 	.word	0x200007a0
 80011ec:	20000fa0 	.word	0x20000fa0

080011f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f4:	b672      	cpsid	i
}
 80011f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <Error_Handler+0x8>

080011fc <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001200:	4b2a      	ldr	r3, [pc, #168]	@ (80012ac <MX_SAI2_Init+0xb0>)
 8001202:	4a2b      	ldr	r2, [pc, #172]	@ (80012b0 <MX_SAI2_Init+0xb4>)
 8001204:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001206:	4b29      	ldr	r3, [pc, #164]	@ (80012ac <MX_SAI2_Init+0xb0>)
 8001208:	2200      	movs	r2, #0
 800120a:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 800120c:	4b27      	ldr	r3, [pc, #156]	@ (80012ac <MX_SAI2_Init+0xb0>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001212:	4b26      	ldr	r3, [pc, #152]	@ (80012ac <MX_SAI2_Init+0xb0>)
 8001214:	2200      	movs	r2, #0
 8001216:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001218:	4b24      	ldr	r3, [pc, #144]	@ (80012ac <MX_SAI2_Init+0xb0>)
 800121a:	2200      	movs	r2, #0
 800121c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800121e:	4b23      	ldr	r3, [pc, #140]	@ (80012ac <MX_SAI2_Init+0xb0>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001224:	4b21      	ldr	r3, [pc, #132]	@ (80012ac <MX_SAI2_Init+0xb0>)
 8001226:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800122a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800122c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <MX_SAI2_Init+0xb0>)
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001232:	4b1e      	ldr	r3, [pc, #120]	@ (80012ac <MX_SAI2_Init+0xb0>)
 8001234:	2200      	movs	r2, #0
 8001236:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001238:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <MX_SAI2_Init+0xb0>)
 800123a:	2200      	movs	r2, #0
 800123c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800123e:	4b1b      	ldr	r3, [pc, #108]	@ (80012ac <MX_SAI2_Init+0xb0>)
 8001240:	2200      	movs	r2, #0
 8001242:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001244:	2302      	movs	r3, #2
 8001246:	2200      	movs	r2, #0
 8001248:	2100      	movs	r1, #0
 800124a:	4818      	ldr	r0, [pc, #96]	@ (80012ac <MX_SAI2_Init+0xb0>)
 800124c:	f003 fff2 	bl	8005234 <HAL_SAI_InitProtocol>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001256:	f7ff ffcb 	bl	80011f0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 800125a:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 800125c:	4a16      	ldr	r2, [pc, #88]	@ (80012b8 <MX_SAI2_Init+0xbc>)
 800125e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 8001262:	2203      	movs	r2, #3
 8001264:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001266:	4b13      	ldr	r3, [pc, #76]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 8001268:	2201      	movs	r2, #1
 800126a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800126c:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001272:	4b10      	ldr	r3, [pc, #64]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001278:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800127e:	4b0d      	ldr	r3, [pc, #52]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 8001280:	2200      	movs	r2, #0
 8001282:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001284:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 8001286:	2200      	movs	r2, #0
 8001288:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800128a:	4b0a      	ldr	r3, [pc, #40]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 800128c:	2200      	movs	r2, #0
 800128e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001290:	2302      	movs	r3, #2
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	4807      	ldr	r0, [pc, #28]	@ (80012b4 <MX_SAI2_Init+0xb8>)
 8001298:	f003 ffcc 	bl	8005234 <HAL_SAI_InitProtocol>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 80012a2:	f7ff ffa5 	bl	80011f0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20001410 	.word	0x20001410
 80012b0:	40015804 	.word	0x40015804
 80012b4:	20001494 	.word	0x20001494
 80012b8:	40015824 	.word	0x40015824

080012bc <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08a      	sub	sp, #40	@ 0x28
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a64      	ldr	r2, [pc, #400]	@ (800145c <HAL_SAI_MspInit+0x1a0>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d15e      	bne.n	800138c <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 80012ce:	4b64      	ldr	r3, [pc, #400]	@ (8001460 <HAL_SAI_MspInit+0x1a4>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d113      	bne.n	80012fe <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80012d6:	4b63      	ldr	r3, [pc, #396]	@ (8001464 <HAL_SAI_MspInit+0x1a8>)
 80012d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012da:	4a62      	ldr	r2, [pc, #392]	@ (8001464 <HAL_SAI_MspInit+0x1a8>)
 80012dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80012e2:	4b60      	ldr	r3, [pc, #384]	@ (8001464 <HAL_SAI_MspInit+0x1a8>)
 80012e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012ea:	613b      	str	r3, [r7, #16]
 80012ec:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2105      	movs	r1, #5
 80012f2:	204b      	movs	r0, #75	@ 0x4b
 80012f4:	f000 fcdb 	bl	8001cae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80012f8:	204b      	movs	r0, #75	@ 0x4b
 80012fa:	f000 fcf4 	bl	8001ce6 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 80012fe:	4b58      	ldr	r3, [pc, #352]	@ (8001460 <HAL_SAI_MspInit+0x1a4>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	3301      	adds	r3, #1
 8001304:	4a56      	ldr	r2, [pc, #344]	@ (8001460 <HAL_SAI_MspInit+0x1a4>)
 8001306:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001308:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800130c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130e:	2302      	movs	r3, #2
 8001310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001316:	2300      	movs	r3, #0
 8001318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800131a:	230d      	movs	r3, #13
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131e:	f107 0314 	add.w	r3, r7, #20
 8001322:	4619      	mov	r1, r3
 8001324:	4850      	ldr	r0, [pc, #320]	@ (8001468 <HAL_SAI_MspInit+0x1ac>)
 8001326:	f000 ff6f 	bl	8002208 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 800132a:	4b50      	ldr	r3, [pc, #320]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 800132c:	4a50      	ldr	r2, [pc, #320]	@ (8001470 <HAL_SAI_MspInit+0x1b4>)
 800132e:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001330:	4b4e      	ldr	r3, [pc, #312]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001332:	2201      	movs	r2, #1
 8001334:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001336:	4b4d      	ldr	r3, [pc, #308]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001338:	2210      	movs	r2, #16
 800133a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800133c:	4b4b      	ldr	r3, [pc, #300]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 800133e:	2200      	movs	r2, #0
 8001340:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001342:	4b4a      	ldr	r3, [pc, #296]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001344:	2280      	movs	r2, #128	@ 0x80
 8001346:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001348:	4b48      	ldr	r3, [pc, #288]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 800134a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800134e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001350:	4b46      	ldr	r3, [pc, #280]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001352:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001356:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001358:	4b44      	ldr	r3, [pc, #272]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 800135a:	2220      	movs	r2, #32
 800135c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 800135e:	4b43      	ldr	r3, [pc, #268]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001364:	4841      	ldr	r0, [pc, #260]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001366:	f000 fcd9 	bl	8001d1c <HAL_DMA_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001370:	f7ff ff3e 	bl	80011f0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4a3d      	ldr	r2, [pc, #244]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001378:	671a      	str	r2, [r3, #112]	@ 0x70
 800137a:	4a3c      	ldr	r2, [pc, #240]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4a3a      	ldr	r2, [pc, #232]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001384:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001386:	4a39      	ldr	r2, [pc, #228]	@ (800146c <HAL_SAI_MspInit+0x1b0>)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a38      	ldr	r2, [pc, #224]	@ (8001474 <HAL_SAI_MspInit+0x1b8>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d15e      	bne.n	8001454 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001396:	4b32      	ldr	r3, [pc, #200]	@ (8001460 <HAL_SAI_MspInit+0x1a4>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d113      	bne.n	80013c6 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800139e:	4b31      	ldr	r3, [pc, #196]	@ (8001464 <HAL_SAI_MspInit+0x1a8>)
 80013a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013a2:	4a30      	ldr	r2, [pc, #192]	@ (8001464 <HAL_SAI_MspInit+0x1a8>)
 80013a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80013aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001464 <HAL_SAI_MspInit+0x1a8>)
 80013ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2105      	movs	r1, #5
 80013ba:	204b      	movs	r0, #75	@ 0x4b
 80013bc:	f000 fc77 	bl	8001cae <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80013c0:	204b      	movs	r0, #75	@ 0x4b
 80013c2:	f000 fc90 	bl	8001ce6 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 80013c6:	4b26      	ldr	r3, [pc, #152]	@ (8001460 <HAL_SAI_MspInit+0x1a4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	3301      	adds	r3, #1
 80013cc:	4a24      	ldr	r2, [pc, #144]	@ (8001460 <HAL_SAI_MspInit+0x1a4>)
 80013ce:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d6:	2302      	movs	r3, #2
 80013d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80013e2:	230d      	movs	r3, #13
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4822      	ldr	r0, [pc, #136]	@ (8001478 <HAL_SAI_MspInit+0x1bc>)
 80013ee:	f000 ff0b 	bl	8002208 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80013f2:	4b22      	ldr	r3, [pc, #136]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 80013f4:	4a22      	ldr	r2, [pc, #136]	@ (8001480 <HAL_SAI_MspInit+0x1c4>)
 80013f6:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80013f8:	4b20      	ldr	r3, [pc, #128]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013fe:	4b1f      	ldr	r3, [pc, #124]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001404:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 800140a:	4b1c      	ldr	r3, [pc, #112]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 800140c:	2280      	movs	r2, #128	@ 0x80
 800140e:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001410:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001412:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001416:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001418:	4b18      	ldr	r3, [pc, #96]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 800141a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800141e:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001420:	4b16      	ldr	r3, [pc, #88]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001422:	2220      	movs	r2, #32
 8001424:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8001426:	4b15      	ldr	r3, [pc, #84]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 800142c:	4813      	ldr	r0, [pc, #76]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 800142e:	f000 fc75 	bl	8001d1c <HAL_DMA_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001438:	f7ff feda 	bl	80011f0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a0f      	ldr	r2, [pc, #60]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001440:	671a      	str	r2, [r3, #112]	@ 0x70
 8001442:	4a0e      	ldr	r2, [pc, #56]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a0c      	ldr	r2, [pc, #48]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 800144c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800144e:	4a0b      	ldr	r2, [pc, #44]	@ (800147c <HAL_SAI_MspInit+0x1c0>)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001454:	bf00      	nop
 8001456:	3728      	adds	r7, #40	@ 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40015804 	.word	0x40015804
 8001460:	200015a8 	.word	0x200015a8
 8001464:	40021000 	.word	0x40021000
 8001468:	48000400 	.word	0x48000400
 800146c:	20001518 	.word	0x20001518
 8001470:	4002006c 	.word	0x4002006c
 8001474:	40015824 	.word	0x40015824
 8001478:	48000800 	.word	0x48000800
 800147c:	20001560 	.word	0x20001560
 8001480:	40020080 	.word	0x40020080

08001484 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001488:	4b1b      	ldr	r3, [pc, #108]	@ (80014f8 <MX_SPI3_Init+0x74>)
 800148a:	4a1c      	ldr	r2, [pc, #112]	@ (80014fc <MX_SPI3_Init+0x78>)
 800148c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800148e:	4b1a      	ldr	r3, [pc, #104]	@ (80014f8 <MX_SPI3_Init+0x74>)
 8001490:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001494:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001496:	4b18      	ldr	r3, [pc, #96]	@ (80014f8 <MX_SPI3_Init+0x74>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800149c:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <MX_SPI3_Init+0x74>)
 800149e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80014a2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014a4:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014aa:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014b0:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014b6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014ba:	2220      	movs	r2, #32
 80014bc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014be:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80014d0:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014d2:	2207      	movs	r2, #7
 80014d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014d6:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014d8:	2200      	movs	r2, #0
 80014da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014dc:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014de:	2208      	movs	r2, #8
 80014e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80014e2:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <MX_SPI3_Init+0x74>)
 80014e4:	f004 fe30 	bl	8006148 <HAL_SPI_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80014ee:	f7ff fe7f 	bl	80011f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200015ac 	.word	0x200015ac
 80014fc:	40003c00 	.word	0x40003c00

08001500 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	@ 0x28
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001508:	f107 0314 	add.w	r3, r7, #20
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a25      	ldr	r2, [pc, #148]	@ (80015b4 <HAL_SPI_MspInit+0xb4>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d144      	bne.n	80015ac <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001522:	4b25      	ldr	r3, [pc, #148]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001526:	4a24      	ldr	r2, [pc, #144]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001528:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800152c:	6593      	str	r3, [r2, #88]	@ 0x58
 800152e:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001532:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	4b1f      	ldr	r3, [pc, #124]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153e:	4a1e      	ldr	r2, [pc, #120]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001546:	4b1c      	ldr	r3, [pc, #112]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001552:	4b19      	ldr	r3, [pc, #100]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001556:	4a18      	ldr	r2, [pc, #96]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001558:	f043 0302 	orr.w	r3, r3, #2
 800155c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155e:	4b16      	ldr	r3, [pc, #88]	@ (80015b8 <HAL_SPI_MspInit+0xb8>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800156a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800156e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001578:	2303      	movs	r3, #3
 800157a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800157c:	2306      	movs	r3, #6
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	480d      	ldr	r0, [pc, #52]	@ (80015bc <HAL_SPI_MspInit+0xbc>)
 8001588:	f000 fe3e 	bl	8002208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800158c:	2320      	movs	r3, #32
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800159c:	2306      	movs	r3, #6
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	4806      	ldr	r0, [pc, #24]	@ (80015c0 <HAL_SPI_MspInit+0xc0>)
 80015a8:	f000 fe2e 	bl	8002208 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80015ac:	bf00      	nop
 80015ae:	3728      	adds	r7, #40	@ 0x28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40003c00 	.word	0x40003c00
 80015b8:	40021000 	.word	0x40021000
 80015bc:	48000800 	.word	0x48000800
 80015c0:	48000400 	.word	0x48000400

080015c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ca:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <HAL_MspInit+0x4c>)
 80015cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ce:	4a10      	ldr	r2, [pc, #64]	@ (8001610 <HAL_MspInit+0x4c>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <HAL_MspInit+0x4c>)
 80015d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <HAL_MspInit+0x4c>)
 80015e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <HAL_MspInit+0x4c>)
 80015e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ee:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <HAL_MspInit+0x4c>)
 80015f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	210f      	movs	r1, #15
 80015fe:	f06f 0001 	mvn.w	r0, #1
 8001602:	f000 fb54 	bl	8001cae <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40021000 	.word	0x40021000

08001614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <NMI_Handler+0x4>

0800161c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <HardFault_Handler+0x4>

08001624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <MemManage_Handler+0x4>

0800162c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <BusFault_Handler+0x4>

08001634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <UsageFault_Handler+0x4>

0800163c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164e:	f000 fa0f 	bl	8001a70 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001652:	f008 f9ad 	bl	80099b0 <xTaskGetSchedulerState>
 8001656:	4603      	mov	r3, r0
 8001658:	2b01      	cmp	r3, #1
 800165a:	d001      	beq.n	8001660 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800165c:	f008 fd04 	bl	800a068 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}

08001664 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001668:	4802      	ldr	r0, [pc, #8]	@ (8001674 <DMA1_Channel6_IRQHandler+0x10>)
 800166a:	f000 fcee 	bl	800204a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20001518 	.word	0x20001518

08001678 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800167c:	4802      	ldr	r0, [pc, #8]	@ (8001688 <DMA1_Channel7_IRQHandler+0x10>)
 800167e:	f000 fce4 	bl	800204a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20001560 	.word	0x20001560

0800168c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001690:	4802      	ldr	r0, [pc, #8]	@ (800169c <I2C2_EV_IRQHandler+0x10>)
 8001692:	f001 f931 	bl	80028f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000348 	.word	0x20000348

080016a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016a4:	4802      	ldr	r0, [pc, #8]	@ (80016b0 <USART2_IRQHandler+0x10>)
 80016a6:	f005 fc0f 	bl	8006ec8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20001614 	.word	0x20001614

080016b4 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 80016b8:	4803      	ldr	r0, [pc, #12]	@ (80016c8 <SAI2_IRQHandler+0x14>)
 80016ba:	f004 f903 	bl	80058c4 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 80016be:	4803      	ldr	r0, [pc, #12]	@ (80016cc <SAI2_IRQHandler+0x18>)
 80016c0:	f004 f900 	bl	80058c4 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20001410 	.word	0x20001410
 80016cc:	20001494 	.word	0x20001494

080016d0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	e00a      	b.n	80016f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016e2:	f3af 8000 	nop.w
 80016e6:	4601      	mov	r1, r0
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	1c5a      	adds	r2, r3, #1
 80016ec:	60ba      	str	r2, [r7, #8]
 80016ee:	b2ca      	uxtb	r2, r1
 80016f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3301      	adds	r3, #1
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	dbf0      	blt.n	80016e2 <_read+0x12>
  }

  return len;
 8001700:	687b      	ldr	r3, [r7, #4]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b086      	sub	sp, #24
 800170e:	af00      	add	r7, sp, #0
 8001710:	60f8      	str	r0, [r7, #12]
 8001712:	60b9      	str	r1, [r7, #8]
 8001714:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]
 800171a:	e009      	b.n	8001730 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	1c5a      	adds	r2, r3, #1
 8001720:	60ba      	str	r2, [r7, #8]
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fa49 	bl	8000bbc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	3301      	adds	r3, #1
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	697a      	ldr	r2, [r7, #20]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	429a      	cmp	r2, r3
 8001736:	dbf1      	blt.n	800171c <_write+0x12>
  }
  return len;
 8001738:	687b      	ldr	r3, [r7, #4]
}
 800173a:	4618      	mov	r0, r3
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <_close>:

int _close(int file)
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800174a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800174e:	4618      	mov	r0, r3
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800176a:	605a      	str	r2, [r3, #4]
  return 0;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <_isatty>:

int _isatty(int file)
{
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001782:	2301      	movs	r3, #1
}
 8001784:	4618      	mov	r0, r3
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
	...

080017ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017b4:	4a14      	ldr	r2, [pc, #80]	@ (8001808 <_sbrk+0x5c>)
 80017b6:	4b15      	ldr	r3, [pc, #84]	@ (800180c <_sbrk+0x60>)
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017c0:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <_sbrk+0x64>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d102      	bne.n	80017ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017c8:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <_sbrk+0x64>)
 80017ca:	4a12      	ldr	r2, [pc, #72]	@ (8001814 <_sbrk+0x68>)
 80017cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ce:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <_sbrk+0x64>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d207      	bcs.n	80017ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017dc:	f009 fd1c 	bl	800b218 <__errno>
 80017e0:	4603      	mov	r3, r0
 80017e2:	220c      	movs	r2, #12
 80017e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017e6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ea:	e009      	b.n	8001800 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017ec:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <_sbrk+0x64>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017f2:	4b07      	ldr	r3, [pc, #28]	@ (8001810 <_sbrk+0x64>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4413      	add	r3, r2
 80017fa:	4a05      	ldr	r2, [pc, #20]	@ (8001810 <_sbrk+0x64>)
 80017fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017fe:	68fb      	ldr	r3, [r7, #12]
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20018000 	.word	0x20018000
 800180c:	00000400 	.word	0x00000400
 8001810:	20001610 	.word	0x20001610
 8001814:	20002500 	.word	0x20002500

08001818 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800181c:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <SystemInit+0x20>)
 800181e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001822:	4a05      	ldr	r2, [pc, #20]	@ (8001838 <SystemInit+0x20>)
 8001824:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001828:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001840:	4b14      	ldr	r3, [pc, #80]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001842:	4a15      	ldr	r2, [pc, #84]	@ (8001898 <MX_USART2_UART_Init+0x5c>)
 8001844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001846:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001848:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800184c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800184e:	4b11      	ldr	r3, [pc, #68]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001850:	2200      	movs	r2, #0
 8001852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001854:	4b0f      	ldr	r3, [pc, #60]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001856:	2200      	movs	r2, #0
 8001858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800185a:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 800185c:	2200      	movs	r2, #0
 800185e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001860:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001862:	220c      	movs	r2, #12
 8001864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001866:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001868:	2200      	movs	r2, #0
 800186a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800186c:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 800186e:	2200      	movs	r2, #0
 8001870:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001872:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001874:	2200      	movs	r2, #0
 8001876:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001878:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 800187a:	2200      	movs	r2, #0
 800187c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800187e:	4805      	ldr	r0, [pc, #20]	@ (8001894 <MX_USART2_UART_Init+0x58>)
 8001880:	f005 f9fe 	bl	8006c80 <HAL_UART_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800188a:	f7ff fcb1 	bl	80011f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20001614 	.word	0x20001614
 8001898:	40004400 	.word	0x40004400

0800189c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b0ac      	sub	sp, #176	@ 0xb0
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	2288      	movs	r2, #136	@ 0x88
 80018ba:	2100      	movs	r1, #0
 80018bc:	4618      	mov	r0, r3
 80018be:	f009 fbef 	bl	800b0a0 <memset>
  if(uartHandle->Instance==USART2)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a25      	ldr	r2, [pc, #148]	@ (800195c <HAL_UART_MspInit+0xc0>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d143      	bne.n	8001954 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018cc:	2302      	movs	r3, #2
 80018ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018d0:	2300      	movs	r3, #0
 80018d2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4618      	mov	r0, r3
 80018da:	f002 f991 	bl	8003c00 <HAL_RCCEx_PeriphCLKConfig>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018e4:	f7ff fc84 	bl	80011f0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <HAL_UART_MspInit+0xc4>)
 80018ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001960 <HAL_UART_MspInit+0xc4>)
 80018ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80018f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <HAL_UART_MspInit+0xc4>)
 80018f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001900:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <HAL_UART_MspInit+0xc4>)
 8001902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001904:	4a16      	ldr	r2, [pc, #88]	@ (8001960 <HAL_UART_MspInit+0xc4>)
 8001906:	f043 0301 	orr.w	r3, r3, #1
 800190a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800190c:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <HAL_UART_MspInit+0xc4>)
 800190e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001918:	230c      	movs	r3, #12
 800191a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192a:	2303      	movs	r3, #3
 800192c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001930:	2307      	movs	r3, #7
 8001932:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001936:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800193a:	4619      	mov	r1, r3
 800193c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001940:	f000 fc62 	bl	8002208 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001944:	2200      	movs	r2, #0
 8001946:	2105      	movs	r1, #5
 8001948:	2026      	movs	r0, #38	@ 0x26
 800194a:	f000 f9b0 	bl	8001cae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800194e:	2026      	movs	r0, #38	@ 0x26
 8001950:	f000 f9c9 	bl	8001ce6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001954:	bf00      	nop
 8001956:	37b0      	adds	r7, #176	@ 0xb0
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40004400 	.word	0x40004400
 8001960:	40021000 	.word	0x40021000

08001964 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001964:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800199c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001968:	f7ff ff56 	bl	8001818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800196c:	480c      	ldr	r0, [pc, #48]	@ (80019a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800196e:	490d      	ldr	r1, [pc, #52]	@ (80019a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001970:	4a0d      	ldr	r2, [pc, #52]	@ (80019a8 <LoopForever+0xe>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001974:	e002      	b.n	800197c <LoopCopyDataInit>

08001976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197a:	3304      	adds	r3, #4

0800197c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800197c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001980:	d3f9      	bcc.n	8001976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001984:	4c0a      	ldr	r4, [pc, #40]	@ (80019b0 <LoopForever+0x16>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001988:	e001      	b.n	800198e <LoopFillZerobss>

0800198a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800198c:	3204      	adds	r2, #4

0800198e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001990:	d3fb      	bcc.n	800198a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001992:	f009 fc47 	bl	800b224 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001996:	f7ff fac7 	bl	8000f28 <main>

0800199a <LoopForever>:

LoopForever:
    b LoopForever
 800199a:	e7fe      	b.n	800199a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800199c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a4:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80019a8:	0800c25c 	.word	0x0800c25c
  ldr r2, =_sbss
 80019ac:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80019b0:	200024fc 	.word	0x200024fc

080019b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC1_2_IRQHandler>
	...

080019b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019be:	2300      	movs	r3, #0
 80019c0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019c2:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <HAL_Init+0x3c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a0b      	ldr	r2, [pc, #44]	@ (80019f4 <HAL_Init+0x3c>)
 80019c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019cc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ce:	2003      	movs	r0, #3
 80019d0:	f000 f962 	bl	8001c98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019d4:	200f      	movs	r0, #15
 80019d6:	f000 f80f 	bl	80019f8 <HAL_InitTick>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d002      	beq.n	80019e6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	71fb      	strb	r3, [r7, #7]
 80019e4:	e001      	b.n	80019ea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019e6:	f7ff fded 	bl	80015c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019ea:	79fb      	ldrb	r3, [r7, #7]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40022000 	.word	0x40022000

080019f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <HAL_InitTick+0x6c>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d023      	beq.n	8001a54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a0c:	4b16      	ldr	r3, [pc, #88]	@ (8001a68 <HAL_InitTick+0x70>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_InitTick+0x6c>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	4619      	mov	r1, r3
 8001a16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 f96d 	bl	8001d02 <HAL_SYSTICK_Config>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10f      	bne.n	8001a4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b0f      	cmp	r3, #15
 8001a32:	d809      	bhi.n	8001a48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a34:	2200      	movs	r2, #0
 8001a36:	6879      	ldr	r1, [r7, #4]
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f000 f937 	bl	8001cae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a40:	4a0a      	ldr	r2, [pc, #40]	@ (8001a6c <HAL_InitTick+0x74>)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6013      	str	r3, [r2, #0]
 8001a46:	e007      	b.n	8001a58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	73fb      	strb	r3, [r7, #15]
 8001a4c:	e004      	b.n	8001a58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	73fb      	strb	r3, [r7, #15]
 8001a52:	e001      	b.n	8001a58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	2000001c 	.word	0x2000001c
 8001a68:	20000014 	.word	0x20000014
 8001a6c:	20000018 	.word	0x20000018

08001a70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <HAL_IncTick+0x20>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_IncTick+0x24>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4413      	add	r3, r2
 8001a80:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <HAL_IncTick+0x24>)
 8001a82:	6013      	str	r3, [r2, #0]
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	2000001c 	.word	0x2000001c
 8001a94:	2000169c 	.word	0x2000169c

08001a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a9c:	4b03      	ldr	r3, [pc, #12]	@ (8001aac <HAL_GetTick+0x14>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	2000169c 	.word	0x2000169c

08001ab0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ab8:	f7ff ffee 	bl	8001a98 <HAL_GetTick>
 8001abc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac8:	d005      	beq.n	8001ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001aca:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <HAL_Delay+0x44>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ad6:	bf00      	nop
 8001ad8:	f7ff ffde 	bl	8001a98 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d8f7      	bhi.n	8001ad8 <HAL_Delay+0x28>
  {
  }
}
 8001ae8:	bf00      	nop
 8001aea:	bf00      	nop
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	2000001c 	.word	0x2000001c

08001af8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b08:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <__NVIC_SetPriorityGrouping+0x44>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b14:	4013      	ands	r3, r2
 8001b16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b2a:	4a04      	ldr	r2, [pc, #16]	@ (8001b3c <__NVIC_SetPriorityGrouping+0x44>)
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	60d3      	str	r3, [r2, #12]
}
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b44:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <__NVIC_GetPriorityGrouping+0x18>)
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	0a1b      	lsrs	r3, r3, #8
 8001b4a:	f003 0307 	and.w	r3, r3, #7
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	db0b      	blt.n	8001b86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	f003 021f 	and.w	r2, r3, #31
 8001b74:	4907      	ldr	r1, [pc, #28]	@ (8001b94 <__NVIC_EnableIRQ+0x38>)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	095b      	lsrs	r3, r3, #5
 8001b7c:	2001      	movs	r0, #1
 8001b7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	e000e100 	.word	0xe000e100

08001b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	6039      	str	r1, [r7, #0]
 8001ba2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	db0a      	blt.n	8001bc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	b2da      	uxtb	r2, r3
 8001bb0:	490c      	ldr	r1, [pc, #48]	@ (8001be4 <__NVIC_SetPriority+0x4c>)
 8001bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb6:	0112      	lsls	r2, r2, #4
 8001bb8:	b2d2      	uxtb	r2, r2
 8001bba:	440b      	add	r3, r1
 8001bbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bc0:	e00a      	b.n	8001bd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4908      	ldr	r1, [pc, #32]	@ (8001be8 <__NVIC_SetPriority+0x50>)
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	3b04      	subs	r3, #4
 8001bd0:	0112      	lsls	r2, r2, #4
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	440b      	add	r3, r1
 8001bd6:	761a      	strb	r2, [r3, #24]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000e100 	.word	0xe000e100
 8001be8:	e000ed00 	.word	0xe000ed00

08001bec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b089      	sub	sp, #36	@ 0x24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	f1c3 0307 	rsb	r3, r3, #7
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	bf28      	it	cs
 8001c0a:	2304      	movcs	r3, #4
 8001c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3304      	adds	r3, #4
 8001c12:	2b06      	cmp	r3, #6
 8001c14:	d902      	bls.n	8001c1c <NVIC_EncodePriority+0x30>
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	3b03      	subs	r3, #3
 8001c1a:	e000      	b.n	8001c1e <NVIC_EncodePriority+0x32>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	f04f 32ff 	mov.w	r2, #4294967295
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	43da      	mvns	r2, r3
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	401a      	ands	r2, r3
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c34:	f04f 31ff 	mov.w	r1, #4294967295
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3e:	43d9      	mvns	r1, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c44:	4313      	orrs	r3, r2
         );
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3724      	adds	r7, #36	@ 0x24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
	...

08001c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c64:	d301      	bcc.n	8001c6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c66:	2301      	movs	r3, #1
 8001c68:	e00f      	b.n	8001c8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c94 <SysTick_Config+0x40>)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c72:	210f      	movs	r1, #15
 8001c74:	f04f 30ff 	mov.w	r0, #4294967295
 8001c78:	f7ff ff8e 	bl	8001b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c7c:	4b05      	ldr	r3, [pc, #20]	@ (8001c94 <SysTick_Config+0x40>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c82:	4b04      	ldr	r3, [pc, #16]	@ (8001c94 <SysTick_Config+0x40>)
 8001c84:	2207      	movs	r2, #7
 8001c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	e000e010 	.word	0xe000e010

08001c98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ff29 	bl	8001af8 <__NVIC_SetPriorityGrouping>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
 8001cba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cc0:	f7ff ff3e 	bl	8001b40 <__NVIC_GetPriorityGrouping>
 8001cc4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	68b9      	ldr	r1, [r7, #8]
 8001cca:	6978      	ldr	r0, [r7, #20]
 8001ccc:	f7ff ff8e 	bl	8001bec <NVIC_EncodePriority>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff ff5d 	bl	8001b98 <__NVIC_SetPriority>
}
 8001cde:	bf00      	nop
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b082      	sub	sp, #8
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	4603      	mov	r3, r0
 8001cee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff ff31 	bl	8001b5c <__NVIC_EnableIRQ>
}
 8001cfa:	bf00      	nop
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b082      	sub	sp, #8
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7ff ffa2 	bl	8001c54 <SysTick_Config>
 8001d10:	4603      	mov	r3, r0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
	...

08001d1c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d101      	bne.n	8001d2e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e098      	b.n	8001e60 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	461a      	mov	r2, r3
 8001d34:	4b4d      	ldr	r3, [pc, #308]	@ (8001e6c <HAL_DMA_Init+0x150>)
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d80f      	bhi.n	8001d5a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	461a      	mov	r2, r3
 8001d40:	4b4b      	ldr	r3, [pc, #300]	@ (8001e70 <HAL_DMA_Init+0x154>)
 8001d42:	4413      	add	r3, r2
 8001d44:	4a4b      	ldr	r2, [pc, #300]	@ (8001e74 <HAL_DMA_Init+0x158>)
 8001d46:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4a:	091b      	lsrs	r3, r3, #4
 8001d4c:	009a      	lsls	r2, r3, #2
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a48      	ldr	r2, [pc, #288]	@ (8001e78 <HAL_DMA_Init+0x15c>)
 8001d56:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d58:	e00e      	b.n	8001d78 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4b46      	ldr	r3, [pc, #280]	@ (8001e7c <HAL_DMA_Init+0x160>)
 8001d62:	4413      	add	r3, r2
 8001d64:	4a43      	ldr	r2, [pc, #268]	@ (8001e74 <HAL_DMA_Init+0x158>)
 8001d66:	fba2 2303 	umull	r2, r3, r2, r3
 8001d6a:	091b      	lsrs	r3, r3, #4
 8001d6c:	009a      	lsls	r2, r3, #2
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a42      	ldr	r2, [pc, #264]	@ (8001e80 <HAL_DMA_Init+0x164>)
 8001d76:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001dd2:	d039      	beq.n	8001e48 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd8:	4a27      	ldr	r2, [pc, #156]	@ (8001e78 <HAL_DMA_Init+0x15c>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d11a      	bne.n	8001e14 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001dde:	4b29      	ldr	r3, [pc, #164]	@ (8001e84 <HAL_DMA_Init+0x168>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de6:	f003 031c 	and.w	r3, r3, #28
 8001dea:	210f      	movs	r1, #15
 8001dec:	fa01 f303 	lsl.w	r3, r1, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	4924      	ldr	r1, [pc, #144]	@ (8001e84 <HAL_DMA_Init+0x168>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001df8:	4b22      	ldr	r3, [pc, #136]	@ (8001e84 <HAL_DMA_Init+0x168>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6859      	ldr	r1, [r3, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e04:	f003 031c 	and.w	r3, r3, #28
 8001e08:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0c:	491d      	ldr	r1, [pc, #116]	@ (8001e84 <HAL_DMA_Init+0x168>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	600b      	str	r3, [r1, #0]
 8001e12:	e019      	b.n	8001e48 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e14:	4b1c      	ldr	r3, [pc, #112]	@ (8001e88 <HAL_DMA_Init+0x16c>)
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1c:	f003 031c 	and.w	r3, r3, #28
 8001e20:	210f      	movs	r1, #15
 8001e22:	fa01 f303 	lsl.w	r3, r1, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	4917      	ldr	r1, [pc, #92]	@ (8001e88 <HAL_DMA_Init+0x16c>)
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e2e:	4b16      	ldr	r3, [pc, #88]	@ (8001e88 <HAL_DMA_Init+0x16c>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6859      	ldr	r1, [r3, #4]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	f003 031c 	and.w	r3, r3, #28
 8001e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e42:	4911      	ldr	r1, [pc, #68]	@ (8001e88 <HAL_DMA_Init+0x16c>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3714      	adds	r7, #20
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	40020407 	.word	0x40020407
 8001e70:	bffdfff8 	.word	0xbffdfff8
 8001e74:	cccccccd 	.word	0xcccccccd
 8001e78:	40020000 	.word	0x40020000
 8001e7c:	bffdfbf8 	.word	0xbffdfbf8
 8001e80:	40020400 	.word	0x40020400
 8001e84:	400200a8 	.word	0x400200a8
 8001e88:	400204a8 	.word	0x400204a8

08001e8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
 8001e98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d101      	bne.n	8001eac <HAL_DMA_Start_IT+0x20>
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	e04b      	b.n	8001f44 <HAL_DMA_Start_IT+0xb8>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d13a      	bne.n	8001f36 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 0201 	bic.w	r2, r2, #1
 8001edc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	68b9      	ldr	r1, [r7, #8]
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	f000 f95f 	bl	80021a8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d008      	beq.n	8001f04 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f042 020e 	orr.w	r2, r2, #14
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	e00f      	b.n	8001f24 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f022 0204 	bic.w	r2, r2, #4
 8001f12:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f042 020a 	orr.w	r2, r2, #10
 8001f22:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f042 0201 	orr.w	r2, r2, #1
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	e005      	b.n	8001f42 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f54:	2300      	movs	r3, #0
 8001f56:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d008      	beq.n	8001f76 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2204      	movs	r2, #4
 8001f68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e022      	b.n	8001fbc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f022 020e 	bic.w	r2, r2, #14
 8001f84:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0201 	bic.w	r2, r2, #1
 8001f94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	f003 021c 	and.w	r2, r3, #28
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d005      	beq.n	8001fec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2204      	movs	r2, #4
 8001fe4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	73fb      	strb	r3, [r7, #15]
 8001fea:	e029      	b.n	8002040 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f022 020e 	bic.w	r2, r2, #14
 8001ffa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 0201 	bic.w	r2, r2, #1
 800200a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002010:	f003 021c 	and.w	r2, r3, #28
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002018:	2101      	movs	r1, #1
 800201a:	fa01 f202 	lsl.w	r2, r1, r2
 800201e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002034:	2b00      	cmp	r3, #0
 8002036:	d003      	beq.n	8002040 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	4798      	blx	r3
    }
  }
  return status;
 8002040:	7bfb      	ldrb	r3, [r7, #15]
}
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b084      	sub	sp, #16
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002066:	f003 031c 	and.w	r3, r3, #28
 800206a:	2204      	movs	r2, #4
 800206c:	409a      	lsls	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	4013      	ands	r3, r2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d026      	beq.n	80020c4 <HAL_DMA_IRQHandler+0x7a>
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	d021      	beq.n	80020c4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0320 	and.w	r3, r3, #32
 800208a:	2b00      	cmp	r3, #0
 800208c:	d107      	bne.n	800209e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 0204 	bic.w	r2, r2, #4
 800209c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a2:	f003 021c 	and.w	r2, r3, #28
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020aa:	2104      	movs	r1, #4
 80020ac:	fa01 f202 	lsl.w	r2, r1, r2
 80020b0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d071      	beq.n	800219e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80020c2:	e06c      	b.n	800219e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c8:	f003 031c 	and.w	r3, r3, #28
 80020cc:	2202      	movs	r2, #2
 80020ce:	409a      	lsls	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	4013      	ands	r3, r2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d02e      	beq.n	8002136 <HAL_DMA_IRQHandler+0xec>
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d029      	beq.n	8002136 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0320 	and.w	r3, r3, #32
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d10b      	bne.n	8002108 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 020a 	bic.w	r2, r2, #10
 80020fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210c:	f003 021c 	and.w	r2, r3, #28
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002114:	2102      	movs	r1, #2
 8002116:	fa01 f202 	lsl.w	r2, r1, r2
 800211a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002128:	2b00      	cmp	r3, #0
 800212a:	d038      	beq.n	800219e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002134:	e033      	b.n	800219e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213a:	f003 031c 	and.w	r3, r3, #28
 800213e:	2208      	movs	r2, #8
 8002140:	409a      	lsls	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	4013      	ands	r3, r2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d02a      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x156>
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	f003 0308 	and.w	r3, r3, #8
 8002150:	2b00      	cmp	r3, #0
 8002152:	d025      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f022 020e 	bic.w	r2, r2, #14
 8002162:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002168:	f003 021c 	and.w	r2, r3, #28
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002170:	2101      	movs	r1, #1
 8002172:	fa01 f202 	lsl.w	r2, r1, r2
 8002176:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002192:	2b00      	cmp	r3, #0
 8002194:	d004      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800219e:	bf00      	nop
 80021a0:	bf00      	nop
}
 80021a2:	3710      	adds	r7, #16
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
 80021b4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ba:	f003 021c 	and.w	r2, r3, #28
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	2101      	movs	r1, #1
 80021c4:	fa01 f202 	lsl.w	r2, r1, r2
 80021c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	2b10      	cmp	r3, #16
 80021d8:	d108      	bne.n	80021ec <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021ea:	e007      	b.n	80021fc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68ba      	ldr	r2, [r7, #8]
 80021f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	60da      	str	r2, [r3, #12]
}
 80021fc:	bf00      	nop
 80021fe:	3714      	adds	r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002208:	b480      	push	{r7}
 800220a:	b087      	sub	sp, #28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002212:	2300      	movs	r3, #0
 8002214:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002216:	e17f      	b.n	8002518 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	2101      	movs	r1, #1
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	fa01 f303 	lsl.w	r3, r1, r3
 8002224:	4013      	ands	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 8171 	beq.w	8002512 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 0303 	and.w	r3, r3, #3
 8002238:	2b01      	cmp	r3, #1
 800223a:	d005      	beq.n	8002248 <HAL_GPIO_Init+0x40>
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 0303 	and.w	r3, r3, #3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d130      	bne.n	80022aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	2203      	movs	r2, #3
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	4013      	ands	r3, r2
 800225e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	68da      	ldr	r2, [r3, #12]
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	4313      	orrs	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800227e:	2201      	movs	r2, #1
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43db      	mvns	r3, r3
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	4013      	ands	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	091b      	lsrs	r3, r3, #4
 8002294:	f003 0201 	and.w	r2, r3, #1
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d118      	bne.n	80022e8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80022bc:	2201      	movs	r2, #1
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	fa02 f303 	lsl.w	r3, r2, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	08db      	lsrs	r3, r3, #3
 80022d2:	f003 0201 	and.w	r2, r3, #1
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4313      	orrs	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d017      	beq.n	8002324 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	2203      	movs	r2, #3
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4013      	ands	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	2b02      	cmp	r3, #2
 800232e:	d123      	bne.n	8002378 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	08da      	lsrs	r2, r3, #3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3208      	adds	r2, #8
 8002338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	220f      	movs	r2, #15
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4013      	ands	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f003 0307 	and.w	r3, r3, #7
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	4313      	orrs	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	08da      	lsrs	r2, r3, #3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3208      	adds	r2, #8
 8002372:	6939      	ldr	r1, [r7, #16]
 8002374:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	2203      	movs	r2, #3
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4013      	ands	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 0203 	and.w	r2, r3, #3
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 80ac 	beq.w	8002512 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ba:	4b5f      	ldr	r3, [pc, #380]	@ (8002538 <HAL_GPIO_Init+0x330>)
 80023bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023be:	4a5e      	ldr	r2, [pc, #376]	@ (8002538 <HAL_GPIO_Init+0x330>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80023c6:	4b5c      	ldr	r3, [pc, #368]	@ (8002538 <HAL_GPIO_Init+0x330>)
 80023c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023d2:	4a5a      	ldr	r2, [pc, #360]	@ (800253c <HAL_GPIO_Init+0x334>)
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	089b      	lsrs	r3, r3, #2
 80023d8:	3302      	adds	r3, #2
 80023da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	220f      	movs	r2, #15
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43db      	mvns	r3, r3
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023fc:	d025      	beq.n	800244a <HAL_GPIO_Init+0x242>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a4f      	ldr	r2, [pc, #316]	@ (8002540 <HAL_GPIO_Init+0x338>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d01f      	beq.n	8002446 <HAL_GPIO_Init+0x23e>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a4e      	ldr	r2, [pc, #312]	@ (8002544 <HAL_GPIO_Init+0x33c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d019      	beq.n	8002442 <HAL_GPIO_Init+0x23a>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a4d      	ldr	r2, [pc, #308]	@ (8002548 <HAL_GPIO_Init+0x340>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d013      	beq.n	800243e <HAL_GPIO_Init+0x236>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a4c      	ldr	r2, [pc, #304]	@ (800254c <HAL_GPIO_Init+0x344>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d00d      	beq.n	800243a <HAL_GPIO_Init+0x232>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a4b      	ldr	r2, [pc, #300]	@ (8002550 <HAL_GPIO_Init+0x348>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d007      	beq.n	8002436 <HAL_GPIO_Init+0x22e>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a4a      	ldr	r2, [pc, #296]	@ (8002554 <HAL_GPIO_Init+0x34c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d101      	bne.n	8002432 <HAL_GPIO_Init+0x22a>
 800242e:	2306      	movs	r3, #6
 8002430:	e00c      	b.n	800244c <HAL_GPIO_Init+0x244>
 8002432:	2307      	movs	r3, #7
 8002434:	e00a      	b.n	800244c <HAL_GPIO_Init+0x244>
 8002436:	2305      	movs	r3, #5
 8002438:	e008      	b.n	800244c <HAL_GPIO_Init+0x244>
 800243a:	2304      	movs	r3, #4
 800243c:	e006      	b.n	800244c <HAL_GPIO_Init+0x244>
 800243e:	2303      	movs	r3, #3
 8002440:	e004      	b.n	800244c <HAL_GPIO_Init+0x244>
 8002442:	2302      	movs	r3, #2
 8002444:	e002      	b.n	800244c <HAL_GPIO_Init+0x244>
 8002446:	2301      	movs	r3, #1
 8002448:	e000      	b.n	800244c <HAL_GPIO_Init+0x244>
 800244a:	2300      	movs	r3, #0
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	f002 0203 	and.w	r2, r2, #3
 8002452:	0092      	lsls	r2, r2, #2
 8002454:	4093      	lsls	r3, r2
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800245c:	4937      	ldr	r1, [pc, #220]	@ (800253c <HAL_GPIO_Init+0x334>)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	089b      	lsrs	r3, r3, #2
 8002462:	3302      	adds	r3, #2
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800246a:	4b3b      	ldr	r3, [pc, #236]	@ (8002558 <HAL_GPIO_Init+0x350>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	43db      	mvns	r3, r3
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800248e:	4a32      	ldr	r2, [pc, #200]	@ (8002558 <HAL_GPIO_Init+0x350>)
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002494:	4b30      	ldr	r3, [pc, #192]	@ (8002558 <HAL_GPIO_Init+0x350>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	43db      	mvns	r3, r3
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4013      	ands	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d003      	beq.n	80024b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024b8:	4a27      	ldr	r2, [pc, #156]	@ (8002558 <HAL_GPIO_Init+0x350>)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024be:	4b26      	ldr	r3, [pc, #152]	@ (8002558 <HAL_GPIO_Init+0x350>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	43db      	mvns	r3, r3
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	4013      	ands	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4313      	orrs	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024e2:	4a1d      	ldr	r2, [pc, #116]	@ (8002558 <HAL_GPIO_Init+0x350>)
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80024e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002558 <HAL_GPIO_Init+0x350>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	43db      	mvns	r3, r3
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	4013      	ands	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d003      	beq.n	800250c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800250c:	4a12      	ldr	r2, [pc, #72]	@ (8002558 <HAL_GPIO_Init+0x350>)
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	3301      	adds	r3, #1
 8002516:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	fa22 f303 	lsr.w	r3, r2, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	f47f ae78 	bne.w	8002218 <HAL_GPIO_Init+0x10>
  }
}
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	371c      	adds	r7, #28
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40021000 	.word	0x40021000
 800253c:	40010000 	.word	0x40010000
 8002540:	48000400 	.word	0x48000400
 8002544:	48000800 	.word	0x48000800
 8002548:	48000c00 	.word	0x48000c00
 800254c:	48001000 	.word	0x48001000
 8002550:	48001400 	.word	0x48001400
 8002554:	48001800 	.word	0x48001800
 8002558:	40010400 	.word	0x40010400

0800255c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
 8002568:	4613      	mov	r3, r2
 800256a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800256c:	787b      	ldrb	r3, [r7, #1]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002572:	887a      	ldrh	r2, [r7, #2]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002578:	e002      	b.n	8002580 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800257a:	887a      	ldrh	r2, [r7, #2]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e08d      	b.n	80026ba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d106      	bne.n	80025b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7fe f99c 	bl	80008f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2224      	movs	r2, #36	@ 0x24
 80025bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0201 	bic.w	r2, r2, #1
 80025ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d107      	bne.n	8002606 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	e006      	b.n	8002614 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002612:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	2b02      	cmp	r3, #2
 800261a:	d108      	bne.n	800262e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800262a:	605a      	str	r2, [r3, #4]
 800262c:	e007      	b.n	800263e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800263c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800264c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002650:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68da      	ldr	r2, [r3, #12]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002660:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	691a      	ldr	r2, [r3, #16]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	430a      	orrs	r2, r1
 800267a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69d9      	ldr	r1, [r3, #28]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a1a      	ldr	r2, [r3, #32]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f042 0201 	orr.w	r2, r2, #1
 800269a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2220      	movs	r2, #32
 80026a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	4608      	mov	r0, r1
 80026ce:	4611      	mov	r1, r2
 80026d0:	461a      	mov	r2, r3
 80026d2:	4603      	mov	r3, r0
 80026d4:	817b      	strh	r3, [r7, #10]
 80026d6:	460b      	mov	r3, r1
 80026d8:	813b      	strh	r3, [r7, #8]
 80026da:	4613      	mov	r3, r2
 80026dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b20      	cmp	r3, #32
 80026e8:	f040 80fd 	bne.w	80028e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80026ec:	6a3b      	ldr	r3, [r7, #32]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d002      	beq.n	80026f8 <HAL_I2C_Mem_Read+0x34>
 80026f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d105      	bne.n	8002704 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e0f1      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_I2C_Mem_Read+0x4e>
 800270e:	2302      	movs	r3, #2
 8002710:	e0ea      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800271a:	f7ff f9bd 	bl	8001a98 <HAL_GetTick>
 800271e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	2319      	movs	r3, #25
 8002726:	2201      	movs	r2, #1
 8002728:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 f975 	bl	8002a1c <I2C_WaitOnFlagUntilTimeout>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0d5      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2222      	movs	r2, #34	@ 0x22
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2240      	movs	r2, #64	@ 0x40
 8002748:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a3a      	ldr	r2, [r7, #32]
 8002756:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800275c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002764:	88f8      	ldrh	r0, [r7, #6]
 8002766:	893a      	ldrh	r2, [r7, #8]
 8002768:	8979      	ldrh	r1, [r7, #10]
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	4603      	mov	r3, r0
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f000 f8d9 	bl	800292c <I2C_RequestMemoryRead>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d005      	beq.n	800278c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e0ad      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002790:	b29b      	uxth	r3, r3
 8002792:	2bff      	cmp	r3, #255	@ 0xff
 8002794:	d90e      	bls.n	80027b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2201      	movs	r2, #1
 800279a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	8979      	ldrh	r1, [r7, #10]
 80027a4:	4b52      	ldr	r3, [pc, #328]	@ (80028f0 <HAL_I2C_Mem_Read+0x22c>)
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f000 faf9 	bl	8002da4 <I2C_TransferConfig>
 80027b2:	e00f      	b.n	80027d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	8979      	ldrh	r1, [r7, #10]
 80027c6:	4b4a      	ldr	r3, [pc, #296]	@ (80028f0 <HAL_I2C_Mem_Read+0x22c>)
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 fae8 	bl	8002da4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027da:	2200      	movs	r2, #0
 80027dc:	2104      	movs	r1, #4
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 f91c 	bl	8002a1c <I2C_WaitOnFlagUntilTimeout>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e07c      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f8:	b2d2      	uxtb	r2, r2
 80027fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800280a:	3b01      	subs	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002816:	b29b      	uxth	r3, r3
 8002818:	3b01      	subs	r3, #1
 800281a:	b29a      	uxth	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d034      	beq.n	8002894 <HAL_I2C_Mem_Read+0x1d0>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282e:	2b00      	cmp	r3, #0
 8002830:	d130      	bne.n	8002894 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002838:	2200      	movs	r2, #0
 800283a:	2180      	movs	r1, #128	@ 0x80
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f000 f8ed 	bl	8002a1c <I2C_WaitOnFlagUntilTimeout>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e04d      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	2bff      	cmp	r3, #255	@ 0xff
 8002854:	d90e      	bls.n	8002874 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2201      	movs	r2, #1
 800285a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002860:	b2da      	uxtb	r2, r3
 8002862:	8979      	ldrh	r1, [r7, #10]
 8002864:	2300      	movs	r3, #0
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fa99 	bl	8002da4 <I2C_TransferConfig>
 8002872:	e00f      	b.n	8002894 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002882:	b2da      	uxtb	r2, r3
 8002884:	8979      	ldrh	r1, [r7, #10]
 8002886:	2300      	movs	r3, #0
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f000 fa88 	bl	8002da4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002898:	b29b      	uxth	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d19a      	bne.n	80027d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 f95a 	bl	8002b5c <I2C_WaitOnSTOPFlagUntilTimeout>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e01a      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2220      	movs	r2, #32
 80028b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6859      	ldr	r1, [r3, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <HAL_I2C_Mem_Read+0x230>)
 80028c6:	400b      	ands	r3, r1
 80028c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2220      	movs	r2, #32
 80028ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	e000      	b.n	80028e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80028e6:	2302      	movs	r3, #2
  }
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	80002400 	.word	0x80002400
 80028f4:	fe00e800 	.word	0xfe00e800

080028f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002914:	2b00      	cmp	r3, #0
 8002916:	d005      	beq.n	8002924 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291c:	68ba      	ldr	r2, [r7, #8]
 800291e:	68f9      	ldr	r1, [r7, #12]
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	4798      	blx	r3
  }
}
 8002924:	bf00      	nop
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af02      	add	r7, sp, #8
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	4608      	mov	r0, r1
 8002936:	4611      	mov	r1, r2
 8002938:	461a      	mov	r2, r3
 800293a:	4603      	mov	r3, r0
 800293c:	817b      	strh	r3, [r7, #10]
 800293e:	460b      	mov	r3, r1
 8002940:	813b      	strh	r3, [r7, #8]
 8002942:	4613      	mov	r3, r2
 8002944:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	b2da      	uxtb	r2, r3
 800294a:	8979      	ldrh	r1, [r7, #10]
 800294c:	4b20      	ldr	r3, [pc, #128]	@ (80029d0 <I2C_RequestMemoryRead+0xa4>)
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2300      	movs	r3, #0
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 fa26 	bl	8002da4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002958:	69fa      	ldr	r2, [r7, #28]
 800295a:	69b9      	ldr	r1, [r7, #24]
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f000 f8b6 	bl	8002ace <I2C_WaitOnTXISFlagUntilTimeout>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e02c      	b.n	80029c6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800296c:	88fb      	ldrh	r3, [r7, #6]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d105      	bne.n	800297e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002972:	893b      	ldrh	r3, [r7, #8]
 8002974:	b2da      	uxtb	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	629a      	str	r2, [r3, #40]	@ 0x28
 800297c:	e015      	b.n	80029aa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800297e:	893b      	ldrh	r3, [r7, #8]
 8002980:	0a1b      	lsrs	r3, r3, #8
 8002982:	b29b      	uxth	r3, r3
 8002984:	b2da      	uxtb	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800298c:	69fa      	ldr	r2, [r7, #28]
 800298e:	69b9      	ldr	r1, [r7, #24]
 8002990:	68f8      	ldr	r0, [r7, #12]
 8002992:	f000 f89c 	bl	8002ace <I2C_WaitOnTXISFlagUntilTimeout>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e012      	b.n	80029c6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029a0:	893b      	ldrh	r3, [r7, #8]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	2200      	movs	r2, #0
 80029b2:	2140      	movs	r1, #64	@ 0x40
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f000 f831 	bl	8002a1c <I2C_WaitOnFlagUntilTimeout>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	80002000 	.word	0x80002000

080029d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d103      	bne.n	80029f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2200      	movs	r2, #0
 80029f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d007      	beq.n	8002a10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	699a      	ldr	r2, [r3, #24]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0201 	orr.w	r2, r2, #1
 8002a0e:	619a      	str	r2, [r3, #24]
  }
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a2c:	e03b      	b.n	8002aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	6839      	ldr	r1, [r7, #0]
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 f8d6 	bl	8002be4 <I2C_IsErrorOccurred>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e041      	b.n	8002ac6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a48:	d02d      	beq.n	8002aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a4a:	f7ff f825 	bl	8001a98 <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d302      	bcc.n	8002a60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d122      	bne.n	8002aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699a      	ldr	r2, [r3, #24]
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	bf0c      	ite	eq
 8002a70:	2301      	moveq	r3, #1
 8002a72:	2300      	movne	r3, #0
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	461a      	mov	r2, r3
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d113      	bne.n	8002aa6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a82:	f043 0220 	orr.w	r2, r3, #32
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e00f      	b.n	8002ac6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	699a      	ldr	r2, [r3, #24]
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	bf0c      	ite	eq
 8002ab6:	2301      	moveq	r3, #1
 8002ab8:	2300      	movne	r3, #0
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	461a      	mov	r2, r3
 8002abe:	79fb      	ldrb	r3, [r7, #7]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d0b4      	beq.n	8002a2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	60f8      	str	r0, [r7, #12]
 8002ad6:	60b9      	str	r1, [r7, #8]
 8002ad8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ada:	e033      	b.n	8002b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	68b9      	ldr	r1, [r7, #8]
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 f87f 	bl	8002be4 <I2C_IsErrorOccurred>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e031      	b.n	8002b54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af6:	d025      	beq.n	8002b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002af8:	f7fe ffce 	bl	8001a98 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	68ba      	ldr	r2, [r7, #8]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d302      	bcc.n	8002b0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d11a      	bne.n	8002b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d013      	beq.n	8002b44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b20:	f043 0220 	orr.w	r2, r3, #32
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e007      	b.n	8002b54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d1c4      	bne.n	8002adc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b68:	e02f      	b.n	8002bca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	68b9      	ldr	r1, [r7, #8]
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f838 	bl	8002be4 <I2C_IsErrorOccurred>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e02d      	b.n	8002bda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b7e:	f7fe ff8b 	bl	8001a98 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	68ba      	ldr	r2, [r7, #8]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d302      	bcc.n	8002b94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d11a      	bne.n	8002bca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	f003 0320 	and.w	r3, r3, #32
 8002b9e:	2b20      	cmp	r3, #32
 8002ba0:	d013      	beq.n	8002bca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba6:	f043 0220 	orr.w	r2, r3, #32
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2220      	movs	r2, #32
 8002bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e007      	b.n	8002bda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f003 0320 	and.w	r3, r3, #32
 8002bd4:	2b20      	cmp	r3, #32
 8002bd6:	d1c8      	bne.n	8002b6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08a      	sub	sp, #40	@ 0x28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	f003 0310 	and.w	r3, r3, #16
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d068      	beq.n	8002ce2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2210      	movs	r2, #16
 8002c16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c18:	e049      	b.n	8002cae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c20:	d045      	beq.n	8002cae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c22:	f7fe ff39 	bl	8001a98 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	68ba      	ldr	r2, [r7, #8]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d302      	bcc.n	8002c38 <I2C_IsErrorOccurred+0x54>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d13a      	bne.n	8002cae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c5a:	d121      	bne.n	8002ca0 <I2C_IsErrorOccurred+0xbc>
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c62:	d01d      	beq.n	8002ca0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c64:	7cfb      	ldrb	r3, [r7, #19]
 8002c66:	2b20      	cmp	r3, #32
 8002c68:	d01a      	beq.n	8002ca0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c7a:	f7fe ff0d 	bl	8001a98 <HAL_GetTick>
 8002c7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c80:	e00e      	b.n	8002ca0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c82:	f7fe ff09 	bl	8001a98 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b19      	cmp	r3, #25
 8002c8e:	d907      	bls.n	8002ca0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c90:	6a3b      	ldr	r3, [r7, #32]
 8002c92:	f043 0320 	orr.w	r3, r3, #32
 8002c96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002c9e:	e006      	b.n	8002cae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	2b20      	cmp	r3, #32
 8002cac:	d1e9      	bne.n	8002c82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	f003 0320 	and.w	r3, r3, #32
 8002cb8:	2b20      	cmp	r3, #32
 8002cba:	d003      	beq.n	8002cc4 <I2C_IsErrorOccurred+0xe0>
 8002cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0aa      	beq.n	8002c1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d103      	bne.n	8002cd4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00b      	beq.n	8002d0c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	f043 0301 	orr.w	r3, r3, #1
 8002cfa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	f043 0308 	orr.w	r3, r3, #8
 8002d1c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d00b      	beq.n	8002d50 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	f043 0302 	orr.w	r3, r3, #2
 8002d3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002d50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d01c      	beq.n	8002d92 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f7ff fe3b 	bl	80029d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b0d      	ldr	r3, [pc, #52]	@ (8002da0 <I2C_IsErrorOccurred+0x1bc>)
 8002d6a:	400b      	ands	r3, r1
 8002d6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	431a      	orrs	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002d92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3728      	adds	r7, #40	@ 0x28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	fe00e800 	.word	0xfe00e800

08002da4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	607b      	str	r3, [r7, #4]
 8002dae:	460b      	mov	r3, r1
 8002db0:	817b      	strh	r3, [r7, #10]
 8002db2:	4613      	mov	r3, r2
 8002db4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002db6:	897b      	ldrh	r3, [r7, #10]
 8002db8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dbc:	7a7b      	ldrb	r3, [r7, #9]
 8002dbe:	041b      	lsls	r3, r3, #16
 8002dc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dc4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002dd2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	6a3b      	ldr	r3, [r7, #32]
 8002ddc:	0d5b      	lsrs	r3, r3, #21
 8002dde:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002de2:	4b08      	ldr	r3, [pc, #32]	@ (8002e04 <I2C_TransferConfig+0x60>)
 8002de4:	430b      	orrs	r3, r1
 8002de6:	43db      	mvns	r3, r3
 8002de8:	ea02 0103 	and.w	r1, r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002df6:	bf00      	nop
 8002df8:	371c      	adds	r7, #28
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	03ff63ff 	.word	0x03ff63ff

08002e08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b20      	cmp	r3, #32
 8002e1c:	d138      	bne.n	8002e90 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d101      	bne.n	8002e2c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e28:	2302      	movs	r3, #2
 8002e2a:	e032      	b.n	8002e92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2224      	movs	r2, #36	@ 0x24
 8002e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0201 	bic.w	r2, r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e5a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6819      	ldr	r1, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	683a      	ldr	r2, [r7, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0201 	orr.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	e000      	b.n	8002e92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e90:	2302      	movs	r3, #2
  }
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b085      	sub	sp, #20
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
 8002ea6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	2b20      	cmp	r3, #32
 8002eb2:	d139      	bne.n	8002f28 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e033      	b.n	8002f2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2224      	movs	r2, #36	@ 0x24
 8002ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 0201 	bic.w	r2, r2, #1
 8002ee0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ef0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	021b      	lsls	r3, r3, #8
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68fa      	ldr	r2, [r7, #12]
 8002f02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f042 0201 	orr.w	r2, r2, #1
 8002f12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2220      	movs	r2, #32
 8002f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f24:	2300      	movs	r3, #0
 8002f26:	e000      	b.n	8002f2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f28:	2302      	movs	r3, #2
  }
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f3c:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40007000 	.word	0x40007000

08002f54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f62:	d130      	bne.n	8002fc6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f64:	4b23      	ldr	r3, [pc, #140]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f70:	d038      	beq.n	8002fe4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f72:	4b20      	ldr	r3, [pc, #128]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f7a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f80:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f82:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2232      	movs	r2, #50	@ 0x32
 8002f88:	fb02 f303 	mul.w	r3, r2, r3
 8002f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8002ffc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f92:	0c9b      	lsrs	r3, r3, #18
 8002f94:	3301      	adds	r3, #1
 8002f96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f98:	e002      	b.n	8002fa0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fa0:	4b14      	ldr	r3, [pc, #80]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fac:	d102      	bne.n	8002fb4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1f2      	bne.n	8002f9a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fc0:	d110      	bne.n	8002fe4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e00f      	b.n	8002fe6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fd2:	d007      	beq.n	8002fe4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002fd4:	4b07      	ldr	r3, [pc, #28]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fdc:	4a05      	ldr	r2, [pc, #20]	@ (8002ff4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fe2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	40007000 	.word	0x40007000
 8002ff8:	20000014 	.word	0x20000014
 8002ffc:	431bde83 	.word	0x431bde83

08003000 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b088      	sub	sp, #32
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e3ca      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003012:	4b97      	ldr	r3, [pc, #604]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 030c 	and.w	r3, r3, #12
 800301a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800301c:	4b94      	ldr	r3, [pc, #592]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	2b00      	cmp	r3, #0
 8003030:	f000 80e4 	beq.w	80031fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d007      	beq.n	800304a <HAL_RCC_OscConfig+0x4a>
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	2b0c      	cmp	r3, #12
 800303e:	f040 808b 	bne.w	8003158 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2b01      	cmp	r3, #1
 8003046:	f040 8087 	bne.w	8003158 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800304a:	4b89      	ldr	r3, [pc, #548]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <HAL_RCC_OscConfig+0x62>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e3a2      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a1a      	ldr	r2, [r3, #32]
 8003066:	4b82      	ldr	r3, [pc, #520]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d004      	beq.n	800307c <HAL_RCC_OscConfig+0x7c>
 8003072:	4b7f      	ldr	r3, [pc, #508]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800307a:	e005      	b.n	8003088 <HAL_RCC_OscConfig+0x88>
 800307c:	4b7c      	ldr	r3, [pc, #496]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 800307e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003082:	091b      	lsrs	r3, r3, #4
 8003084:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003088:	4293      	cmp	r3, r2
 800308a:	d223      	bcs.n	80030d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fd55 	bl	8003b40 <RCC_SetFlashLatencyFromMSIRange>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e383      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030a0:	4b73      	ldr	r3, [pc, #460]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a72      	ldr	r2, [pc, #456]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030a6:	f043 0308 	orr.w	r3, r3, #8
 80030aa:	6013      	str	r3, [r2, #0]
 80030ac:	4b70      	ldr	r3, [pc, #448]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	496d      	ldr	r1, [pc, #436]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030be:	4b6c      	ldr	r3, [pc, #432]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	021b      	lsls	r3, r3, #8
 80030cc:	4968      	ldr	r1, [pc, #416]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	604b      	str	r3, [r1, #4]
 80030d2:	e025      	b.n	8003120 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030d4:	4b66      	ldr	r3, [pc, #408]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a65      	ldr	r2, [pc, #404]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030da:	f043 0308 	orr.w	r3, r3, #8
 80030de:	6013      	str	r3, [r2, #0]
 80030e0:	4b63      	ldr	r3, [pc, #396]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	4960      	ldr	r1, [pc, #384]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	021b      	lsls	r3, r3, #8
 8003100:	495b      	ldr	r1, [pc, #364]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003102:	4313      	orrs	r3, r2
 8003104:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d109      	bne.n	8003120 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	4618      	mov	r0, r3
 8003112:	f000 fd15 	bl	8003b40 <RCC_SetFlashLatencyFromMSIRange>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e343      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003120:	f000 fc4a 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8003124:	4602      	mov	r2, r0
 8003126:	4b52      	ldr	r3, [pc, #328]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	091b      	lsrs	r3, r3, #4
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	4950      	ldr	r1, [pc, #320]	@ (8003274 <HAL_RCC_OscConfig+0x274>)
 8003132:	5ccb      	ldrb	r3, [r1, r3]
 8003134:	f003 031f 	and.w	r3, r3, #31
 8003138:	fa22 f303 	lsr.w	r3, r2, r3
 800313c:	4a4e      	ldr	r2, [pc, #312]	@ (8003278 <HAL_RCC_OscConfig+0x278>)
 800313e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003140:	4b4e      	ldr	r3, [pc, #312]	@ (800327c <HAL_RCC_OscConfig+0x27c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4618      	mov	r0, r3
 8003146:	f7fe fc57 	bl	80019f8 <HAL_InitTick>
 800314a:	4603      	mov	r3, r0
 800314c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d052      	beq.n	80031fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003154:	7bfb      	ldrb	r3, [r7, #15]
 8003156:	e327      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d032      	beq.n	80031c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003160:	4b43      	ldr	r3, [pc, #268]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a42      	ldr	r2, [pc, #264]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800316c:	f7fe fc94 	bl	8001a98 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003174:	f7fe fc90 	bl	8001a98 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e310      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003186:	4b3a      	ldr	r3, [pc, #232]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0f0      	beq.n	8003174 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003192:	4b37      	ldr	r3, [pc, #220]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a36      	ldr	r2, [pc, #216]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003198:	f043 0308 	orr.w	r3, r3, #8
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	4b34      	ldr	r3, [pc, #208]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	4931      	ldr	r1, [pc, #196]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031b0:	4b2f      	ldr	r3, [pc, #188]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	492c      	ldr	r1, [pc, #176]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	604b      	str	r3, [r1, #4]
 80031c4:	e01a      	b.n	80031fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031c6:	4b2a      	ldr	r3, [pc, #168]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a29      	ldr	r2, [pc, #164]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031cc:	f023 0301 	bic.w	r3, r3, #1
 80031d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031d2:	f7fe fc61 	bl	8001a98 <HAL_GetTick>
 80031d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031d8:	e008      	b.n	80031ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031da:	f7fe fc5d 	bl	8001a98 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e2dd      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031ec:	4b20      	ldr	r3, [pc, #128]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1f0      	bne.n	80031da <HAL_RCC_OscConfig+0x1da>
 80031f8:	e000      	b.n	80031fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b00      	cmp	r3, #0
 8003206:	d074      	beq.n	80032f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	2b08      	cmp	r3, #8
 800320c:	d005      	beq.n	800321a <HAL_RCC_OscConfig+0x21a>
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	2b0c      	cmp	r3, #12
 8003212:	d10e      	bne.n	8003232 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2b03      	cmp	r3, #3
 8003218:	d10b      	bne.n	8003232 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321a:	4b15      	ldr	r3, [pc, #84]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d064      	beq.n	80032f0 <HAL_RCC_OscConfig+0x2f0>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d160      	bne.n	80032f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e2ba      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800323a:	d106      	bne.n	800324a <HAL_RCC_OscConfig+0x24a>
 800323c:	4b0c      	ldr	r3, [pc, #48]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a0b      	ldr	r2, [pc, #44]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003246:	6013      	str	r3, [r2, #0]
 8003248:	e026      	b.n	8003298 <HAL_RCC_OscConfig+0x298>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003252:	d115      	bne.n	8003280 <HAL_RCC_OscConfig+0x280>
 8003254:	4b06      	ldr	r3, [pc, #24]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a05      	ldr	r2, [pc, #20]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 800325a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	4b03      	ldr	r3, [pc, #12]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a02      	ldr	r2, [pc, #8]	@ (8003270 <HAL_RCC_OscConfig+0x270>)
 8003266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	e014      	b.n	8003298 <HAL_RCC_OscConfig+0x298>
 800326e:	bf00      	nop
 8003270:	40021000 	.word	0x40021000
 8003274:	0800c0d0 	.word	0x0800c0d0
 8003278:	20000014 	.word	0x20000014
 800327c:	20000018 	.word	0x20000018
 8003280:	4ba0      	ldr	r3, [pc, #640]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a9f      	ldr	r2, [pc, #636]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	4b9d      	ldr	r3, [pc, #628]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a9c      	ldr	r2, [pc, #624]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d013      	beq.n	80032c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a0:	f7fe fbfa 	bl	8001a98 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a8:	f7fe fbf6 	bl	8001a98 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	@ 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e276      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ba:	4b92      	ldr	r3, [pc, #584]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x2a8>
 80032c6:	e014      	b.n	80032f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c8:	f7fe fbe6 	bl	8001a98 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d0:	f7fe fbe2 	bl	8001a98 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b64      	cmp	r3, #100	@ 0x64
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e262      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032e2:	4b88      	ldr	r3, [pc, #544]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0x2d0>
 80032ee:	e000      	b.n	80032f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d060      	beq.n	80033c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	2b04      	cmp	r3, #4
 8003302:	d005      	beq.n	8003310 <HAL_RCC_OscConfig+0x310>
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	2b0c      	cmp	r3, #12
 8003308:	d119      	bne.n	800333e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	2b02      	cmp	r3, #2
 800330e:	d116      	bne.n	800333e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003310:	4b7c      	ldr	r3, [pc, #496]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003318:	2b00      	cmp	r3, #0
 800331a:	d005      	beq.n	8003328 <HAL_RCC_OscConfig+0x328>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d101      	bne.n	8003328 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e23f      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003328:	4b76      	ldr	r3, [pc, #472]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	061b      	lsls	r3, r3, #24
 8003336:	4973      	ldr	r1, [pc, #460]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003338:	4313      	orrs	r3, r2
 800333a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800333c:	e040      	b.n	80033c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d023      	beq.n	800338e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003346:	4b6f      	ldr	r3, [pc, #444]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a6e      	ldr	r2, [pc, #440]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800334c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003352:	f7fe fba1 	bl	8001a98 <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800335a:	f7fe fb9d 	bl	8001a98 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e21d      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800336c:	4b65      	ldr	r3, [pc, #404]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003374:	2b00      	cmp	r3, #0
 8003376:	d0f0      	beq.n	800335a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003378:	4b62      	ldr	r3, [pc, #392]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	061b      	lsls	r3, r3, #24
 8003386:	495f      	ldr	r1, [pc, #380]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003388:	4313      	orrs	r3, r2
 800338a:	604b      	str	r3, [r1, #4]
 800338c:	e018      	b.n	80033c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800338e:	4b5d      	ldr	r3, [pc, #372]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a5c      	ldr	r2, [pc, #368]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003394:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003398:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339a:	f7fe fb7d 	bl	8001a98 <HAL_GetTick>
 800339e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a2:	f7fe fb79 	bl	8001a98 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e1f9      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033b4:	4b53      	ldr	r3, [pc, #332]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1f0      	bne.n	80033a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0308 	and.w	r3, r3, #8
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d03c      	beq.n	8003446 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d01c      	beq.n	800340e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80033d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033da:	4a4a      	ldr	r2, [pc, #296]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80033dc:	f043 0301 	orr.w	r3, r3, #1
 80033e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e4:	f7fe fb58 	bl	8001a98 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ec:	f7fe fb54 	bl	8001a98 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e1d4      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033fe:	4b41      	ldr	r3, [pc, #260]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003400:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0ef      	beq.n	80033ec <HAL_RCC_OscConfig+0x3ec>
 800340c:	e01b      	b.n	8003446 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800340e:	4b3d      	ldr	r3, [pc, #244]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003410:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003414:	4a3b      	ldr	r2, [pc, #236]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003416:	f023 0301 	bic.w	r3, r3, #1
 800341a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800341e:	f7fe fb3b 	bl	8001a98 <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003424:	e008      	b.n	8003438 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003426:	f7fe fb37 	bl	8001a98 <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d901      	bls.n	8003438 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e1b7      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003438:	4b32      	ldr	r3, [pc, #200]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800343a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1ef      	bne.n	8003426 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0304 	and.w	r3, r3, #4
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 80a6 	beq.w	80035a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003454:	2300      	movs	r3, #0
 8003456:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003458:	4b2a      	ldr	r3, [pc, #168]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800345a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10d      	bne.n	8003480 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003464:	4b27      	ldr	r3, [pc, #156]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003468:	4a26      	ldr	r2, [pc, #152]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 800346a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003470:	4b24      	ldr	r3, [pc, #144]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 8003472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003478:	60bb      	str	r3, [r7, #8]
 800347a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800347c:	2301      	movs	r3, #1
 800347e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003480:	4b21      	ldr	r3, [pc, #132]	@ (8003508 <HAL_RCC_OscConfig+0x508>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003488:	2b00      	cmp	r3, #0
 800348a:	d118      	bne.n	80034be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800348c:	4b1e      	ldr	r3, [pc, #120]	@ (8003508 <HAL_RCC_OscConfig+0x508>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a1d      	ldr	r2, [pc, #116]	@ (8003508 <HAL_RCC_OscConfig+0x508>)
 8003492:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003496:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003498:	f7fe fafe 	bl	8001a98 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a0:	f7fe fafa 	bl	8001a98 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e17a      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b2:	4b15      	ldr	r3, [pc, #84]	@ (8003508 <HAL_RCC_OscConfig+0x508>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0f0      	beq.n	80034a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d108      	bne.n	80034d8 <HAL_RCC_OscConfig+0x4d8>
 80034c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80034c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80034ce:	f043 0301 	orr.w	r3, r3, #1
 80034d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034d6:	e029      	b.n	800352c <HAL_RCC_OscConfig+0x52c>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	2b05      	cmp	r3, #5
 80034de:	d115      	bne.n	800350c <HAL_RCC_OscConfig+0x50c>
 80034e0:	4b08      	ldr	r3, [pc, #32]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e6:	4a07      	ldr	r2, [pc, #28]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80034e8:	f043 0304 	orr.w	r3, r3, #4
 80034ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034f0:	4b04      	ldr	r3, [pc, #16]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80034f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f6:	4a03      	ldr	r2, [pc, #12]	@ (8003504 <HAL_RCC_OscConfig+0x504>)
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003500:	e014      	b.n	800352c <HAL_RCC_OscConfig+0x52c>
 8003502:	bf00      	nop
 8003504:	40021000 	.word	0x40021000
 8003508:	40007000 	.word	0x40007000
 800350c:	4b9c      	ldr	r3, [pc, #624]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003512:	4a9b      	ldr	r2, [pc, #620]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003514:	f023 0301 	bic.w	r3, r3, #1
 8003518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800351c:	4b98      	ldr	r3, [pc, #608]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800351e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003522:	4a97      	ldr	r2, [pc, #604]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003524:	f023 0304 	bic.w	r3, r3, #4
 8003528:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d016      	beq.n	8003562 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003534:	f7fe fab0 	bl	8001a98 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800353a:	e00a      	b.n	8003552 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800353c:	f7fe faac 	bl	8001a98 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800354a:	4293      	cmp	r3, r2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e12a      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003552:	4b8b      	ldr	r3, [pc, #556]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d0ed      	beq.n	800353c <HAL_RCC_OscConfig+0x53c>
 8003560:	e015      	b.n	800358e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003562:	f7fe fa99 	bl	8001a98 <HAL_GetTick>
 8003566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003568:	e00a      	b.n	8003580 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356a:	f7fe fa95 	bl	8001a98 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003578:	4293      	cmp	r3, r2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e113      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003580:	4b7f      	ldr	r3, [pc, #508]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1ed      	bne.n	800356a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800358e:	7ffb      	ldrb	r3, [r7, #31]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d105      	bne.n	80035a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003594:	4b7a      	ldr	r3, [pc, #488]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003598:	4a79      	ldr	r2, [pc, #484]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800359a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800359e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	f000 80fe 	beq.w	80037a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	f040 80d0 	bne.w	8003754 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035b4:	4b72      	ldr	r3, [pc, #456]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f003 0203 	and.w	r2, r3, #3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d130      	bne.n	800362a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d2:	3b01      	subs	r3, #1
 80035d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d127      	bne.n	800362a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d11f      	bne.n	800362a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035f4:	2a07      	cmp	r2, #7
 80035f6:	bf14      	ite	ne
 80035f8:	2201      	movne	r2, #1
 80035fa:	2200      	moveq	r2, #0
 80035fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035fe:	4293      	cmp	r3, r2
 8003600:	d113      	bne.n	800362a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800360c:	085b      	lsrs	r3, r3, #1
 800360e:	3b01      	subs	r3, #1
 8003610:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003612:	429a      	cmp	r2, r3
 8003614:	d109      	bne.n	800362a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003620:	085b      	lsrs	r3, r3, #1
 8003622:	3b01      	subs	r3, #1
 8003624:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003626:	429a      	cmp	r2, r3
 8003628:	d06e      	beq.n	8003708 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	2b0c      	cmp	r3, #12
 800362e:	d069      	beq.n	8003704 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003630:	4b53      	ldr	r3, [pc, #332]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d105      	bne.n	8003648 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800363c:	4b50      	ldr	r3, [pc, #320]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e0ad      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800364c:	4b4c      	ldr	r3, [pc, #304]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a4b      	ldr	r2, [pc, #300]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003652:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003656:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003658:	f7fe fa1e 	bl	8001a98 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003660:	f7fe fa1a 	bl	8001a98 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e09a      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003672:	4b43      	ldr	r3, [pc, #268]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1f0      	bne.n	8003660 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800367e:	4b40      	ldr	r3, [pc, #256]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003680:	68da      	ldr	r2, [r3, #12]
 8003682:	4b40      	ldr	r3, [pc, #256]	@ (8003784 <HAL_RCC_OscConfig+0x784>)
 8003684:	4013      	ands	r3, r2
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800368e:	3a01      	subs	r2, #1
 8003690:	0112      	lsls	r2, r2, #4
 8003692:	4311      	orrs	r1, r2
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003698:	0212      	lsls	r2, r2, #8
 800369a:	4311      	orrs	r1, r2
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036a0:	0852      	lsrs	r2, r2, #1
 80036a2:	3a01      	subs	r2, #1
 80036a4:	0552      	lsls	r2, r2, #21
 80036a6:	4311      	orrs	r1, r2
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80036ac:	0852      	lsrs	r2, r2, #1
 80036ae:	3a01      	subs	r2, #1
 80036b0:	0652      	lsls	r2, r2, #25
 80036b2:	4311      	orrs	r1, r2
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80036b8:	0912      	lsrs	r2, r2, #4
 80036ba:	0452      	lsls	r2, r2, #17
 80036bc:	430a      	orrs	r2, r1
 80036be:	4930      	ldr	r1, [pc, #192]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a2d      	ldr	r2, [pc, #180]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 80036ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036d0:	4b2b      	ldr	r3, [pc, #172]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	4a2a      	ldr	r2, [pc, #168]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 80036d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036dc:	f7fe f9dc 	bl	8001a98 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036e4:	f7fe f9d8 	bl	8001a98 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e058      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036f6:	4b22      	ldr	r3, [pc, #136]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0f0      	beq.n	80036e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003702:	e050      	b.n	80037a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e04f      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003708:	4b1d      	ldr	r3, [pc, #116]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d148      	bne.n	80037a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003714:	4b1a      	ldr	r3, [pc, #104]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a19      	ldr	r2, [pc, #100]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800371a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800371e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003720:	4b17      	ldr	r3, [pc, #92]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	4a16      	ldr	r2, [pc, #88]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003726:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800372a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800372c:	f7fe f9b4 	bl	8001a98 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003734:	f7fe f9b0 	bl	8001a98 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e030      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003746:	4b0e      	ldr	r3, [pc, #56]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f0      	beq.n	8003734 <HAL_RCC_OscConfig+0x734>
 8003752:	e028      	b.n	80037a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	2b0c      	cmp	r3, #12
 8003758:	d023      	beq.n	80037a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375a:	4b09      	ldr	r3, [pc, #36]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a08      	ldr	r2, [pc, #32]	@ (8003780 <HAL_RCC_OscConfig+0x780>)
 8003760:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003764:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003766:	f7fe f997 	bl	8001a98 <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800376c:	e00c      	b.n	8003788 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800376e:	f7fe f993 	bl	8001a98 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d905      	bls.n	8003788 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e013      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
 8003780:	40021000 	.word	0x40021000
 8003784:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003788:	4b09      	ldr	r3, [pc, #36]	@ (80037b0 <HAL_RCC_OscConfig+0x7b0>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1ec      	bne.n	800376e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003794:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <HAL_RCC_OscConfig+0x7b0>)
 8003796:	68da      	ldr	r2, [r3, #12]
 8003798:	4905      	ldr	r1, [pc, #20]	@ (80037b0 <HAL_RCC_OscConfig+0x7b0>)
 800379a:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <HAL_RCC_OscConfig+0x7b4>)
 800379c:	4013      	ands	r3, r2
 800379e:	60cb      	str	r3, [r1, #12]
 80037a0:	e001      	b.n	80037a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e000      	b.n	80037a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3720      	adds	r7, #32
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000
 80037b4:	feeefffc 	.word	0xfeeefffc

080037b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e0e7      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037cc:	4b75      	ldr	r3, [pc, #468]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d910      	bls.n	80037fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037da:	4b72      	ldr	r3, [pc, #456]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f023 0207 	bic.w	r2, r3, #7
 80037e2:	4970      	ldr	r1, [pc, #448]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ea:	4b6e      	ldr	r3, [pc, #440]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d001      	beq.n	80037fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e0cf      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d010      	beq.n	800382a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	4b66      	ldr	r3, [pc, #408]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003814:	429a      	cmp	r2, r3
 8003816:	d908      	bls.n	800382a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003818:	4b63      	ldr	r3, [pc, #396]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	4960      	ldr	r1, [pc, #384]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003826:	4313      	orrs	r3, r2
 8003828:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d04c      	beq.n	80038d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b03      	cmp	r3, #3
 800383c:	d107      	bne.n	800384e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383e:	4b5a      	ldr	r3, [pc, #360]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d121      	bne.n	800388e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e0a6      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	2b02      	cmp	r3, #2
 8003854:	d107      	bne.n	8003866 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003856:	4b54      	ldr	r3, [pc, #336]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d115      	bne.n	800388e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e09a      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d107      	bne.n	800387e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800386e:	4b4e      	ldr	r3, [pc, #312]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d109      	bne.n	800388e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e08e      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800387e:	4b4a      	ldr	r3, [pc, #296]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e086      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800388e:	4b46      	ldr	r3, [pc, #280]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f023 0203 	bic.w	r2, r3, #3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	4943      	ldr	r1, [pc, #268]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 800389c:	4313      	orrs	r3, r2
 800389e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038a0:	f7fe f8fa 	bl	8001a98 <HAL_GetTick>
 80038a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038a6:	e00a      	b.n	80038be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038a8:	f7fe f8f6 	bl	8001a98 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e06e      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038be:	4b3a      	ldr	r3, [pc, #232]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f003 020c 	and.w	r2, r3, #12
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d1eb      	bne.n	80038a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d010      	beq.n	80038fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689a      	ldr	r2, [r3, #8]
 80038e0:	4b31      	ldr	r3, [pc, #196]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d208      	bcs.n	80038fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038ec:	4b2e      	ldr	r3, [pc, #184]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	492b      	ldr	r1, [pc, #172]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038fe:	4b29      	ldr	r3, [pc, #164]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0307 	and.w	r3, r3, #7
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	429a      	cmp	r2, r3
 800390a:	d210      	bcs.n	800392e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390c:	4b25      	ldr	r3, [pc, #148]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f023 0207 	bic.w	r2, r3, #7
 8003914:	4923      	ldr	r1, [pc, #140]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	4313      	orrs	r3, r2
 800391a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800391c:	4b21      	ldr	r3, [pc, #132]	@ (80039a4 <HAL_RCC_ClockConfig+0x1ec>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d001      	beq.n	800392e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e036      	b.n	800399c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0304 	and.w	r3, r3, #4
 8003936:	2b00      	cmp	r3, #0
 8003938:	d008      	beq.n	800394c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800393a:	4b1b      	ldr	r3, [pc, #108]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	4918      	ldr	r1, [pc, #96]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003948:	4313      	orrs	r3, r2
 800394a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d009      	beq.n	800396c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003958:	4b13      	ldr	r3, [pc, #76]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	4910      	ldr	r1, [pc, #64]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003968:	4313      	orrs	r3, r2
 800396a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800396c:	f000 f824 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8003970:	4602      	mov	r2, r0
 8003972:	4b0d      	ldr	r3, [pc, #52]	@ (80039a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	091b      	lsrs	r3, r3, #4
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	490b      	ldr	r1, [pc, #44]	@ (80039ac <HAL_RCC_ClockConfig+0x1f4>)
 800397e:	5ccb      	ldrb	r3, [r1, r3]
 8003980:	f003 031f 	and.w	r3, r3, #31
 8003984:	fa22 f303 	lsr.w	r3, r2, r3
 8003988:	4a09      	ldr	r2, [pc, #36]	@ (80039b0 <HAL_RCC_ClockConfig+0x1f8>)
 800398a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800398c:	4b09      	ldr	r3, [pc, #36]	@ (80039b4 <HAL_RCC_ClockConfig+0x1fc>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f7fe f831 	bl	80019f8 <HAL_InitTick>
 8003996:	4603      	mov	r3, r0
 8003998:	72fb      	strb	r3, [r7, #11]

  return status;
 800399a:	7afb      	ldrb	r3, [r7, #11]
}
 800399c:	4618      	mov	r0, r3
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40022000 	.word	0x40022000
 80039a8:	40021000 	.word	0x40021000
 80039ac:	0800c0d0 	.word	0x0800c0d0
 80039b0:	20000014 	.word	0x20000014
 80039b4:	20000018 	.word	0x20000018

080039b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b089      	sub	sp, #36	@ 0x24
 80039bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039be:	2300      	movs	r3, #0
 80039c0:	61fb      	str	r3, [r7, #28]
 80039c2:	2300      	movs	r3, #0
 80039c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039c6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 030c 	and.w	r3, r3, #12
 80039ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039d0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d005      	beq.n	80039ec <HAL_RCC_GetSysClockFreq+0x34>
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	2b0c      	cmp	r3, #12
 80039e4:	d121      	bne.n	8003a2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d11e      	bne.n	8003a2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039ec:	4b34      	ldr	r3, [pc, #208]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d107      	bne.n	8003a08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039f8:	4b31      	ldr	r3, [pc, #196]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 80039fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039fe:	0a1b      	lsrs	r3, r3, #8
 8003a00:	f003 030f 	and.w	r3, r3, #15
 8003a04:	61fb      	str	r3, [r7, #28]
 8003a06:	e005      	b.n	8003a14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a08:	4b2d      	ldr	r3, [pc, #180]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	091b      	lsrs	r3, r3, #4
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a14:	4a2b      	ldr	r2, [pc, #172]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10d      	bne.n	8003a40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a28:	e00a      	b.n	8003a40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	2b04      	cmp	r3, #4
 8003a2e:	d102      	bne.n	8003a36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a30:	4b25      	ldr	r3, [pc, #148]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a32:	61bb      	str	r3, [r7, #24]
 8003a34:	e004      	b.n	8003a40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d101      	bne.n	8003a40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a3c:	4b23      	ldr	r3, [pc, #140]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x114>)
 8003a3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	2b0c      	cmp	r3, #12
 8003a44:	d134      	bne.n	8003ab0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a46:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	f003 0303 	and.w	r3, r3, #3
 8003a4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d003      	beq.n	8003a5e <HAL_RCC_GetSysClockFreq+0xa6>
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	2b03      	cmp	r3, #3
 8003a5a:	d003      	beq.n	8003a64 <HAL_RCC_GetSysClockFreq+0xac>
 8003a5c:	e005      	b.n	8003a6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a60:	617b      	str	r3, [r7, #20]
      break;
 8003a62:	e005      	b.n	8003a70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a64:	4b19      	ldr	r3, [pc, #100]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x114>)
 8003a66:	617b      	str	r3, [r7, #20]
      break;
 8003a68:	e002      	b.n	8003a70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	617b      	str	r3, [r7, #20]
      break;
 8003a6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a70:	4b13      	ldr	r3, [pc, #76]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	091b      	lsrs	r3, r3, #4
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a7e:	4b10      	ldr	r3, [pc, #64]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	0a1b      	lsrs	r3, r3, #8
 8003a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	fb03 f202 	mul.w	r2, r3, r2
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a96:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	0e5b      	lsrs	r3, r3, #25
 8003a9c:	f003 0303 	and.w	r3, r3, #3
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ab0:	69bb      	ldr	r3, [r7, #24]
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3724      	adds	r7, #36	@ 0x24
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	0800c0e8 	.word	0x0800c0e8
 8003ac8:	00f42400 	.word	0x00f42400
 8003acc:	007a1200 	.word	0x007a1200

08003ad0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad4:	4b03      	ldr	r3, [pc, #12]	@ (8003ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	20000014 	.word	0x20000014

08003ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003aec:	f7ff fff0 	bl	8003ad0 <HAL_RCC_GetHCLKFreq>
 8003af0:	4602      	mov	r2, r0
 8003af2:	4b06      	ldr	r3, [pc, #24]	@ (8003b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	0a1b      	lsrs	r3, r3, #8
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	4904      	ldr	r1, [pc, #16]	@ (8003b10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003afe:	5ccb      	ldrb	r3, [r1, r3]
 8003b00:	f003 031f 	and.w	r3, r3, #31
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	0800c0e0 	.word	0x0800c0e0

08003b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b18:	f7ff ffda 	bl	8003ad0 <HAL_RCC_GetHCLKFreq>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	0adb      	lsrs	r3, r3, #11
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	4904      	ldr	r1, [pc, #16]	@ (8003b3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b2a:	5ccb      	ldrb	r3, [r1, r3]
 8003b2c:	f003 031f 	and.w	r3, r3, #31
 8003b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	0800c0e0 	.word	0x0800c0e0

08003b40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b48:	2300      	movs	r3, #0
 8003b4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b58:	f7ff f9ee 	bl	8002f38 <HAL_PWREx_GetVoltageRange>
 8003b5c:	6178      	str	r0, [r7, #20]
 8003b5e:	e014      	b.n	8003b8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b60:	4b25      	ldr	r3, [pc, #148]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b64:	4a24      	ldr	r2, [pc, #144]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b6c:	4b22      	ldr	r3, [pc, #136]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b74:	60fb      	str	r3, [r7, #12]
 8003b76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b78:	f7ff f9de 	bl	8002f38 <HAL_PWREx_GetVoltageRange>
 8003b7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b82:	4a1d      	ldr	r2, [pc, #116]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b88:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b90:	d10b      	bne.n	8003baa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b80      	cmp	r3, #128	@ 0x80
 8003b96:	d919      	bls.n	8003bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b9c:	d902      	bls.n	8003ba4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	613b      	str	r3, [r7, #16]
 8003ba2:	e013      	b.n	8003bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	e010      	b.n	8003bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b80      	cmp	r3, #128	@ 0x80
 8003bae:	d902      	bls.n	8003bb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	613b      	str	r3, [r7, #16]
 8003bb4:	e00a      	b.n	8003bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b80      	cmp	r3, #128	@ 0x80
 8003bba:	d102      	bne.n	8003bc2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	e004      	b.n	8003bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b70      	cmp	r3, #112	@ 0x70
 8003bc6:	d101      	bne.n	8003bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bc8:	2301      	movs	r3, #1
 8003bca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003bfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f023 0207 	bic.w	r2, r3, #7
 8003bd4:	4909      	ldr	r1, [pc, #36]	@ (8003bfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bdc:	4b07      	ldr	r3, [pc, #28]	@ (8003bfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d001      	beq.n	8003bee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e000      	b.n	8003bf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3718      	adds	r7, #24
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	40022000 	.word	0x40022000

08003c00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c08:	2300      	movs	r3, #0
 8003c0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d041      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c24:	d02a      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003c26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c2a:	d824      	bhi.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c30:	d008      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003c32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c36:	d81e      	bhi.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00a      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c40:	d010      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c42:	e018      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c44:	4b86      	ldr	r3, [pc, #536]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	4a85      	ldr	r2, [pc, #532]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c50:	e015      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	3304      	adds	r3, #4
 8003c56:	2100      	movs	r1, #0
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f001 f829 	bl	8004cb0 <RCCEx_PLLSAI1_Config>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c62:	e00c      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	3320      	adds	r3, #32
 8003c68:	2100      	movs	r1, #0
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f001 f914 	bl	8004e98 <RCCEx_PLLSAI2_Config>
 8003c70:	4603      	mov	r3, r0
 8003c72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c74:	e003      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	74fb      	strb	r3, [r7, #19]
      break;
 8003c7a:	e000      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003c7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c7e:	7cfb      	ldrb	r3, [r7, #19]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10b      	bne.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c84:	4b76      	ldr	r3, [pc, #472]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c92:	4973      	ldr	r1, [pc, #460]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c9a:	e001      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c9c:	7cfb      	ldrb	r3, [r7, #19]
 8003c9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d041      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cb0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cb4:	d02a      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003cb6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cba:	d824      	bhi.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cc0:	d008      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003cc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cc6:	d81e      	bhi.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003ccc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cd0:	d010      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003cd2:	e018      	b.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003cd4:	4b62      	ldr	r3, [pc, #392]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	4a61      	ldr	r2, [pc, #388]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cde:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ce0:	e015      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	3304      	adds	r3, #4
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 ffe1 	bl	8004cb0 <RCCEx_PLLSAI1_Config>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cf2:	e00c      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	3320      	adds	r3, #32
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f001 f8cc 	bl	8004e98 <RCCEx_PLLSAI2_Config>
 8003d00:	4603      	mov	r3, r0
 8003d02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d04:	e003      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	74fb      	strb	r3, [r7, #19]
      break;
 8003d0a:	e000      	b.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d0e:	7cfb      	ldrb	r3, [r7, #19]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10b      	bne.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d14:	4b52      	ldr	r3, [pc, #328]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d22:	494f      	ldr	r1, [pc, #316]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d2a:	e001      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d2c:	7cfb      	ldrb	r3, [r7, #19]
 8003d2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 80a0 	beq.w	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d42:	4b47      	ldr	r3, [pc, #284]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e000      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003d52:	2300      	movs	r3, #0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00d      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d58:	4b41      	ldr	r3, [pc, #260]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5c:	4a40      	ldr	r2, [pc, #256]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d62:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d64:	4b3e      	ldr	r3, [pc, #248]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d70:	2301      	movs	r3, #1
 8003d72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d74:	4b3b      	ldr	r3, [pc, #236]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a3a      	ldr	r2, [pc, #232]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d80:	f7fd fe8a 	bl	8001a98 <HAL_GetTick>
 8003d84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d86:	e009      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d88:	f7fd fe86 	bl	8001a98 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d902      	bls.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	74fb      	strb	r3, [r7, #19]
        break;
 8003d9a:	e005      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d9c:	4b31      	ldr	r3, [pc, #196]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d0ef      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003da8:	7cfb      	ldrb	r3, [r7, #19]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d15c      	bne.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003dae:	4b2c      	ldr	r3, [pc, #176]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003db8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d01f      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d019      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003dcc:	4b24      	ldr	r3, [pc, #144]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dd6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dd8:	4b21      	ldr	r3, [pc, #132]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dde:	4a20      	ldr	r2, [pc, #128]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003de8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dee:	4a1c      	ldr	r2, [pc, #112]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003df8:	4a19      	ldr	r2, [pc, #100]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d016      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e0a:	f7fd fe45 	bl	8001a98 <HAL_GetTick>
 8003e0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e10:	e00b      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e12:	f7fd fe41 	bl	8001a98 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d902      	bls.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	74fb      	strb	r3, [r7, #19]
            break;
 8003e28:	e006      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e30:	f003 0302 	and.w	r3, r3, #2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d0ec      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e38:	7cfb      	ldrb	r3, [r7, #19]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10c      	bne.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e3e:	4b08      	ldr	r3, [pc, #32]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e4e:	4904      	ldr	r1, [pc, #16]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e56:	e009      	b.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e58:	7cfb      	ldrb	r3, [r7, #19]
 8003e5a:	74bb      	strb	r3, [r7, #18]
 8003e5c:	e006      	b.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003e5e:	bf00      	nop
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e68:	7cfb      	ldrb	r3, [r7, #19]
 8003e6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e6c:	7c7b      	ldrb	r3, [r7, #17]
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d105      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e72:	4b9e      	ldr	r3, [pc, #632]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e76:	4a9d      	ldr	r2, [pc, #628]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e8a:	4b98      	ldr	r3, [pc, #608]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e90:	f023 0203 	bic.w	r2, r3, #3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e98:	4994      	ldr	r1, [pc, #592]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003eac:	4b8f      	ldr	r3, [pc, #572]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb2:	f023 020c 	bic.w	r2, r3, #12
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eba:	498c      	ldr	r1, [pc, #560]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0304 	and.w	r3, r3, #4
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00a      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ece:	4b87      	ldr	r3, [pc, #540]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003edc:	4983      	ldr	r1, [pc, #524]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0308 	and.w	r3, r3, #8
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00a      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ef0:	4b7e      	ldr	r3, [pc, #504]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efe:	497b      	ldr	r1, [pc, #492]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0310 	and.w	r3, r3, #16
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00a      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f12:	4b76      	ldr	r3, [pc, #472]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f20:	4972      	ldr	r1, [pc, #456]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0320 	and.w	r3, r3, #32
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00a      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f34:	4b6d      	ldr	r3, [pc, #436]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f42:	496a      	ldr	r1, [pc, #424]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00a      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f56:	4b65      	ldr	r3, [pc, #404]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f64:	4961      	ldr	r1, [pc, #388]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00a      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f78:	4b5c      	ldr	r3, [pc, #368]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f86:	4959      	ldr	r1, [pc, #356]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f9a:	4b54      	ldr	r3, [pc, #336]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa8:	4950      	ldr	r1, [pc, #320]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00a      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fbc:	4b4b      	ldr	r3, [pc, #300]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fca:	4948      	ldr	r1, [pc, #288]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00a      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fde:	4b43      	ldr	r3, [pc, #268]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fec:	493f      	ldr	r1, [pc, #252]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d028      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004000:	4b3a      	ldr	r3, [pc, #232]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004006:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800400e:	4937      	ldr	r1, [pc, #220]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004010:	4313      	orrs	r3, r2
 8004012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800401a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800401e:	d106      	bne.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004020:	4b32      	ldr	r3, [pc, #200]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	4a31      	ldr	r2, [pc, #196]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004026:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800402a:	60d3      	str	r3, [r2, #12]
 800402c:	e011      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004036:	d10c      	bne.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3304      	adds	r3, #4
 800403c:	2101      	movs	r1, #1
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fe36 	bl	8004cb0 <RCCEx_PLLSAI1_Config>
 8004044:	4603      	mov	r3, r0
 8004046:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004048:	7cfb      	ldrb	r3, [r7, #19]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800404e:	7cfb      	ldrb	r3, [r7, #19]
 8004050:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d028      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800405e:	4b23      	ldr	r3, [pc, #140]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004064:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406c:	491f      	ldr	r1, [pc, #124]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004078:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800407c:	d106      	bne.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800407e:	4b1b      	ldr	r3, [pc, #108]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	4a1a      	ldr	r2, [pc, #104]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004084:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004088:	60d3      	str	r3, [r2, #12]
 800408a:	e011      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004090:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004094:	d10c      	bne.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	3304      	adds	r3, #4
 800409a:	2101      	movs	r1, #1
 800409c:	4618      	mov	r0, r3
 800409e:	f000 fe07 	bl	8004cb0 <RCCEx_PLLSAI1_Config>
 80040a2:	4603      	mov	r3, r0
 80040a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040a6:	7cfb      	ldrb	r3, [r7, #19]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d001      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80040ac:	7cfb      	ldrb	r3, [r7, #19]
 80040ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d02b      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040bc:	4b0b      	ldr	r3, [pc, #44]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ca:	4908      	ldr	r1, [pc, #32]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040da:	d109      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040dc:	4b03      	ldr	r3, [pc, #12]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	4a02      	ldr	r2, [pc, #8]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040e6:	60d3      	str	r3, [r2, #12]
 80040e8:	e014      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040f8:	d10c      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	3304      	adds	r3, #4
 80040fe:	2101      	movs	r1, #1
 8004100:	4618      	mov	r0, r3
 8004102:	f000 fdd5 	bl	8004cb0 <RCCEx_PLLSAI1_Config>
 8004106:	4603      	mov	r3, r0
 8004108:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800410a:	7cfb      	ldrb	r3, [r7, #19]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d001      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004110:	7cfb      	ldrb	r3, [r7, #19]
 8004112:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d02f      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004120:	4b2b      	ldr	r3, [pc, #172]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800412e:	4928      	ldr	r1, [pc, #160]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800413a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800413e:	d10d      	bne.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3304      	adds	r3, #4
 8004144:	2102      	movs	r1, #2
 8004146:	4618      	mov	r0, r3
 8004148:	f000 fdb2 	bl	8004cb0 <RCCEx_PLLSAI1_Config>
 800414c:	4603      	mov	r3, r0
 800414e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d014      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004156:	7cfb      	ldrb	r3, [r7, #19]
 8004158:	74bb      	strb	r3, [r7, #18]
 800415a:	e011      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004160:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004164:	d10c      	bne.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	3320      	adds	r3, #32
 800416a:	2102      	movs	r1, #2
 800416c:	4618      	mov	r0, r3
 800416e:	f000 fe93 	bl	8004e98 <RCCEx_PLLSAI2_Config>
 8004172:	4603      	mov	r3, r0
 8004174:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004176:	7cfb      	ldrb	r3, [r7, #19]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800417c:	7cfb      	ldrb	r3, [r7, #19]
 800417e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d00a      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800418c:	4b10      	ldr	r3, [pc, #64]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800418e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004192:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800419a:	490d      	ldr	r1, [pc, #52]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800419c:	4313      	orrs	r3, r2
 800419e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00b      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041ae:	4b08      	ldr	r3, [pc, #32]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041be:	4904      	ldr	r1, [pc, #16]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80041c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40021000 	.word	0x40021000

080041d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041e6:	d13e      	bne.n	8004266 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80041e8:	4bb2      	ldr	r3, [pc, #712]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041f2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041fa:	d028      	beq.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004202:	f200 8542 	bhi.w	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800420c:	d005      	beq.n	800421a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004214:	d00e      	beq.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004216:	f000 bd38 	b.w	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800421a:	4ba6      	ldr	r3, [pc, #664]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800421c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b02      	cmp	r3, #2
 8004226:	f040 8532 	bne.w	8004c8e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 800422a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800422e:	61fb      	str	r3, [r7, #28]
      break;
 8004230:	f000 bd2d 	b.w	8004c8e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004234:	4b9f      	ldr	r3, [pc, #636]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004236:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b02      	cmp	r3, #2
 8004240:	f040 8527 	bne.w	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004244:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004248:	61fb      	str	r3, [r7, #28]
      break;
 800424a:	f000 bd22 	b.w	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800424e:	4b99      	ldr	r3, [pc, #612]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004256:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800425a:	f040 851c 	bne.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800425e:	4b96      	ldr	r3, [pc, #600]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004260:	61fb      	str	r3, [r7, #28]
      break;
 8004262:	f000 bd18 	b.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004266:	4b93      	ldr	r3, [pc, #588]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	f003 0303 	and.w	r3, r3, #3
 800426e:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	2b03      	cmp	r3, #3
 8004274:	d036      	beq.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	2b03      	cmp	r3, #3
 800427a:	d840      	bhi.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d003      	beq.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2b02      	cmp	r3, #2
 8004286:	d020      	beq.n	80042ca <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004288:	e039      	b.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800428a:	4b8a      	ldr	r3, [pc, #552]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b02      	cmp	r3, #2
 8004294:	d116      	bne.n	80042c4 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004296:	4b87      	ldr	r3, [pc, #540]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d005      	beq.n	80042ae <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80042a2:	4b84      	ldr	r3, [pc, #528]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	091b      	lsrs	r3, r3, #4
 80042a8:	f003 030f 	and.w	r3, r3, #15
 80042ac:	e005      	b.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80042ae:	4b81      	ldr	r3, [pc, #516]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b4:	0a1b      	lsrs	r3, r3, #8
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	4a80      	ldr	r2, [pc, #512]	@ (80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80042bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042c0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042c2:	e01f      	b.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	61bb      	str	r3, [r7, #24]
      break;
 80042c8:	e01c      	b.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042ca:	4b7a      	ldr	r3, [pc, #488]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042d6:	d102      	bne.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80042d8:	4b79      	ldr	r3, [pc, #484]	@ (80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80042da:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042dc:	e012      	b.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042de:	2300      	movs	r3, #0
 80042e0:	61bb      	str	r3, [r7, #24]
      break;
 80042e2:	e00f      	b.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80042e4:	4b73      	ldr	r3, [pc, #460]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042f0:	d102      	bne.n	80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80042f2:	4b74      	ldr	r3, [pc, #464]	@ (80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80042f4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042f6:	e005      	b.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	61bb      	str	r3, [r7, #24]
      break;
 80042fc:	e002      	b.n	8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80042fe:	2300      	movs	r3, #0
 8004300:	61bb      	str	r3, [r7, #24]
      break;
 8004302:	bf00      	nop
    }

    switch(PeriphClk)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800430a:	f000 80dd 	beq.w	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004314:	f200 84c1 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800431e:	f000 80d3 	beq.w	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004328:	f200 84b7 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004332:	f000 835f 	beq.w	80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800433c:	f200 84ad 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004346:	f000 847e 	beq.w	8004c46 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004350:	f200 84a3 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800435a:	f000 82cd 	beq.w	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004364:	f200 8499 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800436e:	f000 80ab 	beq.w	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004378:	f200 848f 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004382:	f000 8090 	beq.w	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800438c:	f200 8485 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004396:	d07f      	beq.n	8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800439e:	f200 847c 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a8:	f000 8403 	beq.w	8004bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043b2:	f200 8472 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043bc:	f000 83af 	beq.w	8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043c6:	f200 8468 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043d0:	f000 8379 	beq.w	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043da:	f200 845e 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2b80      	cmp	r3, #128	@ 0x80
 80043e2:	f000 8344 	beq.w	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b80      	cmp	r3, #128	@ 0x80
 80043ea:	f200 8456 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b20      	cmp	r3, #32
 80043f2:	d84b      	bhi.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	f000 844f 	beq.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	3b01      	subs	r3, #1
 8004400:	2b1f      	cmp	r3, #31
 8004402:	f200 844a 	bhi.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004406:	a201      	add	r2, pc, #4	@ (adr r2, 800440c <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440c:	080045f5 	.word	0x080045f5
 8004410:	08004663 	.word	0x08004663
 8004414:	08004c9b 	.word	0x08004c9b
 8004418:	080046f7 	.word	0x080046f7
 800441c:	08004c9b 	.word	0x08004c9b
 8004420:	08004c9b 	.word	0x08004c9b
 8004424:	08004c9b 	.word	0x08004c9b
 8004428:	0800477d 	.word	0x0800477d
 800442c:	08004c9b 	.word	0x08004c9b
 8004430:	08004c9b 	.word	0x08004c9b
 8004434:	08004c9b 	.word	0x08004c9b
 8004438:	08004c9b 	.word	0x08004c9b
 800443c:	08004c9b 	.word	0x08004c9b
 8004440:	08004c9b 	.word	0x08004c9b
 8004444:	08004c9b 	.word	0x08004c9b
 8004448:	080047f5 	.word	0x080047f5
 800444c:	08004c9b 	.word	0x08004c9b
 8004450:	08004c9b 	.word	0x08004c9b
 8004454:	08004c9b 	.word	0x08004c9b
 8004458:	08004c9b 	.word	0x08004c9b
 800445c:	08004c9b 	.word	0x08004c9b
 8004460:	08004c9b 	.word	0x08004c9b
 8004464:	08004c9b 	.word	0x08004c9b
 8004468:	08004c9b 	.word	0x08004c9b
 800446c:	08004c9b 	.word	0x08004c9b
 8004470:	08004c9b 	.word	0x08004c9b
 8004474:	08004c9b 	.word	0x08004c9b
 8004478:	08004c9b 	.word	0x08004c9b
 800447c:	08004c9b 	.word	0x08004c9b
 8004480:	08004c9b 	.word	0x08004c9b
 8004484:	08004c9b 	.word	0x08004c9b
 8004488:	08004877 	.word	0x08004877
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b40      	cmp	r3, #64	@ 0x40
 8004490:	f000 82c1 	beq.w	8004a16 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004494:	f000 bc01 	b.w	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004498:	69b9      	ldr	r1, [r7, #24]
 800449a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800449e:	f000 fdd9 	bl	8005054 <RCCEx_GetSAIxPeriphCLKFreq>
 80044a2:	61f8      	str	r0, [r7, #28]
      break;
 80044a4:	e3fa      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80044a6:	69b9      	ldr	r1, [r7, #24]
 80044a8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80044ac:	f000 fdd2 	bl	8005054 <RCCEx_GetSAIxPeriphCLKFreq>
 80044b0:	61f8      	str	r0, [r7, #28]
      break;
 80044b2:	e3f3      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80044b4:	40021000 	.word	0x40021000
 80044b8:	0003d090 	.word	0x0003d090
 80044bc:	0800c0e8 	.word	0x0800c0e8
 80044c0:	00f42400 	.word	0x00f42400
 80044c4:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80044c8:	4ba9      	ldr	r3, [pc, #676]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ce:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80044d2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044da:	d00c      	beq.n	80044f6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044e2:	d87f      	bhi.n	80045e4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044ea:	d04e      	beq.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044f2:	d01d      	beq.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80044f4:	e076      	b.n	80045e4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80044f6:	4b9e      	ldr	r3, [pc, #632]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d172      	bne.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004502:	4b9b      	ldr	r3, [pc, #620]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0308 	and.w	r3, r3, #8
 800450a:	2b00      	cmp	r3, #0
 800450c:	d005      	beq.n	800451a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800450e:	4b98      	ldr	r3, [pc, #608]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	091b      	lsrs	r3, r3, #4
 8004514:	f003 030f 	and.w	r3, r3, #15
 8004518:	e005      	b.n	8004526 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800451a:	4b95      	ldr	r3, [pc, #596]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800451c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004520:	0a1b      	lsrs	r3, r3, #8
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	4a93      	ldr	r2, [pc, #588]	@ (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800452c:	61fb      	str	r3, [r7, #28]
          break;
 800452e:	e05b      	b.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004530:	4b8f      	ldr	r3, [pc, #572]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004538:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800453c:	d156      	bne.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800453e:	4b8c      	ldr	r3, [pc, #560]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004546:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800454a:	d14f      	bne.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800454c:	4b88      	ldr	r3, [pc, #544]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	0a1b      	lsrs	r3, r3, #8
 8004552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004556:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	fb03 f202 	mul.w	r2, r3, r2
 8004560:	4b83      	ldr	r3, [pc, #524]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	091b      	lsrs	r3, r3, #4
 8004566:	f003 0307 	and.w	r3, r3, #7
 800456a:	3301      	adds	r3, #1
 800456c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004570:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004572:	4b7f      	ldr	r3, [pc, #508]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	0d5b      	lsrs	r3, r3, #21
 8004578:	f003 0303 	and.w	r3, r3, #3
 800457c:	3301      	adds	r3, #1
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	fbb2 f3f3 	udiv	r3, r2, r3
 8004586:	61fb      	str	r3, [r7, #28]
          break;
 8004588:	e030      	b.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800458a:	4b79      	ldr	r3, [pc, #484]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004592:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004596:	d12b      	bne.n	80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004598:	4b75      	ldr	r3, [pc, #468]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045a4:	d124      	bne.n	80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80045a6:	4b72      	ldr	r3, [pc, #456]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	0a1b      	lsrs	r3, r3, #8
 80045ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045b0:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	fb03 f202 	mul.w	r2, r3, r2
 80045ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	091b      	lsrs	r3, r3, #4
 80045c0:	f003 0307 	and.w	r3, r3, #7
 80045c4:	3301      	adds	r3, #1
 80045c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ca:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80045cc:	4b68      	ldr	r3, [pc, #416]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	0d5b      	lsrs	r3, r3, #21
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	3301      	adds	r3, #1
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e0:	61fb      	str	r3, [r7, #28]
          break;
 80045e2:	e005      	b.n	80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80045e4:	bf00      	nop
 80045e6:	e359      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045e8:	bf00      	nop
 80045ea:	e357      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045ec:	bf00      	nop
 80045ee:	e355      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045f0:	bf00      	nop
        break;
 80045f2:	e353      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80045f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	2b03      	cmp	r3, #3
 8004604:	d827      	bhi.n	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004606:	a201      	add	r2, pc, #4	@ (adr r2, 800460c <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460c:	0800461d 	.word	0x0800461d
 8004610:	08004625 	.word	0x08004625
 8004614:	0800462d 	.word	0x0800462d
 8004618:	08004641 	.word	0x08004641
          frequency = HAL_RCC_GetPCLK2Freq();
 800461c:	f7ff fa7a 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 8004620:	61f8      	str	r0, [r7, #28]
          break;
 8004622:	e01d      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004624:	f7ff f9c8 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8004628:	61f8      	str	r0, [r7, #28]
          break;
 800462a:	e019      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800462c:	4b50      	ldr	r3, [pc, #320]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004638:	d10f      	bne.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800463a:	4b4f      	ldr	r3, [pc, #316]	@ (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800463c:	61fb      	str	r3, [r7, #28]
          break;
 800463e:	e00c      	b.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004640:	4b4b      	ldr	r3, [pc, #300]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b02      	cmp	r3, #2
 800464c:	d107      	bne.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800464e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004652:	61fb      	str	r3, [r7, #28]
          break;
 8004654:	e003      	b.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004656:	bf00      	nop
 8004658:	e320      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800465a:	bf00      	nop
 800465c:	e31e      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800465e:	bf00      	nop
        break;
 8004660:	e31c      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004662:	4b43      	ldr	r3, [pc, #268]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004668:	f003 030c 	and.w	r3, r3, #12
 800466c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b0c      	cmp	r3, #12
 8004672:	d83a      	bhi.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004674:	a201      	add	r2, pc, #4	@ (adr r2, 800467c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800467a:	bf00      	nop
 800467c:	080046b1 	.word	0x080046b1
 8004680:	080046eb 	.word	0x080046eb
 8004684:	080046eb 	.word	0x080046eb
 8004688:	080046eb 	.word	0x080046eb
 800468c:	080046b9 	.word	0x080046b9
 8004690:	080046eb 	.word	0x080046eb
 8004694:	080046eb 	.word	0x080046eb
 8004698:	080046eb 	.word	0x080046eb
 800469c:	080046c1 	.word	0x080046c1
 80046a0:	080046eb 	.word	0x080046eb
 80046a4:	080046eb 	.word	0x080046eb
 80046a8:	080046eb 	.word	0x080046eb
 80046ac:	080046d5 	.word	0x080046d5
          frequency = HAL_RCC_GetPCLK1Freq();
 80046b0:	f7ff fa1a 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 80046b4:	61f8      	str	r0, [r7, #28]
          break;
 80046b6:	e01d      	b.n	80046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80046b8:	f7ff f97e 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 80046bc:	61f8      	str	r0, [r7, #28]
          break;
 80046be:	e019      	b.n	80046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80046c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046cc:	d10f      	bne.n	80046ee <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80046ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80046d0:	61fb      	str	r3, [r7, #28]
          break;
 80046d2:	e00c      	b.n	80046ee <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046d4:	4b26      	ldr	r3, [pc, #152]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d107      	bne.n	80046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80046e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046e6:	61fb      	str	r3, [r7, #28]
          break;
 80046e8:	e003      	b.n	80046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80046ea:	bf00      	nop
 80046ec:	e2d6      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046ee:	bf00      	nop
 80046f0:	e2d4      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046f2:	bf00      	nop
        break;
 80046f4:	e2d2      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80046f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004700:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	2b30      	cmp	r3, #48	@ 0x30
 8004706:	d021      	beq.n	800474c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	2b30      	cmp	r3, #48	@ 0x30
 800470c:	d829      	bhi.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	2b20      	cmp	r3, #32
 8004712:	d011      	beq.n	8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	2b20      	cmp	r3, #32
 8004718:	d823      	bhi.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	2b10      	cmp	r3, #16
 8004724:	d004      	beq.n	8004730 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004726:	e01c      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004728:	f7ff f9de 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 800472c:	61f8      	str	r0, [r7, #28]
          break;
 800472e:	e01d      	b.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004730:	f7ff f942 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8004734:	61f8      	str	r0, [r7, #28]
          break;
 8004736:	e019      	b.n	800476c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004738:	4b0d      	ldr	r3, [pc, #52]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004740:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004744:	d10f      	bne.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004746:	4b0c      	ldr	r3, [pc, #48]	@ (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004748:	61fb      	str	r3, [r7, #28]
          break;
 800474a:	e00c      	b.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800474c:	4b08      	ldr	r3, [pc, #32]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800474e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b02      	cmp	r3, #2
 8004758:	d107      	bne.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800475a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800475e:	61fb      	str	r3, [r7, #28]
          break;
 8004760:	e003      	b.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004762:	bf00      	nop
 8004764:	e29a      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004766:	bf00      	nop
 8004768:	e298      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800476a:	bf00      	nop
        break;
 800476c:	e296      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800476e:	bf00      	nop
 8004770:	40021000 	.word	0x40021000
 8004774:	0800c0e8 	.word	0x0800c0e8
 8004778:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800477c:	4b9b      	ldr	r3, [pc, #620]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800477e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004782:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004786:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	2bc0      	cmp	r3, #192	@ 0xc0
 800478c:	d021      	beq.n	80047d2 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	2bc0      	cmp	r3, #192	@ 0xc0
 8004792:	d829      	bhi.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	2b80      	cmp	r3, #128	@ 0x80
 8004798:	d011      	beq.n	80047be <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	2b80      	cmp	r3, #128	@ 0x80
 800479e:	d823      	bhi.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	2b40      	cmp	r3, #64	@ 0x40
 80047aa:	d004      	beq.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80047ac:	e01c      	b.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80047ae:	f7ff f99b 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 80047b2:	61f8      	str	r0, [r7, #28]
          break;
 80047b4:	e01d      	b.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80047b6:	f7ff f8ff 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 80047ba:	61f8      	str	r0, [r7, #28]
          break;
 80047bc:	e019      	b.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047be:	4b8b      	ldr	r3, [pc, #556]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ca:	d10f      	bne.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80047cc:	4b88      	ldr	r3, [pc, #544]	@ (80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80047ce:	61fb      	str	r3, [r7, #28]
          break;
 80047d0:	e00c      	b.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80047d2:	4b86      	ldr	r3, [pc, #536]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d107      	bne.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80047e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047e4:	61fb      	str	r3, [r7, #28]
          break;
 80047e6:	e003      	b.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80047e8:	bf00      	nop
 80047ea:	e257      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047ec:	bf00      	nop
 80047ee:	e255      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047f0:	bf00      	nop
        break;
 80047f2:	e253      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80047f4:	4b7d      	ldr	r3, [pc, #500]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004806:	d025      	beq.n	8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800480e:	d82c      	bhi.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004816:	d013      	beq.n	8004840 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800481e:	d824      	bhi.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d004      	beq.n	8004830 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800482c:	d004      	beq.n	8004838 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 800482e:	e01c      	b.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004830:	f7ff f95a 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004834:	61f8      	str	r0, [r7, #28]
          break;
 8004836:	e01d      	b.n	8004874 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004838:	f7ff f8be 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 800483c:	61f8      	str	r0, [r7, #28]
          break;
 800483e:	e019      	b.n	8004874 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004840:	4b6a      	ldr	r3, [pc, #424]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004848:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800484c:	d10f      	bne.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800484e:	4b68      	ldr	r3, [pc, #416]	@ (80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004850:	61fb      	str	r3, [r7, #28]
          break;
 8004852:	e00c      	b.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004854:	4b65      	ldr	r3, [pc, #404]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b02      	cmp	r3, #2
 8004860:	d107      	bne.n	8004872 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004866:	61fb      	str	r3, [r7, #28]
          break;
 8004868:	e003      	b.n	8004872 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800486a:	bf00      	nop
 800486c:	e216      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800486e:	bf00      	nop
 8004870:	e214      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004872:	bf00      	nop
        break;
 8004874:	e212      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004876:	4b5d      	ldr	r3, [pc, #372]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004880:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004888:	d025      	beq.n	80048d6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004890:	d82c      	bhi.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004898:	d013      	beq.n	80048c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a0:	d824      	bhi.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d004      	beq.n	80048b2 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ae:	d004      	beq.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80048b0:	e01c      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80048b2:	f7ff f919 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 80048b6:	61f8      	str	r0, [r7, #28]
          break;
 80048b8:	e01d      	b.n	80048f6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80048ba:	f7ff f87d 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 80048be:	61f8      	str	r0, [r7, #28]
          break;
 80048c0:	e019      	b.n	80048f6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048c2:	4b4a      	ldr	r3, [pc, #296]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ce:	d10f      	bne.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80048d0:	4b47      	ldr	r3, [pc, #284]	@ (80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80048d2:	61fb      	str	r3, [r7, #28]
          break;
 80048d4:	e00c      	b.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048d6:	4b45      	ldr	r3, [pc, #276]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d107      	bne.n	80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80048e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048e8:	61fb      	str	r3, [r7, #28]
          break;
 80048ea:	e003      	b.n	80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80048ec:	bf00      	nop
 80048ee:	e1d5      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048f0:	bf00      	nop
 80048f2:	e1d3      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048f4:	bf00      	nop
        break;
 80048f6:	e1d1      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80048f8:	4b3c      	ldr	r3, [pc, #240]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004902:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800490a:	d00c      	beq.n	8004926 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004912:	d864      	bhi.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800491a:	d008      	beq.n	800492e <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004922:	d030      	beq.n	8004986 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004924:	e05b      	b.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004926:	f7ff f847 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 800492a:	61f8      	str	r0, [r7, #28]
          break;
 800492c:	e05c      	b.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800492e:	4b2f      	ldr	r3, [pc, #188]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004936:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800493a:	d152      	bne.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 800493c:	4b2b      	ldr	r3, [pc, #172]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d04c      	beq.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004948:	4b28      	ldr	r3, [pc, #160]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	0a1b      	lsrs	r3, r3, #8
 800494e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004952:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	fb03 f202 	mul.w	r2, r3, r2
 800495c:	4b23      	ldr	r3, [pc, #140]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	091b      	lsrs	r3, r3, #4
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	3301      	adds	r3, #1
 8004968:	fbb2 f3f3 	udiv	r3, r2, r3
 800496c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800496e:	4b1f      	ldr	r3, [pc, #124]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	0e5b      	lsrs	r3, r3, #25
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	3301      	adds	r3, #1
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004982:	61fb      	str	r3, [r7, #28]
          break;
 8004984:	e02d      	b.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004986:	4b19      	ldr	r3, [pc, #100]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800498e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004992:	d128      	bne.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004994:	4b15      	ldr	r3, [pc, #84]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d022      	beq.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80049a0:	4b12      	ldr	r3, [pc, #72]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	0a1b      	lsrs	r3, r3, #8
 80049a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049aa:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	fb03 f202 	mul.w	r2, r3, r2
 80049b4:	4b0d      	ldr	r3, [pc, #52]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	f003 0307 	and.w	r3, r3, #7
 80049be:	3301      	adds	r3, #1
 80049c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c4:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80049c6:	4b09      	ldr	r3, [pc, #36]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	0e5b      	lsrs	r3, r3, #25
 80049cc:	f003 0303 	and.w	r3, r3, #3
 80049d0:	3301      	adds	r3, #1
 80049d2:	005b      	lsls	r3, r3, #1
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049da:	61fb      	str	r3, [r7, #28]
          break;
 80049dc:	e003      	b.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80049de:	bf00      	nop
 80049e0:	e15c      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049e2:	bf00      	nop
 80049e4:	e15a      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049e6:	bf00      	nop
        break;
 80049e8:	e158      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80049ea:	bf00      	nop
 80049ec:	40021000 	.word	0x40021000
 80049f0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80049f4:	4b9d      	ldr	r3, [pc, #628]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049fe:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d103      	bne.n	8004a0e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004a06:	f7ff f885 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 8004a0a:	61f8      	str	r0, [r7, #28]
        break;
 8004a0c:	e146      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a0e:	f7fe ffd3 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8004a12:	61f8      	str	r0, [r7, #28]
        break;
 8004a14:	e142      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004a16:	4b95      	ldr	r3, [pc, #596]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004a20:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a28:	d013      	beq.n	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a30:	d819      	bhi.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d004      	beq.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3e:	d004      	beq.n	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004a40:	e011      	b.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a42:	f7ff f851 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004a46:	61f8      	str	r0, [r7, #28]
          break;
 8004a48:	e010      	b.n	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a4a:	f7fe ffb5 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8004a4e:	61f8      	str	r0, [r7, #28]
          break;
 8004a50:	e00c      	b.n	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a52:	4b86      	ldr	r3, [pc, #536]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a5e:	d104      	bne.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004a60:	4b83      	ldr	r3, [pc, #524]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004a62:	61fb      	str	r3, [r7, #28]
          break;
 8004a64:	e001      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004a66:	bf00      	nop
 8004a68:	e118      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a6a:	bf00      	nop
        break;
 8004a6c:	e116      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004a6e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004a78:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a80:	d013      	beq.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a88:	d819      	bhi.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d004      	beq.n	8004a9a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a96:	d004      	beq.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004a98:	e011      	b.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a9a:	f7ff f825 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004a9e:	61f8      	str	r0, [r7, #28]
          break;
 8004aa0:	e010      	b.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004aa2:	f7fe ff89 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8004aa6:	61f8      	str	r0, [r7, #28]
          break;
 8004aa8:	e00c      	b.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004aaa:	4b70      	ldr	r3, [pc, #448]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab6:	d104      	bne.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004ab8:	4b6d      	ldr	r3, [pc, #436]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004aba:	61fb      	str	r3, [r7, #28]
          break;
 8004abc:	e001      	b.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004abe:	bf00      	nop
 8004ac0:	e0ec      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ac2:	bf00      	nop
        break;
 8004ac4:	e0ea      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004ac6:	4b69      	ldr	r3, [pc, #420]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004acc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ad0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ad8:	d013      	beq.n	8004b02 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ae0:	d819      	bhi.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d004      	beq.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aee:	d004      	beq.n	8004afa <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004af0:	e011      	b.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004af2:	f7fe fff9 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004af6:	61f8      	str	r0, [r7, #28]
          break;
 8004af8:	e010      	b.n	8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004afa:	f7fe ff5d 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8004afe:	61f8      	str	r0, [r7, #28]
          break;
 8004b00:	e00c      	b.n	8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b02:	4b5a      	ldr	r3, [pc, #360]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b0e:	d104      	bne.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004b10:	4b57      	ldr	r3, [pc, #348]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b12:	61fb      	str	r3, [r7, #28]
          break;
 8004b14:	e001      	b.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004b16:	bf00      	nop
 8004b18:	e0c0      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b1a:	bf00      	nop
        break;
 8004b1c:	e0be      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004b1e:	4b53      	ldr	r3, [pc, #332]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b24:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004b28:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b30:	d02c      	beq.n	8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b38:	d833      	bhi.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b40:	d01a      	beq.n	8004b78 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b48:	d82b      	bhi.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d004      	beq.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b56:	d004      	beq.n	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004b58:	e023      	b.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b5a:	f7fe ffc5 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004b5e:	61f8      	str	r0, [r7, #28]
          break;
 8004b60:	e026      	b.n	8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004b62:	4b42      	ldr	r3, [pc, #264]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d11a      	bne.n	8004ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004b70:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004b74:	61fb      	str	r3, [r7, #28]
          break;
 8004b76:	e016      	b.n	8004ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b78:	4b3c      	ldr	r3, [pc, #240]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b84:	d111      	bne.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004b86:	4b3a      	ldr	r3, [pc, #232]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b88:	61fb      	str	r3, [r7, #28]
          break;
 8004b8a:	e00e      	b.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b8c:	4b37      	ldr	r3, [pc, #220]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d109      	bne.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9e:	61fb      	str	r3, [r7, #28]
          break;
 8004ba0:	e005      	b.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004ba2:	bf00      	nop
 8004ba4:	e07a      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ba6:	bf00      	nop
 8004ba8:	e078      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004baa:	bf00      	nop
 8004bac:	e076      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bae:	bf00      	nop
        break;
 8004bb0:	e074      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004bbc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bc4:	d02c      	beq.n	8004c20 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bcc:	d833      	bhi.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bd4:	d01a      	beq.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bdc:	d82b      	bhi.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d004      	beq.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bea:	d004      	beq.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004bec:	e023      	b.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bee:	f7fe ff7b 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004bf2:	61f8      	str	r0, [r7, #28]
          break;
 8004bf4:	e026      	b.n	8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d11a      	bne.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004c04:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004c08:	61fb      	str	r3, [r7, #28]
          break;
 8004c0a:	e016      	b.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c0c:	4b17      	ldr	r3, [pc, #92]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c18:	d111      	bne.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004c1a:	4b15      	ldr	r3, [pc, #84]	@ (8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004c1c:	61fb      	str	r3, [r7, #28]
          break;
 8004c1e:	e00e      	b.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c20:	4b12      	ldr	r3, [pc, #72]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d109      	bne.n	8004c42 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c32:	61fb      	str	r3, [r7, #28]
          break;
 8004c34:	e005      	b.n	8004c42 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004c36:	bf00      	nop
 8004c38:	e030      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c3a:	bf00      	nop
 8004c3c:	e02e      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c3e:	bf00      	nop
 8004c40:	e02c      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c42:	bf00      	nop
        break;
 8004c44:	e02a      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004c46:	4b09      	ldr	r3, [pc, #36]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c50:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d004      	beq.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c5e:	d009      	beq.n	8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004c60:	e012      	b.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c62:	f7fe ff41 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 8004c66:	61f8      	str	r0, [r7, #28]
          break;
 8004c68:	e00e      	b.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004c6a:	bf00      	nop
 8004c6c:	40021000 	.word	0x40021000
 8004c70:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c74:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c80:	d101      	bne.n	8004c86 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004c82:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004c84:	61fb      	str	r3, [r7, #28]
          break;
 8004c86:	bf00      	nop
        break;
 8004c88:	e008      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c8a:	bf00      	nop
 8004c8c:	e006      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c8e:	bf00      	nop
 8004c90:	e004      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c92:	bf00      	nop
 8004c94:	e002      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c96:	bf00      	nop
 8004c98:	e000      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c9a:	bf00      	nop
    }
  }

  return(frequency);
 8004c9c:	69fb      	ldr	r3, [r7, #28]
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3720      	adds	r7, #32
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	00f42400 	.word	0x00f42400

08004cb0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cbe:	4b75      	ldr	r3, [pc, #468]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	f003 0303 	and.w	r3, r3, #3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d018      	beq.n	8004cfc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004cca:	4b72      	ldr	r3, [pc, #456]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	f003 0203 	and.w	r2, r3, #3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d10d      	bne.n	8004cf6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
       ||
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d009      	beq.n	8004cf6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004ce2:	4b6c      	ldr	r3, [pc, #432]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	091b      	lsrs	r3, r3, #4
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
       ||
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d047      	beq.n	8004d86 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	73fb      	strb	r3, [r7, #15]
 8004cfa:	e044      	b.n	8004d86 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d018      	beq.n	8004d36 <RCCEx_PLLSAI1_Config+0x86>
 8004d04:	2b03      	cmp	r3, #3
 8004d06:	d825      	bhi.n	8004d54 <RCCEx_PLLSAI1_Config+0xa4>
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d002      	beq.n	8004d12 <RCCEx_PLLSAI1_Config+0x62>
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d009      	beq.n	8004d24 <RCCEx_PLLSAI1_Config+0x74>
 8004d10:	e020      	b.n	8004d54 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d12:	4b60      	ldr	r3, [pc, #384]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d11d      	bne.n	8004d5a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d22:	e01a      	b.n	8004d5a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d24:	4b5b      	ldr	r3, [pc, #364]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d116      	bne.n	8004d5e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d34:	e013      	b.n	8004d5e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d36:	4b57      	ldr	r3, [pc, #348]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10f      	bne.n	8004d62 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d42:	4b54      	ldr	r3, [pc, #336]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d109      	bne.n	8004d62 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d52:	e006      	b.n	8004d62 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	73fb      	strb	r3, [r7, #15]
      break;
 8004d58:	e004      	b.n	8004d64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d5a:	bf00      	nop
 8004d5c:	e002      	b.n	8004d64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d5e:	bf00      	nop
 8004d60:	e000      	b.n	8004d64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d62:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10d      	bne.n	8004d86 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6819      	ldr	r1, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	011b      	lsls	r3, r3, #4
 8004d7e:	430b      	orrs	r3, r1
 8004d80:	4944      	ldr	r1, [pc, #272]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d17d      	bne.n	8004e88 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d8c:	4b41      	ldr	r3, [pc, #260]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a40      	ldr	r2, [pc, #256]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d98:	f7fc fe7e 	bl	8001a98 <HAL_GetTick>
 8004d9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d9e:	e009      	b.n	8004db4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004da0:	f7fc fe7a 	bl	8001a98 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d902      	bls.n	8004db4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	73fb      	strb	r3, [r7, #15]
        break;
 8004db2:	e005      	b.n	8004dc0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004db4:	4b37      	ldr	r3, [pc, #220]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1ef      	bne.n	8004da0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d160      	bne.n	8004e88 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d111      	bne.n	8004df0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dcc:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6892      	ldr	r2, [r2, #8]
 8004ddc:	0211      	lsls	r1, r2, #8
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	68d2      	ldr	r2, [r2, #12]
 8004de2:	0912      	lsrs	r2, r2, #4
 8004de4:	0452      	lsls	r2, r2, #17
 8004de6:	430a      	orrs	r2, r1
 8004de8:	492a      	ldr	r1, [pc, #168]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	610b      	str	r3, [r1, #16]
 8004dee:	e027      	b.n	8004e40 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d112      	bne.n	8004e1c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004df6:	4b27      	ldr	r3, [pc, #156]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004dfe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	6892      	ldr	r2, [r2, #8]
 8004e06:	0211      	lsls	r1, r2, #8
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	6912      	ldr	r2, [r2, #16]
 8004e0c:	0852      	lsrs	r2, r2, #1
 8004e0e:	3a01      	subs	r2, #1
 8004e10:	0552      	lsls	r2, r2, #21
 8004e12:	430a      	orrs	r2, r1
 8004e14:	491f      	ldr	r1, [pc, #124]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	610b      	str	r3, [r1, #16]
 8004e1a:	e011      	b.n	8004e40 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e24:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6892      	ldr	r2, [r2, #8]
 8004e2c:	0211      	lsls	r1, r2, #8
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6952      	ldr	r2, [r2, #20]
 8004e32:	0852      	lsrs	r2, r2, #1
 8004e34:	3a01      	subs	r2, #1
 8004e36:	0652      	lsls	r2, r2, #25
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	4916      	ldr	r1, [pc, #88]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e40:	4b14      	ldr	r3, [pc, #80]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a13      	ldr	r2, [pc, #76]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e4c:	f7fc fe24 	bl	8001a98 <HAL_GetTick>
 8004e50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e52:	e009      	b.n	8004e68 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e54:	f7fc fe20 	bl	8001a98 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d902      	bls.n	8004e68 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	73fb      	strb	r3, [r7, #15]
          break;
 8004e66:	e005      	b.n	8004e74 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e68:	4b0a      	ldr	r3, [pc, #40]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0ef      	beq.n	8004e54 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e7a:	4b06      	ldr	r3, [pc, #24]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e7c:	691a      	ldr	r2, [r3, #16]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	4904      	ldr	r1, [pc, #16]	@ (8004e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	40021000 	.word	0x40021000

08004e98 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ea6:	4b6a      	ldr	r3, [pc, #424]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d018      	beq.n	8004ee4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004eb2:	4b67      	ldr	r3, [pc, #412]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	f003 0203 	and.w	r2, r3, #3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d10d      	bne.n	8004ede <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
       ||
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d009      	beq.n	8004ede <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004eca:	4b61      	ldr	r3, [pc, #388]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	091b      	lsrs	r3, r3, #4
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	1c5a      	adds	r2, r3, #1
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
       ||
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d047      	beq.n	8004f6e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	73fb      	strb	r3, [r7, #15]
 8004ee2:	e044      	b.n	8004f6e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b03      	cmp	r3, #3
 8004eea:	d018      	beq.n	8004f1e <RCCEx_PLLSAI2_Config+0x86>
 8004eec:	2b03      	cmp	r3, #3
 8004eee:	d825      	bhi.n	8004f3c <RCCEx_PLLSAI2_Config+0xa4>
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d002      	beq.n	8004efa <RCCEx_PLLSAI2_Config+0x62>
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d009      	beq.n	8004f0c <RCCEx_PLLSAI2_Config+0x74>
 8004ef8:	e020      	b.n	8004f3c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004efa:	4b55      	ldr	r3, [pc, #340]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d11d      	bne.n	8004f42 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f0a:	e01a      	b.n	8004f42 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f0c:	4b50      	ldr	r3, [pc, #320]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d116      	bne.n	8004f46 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f1c:	e013      	b.n	8004f46 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f1e:	4b4c      	ldr	r3, [pc, #304]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10f      	bne.n	8004f4a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f2a:	4b49      	ldr	r3, [pc, #292]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d109      	bne.n	8004f4a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f3a:	e006      	b.n	8004f4a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f40:	e004      	b.n	8004f4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f42:	bf00      	nop
 8004f44:	e002      	b.n	8004f4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f46:	bf00      	nop
 8004f48:	e000      	b.n	8004f4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f4a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f4c:	7bfb      	ldrb	r3, [r7, #15]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10d      	bne.n	8004f6e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f52:	4b3f      	ldr	r3, [pc, #252]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6819      	ldr	r1, [r3, #0]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	430b      	orrs	r3, r1
 8004f68:	4939      	ldr	r1, [pc, #228]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f6e:	7bfb      	ldrb	r3, [r7, #15]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d167      	bne.n	8005044 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f74:	4b36      	ldr	r3, [pc, #216]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a35      	ldr	r2, [pc, #212]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f80:	f7fc fd8a 	bl	8001a98 <HAL_GetTick>
 8004f84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f86:	e009      	b.n	8004f9c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f88:	f7fc fd86 	bl	8001a98 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d902      	bls.n	8004f9c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	73fb      	strb	r3, [r7, #15]
        break;
 8004f9a:	e005      	b.n	8004fa8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d1ef      	bne.n	8004f88 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d14a      	bne.n	8005044 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d111      	bne.n	8004fd8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fb4:	4b26      	ldr	r3, [pc, #152]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	6892      	ldr	r2, [r2, #8]
 8004fc4:	0211      	lsls	r1, r2, #8
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	68d2      	ldr	r2, [r2, #12]
 8004fca:	0912      	lsrs	r2, r2, #4
 8004fcc:	0452      	lsls	r2, r2, #17
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	491f      	ldr	r1, [pc, #124]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	614b      	str	r3, [r1, #20]
 8004fd6:	e011      	b.n	8004ffc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fda:	695b      	ldr	r3, [r3, #20]
 8004fdc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004fe0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	6892      	ldr	r2, [r2, #8]
 8004fe8:	0211      	lsls	r1, r2, #8
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	6912      	ldr	r2, [r2, #16]
 8004fee:	0852      	lsrs	r2, r2, #1
 8004ff0:	3a01      	subs	r2, #1
 8004ff2:	0652      	lsls	r2, r2, #25
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	4916      	ldr	r1, [pc, #88]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ffc:	4b14      	ldr	r3, [pc, #80]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a13      	ldr	r2, [pc, #76]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005006:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005008:	f7fc fd46 	bl	8001a98 <HAL_GetTick>
 800500c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800500e:	e009      	b.n	8005024 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005010:	f7fc fd42 	bl	8001a98 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d902      	bls.n	8005024 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	73fb      	strb	r3, [r7, #15]
          break;
 8005022:	e005      	b.n	8005030 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005024:	4b0a      	ldr	r3, [pc, #40]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d0ef      	beq.n	8005010 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005030:	7bfb      	ldrb	r3, [r7, #15]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d106      	bne.n	8005044 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005036:	4b06      	ldr	r3, [pc, #24]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005038:	695a      	ldr	r2, [r3, #20]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	4904      	ldr	r1, [pc, #16]	@ (8005050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005040:	4313      	orrs	r3, r2
 8005042:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005044:	7bfb      	ldrb	r3, [r7, #15]
}
 8005046:	4618      	mov	r0, r3
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	40021000 	.word	0x40021000

08005054 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005054:	b480      	push	{r7}
 8005056:	b089      	sub	sp, #36	@ 0x24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005070:	d10c      	bne.n	800508c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005072:	4b6e      	ldr	r3, [pc, #440]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005078:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800507c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005084:	d112      	bne.n	80050ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005086:	4b6a      	ldr	r3, [pc, #424]	@ (8005230 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005088:	61fb      	str	r3, [r7, #28]
 800508a:	e00f      	b.n	80050ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005092:	d10b      	bne.n	80050ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005094:	4b65      	ldr	r3, [pc, #404]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800509e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050a6:	d101      	bne.n	80050ac <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80050a8:	4b61      	ldr	r3, [pc, #388]	@ (8005230 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80050aa:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f040 80b4 	bne.w	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050be:	d003      	beq.n	80050c8 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050c6:	d135      	bne.n	8005134 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80050c8:	4b58      	ldr	r3, [pc, #352]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050d4:	f040 80a1 	bne.w	800521a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80050d8:	4b54      	ldr	r3, [pc, #336]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 809a 	beq.w	800521a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80050e6:	4b51      	ldr	r3, [pc, #324]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	091b      	lsrs	r3, r3, #4
 80050ec:	f003 0307 	and.w	r3, r3, #7
 80050f0:	3301      	adds	r3, #1
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80050fa:	4b4c      	ldr	r3, [pc, #304]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	0a1b      	lsrs	r3, r3, #8
 8005100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005104:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10a      	bne.n	8005122 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800510c:	4b47      	ldr	r3, [pc, #284]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d002      	beq.n	800511e <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005118:	2311      	movs	r3, #17
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	e001      	b.n	8005122 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800511e:	2307      	movs	r3, #7
 8005120:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	fb03 f202 	mul.w	r2, r3, r2
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005130:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005132:	e072      	b.n	800521a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d133      	bne.n	80051a2 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800513a:	4b3c      	ldr	r3, [pc, #240]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005142:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005146:	d169      	bne.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005148:	4b38      	ldr	r3, [pc, #224]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d063      	beq.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005154:	4b35      	ldr	r3, [pc, #212]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	091b      	lsrs	r3, r3, #4
 800515a:	f003 0307 	and.w	r3, r3, #7
 800515e:	3301      	adds	r3, #1
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	fbb2 f3f3 	udiv	r3, r2, r3
 8005166:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005168:	4b30      	ldr	r3, [pc, #192]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	0a1b      	lsrs	r3, r3, #8
 800516e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005172:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10a      	bne.n	8005190 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800517a:	4b2c      	ldr	r3, [pc, #176]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005186:	2311      	movs	r3, #17
 8005188:	617b      	str	r3, [r7, #20]
 800518a:	e001      	b.n	8005190 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800518c:	2307      	movs	r3, #7
 800518e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	fb03 f202 	mul.w	r2, r3, r2
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	fbb2 f3f3 	udiv	r3, r2, r3
 800519e:	61fb      	str	r3, [r7, #28]
 80051a0:	e03c      	b.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051a8:	d003      	beq.n	80051b2 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051b0:	d134      	bne.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80051b2:	4b1e      	ldr	r3, [pc, #120]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051be:	d12d      	bne.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80051c0:	4b1a      	ldr	r3, [pc, #104]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d027      	beq.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80051cc:	4b17      	ldr	r3, [pc, #92]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	091b      	lsrs	r3, r3, #4
 80051d2:	f003 0307 	and.w	r3, r3, #7
 80051d6:	3301      	adds	r3, #1
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80051e0:	4b12      	ldr	r3, [pc, #72]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051e2:	695b      	ldr	r3, [r3, #20]
 80051e4:	0a1b      	lsrs	r3, r3, #8
 80051e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051ea:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10a      	bne.n	8005208 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80051f2:	4b0e      	ldr	r3, [pc, #56]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d002      	beq.n	8005204 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80051fe:	2311      	movs	r3, #17
 8005200:	617b      	str	r3, [r7, #20]
 8005202:	e001      	b.n	8005208 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005204:	2307      	movs	r3, #7
 8005206:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	fb03 f202 	mul.w	r2, r3, r2
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	fbb2 f3f3 	udiv	r3, r2, r3
 8005216:	61fb      	str	r3, [r7, #28]
 8005218:	e000      	b.n	800521c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800521a:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800521c:	69fb      	ldr	r3, [r7, #28]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3724      	adds	r7, #36	@ 0x24
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	40021000 	.word	0x40021000
 8005230:	001fff68 	.word	0x001fff68

08005234 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b086      	sub	sp, #24
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
 8005240:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	2b02      	cmp	r3, #2
 8005246:	d904      	bls.n	8005252 <HAL_SAI_InitProtocol+0x1e>
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	3b03      	subs	r3, #3
 800524c:	2b01      	cmp	r3, #1
 800524e:	d812      	bhi.n	8005276 <HAL_SAI_InitProtocol+0x42>
 8005250:	e008      	b.n	8005264 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	68b9      	ldr	r1, [r7, #8]
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 fcf5 	bl	8005c48 <SAI_InitI2S>
 800525e:	4603      	mov	r3, r0
 8005260:	75fb      	strb	r3, [r7, #23]
      break;
 8005262:	e00b      	b.n	800527c <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	68b9      	ldr	r1, [r7, #8]
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 fd9e 	bl	8005dac <SAI_InitPCM>
 8005270:	4603      	mov	r3, r0
 8005272:	75fb      	strb	r3, [r7, #23]
      break;
 8005274:	e002      	b.n	800527c <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	75fb      	strb	r3, [r7, #23]
      break;
 800527a:	bf00      	nop
  }

  if (status == HAL_OK)
 800527c:	7dfb      	ldrb	r3, [r7, #23]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d104      	bne.n	800528c <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 f808 	bl	8005298 <HAL_SAI_Init>
 8005288:	4603      	mov	r3, r0
 800528a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800528c:	7dfb      	ldrb	r3, [r7, #23]
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
	...

08005298 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b088      	sub	sp, #32
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e155      	b.n	8005556 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d106      	bne.n	80052c4 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7fb fffc 	bl	80012bc <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 fe2b 	bl	8005f20 <SAI_Disable>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e140      	b.n	8005556 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d00c      	beq.n	80052fe <HAL_SAI_Init+0x66>
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d80d      	bhi.n	8005304 <HAL_SAI_Init+0x6c>
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <HAL_SAI_Init+0x5a>
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d003      	beq.n	80052f8 <HAL_SAI_Init+0x60>
 80052f0:	e008      	b.n	8005304 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80052f2:	2300      	movs	r3, #0
 80052f4:	61fb      	str	r3, [r7, #28]
      break;
 80052f6:	e008      	b.n	800530a <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80052f8:	2310      	movs	r3, #16
 80052fa:	61fb      	str	r3, [r7, #28]
      break;
 80052fc:	e005      	b.n	800530a <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80052fe:	2320      	movs	r3, #32
 8005300:	61fb      	str	r3, [r7, #28]
      break;
 8005302:	e002      	b.n	800530a <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005304:	2300      	movs	r3, #0
 8005306:	61fb      	str	r3, [r7, #28]
      break;
 8005308:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	2b03      	cmp	r3, #3
 8005310:	d81d      	bhi.n	800534e <HAL_SAI_Init+0xb6>
 8005312:	a201      	add	r2, pc, #4	@ (adr r2, 8005318 <HAL_SAI_Init+0x80>)
 8005314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005318:	08005329 	.word	0x08005329
 800531c:	0800532f 	.word	0x0800532f
 8005320:	08005337 	.word	0x08005337
 8005324:	0800533f 	.word	0x0800533f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005328:	2300      	movs	r3, #0
 800532a:	617b      	str	r3, [r7, #20]
      break;
 800532c:	e012      	b.n	8005354 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800532e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005332:	617b      	str	r3, [r7, #20]
      break;
 8005334:	e00e      	b.n	8005354 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005336:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800533a:	617b      	str	r3, [r7, #20]
      break;
 800533c:	e00a      	b.n	8005354 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800533e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005342:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	f043 0301 	orr.w	r3, r3, #1
 800534a:	61fb      	str	r3, [r7, #28]
      break;
 800534c:	e002      	b.n	8005354 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800534e:	2300      	movs	r3, #0
 8005350:	617b      	str	r3, [r7, #20]
      break;
 8005352:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a81      	ldr	r2, [pc, #516]	@ (8005560 <HAL_SAI_Init+0x2c8>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d004      	beq.n	8005368 <HAL_SAI_Init+0xd0>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a80      	ldr	r2, [pc, #512]	@ (8005564 <HAL_SAI_Init+0x2cc>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d103      	bne.n	8005370 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005368:	4a7f      	ldr	r2, [pc, #508]	@ (8005568 <HAL_SAI_Init+0x2d0>)
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	6013      	str	r3, [r2, #0]
 800536e:	e002      	b.n	8005376 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005370:	4a7e      	ldr	r2, [pc, #504]	@ (800556c <HAL_SAI_Init+0x2d4>)
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d041      	beq.n	8005402 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a77      	ldr	r2, [pc, #476]	@ (8005560 <HAL_SAI_Init+0x2c8>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d004      	beq.n	8005392 <HAL_SAI_Init+0xfa>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a75      	ldr	r2, [pc, #468]	@ (8005564 <HAL_SAI_Init+0x2cc>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d105      	bne.n	800539e <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005392:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005396:	f7fe ff1d 	bl	80041d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800539a:	6138      	str	r0, [r7, #16]
 800539c:	e004      	b.n	80053a8 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800539e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80053a2:	f7fe ff17 	bl	80041d4 <HAL_RCCEx_GetPeriphCLKFreq>
 80053a6:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	4613      	mov	r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	4413      	add	r3, r2
 80053b0:	005b      	lsls	r3, r3, #1
 80053b2:	461a      	mov	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	025b      	lsls	r3, r3, #9
 80053ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80053be:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	4a6b      	ldr	r2, [pc, #428]	@ (8005570 <HAL_SAI_Init+0x2d8>)
 80053c4:	fba2 2303 	umull	r2, r3, r2, r3
 80053c8:	08da      	lsrs	r2, r3, #3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80053ce:	68f9      	ldr	r1, [r7, #12]
 80053d0:	4b67      	ldr	r3, [pc, #412]	@ (8005570 <HAL_SAI_Init+0x2d8>)
 80053d2:	fba3 2301 	umull	r2, r3, r3, r1
 80053d6:	08da      	lsrs	r2, r3, #3
 80053d8:	4613      	mov	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4413      	add	r3, r2
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	1aca      	subs	r2, r1, r3
 80053e2:	2a08      	cmp	r2, #8
 80053e4:	d904      	bls.n	80053f0 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d104      	bne.n	8005402 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	085a      	lsrs	r2, r3, #1
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_SAI_Init+0x17a>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	2b02      	cmp	r3, #2
 8005410:	d109      	bne.n	8005426 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005416:	2b01      	cmp	r3, #1
 8005418:	d101      	bne.n	800541e <HAL_SAI_Init+0x186>
 800541a:	2300      	movs	r3, #0
 800541c:	e001      	b.n	8005422 <HAL_SAI_Init+0x18a>
 800541e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005422:	61bb      	str	r3, [r7, #24]
 8005424:	e008      	b.n	8005438 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542a:	2b01      	cmp	r3, #1
 800542c:	d102      	bne.n	8005434 <HAL_SAI_Init+0x19c>
 800542e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005432:	e000      	b.n	8005436 <HAL_SAI_Init+0x19e>
 8005434:	2300      	movs	r3, #0
 8005436:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6819      	ldr	r1, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	4b4c      	ldr	r3, [pc, #304]	@ (8005574 <HAL_SAI_Init+0x2dc>)
 8005444:	400b      	ands	r3, r1
 8005446:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6819      	ldr	r1, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005456:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800545c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005462:	431a      	orrs	r2, r3
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005470:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800547c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	051b      	lsls	r3, r3, #20
 8005484:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	430a      	orrs	r2, r1
 800548c:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	6812      	ldr	r2, [r2, #0]
 8005498:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800549c:	f023 030f 	bic.w	r3, r3, #15
 80054a0:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6859      	ldr	r1, [r3, #4]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	699a      	ldr	r2, [r3, #24]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b0:	431a      	orrs	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	430a      	orrs	r2, r1
 80054be:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	6899      	ldr	r1, [r3, #8]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005578 <HAL_SAI_Init+0x2e0>)
 80054cc:	400b      	ands	r3, r1
 80054ce:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6899      	ldr	r1, [r3, #8]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054da:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054e0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80054e6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80054ec:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f2:	3b01      	subs	r3, #1
 80054f4:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80054f6:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	68d9      	ldr	r1, [r3, #12]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800550e:	400b      	ands	r3, r1
 8005510:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68d9      	ldr	r1, [r3, #12]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005520:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005526:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005528:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800552e:	3b01      	subs	r3, #1
 8005530:	021b      	lsls	r3, r3, #8
 8005532:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3720      	adds	r7, #32
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	40015404 	.word	0x40015404
 8005564:	40015424 	.word	0x40015424
 8005568:	40015400 	.word	0x40015400
 800556c:	40015800 	.word	0x40015800
 8005570:	cccccccd 	.word	0xcccccccd
 8005574:	ff05c010 	.word	0xff05c010
 8005578:	fff88000 	.word	0xfff88000

0800557c <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005584:	2300      	movs	r3, #0
 8005586:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800558e:	2b01      	cmp	r3, #1
 8005590:	d101      	bne.n	8005596 <HAL_SAI_Abort+0x1a>
 8005592:	2302      	movs	r3, #2
 8005594:	e053      	b.n	800563e <HAL_SAI_Abort+0xc2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fcbe 	bl	8005f20 <SAI_Disable>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055bc:	d125      	bne.n	800560a <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80055cc:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b12      	cmp	r3, #18
 80055d8:	d108      	bne.n	80055ec <HAL_SAI_Abort+0x70>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d004      	beq.n	80055ec <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7fc fcb0 	bl	8001f4c <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b22      	cmp	r3, #34	@ 0x22
 80055f6:	d108      	bne.n	800560a <HAL_SAI_Abort+0x8e>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d004      	beq.n	800560a <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005604:	4618      	mov	r0, r3
 8005606:	f7fc fca1 	bl	8001f4c <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2200      	movs	r2, #0
 8005610:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f04f 32ff 	mov.w	r2, #4294967295
 800561a:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0208 	orr.w	r2, r2, #8
 800562a:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 800563c:	7bfb      	ldrb	r3, [r7, #15]
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	4613      	mov	r3, r2
 8005654:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005656:	f7fc fa1f 	bl	8001a98 <HAL_GetTick>
 800565a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_SAI_Transmit_DMA+0x20>
 8005662:	88fb      	ldrh	r3, [r7, #6]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d101      	bne.n	800566c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e093      	b.n	8005794 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2b01      	cmp	r3, #1
 8005676:	f040 808c 	bne.w	8005792 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005680:	2b01      	cmp	r3, #1
 8005682:	d101      	bne.n	8005688 <HAL_SAI_Transmit_DMA+0x40>
 8005684:	2302      	movs	r3, #2
 8005686:	e085      	b.n	8005794 <HAL_SAI_Transmit_DMA+0x14c>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	88fa      	ldrh	r2, [r7, #6]
 800569a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	88fa      	ldrh	r2, [r7, #6]
 80056a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2212      	movs	r2, #18
 80056b2:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ba:	4a38      	ldr	r2, [pc, #224]	@ (800579c <HAL_SAI_Transmit_DMA+0x154>)
 80056bc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056c2:	4a37      	ldr	r2, [pc, #220]	@ (80057a0 <HAL_SAI_Transmit_DMA+0x158>)
 80056c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ca:	4a36      	ldr	r2, [pc, #216]	@ (80057a4 <HAL_SAI_Transmit_DMA+0x15c>)
 80056cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056d2:	2200      	movs	r2, #0
 80056d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056de:	4619      	mov	r1, r3
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	331c      	adds	r3, #28
 80056e6:	461a      	mov	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80056ee:	f7fc fbcd 	bl	8001e8c <HAL_DMA_Start_IT>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d005      	beq.n	8005704 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e047      	b.n	8005794 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005704:	2100      	movs	r1, #0
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f000 fbd2 	bl	8005eb0 <SAI_InterruptFlag>
 800570c:	4601      	mov	r1, r0
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	691a      	ldr	r2, [r3, #16]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	430a      	orrs	r2, r1
 800571a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800572a:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800572c:	e015      	b.n	800575a <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800572e:	f7fc f9b3 	bl	8001a98 <HAL_GetTick>
 8005732:	4602      	mov	r2, r0
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800573c:	d90d      	bls.n	800575a <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005744:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e01c      	b.n	8005794 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d0e2      	beq.n	800572e <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d107      	bne.n	8005786 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005784:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800578e:	2300      	movs	r3, #0
 8005790:	e000      	b.n	8005794 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005792:	2302      	movs	r3, #2
  }
}
 8005794:	4618      	mov	r0, r3
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	08005ff3 	.word	0x08005ff3
 80057a0:	08005f95 	.word	0x08005f95
 80057a4:	08006089 	.word	0x08006089

080057a8 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d002      	beq.n	80057c2 <HAL_SAI_Receive_DMA+0x1a>
 80057bc:	88fb      	ldrh	r3, [r7, #6]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d101      	bne.n	80057c6 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e074      	b.n	80058b0 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d16d      	bne.n	80058ae <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <HAL_SAI_Receive_DMA+0x38>
 80057dc:	2302      	movs	r3, #2
 80057de:	e067      	b.n	80058b0 <HAL_SAI_Receive_DMA+0x108>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	88fa      	ldrh	r2, [r7, #6]
 80057f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	88fa      	ldrh	r2, [r7, #6]
 80057fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2222      	movs	r2, #34	@ 0x22
 800580a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005812:	4a29      	ldr	r2, [pc, #164]	@ (80058b8 <HAL_SAI_Receive_DMA+0x110>)
 8005814:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800581a:	4a28      	ldr	r2, [pc, #160]	@ (80058bc <HAL_SAI_Receive_DMA+0x114>)
 800581c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005822:	4a27      	ldr	r2, [pc, #156]	@ (80058c0 <HAL_SAI_Receive_DMA+0x118>)
 8005824:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582a:	2200      	movs	r2, #0
 800582c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	331c      	adds	r3, #28
 8005838:	4619      	mov	r1, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800583e:	461a      	mov	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005846:	f7fc fb21 	bl	8001e8c <HAL_DMA_Start_IT>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d005      	beq.n	800585c <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e029      	b.n	80058b0 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800585c:	2100      	movs	r1, #0
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f000 fb26 	bl	8005eb0 <SAI_InterruptFlag>
 8005864:	4601      	mov	r1, r0
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	691a      	ldr	r2, [r3, #16]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005882:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d107      	bne.n	80058a2 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80058a0:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	e000      	b.n	80058b0 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80058ae:	2302      	movs	r3, #2
  }
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	0800606d 	.word	0x0800606d
 80058bc:	0800600f 	.word	0x0800600f
 80058c0:	08006089 	.word	0x08006089

080058c4 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f000 8192 	beq.w	8005bfe <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f003 0308 	and.w	r3, r3, #8
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d009      	beq.n	8005910 <HAL_SAI_IRQHandler+0x4c>
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	f003 0308 	and.w	r3, r3, #8
 8005902:	2b00      	cmp	r3, #0
 8005904:	d004      	beq.n	8005910 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	4798      	blx	r3
 800590e:	e176      	b.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d01e      	beq.n	8005958 <HAL_SAI_IRQHandler+0x94>
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	f003 0301 	and.w	r3, r3, #1
 8005920:	2b00      	cmp	r3, #0
 8005922:	d019      	beq.n	8005958 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2201      	movs	r2, #1
 800592a:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005932:	b2db      	uxtb	r3, r3
 8005934:	2b22      	cmp	r3, #34	@ 0x22
 8005936:	d101      	bne.n	800593c <HAL_SAI_IRQHandler+0x78>
 8005938:	2301      	movs	r3, #1
 800593a:	e000      	b.n	800593e <HAL_SAI_IRQHandler+0x7a>
 800593c:	2302      	movs	r3, #2
 800593e:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	431a      	orrs	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f96f 	bl	8005c34 <HAL_SAI_ErrorCallback>
 8005956:	e152      	b.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d011      	beq.n	8005986 <HAL_SAI_IRQHandler+0xc2>
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00c      	beq.n	8005986 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2202      	movs	r2, #2
 8005972:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 8140 	beq.w	8005bfe <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005982:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005984:	e13b      	b.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	f003 0320 	and.w	r3, r3, #32
 800598c:	2b00      	cmp	r3, #0
 800598e:	d055      	beq.n	8005a3c <HAL_SAI_IRQHandler+0x178>
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	f003 0320 	and.w	r3, r3, #32
 8005996:	2b00      	cmp	r3, #0
 8005998:	d050      	beq.n	8005a3c <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2220      	movs	r2, #32
 80059a0:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059a8:	f043 0204 	orr.w	r2, r3, #4
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d038      	beq.n	8005a2e <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d016      	beq.n	80059f2 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059c8:	4a8f      	ldr	r2, [pc, #572]	@ (8005c08 <HAL_SAI_IRQHandler+0x344>)
 80059ca:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059d0:	4618      	mov	r0, r3
 80059d2:	f7fc faf9 	bl	8001fc8 <HAL_DMA_Abort_IT>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 f921 	bl	8005c34 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	f000 80fc 	beq.w	8005bf4 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a00:	4a81      	ldr	r2, [pc, #516]	@ (8005c08 <HAL_SAI_IRQHandler+0x344>)
 8005a02:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7fc fadd 	bl	8001fc8 <HAL_DMA_Abort_IT>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 80ef 	beq.w	8005bf4 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a1c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f904 	bl	8005c34 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a2c:	e0e2      	b.n	8005bf4 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff fda4 	bl	800557c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f8fd 	bl	8005c34 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a3a:	e0db      	b.n	8005bf4 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d055      	beq.n	8005af2 <HAL_SAI_IRQHandler+0x22e>
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d050      	beq.n	8005af2 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2240      	movs	r2, #64	@ 0x40
 8005a56:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a5e:	f043 0208 	orr.w	r2, r3, #8
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d038      	beq.n	8005ae4 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d016      	beq.n	8005aa8 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7e:	4a62      	ldr	r2, [pc, #392]	@ (8005c08 <HAL_SAI_IRQHandler+0x344>)
 8005a80:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7fc fa9e 	bl	8001fc8 <HAL_DMA_Abort_IT>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00a      	beq.n	8005aa8 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a98:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 f8c6 	bl	8005c34 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f000 80a3 	beq.w	8005bf8 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab6:	4a54      	ldr	r2, [pc, #336]	@ (8005c08 <HAL_SAI_IRQHandler+0x344>)
 8005ab8:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fc fa82 	bl	8001fc8 <HAL_DMA_Abort_IT>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 8096 	beq.w	8005bf8 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ad2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f8a9 	bl	8005c34 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005ae2:	e089      	b.n	8005bf8 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f7ff fd49 	bl	800557c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f8a2 	bl	8005c34 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005af0:	e082      	b.n	8005bf8 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f003 0304 	and.w	r3, r3, #4
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d061      	beq.n	8005bc0 <HAL_SAI_IRQHandler+0x2fc>
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	f003 0304 	and.w	r3, r3, #4
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d05c      	beq.n	8005bc0 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2204      	movs	r2, #4
 8005b0c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b14:	f043 0220 	orr.w	r2, r3, #32
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d036      	beq.n	8005b96 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d016      	beq.n	8005b5e <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b34:	4a34      	ldr	r2, [pc, #208]	@ (8005c08 <HAL_SAI_IRQHandler+0x344>)
 8005b36:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7fc fa43 	bl	8001fc8 <HAL_DMA_Abort_IT>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d00a      	beq.n	8005b5e <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b4e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f86b 	bl	8005c34 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d04a      	beq.n	8005bfc <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b6a:	4a27      	ldr	r2, [pc, #156]	@ (8005c08 <HAL_SAI_IRQHandler+0x344>)
 8005b6c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fc fa28 	bl	8001fc8 <HAL_DMA_Abort_IT>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d03e      	beq.n	8005bfc <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f850 	bl	8005c34 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005b94:	e032      	b.n	8005bfc <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba6:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f83b 	bl	8005c34 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bbe:	e01d      	b.n	8005bfc <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	f003 0310 	and.w	r3, r3, #16
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d019      	beq.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	f003 0310 	and.w	r3, r3, #16
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d014      	beq.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2210      	movs	r2, #16
 8005bda:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005be2:	f043 0210 	orr.w	r2, r3, #16
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f821 	bl	8005c34 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005bf2:	e004      	b.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bf4:	bf00      	nop
 8005bf6:	e002      	b.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bf8:	bf00      	nop
 8005bfa:	e000      	b.n	8005bfe <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bfc:	bf00      	nop
}
 8005bfe:	bf00      	nop
 8005c00:	3718      	adds	r7, #24
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	080060db 	.word	0x080060db

08005c0c <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b087      	sub	sp, #28
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
 8005c54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c56:	2300      	movs	r3, #0
 8005c58:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <SAI_InitI2S+0x2e>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d103      	bne.n	8005c7e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c7c:	e002      	b.n	8005c84 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2201      	movs	r2, #1
 8005c82:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005c8a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c92:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	683a      	ldr	r2, [r7, #0]
 8005c9e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d001      	beq.n	8005cae <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e077      	b.n	8005d9e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d107      	bne.n	8005cc4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005cc0:	651a      	str	r2, [r3, #80]	@ 0x50
 8005cc2:	e006      	b.n	8005cd2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005cca:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d84f      	bhi.n	8005d78 <SAI_InitI2S+0x130>
 8005cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce0 <SAI_InitI2S+0x98>)
 8005cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cde:	bf00      	nop
 8005ce0:	08005cf1 	.word	0x08005cf1
 8005ce4:	08005d13 	.word	0x08005d13
 8005ce8:	08005d35 	.word	0x08005d35
 8005cec:	08005d57 	.word	0x08005d57
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2280      	movs	r2, #128	@ 0x80
 8005cf4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	085b      	lsrs	r3, r3, #1
 8005cfa:	015a      	lsls	r2, r3, #5
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	085b      	lsrs	r3, r3, #1
 8005d04:	011a      	lsls	r2, r3, #4
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2240      	movs	r2, #64	@ 0x40
 8005d0e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d10:	e035      	b.n	8005d7e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2280      	movs	r2, #128	@ 0x80
 8005d16:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	085b      	lsrs	r3, r3, #1
 8005d1c:	019a      	lsls	r2, r3, #6
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	085b      	lsrs	r3, r3, #1
 8005d26:	015a      	lsls	r2, r3, #5
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2280      	movs	r2, #128	@ 0x80
 8005d30:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d32:	e024      	b.n	8005d7e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	22c0      	movs	r2, #192	@ 0xc0
 8005d38:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	085b      	lsrs	r3, r3, #1
 8005d3e:	019a      	lsls	r2, r3, #6
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	085b      	lsrs	r3, r3, #1
 8005d48:	015a      	lsls	r2, r3, #5
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2280      	movs	r2, #128	@ 0x80
 8005d52:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d54:	e013      	b.n	8005d7e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	22e0      	movs	r2, #224	@ 0xe0
 8005d5a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	085b      	lsrs	r3, r3, #1
 8005d60:	019a      	lsls	r2, r3, #6
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	085b      	lsrs	r3, r3, #1
 8005d6a:	015a      	lsls	r2, r3, #5
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2280      	movs	r2, #128	@ 0x80
 8005d74:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d76:	e002      	b.n	8005d7e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	75fb      	strb	r3, [r7, #23]
      break;
 8005d7c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d10b      	bne.n	8005d9c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d102      	bne.n	8005d90 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2210      	movs	r2, #16
 8005d8e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d102      	bne.n	8005d9c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2208      	movs	r2, #8
 8005d9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	371c      	adds	r7, #28
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop

08005dac <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
 8005db8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <SAI_InitPCM+0x2e>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d103      	bne.n	8005de2 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005de0:	e002      	b.n	8005de8 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005df4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005dfc:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e10:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b04      	cmp	r3, #4
 8005e16:	d103      	bne.n	8005e20 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	645a      	str	r2, [r3, #68]	@ 0x44
 8005e1e:	e002      	b.n	8005e26 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	220d      	movs	r2, #13
 8005e24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d837      	bhi.n	8005e9c <SAI_InitPCM+0xf0>
 8005e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e34 <SAI_InitPCM+0x88>)
 8005e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e32:	bf00      	nop
 8005e34:	08005e45 	.word	0x08005e45
 8005e38:	08005e5b 	.word	0x08005e5b
 8005e3c:	08005e71 	.word	0x08005e71
 8005e40:	08005e87 	.word	0x08005e87
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2280      	movs	r2, #128	@ 0x80
 8005e48:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	011a      	lsls	r2, r3, #4
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2240      	movs	r2, #64	@ 0x40
 8005e56:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e58:	e023      	b.n	8005ea2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2280      	movs	r2, #128	@ 0x80
 8005e5e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2280      	movs	r2, #128	@ 0x80
 8005e6c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e6e:	e018      	b.n	8005ea2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	22c0      	movs	r2, #192	@ 0xc0
 8005e74:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	015a      	lsls	r2, r3, #5
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2280      	movs	r2, #128	@ 0x80
 8005e82:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e84:	e00d      	b.n	8005ea2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	22e0      	movs	r2, #224	@ 0xe0
 8005e8a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	015a      	lsls	r2, r3, #5
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2280      	movs	r2, #128	@ 0x80
 8005e98:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e9a:	e002      	b.n	8005ea2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	75fb      	strb	r3, [r7, #23]
      break;
 8005ea0:	bf00      	nop
  }

  return status;
 8005ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	371c      	adds	r7, #28
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	460b      	mov	r3, r1
 8005eba:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005ec0:	78fb      	ldrb	r3, [r7, #3]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d103      	bne.n	8005ece <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f043 0308 	orr.w	r3, r3, #8
 8005ecc:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed2:	2b08      	cmp	r3, #8
 8005ed4:	d10b      	bne.n	8005eee <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005eda:	2b03      	cmp	r3, #3
 8005edc:	d003      	beq.n	8005ee6 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d103      	bne.n	8005eee <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f043 0310 	orr.w	r3, r3, #16
 8005eec:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d003      	beq.n	8005efe <SAI_InterruptFlag+0x4e>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d104      	bne.n	8005f08 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	e003      	b.n	8005f10 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f043 0304 	orr.w	r3, r3, #4
 8005f0e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005f10:	68fb      	ldr	r3, [r7, #12]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3714      	adds	r7, #20
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
	...

08005f20 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005f28:	4b18      	ldr	r3, [pc, #96]	@ (8005f8c <SAI_Disable+0x6c>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a18      	ldr	r2, [pc, #96]	@ (8005f90 <SAI_Disable+0x70>)
 8005f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f32:	0b1b      	lsrs	r3, r3, #12
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005f4a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d10a      	bne.n	8005f68 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f58:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	72fb      	strb	r3, [r7, #11]
      break;
 8005f66:	e009      	b.n	8005f7c <SAI_Disable+0x5c>
    }
    count--;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e7      	bne.n	8005f4c <SAI_Disable+0x2c>

  return status;
 8005f7c:	7afb      	ldrb	r3, [r7, #11]
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	20000014 	.word	0x20000014
 8005f90:	95cbec1b 	.word	0x95cbec1b

08005f94 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	69db      	ldr	r3, [r3, #28]
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	d01c      	beq.n	8005fe4 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005fc0:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f7ff ff73 	bl	8005eb0 <SAI_InterruptFlag>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	43d9      	mvns	r1, r3
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	691a      	ldr	r2, [r3, #16]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	400a      	ands	r2, r1
 8005fda:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f7ff fe11 	bl	8005c0c <HAL_SAI_TxCpltCallback>
#endif
}
 8005fea:	bf00      	nop
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffe:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006000:	68f8      	ldr	r0, [r7, #12]
 8006002:	f7ff fe0d 	bl	8005c20 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006006:	bf00      	nop
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}

0800600e <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800600e:	b580      	push	{r7, lr}
 8006010:	b084      	sub	sp, #16
 8006012:	af00      	add	r7, sp, #0
 8006014:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601a:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	69db      	ldr	r3, [r3, #28]
 8006020:	2b20      	cmp	r3, #32
 8006022:	d01c      	beq.n	800605e <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006032:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800603c:	2100      	movs	r1, #0
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f7ff ff36 	bl	8005eb0 <SAI_InterruptFlag>
 8006044:	4603      	mov	r3, r0
 8006046:	43d9      	mvns	r1, r3
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	691a      	ldr	r2, [r3, #16]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	400a      	ands	r2, r1
 8006054:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f7fb f8ac 	bl	80011bc <HAL_SAI_RxCpltCallback>
#endif
}
 8006064:	bf00      	nop
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006078:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f7fb f884 	bl	8001188 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8006080:	bf00      	nop
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006094:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800609c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80060b4:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	f7ff ff32 	bl	8005f20 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f7ff fdb1 	bl	8005c34 <HAL_SAI_ErrorCallback>
#endif
}
 80060d2:	bf00      	nop
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b084      	sub	sp, #16
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80060f6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2200      	movs	r2, #0
 80060fe:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f04f 32ff 	mov.w	r2, #4294967295
 8006108:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006110:	2b20      	cmp	r3, #32
 8006112:	d00a      	beq.n	800612a <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f7ff ff03 	bl	8005f20 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f042 0208 	orr.w	r2, r2, #8
 8006128:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	f7ff fd7a 	bl	8005c34 <HAL_SAI_ErrorCallback>
#endif
}
 8006140:	bf00      	nop
 8006142:	3710      	adds	r7, #16
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e095      	b.n	8006286 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615e:	2b00      	cmp	r3, #0
 8006160:	d108      	bne.n	8006174 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800616a:	d009      	beq.n	8006180 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	61da      	str	r2, [r3, #28]
 8006172:	e005      	b.n	8006180 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d106      	bne.n	80061a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7fb f9b0 	bl	8001500 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061c0:	d902      	bls.n	80061c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061c2:	2300      	movs	r3, #0
 80061c4:	60fb      	str	r3, [r7, #12]
 80061c6:	e002      	b.n	80061ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80061d6:	d007      	beq.n	80061e8 <HAL_SPI_Init+0xa0>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061e0:	d002      	beq.n	80061e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061f8:	431a      	orrs	r2, r3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	f003 0302 	and.w	r3, r3, #2
 8006202:	431a      	orrs	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	695b      	ldr	r3, [r3, #20]
 8006208:	f003 0301 	and.w	r3, r3, #1
 800620c:	431a      	orrs	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006216:	431a      	orrs	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006220:	431a      	orrs	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622a:	ea42 0103 	orr.w	r1, r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006232:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	430a      	orrs	r2, r1
 800623c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	0c1b      	lsrs	r3, r3, #16
 8006244:	f003 0204 	and.w	r2, r3, #4
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624c:	f003 0310 	and.w	r3, r3, #16
 8006250:	431a      	orrs	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006256:	f003 0308 	and.w	r3, r3, #8
 800625a:	431a      	orrs	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006264:	ea42 0103 	orr.w	r1, r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800628e:	b580      	push	{r7, lr}
 8006290:	b088      	sub	sp, #32
 8006292:	af00      	add	r7, sp, #0
 8006294:	60f8      	str	r0, [r7, #12]
 8006296:	60b9      	str	r1, [r7, #8]
 8006298:	603b      	str	r3, [r7, #0]
 800629a:	4613      	mov	r3, r2
 800629c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800629e:	f7fb fbfb 	bl	8001a98 <HAL_GetTick>
 80062a2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80062a4:	88fb      	ldrh	r3, [r7, #6]
 80062a6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d001      	beq.n	80062b8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80062b4:	2302      	movs	r3, #2
 80062b6:	e15c      	b.n	8006572 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d002      	beq.n	80062c4 <HAL_SPI_Transmit+0x36>
 80062be:	88fb      	ldrh	r3, [r7, #6]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d101      	bne.n	80062c8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e154      	b.n	8006572 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d101      	bne.n	80062d6 <HAL_SPI_Transmit+0x48>
 80062d2:	2302      	movs	r3, #2
 80062d4:	e14d      	b.n	8006572 <HAL_SPI_Transmit+0x2e4>
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2203      	movs	r2, #3
 80062e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	88fa      	ldrh	r2, [r7, #6]
 80062f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	88fa      	ldrh	r2, [r7, #6]
 80062fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2200      	movs	r2, #0
 800631e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006328:	d10f      	bne.n	800634a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006338:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006348:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006354:	2b40      	cmp	r3, #64	@ 0x40
 8006356:	d007      	beq.n	8006368 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006366:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006370:	d952      	bls.n	8006418 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d002      	beq.n	8006380 <HAL_SPI_Transmit+0xf2>
 800637a:	8b7b      	ldrh	r3, [r7, #26]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d145      	bne.n	800640c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006384:	881a      	ldrh	r2, [r3, #0]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006390:	1c9a      	adds	r2, r3, #2
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800639a:	b29b      	uxth	r3, r3
 800639c:	3b01      	subs	r3, #1
 800639e:	b29a      	uxth	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063a4:	e032      	b.n	800640c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d112      	bne.n	80063da <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063b8:	881a      	ldrh	r2, [r3, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c4:	1c9a      	adds	r2, r3, #2
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	3b01      	subs	r3, #1
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063d8:	e018      	b.n	800640c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063da:	f7fb fb5d 	bl	8001a98 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	683a      	ldr	r2, [r7, #0]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d803      	bhi.n	80063f2 <HAL_SPI_Transmit+0x164>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f0:	d102      	bne.n	80063f8 <HAL_SPI_Transmit+0x16a>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d109      	bne.n	800640c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006408:	2303      	movs	r3, #3
 800640a:	e0b2      	b.n	8006572 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006410:	b29b      	uxth	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1c7      	bne.n	80063a6 <HAL_SPI_Transmit+0x118>
 8006416:	e083      	b.n	8006520 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d002      	beq.n	8006426 <HAL_SPI_Transmit+0x198>
 8006420:	8b7b      	ldrh	r3, [r7, #26]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d177      	bne.n	8006516 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b01      	cmp	r3, #1
 800642e:	d912      	bls.n	8006456 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006434:	881a      	ldrh	r2, [r3, #0]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006440:	1c9a      	adds	r2, r3, #2
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800644a:	b29b      	uxth	r3, r3
 800644c:	3b02      	subs	r3, #2
 800644e:	b29a      	uxth	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006454:	e05f      	b.n	8006516 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	330c      	adds	r3, #12
 8006460:	7812      	ldrb	r2, [r2, #0]
 8006462:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006468:	1c5a      	adds	r2, r3, #1
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006472:	b29b      	uxth	r3, r3
 8006474:	3b01      	subs	r3, #1
 8006476:	b29a      	uxth	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800647c:	e04b      	b.n	8006516 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f003 0302 	and.w	r3, r3, #2
 8006488:	2b02      	cmp	r3, #2
 800648a:	d12b      	bne.n	80064e4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006490:	b29b      	uxth	r3, r3
 8006492:	2b01      	cmp	r3, #1
 8006494:	d912      	bls.n	80064bc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800649a:	881a      	ldrh	r2, [r3, #0]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a6:	1c9a      	adds	r2, r3, #2
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	3b02      	subs	r3, #2
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064ba:	e02c      	b.n	8006516 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	7812      	ldrb	r2, [r2, #0]
 80064c8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064d8:	b29b      	uxth	r3, r3
 80064da:	3b01      	subs	r3, #1
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064e2:	e018      	b.n	8006516 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064e4:	f7fb fad8 	bl	8001a98 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	683a      	ldr	r2, [r7, #0]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d803      	bhi.n	80064fc <HAL_SPI_Transmit+0x26e>
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fa:	d102      	bne.n	8006502 <HAL_SPI_Transmit+0x274>
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d109      	bne.n	8006516 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2201      	movs	r2, #1
 8006506:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e02d      	b.n	8006572 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800651a:	b29b      	uxth	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1ae      	bne.n	800647e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006520:	69fa      	ldr	r2, [r7, #28]
 8006522:	6839      	ldr	r1, [r7, #0]
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 fb65 	bl	8006bf4 <SPI_EndRxTxTransaction>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2220      	movs	r2, #32
 8006534:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10a      	bne.n	8006554 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800653e:	2300      	movs	r3, #0
 8006540:	617b      	str	r3, [r7, #20]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	617b      	str	r3, [r7, #20]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	617b      	str	r3, [r7, #20]
 8006552:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006568:	2b00      	cmp	r3, #0
 800656a:	d001      	beq.n	8006570 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e000      	b.n	8006572 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006570:	2300      	movs	r3, #0
  }
}
 8006572:	4618      	mov	r0, r3
 8006574:	3720      	adds	r7, #32
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}

0800657a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b08a      	sub	sp, #40	@ 0x28
 800657e:	af00      	add	r7, sp, #0
 8006580:	60f8      	str	r0, [r7, #12]
 8006582:	60b9      	str	r1, [r7, #8]
 8006584:	607a      	str	r2, [r7, #4]
 8006586:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006588:	2301      	movs	r3, #1
 800658a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800658c:	f7fb fa84 	bl	8001a98 <HAL_GetTick>
 8006590:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006598:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80065a0:	887b      	ldrh	r3, [r7, #2]
 80065a2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80065a4:	887b      	ldrh	r3, [r7, #2]
 80065a6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065a8:	7ffb      	ldrb	r3, [r7, #31]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d00c      	beq.n	80065c8 <HAL_SPI_TransmitReceive+0x4e>
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065b4:	d106      	bne.n	80065c4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d102      	bne.n	80065c4 <HAL_SPI_TransmitReceive+0x4a>
 80065be:	7ffb      	ldrb	r3, [r7, #31]
 80065c0:	2b04      	cmp	r3, #4
 80065c2:	d001      	beq.n	80065c8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80065c4:	2302      	movs	r3, #2
 80065c6:	e1f3      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d005      	beq.n	80065da <HAL_SPI_TransmitReceive+0x60>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <HAL_SPI_TransmitReceive+0x60>
 80065d4:	887b      	ldrh	r3, [r7, #2]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e1e8      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d101      	bne.n	80065ec <HAL_SPI_TransmitReceive+0x72>
 80065e8:	2302      	movs	r3, #2
 80065ea:	e1e1      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x436>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b04      	cmp	r3, #4
 80065fe:	d003      	beq.n	8006608 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2205      	movs	r2, #5
 8006604:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	887a      	ldrh	r2, [r7, #2]
 8006618:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	887a      	ldrh	r2, [r7, #2]
 8006620:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	887a      	ldrh	r2, [r7, #2]
 800662e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	887a      	ldrh	r2, [r7, #2]
 8006634:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800664a:	d802      	bhi.n	8006652 <HAL_SPI_TransmitReceive+0xd8>
 800664c:	8abb      	ldrh	r3, [r7, #20]
 800664e:	2b01      	cmp	r3, #1
 8006650:	d908      	bls.n	8006664 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006660:	605a      	str	r2, [r3, #4]
 8006662:	e007      	b.n	8006674 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006672:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667e:	2b40      	cmp	r3, #64	@ 0x40
 8006680:	d007      	beq.n	8006692 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006690:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800669a:	f240 8083 	bls.w	80067a4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d002      	beq.n	80066ac <HAL_SPI_TransmitReceive+0x132>
 80066a6:	8afb      	ldrh	r3, [r7, #22]
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d16f      	bne.n	800678c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b0:	881a      	ldrh	r2, [r3, #0]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066bc:	1c9a      	adds	r2, r3, #2
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	3b01      	subs	r3, #1
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066d0:	e05c      	b.n	800678c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f003 0302 	and.w	r3, r3, #2
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d11b      	bne.n	8006718 <HAL_SPI_TransmitReceive+0x19e>
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d016      	beq.n	8006718 <HAL_SPI_TransmitReceive+0x19e>
 80066ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d113      	bne.n	8006718 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f4:	881a      	ldrh	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006700:	1c9a      	adds	r2, r3, #2
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800670a:	b29b      	uxth	r3, r3
 800670c:	3b01      	subs	r3, #1
 800670e:	b29a      	uxth	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	2b01      	cmp	r3, #1
 8006724:	d11c      	bne.n	8006760 <HAL_SPI_TransmitReceive+0x1e6>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800672c:	b29b      	uxth	r3, r3
 800672e:	2b00      	cmp	r3, #0
 8006730:	d016      	beq.n	8006760 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68da      	ldr	r2, [r3, #12]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673c:	b292      	uxth	r2, r2
 800673e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006744:	1c9a      	adds	r2, r3, #2
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006750:	b29b      	uxth	r3, r3
 8006752:	3b01      	subs	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800675c:	2301      	movs	r3, #1
 800675e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006760:	f7fb f99a 	bl	8001a98 <HAL_GetTick>
 8006764:	4602      	mov	r2, r0
 8006766:	6a3b      	ldr	r3, [r7, #32]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800676c:	429a      	cmp	r2, r3
 800676e:	d80d      	bhi.n	800678c <HAL_SPI_TransmitReceive+0x212>
 8006770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006776:	d009      	beq.n	800678c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006788:	2303      	movs	r3, #3
 800678a:	e111      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d19d      	bne.n	80066d2 <HAL_SPI_TransmitReceive+0x158>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800679c:	b29b      	uxth	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d197      	bne.n	80066d2 <HAL_SPI_TransmitReceive+0x158>
 80067a2:	e0e5      	b.n	8006970 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d003      	beq.n	80067b4 <HAL_SPI_TransmitReceive+0x23a>
 80067ac:	8afb      	ldrh	r3, [r7, #22]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	f040 80d1 	bne.w	8006956 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d912      	bls.n	80067e4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c2:	881a      	ldrh	r2, [r3, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ce:	1c9a      	adds	r2, r3, #2
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067d8:	b29b      	uxth	r3, r3
 80067da:	3b02      	subs	r3, #2
 80067dc:	b29a      	uxth	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067e2:	e0b8      	b.n	8006956 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	330c      	adds	r3, #12
 80067ee:	7812      	ldrb	r2, [r2, #0]
 80067f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f6:	1c5a      	adds	r2, r3, #1
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006800:	b29b      	uxth	r3, r3
 8006802:	3b01      	subs	r3, #1
 8006804:	b29a      	uxth	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800680a:	e0a4      	b.n	8006956 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f003 0302 	and.w	r3, r3, #2
 8006816:	2b02      	cmp	r3, #2
 8006818:	d134      	bne.n	8006884 <HAL_SPI_TransmitReceive+0x30a>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800681e:	b29b      	uxth	r3, r3
 8006820:	2b00      	cmp	r3, #0
 8006822:	d02f      	beq.n	8006884 <HAL_SPI_TransmitReceive+0x30a>
 8006824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006826:	2b01      	cmp	r3, #1
 8006828:	d12c      	bne.n	8006884 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800682e:	b29b      	uxth	r3, r3
 8006830:	2b01      	cmp	r3, #1
 8006832:	d912      	bls.n	800685a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006838:	881a      	ldrh	r2, [r3, #0]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006844:	1c9a      	adds	r2, r3, #2
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800684e:	b29b      	uxth	r3, r3
 8006850:	3b02      	subs	r3, #2
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006858:	e012      	b.n	8006880 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	330c      	adds	r3, #12
 8006864:	7812      	ldrb	r2, [r2, #0]
 8006866:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686c:	1c5a      	adds	r2, r3, #1
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006876:	b29b      	uxth	r3, r3
 8006878:	3b01      	subs	r3, #1
 800687a:	b29a      	uxth	r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b01      	cmp	r3, #1
 8006890:	d148      	bne.n	8006924 <HAL_SPI_TransmitReceive+0x3aa>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006898:	b29b      	uxth	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d042      	beq.n	8006924 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d923      	bls.n	80068f2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b4:	b292      	uxth	r2, r2
 80068b6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068bc:	1c9a      	adds	r2, r3, #2
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b02      	subs	r3, #2
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d81f      	bhi.n	8006920 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80068ee:	605a      	str	r2, [r3, #4]
 80068f0:	e016      	b.n	8006920 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f103 020c 	add.w	r2, r3, #12
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fe:	7812      	ldrb	r2, [r2, #0]
 8006900:	b2d2      	uxtb	r2, r2
 8006902:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006908:	1c5a      	adds	r2, r3, #1
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006914:	b29b      	uxth	r3, r3
 8006916:	3b01      	subs	r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006920:	2301      	movs	r3, #1
 8006922:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006924:	f7fb f8b8 	bl	8001a98 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006930:	429a      	cmp	r2, r3
 8006932:	d803      	bhi.n	800693c <HAL_SPI_TransmitReceive+0x3c2>
 8006934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800693a:	d102      	bne.n	8006942 <HAL_SPI_TransmitReceive+0x3c8>
 800693c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693e:	2b00      	cmp	r3, #0
 8006940:	d109      	bne.n	8006956 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e02c      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800695a:	b29b      	uxth	r3, r3
 800695c:	2b00      	cmp	r3, #0
 800695e:	f47f af55 	bne.w	800680c <HAL_SPI_TransmitReceive+0x292>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006968:	b29b      	uxth	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	f47f af4e 	bne.w	800680c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006970:	6a3a      	ldr	r2, [r7, #32]
 8006972:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f000 f93d 	bl	8006bf4 <SPI_EndRxTxTransaction>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d008      	beq.n	8006992 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2220      	movs	r2, #32
 8006984:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e00e      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e000      	b.n	80069b0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80069ae:	2300      	movs	r3, #0
  }
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3728      	adds	r7, #40	@ 0x28
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b088      	sub	sp, #32
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	603b      	str	r3, [r7, #0]
 80069c4:	4613      	mov	r3, r2
 80069c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80069c8:	f7fb f866 	bl	8001a98 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069d0:	1a9b      	subs	r3, r3, r2
 80069d2:	683a      	ldr	r2, [r7, #0]
 80069d4:	4413      	add	r3, r2
 80069d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80069d8:	f7fb f85e 	bl	8001a98 <HAL_GetTick>
 80069dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80069de:	4b39      	ldr	r3, [pc, #228]	@ (8006ac4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	015b      	lsls	r3, r3, #5
 80069e4:	0d1b      	lsrs	r3, r3, #20
 80069e6:	69fa      	ldr	r2, [r7, #28]
 80069e8:	fb02 f303 	mul.w	r3, r2, r3
 80069ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069ee:	e054      	b.n	8006a9a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069f6:	d050      	beq.n	8006a9a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80069f8:	f7fb f84e 	bl	8001a98 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	69fa      	ldr	r2, [r7, #28]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d902      	bls.n	8006a0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d13d      	bne.n	8006a8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	685a      	ldr	r2, [r3, #4]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a26:	d111      	bne.n	8006a4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a30:	d004      	beq.n	8006a3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a3a:	d107      	bne.n	8006a4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a54:	d10f      	bne.n	8006a76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e017      	b.n	8006aba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	3b01      	subs	r3, #1
 8006a98:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689a      	ldr	r2, [r3, #8]
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	bf0c      	ite	eq
 8006aaa:	2301      	moveq	r3, #1
 8006aac:	2300      	movne	r3, #0
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	79fb      	ldrb	r3, [r7, #7]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d19b      	bne.n	80069f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3720      	adds	r7, #32
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20000014 	.word	0x20000014

08006ac8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b08a      	sub	sp, #40	@ 0x28
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	607a      	str	r2, [r7, #4]
 8006ad4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006ada:	f7fa ffdd 	bl	8001a98 <HAL_GetTick>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae2:	1a9b      	subs	r3, r3, r2
 8006ae4:	683a      	ldr	r2, [r7, #0]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006aea:	f7fa ffd5 	bl	8001a98 <HAL_GetTick>
 8006aee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	330c      	adds	r3, #12
 8006af6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006af8:	4b3d      	ldr	r3, [pc, #244]	@ (8006bf0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	4613      	mov	r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	4413      	add	r3, r2
 8006b02:	00da      	lsls	r2, r3, #3
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	0d1b      	lsrs	r3, r3, #20
 8006b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b0a:	fb02 f303 	mul.w	r3, r2, r3
 8006b0e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b10:	e060      	b.n	8006bd4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006b18:	d107      	bne.n	8006b2a <SPI_WaitFifoStateUntilTimeout+0x62>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d104      	bne.n	8006b2a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006b28:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b30:	d050      	beq.n	8006bd4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b32:	f7fa ffb1 	bl	8001a98 <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	6a3b      	ldr	r3, [r7, #32]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d902      	bls.n	8006b48 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d13d      	bne.n	8006bc4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b56:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b60:	d111      	bne.n	8006b86 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b6a:	d004      	beq.n	8006b76 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b74:	d107      	bne.n	8006b86 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b8e:	d10f      	bne.n	8006bb0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b9e:	601a      	str	r2, [r3, #0]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006bc0:	2303      	movs	r3, #3
 8006bc2:	e010      	b.n	8006be6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	3b01      	subs	r3, #1
 8006bd2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	689a      	ldr	r2, [r3, #8]
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	4013      	ands	r3, r2
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d196      	bne.n	8006b12 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3728      	adds	r7, #40	@ 0x28
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	20000014 	.word	0x20000014

08006bf4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af02      	add	r7, sp, #8
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	9300      	str	r3, [sp, #0]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f7ff ff5b 	bl	8006ac8 <SPI_WaitFifoStateUntilTimeout>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d007      	beq.n	8006c28 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c1c:	f043 0220 	orr.w	r2, r3, #32
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e027      	b.n	8006c78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	9300      	str	r3, [sp, #0]
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2180      	movs	r1, #128	@ 0x80
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f7ff fec0 	bl	80069b8 <SPI_WaitFlagStateUntilTimeout>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d007      	beq.n	8006c4e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c42:	f043 0220 	orr.w	r2, r3, #32
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c4a:	2303      	movs	r3, #3
 8006c4c:	e014      	b.n	8006c78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	9300      	str	r3, [sp, #0]
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f7ff ff34 	bl	8006ac8 <SPI_WaitFifoStateUntilTimeout>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d007      	beq.n	8006c76 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c6a:	f043 0220 	orr.w	r2, r3, #32
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e000      	b.n	8006c78 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e040      	b.n	8006d14 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d106      	bne.n	8006ca8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7fa fdfa 	bl	800189c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2224      	movs	r2, #36	@ 0x24
 8006cac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f022 0201 	bic.w	r2, r2, #1
 8006cbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d002      	beq.n	8006ccc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 fedc 	bl	8007a84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 fc21 	bl	8007514 <UART_SetConfig>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d101      	bne.n	8006cdc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e01b      	b.n	8006d14 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006cea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	689a      	ldr	r2, [r3, #8]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006cfa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0201 	orr.w	r2, r2, #1
 8006d0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 ff5b 	bl	8007bc8 <UART_CheckIdleState>
 8006d12:	4603      	mov	r3, r0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b08a      	sub	sp, #40	@ 0x28
 8006d20:	af02      	add	r7, sp, #8
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	603b      	str	r3, [r7, #0]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d30:	2b20      	cmp	r3, #32
 8006d32:	d177      	bne.n	8006e24 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d002      	beq.n	8006d40 <HAL_UART_Transmit+0x24>
 8006d3a:	88fb      	ldrh	r3, [r7, #6]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d101      	bne.n	8006d44 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e070      	b.n	8006e26 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2221      	movs	r2, #33	@ 0x21
 8006d50:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d52:	f7fa fea1 	bl	8001a98 <HAL_GetTick>
 8006d56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	88fa      	ldrh	r2, [r7, #6]
 8006d5c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	88fa      	ldrh	r2, [r7, #6]
 8006d64:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d70:	d108      	bne.n	8006d84 <HAL_UART_Transmit+0x68>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	61bb      	str	r3, [r7, #24]
 8006d82:	e003      	b.n	8006d8c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d8c:	e02f      	b.n	8006dee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	2200      	movs	r2, #0
 8006d96:	2180      	movs	r1, #128	@ 0x80
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f000 ffbd 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d004      	beq.n	8006dae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2220      	movs	r2, #32
 8006da8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	e03b      	b.n	8006e26 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d10b      	bne.n	8006dcc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	881a      	ldrh	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dc0:	b292      	uxth	r2, r2
 8006dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	3302      	adds	r3, #2
 8006dc8:	61bb      	str	r3, [r7, #24]
 8006dca:	e007      	b.n	8006ddc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	781a      	ldrb	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	3b01      	subs	r3, #1
 8006de6:	b29a      	uxth	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1c9      	bne.n	8006d8e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	2200      	movs	r2, #0
 8006e02:	2140      	movs	r1, #64	@ 0x40
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 ff87 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d004      	beq.n	8006e1a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2220      	movs	r2, #32
 8006e14:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e005      	b.n	8006e26 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2220      	movs	r2, #32
 8006e1e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006e20:	2300      	movs	r3, #0
 8006e22:	e000      	b.n	8006e26 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006e24:	2302      	movs	r3, #2
  }
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3720      	adds	r7, #32
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
	...

08006e30 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b08a      	sub	sp, #40	@ 0x28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e44:	2b20      	cmp	r3, #32
 8006e46:	d137      	bne.n	8006eb8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d002      	beq.n	8006e54 <HAL_UART_Receive_IT+0x24>
 8006e4e:	88fb      	ldrh	r3, [r7, #6]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e030      	b.n	8006eba <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a18      	ldr	r2, [pc, #96]	@ (8006ec4 <HAL_UART_Receive_IT+0x94>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d01f      	beq.n	8006ea8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d018      	beq.n	8006ea8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	e853 3f00 	ldrex	r3, [r3]
 8006e82:	613b      	str	r3, [r7, #16]
   return(result);
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006e8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	461a      	mov	r2, r3
 8006e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e94:	623b      	str	r3, [r7, #32]
 8006e96:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e98:	69f9      	ldr	r1, [r7, #28]
 8006e9a:	6a3a      	ldr	r2, [r7, #32]
 8006e9c:	e841 2300 	strex	r3, r2, [r1]
 8006ea0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1e6      	bne.n	8006e76 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006ea8:	88fb      	ldrh	r3, [r7, #6]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	68b9      	ldr	r1, [r7, #8]
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f000 ffa0 	bl	8007df4 <UART_Start_Receive_IT>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	e000      	b.n	8006eba <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006eb8:	2302      	movs	r3, #2
  }
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3728      	adds	r7, #40	@ 0x28
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	40008000 	.word	0x40008000

08006ec8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b0ba      	sub	sp, #232	@ 0xe8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	69db      	ldr	r3, [r3, #28]
 8006ed6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006eee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006ef2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006efc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d115      	bne.n	8006f30 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f08:	f003 0320 	and.w	r3, r3, #32
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00f      	beq.n	8006f30 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f14:	f003 0320 	and.w	r3, r3, #32
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d009      	beq.n	8006f30 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	f000 82ca 	beq.w	80074ba <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	4798      	blx	r3
      }
      return;
 8006f2e:	e2c4      	b.n	80074ba <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006f30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f000 8117 	beq.w	8007168 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d106      	bne.n	8006f54 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006f46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006f4a:	4b85      	ldr	r3, [pc, #532]	@ (8007160 <HAL_UART_IRQHandler+0x298>)
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f000 810a 	beq.w	8007168 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f58:	f003 0301 	and.w	r3, r3, #1
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d011      	beq.n	8006f84 <HAL_UART_IRQHandler+0xbc>
 8006f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00b      	beq.n	8006f84 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2201      	movs	r2, #1
 8006f72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f7a:	f043 0201 	orr.w	r2, r3, #1
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f88:	f003 0302 	and.w	r3, r3, #2
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d011      	beq.n	8006fb4 <HAL_UART_IRQHandler+0xec>
 8006f90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d00b      	beq.n	8006fb4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006faa:	f043 0204 	orr.w	r2, r3, #4
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fb8:	f003 0304 	and.w	r3, r3, #4
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d011      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x11c>
 8006fc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fc4:	f003 0301 	and.w	r3, r3, #1
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d00b      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2204      	movs	r2, #4
 8006fd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fda:	f043 0202 	orr.w	r2, r3, #2
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fe8:	f003 0308 	and.w	r3, r3, #8
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d017      	beq.n	8007020 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ff4:	f003 0320 	and.w	r3, r3, #32
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d105      	bne.n	8007008 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ffc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007000:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007004:	2b00      	cmp	r3, #0
 8007006:	d00b      	beq.n	8007020 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2208      	movs	r2, #8
 800700e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007016:	f043 0208 	orr.w	r2, r3, #8
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007024:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007028:	2b00      	cmp	r3, #0
 800702a:	d012      	beq.n	8007052 <HAL_UART_IRQHandler+0x18a>
 800702c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007030:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00c      	beq.n	8007052 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007040:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007048:	f043 0220 	orr.w	r2, r3, #32
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 8230 	beq.w	80074be <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800705e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007062:	f003 0320 	and.w	r3, r3, #32
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00d      	beq.n	8007086 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800706a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800706e:	f003 0320 	and.w	r3, r3, #32
 8007072:	2b00      	cmp	r3, #0
 8007074:	d007      	beq.n	8007086 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800707a:	2b00      	cmp	r3, #0
 800707c:	d003      	beq.n	8007086 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800708c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800709a:	2b40      	cmp	r3, #64	@ 0x40
 800709c:	d005      	beq.n	80070aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800709e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d04f      	beq.n	800714a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 ff68 	bl	8007f80 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ba:	2b40      	cmp	r3, #64	@ 0x40
 80070bc:	d141      	bne.n	8007142 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3308      	adds	r3, #8
 80070c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070cc:	e853 3f00 	ldrex	r3, [r3]
 80070d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80070d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80070d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3308      	adds	r3, #8
 80070e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80070ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80070ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80070f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80070fa:	e841 2300 	strex	r3, r2, [r1]
 80070fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007102:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1d9      	bne.n	80070be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800710e:	2b00      	cmp	r3, #0
 8007110:	d013      	beq.n	800713a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007116:	4a13      	ldr	r2, [pc, #76]	@ (8007164 <HAL_UART_IRQHandler+0x29c>)
 8007118:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800711e:	4618      	mov	r0, r3
 8007120:	f7fa ff52 	bl	8001fc8 <HAL_DMA_Abort_IT>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d017      	beq.n	800715a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800712e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007134:	4610      	mov	r0, r2
 8007136:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007138:	e00f      	b.n	800715a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 f9d4 	bl	80074e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007140:	e00b      	b.n	800715a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 f9d0 	bl	80074e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007148:	e007      	b.n	800715a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 f9cc 	bl	80074e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007158:	e1b1      	b.n	80074be <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800715a:	bf00      	nop
    return;
 800715c:	e1af      	b.n	80074be <HAL_UART_IRQHandler+0x5f6>
 800715e:	bf00      	nop
 8007160:	04000120 	.word	0x04000120
 8007164:	08008049 	.word	0x08008049

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800716c:	2b01      	cmp	r3, #1
 800716e:	f040 816a 	bne.w	8007446 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007176:	f003 0310 	and.w	r3, r3, #16
 800717a:	2b00      	cmp	r3, #0
 800717c:	f000 8163 	beq.w	8007446 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007184:	f003 0310 	and.w	r3, r3, #16
 8007188:	2b00      	cmp	r3, #0
 800718a:	f000 815c 	beq.w	8007446 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2210      	movs	r2, #16
 8007194:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a0:	2b40      	cmp	r3, #64	@ 0x40
 80071a2:	f040 80d4 	bne.w	800734e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	f000 80ad 	beq.w	8007316 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80071c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071c6:	429a      	cmp	r2, r3
 80071c8:	f080 80a5 	bcs.w	8007316 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f003 0320 	and.w	r3, r3, #32
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f040 8086 	bne.w	80072f4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071f4:	e853 3f00 	ldrex	r3, [r3]
 80071f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80071fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007204:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	461a      	mov	r2, r3
 800720e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007212:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007216:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800721e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007222:	e841 2300 	strex	r3, r2, [r1]
 8007226:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800722a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1da      	bne.n	80071e8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	3308      	adds	r3, #8
 8007238:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800723c:	e853 3f00 	ldrex	r3, [r3]
 8007240:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007242:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007244:	f023 0301 	bic.w	r3, r3, #1
 8007248:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	3308      	adds	r3, #8
 8007252:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007256:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800725a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800725e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007262:	e841 2300 	strex	r3, r2, [r1]
 8007266:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007268:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1e1      	bne.n	8007232 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3308      	adds	r3, #8
 8007274:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007276:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800727e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007280:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007284:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3308      	adds	r3, #8
 800728e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007292:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007294:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007298:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80072a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e3      	bne.n	800726e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2220      	movs	r2, #32
 80072aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072bc:	e853 3f00 	ldrex	r3, [r3]
 80072c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80072c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072c4:	f023 0310 	bic.w	r3, r3, #16
 80072c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	461a      	mov	r2, r3
 80072d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072de:	e841 2300 	strex	r3, r2, [r1]
 80072e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1e4      	bne.n	80072b4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7fa fe2c 	bl	8001f4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2202      	movs	r2, #2
 80072f8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007306:	b29b      	uxth	r3, r3
 8007308:	1ad3      	subs	r3, r2, r3
 800730a:	b29b      	uxth	r3, r3
 800730c:	4619      	mov	r1, r3
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f8f4 	bl	80074fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007314:	e0d5      	b.n	80074c2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800731c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007320:	429a      	cmp	r2, r3
 8007322:	f040 80ce 	bne.w	80074c2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 0320 	and.w	r3, r3, #32
 8007332:	2b20      	cmp	r3, #32
 8007334:	f040 80c5 	bne.w	80074c2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2202      	movs	r2, #2
 800733c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007344:	4619      	mov	r1, r3
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f8d8 	bl	80074fc <HAL_UARTEx_RxEventCallback>
      return;
 800734c:	e0b9      	b.n	80074c2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800735a:	b29b      	uxth	r3, r3
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007368:	b29b      	uxth	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	f000 80ab 	beq.w	80074c6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007370:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007374:	2b00      	cmp	r3, #0
 8007376:	f000 80a6 	beq.w	80074c6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007382:	e853 3f00 	ldrex	r3, [r3]
 8007386:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800738e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	461a      	mov	r2, r3
 8007398:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800739c:	647b      	str	r3, [r7, #68]	@ 0x44
 800739e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073a4:	e841 2300 	strex	r3, r2, [r1]
 80073a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1e4      	bne.n	800737a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	3308      	adds	r3, #8
 80073b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ba:	e853 3f00 	ldrex	r3, [r3]
 80073be:	623b      	str	r3, [r7, #32]
   return(result);
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	f023 0301 	bic.w	r3, r3, #1
 80073c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	3308      	adds	r3, #8
 80073d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80073d4:	633a      	str	r2, [r7, #48]	@ 0x30
 80073d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073dc:	e841 2300 	strex	r3, r2, [r1]
 80073e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e3      	bne.n	80073b0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	e853 3f00 	ldrex	r3, [r3]
 8007408:	60fb      	str	r3, [r7, #12]
   return(result);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f023 0310 	bic.w	r3, r3, #16
 8007410:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	461a      	mov	r2, r3
 800741a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800741e:	61fb      	str	r3, [r7, #28]
 8007420:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	69b9      	ldr	r1, [r7, #24]
 8007424:	69fa      	ldr	r2, [r7, #28]
 8007426:	e841 2300 	strex	r3, r2, [r1]
 800742a:	617b      	str	r3, [r7, #20]
   return(result);
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1e4      	bne.n	80073fc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2202      	movs	r2, #2
 8007436:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007438:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800743c:	4619      	mov	r1, r3
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f85c 	bl	80074fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007444:	e03f      	b.n	80074c6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800744a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00e      	beq.n	8007470 <HAL_UART_IRQHandler+0x5a8>
 8007452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007456:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d008      	beq.n	8007470 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007466:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 ffe9 	bl	8008440 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800746e:	e02d      	b.n	80074cc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00e      	beq.n	800749a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800747c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007480:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007484:	2b00      	cmp	r3, #0
 8007486:	d008      	beq.n	800749a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800748c:	2b00      	cmp	r3, #0
 800748e:	d01c      	beq.n	80074ca <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	4798      	blx	r3
    }
    return;
 8007498:	e017      	b.n	80074ca <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800749a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800749e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d012      	beq.n	80074cc <HAL_UART_IRQHandler+0x604>
 80074a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00c      	beq.n	80074cc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 fdde 	bl	8008074 <UART_EndTransmit_IT>
    return;
 80074b8:	e008      	b.n	80074cc <HAL_UART_IRQHandler+0x604>
      return;
 80074ba:	bf00      	nop
 80074bc:	e006      	b.n	80074cc <HAL_UART_IRQHandler+0x604>
    return;
 80074be:	bf00      	nop
 80074c0:	e004      	b.n	80074cc <HAL_UART_IRQHandler+0x604>
      return;
 80074c2:	bf00      	nop
 80074c4:	e002      	b.n	80074cc <HAL_UART_IRQHandler+0x604>
      return;
 80074c6:	bf00      	nop
 80074c8:	e000      	b.n	80074cc <HAL_UART_IRQHandler+0x604>
    return;
 80074ca:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80074cc:	37e8      	adds	r7, #232	@ 0xe8
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop

080074d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	460b      	mov	r3, r1
 8007506:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007518:	b08a      	sub	sp, #40	@ 0x28
 800751a:	af00      	add	r7, sp, #0
 800751c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800751e:	2300      	movs	r3, #0
 8007520:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	689a      	ldr	r2, [r3, #8]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	431a      	orrs	r2, r3
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	431a      	orrs	r2, r3
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	4313      	orrs	r3, r2
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	4ba4      	ldr	r3, [pc, #656]	@ (80077d4 <UART_SetConfig+0x2c0>)
 8007544:	4013      	ands	r3, r2
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	6812      	ldr	r2, [r2, #0]
 800754a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800754c:	430b      	orrs	r3, r1
 800754e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	68da      	ldr	r2, [r3, #12]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	430a      	orrs	r2, r1
 8007564:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a99      	ldr	r2, [pc, #612]	@ (80077d8 <UART_SetConfig+0x2c4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d004      	beq.n	8007580 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6a1b      	ldr	r3, [r3, #32]
 800757a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800757c:	4313      	orrs	r3, r2
 800757e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007590:	430a      	orrs	r2, r1
 8007592:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a90      	ldr	r2, [pc, #576]	@ (80077dc <UART_SetConfig+0x2c8>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d126      	bne.n	80075ec <UART_SetConfig+0xd8>
 800759e:	4b90      	ldr	r3, [pc, #576]	@ (80077e0 <UART_SetConfig+0x2cc>)
 80075a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075a4:	f003 0303 	and.w	r3, r3, #3
 80075a8:	2b03      	cmp	r3, #3
 80075aa:	d81b      	bhi.n	80075e4 <UART_SetConfig+0xd0>
 80075ac:	a201      	add	r2, pc, #4	@ (adr r2, 80075b4 <UART_SetConfig+0xa0>)
 80075ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b2:	bf00      	nop
 80075b4:	080075c5 	.word	0x080075c5
 80075b8:	080075d5 	.word	0x080075d5
 80075bc:	080075cd 	.word	0x080075cd
 80075c0:	080075dd 	.word	0x080075dd
 80075c4:	2301      	movs	r3, #1
 80075c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ca:	e116      	b.n	80077fa <UART_SetConfig+0x2e6>
 80075cc:	2302      	movs	r3, #2
 80075ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075d2:	e112      	b.n	80077fa <UART_SetConfig+0x2e6>
 80075d4:	2304      	movs	r3, #4
 80075d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075da:	e10e      	b.n	80077fa <UART_SetConfig+0x2e6>
 80075dc:	2308      	movs	r3, #8
 80075de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075e2:	e10a      	b.n	80077fa <UART_SetConfig+0x2e6>
 80075e4:	2310      	movs	r3, #16
 80075e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ea:	e106      	b.n	80077fa <UART_SetConfig+0x2e6>
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a7c      	ldr	r2, [pc, #496]	@ (80077e4 <UART_SetConfig+0x2d0>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d138      	bne.n	8007668 <UART_SetConfig+0x154>
 80075f6:	4b7a      	ldr	r3, [pc, #488]	@ (80077e0 <UART_SetConfig+0x2cc>)
 80075f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075fc:	f003 030c 	and.w	r3, r3, #12
 8007600:	2b0c      	cmp	r3, #12
 8007602:	d82d      	bhi.n	8007660 <UART_SetConfig+0x14c>
 8007604:	a201      	add	r2, pc, #4	@ (adr r2, 800760c <UART_SetConfig+0xf8>)
 8007606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760a:	bf00      	nop
 800760c:	08007641 	.word	0x08007641
 8007610:	08007661 	.word	0x08007661
 8007614:	08007661 	.word	0x08007661
 8007618:	08007661 	.word	0x08007661
 800761c:	08007651 	.word	0x08007651
 8007620:	08007661 	.word	0x08007661
 8007624:	08007661 	.word	0x08007661
 8007628:	08007661 	.word	0x08007661
 800762c:	08007649 	.word	0x08007649
 8007630:	08007661 	.word	0x08007661
 8007634:	08007661 	.word	0x08007661
 8007638:	08007661 	.word	0x08007661
 800763c:	08007659 	.word	0x08007659
 8007640:	2300      	movs	r3, #0
 8007642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007646:	e0d8      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007648:	2302      	movs	r3, #2
 800764a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800764e:	e0d4      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007650:	2304      	movs	r3, #4
 8007652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007656:	e0d0      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007658:	2308      	movs	r3, #8
 800765a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800765e:	e0cc      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007660:	2310      	movs	r3, #16
 8007662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007666:	e0c8      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a5e      	ldr	r2, [pc, #376]	@ (80077e8 <UART_SetConfig+0x2d4>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d125      	bne.n	80076be <UART_SetConfig+0x1aa>
 8007672:	4b5b      	ldr	r3, [pc, #364]	@ (80077e0 <UART_SetConfig+0x2cc>)
 8007674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007678:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800767c:	2b30      	cmp	r3, #48	@ 0x30
 800767e:	d016      	beq.n	80076ae <UART_SetConfig+0x19a>
 8007680:	2b30      	cmp	r3, #48	@ 0x30
 8007682:	d818      	bhi.n	80076b6 <UART_SetConfig+0x1a2>
 8007684:	2b20      	cmp	r3, #32
 8007686:	d00a      	beq.n	800769e <UART_SetConfig+0x18a>
 8007688:	2b20      	cmp	r3, #32
 800768a:	d814      	bhi.n	80076b6 <UART_SetConfig+0x1a2>
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <UART_SetConfig+0x182>
 8007690:	2b10      	cmp	r3, #16
 8007692:	d008      	beq.n	80076a6 <UART_SetConfig+0x192>
 8007694:	e00f      	b.n	80076b6 <UART_SetConfig+0x1a2>
 8007696:	2300      	movs	r3, #0
 8007698:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800769c:	e0ad      	b.n	80077fa <UART_SetConfig+0x2e6>
 800769e:	2302      	movs	r3, #2
 80076a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076a4:	e0a9      	b.n	80077fa <UART_SetConfig+0x2e6>
 80076a6:	2304      	movs	r3, #4
 80076a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ac:	e0a5      	b.n	80077fa <UART_SetConfig+0x2e6>
 80076ae:	2308      	movs	r3, #8
 80076b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076b4:	e0a1      	b.n	80077fa <UART_SetConfig+0x2e6>
 80076b6:	2310      	movs	r3, #16
 80076b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076bc:	e09d      	b.n	80077fa <UART_SetConfig+0x2e6>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a4a      	ldr	r2, [pc, #296]	@ (80077ec <UART_SetConfig+0x2d8>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d125      	bne.n	8007714 <UART_SetConfig+0x200>
 80076c8:	4b45      	ldr	r3, [pc, #276]	@ (80077e0 <UART_SetConfig+0x2cc>)
 80076ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80076d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80076d4:	d016      	beq.n	8007704 <UART_SetConfig+0x1f0>
 80076d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80076d8:	d818      	bhi.n	800770c <UART_SetConfig+0x1f8>
 80076da:	2b80      	cmp	r3, #128	@ 0x80
 80076dc:	d00a      	beq.n	80076f4 <UART_SetConfig+0x1e0>
 80076de:	2b80      	cmp	r3, #128	@ 0x80
 80076e0:	d814      	bhi.n	800770c <UART_SetConfig+0x1f8>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d002      	beq.n	80076ec <UART_SetConfig+0x1d8>
 80076e6:	2b40      	cmp	r3, #64	@ 0x40
 80076e8:	d008      	beq.n	80076fc <UART_SetConfig+0x1e8>
 80076ea:	e00f      	b.n	800770c <UART_SetConfig+0x1f8>
 80076ec:	2300      	movs	r3, #0
 80076ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076f2:	e082      	b.n	80077fa <UART_SetConfig+0x2e6>
 80076f4:	2302      	movs	r3, #2
 80076f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076fa:	e07e      	b.n	80077fa <UART_SetConfig+0x2e6>
 80076fc:	2304      	movs	r3, #4
 80076fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007702:	e07a      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007704:	2308      	movs	r3, #8
 8007706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800770a:	e076      	b.n	80077fa <UART_SetConfig+0x2e6>
 800770c:	2310      	movs	r3, #16
 800770e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007712:	e072      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a35      	ldr	r2, [pc, #212]	@ (80077f0 <UART_SetConfig+0x2dc>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d12a      	bne.n	8007774 <UART_SetConfig+0x260>
 800771e:	4b30      	ldr	r3, [pc, #192]	@ (80077e0 <UART_SetConfig+0x2cc>)
 8007720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007724:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007728:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800772c:	d01a      	beq.n	8007764 <UART_SetConfig+0x250>
 800772e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007732:	d81b      	bhi.n	800776c <UART_SetConfig+0x258>
 8007734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007738:	d00c      	beq.n	8007754 <UART_SetConfig+0x240>
 800773a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800773e:	d815      	bhi.n	800776c <UART_SetConfig+0x258>
 8007740:	2b00      	cmp	r3, #0
 8007742:	d003      	beq.n	800774c <UART_SetConfig+0x238>
 8007744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007748:	d008      	beq.n	800775c <UART_SetConfig+0x248>
 800774a:	e00f      	b.n	800776c <UART_SetConfig+0x258>
 800774c:	2300      	movs	r3, #0
 800774e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007752:	e052      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007754:	2302      	movs	r3, #2
 8007756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800775a:	e04e      	b.n	80077fa <UART_SetConfig+0x2e6>
 800775c:	2304      	movs	r3, #4
 800775e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007762:	e04a      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007764:	2308      	movs	r3, #8
 8007766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800776a:	e046      	b.n	80077fa <UART_SetConfig+0x2e6>
 800776c:	2310      	movs	r3, #16
 800776e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007772:	e042      	b.n	80077fa <UART_SetConfig+0x2e6>
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a17      	ldr	r2, [pc, #92]	@ (80077d8 <UART_SetConfig+0x2c4>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d13a      	bne.n	80077f4 <UART_SetConfig+0x2e0>
 800777e:	4b18      	ldr	r3, [pc, #96]	@ (80077e0 <UART_SetConfig+0x2cc>)
 8007780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007784:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007788:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800778c:	d01a      	beq.n	80077c4 <UART_SetConfig+0x2b0>
 800778e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007792:	d81b      	bhi.n	80077cc <UART_SetConfig+0x2b8>
 8007794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007798:	d00c      	beq.n	80077b4 <UART_SetConfig+0x2a0>
 800779a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800779e:	d815      	bhi.n	80077cc <UART_SetConfig+0x2b8>
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d003      	beq.n	80077ac <UART_SetConfig+0x298>
 80077a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077a8:	d008      	beq.n	80077bc <UART_SetConfig+0x2a8>
 80077aa:	e00f      	b.n	80077cc <UART_SetConfig+0x2b8>
 80077ac:	2300      	movs	r3, #0
 80077ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077b2:	e022      	b.n	80077fa <UART_SetConfig+0x2e6>
 80077b4:	2302      	movs	r3, #2
 80077b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ba:	e01e      	b.n	80077fa <UART_SetConfig+0x2e6>
 80077bc:	2304      	movs	r3, #4
 80077be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c2:	e01a      	b.n	80077fa <UART_SetConfig+0x2e6>
 80077c4:	2308      	movs	r3, #8
 80077c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ca:	e016      	b.n	80077fa <UART_SetConfig+0x2e6>
 80077cc:	2310      	movs	r3, #16
 80077ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d2:	e012      	b.n	80077fa <UART_SetConfig+0x2e6>
 80077d4:	efff69f3 	.word	0xefff69f3
 80077d8:	40008000 	.word	0x40008000
 80077dc:	40013800 	.word	0x40013800
 80077e0:	40021000 	.word	0x40021000
 80077e4:	40004400 	.word	0x40004400
 80077e8:	40004800 	.word	0x40004800
 80077ec:	40004c00 	.word	0x40004c00
 80077f0:	40005000 	.word	0x40005000
 80077f4:	2310      	movs	r3, #16
 80077f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a9f      	ldr	r2, [pc, #636]	@ (8007a7c <UART_SetConfig+0x568>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d17a      	bne.n	80078fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007804:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007808:	2b08      	cmp	r3, #8
 800780a:	d824      	bhi.n	8007856 <UART_SetConfig+0x342>
 800780c:	a201      	add	r2, pc, #4	@ (adr r2, 8007814 <UART_SetConfig+0x300>)
 800780e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007812:	bf00      	nop
 8007814:	08007839 	.word	0x08007839
 8007818:	08007857 	.word	0x08007857
 800781c:	08007841 	.word	0x08007841
 8007820:	08007857 	.word	0x08007857
 8007824:	08007847 	.word	0x08007847
 8007828:	08007857 	.word	0x08007857
 800782c:	08007857 	.word	0x08007857
 8007830:	08007857 	.word	0x08007857
 8007834:	0800784f 	.word	0x0800784f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007838:	f7fc f956 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 800783c:	61f8      	str	r0, [r7, #28]
        break;
 800783e:	e010      	b.n	8007862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007840:	4b8f      	ldr	r3, [pc, #572]	@ (8007a80 <UART_SetConfig+0x56c>)
 8007842:	61fb      	str	r3, [r7, #28]
        break;
 8007844:	e00d      	b.n	8007862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007846:	f7fc f8b7 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 800784a:	61f8      	str	r0, [r7, #28]
        break;
 800784c:	e009      	b.n	8007862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800784e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007852:	61fb      	str	r3, [r7, #28]
        break;
 8007854:	e005      	b.n	8007862 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007856:	2300      	movs	r3, #0
 8007858:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007860:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 80fb 	beq.w	8007a60 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	4613      	mov	r3, r2
 8007870:	005b      	lsls	r3, r3, #1
 8007872:	4413      	add	r3, r2
 8007874:	69fa      	ldr	r2, [r7, #28]
 8007876:	429a      	cmp	r2, r3
 8007878:	d305      	bcc.n	8007886 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007880:	69fa      	ldr	r2, [r7, #28]
 8007882:	429a      	cmp	r2, r3
 8007884:	d903      	bls.n	800788e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800788c:	e0e8      	b.n	8007a60 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800788e:	69fb      	ldr	r3, [r7, #28]
 8007890:	2200      	movs	r2, #0
 8007892:	461c      	mov	r4, r3
 8007894:	4615      	mov	r5, r2
 8007896:	f04f 0200 	mov.w	r2, #0
 800789a:	f04f 0300 	mov.w	r3, #0
 800789e:	022b      	lsls	r3, r5, #8
 80078a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80078a4:	0222      	lsls	r2, r4, #8
 80078a6:	68f9      	ldr	r1, [r7, #12]
 80078a8:	6849      	ldr	r1, [r1, #4]
 80078aa:	0849      	lsrs	r1, r1, #1
 80078ac:	2000      	movs	r0, #0
 80078ae:	4688      	mov	r8, r1
 80078b0:	4681      	mov	r9, r0
 80078b2:	eb12 0a08 	adds.w	sl, r2, r8
 80078b6:	eb43 0b09 	adc.w	fp, r3, r9
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	2200      	movs	r2, #0
 80078c0:	603b      	str	r3, [r7, #0]
 80078c2:	607a      	str	r2, [r7, #4]
 80078c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078c8:	4650      	mov	r0, sl
 80078ca:	4659      	mov	r1, fp
 80078cc:	f7f8 fcd0 	bl	8000270 <__aeabi_uldivmod>
 80078d0:	4602      	mov	r2, r0
 80078d2:	460b      	mov	r3, r1
 80078d4:	4613      	mov	r3, r2
 80078d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078de:	d308      	bcc.n	80078f2 <UART_SetConfig+0x3de>
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078e6:	d204      	bcs.n	80078f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	69ba      	ldr	r2, [r7, #24]
 80078ee:	60da      	str	r2, [r3, #12]
 80078f0:	e0b6      	b.n	8007a60 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078f8:	e0b2      	b.n	8007a60 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	69db      	ldr	r3, [r3, #28]
 80078fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007902:	d15e      	bne.n	80079c2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007904:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007908:	2b08      	cmp	r3, #8
 800790a:	d828      	bhi.n	800795e <UART_SetConfig+0x44a>
 800790c:	a201      	add	r2, pc, #4	@ (adr r2, 8007914 <UART_SetConfig+0x400>)
 800790e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007912:	bf00      	nop
 8007914:	08007939 	.word	0x08007939
 8007918:	08007941 	.word	0x08007941
 800791c:	08007949 	.word	0x08007949
 8007920:	0800795f 	.word	0x0800795f
 8007924:	0800794f 	.word	0x0800794f
 8007928:	0800795f 	.word	0x0800795f
 800792c:	0800795f 	.word	0x0800795f
 8007930:	0800795f 	.word	0x0800795f
 8007934:	08007957 	.word	0x08007957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007938:	f7fc f8d6 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 800793c:	61f8      	str	r0, [r7, #28]
        break;
 800793e:	e014      	b.n	800796a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007940:	f7fc f8e8 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 8007944:	61f8      	str	r0, [r7, #28]
        break;
 8007946:	e010      	b.n	800796a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007948:	4b4d      	ldr	r3, [pc, #308]	@ (8007a80 <UART_SetConfig+0x56c>)
 800794a:	61fb      	str	r3, [r7, #28]
        break;
 800794c:	e00d      	b.n	800796a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800794e:	f7fc f833 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8007952:	61f8      	str	r0, [r7, #28]
        break;
 8007954:	e009      	b.n	800796a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007956:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800795a:	61fb      	str	r3, [r7, #28]
        break;
 800795c:	e005      	b.n	800796a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800795e:	2300      	movs	r3, #0
 8007960:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007968:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d077      	beq.n	8007a60 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	005a      	lsls	r2, r3, #1
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	085b      	lsrs	r3, r3, #1
 800797a:	441a      	add	r2, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	fbb2 f3f3 	udiv	r3, r2, r3
 8007984:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	2b0f      	cmp	r3, #15
 800798a:	d916      	bls.n	80079ba <UART_SetConfig+0x4a6>
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007992:	d212      	bcs.n	80079ba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	b29b      	uxth	r3, r3
 8007998:	f023 030f 	bic.w	r3, r3, #15
 800799c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	085b      	lsrs	r3, r3, #1
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	f003 0307 	and.w	r3, r3, #7
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	8afb      	ldrh	r3, [r7, #22]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	8afa      	ldrh	r2, [r7, #22]
 80079b6:	60da      	str	r2, [r3, #12]
 80079b8:	e052      	b.n	8007a60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079c0:	e04e      	b.n	8007a60 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80079c6:	2b08      	cmp	r3, #8
 80079c8:	d827      	bhi.n	8007a1a <UART_SetConfig+0x506>
 80079ca:	a201      	add	r2, pc, #4	@ (adr r2, 80079d0 <UART_SetConfig+0x4bc>)
 80079cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d0:	080079f5 	.word	0x080079f5
 80079d4:	080079fd 	.word	0x080079fd
 80079d8:	08007a05 	.word	0x08007a05
 80079dc:	08007a1b 	.word	0x08007a1b
 80079e0:	08007a0b 	.word	0x08007a0b
 80079e4:	08007a1b 	.word	0x08007a1b
 80079e8:	08007a1b 	.word	0x08007a1b
 80079ec:	08007a1b 	.word	0x08007a1b
 80079f0:	08007a13 	.word	0x08007a13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079f4:	f7fc f878 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 80079f8:	61f8      	str	r0, [r7, #28]
        break;
 80079fa:	e014      	b.n	8007a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079fc:	f7fc f88a 	bl	8003b14 <HAL_RCC_GetPCLK2Freq>
 8007a00:	61f8      	str	r0, [r7, #28]
        break;
 8007a02:	e010      	b.n	8007a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a04:	4b1e      	ldr	r3, [pc, #120]	@ (8007a80 <UART_SetConfig+0x56c>)
 8007a06:	61fb      	str	r3, [r7, #28]
        break;
 8007a08:	e00d      	b.n	8007a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a0a:	f7fb ffd5 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8007a0e:	61f8      	str	r0, [r7, #28]
        break;
 8007a10:	e009      	b.n	8007a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a16:	61fb      	str	r3, [r7, #28]
        break;
 8007a18:	e005      	b.n	8007a26 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a24:	bf00      	nop
    }

    if (pclk != 0U)
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d019      	beq.n	8007a60 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	085a      	lsrs	r2, r3, #1
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	441a      	add	r2, r3
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	2b0f      	cmp	r3, #15
 8007a44:	d909      	bls.n	8007a5a <UART_SetConfig+0x546>
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a4c:	d205      	bcs.n	8007a5a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	60da      	str	r2, [r3, #12]
 8007a58:	e002      	b.n	8007a60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007a6c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3728      	adds	r7, #40	@ 0x28
 8007a74:	46bd      	mov	sp, r7
 8007a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a7a:	bf00      	nop
 8007a7c:	40008000 	.word	0x40008000
 8007a80:	00f42400 	.word	0x00f42400

08007a84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a90:	f003 0308 	and.w	r3, r3, #8
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00a      	beq.n	8007aae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ab2:	f003 0301 	and.w	r3, r3, #1
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d00a      	beq.n	8007ad0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	430a      	orrs	r2, r1
 8007ace:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad4:	f003 0302 	and.w	r3, r3, #2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00a      	beq.n	8007af2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af6:	f003 0304 	and.w	r3, r3, #4
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00a      	beq.n	8007b14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	430a      	orrs	r2, r1
 8007b12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b18:	f003 0310 	and.w	r3, r3, #16
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00a      	beq.n	8007b36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	430a      	orrs	r2, r1
 8007b34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3a:	f003 0320 	and.w	r3, r3, #32
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00a      	beq.n	8007b58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	430a      	orrs	r2, r1
 8007b56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d01a      	beq.n	8007b9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	430a      	orrs	r2, r1
 8007b78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b82:	d10a      	bne.n	8007b9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	430a      	orrs	r2, r1
 8007b98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00a      	beq.n	8007bbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	430a      	orrs	r2, r1
 8007bba:	605a      	str	r2, [r3, #4]
  }
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b098      	sub	sp, #96	@ 0x60
 8007bcc:	af02      	add	r7, sp, #8
 8007bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bd8:	f7f9 ff5e 	bl	8001a98 <HAL_GetTick>
 8007bdc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 0308 	and.w	r3, r3, #8
 8007be8:	2b08      	cmp	r3, #8
 8007bea:	d12e      	bne.n	8007c4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bf0:	9300      	str	r3, [sp, #0]
 8007bf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f88c 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d021      	beq.n	8007c4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c0e:	e853 3f00 	ldrex	r3, [r3]
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	461a      	mov	r2, r3
 8007c22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c24:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c2c:	e841 2300 	strex	r3, r2, [r1]
 8007c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d1e6      	bne.n	8007c06 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2220      	movs	r2, #32
 8007c3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e062      	b.n	8007d10 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b04      	cmp	r3, #4
 8007c56:	d149      	bne.n	8007cec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c60:	2200      	movs	r2, #0
 8007c62:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 f856 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d03c      	beq.n	8007cec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c7a:	e853 3f00 	ldrex	r3, [r3]
 8007c7e:	623b      	str	r3, [r7, #32]
   return(result);
 8007c80:	6a3b      	ldr	r3, [r7, #32]
 8007c82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c90:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c92:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c98:	e841 2300 	strex	r3, r2, [r1]
 8007c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d1e6      	bne.n	8007c72 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3308      	adds	r3, #8
 8007caa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	e853 3f00 	ldrex	r3, [r3]
 8007cb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f023 0301 	bic.w	r3, r3, #1
 8007cba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	3308      	adds	r3, #8
 8007cc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cc4:	61fa      	str	r2, [r7, #28]
 8007cc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc8:	69b9      	ldr	r1, [r7, #24]
 8007cca:	69fa      	ldr	r2, [r7, #28]
 8007ccc:	e841 2300 	strex	r3, r2, [r1]
 8007cd0:	617b      	str	r3, [r7, #20]
   return(result);
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1e5      	bne.n	8007ca4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2220      	movs	r2, #32
 8007cdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	e011      	b.n	8007d10 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2220      	movs	r2, #32
 8007cf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007d0e:	2300      	movs	r3, #0
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3758      	adds	r7, #88	@ 0x58
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}

08007d18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	603b      	str	r3, [r7, #0]
 8007d24:	4613      	mov	r3, r2
 8007d26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d28:	e04f      	b.n	8007dca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d30:	d04b      	beq.n	8007dca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d32:	f7f9 feb1 	bl	8001a98 <HAL_GetTick>
 8007d36:	4602      	mov	r2, r0
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	1ad3      	subs	r3, r2, r3
 8007d3c:	69ba      	ldr	r2, [r7, #24]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d302      	bcc.n	8007d48 <UART_WaitOnFlagUntilTimeout+0x30>
 8007d42:	69bb      	ldr	r3, [r7, #24]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d101      	bne.n	8007d4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	e04e      	b.n	8007dea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0304 	and.w	r3, r3, #4
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d037      	beq.n	8007dca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	2b80      	cmp	r3, #128	@ 0x80
 8007d5e:	d034      	beq.n	8007dca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	2b40      	cmp	r3, #64	@ 0x40
 8007d64:	d031      	beq.n	8007dca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	69db      	ldr	r3, [r3, #28]
 8007d6c:	f003 0308 	and.w	r3, r3, #8
 8007d70:	2b08      	cmp	r3, #8
 8007d72:	d110      	bne.n	8007d96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2208      	movs	r2, #8
 8007d7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 f8ff 	bl	8007f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2208      	movs	r2, #8
 8007d86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e029      	b.n	8007dea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	69db      	ldr	r3, [r3, #28]
 8007d9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007da4:	d111      	bne.n	8007dca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007dae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007db0:	68f8      	ldr	r0, [r7, #12]
 8007db2:	f000 f8e5 	bl	8007f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2220      	movs	r2, #32
 8007dba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e00f      	b.n	8007dea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	69da      	ldr	r2, [r3, #28]
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	68ba      	ldr	r2, [r7, #8]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	bf0c      	ite	eq
 8007dda:	2301      	moveq	r3, #1
 8007ddc:	2300      	movne	r3, #0
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	461a      	mov	r2, r3
 8007de2:	79fb      	ldrb	r3, [r7, #7]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d0a0      	beq.n	8007d2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
	...

08007df4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b097      	sub	sp, #92	@ 0x5c
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	60f8      	str	r0, [r7, #12]
 8007dfc:	60b9      	str	r1, [r7, #8]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	68ba      	ldr	r2, [r7, #8]
 8007e06:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	88fa      	ldrh	r2, [r7, #6]
 8007e0c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	88fa      	ldrh	r2, [r7, #6]
 8007e14:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e26:	d10e      	bne.n	8007e46 <UART_Start_Receive_IT+0x52>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d105      	bne.n	8007e3c <UART_Start_Receive_IT+0x48>
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007e36:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e3a:	e02d      	b.n	8007e98 <UART_Start_Receive_IT+0xa4>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	22ff      	movs	r2, #255	@ 0xff
 8007e40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e44:	e028      	b.n	8007e98 <UART_Start_Receive_IT+0xa4>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10d      	bne.n	8007e6a <UART_Start_Receive_IT+0x76>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d104      	bne.n	8007e60 <UART_Start_Receive_IT+0x6c>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	22ff      	movs	r2, #255	@ 0xff
 8007e5a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e5e:	e01b      	b.n	8007e98 <UART_Start_Receive_IT+0xa4>
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	227f      	movs	r2, #127	@ 0x7f
 8007e64:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e68:	e016      	b.n	8007e98 <UART_Start_Receive_IT+0xa4>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e72:	d10d      	bne.n	8007e90 <UART_Start_Receive_IT+0x9c>
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d104      	bne.n	8007e86 <UART_Start_Receive_IT+0x92>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	227f      	movs	r2, #127	@ 0x7f
 8007e80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e84:	e008      	b.n	8007e98 <UART_Start_Receive_IT+0xa4>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	223f      	movs	r2, #63	@ 0x3f
 8007e8a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007e8e:	e003      	b.n	8007e98 <UART_Start_Receive_IT+0xa4>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2222      	movs	r2, #34	@ 0x22
 8007ea4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	3308      	adds	r3, #8
 8007eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eb2:	e853 3f00 	ldrex	r3, [r3]
 8007eb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eba:	f043 0301 	orr.w	r3, r3, #1
 8007ebe:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007ec8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007eca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ecc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ece:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ed0:	e841 2300 	strex	r3, r2, [r1]
 8007ed4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007ed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1e5      	bne.n	8007ea8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ee4:	d107      	bne.n	8007ef6 <UART_Start_Receive_IT+0x102>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	691b      	ldr	r3, [r3, #16]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d103      	bne.n	8007ef6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	4a21      	ldr	r2, [pc, #132]	@ (8007f78 <UART_Start_Receive_IT+0x184>)
 8007ef2:	669a      	str	r2, [r3, #104]	@ 0x68
 8007ef4:	e002      	b.n	8007efc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	4a20      	ldr	r2, [pc, #128]	@ (8007f7c <UART_Start_Receive_IT+0x188>)
 8007efa:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d019      	beq.n	8007f38 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f0c:	e853 3f00 	ldrex	r3, [r3]
 8007f10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f14:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f22:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f24:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f2a:	e841 2300 	strex	r3, r2, [r1]
 8007f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1e6      	bne.n	8007f04 <UART_Start_Receive_IT+0x110>
 8007f36:	e018      	b.n	8007f6a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	e853 3f00 	ldrex	r3, [r3]
 8007f44:	613b      	str	r3, [r7, #16]
   return(result);
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	f043 0320 	orr.w	r3, r3, #32
 8007f4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	461a      	mov	r2, r3
 8007f54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f56:	623b      	str	r3, [r7, #32]
 8007f58:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5a:	69f9      	ldr	r1, [r7, #28]
 8007f5c:	6a3a      	ldr	r2, [r7, #32]
 8007f5e:	e841 2300 	strex	r3, r2, [r1]
 8007f62:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d1e6      	bne.n	8007f38 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	375c      	adds	r7, #92	@ 0x5c
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	08008285 	.word	0x08008285
 8007f7c:	080080c9 	.word	0x080080c9

08007f80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b095      	sub	sp, #84	@ 0x54
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f90:	e853 3f00 	ldrex	r3, [r3]
 8007f94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fa6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fa8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007faa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fae:	e841 2300 	strex	r3, r2, [r1]
 8007fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1e6      	bne.n	8007f88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3308      	adds	r3, #8
 8007fc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc2:	6a3b      	ldr	r3, [r7, #32]
 8007fc4:	e853 3f00 	ldrex	r3, [r3]
 8007fc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	f023 0301 	bic.w	r3, r3, #1
 8007fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3308      	adds	r3, #8
 8007fd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fe0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fe2:	e841 2300 	strex	r3, r2, [r1]
 8007fe6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1e5      	bne.n	8007fba <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d118      	bne.n	8008028 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	e853 3f00 	ldrex	r3, [r3]
 8008002:	60bb      	str	r3, [r7, #8]
   return(result);
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f023 0310 	bic.w	r3, r3, #16
 800800a:	647b      	str	r3, [r7, #68]	@ 0x44
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	461a      	mov	r2, r3
 8008012:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008014:	61bb      	str	r3, [r7, #24]
 8008016:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008018:	6979      	ldr	r1, [r7, #20]
 800801a:	69ba      	ldr	r2, [r7, #24]
 800801c:	e841 2300 	strex	r3, r2, [r1]
 8008020:	613b      	str	r3, [r7, #16]
   return(result);
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1e6      	bne.n	8007ff6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2220      	movs	r2, #32
 800802c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800803c:	bf00      	nop
 800803e:	3754      	adds	r7, #84	@ 0x54
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008054:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008066:	68f8      	ldr	r0, [r7, #12]
 8008068:	f7ff fa3e 	bl	80074e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800806c:	bf00      	nop
 800806e:	3710      	adds	r7, #16
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}

08008074 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b088      	sub	sp, #32
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	e853 3f00 	ldrex	r3, [r3]
 8008088:	60bb      	str	r3, [r7, #8]
   return(result);
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008090:	61fb      	str	r3, [r7, #28]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	461a      	mov	r2, r3
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	61bb      	str	r3, [r7, #24]
 800809c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809e:	6979      	ldr	r1, [r7, #20]
 80080a0:	69ba      	ldr	r2, [r7, #24]
 80080a2:	e841 2300 	strex	r3, r2, [r1]
 80080a6:	613b      	str	r3, [r7, #16]
   return(result);
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d1e6      	bne.n	800807c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2220      	movs	r2, #32
 80080b2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f7ff fa0a 	bl	80074d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080c0:	bf00      	nop
 80080c2:	3720      	adds	r7, #32
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b09c      	sub	sp, #112	@ 0x70
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80080d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080e0:	2b22      	cmp	r3, #34	@ 0x22
 80080e2:	f040 80be 	bne.w	8008262 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80080ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80080f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80080f4:	b2d9      	uxtb	r1, r3
 80080f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80080fa:	b2da      	uxtb	r2, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008100:	400a      	ands	r2, r1
 8008102:	b2d2      	uxtb	r2, r2
 8008104:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800810a:	1c5a      	adds	r2, r3, #1
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008116:	b29b      	uxth	r3, r3
 8008118:	3b01      	subs	r3, #1
 800811a:	b29a      	uxth	r2, r3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008128:	b29b      	uxth	r3, r3
 800812a:	2b00      	cmp	r3, #0
 800812c:	f040 80a3 	bne.w	8008276 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008136:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008138:	e853 3f00 	ldrex	r3, [r3]
 800813c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800813e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008144:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	461a      	mov	r2, r3
 800814c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800814e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008150:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008152:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008154:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008156:	e841 2300 	strex	r3, r2, [r1]
 800815a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800815c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800815e:	2b00      	cmp	r3, #0
 8008160:	d1e6      	bne.n	8008130 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	3308      	adds	r3, #8
 8008168:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800816c:	e853 3f00 	ldrex	r3, [r3]
 8008170:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008174:	f023 0301 	bic.w	r3, r3, #1
 8008178:	667b      	str	r3, [r7, #100]	@ 0x64
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	3308      	adds	r3, #8
 8008180:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008182:	647a      	str	r2, [r7, #68]	@ 0x44
 8008184:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008186:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008188:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800818a:	e841 2300 	strex	r3, r2, [r1]
 800818e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1e5      	bne.n	8008162 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2220      	movs	r2, #32
 800819a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a34      	ldr	r2, [pc, #208]	@ (8008280 <UART_RxISR_8BIT+0x1b8>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d01f      	beq.n	80081f4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d018      	beq.n	80081f4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ca:	e853 3f00 	ldrex	r3, [r3]
 80081ce:	623b      	str	r3, [r7, #32]
   return(result);
 80081d0:	6a3b      	ldr	r3, [r7, #32]
 80081d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80081d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	461a      	mov	r2, r3
 80081de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80081e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081e8:	e841 2300 	strex	r3, r2, [r1]
 80081ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1e6      	bne.n	80081c2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d12e      	bne.n	800825a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	e853 3f00 	ldrex	r3, [r3]
 800820e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f023 0310 	bic.w	r3, r3, #16
 8008216:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	461a      	mov	r2, r3
 800821e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008220:	61fb      	str	r3, [r7, #28]
 8008222:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008224:	69b9      	ldr	r1, [r7, #24]
 8008226:	69fa      	ldr	r2, [r7, #28]
 8008228:	e841 2300 	strex	r3, r2, [r1]
 800822c:	617b      	str	r3, [r7, #20]
   return(result);
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e6      	bne.n	8008202 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	69db      	ldr	r3, [r3, #28]
 800823a:	f003 0310 	and.w	r3, r3, #16
 800823e:	2b10      	cmp	r3, #16
 8008240:	d103      	bne.n	800824a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2210      	movs	r2, #16
 8008248:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008250:	4619      	mov	r1, r3
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f7ff f952 	bl	80074fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008258:	e00d      	b.n	8008276 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f7f8 fdce 	bl	8000dfc <HAL_UART_RxCpltCallback>
}
 8008260:	e009      	b.n	8008276 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	8b1b      	ldrh	r3, [r3, #24]
 8008268:	b29a      	uxth	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f042 0208 	orr.w	r2, r2, #8
 8008272:	b292      	uxth	r2, r2
 8008274:	831a      	strh	r2, [r3, #24]
}
 8008276:	bf00      	nop
 8008278:	3770      	adds	r7, #112	@ 0x70
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	40008000 	.word	0x40008000

08008284 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b09c      	sub	sp, #112	@ 0x70
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008292:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800829c:	2b22      	cmp	r3, #34	@ 0x22
 800829e:	f040 80be 	bne.w	800841e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80082a8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082b0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80082b2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80082b6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80082ba:	4013      	ands	r3, r2
 80082bc:	b29a      	uxth	r2, r3
 80082be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80082c0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082c6:	1c9a      	adds	r2, r3, #2
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	3b01      	subs	r3, #1
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f040 80a3 	bne.w	8008432 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082f4:	e853 3f00 	ldrex	r3, [r3]
 80082f8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80082fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008300:	667b      	str	r3, [r7, #100]	@ 0x64
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	461a      	mov	r2, r3
 8008308:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800830a:	657b      	str	r3, [r7, #84]	@ 0x54
 800830c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008310:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008312:	e841 2300 	strex	r3, r2, [r1]
 8008316:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1e6      	bne.n	80082ec <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	3308      	adds	r3, #8
 8008324:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008328:	e853 3f00 	ldrex	r3, [r3]
 800832c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800832e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008330:	f023 0301 	bic.w	r3, r3, #1
 8008334:	663b      	str	r3, [r7, #96]	@ 0x60
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	3308      	adds	r3, #8
 800833c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800833e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008340:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008342:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008344:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008346:	e841 2300 	strex	r3, r2, [r1]
 800834a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800834c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1e5      	bne.n	800831e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2220      	movs	r2, #32
 8008356:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a34      	ldr	r2, [pc, #208]	@ (800843c <UART_RxISR_16BIT+0x1b8>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d01f      	beq.n	80083b0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d018      	beq.n	80083b0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008384:	6a3b      	ldr	r3, [r7, #32]
 8008386:	e853 3f00 	ldrex	r3, [r3]
 800838a:	61fb      	str	r3, [r7, #28]
   return(result);
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008392:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	461a      	mov	r2, r3
 800839a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800839c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800839e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083a4:	e841 2300 	strex	r3, r2, [r1]
 80083a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1e6      	bne.n	800837e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d12e      	bne.n	8008416 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	e853 3f00 	ldrex	r3, [r3]
 80083ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	f023 0310 	bic.w	r3, r3, #16
 80083d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	461a      	mov	r2, r3
 80083da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80083dc:	61bb      	str	r3, [r7, #24]
 80083de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e0:	6979      	ldr	r1, [r7, #20]
 80083e2:	69ba      	ldr	r2, [r7, #24]
 80083e4:	e841 2300 	strex	r3, r2, [r1]
 80083e8:	613b      	str	r3, [r7, #16]
   return(result);
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1e6      	bne.n	80083be <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	69db      	ldr	r3, [r3, #28]
 80083f6:	f003 0310 	and.w	r3, r3, #16
 80083fa:	2b10      	cmp	r3, #16
 80083fc:	d103      	bne.n	8008406 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	2210      	movs	r2, #16
 8008404:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800840c:	4619      	mov	r1, r3
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f7ff f874 	bl	80074fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008414:	e00d      	b.n	8008432 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f7f8 fcf0 	bl	8000dfc <HAL_UART_RxCpltCallback>
}
 800841c:	e009      	b.n	8008432 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	8b1b      	ldrh	r3, [r3, #24]
 8008424:	b29a      	uxth	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f042 0208 	orr.w	r2, r2, #8
 800842e:	b292      	uxth	r2, r2
 8008430:	831a      	strh	r2, [r3, #24]
}
 8008432:	bf00      	nop
 8008434:	3770      	adds	r7, #112	@ 0x70
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	40008000 	.word	0x40008000

08008440 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008454:	b480      	push	{r7}
 8008456:	b085      	sub	sp, #20
 8008458:	af00      	add	r7, sp, #0
 800845a:	4603      	mov	r3, r0
 800845c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800845e:	2300      	movs	r3, #0
 8008460:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008462:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008466:	2b84      	cmp	r3, #132	@ 0x84
 8008468:	d005      	beq.n	8008476 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800846a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	4413      	add	r3, r2
 8008472:	3303      	adds	r3, #3
 8008474:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008476:	68fb      	ldr	r3, [r7, #12]
}
 8008478:	4618      	mov	r0, r3
 800847a:	3714      	adds	r7, #20
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr

08008484 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008488:	f000 fe72 	bl	8009170 <vTaskStartScheduler>
  
  return osOK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	bd80      	pop	{r7, pc}

08008492 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008492:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008494:	b089      	sub	sp, #36	@ 0x24
 8008496:	af04      	add	r7, sp, #16
 8008498:	6078      	str	r0, [r7, #4]
 800849a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	695b      	ldr	r3, [r3, #20]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d020      	beq.n	80084e6 <osThreadCreate+0x54>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d01c      	beq.n	80084e6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	685c      	ldr	r4, [r3, #4]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	691e      	ldr	r6, [r3, #16]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084be:	4618      	mov	r0, r3
 80084c0:	f7ff ffc8 	bl	8008454 <makeFreeRtosPriority>
 80084c4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	695b      	ldr	r3, [r3, #20]
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084ce:	9202      	str	r2, [sp, #8]
 80084d0:	9301      	str	r3, [sp, #4]
 80084d2:	9100      	str	r1, [sp, #0]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	4632      	mov	r2, r6
 80084d8:	4629      	mov	r1, r5
 80084da:	4620      	mov	r0, r4
 80084dc:	f000 fbd2 	bl	8008c84 <xTaskCreateStatic>
 80084e0:	4603      	mov	r3, r0
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	e01c      	b.n	8008520 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	685c      	ldr	r4, [r3, #4]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084f2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7ff ffaa 	bl	8008454 <makeFreeRtosPriority>
 8008500:	4602      	mov	r2, r0
 8008502:	f107 030c 	add.w	r3, r7, #12
 8008506:	9301      	str	r3, [sp, #4]
 8008508:	9200      	str	r2, [sp, #0]
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	4632      	mov	r2, r6
 800850e:	4629      	mov	r1, r5
 8008510:	4620      	mov	r0, r4
 8008512:	f000 fc17 	bl	8008d44 <xTaskCreate>
 8008516:	4603      	mov	r3, r0
 8008518:	2b01      	cmp	r3, #1
 800851a:	d001      	beq.n	8008520 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800851c:	2300      	movs	r3, #0
 800851e:	e000      	b.n	8008522 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008520:	68fb      	ldr	r3, [r7, #12]
}
 8008522:	4618      	mov	r0, r3
 8008524:	3714      	adds	r7, #20
 8008526:	46bd      	mov	sp, r7
 8008528:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800852a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800852a:	b580      	push	{r7, lr}
 800852c:	b084      	sub	sp, #16
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d001      	beq.n	8008540 <osDelay+0x16>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	e000      	b.n	8008542 <osDelay+0x18>
 8008540:	2301      	movs	r3, #1
 8008542:	4618      	mov	r0, r3
 8008544:	f000 fdde 	bl	8009104 <vTaskDelay>
  
  return osOK;
 8008548:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008552:	b480      	push	{r7}
 8008554:	b083      	sub	sp, #12
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f103 0208 	add.w	r2, r3, #8
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f04f 32ff 	mov.w	r2, #4294967295
 800856a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f103 0208 	add.w	r2, r3, #8
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f103 0208 	add.w	r2, r3, #8
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008586:	bf00      	nop
 8008588:	370c      	adds	r7, #12
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr

08008592 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008592:	b480      	push	{r7}
 8008594:	b083      	sub	sp, #12
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80085a0:	bf00      	nop
 80085a2:	370c      	adds	r7, #12
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085ac:	b480      	push	{r7}
 80085ae:	b085      	sub	sp, #20
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	689a      	ldr	r2, [r3, #8]
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	683a      	ldr	r2, [r7, #0]
 80085d0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	683a      	ldr	r2, [r7, #0]
 80085d6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	1c5a      	adds	r2, r3, #1
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	601a      	str	r2, [r3, #0]
}
 80085e8:	bf00      	nop
 80085ea:	3714      	adds	r7, #20
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr

080085f4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800860a:	d103      	bne.n	8008614 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	60fb      	str	r3, [r7, #12]
 8008612:	e00c      	b.n	800862e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	3308      	adds	r3, #8
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	e002      	b.n	8008622 <vListInsert+0x2e>
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	60fb      	str	r3, [r7, #12]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	429a      	cmp	r2, r3
 800862c:	d2f6      	bcs.n	800861c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	685a      	ldr	r2, [r3, #4]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	68fa      	ldr	r2, [r7, #12]
 8008642:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	683a      	ldr	r2, [r7, #0]
 8008648:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	1c5a      	adds	r2, r3, #1
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	601a      	str	r2, [r3, #0]
}
 800865a:	bf00      	nop
 800865c:	3714      	adds	r7, #20
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr

08008666 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008666:	b480      	push	{r7}
 8008668:	b085      	sub	sp, #20
 800866a:	af00      	add	r7, sp, #0
 800866c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	6892      	ldr	r2, [r2, #8]
 800867c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	6852      	ldr	r2, [r2, #4]
 8008686:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	429a      	cmp	r2, r3
 8008690:	d103      	bne.n	800869a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	689a      	ldr	r2, [r3, #8]
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	1e5a      	subs	r2, r3, #1
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3714      	adds	r7, #20
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr
	...

080086bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d10b      	bne.n	80086e8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80086d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d4:	f383 8811 	msr	BASEPRI, r3
 80086d8:	f3bf 8f6f 	isb	sy
 80086dc:	f3bf 8f4f 	dsb	sy
 80086e0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80086e2:	bf00      	nop
 80086e4:	bf00      	nop
 80086e6:	e7fd      	b.n	80086e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80086e8:	f001 fc2e 	bl	8009f48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086f4:	68f9      	ldr	r1, [r7, #12]
 80086f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80086f8:	fb01 f303 	mul.w	r3, r1, r3
 80086fc:	441a      	add	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2200      	movs	r2, #0
 8008706:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008718:	3b01      	subs	r3, #1
 800871a:	68f9      	ldr	r1, [r7, #12]
 800871c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800871e:	fb01 f303 	mul.w	r3, r1, r3
 8008722:	441a      	add	r2, r3
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	22ff      	movs	r2, #255	@ 0xff
 800872c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	22ff      	movs	r2, #255	@ 0xff
 8008734:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d114      	bne.n	8008768 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d01a      	beq.n	800877c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	3310      	adds	r3, #16
 800874a:	4618      	mov	r0, r3
 800874c:	f000 ff6a 	bl	8009624 <xTaskRemoveFromEventList>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d012      	beq.n	800877c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008756:	4b0d      	ldr	r3, [pc, #52]	@ (800878c <xQueueGenericReset+0xd0>)
 8008758:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800875c:	601a      	str	r2, [r3, #0]
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	f3bf 8f6f 	isb	sy
 8008766:	e009      	b.n	800877c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	3310      	adds	r3, #16
 800876c:	4618      	mov	r0, r3
 800876e:	f7ff fef0 	bl	8008552 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	3324      	adds	r3, #36	@ 0x24
 8008776:	4618      	mov	r0, r3
 8008778:	f7ff feeb 	bl	8008552 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800877c:	f001 fc16 	bl	8009fac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008780:	2301      	movs	r3, #1
}
 8008782:	4618      	mov	r0, r3
 8008784:	3710      	adds	r7, #16
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	e000ed04 	.word	0xe000ed04

08008790 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008790:	b580      	push	{r7, lr}
 8008792:	b08a      	sub	sp, #40	@ 0x28
 8008794:	af02      	add	r7, sp, #8
 8008796:	60f8      	str	r0, [r7, #12]
 8008798:	60b9      	str	r1, [r7, #8]
 800879a:	4613      	mov	r3, r2
 800879c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d10b      	bne.n	80087bc <xQueueGenericCreate+0x2c>
	__asm volatile
 80087a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a8:	f383 8811 	msr	BASEPRI, r3
 80087ac:	f3bf 8f6f 	isb	sy
 80087b0:	f3bf 8f4f 	dsb	sy
 80087b4:	613b      	str	r3, [r7, #16]
}
 80087b6:	bf00      	nop
 80087b8:	bf00      	nop
 80087ba:	e7fd      	b.n	80087b8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	fb02 f303 	mul.w	r3, r2, r3
 80087c4:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	3348      	adds	r3, #72	@ 0x48
 80087ca:	4618      	mov	r0, r3
 80087cc:	f001 fcde 	bl	800a18c <pvPortMalloc>
 80087d0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d011      	beq.n	80087fc <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80087d8:	69bb      	ldr	r3, [r7, #24]
 80087da:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	3348      	adds	r3, #72	@ 0x48
 80087e0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80087ea:	79fa      	ldrb	r2, [r7, #7]
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	9300      	str	r3, [sp, #0]
 80087f0:	4613      	mov	r3, r2
 80087f2:	697a      	ldr	r2, [r7, #20]
 80087f4:	68b9      	ldr	r1, [r7, #8]
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f000 f805 	bl	8008806 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80087fc:	69bb      	ldr	r3, [r7, #24]
	}
 80087fe:	4618      	mov	r0, r3
 8008800:	3720      	adds	r7, #32
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b084      	sub	sp, #16
 800880a:	af00      	add	r7, sp, #0
 800880c:	60f8      	str	r0, [r7, #12]
 800880e:	60b9      	str	r1, [r7, #8]
 8008810:	607a      	str	r2, [r7, #4]
 8008812:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d103      	bne.n	8008822 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800881a:	69bb      	ldr	r3, [r7, #24]
 800881c:	69ba      	ldr	r2, [r7, #24]
 800881e:	601a      	str	r2, [r3, #0]
 8008820:	e002      	b.n	8008828 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008834:	2101      	movs	r1, #1
 8008836:	69b8      	ldr	r0, [r7, #24]
 8008838:	f7ff ff40 	bl	80086bc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800883c:	bf00      	nop
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b08e      	sub	sp, #56	@ 0x38
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008854:	2b00      	cmp	r3, #0
 8008856:	d10b      	bne.n	8008870 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885c:	f383 8811 	msr	BASEPRI, r3
 8008860:	f3bf 8f6f 	isb	sy
 8008864:	f3bf 8f4f 	dsb	sy
 8008868:	623b      	str	r3, [r7, #32]
}
 800886a:	bf00      	nop
 800886c:	bf00      	nop
 800886e:	e7fd      	b.n	800886c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00b      	beq.n	8008890 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800887c:	f383 8811 	msr	BASEPRI, r3
 8008880:	f3bf 8f6f 	isb	sy
 8008884:	f3bf 8f4f 	dsb	sy
 8008888:	61fb      	str	r3, [r7, #28]
}
 800888a:	bf00      	nop
 800888c:	bf00      	nop
 800888e:	e7fd      	b.n	800888c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d103      	bne.n	80088a0 <xQueueGiveFromISR+0x5c>
 8008898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d101      	bne.n	80088a4 <xQueueGiveFromISR+0x60>
 80088a0:	2301      	movs	r3, #1
 80088a2:	e000      	b.n	80088a6 <xQueueGiveFromISR+0x62>
 80088a4:	2300      	movs	r3, #0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d10b      	bne.n	80088c2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80088aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ae:	f383 8811 	msr	BASEPRI, r3
 80088b2:	f3bf 8f6f 	isb	sy
 80088b6:	f3bf 8f4f 	dsb	sy
 80088ba:	61bb      	str	r3, [r7, #24]
}
 80088bc:	bf00      	nop
 80088be:	bf00      	nop
 80088c0:	e7fd      	b.n	80088be <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80088c2:	f001 fc21 	bl	800a108 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80088c6:	f3ef 8211 	mrs	r2, BASEPRI
 80088ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	617a      	str	r2, [r7, #20]
 80088dc:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80088de:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088e6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80088e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d22b      	bcs.n	800894a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80088fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088fe:	1c5a      	adds	r2, r3, #1
 8008900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008902:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008904:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800890c:	d112      	bne.n	8008934 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800890e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008912:	2b00      	cmp	r3, #0
 8008914:	d016      	beq.n	8008944 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008918:	3324      	adds	r3, #36	@ 0x24
 800891a:	4618      	mov	r0, r3
 800891c:	f000 fe82 	bl	8009624 <xTaskRemoveFromEventList>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d00e      	beq.n	8008944 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d00b      	beq.n	8008944 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2201      	movs	r2, #1
 8008930:	601a      	str	r2, [r3, #0]
 8008932:	e007      	b.n	8008944 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008934:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008938:	3301      	adds	r3, #1
 800893a:	b2db      	uxtb	r3, r3
 800893c:	b25a      	sxtb	r2, r3
 800893e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008944:	2301      	movs	r3, #1
 8008946:	637b      	str	r3, [r7, #52]	@ 0x34
 8008948:	e001      	b.n	800894e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800894a:	2300      	movs	r3, #0
 800894c:	637b      	str	r3, [r7, #52]	@ 0x34
 800894e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008950:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008958:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800895a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800895c:	4618      	mov	r0, r3
 800895e:	3738      	adds	r7, #56	@ 0x38
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b08e      	sub	sp, #56	@ 0x38
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800896e:	2300      	movs	r3, #0
 8008970:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008976:	2300      	movs	r3, #0
 8008978:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800897a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10b      	bne.n	8008998 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	623b      	str	r3, [r7, #32]
}
 8008992:	bf00      	nop
 8008994:	bf00      	nop
 8008996:	e7fd      	b.n	8008994 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800899a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800899c:	2b00      	cmp	r3, #0
 800899e:	d00b      	beq.n	80089b8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80089a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a4:	f383 8811 	msr	BASEPRI, r3
 80089a8:	f3bf 8f6f 	isb	sy
 80089ac:	f3bf 8f4f 	dsb	sy
 80089b0:	61fb      	str	r3, [r7, #28]
}
 80089b2:	bf00      	nop
 80089b4:	bf00      	nop
 80089b6:	e7fd      	b.n	80089b4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80089b8:	f000 fffa 	bl	80099b0 <xTaskGetSchedulerState>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d102      	bne.n	80089c8 <xQueueSemaphoreTake+0x64>
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d101      	bne.n	80089cc <xQueueSemaphoreTake+0x68>
 80089c8:	2301      	movs	r3, #1
 80089ca:	e000      	b.n	80089ce <xQueueSemaphoreTake+0x6a>
 80089cc:	2300      	movs	r3, #0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d10b      	bne.n	80089ea <xQueueSemaphoreTake+0x86>
	__asm volatile
 80089d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d6:	f383 8811 	msr	BASEPRI, r3
 80089da:	f3bf 8f6f 	isb	sy
 80089de:	f3bf 8f4f 	dsb	sy
 80089e2:	61bb      	str	r3, [r7, #24]
}
 80089e4:	bf00      	nop
 80089e6:	bf00      	nop
 80089e8:	e7fd      	b.n	80089e6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80089ea:	f001 faad 	bl	8009f48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80089ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089f2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80089f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d024      	beq.n	8008a44 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80089fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089fc:	1e5a      	subs	r2, r3, #1
 80089fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a00:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d104      	bne.n	8008a14 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008a0a:	f001 f8f5 	bl	8009bf8 <pvTaskIncrementMutexHeldCount>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a12:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d00f      	beq.n	8008a3c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a1e:	3310      	adds	r3, #16
 8008a20:	4618      	mov	r0, r3
 8008a22:	f000 fdff 	bl	8009624 <xTaskRemoveFromEventList>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d007      	beq.n	8008a3c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008a2c:	4b54      	ldr	r3, [pc, #336]	@ (8008b80 <xQueueSemaphoreTake+0x21c>)
 8008a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	f3bf 8f4f 	dsb	sy
 8008a38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008a3c:	f001 fab6 	bl	8009fac <vPortExitCritical>
				return pdPASS;
 8008a40:	2301      	movs	r3, #1
 8008a42:	e098      	b.n	8008b76 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d112      	bne.n	8008a70 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00b      	beq.n	8008a68 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	617b      	str	r3, [r7, #20]
}
 8008a62:	bf00      	nop
 8008a64:	bf00      	nop
 8008a66:	e7fd      	b.n	8008a64 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008a68:	f001 faa0 	bl	8009fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	e082      	b.n	8008b76 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d106      	bne.n	8008a84 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a76:	f107 030c 	add.w	r3, r7, #12
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f000 fe36 	bl	80096ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a80:	2301      	movs	r3, #1
 8008a82:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a84:	f001 fa92 	bl	8009fac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a88:	f000 fbdc 	bl	8009244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a8c:	f001 fa5c 	bl	8009f48 <vPortEnterCritical>
 8008a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a96:	b25b      	sxtb	r3, r3
 8008a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a9c:	d103      	bne.n	8008aa6 <xQueueSemaphoreTake+0x142>
 8008a9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008aac:	b25b      	sxtb	r3, r3
 8008aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab2:	d103      	bne.n	8008abc <xQueueSemaphoreTake+0x158>
 8008ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008abc:	f001 fa76 	bl	8009fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ac0:	463a      	mov	r2, r7
 8008ac2:	f107 030c 	add.w	r3, r7, #12
 8008ac6:	4611      	mov	r1, r2
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f000 fe25 	bl	8009718 <xTaskCheckForTimeOut>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d132      	bne.n	8008b3a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ad4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ad6:	f000 f8bf 	bl	8008c58 <prvIsQueueEmpty>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d026      	beq.n	8008b2e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d109      	bne.n	8008afc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008ae8:	f001 fa2e 	bl	8009f48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	4618      	mov	r0, r3
 8008af2:	f000 ff7b 	bl	80099ec <xTaskPriorityInherit>
 8008af6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008af8:	f001 fa58 	bl	8009fac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008afe:	3324      	adds	r3, #36	@ 0x24
 8008b00:	683a      	ldr	r2, [r7, #0]
 8008b02:	4611      	mov	r1, r2
 8008b04:	4618      	mov	r0, r3
 8008b06:	f000 fd67 	bl	80095d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b0c:	f000 f852 	bl	8008bb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b10:	f000 fba6 	bl	8009260 <xTaskResumeAll>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f47f af67 	bne.w	80089ea <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008b1c:	4b18      	ldr	r3, [pc, #96]	@ (8008b80 <xQueueSemaphoreTake+0x21c>)
 8008b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b22:	601a      	str	r2, [r3, #0]
 8008b24:	f3bf 8f4f 	dsb	sy
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	e75d      	b.n	80089ea <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008b2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b30:	f000 f840 	bl	8008bb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b34:	f000 fb94 	bl	8009260 <xTaskResumeAll>
 8008b38:	e757      	b.n	80089ea <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008b3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b3c:	f000 f83a 	bl	8008bb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b40:	f000 fb8e 	bl	8009260 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b46:	f000 f887 	bl	8008c58 <prvIsQueueEmpty>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	f43f af4c 	beq.w	80089ea <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00d      	beq.n	8008b74 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008b58:	f001 f9f6 	bl	8009f48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008b5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b5e:	f000 f811 	bl	8008b84 <prvGetDisinheritPriorityAfterTimeout>
 8008b62:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f000 ffb4 	bl	8009ad8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008b70:	f001 fa1c 	bl	8009fac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008b74:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3738      	adds	r7, #56	@ 0x38
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	e000ed04 	.word	0xe000ed04

08008b84 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d006      	beq.n	8008ba2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f1c3 0307 	rsb	r3, r3, #7
 8008b9e:	60fb      	str	r3, [r7, #12]
 8008ba0:	e001      	b.n	8008ba6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
	}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3714      	adds	r7, #20
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008bbc:	f001 f9c4 	bl	8009f48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008bc6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008bc8:	e011      	b.n	8008bee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d012      	beq.n	8008bf8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	3324      	adds	r3, #36	@ 0x24
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f000 fd24 	bl	8009624 <xTaskRemoveFromEventList>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d001      	beq.n	8008be6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008be2:	f000 fdfd 	bl	80097e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008be6:	7bfb      	ldrb	r3, [r7, #15]
 8008be8:	3b01      	subs	r3, #1
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	dce9      	bgt.n	8008bca <prvUnlockQueue+0x16>
 8008bf6:	e000      	b.n	8008bfa <prvUnlockQueue+0x46>
					break;
 8008bf8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	22ff      	movs	r2, #255	@ 0xff
 8008bfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008c02:	f001 f9d3 	bl	8009fac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008c06:	f001 f99f 	bl	8009f48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c12:	e011      	b.n	8008c38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	691b      	ldr	r3, [r3, #16]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d012      	beq.n	8008c42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	3310      	adds	r3, #16
 8008c20:	4618      	mov	r0, r3
 8008c22:	f000 fcff 	bl	8009624 <xTaskRemoveFromEventList>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d001      	beq.n	8008c30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008c2c:	f000 fdd8 	bl	80097e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008c30:	7bbb      	ldrb	r3, [r7, #14]
 8008c32:	3b01      	subs	r3, #1
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	dce9      	bgt.n	8008c14 <prvUnlockQueue+0x60>
 8008c40:	e000      	b.n	8008c44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008c42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	22ff      	movs	r2, #255	@ 0xff
 8008c48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008c4c:	f001 f9ae 	bl	8009fac <vPortExitCritical>
}
 8008c50:	bf00      	nop
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c60:	f001 f972 	bl	8009f48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d102      	bne.n	8008c72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	60fb      	str	r3, [r7, #12]
 8008c70:	e001      	b.n	8008c76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c72:	2300      	movs	r3, #0
 8008c74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c76:	f001 f999 	bl	8009fac <vPortExitCritical>

	return xReturn;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3710      	adds	r7, #16
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b08e      	sub	sp, #56	@ 0x38
 8008c88:	af04      	add	r7, sp, #16
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	607a      	str	r2, [r7, #4]
 8008c90:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d10b      	bne.n	8008cb0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9c:	f383 8811 	msr	BASEPRI, r3
 8008ca0:	f3bf 8f6f 	isb	sy
 8008ca4:	f3bf 8f4f 	dsb	sy
 8008ca8:	623b      	str	r3, [r7, #32]
}
 8008caa:	bf00      	nop
 8008cac:	bf00      	nop
 8008cae:	e7fd      	b.n	8008cac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d10b      	bne.n	8008cce <xTaskCreateStatic+0x4a>
	__asm volatile
 8008cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cba:	f383 8811 	msr	BASEPRI, r3
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	f3bf 8f4f 	dsb	sy
 8008cc6:	61fb      	str	r3, [r7, #28]
}
 8008cc8:	bf00      	nop
 8008cca:	bf00      	nop
 8008ccc:	e7fd      	b.n	8008cca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008cce:	23a0      	movs	r3, #160	@ 0xa0
 8008cd0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	2ba0      	cmp	r3, #160	@ 0xa0
 8008cd6:	d00b      	beq.n	8008cf0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cdc:	f383 8811 	msr	BASEPRI, r3
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	f3bf 8f4f 	dsb	sy
 8008ce8:	61bb      	str	r3, [r7, #24]
}
 8008cea:	bf00      	nop
 8008cec:	bf00      	nop
 8008cee:	e7fd      	b.n	8008cec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008cf0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d01e      	beq.n	8008d36 <xTaskCreateStatic+0xb2>
 8008cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d01b      	beq.n	8008d36 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d00:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d06:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d0a:	2202      	movs	r2, #2
 8008d0c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d10:	2300      	movs	r3, #0
 8008d12:	9303      	str	r3, [sp, #12]
 8008d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d16:	9302      	str	r3, [sp, #8]
 8008d18:	f107 0314 	add.w	r3, r7, #20
 8008d1c:	9301      	str	r3, [sp, #4]
 8008d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d20:	9300      	str	r3, [sp, #0]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	68b9      	ldr	r1, [r7, #8]
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f000 f851 	bl	8008dd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008d30:	f000 f8ee 	bl	8008f10 <prvAddNewTaskToReadyList>
 8008d34:	e001      	b.n	8008d3a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008d36:	2300      	movs	r3, #0
 8008d38:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d3a:	697b      	ldr	r3, [r7, #20]
	}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3728      	adds	r7, #40	@ 0x28
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b08c      	sub	sp, #48	@ 0x30
 8008d48:	af04      	add	r7, sp, #16
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	60b9      	str	r1, [r7, #8]
 8008d4e:	603b      	str	r3, [r7, #0]
 8008d50:	4613      	mov	r3, r2
 8008d52:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008d54:	88fb      	ldrh	r3, [r7, #6]
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f001 fa17 	bl	800a18c <pvPortMalloc>
 8008d5e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00e      	beq.n	8008d84 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008d66:	20a0      	movs	r0, #160	@ 0xa0
 8008d68:	f001 fa10 	bl	800a18c <pvPortMalloc>
 8008d6c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d003      	beq.n	8008d7c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d7a:	e005      	b.n	8008d88 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008d7c:	6978      	ldr	r0, [r7, #20]
 8008d7e:	f001 fad3 	bl	800a328 <vPortFree>
 8008d82:	e001      	b.n	8008d88 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008d84:	2300      	movs	r3, #0
 8008d86:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d017      	beq.n	8008dbe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008d96:	88fa      	ldrh	r2, [r7, #6]
 8008d98:	2300      	movs	r3, #0
 8008d9a:	9303      	str	r3, [sp, #12]
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	9302      	str	r3, [sp, #8]
 8008da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da2:	9301      	str	r3, [sp, #4]
 8008da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da6:	9300      	str	r3, [sp, #0]
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	68b9      	ldr	r1, [r7, #8]
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f000 f80f 	bl	8008dd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008db2:	69f8      	ldr	r0, [r7, #28]
 8008db4:	f000 f8ac 	bl	8008f10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008db8:	2301      	movs	r3, #1
 8008dba:	61bb      	str	r3, [r7, #24]
 8008dbc:	e002      	b.n	8008dc4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008dc2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008dc4:	69bb      	ldr	r3, [r7, #24]
	}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3720      	adds	r7, #32
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
	...

08008dd0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b088      	sub	sp, #32
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
 8008ddc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008de8:	3b01      	subs	r3, #1
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	4413      	add	r3, r2
 8008dee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	f023 0307 	bic.w	r3, r3, #7
 8008df6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008df8:	69bb      	ldr	r3, [r7, #24]
 8008dfa:	f003 0307 	and.w	r3, r3, #7
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d00b      	beq.n	8008e1a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e06:	f383 8811 	msr	BASEPRI, r3
 8008e0a:	f3bf 8f6f 	isb	sy
 8008e0e:	f3bf 8f4f 	dsb	sy
 8008e12:	617b      	str	r3, [r7, #20]
}
 8008e14:	bf00      	nop
 8008e16:	bf00      	nop
 8008e18:	e7fd      	b.n	8008e16 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d01f      	beq.n	8008e60 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e20:	2300      	movs	r3, #0
 8008e22:	61fb      	str	r3, [r7, #28]
 8008e24:	e012      	b.n	8008e4c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	4413      	add	r3, r2
 8008e2c:	7819      	ldrb	r1, [r3, #0]
 8008e2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	4413      	add	r3, r2
 8008e34:	3334      	adds	r3, #52	@ 0x34
 8008e36:	460a      	mov	r2, r1
 8008e38:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008e3a:	68ba      	ldr	r2, [r7, #8]
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	4413      	add	r3, r2
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d006      	beq.n	8008e54 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	3301      	adds	r3, #1
 8008e4a:	61fb      	str	r3, [r7, #28]
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	2b0f      	cmp	r3, #15
 8008e50:	d9e9      	bls.n	8008e26 <prvInitialiseNewTask+0x56>
 8008e52:	e000      	b.n	8008e56 <prvInitialiseNewTask+0x86>
			{
				break;
 8008e54:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e5e:	e003      	b.n	8008e68 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e62:	2200      	movs	r2, #0
 8008e64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e6a:	2b06      	cmp	r3, #6
 8008e6c:	d901      	bls.n	8008e72 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008e6e:	2306      	movs	r3, #6
 8008e70:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e76:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e7c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e80:	2200      	movs	r2, #0
 8008e82:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	3304      	adds	r3, #4
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7ff fb82 	bl	8008592 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e90:	3318      	adds	r3, #24
 8008e92:	4618      	mov	r0, r3
 8008e94:	f7ff fb7d 	bl	8008592 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e9c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea0:	f1c3 0207 	rsb	r2, r3, #7
 8008ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb8:	2200      	movs	r2, #0
 8008eba:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec0:	334c      	adds	r3, #76	@ 0x4c
 8008ec2:	224c      	movs	r2, #76	@ 0x4c
 8008ec4:	2100      	movs	r1, #0
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f002 f8ea 	bl	800b0a0 <memset>
 8008ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ece:	4a0d      	ldr	r2, [pc, #52]	@ (8008f04 <prvInitialiseNewTask+0x134>)
 8008ed0:	651a      	str	r2, [r3, #80]	@ 0x50
 8008ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed4:	4a0c      	ldr	r2, [pc, #48]	@ (8008f08 <prvInitialiseNewTask+0x138>)
 8008ed6:	655a      	str	r2, [r3, #84]	@ 0x54
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eda:	4a0c      	ldr	r2, [pc, #48]	@ (8008f0c <prvInitialiseNewTask+0x13c>)
 8008edc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ede:	683a      	ldr	r2, [r7, #0]
 8008ee0:	68f9      	ldr	r1, [r7, #12]
 8008ee2:	69b8      	ldr	r0, [r7, #24]
 8008ee4:	f000 ff02 	bl	8009cec <pxPortInitialiseStack>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d002      	beq.n	8008efa <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ef8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008efa:	bf00      	nop
 8008efc:	3720      	adds	r7, #32
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop
 8008f04:	200023b8 	.word	0x200023b8
 8008f08:	20002420 	.word	0x20002420
 8008f0c:	20002488 	.word	0x20002488

08008f10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f18:	f001 f816 	bl	8009f48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f1c:	4b2a      	ldr	r3, [pc, #168]	@ (8008fc8 <prvAddNewTaskToReadyList+0xb8>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	3301      	adds	r3, #1
 8008f22:	4a29      	ldr	r2, [pc, #164]	@ (8008fc8 <prvAddNewTaskToReadyList+0xb8>)
 8008f24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f26:	4b29      	ldr	r3, [pc, #164]	@ (8008fcc <prvAddNewTaskToReadyList+0xbc>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d109      	bne.n	8008f42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f2e:	4a27      	ldr	r2, [pc, #156]	@ (8008fcc <prvAddNewTaskToReadyList+0xbc>)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f34:	4b24      	ldr	r3, [pc, #144]	@ (8008fc8 <prvAddNewTaskToReadyList+0xb8>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d110      	bne.n	8008f5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f3c:	f000 fc74 	bl	8009828 <prvInitialiseTaskLists>
 8008f40:	e00d      	b.n	8008f5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f42:	4b23      	ldr	r3, [pc, #140]	@ (8008fd0 <prvAddNewTaskToReadyList+0xc0>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d109      	bne.n	8008f5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f4a:	4b20      	ldr	r3, [pc, #128]	@ (8008fcc <prvAddNewTaskToReadyList+0xbc>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d802      	bhi.n	8008f5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f58:	4a1c      	ldr	r2, [pc, #112]	@ (8008fcc <prvAddNewTaskToReadyList+0xbc>)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8008fd4 <prvAddNewTaskToReadyList+0xc4>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	3301      	adds	r3, #1
 8008f64:	4a1b      	ldr	r2, [pc, #108]	@ (8008fd4 <prvAddNewTaskToReadyList+0xc4>)
 8008f66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	409a      	lsls	r2, r3
 8008f70:	4b19      	ldr	r3, [pc, #100]	@ (8008fd8 <prvAddNewTaskToReadyList+0xc8>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4313      	orrs	r3, r2
 8008f76:	4a18      	ldr	r2, [pc, #96]	@ (8008fd8 <prvAddNewTaskToReadyList+0xc8>)
 8008f78:	6013      	str	r3, [r2, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f7e:	4613      	mov	r3, r2
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	4413      	add	r3, r2
 8008f84:	009b      	lsls	r3, r3, #2
 8008f86:	4a15      	ldr	r2, [pc, #84]	@ (8008fdc <prvAddNewTaskToReadyList+0xcc>)
 8008f88:	441a      	add	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	3304      	adds	r3, #4
 8008f8e:	4619      	mov	r1, r3
 8008f90:	4610      	mov	r0, r2
 8008f92:	f7ff fb0b 	bl	80085ac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008f96:	f001 f809 	bl	8009fac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd0 <prvAddNewTaskToReadyList+0xc0>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d00e      	beq.n	8008fc0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8008fcc <prvAddNewTaskToReadyList+0xbc>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fac:	429a      	cmp	r2, r3
 8008fae:	d207      	bcs.n	8008fc0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8008fe0 <prvAddNewTaskToReadyList+0xd0>)
 8008fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fb6:	601a      	str	r2, [r3, #0]
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fc0:	bf00      	nop
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}
 8008fc8:	200017a0 	.word	0x200017a0
 8008fcc:	200016a0 	.word	0x200016a0
 8008fd0:	200017ac 	.word	0x200017ac
 8008fd4:	200017bc 	.word	0x200017bc
 8008fd8:	200017a8 	.word	0x200017a8
 8008fdc:	200016a4 	.word	0x200016a4
 8008fe0:	e000ed04 	.word	0xe000ed04

08008fe4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008fec:	f000 ffac 	bl	8009f48 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d102      	bne.n	8008ffc <vTaskDelete+0x18>
 8008ff6:	4b39      	ldr	r3, [pc, #228]	@ (80090dc <vTaskDelete+0xf8>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	e000      	b.n	8008ffe <vTaskDelete+0x1a>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	3304      	adds	r3, #4
 8009004:	4618      	mov	r0, r3
 8009006:	f7ff fb2e 	bl	8008666 <uxListRemove>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d115      	bne.n	800903c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009014:	4932      	ldr	r1, [pc, #200]	@ (80090e0 <vTaskDelete+0xfc>)
 8009016:	4613      	mov	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	4413      	add	r3, r2
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	440b      	add	r3, r1
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d10a      	bne.n	800903c <vTaskDelete+0x58>
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902a:	2201      	movs	r2, #1
 800902c:	fa02 f303 	lsl.w	r3, r2, r3
 8009030:	43da      	mvns	r2, r3
 8009032:	4b2c      	ldr	r3, [pc, #176]	@ (80090e4 <vTaskDelete+0x100>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4013      	ands	r3, r2
 8009038:	4a2a      	ldr	r2, [pc, #168]	@ (80090e4 <vTaskDelete+0x100>)
 800903a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009040:	2b00      	cmp	r3, #0
 8009042:	d004      	beq.n	800904e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	3318      	adds	r3, #24
 8009048:	4618      	mov	r0, r3
 800904a:	f7ff fb0c 	bl	8008666 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800904e:	4b26      	ldr	r3, [pc, #152]	@ (80090e8 <vTaskDelete+0x104>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	3301      	adds	r3, #1
 8009054:	4a24      	ldr	r2, [pc, #144]	@ (80090e8 <vTaskDelete+0x104>)
 8009056:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009058:	4b20      	ldr	r3, [pc, #128]	@ (80090dc <vTaskDelete+0xf8>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	429a      	cmp	r2, r3
 8009060:	d10b      	bne.n	800907a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	3304      	adds	r3, #4
 8009066:	4619      	mov	r1, r3
 8009068:	4820      	ldr	r0, [pc, #128]	@ (80090ec <vTaskDelete+0x108>)
 800906a:	f7ff fa9f 	bl	80085ac <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800906e:	4b20      	ldr	r3, [pc, #128]	@ (80090f0 <vTaskDelete+0x10c>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	3301      	adds	r3, #1
 8009074:	4a1e      	ldr	r2, [pc, #120]	@ (80090f0 <vTaskDelete+0x10c>)
 8009076:	6013      	str	r3, [r2, #0]
 8009078:	e009      	b.n	800908e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800907a:	4b1e      	ldr	r3, [pc, #120]	@ (80090f4 <vTaskDelete+0x110>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	3b01      	subs	r3, #1
 8009080:	4a1c      	ldr	r2, [pc, #112]	@ (80090f4 <vTaskDelete+0x110>)
 8009082:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8009084:	68f8      	ldr	r0, [r7, #12]
 8009086:	f000 fc3d 	bl	8009904 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800908a:	f000 fc71 	bl	8009970 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800908e:	f000 ff8d 	bl	8009fac <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8009092:	4b19      	ldr	r3, [pc, #100]	@ (80090f8 <vTaskDelete+0x114>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d01c      	beq.n	80090d4 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 800909a:	4b10      	ldr	r3, [pc, #64]	@ (80090dc <vTaskDelete+0xf8>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d117      	bne.n	80090d4 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80090a4:	4b15      	ldr	r3, [pc, #84]	@ (80090fc <vTaskDelete+0x118>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00b      	beq.n	80090c4 <vTaskDelete+0xe0>
	__asm volatile
 80090ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b0:	f383 8811 	msr	BASEPRI, r3
 80090b4:	f3bf 8f6f 	isb	sy
 80090b8:	f3bf 8f4f 	dsb	sy
 80090bc:	60bb      	str	r3, [r7, #8]
}
 80090be:	bf00      	nop
 80090c0:	bf00      	nop
 80090c2:	e7fd      	b.n	80090c0 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 80090c4:	4b0e      	ldr	r3, [pc, #56]	@ (8009100 <vTaskDelete+0x11c>)
 80090c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090ca:	601a      	str	r2, [r3, #0]
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80090d4:	bf00      	nop
 80090d6:	3710      	adds	r7, #16
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	200016a0 	.word	0x200016a0
 80090e0:	200016a4 	.word	0x200016a4
 80090e4:	200017a8 	.word	0x200017a8
 80090e8:	200017bc 	.word	0x200017bc
 80090ec:	20001774 	.word	0x20001774
 80090f0:	20001788 	.word	0x20001788
 80090f4:	200017a0 	.word	0x200017a0
 80090f8:	200017ac 	.word	0x200017ac
 80090fc:	200017c8 	.word	0x200017c8
 8009100:	e000ed04 	.word	0xe000ed04

08009104 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800910c:	2300      	movs	r3, #0
 800910e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d018      	beq.n	8009148 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009116:	4b14      	ldr	r3, [pc, #80]	@ (8009168 <vTaskDelay+0x64>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00b      	beq.n	8009136 <vTaskDelay+0x32>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	60bb      	str	r3, [r7, #8]
}
 8009130:	bf00      	nop
 8009132:	bf00      	nop
 8009134:	e7fd      	b.n	8009132 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009136:	f000 f885 	bl	8009244 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800913a:	2100      	movs	r1, #0
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f000 fd6f 	bl	8009c20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009142:	f000 f88d 	bl	8009260 <xTaskResumeAll>
 8009146:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d107      	bne.n	800915e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800914e:	4b07      	ldr	r3, [pc, #28]	@ (800916c <vTaskDelay+0x68>)
 8009150:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	f3bf 8f4f 	dsb	sy
 800915a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800915e:	bf00      	nop
 8009160:	3710      	adds	r7, #16
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	200017c8 	.word	0x200017c8
 800916c:	e000ed04 	.word	0xe000ed04

08009170 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b08a      	sub	sp, #40	@ 0x28
 8009174:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009176:	2300      	movs	r3, #0
 8009178:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800917a:	2300      	movs	r3, #0
 800917c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800917e:	463a      	mov	r2, r7
 8009180:	1d39      	adds	r1, r7, #4
 8009182:	f107 0308 	add.w	r3, r7, #8
 8009186:	4618      	mov	r0, r3
 8009188:	f7f7 fab8 	bl	80006fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800918c:	6839      	ldr	r1, [r7, #0]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	9202      	str	r2, [sp, #8]
 8009194:	9301      	str	r3, [sp, #4]
 8009196:	2300      	movs	r3, #0
 8009198:	9300      	str	r3, [sp, #0]
 800919a:	2300      	movs	r3, #0
 800919c:	460a      	mov	r2, r1
 800919e:	4921      	ldr	r1, [pc, #132]	@ (8009224 <vTaskStartScheduler+0xb4>)
 80091a0:	4821      	ldr	r0, [pc, #132]	@ (8009228 <vTaskStartScheduler+0xb8>)
 80091a2:	f7ff fd6f 	bl	8008c84 <xTaskCreateStatic>
 80091a6:	4603      	mov	r3, r0
 80091a8:	4a20      	ldr	r2, [pc, #128]	@ (800922c <vTaskStartScheduler+0xbc>)
 80091aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80091ac:	4b1f      	ldr	r3, [pc, #124]	@ (800922c <vTaskStartScheduler+0xbc>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d002      	beq.n	80091ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80091b4:	2301      	movs	r3, #1
 80091b6:	617b      	str	r3, [r7, #20]
 80091b8:	e001      	b.n	80091be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80091ba:	2300      	movs	r3, #0
 80091bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d11b      	bne.n	80091fc <vTaskStartScheduler+0x8c>
	__asm volatile
 80091c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c8:	f383 8811 	msr	BASEPRI, r3
 80091cc:	f3bf 8f6f 	isb	sy
 80091d0:	f3bf 8f4f 	dsb	sy
 80091d4:	613b      	str	r3, [r7, #16]
}
 80091d6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091d8:	4b15      	ldr	r3, [pc, #84]	@ (8009230 <vTaskStartScheduler+0xc0>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	334c      	adds	r3, #76	@ 0x4c
 80091de:	4a15      	ldr	r2, [pc, #84]	@ (8009234 <vTaskStartScheduler+0xc4>)
 80091e0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091e2:	4b15      	ldr	r3, [pc, #84]	@ (8009238 <vTaskStartScheduler+0xc8>)
 80091e4:	f04f 32ff 	mov.w	r2, #4294967295
 80091e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091ea:	4b14      	ldr	r3, [pc, #80]	@ (800923c <vTaskStartScheduler+0xcc>)
 80091ec:	2201      	movs	r2, #1
 80091ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091f0:	4b13      	ldr	r3, [pc, #76]	@ (8009240 <vTaskStartScheduler+0xd0>)
 80091f2:	2200      	movs	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091f6:	f000 fe03 	bl	8009e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091fa:	e00f      	b.n	800921c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009202:	d10b      	bne.n	800921c <vTaskStartScheduler+0xac>
	__asm volatile
 8009204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009208:	f383 8811 	msr	BASEPRI, r3
 800920c:	f3bf 8f6f 	isb	sy
 8009210:	f3bf 8f4f 	dsb	sy
 8009214:	60fb      	str	r3, [r7, #12]
}
 8009216:	bf00      	nop
 8009218:	bf00      	nop
 800921a:	e7fd      	b.n	8009218 <vTaskStartScheduler+0xa8>
}
 800921c:	bf00      	nop
 800921e:	3718      	adds	r7, #24
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}
 8009224:	0800c070 	.word	0x0800c070
 8009228:	080097f9 	.word	0x080097f9
 800922c:	200017c4 	.word	0x200017c4
 8009230:	200016a0 	.word	0x200016a0
 8009234:	20000038 	.word	0x20000038
 8009238:	200017c0 	.word	0x200017c0
 800923c:	200017ac 	.word	0x200017ac
 8009240:	200017a4 	.word	0x200017a4

08009244 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009244:	b480      	push	{r7}
 8009246:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009248:	4b04      	ldr	r3, [pc, #16]	@ (800925c <vTaskSuspendAll+0x18>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	3301      	adds	r3, #1
 800924e:	4a03      	ldr	r2, [pc, #12]	@ (800925c <vTaskSuspendAll+0x18>)
 8009250:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009252:	bf00      	nop
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	200017c8 	.word	0x200017c8

08009260 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009266:	2300      	movs	r3, #0
 8009268:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800926a:	2300      	movs	r3, #0
 800926c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800926e:	4b42      	ldr	r3, [pc, #264]	@ (8009378 <xTaskResumeAll+0x118>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d10b      	bne.n	800928e <xTaskResumeAll+0x2e>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927a:	f383 8811 	msr	BASEPRI, r3
 800927e:	f3bf 8f6f 	isb	sy
 8009282:	f3bf 8f4f 	dsb	sy
 8009286:	603b      	str	r3, [r7, #0]
}
 8009288:	bf00      	nop
 800928a:	bf00      	nop
 800928c:	e7fd      	b.n	800928a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800928e:	f000 fe5b 	bl	8009f48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009292:	4b39      	ldr	r3, [pc, #228]	@ (8009378 <xTaskResumeAll+0x118>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	3b01      	subs	r3, #1
 8009298:	4a37      	ldr	r2, [pc, #220]	@ (8009378 <xTaskResumeAll+0x118>)
 800929a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800929c:	4b36      	ldr	r3, [pc, #216]	@ (8009378 <xTaskResumeAll+0x118>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d161      	bne.n	8009368 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80092a4:	4b35      	ldr	r3, [pc, #212]	@ (800937c <xTaskResumeAll+0x11c>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d05d      	beq.n	8009368 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092ac:	e02e      	b.n	800930c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092ae:	4b34      	ldr	r3, [pc, #208]	@ (8009380 <xTaskResumeAll+0x120>)
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	3318      	adds	r3, #24
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7ff f9d3 	bl	8008666 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	3304      	adds	r3, #4
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7ff f9ce 	bl	8008666 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ce:	2201      	movs	r2, #1
 80092d0:	409a      	lsls	r2, r3
 80092d2:	4b2c      	ldr	r3, [pc, #176]	@ (8009384 <xTaskResumeAll+0x124>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	4a2a      	ldr	r2, [pc, #168]	@ (8009384 <xTaskResumeAll+0x124>)
 80092da:	6013      	str	r3, [r2, #0]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e0:	4613      	mov	r3, r2
 80092e2:	009b      	lsls	r3, r3, #2
 80092e4:	4413      	add	r3, r2
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	4a27      	ldr	r2, [pc, #156]	@ (8009388 <xTaskResumeAll+0x128>)
 80092ea:	441a      	add	r2, r3
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	3304      	adds	r3, #4
 80092f0:	4619      	mov	r1, r3
 80092f2:	4610      	mov	r0, r2
 80092f4:	f7ff f95a 	bl	80085ac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092fc:	4b23      	ldr	r3, [pc, #140]	@ (800938c <xTaskResumeAll+0x12c>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009302:	429a      	cmp	r2, r3
 8009304:	d302      	bcc.n	800930c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009306:	4b22      	ldr	r3, [pc, #136]	@ (8009390 <xTaskResumeAll+0x130>)
 8009308:	2201      	movs	r2, #1
 800930a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800930c:	4b1c      	ldr	r3, [pc, #112]	@ (8009380 <xTaskResumeAll+0x120>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d1cc      	bne.n	80092ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d001      	beq.n	800931e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800931a:	f000 fb29 	bl	8009970 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800931e:	4b1d      	ldr	r3, [pc, #116]	@ (8009394 <xTaskResumeAll+0x134>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d010      	beq.n	800934c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800932a:	f000 f837 	bl	800939c <xTaskIncrementTick>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	d002      	beq.n	800933a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009334:	4b16      	ldr	r3, [pc, #88]	@ (8009390 <xTaskResumeAll+0x130>)
 8009336:	2201      	movs	r2, #1
 8009338:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	3b01      	subs	r3, #1
 800933e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d1f1      	bne.n	800932a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009346:	4b13      	ldr	r3, [pc, #76]	@ (8009394 <xTaskResumeAll+0x134>)
 8009348:	2200      	movs	r2, #0
 800934a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800934c:	4b10      	ldr	r3, [pc, #64]	@ (8009390 <xTaskResumeAll+0x130>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d009      	beq.n	8009368 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009354:	2301      	movs	r3, #1
 8009356:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009358:	4b0f      	ldr	r3, [pc, #60]	@ (8009398 <xTaskResumeAll+0x138>)
 800935a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800935e:	601a      	str	r2, [r3, #0]
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009368:	f000 fe20 	bl	8009fac <vPortExitCritical>

	return xAlreadyYielded;
 800936c:	68bb      	ldr	r3, [r7, #8]
}
 800936e:	4618      	mov	r0, r3
 8009370:	3710      	adds	r7, #16
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	200017c8 	.word	0x200017c8
 800937c:	200017a0 	.word	0x200017a0
 8009380:	20001760 	.word	0x20001760
 8009384:	200017a8 	.word	0x200017a8
 8009388:	200016a4 	.word	0x200016a4
 800938c:	200016a0 	.word	0x200016a0
 8009390:	200017b4 	.word	0x200017b4
 8009394:	200017b0 	.word	0x200017b0
 8009398:	e000ed04 	.word	0xe000ed04

0800939c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b086      	sub	sp, #24
 80093a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80093a2:	2300      	movs	r3, #0
 80093a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093a6:	4b4f      	ldr	r3, [pc, #316]	@ (80094e4 <xTaskIncrementTick+0x148>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	f040 808f 	bne.w	80094ce <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093b0:	4b4d      	ldr	r3, [pc, #308]	@ (80094e8 <xTaskIncrementTick+0x14c>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	3301      	adds	r3, #1
 80093b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093b8:	4a4b      	ldr	r2, [pc, #300]	@ (80094e8 <xTaskIncrementTick+0x14c>)
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d121      	bne.n	8009408 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80093c4:	4b49      	ldr	r3, [pc, #292]	@ (80094ec <xTaskIncrementTick+0x150>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00b      	beq.n	80093e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	603b      	str	r3, [r7, #0]
}
 80093e0:	bf00      	nop
 80093e2:	bf00      	nop
 80093e4:	e7fd      	b.n	80093e2 <xTaskIncrementTick+0x46>
 80093e6:	4b41      	ldr	r3, [pc, #260]	@ (80094ec <xTaskIncrementTick+0x150>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	60fb      	str	r3, [r7, #12]
 80093ec:	4b40      	ldr	r3, [pc, #256]	@ (80094f0 <xTaskIncrementTick+0x154>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a3e      	ldr	r2, [pc, #248]	@ (80094ec <xTaskIncrementTick+0x150>)
 80093f2:	6013      	str	r3, [r2, #0]
 80093f4:	4a3e      	ldr	r2, [pc, #248]	@ (80094f0 <xTaskIncrementTick+0x154>)
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6013      	str	r3, [r2, #0]
 80093fa:	4b3e      	ldr	r3, [pc, #248]	@ (80094f4 <xTaskIncrementTick+0x158>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	3301      	adds	r3, #1
 8009400:	4a3c      	ldr	r2, [pc, #240]	@ (80094f4 <xTaskIncrementTick+0x158>)
 8009402:	6013      	str	r3, [r2, #0]
 8009404:	f000 fab4 	bl	8009970 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009408:	4b3b      	ldr	r3, [pc, #236]	@ (80094f8 <xTaskIncrementTick+0x15c>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	693a      	ldr	r2, [r7, #16]
 800940e:	429a      	cmp	r2, r3
 8009410:	d348      	bcc.n	80094a4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009412:	4b36      	ldr	r3, [pc, #216]	@ (80094ec <xTaskIncrementTick+0x150>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d104      	bne.n	8009426 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800941c:	4b36      	ldr	r3, [pc, #216]	@ (80094f8 <xTaskIncrementTick+0x15c>)
 800941e:	f04f 32ff 	mov.w	r2, #4294967295
 8009422:	601a      	str	r2, [r3, #0]
					break;
 8009424:	e03e      	b.n	80094a4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009426:	4b31      	ldr	r3, [pc, #196]	@ (80094ec <xTaskIncrementTick+0x150>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68db      	ldr	r3, [r3, #12]
 800942c:	68db      	ldr	r3, [r3, #12]
 800942e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009436:	693a      	ldr	r2, [r7, #16]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	429a      	cmp	r2, r3
 800943c:	d203      	bcs.n	8009446 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800943e:	4a2e      	ldr	r2, [pc, #184]	@ (80094f8 <xTaskIncrementTick+0x15c>)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009444:	e02e      	b.n	80094a4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	3304      	adds	r3, #4
 800944a:	4618      	mov	r0, r3
 800944c:	f7ff f90b 	bl	8008666 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009454:	2b00      	cmp	r3, #0
 8009456:	d004      	beq.n	8009462 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	3318      	adds	r3, #24
 800945c:	4618      	mov	r0, r3
 800945e:	f7ff f902 	bl	8008666 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009466:	2201      	movs	r2, #1
 8009468:	409a      	lsls	r2, r3
 800946a:	4b24      	ldr	r3, [pc, #144]	@ (80094fc <xTaskIncrementTick+0x160>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4313      	orrs	r3, r2
 8009470:	4a22      	ldr	r2, [pc, #136]	@ (80094fc <xTaskIncrementTick+0x160>)
 8009472:	6013      	str	r3, [r2, #0]
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009478:	4613      	mov	r3, r2
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	4413      	add	r3, r2
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	4a1f      	ldr	r2, [pc, #124]	@ (8009500 <xTaskIncrementTick+0x164>)
 8009482:	441a      	add	r2, r3
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	3304      	adds	r3, #4
 8009488:	4619      	mov	r1, r3
 800948a:	4610      	mov	r0, r2
 800948c:	f7ff f88e 	bl	80085ac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009494:	4b1b      	ldr	r3, [pc, #108]	@ (8009504 <xTaskIncrementTick+0x168>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800949a:	429a      	cmp	r2, r3
 800949c:	d3b9      	bcc.n	8009412 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800949e:	2301      	movs	r3, #1
 80094a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094a2:	e7b6      	b.n	8009412 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80094a4:	4b17      	ldr	r3, [pc, #92]	@ (8009504 <xTaskIncrementTick+0x168>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094aa:	4915      	ldr	r1, [pc, #84]	@ (8009500 <xTaskIncrementTick+0x164>)
 80094ac:	4613      	mov	r3, r2
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	4413      	add	r3, r2
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	440b      	add	r3, r1
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d901      	bls.n	80094c0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80094bc:	2301      	movs	r3, #1
 80094be:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094c0:	4b11      	ldr	r3, [pc, #68]	@ (8009508 <xTaskIncrementTick+0x16c>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d007      	beq.n	80094d8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80094c8:	2301      	movs	r3, #1
 80094ca:	617b      	str	r3, [r7, #20]
 80094cc:	e004      	b.n	80094d8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80094ce:	4b0f      	ldr	r3, [pc, #60]	@ (800950c <xTaskIncrementTick+0x170>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	3301      	adds	r3, #1
 80094d4:	4a0d      	ldr	r2, [pc, #52]	@ (800950c <xTaskIncrementTick+0x170>)
 80094d6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094d8:	697b      	ldr	r3, [r7, #20]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3718      	adds	r7, #24
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	200017c8 	.word	0x200017c8
 80094e8:	200017a4 	.word	0x200017a4
 80094ec:	20001758 	.word	0x20001758
 80094f0:	2000175c 	.word	0x2000175c
 80094f4:	200017b8 	.word	0x200017b8
 80094f8:	200017c0 	.word	0x200017c0
 80094fc:	200017a8 	.word	0x200017a8
 8009500:	200016a4 	.word	0x200016a4
 8009504:	200016a0 	.word	0x200016a0
 8009508:	200017b4 	.word	0x200017b4
 800950c:	200017b0 	.word	0x200017b0

08009510 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009510:	b480      	push	{r7}
 8009512:	b087      	sub	sp, #28
 8009514:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009516:	4b2a      	ldr	r3, [pc, #168]	@ (80095c0 <vTaskSwitchContext+0xb0>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d003      	beq.n	8009526 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800951e:	4b29      	ldr	r3, [pc, #164]	@ (80095c4 <vTaskSwitchContext+0xb4>)
 8009520:	2201      	movs	r2, #1
 8009522:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009524:	e045      	b.n	80095b2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009526:	4b27      	ldr	r3, [pc, #156]	@ (80095c4 <vTaskSwitchContext+0xb4>)
 8009528:	2200      	movs	r2, #0
 800952a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800952c:	4b26      	ldr	r3, [pc, #152]	@ (80095c8 <vTaskSwitchContext+0xb8>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	fab3 f383 	clz	r3, r3
 8009538:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800953a:	7afb      	ldrb	r3, [r7, #11]
 800953c:	f1c3 031f 	rsb	r3, r3, #31
 8009540:	617b      	str	r3, [r7, #20]
 8009542:	4922      	ldr	r1, [pc, #136]	@ (80095cc <vTaskSwitchContext+0xbc>)
 8009544:	697a      	ldr	r2, [r7, #20]
 8009546:	4613      	mov	r3, r2
 8009548:	009b      	lsls	r3, r3, #2
 800954a:	4413      	add	r3, r2
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	440b      	add	r3, r1
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10b      	bne.n	800956e <vTaskSwitchContext+0x5e>
	__asm volatile
 8009556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	607b      	str	r3, [r7, #4]
}
 8009568:	bf00      	nop
 800956a:	bf00      	nop
 800956c:	e7fd      	b.n	800956a <vTaskSwitchContext+0x5a>
 800956e:	697a      	ldr	r2, [r7, #20]
 8009570:	4613      	mov	r3, r2
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	4413      	add	r3, r2
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	4a14      	ldr	r2, [pc, #80]	@ (80095cc <vTaskSwitchContext+0xbc>)
 800957a:	4413      	add	r3, r2
 800957c:	613b      	str	r3, [r7, #16]
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	685a      	ldr	r2, [r3, #4]
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	605a      	str	r2, [r3, #4]
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	685a      	ldr	r2, [r3, #4]
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	3308      	adds	r3, #8
 8009590:	429a      	cmp	r2, r3
 8009592:	d104      	bne.n	800959e <vTaskSwitchContext+0x8e>
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	685a      	ldr	r2, [r3, #4]
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	605a      	str	r2, [r3, #4]
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	4a0a      	ldr	r2, [pc, #40]	@ (80095d0 <vTaskSwitchContext+0xc0>)
 80095a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095a8:	4b09      	ldr	r3, [pc, #36]	@ (80095d0 <vTaskSwitchContext+0xc0>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	334c      	adds	r3, #76	@ 0x4c
 80095ae:	4a09      	ldr	r2, [pc, #36]	@ (80095d4 <vTaskSwitchContext+0xc4>)
 80095b0:	6013      	str	r3, [r2, #0]
}
 80095b2:	bf00      	nop
 80095b4:	371c      	adds	r7, #28
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr
 80095be:	bf00      	nop
 80095c0:	200017c8 	.word	0x200017c8
 80095c4:	200017b4 	.word	0x200017b4
 80095c8:	200017a8 	.word	0x200017a8
 80095cc:	200016a4 	.word	0x200016a4
 80095d0:	200016a0 	.word	0x200016a0
 80095d4:	20000038 	.word	0x20000038

080095d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b084      	sub	sp, #16
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d10b      	bne.n	8009600 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80095e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ec:	f383 8811 	msr	BASEPRI, r3
 80095f0:	f3bf 8f6f 	isb	sy
 80095f4:	f3bf 8f4f 	dsb	sy
 80095f8:	60fb      	str	r3, [r7, #12]
}
 80095fa:	bf00      	nop
 80095fc:	bf00      	nop
 80095fe:	e7fd      	b.n	80095fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009600:	4b07      	ldr	r3, [pc, #28]	@ (8009620 <vTaskPlaceOnEventList+0x48>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	3318      	adds	r3, #24
 8009606:	4619      	mov	r1, r3
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f7fe fff3 	bl	80085f4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800960e:	2101      	movs	r1, #1
 8009610:	6838      	ldr	r0, [r7, #0]
 8009612:	f000 fb05 	bl	8009c20 <prvAddCurrentTaskToDelayedList>
}
 8009616:	bf00      	nop
 8009618:	3710      	adds	r7, #16
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}
 800961e:	bf00      	nop
 8009620:	200016a0 	.word	0x200016a0

08009624 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b086      	sub	sp, #24
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	68db      	ldr	r3, [r3, #12]
 8009632:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d10b      	bne.n	8009652 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800963a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963e:	f383 8811 	msr	BASEPRI, r3
 8009642:	f3bf 8f6f 	isb	sy
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	60fb      	str	r3, [r7, #12]
}
 800964c:	bf00      	nop
 800964e:	bf00      	nop
 8009650:	e7fd      	b.n	800964e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	3318      	adds	r3, #24
 8009656:	4618      	mov	r0, r3
 8009658:	f7ff f805 	bl	8008666 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800965c:	4b1d      	ldr	r3, [pc, #116]	@ (80096d4 <xTaskRemoveFromEventList+0xb0>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d11c      	bne.n	800969e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	3304      	adds	r3, #4
 8009668:	4618      	mov	r0, r3
 800966a:	f7fe fffc 	bl	8008666 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009672:	2201      	movs	r2, #1
 8009674:	409a      	lsls	r2, r3
 8009676:	4b18      	ldr	r3, [pc, #96]	@ (80096d8 <xTaskRemoveFromEventList+0xb4>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4313      	orrs	r3, r2
 800967c:	4a16      	ldr	r2, [pc, #88]	@ (80096d8 <xTaskRemoveFromEventList+0xb4>)
 800967e:	6013      	str	r3, [r2, #0]
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009684:	4613      	mov	r3, r2
 8009686:	009b      	lsls	r3, r3, #2
 8009688:	4413      	add	r3, r2
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	4a13      	ldr	r2, [pc, #76]	@ (80096dc <xTaskRemoveFromEventList+0xb8>)
 800968e:	441a      	add	r2, r3
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	3304      	adds	r3, #4
 8009694:	4619      	mov	r1, r3
 8009696:	4610      	mov	r0, r2
 8009698:	f7fe ff88 	bl	80085ac <vListInsertEnd>
 800969c:	e005      	b.n	80096aa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	3318      	adds	r3, #24
 80096a2:	4619      	mov	r1, r3
 80096a4:	480e      	ldr	r0, [pc, #56]	@ (80096e0 <xTaskRemoveFromEventList+0xbc>)
 80096a6:	f7fe ff81 	bl	80085ac <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ae:	4b0d      	ldr	r3, [pc, #52]	@ (80096e4 <xTaskRemoveFromEventList+0xc0>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d905      	bls.n	80096c4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80096b8:	2301      	movs	r3, #1
 80096ba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80096bc:	4b0a      	ldr	r3, [pc, #40]	@ (80096e8 <xTaskRemoveFromEventList+0xc4>)
 80096be:	2201      	movs	r2, #1
 80096c0:	601a      	str	r2, [r3, #0]
 80096c2:	e001      	b.n	80096c8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80096c4:	2300      	movs	r3, #0
 80096c6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80096c8:	697b      	ldr	r3, [r7, #20]
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3718      	adds	r7, #24
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	200017c8 	.word	0x200017c8
 80096d8:	200017a8 	.word	0x200017a8
 80096dc:	200016a4 	.word	0x200016a4
 80096e0:	20001760 	.word	0x20001760
 80096e4:	200016a0 	.word	0x200016a0
 80096e8:	200017b4 	.word	0x200017b4

080096ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80096f4:	4b06      	ldr	r3, [pc, #24]	@ (8009710 <vTaskInternalSetTimeOutState+0x24>)
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80096fc:	4b05      	ldr	r3, [pc, #20]	@ (8009714 <vTaskInternalSetTimeOutState+0x28>)
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	605a      	str	r2, [r3, #4]
}
 8009704:	bf00      	nop
 8009706:	370c      	adds	r7, #12
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr
 8009710:	200017b8 	.word	0x200017b8
 8009714:	200017a4 	.word	0x200017a4

08009718 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b088      	sub	sp, #32
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d10b      	bne.n	8009740 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972c:	f383 8811 	msr	BASEPRI, r3
 8009730:	f3bf 8f6f 	isb	sy
 8009734:	f3bf 8f4f 	dsb	sy
 8009738:	613b      	str	r3, [r7, #16]
}
 800973a:	bf00      	nop
 800973c:	bf00      	nop
 800973e:	e7fd      	b.n	800973c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10b      	bne.n	800975e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	60fb      	str	r3, [r7, #12]
}
 8009758:	bf00      	nop
 800975a:	bf00      	nop
 800975c:	e7fd      	b.n	800975a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800975e:	f000 fbf3 	bl	8009f48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009762:	4b1d      	ldr	r3, [pc, #116]	@ (80097d8 <xTaskCheckForTimeOut+0xc0>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	69ba      	ldr	r2, [r7, #24]
 800976e:	1ad3      	subs	r3, r2, r3
 8009770:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800977a:	d102      	bne.n	8009782 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800977c:	2300      	movs	r3, #0
 800977e:	61fb      	str	r3, [r7, #28]
 8009780:	e023      	b.n	80097ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681a      	ldr	r2, [r3, #0]
 8009786:	4b15      	ldr	r3, [pc, #84]	@ (80097dc <xTaskCheckForTimeOut+0xc4>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	429a      	cmp	r2, r3
 800978c:	d007      	beq.n	800979e <xTaskCheckForTimeOut+0x86>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	69ba      	ldr	r2, [r7, #24]
 8009794:	429a      	cmp	r2, r3
 8009796:	d302      	bcc.n	800979e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009798:	2301      	movs	r3, #1
 800979a:	61fb      	str	r3, [r7, #28]
 800979c:	e015      	b.n	80097ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	697a      	ldr	r2, [r7, #20]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d20b      	bcs.n	80097c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	1ad2      	subs	r2, r2, r3
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f7ff ff99 	bl	80096ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80097ba:	2300      	movs	r3, #0
 80097bc:	61fb      	str	r3, [r7, #28]
 80097be:	e004      	b.n	80097ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	2200      	movs	r2, #0
 80097c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80097c6:	2301      	movs	r3, #1
 80097c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80097ca:	f000 fbef 	bl	8009fac <vPortExitCritical>

	return xReturn;
 80097ce:	69fb      	ldr	r3, [r7, #28]
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3720      	adds	r7, #32
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	200017a4 	.word	0x200017a4
 80097dc:	200017b8 	.word	0x200017b8

080097e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80097e0:	b480      	push	{r7}
 80097e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80097e4:	4b03      	ldr	r3, [pc, #12]	@ (80097f4 <vTaskMissedYield+0x14>)
 80097e6:	2201      	movs	r2, #1
 80097e8:	601a      	str	r2, [r3, #0]
}
 80097ea:	bf00      	nop
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr
 80097f4:	200017b4 	.word	0x200017b4

080097f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009800:	f000 f852 	bl	80098a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009804:	4b06      	ldr	r3, [pc, #24]	@ (8009820 <prvIdleTask+0x28>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	2b01      	cmp	r3, #1
 800980a:	d9f9      	bls.n	8009800 <prvIdleTask+0x8>
			{
				taskYIELD();
 800980c:	4b05      	ldr	r3, [pc, #20]	@ (8009824 <prvIdleTask+0x2c>)
 800980e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009812:	601a      	str	r2, [r3, #0]
 8009814:	f3bf 8f4f 	dsb	sy
 8009818:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800981c:	e7f0      	b.n	8009800 <prvIdleTask+0x8>
 800981e:	bf00      	nop
 8009820:	200016a4 	.word	0x200016a4
 8009824:	e000ed04 	.word	0xe000ed04

08009828 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800982e:	2300      	movs	r3, #0
 8009830:	607b      	str	r3, [r7, #4]
 8009832:	e00c      	b.n	800984e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	4613      	mov	r3, r2
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	4413      	add	r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	4a12      	ldr	r2, [pc, #72]	@ (8009888 <prvInitialiseTaskLists+0x60>)
 8009840:	4413      	add	r3, r2
 8009842:	4618      	mov	r0, r3
 8009844:	f7fe fe85 	bl	8008552 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	3301      	adds	r3, #1
 800984c:	607b      	str	r3, [r7, #4]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2b06      	cmp	r3, #6
 8009852:	d9ef      	bls.n	8009834 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009854:	480d      	ldr	r0, [pc, #52]	@ (800988c <prvInitialiseTaskLists+0x64>)
 8009856:	f7fe fe7c 	bl	8008552 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800985a:	480d      	ldr	r0, [pc, #52]	@ (8009890 <prvInitialiseTaskLists+0x68>)
 800985c:	f7fe fe79 	bl	8008552 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009860:	480c      	ldr	r0, [pc, #48]	@ (8009894 <prvInitialiseTaskLists+0x6c>)
 8009862:	f7fe fe76 	bl	8008552 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009866:	480c      	ldr	r0, [pc, #48]	@ (8009898 <prvInitialiseTaskLists+0x70>)
 8009868:	f7fe fe73 	bl	8008552 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800986c:	480b      	ldr	r0, [pc, #44]	@ (800989c <prvInitialiseTaskLists+0x74>)
 800986e:	f7fe fe70 	bl	8008552 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009872:	4b0b      	ldr	r3, [pc, #44]	@ (80098a0 <prvInitialiseTaskLists+0x78>)
 8009874:	4a05      	ldr	r2, [pc, #20]	@ (800988c <prvInitialiseTaskLists+0x64>)
 8009876:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009878:	4b0a      	ldr	r3, [pc, #40]	@ (80098a4 <prvInitialiseTaskLists+0x7c>)
 800987a:	4a05      	ldr	r2, [pc, #20]	@ (8009890 <prvInitialiseTaskLists+0x68>)
 800987c:	601a      	str	r2, [r3, #0]
}
 800987e:	bf00      	nop
 8009880:	3708      	adds	r7, #8
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	200016a4 	.word	0x200016a4
 800988c:	20001730 	.word	0x20001730
 8009890:	20001744 	.word	0x20001744
 8009894:	20001760 	.word	0x20001760
 8009898:	20001774 	.word	0x20001774
 800989c:	2000178c 	.word	0x2000178c
 80098a0:	20001758 	.word	0x20001758
 80098a4:	2000175c 	.word	0x2000175c

080098a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80098ae:	e019      	b.n	80098e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80098b0:	f000 fb4a 	bl	8009f48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098b4:	4b10      	ldr	r3, [pc, #64]	@ (80098f8 <prvCheckTasksWaitingTermination+0x50>)
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	68db      	ldr	r3, [r3, #12]
 80098ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	3304      	adds	r3, #4
 80098c0:	4618      	mov	r0, r3
 80098c2:	f7fe fed0 	bl	8008666 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80098c6:	4b0d      	ldr	r3, [pc, #52]	@ (80098fc <prvCheckTasksWaitingTermination+0x54>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	3b01      	subs	r3, #1
 80098cc:	4a0b      	ldr	r2, [pc, #44]	@ (80098fc <prvCheckTasksWaitingTermination+0x54>)
 80098ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80098d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009900 <prvCheckTasksWaitingTermination+0x58>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	3b01      	subs	r3, #1
 80098d6:	4a0a      	ldr	r2, [pc, #40]	@ (8009900 <prvCheckTasksWaitingTermination+0x58>)
 80098d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80098da:	f000 fb67 	bl	8009fac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 f810 	bl	8009904 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80098e4:	4b06      	ldr	r3, [pc, #24]	@ (8009900 <prvCheckTasksWaitingTermination+0x58>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d1e1      	bne.n	80098b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80098ec:	bf00      	nop
 80098ee:	bf00      	nop
 80098f0:	3708      	adds	r7, #8
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop
 80098f8:	20001774 	.word	0x20001774
 80098fc:	200017a0 	.word	0x200017a0
 8009900:	20001788 	.word	0x20001788

08009904 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	334c      	adds	r3, #76	@ 0x4c
 8009910:	4618      	mov	r0, r3
 8009912:	f001 fbdd 	bl	800b0d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800991c:	2b00      	cmp	r3, #0
 800991e:	d108      	bne.n	8009932 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009924:	4618      	mov	r0, r3
 8009926:	f000 fcff 	bl	800a328 <vPortFree>
				vPortFree( pxTCB );
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 fcfc 	bl	800a328 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009930:	e019      	b.n	8009966 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009938:	2b01      	cmp	r3, #1
 800993a:	d103      	bne.n	8009944 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 fcf3 	bl	800a328 <vPortFree>
	}
 8009942:	e010      	b.n	8009966 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800994a:	2b02      	cmp	r3, #2
 800994c:	d00b      	beq.n	8009966 <prvDeleteTCB+0x62>
	__asm volatile
 800994e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009952:	f383 8811 	msr	BASEPRI, r3
 8009956:	f3bf 8f6f 	isb	sy
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	60fb      	str	r3, [r7, #12]
}
 8009960:	bf00      	nop
 8009962:	bf00      	nop
 8009964:	e7fd      	b.n	8009962 <prvDeleteTCB+0x5e>
	}
 8009966:	bf00      	nop
 8009968:	3710      	adds	r7, #16
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
	...

08009970 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009976:	4b0c      	ldr	r3, [pc, #48]	@ (80099a8 <prvResetNextTaskUnblockTime+0x38>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d104      	bne.n	800998a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009980:	4b0a      	ldr	r3, [pc, #40]	@ (80099ac <prvResetNextTaskUnblockTime+0x3c>)
 8009982:	f04f 32ff 	mov.w	r2, #4294967295
 8009986:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009988:	e008      	b.n	800999c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800998a:	4b07      	ldr	r3, [pc, #28]	@ (80099a8 <prvResetNextTaskUnblockTime+0x38>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68db      	ldr	r3, [r3, #12]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	4a04      	ldr	r2, [pc, #16]	@ (80099ac <prvResetNextTaskUnblockTime+0x3c>)
 800999a:	6013      	str	r3, [r2, #0]
}
 800999c:	bf00      	nop
 800999e:	370c      	adds	r7, #12
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr
 80099a8:	20001758 	.word	0x20001758
 80099ac:	200017c0 	.word	0x200017c0

080099b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80099b6:	4b0b      	ldr	r3, [pc, #44]	@ (80099e4 <xTaskGetSchedulerState+0x34>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d102      	bne.n	80099c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80099be:	2301      	movs	r3, #1
 80099c0:	607b      	str	r3, [r7, #4]
 80099c2:	e008      	b.n	80099d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099c4:	4b08      	ldr	r3, [pc, #32]	@ (80099e8 <xTaskGetSchedulerState+0x38>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d102      	bne.n	80099d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80099cc:	2302      	movs	r3, #2
 80099ce:	607b      	str	r3, [r7, #4]
 80099d0:	e001      	b.n	80099d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80099d2:	2300      	movs	r3, #0
 80099d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80099d6:	687b      	ldr	r3, [r7, #4]
	}
 80099d8:	4618      	mov	r0, r3
 80099da:	370c      	adds	r7, #12
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr
 80099e4:	200017ac 	.word	0x200017ac
 80099e8:	200017c8 	.word	0x200017c8

080099ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b084      	sub	sp, #16
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80099f8:	2300      	movs	r3, #0
 80099fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d05e      	beq.n	8009ac0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a06:	4b31      	ldr	r3, [pc, #196]	@ (8009acc <xTaskPriorityInherit+0xe0>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d24e      	bcs.n	8009aae <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	699b      	ldr	r3, [r3, #24]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	db06      	blt.n	8009a26 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a18:	4b2c      	ldr	r3, [pc, #176]	@ (8009acc <xTaskPriorityInherit+0xe0>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a1e:	f1c3 0207 	rsb	r2, r3, #7
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	6959      	ldr	r1, [r3, #20]
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a2e:	4613      	mov	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	4413      	add	r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4a26      	ldr	r2, [pc, #152]	@ (8009ad0 <xTaskPriorityInherit+0xe4>)
 8009a38:	4413      	add	r3, r2
 8009a3a:	4299      	cmp	r1, r3
 8009a3c:	d12f      	bne.n	8009a9e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	3304      	adds	r3, #4
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7fe fe0f 	bl	8008666 <uxListRemove>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d10a      	bne.n	8009a64 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a52:	2201      	movs	r2, #1
 8009a54:	fa02 f303 	lsl.w	r3, r2, r3
 8009a58:	43da      	mvns	r2, r3
 8009a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8009ad4 <xTaskPriorityInherit+0xe8>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4013      	ands	r3, r2
 8009a60:	4a1c      	ldr	r2, [pc, #112]	@ (8009ad4 <xTaskPriorityInherit+0xe8>)
 8009a62:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009a64:	4b19      	ldr	r3, [pc, #100]	@ (8009acc <xTaskPriorityInherit+0xe0>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a72:	2201      	movs	r2, #1
 8009a74:	409a      	lsls	r2, r3
 8009a76:	4b17      	ldr	r3, [pc, #92]	@ (8009ad4 <xTaskPriorityInherit+0xe8>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	4a15      	ldr	r2, [pc, #84]	@ (8009ad4 <xTaskPriorityInherit+0xe8>)
 8009a7e:	6013      	str	r3, [r2, #0]
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a84:	4613      	mov	r3, r2
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	4413      	add	r3, r2
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	4a10      	ldr	r2, [pc, #64]	@ (8009ad0 <xTaskPriorityInherit+0xe4>)
 8009a8e:	441a      	add	r2, r3
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	3304      	adds	r3, #4
 8009a94:	4619      	mov	r1, r3
 8009a96:	4610      	mov	r0, r2
 8009a98:	f7fe fd88 	bl	80085ac <vListInsertEnd>
 8009a9c:	e004      	b.n	8009aa8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8009acc <xTaskPriorityInherit+0xe0>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	60fb      	str	r3, [r7, #12]
 8009aac:	e008      	b.n	8009ac0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ab2:	4b06      	ldr	r3, [pc, #24]	@ (8009acc <xTaskPriorityInherit+0xe0>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d201      	bcs.n	8009ac0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009abc:	2301      	movs	r3, #1
 8009abe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
	}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
 8009aca:	bf00      	nop
 8009acc:	200016a0 	.word	0x200016a0
 8009ad0:	200016a4 	.word	0x200016a4
 8009ad4:	200017a8 	.word	0x200017a8

08009ad8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b088      	sub	sp, #32
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d079      	beq.n	8009be4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d10b      	bne.n	8009b10 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afc:	f383 8811 	msr	BASEPRI, r3
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	60fb      	str	r3, [r7, #12]
}
 8009b0a:	bf00      	nop
 8009b0c:	bf00      	nop
 8009b0e:	e7fd      	b.n	8009b0c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009b10:	69bb      	ldr	r3, [r7, #24]
 8009b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b14:	683a      	ldr	r2, [r7, #0]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d902      	bls.n	8009b20 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	61fb      	str	r3, [r7, #28]
 8009b1e:	e002      	b.n	8009b26 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009b20:	69bb      	ldr	r3, [r7, #24]
 8009b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b24:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009b26:	69bb      	ldr	r3, [r7, #24]
 8009b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b2a:	69fa      	ldr	r2, [r7, #28]
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d059      	beq.n	8009be4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b34:	697a      	ldr	r2, [r7, #20]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d154      	bne.n	8009be4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009b3a:	4b2c      	ldr	r3, [pc, #176]	@ (8009bec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	69ba      	ldr	r2, [r7, #24]
 8009b40:	429a      	cmp	r2, r3
 8009b42:	d10b      	bne.n	8009b5c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b48:	f383 8811 	msr	BASEPRI, r3
 8009b4c:	f3bf 8f6f 	isb	sy
 8009b50:	f3bf 8f4f 	dsb	sy
 8009b54:	60bb      	str	r3, [r7, #8]
}
 8009b56:	bf00      	nop
 8009b58:	bf00      	nop
 8009b5a:	e7fd      	b.n	8009b58 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b60:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009b62:	69bb      	ldr	r3, [r7, #24]
 8009b64:	69fa      	ldr	r2, [r7, #28]
 8009b66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b68:	69bb      	ldr	r3, [r7, #24]
 8009b6a:	699b      	ldr	r3, [r3, #24]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	db04      	blt.n	8009b7a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b70:	69fb      	ldr	r3, [r7, #28]
 8009b72:	f1c3 0207 	rsb	r2, r3, #7
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009b7a:	69bb      	ldr	r3, [r7, #24]
 8009b7c:	6959      	ldr	r1, [r3, #20]
 8009b7e:	693a      	ldr	r2, [r7, #16]
 8009b80:	4613      	mov	r3, r2
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	4413      	add	r3, r2
 8009b86:	009b      	lsls	r3, r3, #2
 8009b88:	4a19      	ldr	r2, [pc, #100]	@ (8009bf0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009b8a:	4413      	add	r3, r2
 8009b8c:	4299      	cmp	r1, r3
 8009b8e:	d129      	bne.n	8009be4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b90:	69bb      	ldr	r3, [r7, #24]
 8009b92:	3304      	adds	r3, #4
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7fe fd66 	bl	8008666 <uxListRemove>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d10a      	bne.n	8009bb6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8009baa:	43da      	mvns	r2, r3
 8009bac:	4b11      	ldr	r3, [pc, #68]	@ (8009bf4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	4a10      	ldr	r2, [pc, #64]	@ (8009bf4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bb4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bba:	2201      	movs	r2, #1
 8009bbc:	409a      	lsls	r2, r3
 8009bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8009bf4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8009bf4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009bc6:	6013      	str	r3, [r2, #0]
 8009bc8:	69bb      	ldr	r3, [r7, #24]
 8009bca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bcc:	4613      	mov	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	4413      	add	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4a06      	ldr	r2, [pc, #24]	@ (8009bf0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009bd6:	441a      	add	r2, r3
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	3304      	adds	r3, #4
 8009bdc:	4619      	mov	r1, r3
 8009bde:	4610      	mov	r0, r2
 8009be0:	f7fe fce4 	bl	80085ac <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009be4:	bf00      	nop
 8009be6:	3720      	adds	r7, #32
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}
 8009bec:	200016a0 	.word	0x200016a0
 8009bf0:	200016a4 	.word	0x200016a4
 8009bf4:	200017a8 	.word	0x200017a8

08009bf8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009bf8:	b480      	push	{r7}
 8009bfa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009bfc:	4b07      	ldr	r3, [pc, #28]	@ (8009c1c <pvTaskIncrementMutexHeldCount+0x24>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d004      	beq.n	8009c0e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009c04:	4b05      	ldr	r3, [pc, #20]	@ (8009c1c <pvTaskIncrementMutexHeldCount+0x24>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009c0a:	3201      	adds	r2, #1
 8009c0c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009c0e:	4b03      	ldr	r3, [pc, #12]	@ (8009c1c <pvTaskIncrementMutexHeldCount+0x24>)
 8009c10:	681b      	ldr	r3, [r3, #0]
	}
 8009c12:	4618      	mov	r0, r3
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr
 8009c1c:	200016a0 	.word	0x200016a0

08009c20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b084      	sub	sp, #16
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c2a:	4b29      	ldr	r3, [pc, #164]	@ (8009cd0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c30:	4b28      	ldr	r3, [pc, #160]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	3304      	adds	r3, #4
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7fe fd15 	bl	8008666 <uxListRemove>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d10b      	bne.n	8009c5a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009c42:	4b24      	ldr	r3, [pc, #144]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c48:	2201      	movs	r2, #1
 8009c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009c4e:	43da      	mvns	r2, r3
 8009c50:	4b21      	ldr	r3, [pc, #132]	@ (8009cd8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4013      	ands	r3, r2
 8009c56:	4a20      	ldr	r2, [pc, #128]	@ (8009cd8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c58:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c60:	d10a      	bne.n	8009c78 <prvAddCurrentTaskToDelayedList+0x58>
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d007      	beq.n	8009c78 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c68:	4b1a      	ldr	r3, [pc, #104]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	3304      	adds	r3, #4
 8009c6e:	4619      	mov	r1, r3
 8009c70:	481a      	ldr	r0, [pc, #104]	@ (8009cdc <prvAddCurrentTaskToDelayedList+0xbc>)
 8009c72:	f7fe fc9b 	bl	80085ac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c76:	e026      	b.n	8009cc6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c78:	68fa      	ldr	r2, [r7, #12]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c80:	4b14      	ldr	r3, [pc, #80]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	68ba      	ldr	r2, [r7, #8]
 8009c86:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c88:	68ba      	ldr	r2, [r7, #8]
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d209      	bcs.n	8009ca4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c90:	4b13      	ldr	r3, [pc, #76]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009c92:	681a      	ldr	r2, [r3, #0]
 8009c94:	4b0f      	ldr	r3, [pc, #60]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	3304      	adds	r3, #4
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	4610      	mov	r0, r2
 8009c9e:	f7fe fca9 	bl	80085f4 <vListInsert>
}
 8009ca2:	e010      	b.n	8009cc6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8009ce4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	3304      	adds	r3, #4
 8009cae:	4619      	mov	r1, r3
 8009cb0:	4610      	mov	r0, r2
 8009cb2:	f7fe fc9f 	bl	80085f4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8009ce8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	68ba      	ldr	r2, [r7, #8]
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d202      	bcs.n	8009cc6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009cc0:	4a09      	ldr	r2, [pc, #36]	@ (8009ce8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	6013      	str	r3, [r2, #0]
}
 8009cc6:	bf00      	nop
 8009cc8:	3710      	adds	r7, #16
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	200017a4 	.word	0x200017a4
 8009cd4:	200016a0 	.word	0x200016a0
 8009cd8:	200017a8 	.word	0x200017a8
 8009cdc:	2000178c 	.word	0x2000178c
 8009ce0:	2000175c 	.word	0x2000175c
 8009ce4:	20001758 	.word	0x20001758
 8009ce8:	200017c0 	.word	0x200017c0

08009cec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009cec:	b480      	push	{r7}
 8009cee:	b085      	sub	sp, #20
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	60f8      	str	r0, [r7, #12]
 8009cf4:	60b9      	str	r1, [r7, #8]
 8009cf6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	3b04      	subs	r3, #4
 8009cfc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009d04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	3b04      	subs	r3, #4
 8009d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	f023 0201 	bic.w	r2, r3, #1
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	3b04      	subs	r3, #4
 8009d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8009d50 <pxPortInitialiseStack+0x64>)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	3b14      	subs	r3, #20
 8009d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3b04      	subs	r3, #4
 8009d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f06f 0202 	mvn.w	r2, #2
 8009d3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	3b20      	subs	r3, #32
 8009d40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d42:	68fb      	ldr	r3, [r7, #12]
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3714      	adds	r7, #20
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr
 8009d50:	08009d55 	.word	0x08009d55

08009d54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d54:	b480      	push	{r7}
 8009d56:	b085      	sub	sp, #20
 8009d58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d5e:	4b13      	ldr	r3, [pc, #76]	@ (8009dac <prvTaskExitError+0x58>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d66:	d00b      	beq.n	8009d80 <prvTaskExitError+0x2c>
	__asm volatile
 8009d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d6c:	f383 8811 	msr	BASEPRI, r3
 8009d70:	f3bf 8f6f 	isb	sy
 8009d74:	f3bf 8f4f 	dsb	sy
 8009d78:	60fb      	str	r3, [r7, #12]
}
 8009d7a:	bf00      	nop
 8009d7c:	bf00      	nop
 8009d7e:	e7fd      	b.n	8009d7c <prvTaskExitError+0x28>
	__asm volatile
 8009d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d84:	f383 8811 	msr	BASEPRI, r3
 8009d88:	f3bf 8f6f 	isb	sy
 8009d8c:	f3bf 8f4f 	dsb	sy
 8009d90:	60bb      	str	r3, [r7, #8]
}
 8009d92:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009d94:	bf00      	nop
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d0fc      	beq.n	8009d96 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d9c:	bf00      	nop
 8009d9e:	bf00      	nop
 8009da0:	3714      	adds	r7, #20
 8009da2:	46bd      	mov	sp, r7
 8009da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da8:	4770      	bx	lr
 8009daa:	bf00      	nop
 8009dac:	20000020 	.word	0x20000020

08009db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009db0:	4b07      	ldr	r3, [pc, #28]	@ (8009dd0 <pxCurrentTCBConst2>)
 8009db2:	6819      	ldr	r1, [r3, #0]
 8009db4:	6808      	ldr	r0, [r1, #0]
 8009db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dba:	f380 8809 	msr	PSP, r0
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f04f 0000 	mov.w	r0, #0
 8009dc6:	f380 8811 	msr	BASEPRI, r0
 8009dca:	4770      	bx	lr
 8009dcc:	f3af 8000 	nop.w

08009dd0 <pxCurrentTCBConst2>:
 8009dd0:	200016a0 	.word	0x200016a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009dd4:	bf00      	nop
 8009dd6:	bf00      	nop

08009dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009dd8:	4808      	ldr	r0, [pc, #32]	@ (8009dfc <prvPortStartFirstTask+0x24>)
 8009dda:	6800      	ldr	r0, [r0, #0]
 8009ddc:	6800      	ldr	r0, [r0, #0]
 8009dde:	f380 8808 	msr	MSP, r0
 8009de2:	f04f 0000 	mov.w	r0, #0
 8009de6:	f380 8814 	msr	CONTROL, r0
 8009dea:	b662      	cpsie	i
 8009dec:	b661      	cpsie	f
 8009dee:	f3bf 8f4f 	dsb	sy
 8009df2:	f3bf 8f6f 	isb	sy
 8009df6:	df00      	svc	0
 8009df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009dfa:	bf00      	nop
 8009dfc:	e000ed08 	.word	0xe000ed08

08009e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b086      	sub	sp, #24
 8009e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009e06:	4b47      	ldr	r3, [pc, #284]	@ (8009f24 <xPortStartScheduler+0x124>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a47      	ldr	r2, [pc, #284]	@ (8009f28 <xPortStartScheduler+0x128>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d10b      	bne.n	8009e28 <xPortStartScheduler+0x28>
	__asm volatile
 8009e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e14:	f383 8811 	msr	BASEPRI, r3
 8009e18:	f3bf 8f6f 	isb	sy
 8009e1c:	f3bf 8f4f 	dsb	sy
 8009e20:	60fb      	str	r3, [r7, #12]
}
 8009e22:	bf00      	nop
 8009e24:	bf00      	nop
 8009e26:	e7fd      	b.n	8009e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009e28:	4b3e      	ldr	r3, [pc, #248]	@ (8009f24 <xPortStartScheduler+0x124>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8009f2c <xPortStartScheduler+0x12c>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d10b      	bne.n	8009e4a <xPortStartScheduler+0x4a>
	__asm volatile
 8009e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e36:	f383 8811 	msr	BASEPRI, r3
 8009e3a:	f3bf 8f6f 	isb	sy
 8009e3e:	f3bf 8f4f 	dsb	sy
 8009e42:	613b      	str	r3, [r7, #16]
}
 8009e44:	bf00      	nop
 8009e46:	bf00      	nop
 8009e48:	e7fd      	b.n	8009e46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e4a:	4b39      	ldr	r3, [pc, #228]	@ (8009f30 <xPortStartScheduler+0x130>)
 8009e4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	22ff      	movs	r2, #255	@ 0xff
 8009e5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e64:	78fb      	ldrb	r3, [r7, #3]
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009e6c:	b2da      	uxtb	r2, r3
 8009e6e:	4b31      	ldr	r3, [pc, #196]	@ (8009f34 <xPortStartScheduler+0x134>)
 8009e70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e72:	4b31      	ldr	r3, [pc, #196]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009e74:	2207      	movs	r2, #7
 8009e76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e78:	e009      	b.n	8009e8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	3b01      	subs	r3, #1
 8009e80:	4a2d      	ldr	r2, [pc, #180]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009e82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e84:	78fb      	ldrb	r3, [r7, #3]
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	005b      	lsls	r3, r3, #1
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e8e:	78fb      	ldrb	r3, [r7, #3]
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e96:	2b80      	cmp	r3, #128	@ 0x80
 8009e98:	d0ef      	beq.n	8009e7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e9a:	4b27      	ldr	r3, [pc, #156]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f1c3 0307 	rsb	r3, r3, #7
 8009ea2:	2b04      	cmp	r3, #4
 8009ea4:	d00b      	beq.n	8009ebe <xPortStartScheduler+0xbe>
	__asm volatile
 8009ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eaa:	f383 8811 	msr	BASEPRI, r3
 8009eae:	f3bf 8f6f 	isb	sy
 8009eb2:	f3bf 8f4f 	dsb	sy
 8009eb6:	60bb      	str	r3, [r7, #8]
}
 8009eb8:	bf00      	nop
 8009eba:	bf00      	nop
 8009ebc:	e7fd      	b.n	8009eba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	021b      	lsls	r3, r3, #8
 8009ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009ec6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009ed0:	4a19      	ldr	r2, [pc, #100]	@ (8009f38 <xPortStartScheduler+0x138>)
 8009ed2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	b2da      	uxtb	r2, r3
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009edc:	4b17      	ldr	r3, [pc, #92]	@ (8009f3c <xPortStartScheduler+0x13c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a16      	ldr	r2, [pc, #88]	@ (8009f3c <xPortStartScheduler+0x13c>)
 8009ee2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ee6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ee8:	4b14      	ldr	r3, [pc, #80]	@ (8009f3c <xPortStartScheduler+0x13c>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a13      	ldr	r2, [pc, #76]	@ (8009f3c <xPortStartScheduler+0x13c>)
 8009eee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009ef2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009ef4:	f000 f8da 	bl	800a0ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ef8:	4b11      	ldr	r3, [pc, #68]	@ (8009f40 <xPortStartScheduler+0x140>)
 8009efa:	2200      	movs	r2, #0
 8009efc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009efe:	f000 f8f9 	bl	800a0f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009f02:	4b10      	ldr	r3, [pc, #64]	@ (8009f44 <xPortStartScheduler+0x144>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4a0f      	ldr	r2, [pc, #60]	@ (8009f44 <xPortStartScheduler+0x144>)
 8009f08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009f0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f0e:	f7ff ff63 	bl	8009dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f12:	f7ff fafd 	bl	8009510 <vTaskSwitchContext>
	prvTaskExitError();
 8009f16:	f7ff ff1d 	bl	8009d54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f1a:	2300      	movs	r3, #0
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3718      	adds	r7, #24
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}
 8009f24:	e000ed00 	.word	0xe000ed00
 8009f28:	410fc271 	.word	0x410fc271
 8009f2c:	410fc270 	.word	0x410fc270
 8009f30:	e000e400 	.word	0xe000e400
 8009f34:	200017cc 	.word	0x200017cc
 8009f38:	200017d0 	.word	0x200017d0
 8009f3c:	e000ed20 	.word	0xe000ed20
 8009f40:	20000020 	.word	0x20000020
 8009f44:	e000ef34 	.word	0xe000ef34

08009f48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f52:	f383 8811 	msr	BASEPRI, r3
 8009f56:	f3bf 8f6f 	isb	sy
 8009f5a:	f3bf 8f4f 	dsb	sy
 8009f5e:	607b      	str	r3, [r7, #4]
}
 8009f60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f62:	4b10      	ldr	r3, [pc, #64]	@ (8009fa4 <vPortEnterCritical+0x5c>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	3301      	adds	r3, #1
 8009f68:	4a0e      	ldr	r2, [pc, #56]	@ (8009fa4 <vPortEnterCritical+0x5c>)
 8009f6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8009fa4 <vPortEnterCritical+0x5c>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d110      	bne.n	8009f96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f74:	4b0c      	ldr	r3, [pc, #48]	@ (8009fa8 <vPortEnterCritical+0x60>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00b      	beq.n	8009f96 <vPortEnterCritical+0x4e>
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	603b      	str	r3, [r7, #0]
}
 8009f90:	bf00      	nop
 8009f92:	bf00      	nop
 8009f94:	e7fd      	b.n	8009f92 <vPortEnterCritical+0x4a>
	}
}
 8009f96:	bf00      	nop
 8009f98:	370c      	adds	r7, #12
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	20000020 	.word	0x20000020
 8009fa8:	e000ed04 	.word	0xe000ed04

08009fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009fb2:	4b12      	ldr	r3, [pc, #72]	@ (8009ffc <vPortExitCritical+0x50>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d10b      	bne.n	8009fd2 <vPortExitCritical+0x26>
	__asm volatile
 8009fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fbe:	f383 8811 	msr	BASEPRI, r3
 8009fc2:	f3bf 8f6f 	isb	sy
 8009fc6:	f3bf 8f4f 	dsb	sy
 8009fca:	607b      	str	r3, [r7, #4]
}
 8009fcc:	bf00      	nop
 8009fce:	bf00      	nop
 8009fd0:	e7fd      	b.n	8009fce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8009ffc <vPortExitCritical+0x50>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	3b01      	subs	r3, #1
 8009fd8:	4a08      	ldr	r2, [pc, #32]	@ (8009ffc <vPortExitCritical+0x50>)
 8009fda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009fdc:	4b07      	ldr	r3, [pc, #28]	@ (8009ffc <vPortExitCritical+0x50>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d105      	bne.n	8009ff0 <vPortExitCritical+0x44>
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	f383 8811 	msr	BASEPRI, r3
}
 8009fee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ff0:	bf00      	nop
 8009ff2:	370c      	adds	r7, #12
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr
 8009ffc:	20000020 	.word	0x20000020

0800a000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a000:	f3ef 8009 	mrs	r0, PSP
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	4b15      	ldr	r3, [pc, #84]	@ (800a060 <pxCurrentTCBConst>)
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	f01e 0f10 	tst.w	lr, #16
 800a010:	bf08      	it	eq
 800a012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a01a:	6010      	str	r0, [r2, #0]
 800a01c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a020:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a024:	f380 8811 	msr	BASEPRI, r0
 800a028:	f3bf 8f4f 	dsb	sy
 800a02c:	f3bf 8f6f 	isb	sy
 800a030:	f7ff fa6e 	bl	8009510 <vTaskSwitchContext>
 800a034:	f04f 0000 	mov.w	r0, #0
 800a038:	f380 8811 	msr	BASEPRI, r0
 800a03c:	bc09      	pop	{r0, r3}
 800a03e:	6819      	ldr	r1, [r3, #0]
 800a040:	6808      	ldr	r0, [r1, #0]
 800a042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a046:	f01e 0f10 	tst.w	lr, #16
 800a04a:	bf08      	it	eq
 800a04c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a050:	f380 8809 	msr	PSP, r0
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	f3af 8000 	nop.w

0800a060 <pxCurrentTCBConst>:
 800a060:	200016a0 	.word	0x200016a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a064:	bf00      	nop
 800a066:	bf00      	nop

0800a068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b082      	sub	sp, #8
 800a06c:	af00      	add	r7, sp, #0
	__asm volatile
 800a06e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a072:	f383 8811 	msr	BASEPRI, r3
 800a076:	f3bf 8f6f 	isb	sy
 800a07a:	f3bf 8f4f 	dsb	sy
 800a07e:	607b      	str	r3, [r7, #4]
}
 800a080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a082:	f7ff f98b 	bl	800939c <xTaskIncrementTick>
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d003      	beq.n	800a094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a08c:	4b06      	ldr	r3, [pc, #24]	@ (800a0a8 <xPortSysTickHandler+0x40>)
 800a08e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	2300      	movs	r3, #0
 800a096:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	f383 8811 	msr	BASEPRI, r3
}
 800a09e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0a0:	bf00      	nop
 800a0a2:	3708      	adds	r7, #8
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	e000ed04 	.word	0xe000ed04

0800a0ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a0b0:	4b0b      	ldr	r3, [pc, #44]	@ (800a0e0 <vPortSetupTimerInterrupt+0x34>)
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a0b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a0e4 <vPortSetupTimerInterrupt+0x38>)
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a0bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a0e8 <vPortSetupTimerInterrupt+0x3c>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a0a      	ldr	r2, [pc, #40]	@ (800a0ec <vPortSetupTimerInterrupt+0x40>)
 800a0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c6:	099b      	lsrs	r3, r3, #6
 800a0c8:	4a09      	ldr	r2, [pc, #36]	@ (800a0f0 <vPortSetupTimerInterrupt+0x44>)
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0ce:	4b04      	ldr	r3, [pc, #16]	@ (800a0e0 <vPortSetupTimerInterrupt+0x34>)
 800a0d0:	2207      	movs	r2, #7
 800a0d2:	601a      	str	r2, [r3, #0]
}
 800a0d4:	bf00      	nop
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr
 800a0de:	bf00      	nop
 800a0e0:	e000e010 	.word	0xe000e010
 800a0e4:	e000e018 	.word	0xe000e018
 800a0e8:	20000014 	.word	0x20000014
 800a0ec:	10624dd3 	.word	0x10624dd3
 800a0f0:	e000e014 	.word	0xe000e014

0800a0f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a0f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a104 <vPortEnableVFP+0x10>
 800a0f8:	6801      	ldr	r1, [r0, #0]
 800a0fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a0fe:	6001      	str	r1, [r0, #0]
 800a100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a102:	bf00      	nop
 800a104:	e000ed88 	.word	0xe000ed88

0800a108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a108:	b480      	push	{r7}
 800a10a:	b085      	sub	sp, #20
 800a10c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a10e:	f3ef 8305 	mrs	r3, IPSR
 800a112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2b0f      	cmp	r3, #15
 800a118:	d915      	bls.n	800a146 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a11a:	4a18      	ldr	r2, [pc, #96]	@ (800a17c <vPortValidateInterruptPriority+0x74>)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	4413      	add	r3, r2
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a124:	4b16      	ldr	r3, [pc, #88]	@ (800a180 <vPortValidateInterruptPriority+0x78>)
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	7afa      	ldrb	r2, [r7, #11]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d20b      	bcs.n	800a146 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a132:	f383 8811 	msr	BASEPRI, r3
 800a136:	f3bf 8f6f 	isb	sy
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	607b      	str	r3, [r7, #4]
}
 800a140:	bf00      	nop
 800a142:	bf00      	nop
 800a144:	e7fd      	b.n	800a142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a146:	4b0f      	ldr	r3, [pc, #60]	@ (800a184 <vPortValidateInterruptPriority+0x7c>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a14e:	4b0e      	ldr	r3, [pc, #56]	@ (800a188 <vPortValidateInterruptPriority+0x80>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	429a      	cmp	r2, r3
 800a154:	d90b      	bls.n	800a16e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15a:	f383 8811 	msr	BASEPRI, r3
 800a15e:	f3bf 8f6f 	isb	sy
 800a162:	f3bf 8f4f 	dsb	sy
 800a166:	603b      	str	r3, [r7, #0]
}
 800a168:	bf00      	nop
 800a16a:	bf00      	nop
 800a16c:	e7fd      	b.n	800a16a <vPortValidateInterruptPriority+0x62>
	}
 800a16e:	bf00      	nop
 800a170:	3714      	adds	r7, #20
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop
 800a17c:	e000e3f0 	.word	0xe000e3f0
 800a180:	200017cc 	.word	0x200017cc
 800a184:	e000ed0c 	.word	0xe000ed0c
 800a188:	200017d0 	.word	0x200017d0

0800a18c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b08a      	sub	sp, #40	@ 0x28
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a194:	2300      	movs	r3, #0
 800a196:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a198:	f7ff f854 	bl	8009244 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a19c:	4b5c      	ldr	r3, [pc, #368]	@ (800a310 <pvPortMalloc+0x184>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d101      	bne.n	800a1a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a1a4:	f000 f924 	bl	800a3f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a1a8:	4b5a      	ldr	r3, [pc, #360]	@ (800a314 <pvPortMalloc+0x188>)
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	4013      	ands	r3, r2
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	f040 8095 	bne.w	800a2e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d01e      	beq.n	800a1fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a1bc:	2208      	movs	r2, #8
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f003 0307 	and.w	r3, r3, #7
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d015      	beq.n	800a1fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f023 0307 	bic.w	r3, r3, #7
 800a1d4:	3308      	adds	r3, #8
 800a1d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f003 0307 	and.w	r3, r3, #7
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00b      	beq.n	800a1fa <pvPortMalloc+0x6e>
	__asm volatile
 800a1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e6:	f383 8811 	msr	BASEPRI, r3
 800a1ea:	f3bf 8f6f 	isb	sy
 800a1ee:	f3bf 8f4f 	dsb	sy
 800a1f2:	617b      	str	r3, [r7, #20]
}
 800a1f4:	bf00      	nop
 800a1f6:	bf00      	nop
 800a1f8:	e7fd      	b.n	800a1f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d06f      	beq.n	800a2e0 <pvPortMalloc+0x154>
 800a200:	4b45      	ldr	r3, [pc, #276]	@ (800a318 <pvPortMalloc+0x18c>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	429a      	cmp	r2, r3
 800a208:	d86a      	bhi.n	800a2e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a20a:	4b44      	ldr	r3, [pc, #272]	@ (800a31c <pvPortMalloc+0x190>)
 800a20c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a20e:	4b43      	ldr	r3, [pc, #268]	@ (800a31c <pvPortMalloc+0x190>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a214:	e004      	b.n	800a220 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a218:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	429a      	cmp	r2, r3
 800a228:	d903      	bls.n	800a232 <pvPortMalloc+0xa6>
 800a22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d1f1      	bne.n	800a216 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a232:	4b37      	ldr	r3, [pc, #220]	@ (800a310 <pvPortMalloc+0x184>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a238:	429a      	cmp	r2, r3
 800a23a:	d051      	beq.n	800a2e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a23c:	6a3b      	ldr	r3, [r7, #32]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	2208      	movs	r2, #8
 800a242:	4413      	add	r3, r2
 800a244:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	6a3b      	ldr	r3, [r7, #32]
 800a24c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a250:	685a      	ldr	r2, [r3, #4]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	1ad2      	subs	r2, r2, r3
 800a256:	2308      	movs	r3, #8
 800a258:	005b      	lsls	r3, r3, #1
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d920      	bls.n	800a2a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a25e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	4413      	add	r3, r2
 800a264:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	f003 0307 	and.w	r3, r3, #7
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00b      	beq.n	800a288 <pvPortMalloc+0xfc>
	__asm volatile
 800a270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a274:	f383 8811 	msr	BASEPRI, r3
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	f3bf 8f4f 	dsb	sy
 800a280:	613b      	str	r3, [r7, #16]
}
 800a282:	bf00      	nop
 800a284:	bf00      	nop
 800a286:	e7fd      	b.n	800a284 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a28a:	685a      	ldr	r2, [r3, #4]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	1ad2      	subs	r2, r2, r3
 800a290:	69bb      	ldr	r3, [r7, #24]
 800a292:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	687a      	ldr	r2, [r7, #4]
 800a298:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a29a:	69b8      	ldr	r0, [r7, #24]
 800a29c:	f000 f90a 	bl	800a4b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a2a0:	4b1d      	ldr	r3, [pc, #116]	@ (800a318 <pvPortMalloc+0x18c>)
 800a2a2:	681a      	ldr	r2, [r3, #0]
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	1ad3      	subs	r3, r2, r3
 800a2aa:	4a1b      	ldr	r2, [pc, #108]	@ (800a318 <pvPortMalloc+0x18c>)
 800a2ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a2ae:	4b1a      	ldr	r3, [pc, #104]	@ (800a318 <pvPortMalloc+0x18c>)
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a320 <pvPortMalloc+0x194>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d203      	bcs.n	800a2c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a2ba:	4b17      	ldr	r3, [pc, #92]	@ (800a318 <pvPortMalloc+0x18c>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a18      	ldr	r2, [pc, #96]	@ (800a320 <pvPortMalloc+0x194>)
 800a2c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c4:	685a      	ldr	r2, [r3, #4]
 800a2c6:	4b13      	ldr	r3, [pc, #76]	@ (800a314 <pvPortMalloc+0x188>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	431a      	orrs	r2, r3
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a2d6:	4b13      	ldr	r3, [pc, #76]	@ (800a324 <pvPortMalloc+0x198>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	4a11      	ldr	r2, [pc, #68]	@ (800a324 <pvPortMalloc+0x198>)
 800a2de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a2e0:	f7fe ffbe 	bl	8009260 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2e4:	69fb      	ldr	r3, [r7, #28]
 800a2e6:	f003 0307 	and.w	r3, r3, #7
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d00b      	beq.n	800a306 <pvPortMalloc+0x17a>
	__asm volatile
 800a2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2f2:	f383 8811 	msr	BASEPRI, r3
 800a2f6:	f3bf 8f6f 	isb	sy
 800a2fa:	f3bf 8f4f 	dsb	sy
 800a2fe:	60fb      	str	r3, [r7, #12]
}
 800a300:	bf00      	nop
 800a302:	bf00      	nop
 800a304:	e7fd      	b.n	800a302 <pvPortMalloc+0x176>
	return pvReturn;
 800a306:	69fb      	ldr	r3, [r7, #28]
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3728      	adds	r7, #40	@ 0x28
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}
 800a310:	20002394 	.word	0x20002394
 800a314:	200023a8 	.word	0x200023a8
 800a318:	20002398 	.word	0x20002398
 800a31c:	2000238c 	.word	0x2000238c
 800a320:	2000239c 	.word	0x2000239c
 800a324:	200023a0 	.word	0x200023a0

0800a328 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b086      	sub	sp, #24
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d04f      	beq.n	800a3da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a33a:	2308      	movs	r3, #8
 800a33c:	425b      	negs	r3, r3
 800a33e:	697a      	ldr	r2, [r7, #20]
 800a340:	4413      	add	r3, r2
 800a342:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a348:	693b      	ldr	r3, [r7, #16]
 800a34a:	685a      	ldr	r2, [r3, #4]
 800a34c:	4b25      	ldr	r3, [pc, #148]	@ (800a3e4 <vPortFree+0xbc>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4013      	ands	r3, r2
 800a352:	2b00      	cmp	r3, #0
 800a354:	d10b      	bne.n	800a36e <vPortFree+0x46>
	__asm volatile
 800a356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35a:	f383 8811 	msr	BASEPRI, r3
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	60fb      	str	r3, [r7, #12]
}
 800a368:	bf00      	nop
 800a36a:	bf00      	nop
 800a36c:	e7fd      	b.n	800a36a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00b      	beq.n	800a38e <vPortFree+0x66>
	__asm volatile
 800a376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	60bb      	str	r3, [r7, #8]
}
 800a388:	bf00      	nop
 800a38a:	bf00      	nop
 800a38c:	e7fd      	b.n	800a38a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	685a      	ldr	r2, [r3, #4]
 800a392:	4b14      	ldr	r3, [pc, #80]	@ (800a3e4 <vPortFree+0xbc>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4013      	ands	r3, r2
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d01e      	beq.n	800a3da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d11a      	bne.n	800a3da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	685a      	ldr	r2, [r3, #4]
 800a3a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a3e4 <vPortFree+0xbc>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	43db      	mvns	r3, r3
 800a3ae:	401a      	ands	r2, r3
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a3b4:	f7fe ff46 	bl	8009244 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	685a      	ldr	r2, [r3, #4]
 800a3bc:	4b0a      	ldr	r3, [pc, #40]	@ (800a3e8 <vPortFree+0xc0>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	4a09      	ldr	r2, [pc, #36]	@ (800a3e8 <vPortFree+0xc0>)
 800a3c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a3c6:	6938      	ldr	r0, [r7, #16]
 800a3c8:	f000 f874 	bl	800a4b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a3cc:	4b07      	ldr	r3, [pc, #28]	@ (800a3ec <vPortFree+0xc4>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	3301      	adds	r3, #1
 800a3d2:	4a06      	ldr	r2, [pc, #24]	@ (800a3ec <vPortFree+0xc4>)
 800a3d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a3d6:	f7fe ff43 	bl	8009260 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a3da:	bf00      	nop
 800a3dc:	3718      	adds	r7, #24
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	200023a8 	.word	0x200023a8
 800a3e8:	20002398 	.word	0x20002398
 800a3ec:	200023a4 	.word	0x200023a4

0800a3f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b085      	sub	sp, #20
 800a3f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a3f6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a3fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a3fc:	4b27      	ldr	r3, [pc, #156]	@ (800a49c <prvHeapInit+0xac>)
 800a3fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f003 0307 	and.w	r3, r3, #7
 800a406:	2b00      	cmp	r3, #0
 800a408:	d00c      	beq.n	800a424 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	3307      	adds	r3, #7
 800a40e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f023 0307 	bic.w	r3, r3, #7
 800a416:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a418:	68ba      	ldr	r2, [r7, #8]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	4a1f      	ldr	r2, [pc, #124]	@ (800a49c <prvHeapInit+0xac>)
 800a420:	4413      	add	r3, r2
 800a422:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a428:	4a1d      	ldr	r2, [pc, #116]	@ (800a4a0 <prvHeapInit+0xb0>)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a42e:	4b1c      	ldr	r3, [pc, #112]	@ (800a4a0 <prvHeapInit+0xb0>)
 800a430:	2200      	movs	r2, #0
 800a432:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	68ba      	ldr	r2, [r7, #8]
 800a438:	4413      	add	r3, r2
 800a43a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a43c:	2208      	movs	r2, #8
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	1a9b      	subs	r3, r3, r2
 800a442:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f023 0307 	bic.w	r3, r3, #7
 800a44a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	4a15      	ldr	r2, [pc, #84]	@ (800a4a4 <prvHeapInit+0xb4>)
 800a450:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a452:	4b14      	ldr	r3, [pc, #80]	@ (800a4a4 <prvHeapInit+0xb4>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	2200      	movs	r2, #0
 800a458:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a45a:	4b12      	ldr	r3, [pc, #72]	@ (800a4a4 <prvHeapInit+0xb4>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	2200      	movs	r2, #0
 800a460:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	68fa      	ldr	r2, [r7, #12]
 800a46a:	1ad2      	subs	r2, r2, r3
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a470:	4b0c      	ldr	r3, [pc, #48]	@ (800a4a4 <prvHeapInit+0xb4>)
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	685b      	ldr	r3, [r3, #4]
 800a47c:	4a0a      	ldr	r2, [pc, #40]	@ (800a4a8 <prvHeapInit+0xb8>)
 800a47e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	4a09      	ldr	r2, [pc, #36]	@ (800a4ac <prvHeapInit+0xbc>)
 800a486:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a488:	4b09      	ldr	r3, [pc, #36]	@ (800a4b0 <prvHeapInit+0xc0>)
 800a48a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a48e:	601a      	str	r2, [r3, #0]
}
 800a490:	bf00      	nop
 800a492:	3714      	adds	r7, #20
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr
 800a49c:	200017d4 	.word	0x200017d4
 800a4a0:	2000238c 	.word	0x2000238c
 800a4a4:	20002394 	.word	0x20002394
 800a4a8:	2000239c 	.word	0x2000239c
 800a4ac:	20002398 	.word	0x20002398
 800a4b0:	200023a8 	.word	0x200023a8

0800a4b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b085      	sub	sp, #20
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a4bc:	4b28      	ldr	r3, [pc, #160]	@ (800a560 <prvInsertBlockIntoFreeList+0xac>)
 800a4be:	60fb      	str	r3, [r7, #12]
 800a4c0:	e002      	b.n	800a4c8 <prvInsertBlockIntoFreeList+0x14>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	60fb      	str	r3, [r7, #12]
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d8f7      	bhi.n	800a4c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	4413      	add	r3, r2
 800a4de:	687a      	ldr	r2, [r7, #4]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d108      	bne.n	800a4f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	685a      	ldr	r2, [r3, #4]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	441a      	add	r2, r3
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	68ba      	ldr	r2, [r7, #8]
 800a500:	441a      	add	r2, r3
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	429a      	cmp	r2, r3
 800a508:	d118      	bne.n	800a53c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	4b15      	ldr	r3, [pc, #84]	@ (800a564 <prvInsertBlockIntoFreeList+0xb0>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	429a      	cmp	r2, r3
 800a514:	d00d      	beq.n	800a532 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	685a      	ldr	r2, [r3, #4]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	441a      	add	r2, r3
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	601a      	str	r2, [r3, #0]
 800a530:	e008      	b.n	800a544 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a532:	4b0c      	ldr	r3, [pc, #48]	@ (800a564 <prvInsertBlockIntoFreeList+0xb0>)
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	601a      	str	r2, [r3, #0]
 800a53a:	e003      	b.n	800a544 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	429a      	cmp	r2, r3
 800a54a:	d002      	beq.n	800a552 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	687a      	ldr	r2, [r7, #4]
 800a550:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a552:	bf00      	nop
 800a554:	3714      	adds	r7, #20
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr
 800a55e:	bf00      	nop
 800a560:	2000238c 	.word	0x2000238c
 800a564:	20002394 	.word	0x20002394

0800a568 <drv_uart1_transmit>:

	return 0;	// Life's too short for error management
}

uint8_t drv_uart1_transmit(const char * pData, uint16_t size)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	460b      	mov	r3, r1
 800a572:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800a574:	887a      	ldrh	r2, [r7, #2]
 800a576:	f04f 33ff 	mov.w	r3, #4294967295
 800a57a:	6879      	ldr	r1, [r7, #4]
 800a57c:	4803      	ldr	r0, [pc, #12]	@ (800a58c <drv_uart1_transmit+0x24>)
 800a57e:	f7fc fbcd 	bl	8006d1c <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 800a582:	2300      	movs	r3, #0
}
 800a584:	4618      	mov	r0, r3
 800a586:	3708      	adds	r7, #8
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	20001614 	.word	0x20001614

0800a590 <uart_read>:
#include "gpio.h"

static h_shell_t *shell_instance = NULL;

// Fonction de lecture UART avec attente sur sémaphore
static char uart_read(h_shell_t *shell) {
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
    // Attendre que le callback donne le sémaphore
    xSemaphoreTake(shell->sem_uart_rx, portMAX_DELAY);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a59c:	f04f 31ff 	mov.w	r1, #4294967295
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f7fe f9df 	bl	8008964 <xQueueSemaphoreTake>
    return shell->received_char;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3708      	adds	r7, #8
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}

0800a5b4 <shell_uart_write>:

// Fonction d'écriture UART
int shell_uart_write(char *s, uint16_t size) {
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	460b      	mov	r3, r1
 800a5be:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 800a5c0:	887a      	ldrh	r2, [r7, #2]
 800a5c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a5c6:	6879      	ldr	r1, [r7, #4]
 800a5c8:	4803      	ldr	r0, [pc, #12]	@ (800a5d8 <shell_uart_write+0x24>)
 800a5ca:	f7fc fba7 	bl	8006d1c <HAL_UART_Transmit>
    return size;
 800a5ce:	887b      	ldrh	r3, [r7, #2]
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3708      	adds	r7, #8
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}
 800a5d8:	20001614 	.word	0x20001614

0800a5dc <sh_help>:

// Fonction help
static int sh_help(h_shell_t *shell, int argc, char **argv) {
 800a5dc:	b590      	push	{r4, r7, lr}
 800a5de:	b089      	sub	sp, #36	@ 0x24
 800a5e0:	af02      	add	r7, sp, #8
 800a5e2:	60f8      	str	r0, [r7, #12]
 800a5e4:	60b9      	str	r1, [r7, #8]
 800a5e6:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	617b      	str	r3, [r7, #20]
 800a5ec:	e027      	b.n	800a63e <sh_help+0x62>
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f103 0008 	add.w	r0, r3, #8
                            shell->shell_func_list[i].c,
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	6859      	ldr	r1, [r3, #4]
 800a5f8:	697a      	ldr	r2, [r7, #20]
 800a5fa:	4613      	mov	r3, r2
 800a5fc:	005b      	lsls	r3, r3, #1
 800a5fe:	4413      	add	r3, r2
 800a600:	009b      	lsls	r3, r3, #2
 800a602:	440b      	add	r3, r1
 800a604:	781b      	ldrb	r3, [r3, #0]
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a606:	461c      	mov	r4, r3
                            shell->shell_func_list[i].description);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	6859      	ldr	r1, [r3, #4]
 800a60c:	697a      	ldr	r2, [r7, #20]
 800a60e:	4613      	mov	r3, r2
 800a610:	005b      	lsls	r3, r3, #1
 800a612:	4413      	add	r3, r2
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	440b      	add	r3, r1
        int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n",
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	9300      	str	r3, [sp, #0]
 800a61c:	4623      	mov	r3, r4
 800a61e:	4a0d      	ldr	r2, [pc, #52]	@ (800a654 <sh_help+0x78>)
 800a620:	2128      	movs	r1, #40	@ 0x28
 800a622:	f000 fc2f 	bl	800ae84 <sniprintf>
 800a626:	6138      	str	r0, [r7, #16]
        shell_uart_write(shell->print_buffer, size);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	3308      	adds	r3, #8
 800a62c:	693a      	ldr	r2, [r7, #16]
 800a62e:	b292      	uxth	r2, r2
 800a630:	4611      	mov	r1, r2
 800a632:	4618      	mov	r0, r3
 800a634:	f7ff ffbe 	bl	800a5b4 <shell_uart_write>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	3301      	adds	r3, #1
 800a63c:	617b      	str	r3, [r7, #20]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	697a      	ldr	r2, [r7, #20]
 800a644:	429a      	cmp	r2, r3
 800a646:	dbd2      	blt.n	800a5ee <sh_help+0x12>
    }
    return 0;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	371c      	adds	r7, #28
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd90      	pop	{r4, r7, pc}
 800a652:	bf00      	nop
 800a654:	0800c078 	.word	0x0800c078

0800a658 <shell_uart_rx_callback>:

// Callback appelé depuis l'interruption UART
void shell_uart_rx_callback(void) {
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
    BaseType_t higher_priority_task_woken = pdFALSE;
 800a65e:	2300      	movs	r3, #0
 800a660:	607b      	str	r3, [r7, #4]

    if (shell_instance != NULL) {
 800a662:	4b0d      	ldr	r3, [pc, #52]	@ (800a698 <shell_uart_rx_callback+0x40>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d012      	beq.n	800a690 <shell_uart_rx_callback+0x38>
        // Donner le sémaphore pour débloquer la tâche shell
        xSemaphoreGiveFromISR(shell_instance->sem_uart_rx, &higher_priority_task_woken);
 800a66a:	4b0b      	ldr	r3, [pc, #44]	@ (800a698 <shell_uart_rx_callback+0x40>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a670:	1d3a      	adds	r2, r7, #4
 800a672:	4611      	mov	r1, r2
 800a674:	4618      	mov	r0, r3
 800a676:	f7fe f8e5 	bl	8008844 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(higher_priority_task_woken);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d007      	beq.n	800a690 <shell_uart_rx_callback+0x38>
 800a680:	4b06      	ldr	r3, [pc, #24]	@ (800a69c <shell_uart_rx_callback+0x44>)
 800a682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a686:	601a      	str	r2, [r3, #0]
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	f3bf 8f6f 	isb	sy
    }
}
 800a690:	bf00      	nop
 800a692:	3708      	adds	r7, #8
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}
 800a698:	200023ac 	.word	0x200023ac
 800a69c:	e000ed04 	.word	0xe000ed04

0800a6a0 <shell_init>:

// Initialisation du shell
void shell_init(h_shell_t *shell) {
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
    shell_instance = shell;
 800a6a8:	4a21      	ldr	r2, [pc, #132]	@ (800a730 <shell_init+0x90>)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6013      	str	r3, [r2, #0]

    // Allocation dynamique de la liste des fonctions
    shell->shell_func_list = (struct shell_func_t *)malloc(sizeof(struct shell_func_t) * SHELL_FUNC_LIST_MAX_SIZE);
 800a6ae:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800a6b2:	f000 f97b 	bl	800a9ac <malloc>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	605a      	str	r2, [r3, #4]
    if (shell->shell_func_list == NULL) {
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <shell_init+0x2a>
        while (1); // Erreur critique
 800a6c6:	bf00      	nop
 800a6c8:	e7fd      	b.n	800a6c6 <shell_init+0x26>
    }
    shell->shell_func_list_size = 0;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	601a      	str	r2, [r3, #0]

    // Création du sémaphore binaire
    shell->sem_uart_rx = xSemaphoreCreateBinary();
 800a6d0:	2203      	movs	r2, #3
 800a6d2:	2100      	movs	r1, #0
 800a6d4:	2001      	movs	r0, #1
 800a6d6:	f7fe f85b 	bl	8008790 <xQueueGenericCreate>
 800a6da:	4602      	mov	r2, r0
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	659a      	str	r2, [r3, #88]	@ 0x58
    if (shell->sem_uart_rx == NULL) {
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d101      	bne.n	800a6ec <shell_init+0x4c>
        while (1); // Erreur critique
 800a6e8:	bf00      	nop
 800a6ea:	e7fd      	b.n	800a6e8 <shell_init+0x48>
    }

    // Message de bienvenue
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	3308      	adds	r3, #8
 800a6f0:	4a10      	ldr	r2, [pc, #64]	@ (800a734 <shell_init+0x94>)
 800a6f2:	2128      	movs	r1, #40	@ 0x28
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f000 fbc5 	bl	800ae84 <sniprintf>
 800a6fa:	60f8      	str	r0, [r7, #12]
    shell_uart_write(shell->print_buffer, size);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	3308      	adds	r3, #8
 800a700:	68fa      	ldr	r2, [r7, #12]
 800a702:	b292      	uxth	r2, r2
 800a704:	4611      	mov	r1, r2
 800a706:	4618      	mov	r0, r3
 800a708:	f7ff ff54 	bl	800a5b4 <shell_uart_write>

    // Ajout de la commande help
    shell_add(shell, 'h', sh_help, "Help");
 800a70c:	4b0a      	ldr	r3, [pc, #40]	@ (800a738 <shell_init+0x98>)
 800a70e:	4a0b      	ldr	r2, [pc, #44]	@ (800a73c <shell_init+0x9c>)
 800a710:	2168      	movs	r1, #104	@ 0x68
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f000 f816 	bl	800a744 <shell_add>

    // Démarrer la première réception UART en interruption
    HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	335c      	adds	r3, #92	@ 0x5c
 800a71c:	2201      	movs	r2, #1
 800a71e:	4619      	mov	r1, r3
 800a720:	4807      	ldr	r0, [pc, #28]	@ (800a740 <shell_init+0xa0>)
 800a722:	f7fc fb85 	bl	8006e30 <HAL_UART_Receive_IT>
}
 800a726:	bf00      	nop
 800a728:	3710      	adds	r7, #16
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}
 800a72e:	bf00      	nop
 800a730:	200023ac 	.word	0x200023ac
 800a734:	0800c084 	.word	0x0800c084
 800a738:	0800c0ac 	.word	0x0800c0ac
 800a73c:	0800a5dd 	.word	0x0800a5dd
 800a740:	20001614 	.word	0x20001614

0800a744 <shell_add>:

// Ajout d'une commande au shell
int shell_add(h_shell_t *shell, char c, int (*pfunc)(h_shell_t *shell, int argc, char **argv), char *description) {
 800a744:	b480      	push	{r7}
 800a746:	b085      	sub	sp, #20
 800a748:	af00      	add	r7, sp, #0
 800a74a:	60f8      	str	r0, [r7, #12]
 800a74c:	607a      	str	r2, [r7, #4]
 800a74e:	603b      	str	r3, [r7, #0]
 800a750:	460b      	mov	r3, r1
 800a752:	72fb      	strb	r3, [r7, #11]
    if (shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2b3f      	cmp	r3, #63	@ 0x3f
 800a75a:	dc2a      	bgt.n	800a7b2 <shell_add+0x6e>
        shell->shell_func_list[shell->shell_func_list_size].c = c;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	685a      	ldr	r2, [r3, #4]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	4619      	mov	r1, r3
 800a766:	460b      	mov	r3, r1
 800a768:	005b      	lsls	r3, r3, #1
 800a76a:	440b      	add	r3, r1
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	4413      	add	r3, r2
 800a770:	7afa      	ldrb	r2, [r7, #11]
 800a772:	701a      	strb	r2, [r3, #0]
        shell->shell_func_list[shell->shell_func_list_size].func = pfunc;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	685a      	ldr	r2, [r3, #4]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	4619      	mov	r1, r3
 800a77e:	460b      	mov	r3, r1
 800a780:	005b      	lsls	r3, r3, #1
 800a782:	440b      	add	r3, r1
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	4413      	add	r3, r2
 800a788:	687a      	ldr	r2, [r7, #4]
 800a78a:	605a      	str	r2, [r3, #4]
        shell->shell_func_list[shell->shell_func_list_size].description = description;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	685a      	ldr	r2, [r3, #4]
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4619      	mov	r1, r3
 800a796:	460b      	mov	r3, r1
 800a798:	005b      	lsls	r3, r3, #1
 800a79a:	440b      	add	r3, r1
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	4413      	add	r3, r2
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	609a      	str	r2, [r3, #8]
        shell->shell_func_list_size++;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	1c5a      	adds	r2, r3, #1
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	601a      	str	r2, [r3, #0]
        return 0;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	e001      	b.n	800a7b6 <shell_add+0x72>
    }
    return -1;
 800a7b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3714      	adds	r7, #20
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c0:	4770      	bx	lr
	...

0800a7c4 <shell_exec>:

// Exécution d'une commande
static int shell_exec(h_shell_t *shell, char *buf) {
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b090      	sub	sp, #64	@ 0x40
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	6039      	str	r1, [r7, #0]
    int i;
    char c = buf[0];
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	781b      	ldrb	r3, [r3, #0]
 800a7d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    int argc;
    char *argv[ARGC_MAX];
    char *p;

    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7da:	e041      	b.n	800a860 <shell_exec+0x9c>
        if (shell->shell_func_list[i].c == c) {
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6859      	ldr	r1, [r3, #4]
 800a7e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7e2:	4613      	mov	r3, r2
 800a7e4:	005b      	lsls	r3, r3, #1
 800a7e6:	4413      	add	r3, r2
 800a7e8:	009b      	lsls	r3, r3, #2
 800a7ea:	440b      	add	r3, r1
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a7f2:	429a      	cmp	r2, r3
 800a7f4:	d131      	bne.n	800a85a <shell_exec+0x96>
            argc = 1;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	63bb      	str	r3, [r7, #56]	@ 0x38
            argv[0] = buf;
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	60fb      	str	r3, [r7, #12]

            // Parsing des arguments
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	637b      	str	r3, [r7, #52]	@ 0x34
 800a802:	e013      	b.n	800a82c <shell_exec+0x68>
                if (*p == ' ') {
 800a804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	2b20      	cmp	r3, #32
 800a80a:	d10c      	bne.n	800a826 <shell_exec+0x62>
                    *p = '\0';
 800a80c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a80e:	2200      	movs	r2, #0
 800a810:	701a      	strb	r2, [r3, #0]
                    argv[argc++] = p + 1;
 800a812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a814:	1c5a      	adds	r2, r3, #1
 800a816:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a818:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a81a:	3201      	adds	r2, #1
 800a81c:	009b      	lsls	r3, r3, #2
 800a81e:	3340      	adds	r3, #64	@ 0x40
 800a820:	443b      	add	r3, r7
 800a822:	f843 2c34 	str.w	r2, [r3, #-52]
            for (p = buf; *p != '\0' && argc < ARGC_MAX; p++) {
 800a826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a828:	3301      	adds	r3, #1
 800a82a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a82c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a82e:	781b      	ldrb	r3, [r3, #0]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d002      	beq.n	800a83a <shell_exec+0x76>
 800a834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a836:	2b07      	cmp	r3, #7
 800a838:	dde4      	ble.n	800a804 <shell_exec+0x40>
                }
            }
            return shell->shell_func_list[i].func(shell, argc, argv);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6859      	ldr	r1, [r3, #4]
 800a83e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a840:	4613      	mov	r3, r2
 800a842:	005b      	lsls	r3, r3, #1
 800a844:	4413      	add	r3, r2
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	440b      	add	r3, r1
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	f107 020c 	add.w	r2, r7, #12
 800a850:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	4798      	blx	r3
 800a856:	4603      	mov	r3, r0
 800a858:	e01b      	b.n	800a892 <shell_exec+0xce>
    for (i = 0; i < shell->shell_func_list_size; i++) {
 800a85a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a85c:	3301      	adds	r3, #1
 800a85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a866:	429a      	cmp	r2, r3
 800a868:	dbb8      	blt.n	800a7dc <shell_exec+0x18>
        }
    }

    // Commande non trouvée
    int size = snprintf(shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f103 0008 	add.w	r0, r3, #8
 800a870:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a874:	4a09      	ldr	r2, [pc, #36]	@ (800a89c <shell_exec+0xd8>)
 800a876:	2128      	movs	r1, #40	@ 0x28
 800a878:	f000 fb04 	bl	800ae84 <sniprintf>
 800a87c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    shell_uart_write(shell->print_buffer, size);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	3308      	adds	r3, #8
 800a882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a884:	b292      	uxth	r2, r2
 800a886:	4611      	mov	r1, r2
 800a888:	4618      	mov	r0, r3
 800a88a:	f7ff fe93 	bl	800a5b4 <shell_uart_write>
    return -1;
 800a88e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a892:	4618      	mov	r0, r3
 800a894:	3740      	adds	r7, #64	@ 0x40
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	0800c0b4 	.word	0x0800c0b4

0800a8a0 <shell_run>:

// Boucle principale du shell
int shell_run(h_shell_t *shell) {
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b086      	sub	sp, #24
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
    static char backspace[] = "\b \b";
    static char prompt[] = "> ";
    int reading = 0;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	617b      	str	r3, [r7, #20]
    int pos = 0;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	613b      	str	r3, [r7, #16]

    while (1) {
        shell_uart_write(prompt, 2);
 800a8b0:	2102      	movs	r1, #2
 800a8b2:	4838      	ldr	r0, [pc, #224]	@ (800a994 <shell_run+0xf4>)
 800a8b4:	f7ff fe7e 	bl	800a5b4 <shell_uart_write>
        reading = 1;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	617b      	str	r3, [r7, #20]
        pos = 0;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	613b      	str	r3, [r7, #16]

        while (reading) {
 800a8c0:	e063      	b.n	800a98a <shell_run+0xea>
            // Lecture d'un caractère (bloquant sur sémaphore)
            char c = uart_read(shell);
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f7ff fe64 	bl	800a590 <uart_read>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	72fb      	strb	r3, [r7, #11]

            // Relancer immédiatement la réception pour le prochain caractère
            HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&shell->received_char, 1);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	335c      	adds	r3, #92	@ 0x5c
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	4619      	mov	r1, r3
 800a8d4:	4830      	ldr	r0, [pc, #192]	@ (800a998 <shell_run+0xf8>)
 800a8d6:	f7fc faab 	bl	8006e30 <HAL_UART_Receive_IT>

            int size;

            switch (c) {
 800a8da:	7afb      	ldrb	r3, [r7, #11]
 800a8dc:	2b7f      	cmp	r3, #127	@ 0x7f
 800a8de:	d02d      	beq.n	800a93c <shell_run+0x9c>
 800a8e0:	2b7f      	cmp	r3, #127	@ 0x7f
 800a8e2:	dc36      	bgt.n	800a952 <shell_run+0xb2>
 800a8e4:	2b0d      	cmp	r3, #13
 800a8e6:	d005      	beq.n	800a8f4 <shell_run+0x54>
 800a8e8:	2b0d      	cmp	r3, #13
 800a8ea:	dc32      	bgt.n	800a952 <shell_run+0xb2>
 800a8ec:	2b08      	cmp	r3, #8
 800a8ee:	d025      	beq.n	800a93c <shell_run+0x9c>
 800a8f0:	2b0a      	cmp	r3, #10
 800a8f2:	d12e      	bne.n	800a952 <shell_run+0xb2>
            case '\r':
            case '\n':
                size = snprintf(shell->print_buffer, BUFFER_SIZE, "\r\n");
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	3308      	adds	r3, #8
 800a8f8:	4a28      	ldr	r2, [pc, #160]	@ (800a99c <shell_run+0xfc>)
 800a8fa:	2128      	movs	r1, #40	@ 0x28
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f000 fac1 	bl	800ae84 <sniprintf>
 800a902:	60f8      	str	r0, [r7, #12]
                shell_uart_write(shell->print_buffer, size);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	3308      	adds	r3, #8
 800a908:	68fa      	ldr	r2, [r7, #12]
 800a90a:	b292      	uxth	r2, r2
 800a90c:	4611      	mov	r1, r2
 800a90e:	4618      	mov	r0, r3
 800a910:	f7ff fe50 	bl	800a5b4 <shell_uart_write>
                shell->cmd_buffer[pos] = '\0';
 800a914:	687a      	ldr	r2, [r7, #4]
 800a916:	693b      	ldr	r3, [r7, #16]
 800a918:	4413      	add	r3, r2
 800a91a:	3330      	adds	r3, #48	@ 0x30
 800a91c:	2200      	movs	r2, #0
 800a91e:	701a      	strb	r2, [r3, #0]

                if (pos > 0) {
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	2b00      	cmp	r3, #0
 800a924:	dd05      	ble.n	800a932 <shell_run+0x92>
                    shell_exec(shell, shell->cmd_buffer);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	3330      	adds	r3, #48	@ 0x30
 800a92a:	4619      	mov	r1, r3
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f7ff ff49 	bl	800a7c4 <shell_exec>
                }

                reading = 0;
 800a932:	2300      	movs	r3, #0
 800a934:	617b      	str	r3, [r7, #20]
                pos = 0;
 800a936:	2300      	movs	r3, #0
 800a938:	613b      	str	r3, [r7, #16]
                break;
 800a93a:	e026      	b.n	800a98a <shell_run+0xea>

            case '\b':
            case 127: // DEL
                if (pos > 0) {
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	dd20      	ble.n	800a984 <shell_run+0xe4>
                    pos--;
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	3b01      	subs	r3, #1
 800a946:	613b      	str	r3, [r7, #16]
                    shell_uart_write(backspace, 3);
 800a948:	2103      	movs	r1, #3
 800a94a:	4815      	ldr	r0, [pc, #84]	@ (800a9a0 <shell_run+0x100>)
 800a94c:	f7ff fe32 	bl	800a5b4 <shell_uart_write>
                }
                break;
 800a950:	e018      	b.n	800a984 <shell_run+0xe4>

            default:
                if (pos < BUFFER_SIZE - 1 && c >= 32 && c <= 126) {
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	2b26      	cmp	r3, #38	@ 0x26
 800a956:	dc17      	bgt.n	800a988 <shell_run+0xe8>
 800a958:	7afb      	ldrb	r3, [r7, #11]
 800a95a:	2b1f      	cmp	r3, #31
 800a95c:	d914      	bls.n	800a988 <shell_run+0xe8>
 800a95e:	7afb      	ldrb	r3, [r7, #11]
 800a960:	2b7e      	cmp	r3, #126	@ 0x7e
 800a962:	d811      	bhi.n	800a988 <shell_run+0xe8>
                    shell_uart_write(&c, 1);
 800a964:	f107 030b 	add.w	r3, r7, #11
 800a968:	2101      	movs	r1, #1
 800a96a:	4618      	mov	r0, r3
 800a96c:	f7ff fe22 	bl	800a5b4 <shell_uart_write>
                    shell->cmd_buffer[pos++] = c;
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	1c5a      	adds	r2, r3, #1
 800a974:	613a      	str	r2, [r7, #16]
 800a976:	7af9      	ldrb	r1, [r7, #11]
 800a978:	687a      	ldr	r2, [r7, #4]
 800a97a:	4413      	add	r3, r2
 800a97c:	460a      	mov	r2, r1
 800a97e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                }
                break;
 800a982:	e001      	b.n	800a988 <shell_run+0xe8>
                break;
 800a984:	bf00      	nop
 800a986:	e000      	b.n	800a98a <shell_run+0xea>
                break;
 800a988:	bf00      	nop
        while (reading) {
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d198      	bne.n	800a8c2 <shell_run+0x22>
        shell_uart_write(prompt, 2);
 800a990:	e78e      	b.n	800a8b0 <shell_run+0x10>
 800a992:	bf00      	nop
 800a994:	20000024 	.word	0x20000024
 800a998:	20001614 	.word	0x20001614
 800a99c:	0800c0cc 	.word	0x0800c0cc
 800a9a0:	20000028 	.word	0x20000028

0800a9a4 <atoi>:
 800a9a4:	220a      	movs	r2, #10
 800a9a6:	2100      	movs	r1, #0
 800a9a8:	f000 b930 	b.w	800ac0c <strtol>

0800a9ac <malloc>:
 800a9ac:	4b02      	ldr	r3, [pc, #8]	@ (800a9b8 <malloc+0xc>)
 800a9ae:	4601      	mov	r1, r0
 800a9b0:	6818      	ldr	r0, [r3, #0]
 800a9b2:	f000 b825 	b.w	800aa00 <_malloc_r>
 800a9b6:	bf00      	nop
 800a9b8:	20000038 	.word	0x20000038

0800a9bc <sbrk_aligned>:
 800a9bc:	b570      	push	{r4, r5, r6, lr}
 800a9be:	4e0f      	ldr	r6, [pc, #60]	@ (800a9fc <sbrk_aligned+0x40>)
 800a9c0:	460c      	mov	r4, r1
 800a9c2:	6831      	ldr	r1, [r6, #0]
 800a9c4:	4605      	mov	r5, r0
 800a9c6:	b911      	cbnz	r1, 800a9ce <sbrk_aligned+0x12>
 800a9c8:	f000 fc04 	bl	800b1d4 <_sbrk_r>
 800a9cc:	6030      	str	r0, [r6, #0]
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	f000 fbff 	bl	800b1d4 <_sbrk_r>
 800a9d6:	1c43      	adds	r3, r0, #1
 800a9d8:	d103      	bne.n	800a9e2 <sbrk_aligned+0x26>
 800a9da:	f04f 34ff 	mov.w	r4, #4294967295
 800a9de:	4620      	mov	r0, r4
 800a9e0:	bd70      	pop	{r4, r5, r6, pc}
 800a9e2:	1cc4      	adds	r4, r0, #3
 800a9e4:	f024 0403 	bic.w	r4, r4, #3
 800a9e8:	42a0      	cmp	r0, r4
 800a9ea:	d0f8      	beq.n	800a9de <sbrk_aligned+0x22>
 800a9ec:	1a21      	subs	r1, r4, r0
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	f000 fbf0 	bl	800b1d4 <_sbrk_r>
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	d1f2      	bne.n	800a9de <sbrk_aligned+0x22>
 800a9f8:	e7ef      	b.n	800a9da <sbrk_aligned+0x1e>
 800a9fa:	bf00      	nop
 800a9fc:	200023b0 	.word	0x200023b0

0800aa00 <_malloc_r>:
 800aa00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa04:	1ccd      	adds	r5, r1, #3
 800aa06:	f025 0503 	bic.w	r5, r5, #3
 800aa0a:	3508      	adds	r5, #8
 800aa0c:	2d0c      	cmp	r5, #12
 800aa0e:	bf38      	it	cc
 800aa10:	250c      	movcc	r5, #12
 800aa12:	2d00      	cmp	r5, #0
 800aa14:	4606      	mov	r6, r0
 800aa16:	db01      	blt.n	800aa1c <_malloc_r+0x1c>
 800aa18:	42a9      	cmp	r1, r5
 800aa1a:	d904      	bls.n	800aa26 <_malloc_r+0x26>
 800aa1c:	230c      	movs	r3, #12
 800aa1e:	6033      	str	r3, [r6, #0]
 800aa20:	2000      	movs	r0, #0
 800aa22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aafc <_malloc_r+0xfc>
 800aa2a:	f000 f869 	bl	800ab00 <__malloc_lock>
 800aa2e:	f8d8 3000 	ldr.w	r3, [r8]
 800aa32:	461c      	mov	r4, r3
 800aa34:	bb44      	cbnz	r4, 800aa88 <_malloc_r+0x88>
 800aa36:	4629      	mov	r1, r5
 800aa38:	4630      	mov	r0, r6
 800aa3a:	f7ff ffbf 	bl	800a9bc <sbrk_aligned>
 800aa3e:	1c43      	adds	r3, r0, #1
 800aa40:	4604      	mov	r4, r0
 800aa42:	d158      	bne.n	800aaf6 <_malloc_r+0xf6>
 800aa44:	f8d8 4000 	ldr.w	r4, [r8]
 800aa48:	4627      	mov	r7, r4
 800aa4a:	2f00      	cmp	r7, #0
 800aa4c:	d143      	bne.n	800aad6 <_malloc_r+0xd6>
 800aa4e:	2c00      	cmp	r4, #0
 800aa50:	d04b      	beq.n	800aaea <_malloc_r+0xea>
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	4639      	mov	r1, r7
 800aa56:	4630      	mov	r0, r6
 800aa58:	eb04 0903 	add.w	r9, r4, r3
 800aa5c:	f000 fbba 	bl	800b1d4 <_sbrk_r>
 800aa60:	4581      	cmp	r9, r0
 800aa62:	d142      	bne.n	800aaea <_malloc_r+0xea>
 800aa64:	6821      	ldr	r1, [r4, #0]
 800aa66:	1a6d      	subs	r5, r5, r1
 800aa68:	4629      	mov	r1, r5
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	f7ff ffa6 	bl	800a9bc <sbrk_aligned>
 800aa70:	3001      	adds	r0, #1
 800aa72:	d03a      	beq.n	800aaea <_malloc_r+0xea>
 800aa74:	6823      	ldr	r3, [r4, #0]
 800aa76:	442b      	add	r3, r5
 800aa78:	6023      	str	r3, [r4, #0]
 800aa7a:	f8d8 3000 	ldr.w	r3, [r8]
 800aa7e:	685a      	ldr	r2, [r3, #4]
 800aa80:	bb62      	cbnz	r2, 800aadc <_malloc_r+0xdc>
 800aa82:	f8c8 7000 	str.w	r7, [r8]
 800aa86:	e00f      	b.n	800aaa8 <_malloc_r+0xa8>
 800aa88:	6822      	ldr	r2, [r4, #0]
 800aa8a:	1b52      	subs	r2, r2, r5
 800aa8c:	d420      	bmi.n	800aad0 <_malloc_r+0xd0>
 800aa8e:	2a0b      	cmp	r2, #11
 800aa90:	d917      	bls.n	800aac2 <_malloc_r+0xc2>
 800aa92:	1961      	adds	r1, r4, r5
 800aa94:	42a3      	cmp	r3, r4
 800aa96:	6025      	str	r5, [r4, #0]
 800aa98:	bf18      	it	ne
 800aa9a:	6059      	strne	r1, [r3, #4]
 800aa9c:	6863      	ldr	r3, [r4, #4]
 800aa9e:	bf08      	it	eq
 800aaa0:	f8c8 1000 	streq.w	r1, [r8]
 800aaa4:	5162      	str	r2, [r4, r5]
 800aaa6:	604b      	str	r3, [r1, #4]
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	f000 f82f 	bl	800ab0c <__malloc_unlock>
 800aaae:	f104 000b 	add.w	r0, r4, #11
 800aab2:	1d23      	adds	r3, r4, #4
 800aab4:	f020 0007 	bic.w	r0, r0, #7
 800aab8:	1ac2      	subs	r2, r0, r3
 800aaba:	bf1c      	itt	ne
 800aabc:	1a1b      	subne	r3, r3, r0
 800aabe:	50a3      	strne	r3, [r4, r2]
 800aac0:	e7af      	b.n	800aa22 <_malloc_r+0x22>
 800aac2:	6862      	ldr	r2, [r4, #4]
 800aac4:	42a3      	cmp	r3, r4
 800aac6:	bf0c      	ite	eq
 800aac8:	f8c8 2000 	streq.w	r2, [r8]
 800aacc:	605a      	strne	r2, [r3, #4]
 800aace:	e7eb      	b.n	800aaa8 <_malloc_r+0xa8>
 800aad0:	4623      	mov	r3, r4
 800aad2:	6864      	ldr	r4, [r4, #4]
 800aad4:	e7ae      	b.n	800aa34 <_malloc_r+0x34>
 800aad6:	463c      	mov	r4, r7
 800aad8:	687f      	ldr	r7, [r7, #4]
 800aada:	e7b6      	b.n	800aa4a <_malloc_r+0x4a>
 800aadc:	461a      	mov	r2, r3
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	42a3      	cmp	r3, r4
 800aae2:	d1fb      	bne.n	800aadc <_malloc_r+0xdc>
 800aae4:	2300      	movs	r3, #0
 800aae6:	6053      	str	r3, [r2, #4]
 800aae8:	e7de      	b.n	800aaa8 <_malloc_r+0xa8>
 800aaea:	230c      	movs	r3, #12
 800aaec:	6033      	str	r3, [r6, #0]
 800aaee:	4630      	mov	r0, r6
 800aaf0:	f000 f80c 	bl	800ab0c <__malloc_unlock>
 800aaf4:	e794      	b.n	800aa20 <_malloc_r+0x20>
 800aaf6:	6005      	str	r5, [r0, #0]
 800aaf8:	e7d6      	b.n	800aaa8 <_malloc_r+0xa8>
 800aafa:	bf00      	nop
 800aafc:	200023b4 	.word	0x200023b4

0800ab00 <__malloc_lock>:
 800ab00:	4801      	ldr	r0, [pc, #4]	@ (800ab08 <__malloc_lock+0x8>)
 800ab02:	f000 bbb4 	b.w	800b26e <__retarget_lock_acquire_recursive>
 800ab06:	bf00      	nop
 800ab08:	200024f8 	.word	0x200024f8

0800ab0c <__malloc_unlock>:
 800ab0c:	4801      	ldr	r0, [pc, #4]	@ (800ab14 <__malloc_unlock+0x8>)
 800ab0e:	f000 bbaf 	b.w	800b270 <__retarget_lock_release_recursive>
 800ab12:	bf00      	nop
 800ab14:	200024f8 	.word	0x200024f8

0800ab18 <_strtol_l.isra.0>:
 800ab18:	2b24      	cmp	r3, #36	@ 0x24
 800ab1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab1e:	4686      	mov	lr, r0
 800ab20:	4690      	mov	r8, r2
 800ab22:	d801      	bhi.n	800ab28 <_strtol_l.isra.0+0x10>
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d106      	bne.n	800ab36 <_strtol_l.isra.0+0x1e>
 800ab28:	f000 fb76 	bl	800b218 <__errno>
 800ab2c:	2316      	movs	r3, #22
 800ab2e:	6003      	str	r3, [r0, #0]
 800ab30:	2000      	movs	r0, #0
 800ab32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab36:	4834      	ldr	r0, [pc, #208]	@ (800ac08 <_strtol_l.isra.0+0xf0>)
 800ab38:	460d      	mov	r5, r1
 800ab3a:	462a      	mov	r2, r5
 800ab3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab40:	5d06      	ldrb	r6, [r0, r4]
 800ab42:	f016 0608 	ands.w	r6, r6, #8
 800ab46:	d1f8      	bne.n	800ab3a <_strtol_l.isra.0+0x22>
 800ab48:	2c2d      	cmp	r4, #45	@ 0x2d
 800ab4a:	d110      	bne.n	800ab6e <_strtol_l.isra.0+0x56>
 800ab4c:	782c      	ldrb	r4, [r5, #0]
 800ab4e:	2601      	movs	r6, #1
 800ab50:	1c95      	adds	r5, r2, #2
 800ab52:	f033 0210 	bics.w	r2, r3, #16
 800ab56:	d115      	bne.n	800ab84 <_strtol_l.isra.0+0x6c>
 800ab58:	2c30      	cmp	r4, #48	@ 0x30
 800ab5a:	d10d      	bne.n	800ab78 <_strtol_l.isra.0+0x60>
 800ab5c:	782a      	ldrb	r2, [r5, #0]
 800ab5e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ab62:	2a58      	cmp	r2, #88	@ 0x58
 800ab64:	d108      	bne.n	800ab78 <_strtol_l.isra.0+0x60>
 800ab66:	786c      	ldrb	r4, [r5, #1]
 800ab68:	3502      	adds	r5, #2
 800ab6a:	2310      	movs	r3, #16
 800ab6c:	e00a      	b.n	800ab84 <_strtol_l.isra.0+0x6c>
 800ab6e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ab70:	bf04      	itt	eq
 800ab72:	782c      	ldrbeq	r4, [r5, #0]
 800ab74:	1c95      	addeq	r5, r2, #2
 800ab76:	e7ec      	b.n	800ab52 <_strtol_l.isra.0+0x3a>
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d1f6      	bne.n	800ab6a <_strtol_l.isra.0+0x52>
 800ab7c:	2c30      	cmp	r4, #48	@ 0x30
 800ab7e:	bf14      	ite	ne
 800ab80:	230a      	movne	r3, #10
 800ab82:	2308      	moveq	r3, #8
 800ab84:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ab88:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	fbbc f9f3 	udiv	r9, ip, r3
 800ab92:	4610      	mov	r0, r2
 800ab94:	fb03 ca19 	mls	sl, r3, r9, ip
 800ab98:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ab9c:	2f09      	cmp	r7, #9
 800ab9e:	d80f      	bhi.n	800abc0 <_strtol_l.isra.0+0xa8>
 800aba0:	463c      	mov	r4, r7
 800aba2:	42a3      	cmp	r3, r4
 800aba4:	dd1b      	ble.n	800abde <_strtol_l.isra.0+0xc6>
 800aba6:	1c57      	adds	r7, r2, #1
 800aba8:	d007      	beq.n	800abba <_strtol_l.isra.0+0xa2>
 800abaa:	4581      	cmp	r9, r0
 800abac:	d314      	bcc.n	800abd8 <_strtol_l.isra.0+0xc0>
 800abae:	d101      	bne.n	800abb4 <_strtol_l.isra.0+0x9c>
 800abb0:	45a2      	cmp	sl, r4
 800abb2:	db11      	blt.n	800abd8 <_strtol_l.isra.0+0xc0>
 800abb4:	fb00 4003 	mla	r0, r0, r3, r4
 800abb8:	2201      	movs	r2, #1
 800abba:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abbe:	e7eb      	b.n	800ab98 <_strtol_l.isra.0+0x80>
 800abc0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800abc4:	2f19      	cmp	r7, #25
 800abc6:	d801      	bhi.n	800abcc <_strtol_l.isra.0+0xb4>
 800abc8:	3c37      	subs	r4, #55	@ 0x37
 800abca:	e7ea      	b.n	800aba2 <_strtol_l.isra.0+0x8a>
 800abcc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800abd0:	2f19      	cmp	r7, #25
 800abd2:	d804      	bhi.n	800abde <_strtol_l.isra.0+0xc6>
 800abd4:	3c57      	subs	r4, #87	@ 0x57
 800abd6:	e7e4      	b.n	800aba2 <_strtol_l.isra.0+0x8a>
 800abd8:	f04f 32ff 	mov.w	r2, #4294967295
 800abdc:	e7ed      	b.n	800abba <_strtol_l.isra.0+0xa2>
 800abde:	1c53      	adds	r3, r2, #1
 800abe0:	d108      	bne.n	800abf4 <_strtol_l.isra.0+0xdc>
 800abe2:	2322      	movs	r3, #34	@ 0x22
 800abe4:	f8ce 3000 	str.w	r3, [lr]
 800abe8:	4660      	mov	r0, ip
 800abea:	f1b8 0f00 	cmp.w	r8, #0
 800abee:	d0a0      	beq.n	800ab32 <_strtol_l.isra.0+0x1a>
 800abf0:	1e69      	subs	r1, r5, #1
 800abf2:	e006      	b.n	800ac02 <_strtol_l.isra.0+0xea>
 800abf4:	b106      	cbz	r6, 800abf8 <_strtol_l.isra.0+0xe0>
 800abf6:	4240      	negs	r0, r0
 800abf8:	f1b8 0f00 	cmp.w	r8, #0
 800abfc:	d099      	beq.n	800ab32 <_strtol_l.isra.0+0x1a>
 800abfe:	2a00      	cmp	r2, #0
 800ac00:	d1f6      	bne.n	800abf0 <_strtol_l.isra.0+0xd8>
 800ac02:	f8c8 1000 	str.w	r1, [r8]
 800ac06:	e794      	b.n	800ab32 <_strtol_l.isra.0+0x1a>
 800ac08:	0800c119 	.word	0x0800c119

0800ac0c <strtol>:
 800ac0c:	4613      	mov	r3, r2
 800ac0e:	460a      	mov	r2, r1
 800ac10:	4601      	mov	r1, r0
 800ac12:	4802      	ldr	r0, [pc, #8]	@ (800ac1c <strtol+0x10>)
 800ac14:	6800      	ldr	r0, [r0, #0]
 800ac16:	f7ff bf7f 	b.w	800ab18 <_strtol_l.isra.0>
 800ac1a:	bf00      	nop
 800ac1c:	20000038 	.word	0x20000038

0800ac20 <std>:
 800ac20:	2300      	movs	r3, #0
 800ac22:	b510      	push	{r4, lr}
 800ac24:	4604      	mov	r4, r0
 800ac26:	e9c0 3300 	strd	r3, r3, [r0]
 800ac2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac2e:	6083      	str	r3, [r0, #8]
 800ac30:	8181      	strh	r1, [r0, #12]
 800ac32:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac34:	81c2      	strh	r2, [r0, #14]
 800ac36:	6183      	str	r3, [r0, #24]
 800ac38:	4619      	mov	r1, r3
 800ac3a:	2208      	movs	r2, #8
 800ac3c:	305c      	adds	r0, #92	@ 0x5c
 800ac3e:	f000 fa2f 	bl	800b0a0 <memset>
 800ac42:	4b0d      	ldr	r3, [pc, #52]	@ (800ac78 <std+0x58>)
 800ac44:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac46:	4b0d      	ldr	r3, [pc, #52]	@ (800ac7c <std+0x5c>)
 800ac48:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac80 <std+0x60>)
 800ac4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac84 <std+0x64>)
 800ac50:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac52:	4b0d      	ldr	r3, [pc, #52]	@ (800ac88 <std+0x68>)
 800ac54:	6224      	str	r4, [r4, #32]
 800ac56:	429c      	cmp	r4, r3
 800ac58:	d006      	beq.n	800ac68 <std+0x48>
 800ac5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac5e:	4294      	cmp	r4, r2
 800ac60:	d002      	beq.n	800ac68 <std+0x48>
 800ac62:	33d0      	adds	r3, #208	@ 0xd0
 800ac64:	429c      	cmp	r4, r3
 800ac66:	d105      	bne.n	800ac74 <std+0x54>
 800ac68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac70:	f000 bafc 	b.w	800b26c <__retarget_lock_init_recursive>
 800ac74:	bd10      	pop	{r4, pc}
 800ac76:	bf00      	nop
 800ac78:	0800aef1 	.word	0x0800aef1
 800ac7c:	0800af13 	.word	0x0800af13
 800ac80:	0800af4b 	.word	0x0800af4b
 800ac84:	0800af6f 	.word	0x0800af6f
 800ac88:	200023b8 	.word	0x200023b8

0800ac8c <stdio_exit_handler>:
 800ac8c:	4a02      	ldr	r2, [pc, #8]	@ (800ac98 <stdio_exit_handler+0xc>)
 800ac8e:	4903      	ldr	r1, [pc, #12]	@ (800ac9c <stdio_exit_handler+0x10>)
 800ac90:	4803      	ldr	r0, [pc, #12]	@ (800aca0 <stdio_exit_handler+0x14>)
 800ac92:	f000 b869 	b.w	800ad68 <_fwalk_sglue>
 800ac96:	bf00      	nop
 800ac98:	2000002c 	.word	0x2000002c
 800ac9c:	0800bc79 	.word	0x0800bc79
 800aca0:	2000003c 	.word	0x2000003c

0800aca4 <cleanup_stdio>:
 800aca4:	6841      	ldr	r1, [r0, #4]
 800aca6:	4b0c      	ldr	r3, [pc, #48]	@ (800acd8 <cleanup_stdio+0x34>)
 800aca8:	4299      	cmp	r1, r3
 800acaa:	b510      	push	{r4, lr}
 800acac:	4604      	mov	r4, r0
 800acae:	d001      	beq.n	800acb4 <cleanup_stdio+0x10>
 800acb0:	f000 ffe2 	bl	800bc78 <_fflush_r>
 800acb4:	68a1      	ldr	r1, [r4, #8]
 800acb6:	4b09      	ldr	r3, [pc, #36]	@ (800acdc <cleanup_stdio+0x38>)
 800acb8:	4299      	cmp	r1, r3
 800acba:	d002      	beq.n	800acc2 <cleanup_stdio+0x1e>
 800acbc:	4620      	mov	r0, r4
 800acbe:	f000 ffdb 	bl	800bc78 <_fflush_r>
 800acc2:	68e1      	ldr	r1, [r4, #12]
 800acc4:	4b06      	ldr	r3, [pc, #24]	@ (800ace0 <cleanup_stdio+0x3c>)
 800acc6:	4299      	cmp	r1, r3
 800acc8:	d004      	beq.n	800acd4 <cleanup_stdio+0x30>
 800acca:	4620      	mov	r0, r4
 800accc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acd0:	f000 bfd2 	b.w	800bc78 <_fflush_r>
 800acd4:	bd10      	pop	{r4, pc}
 800acd6:	bf00      	nop
 800acd8:	200023b8 	.word	0x200023b8
 800acdc:	20002420 	.word	0x20002420
 800ace0:	20002488 	.word	0x20002488

0800ace4 <global_stdio_init.part.0>:
 800ace4:	b510      	push	{r4, lr}
 800ace6:	4b0b      	ldr	r3, [pc, #44]	@ (800ad14 <global_stdio_init.part.0+0x30>)
 800ace8:	4c0b      	ldr	r4, [pc, #44]	@ (800ad18 <global_stdio_init.part.0+0x34>)
 800acea:	4a0c      	ldr	r2, [pc, #48]	@ (800ad1c <global_stdio_init.part.0+0x38>)
 800acec:	601a      	str	r2, [r3, #0]
 800acee:	4620      	mov	r0, r4
 800acf0:	2200      	movs	r2, #0
 800acf2:	2104      	movs	r1, #4
 800acf4:	f7ff ff94 	bl	800ac20 <std>
 800acf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800acfc:	2201      	movs	r2, #1
 800acfe:	2109      	movs	r1, #9
 800ad00:	f7ff ff8e 	bl	800ac20 <std>
 800ad04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ad08:	2202      	movs	r2, #2
 800ad0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad0e:	2112      	movs	r1, #18
 800ad10:	f7ff bf86 	b.w	800ac20 <std>
 800ad14:	200024f0 	.word	0x200024f0
 800ad18:	200023b8 	.word	0x200023b8
 800ad1c:	0800ac8d 	.word	0x0800ac8d

0800ad20 <__sfp_lock_acquire>:
 800ad20:	4801      	ldr	r0, [pc, #4]	@ (800ad28 <__sfp_lock_acquire+0x8>)
 800ad22:	f000 baa4 	b.w	800b26e <__retarget_lock_acquire_recursive>
 800ad26:	bf00      	nop
 800ad28:	200024f9 	.word	0x200024f9

0800ad2c <__sfp_lock_release>:
 800ad2c:	4801      	ldr	r0, [pc, #4]	@ (800ad34 <__sfp_lock_release+0x8>)
 800ad2e:	f000 ba9f 	b.w	800b270 <__retarget_lock_release_recursive>
 800ad32:	bf00      	nop
 800ad34:	200024f9 	.word	0x200024f9

0800ad38 <__sinit>:
 800ad38:	b510      	push	{r4, lr}
 800ad3a:	4604      	mov	r4, r0
 800ad3c:	f7ff fff0 	bl	800ad20 <__sfp_lock_acquire>
 800ad40:	6a23      	ldr	r3, [r4, #32]
 800ad42:	b11b      	cbz	r3, 800ad4c <__sinit+0x14>
 800ad44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad48:	f7ff bff0 	b.w	800ad2c <__sfp_lock_release>
 800ad4c:	4b04      	ldr	r3, [pc, #16]	@ (800ad60 <__sinit+0x28>)
 800ad4e:	6223      	str	r3, [r4, #32]
 800ad50:	4b04      	ldr	r3, [pc, #16]	@ (800ad64 <__sinit+0x2c>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d1f5      	bne.n	800ad44 <__sinit+0xc>
 800ad58:	f7ff ffc4 	bl	800ace4 <global_stdio_init.part.0>
 800ad5c:	e7f2      	b.n	800ad44 <__sinit+0xc>
 800ad5e:	bf00      	nop
 800ad60:	0800aca5 	.word	0x0800aca5
 800ad64:	200024f0 	.word	0x200024f0

0800ad68 <_fwalk_sglue>:
 800ad68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad6c:	4607      	mov	r7, r0
 800ad6e:	4688      	mov	r8, r1
 800ad70:	4614      	mov	r4, r2
 800ad72:	2600      	movs	r6, #0
 800ad74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad78:	f1b9 0901 	subs.w	r9, r9, #1
 800ad7c:	d505      	bpl.n	800ad8a <_fwalk_sglue+0x22>
 800ad7e:	6824      	ldr	r4, [r4, #0]
 800ad80:	2c00      	cmp	r4, #0
 800ad82:	d1f7      	bne.n	800ad74 <_fwalk_sglue+0xc>
 800ad84:	4630      	mov	r0, r6
 800ad86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad8a:	89ab      	ldrh	r3, [r5, #12]
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d907      	bls.n	800ada0 <_fwalk_sglue+0x38>
 800ad90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad94:	3301      	adds	r3, #1
 800ad96:	d003      	beq.n	800ada0 <_fwalk_sglue+0x38>
 800ad98:	4629      	mov	r1, r5
 800ad9a:	4638      	mov	r0, r7
 800ad9c:	47c0      	blx	r8
 800ad9e:	4306      	orrs	r6, r0
 800ada0:	3568      	adds	r5, #104	@ 0x68
 800ada2:	e7e9      	b.n	800ad78 <_fwalk_sglue+0x10>

0800ada4 <iprintf>:
 800ada4:	b40f      	push	{r0, r1, r2, r3}
 800ada6:	b507      	push	{r0, r1, r2, lr}
 800ada8:	4906      	ldr	r1, [pc, #24]	@ (800adc4 <iprintf+0x20>)
 800adaa:	ab04      	add	r3, sp, #16
 800adac:	6808      	ldr	r0, [r1, #0]
 800adae:	f853 2b04 	ldr.w	r2, [r3], #4
 800adb2:	6881      	ldr	r1, [r0, #8]
 800adb4:	9301      	str	r3, [sp, #4]
 800adb6:	f000 fc37 	bl	800b628 <_vfiprintf_r>
 800adba:	b003      	add	sp, #12
 800adbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800adc0:	b004      	add	sp, #16
 800adc2:	4770      	bx	lr
 800adc4:	20000038 	.word	0x20000038

0800adc8 <_puts_r>:
 800adc8:	6a03      	ldr	r3, [r0, #32]
 800adca:	b570      	push	{r4, r5, r6, lr}
 800adcc:	6884      	ldr	r4, [r0, #8]
 800adce:	4605      	mov	r5, r0
 800add0:	460e      	mov	r6, r1
 800add2:	b90b      	cbnz	r3, 800add8 <_puts_r+0x10>
 800add4:	f7ff ffb0 	bl	800ad38 <__sinit>
 800add8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adda:	07db      	lsls	r3, r3, #31
 800addc:	d405      	bmi.n	800adea <_puts_r+0x22>
 800adde:	89a3      	ldrh	r3, [r4, #12]
 800ade0:	0598      	lsls	r0, r3, #22
 800ade2:	d402      	bmi.n	800adea <_puts_r+0x22>
 800ade4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ade6:	f000 fa42 	bl	800b26e <__retarget_lock_acquire_recursive>
 800adea:	89a3      	ldrh	r3, [r4, #12]
 800adec:	0719      	lsls	r1, r3, #28
 800adee:	d502      	bpl.n	800adf6 <_puts_r+0x2e>
 800adf0:	6923      	ldr	r3, [r4, #16]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d135      	bne.n	800ae62 <_puts_r+0x9a>
 800adf6:	4621      	mov	r1, r4
 800adf8:	4628      	mov	r0, r5
 800adfa:	f000 f8fb 	bl	800aff4 <__swsetup_r>
 800adfe:	b380      	cbz	r0, 800ae62 <_puts_r+0x9a>
 800ae00:	f04f 35ff 	mov.w	r5, #4294967295
 800ae04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae06:	07da      	lsls	r2, r3, #31
 800ae08:	d405      	bmi.n	800ae16 <_puts_r+0x4e>
 800ae0a:	89a3      	ldrh	r3, [r4, #12]
 800ae0c:	059b      	lsls	r3, r3, #22
 800ae0e:	d402      	bmi.n	800ae16 <_puts_r+0x4e>
 800ae10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae12:	f000 fa2d 	bl	800b270 <__retarget_lock_release_recursive>
 800ae16:	4628      	mov	r0, r5
 800ae18:	bd70      	pop	{r4, r5, r6, pc}
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	da04      	bge.n	800ae28 <_puts_r+0x60>
 800ae1e:	69a2      	ldr	r2, [r4, #24]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	dc17      	bgt.n	800ae54 <_puts_r+0x8c>
 800ae24:	290a      	cmp	r1, #10
 800ae26:	d015      	beq.n	800ae54 <_puts_r+0x8c>
 800ae28:	6823      	ldr	r3, [r4, #0]
 800ae2a:	1c5a      	adds	r2, r3, #1
 800ae2c:	6022      	str	r2, [r4, #0]
 800ae2e:	7019      	strb	r1, [r3, #0]
 800ae30:	68a3      	ldr	r3, [r4, #8]
 800ae32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ae36:	3b01      	subs	r3, #1
 800ae38:	60a3      	str	r3, [r4, #8]
 800ae3a:	2900      	cmp	r1, #0
 800ae3c:	d1ed      	bne.n	800ae1a <_puts_r+0x52>
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	da11      	bge.n	800ae66 <_puts_r+0x9e>
 800ae42:	4622      	mov	r2, r4
 800ae44:	210a      	movs	r1, #10
 800ae46:	4628      	mov	r0, r5
 800ae48:	f000 f895 	bl	800af76 <__swbuf_r>
 800ae4c:	3001      	adds	r0, #1
 800ae4e:	d0d7      	beq.n	800ae00 <_puts_r+0x38>
 800ae50:	250a      	movs	r5, #10
 800ae52:	e7d7      	b.n	800ae04 <_puts_r+0x3c>
 800ae54:	4622      	mov	r2, r4
 800ae56:	4628      	mov	r0, r5
 800ae58:	f000 f88d 	bl	800af76 <__swbuf_r>
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	d1e7      	bne.n	800ae30 <_puts_r+0x68>
 800ae60:	e7ce      	b.n	800ae00 <_puts_r+0x38>
 800ae62:	3e01      	subs	r6, #1
 800ae64:	e7e4      	b.n	800ae30 <_puts_r+0x68>
 800ae66:	6823      	ldr	r3, [r4, #0]
 800ae68:	1c5a      	adds	r2, r3, #1
 800ae6a:	6022      	str	r2, [r4, #0]
 800ae6c:	220a      	movs	r2, #10
 800ae6e:	701a      	strb	r2, [r3, #0]
 800ae70:	e7ee      	b.n	800ae50 <_puts_r+0x88>
	...

0800ae74 <puts>:
 800ae74:	4b02      	ldr	r3, [pc, #8]	@ (800ae80 <puts+0xc>)
 800ae76:	4601      	mov	r1, r0
 800ae78:	6818      	ldr	r0, [r3, #0]
 800ae7a:	f7ff bfa5 	b.w	800adc8 <_puts_r>
 800ae7e:	bf00      	nop
 800ae80:	20000038 	.word	0x20000038

0800ae84 <sniprintf>:
 800ae84:	b40c      	push	{r2, r3}
 800ae86:	b530      	push	{r4, r5, lr}
 800ae88:	4b18      	ldr	r3, [pc, #96]	@ (800aeec <sniprintf+0x68>)
 800ae8a:	1e0c      	subs	r4, r1, #0
 800ae8c:	681d      	ldr	r5, [r3, #0]
 800ae8e:	b09d      	sub	sp, #116	@ 0x74
 800ae90:	da08      	bge.n	800aea4 <sniprintf+0x20>
 800ae92:	238b      	movs	r3, #139	@ 0x8b
 800ae94:	602b      	str	r3, [r5, #0]
 800ae96:	f04f 30ff 	mov.w	r0, #4294967295
 800ae9a:	b01d      	add	sp, #116	@ 0x74
 800ae9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aea0:	b002      	add	sp, #8
 800aea2:	4770      	bx	lr
 800aea4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aea8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aeac:	f04f 0300 	mov.w	r3, #0
 800aeb0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800aeb2:	bf14      	ite	ne
 800aeb4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aeb8:	4623      	moveq	r3, r4
 800aeba:	9304      	str	r3, [sp, #16]
 800aebc:	9307      	str	r3, [sp, #28]
 800aebe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aec2:	9002      	str	r0, [sp, #8]
 800aec4:	9006      	str	r0, [sp, #24]
 800aec6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aeca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aecc:	ab21      	add	r3, sp, #132	@ 0x84
 800aece:	a902      	add	r1, sp, #8
 800aed0:	4628      	mov	r0, r5
 800aed2:	9301      	str	r3, [sp, #4]
 800aed4:	f000 fa82 	bl	800b3dc <_svfiprintf_r>
 800aed8:	1c43      	adds	r3, r0, #1
 800aeda:	bfbc      	itt	lt
 800aedc:	238b      	movlt	r3, #139	@ 0x8b
 800aede:	602b      	strlt	r3, [r5, #0]
 800aee0:	2c00      	cmp	r4, #0
 800aee2:	d0da      	beq.n	800ae9a <sniprintf+0x16>
 800aee4:	9b02      	ldr	r3, [sp, #8]
 800aee6:	2200      	movs	r2, #0
 800aee8:	701a      	strb	r2, [r3, #0]
 800aeea:	e7d6      	b.n	800ae9a <sniprintf+0x16>
 800aeec:	20000038 	.word	0x20000038

0800aef0 <__sread>:
 800aef0:	b510      	push	{r4, lr}
 800aef2:	460c      	mov	r4, r1
 800aef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef8:	f000 f95a 	bl	800b1b0 <_read_r>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	bfab      	itete	ge
 800af00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af02:	89a3      	ldrhlt	r3, [r4, #12]
 800af04:	181b      	addge	r3, r3, r0
 800af06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af0a:	bfac      	ite	ge
 800af0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af0e:	81a3      	strhlt	r3, [r4, #12]
 800af10:	bd10      	pop	{r4, pc}

0800af12 <__swrite>:
 800af12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af16:	461f      	mov	r7, r3
 800af18:	898b      	ldrh	r3, [r1, #12]
 800af1a:	05db      	lsls	r3, r3, #23
 800af1c:	4605      	mov	r5, r0
 800af1e:	460c      	mov	r4, r1
 800af20:	4616      	mov	r6, r2
 800af22:	d505      	bpl.n	800af30 <__swrite+0x1e>
 800af24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af28:	2302      	movs	r3, #2
 800af2a:	2200      	movs	r2, #0
 800af2c:	f000 f92e 	bl	800b18c <_lseek_r>
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af3a:	81a3      	strh	r3, [r4, #12]
 800af3c:	4632      	mov	r2, r6
 800af3e:	463b      	mov	r3, r7
 800af40:	4628      	mov	r0, r5
 800af42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af46:	f000 b955 	b.w	800b1f4 <_write_r>

0800af4a <__sseek>:
 800af4a:	b510      	push	{r4, lr}
 800af4c:	460c      	mov	r4, r1
 800af4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af52:	f000 f91b 	bl	800b18c <_lseek_r>
 800af56:	1c43      	adds	r3, r0, #1
 800af58:	89a3      	ldrh	r3, [r4, #12]
 800af5a:	bf15      	itete	ne
 800af5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af66:	81a3      	strheq	r3, [r4, #12]
 800af68:	bf18      	it	ne
 800af6a:	81a3      	strhne	r3, [r4, #12]
 800af6c:	bd10      	pop	{r4, pc}

0800af6e <__sclose>:
 800af6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af72:	f000 b89d 	b.w	800b0b0 <_close_r>

0800af76 <__swbuf_r>:
 800af76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af78:	460e      	mov	r6, r1
 800af7a:	4614      	mov	r4, r2
 800af7c:	4605      	mov	r5, r0
 800af7e:	b118      	cbz	r0, 800af88 <__swbuf_r+0x12>
 800af80:	6a03      	ldr	r3, [r0, #32]
 800af82:	b90b      	cbnz	r3, 800af88 <__swbuf_r+0x12>
 800af84:	f7ff fed8 	bl	800ad38 <__sinit>
 800af88:	69a3      	ldr	r3, [r4, #24]
 800af8a:	60a3      	str	r3, [r4, #8]
 800af8c:	89a3      	ldrh	r3, [r4, #12]
 800af8e:	071a      	lsls	r2, r3, #28
 800af90:	d501      	bpl.n	800af96 <__swbuf_r+0x20>
 800af92:	6923      	ldr	r3, [r4, #16]
 800af94:	b943      	cbnz	r3, 800afa8 <__swbuf_r+0x32>
 800af96:	4621      	mov	r1, r4
 800af98:	4628      	mov	r0, r5
 800af9a:	f000 f82b 	bl	800aff4 <__swsetup_r>
 800af9e:	b118      	cbz	r0, 800afa8 <__swbuf_r+0x32>
 800afa0:	f04f 37ff 	mov.w	r7, #4294967295
 800afa4:	4638      	mov	r0, r7
 800afa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afa8:	6823      	ldr	r3, [r4, #0]
 800afaa:	6922      	ldr	r2, [r4, #16]
 800afac:	1a98      	subs	r0, r3, r2
 800afae:	6963      	ldr	r3, [r4, #20]
 800afb0:	b2f6      	uxtb	r6, r6
 800afb2:	4283      	cmp	r3, r0
 800afb4:	4637      	mov	r7, r6
 800afb6:	dc05      	bgt.n	800afc4 <__swbuf_r+0x4e>
 800afb8:	4621      	mov	r1, r4
 800afba:	4628      	mov	r0, r5
 800afbc:	f000 fe5c 	bl	800bc78 <_fflush_r>
 800afc0:	2800      	cmp	r0, #0
 800afc2:	d1ed      	bne.n	800afa0 <__swbuf_r+0x2a>
 800afc4:	68a3      	ldr	r3, [r4, #8]
 800afc6:	3b01      	subs	r3, #1
 800afc8:	60a3      	str	r3, [r4, #8]
 800afca:	6823      	ldr	r3, [r4, #0]
 800afcc:	1c5a      	adds	r2, r3, #1
 800afce:	6022      	str	r2, [r4, #0]
 800afd0:	701e      	strb	r6, [r3, #0]
 800afd2:	6962      	ldr	r2, [r4, #20]
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d004      	beq.n	800afe4 <__swbuf_r+0x6e>
 800afda:	89a3      	ldrh	r3, [r4, #12]
 800afdc:	07db      	lsls	r3, r3, #31
 800afde:	d5e1      	bpl.n	800afa4 <__swbuf_r+0x2e>
 800afe0:	2e0a      	cmp	r6, #10
 800afe2:	d1df      	bne.n	800afa4 <__swbuf_r+0x2e>
 800afe4:	4621      	mov	r1, r4
 800afe6:	4628      	mov	r0, r5
 800afe8:	f000 fe46 	bl	800bc78 <_fflush_r>
 800afec:	2800      	cmp	r0, #0
 800afee:	d0d9      	beq.n	800afa4 <__swbuf_r+0x2e>
 800aff0:	e7d6      	b.n	800afa0 <__swbuf_r+0x2a>
	...

0800aff4 <__swsetup_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	4b29      	ldr	r3, [pc, #164]	@ (800b09c <__swsetup_r+0xa8>)
 800aff8:	4605      	mov	r5, r0
 800affa:	6818      	ldr	r0, [r3, #0]
 800affc:	460c      	mov	r4, r1
 800affe:	b118      	cbz	r0, 800b008 <__swsetup_r+0x14>
 800b000:	6a03      	ldr	r3, [r0, #32]
 800b002:	b90b      	cbnz	r3, 800b008 <__swsetup_r+0x14>
 800b004:	f7ff fe98 	bl	800ad38 <__sinit>
 800b008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b00c:	0719      	lsls	r1, r3, #28
 800b00e:	d422      	bmi.n	800b056 <__swsetup_r+0x62>
 800b010:	06da      	lsls	r2, r3, #27
 800b012:	d407      	bmi.n	800b024 <__swsetup_r+0x30>
 800b014:	2209      	movs	r2, #9
 800b016:	602a      	str	r2, [r5, #0]
 800b018:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b01c:	81a3      	strh	r3, [r4, #12]
 800b01e:	f04f 30ff 	mov.w	r0, #4294967295
 800b022:	e033      	b.n	800b08c <__swsetup_r+0x98>
 800b024:	0758      	lsls	r0, r3, #29
 800b026:	d512      	bpl.n	800b04e <__swsetup_r+0x5a>
 800b028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b02a:	b141      	cbz	r1, 800b03e <__swsetup_r+0x4a>
 800b02c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b030:	4299      	cmp	r1, r3
 800b032:	d002      	beq.n	800b03a <__swsetup_r+0x46>
 800b034:	4628      	mov	r0, r5
 800b036:	f000 f92b 	bl	800b290 <_free_r>
 800b03a:	2300      	movs	r3, #0
 800b03c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b03e:	89a3      	ldrh	r3, [r4, #12]
 800b040:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b044:	81a3      	strh	r3, [r4, #12]
 800b046:	2300      	movs	r3, #0
 800b048:	6063      	str	r3, [r4, #4]
 800b04a:	6923      	ldr	r3, [r4, #16]
 800b04c:	6023      	str	r3, [r4, #0]
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	f043 0308 	orr.w	r3, r3, #8
 800b054:	81a3      	strh	r3, [r4, #12]
 800b056:	6923      	ldr	r3, [r4, #16]
 800b058:	b94b      	cbnz	r3, 800b06e <__swsetup_r+0x7a>
 800b05a:	89a3      	ldrh	r3, [r4, #12]
 800b05c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b064:	d003      	beq.n	800b06e <__swsetup_r+0x7a>
 800b066:	4621      	mov	r1, r4
 800b068:	4628      	mov	r0, r5
 800b06a:	f000 fe53 	bl	800bd14 <__smakebuf_r>
 800b06e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b072:	f013 0201 	ands.w	r2, r3, #1
 800b076:	d00a      	beq.n	800b08e <__swsetup_r+0x9a>
 800b078:	2200      	movs	r2, #0
 800b07a:	60a2      	str	r2, [r4, #8]
 800b07c:	6962      	ldr	r2, [r4, #20]
 800b07e:	4252      	negs	r2, r2
 800b080:	61a2      	str	r2, [r4, #24]
 800b082:	6922      	ldr	r2, [r4, #16]
 800b084:	b942      	cbnz	r2, 800b098 <__swsetup_r+0xa4>
 800b086:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b08a:	d1c5      	bne.n	800b018 <__swsetup_r+0x24>
 800b08c:	bd38      	pop	{r3, r4, r5, pc}
 800b08e:	0799      	lsls	r1, r3, #30
 800b090:	bf58      	it	pl
 800b092:	6962      	ldrpl	r2, [r4, #20]
 800b094:	60a2      	str	r2, [r4, #8]
 800b096:	e7f4      	b.n	800b082 <__swsetup_r+0x8e>
 800b098:	2000      	movs	r0, #0
 800b09a:	e7f7      	b.n	800b08c <__swsetup_r+0x98>
 800b09c:	20000038 	.word	0x20000038

0800b0a0 <memset>:
 800b0a0:	4402      	add	r2, r0
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d100      	bne.n	800b0aa <memset+0xa>
 800b0a8:	4770      	bx	lr
 800b0aa:	f803 1b01 	strb.w	r1, [r3], #1
 800b0ae:	e7f9      	b.n	800b0a4 <memset+0x4>

0800b0b0 <_close_r>:
 800b0b0:	b538      	push	{r3, r4, r5, lr}
 800b0b2:	4d06      	ldr	r5, [pc, #24]	@ (800b0cc <_close_r+0x1c>)
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	4604      	mov	r4, r0
 800b0b8:	4608      	mov	r0, r1
 800b0ba:	602b      	str	r3, [r5, #0]
 800b0bc:	f7f6 fb41 	bl	8001742 <_close>
 800b0c0:	1c43      	adds	r3, r0, #1
 800b0c2:	d102      	bne.n	800b0ca <_close_r+0x1a>
 800b0c4:	682b      	ldr	r3, [r5, #0]
 800b0c6:	b103      	cbz	r3, 800b0ca <_close_r+0x1a>
 800b0c8:	6023      	str	r3, [r4, #0]
 800b0ca:	bd38      	pop	{r3, r4, r5, pc}
 800b0cc:	200024f4 	.word	0x200024f4

0800b0d0 <_reclaim_reent>:
 800b0d0:	4b2d      	ldr	r3, [pc, #180]	@ (800b188 <_reclaim_reent+0xb8>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	4283      	cmp	r3, r0
 800b0d6:	b570      	push	{r4, r5, r6, lr}
 800b0d8:	4604      	mov	r4, r0
 800b0da:	d053      	beq.n	800b184 <_reclaim_reent+0xb4>
 800b0dc:	69c3      	ldr	r3, [r0, #28]
 800b0de:	b31b      	cbz	r3, 800b128 <_reclaim_reent+0x58>
 800b0e0:	68db      	ldr	r3, [r3, #12]
 800b0e2:	b163      	cbz	r3, 800b0fe <_reclaim_reent+0x2e>
 800b0e4:	2500      	movs	r5, #0
 800b0e6:	69e3      	ldr	r3, [r4, #28]
 800b0e8:	68db      	ldr	r3, [r3, #12]
 800b0ea:	5959      	ldr	r1, [r3, r5]
 800b0ec:	b9b1      	cbnz	r1, 800b11c <_reclaim_reent+0x4c>
 800b0ee:	3504      	adds	r5, #4
 800b0f0:	2d80      	cmp	r5, #128	@ 0x80
 800b0f2:	d1f8      	bne.n	800b0e6 <_reclaim_reent+0x16>
 800b0f4:	69e3      	ldr	r3, [r4, #28]
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	68d9      	ldr	r1, [r3, #12]
 800b0fa:	f000 f8c9 	bl	800b290 <_free_r>
 800b0fe:	69e3      	ldr	r3, [r4, #28]
 800b100:	6819      	ldr	r1, [r3, #0]
 800b102:	b111      	cbz	r1, 800b10a <_reclaim_reent+0x3a>
 800b104:	4620      	mov	r0, r4
 800b106:	f000 f8c3 	bl	800b290 <_free_r>
 800b10a:	69e3      	ldr	r3, [r4, #28]
 800b10c:	689d      	ldr	r5, [r3, #8]
 800b10e:	b15d      	cbz	r5, 800b128 <_reclaim_reent+0x58>
 800b110:	4629      	mov	r1, r5
 800b112:	4620      	mov	r0, r4
 800b114:	682d      	ldr	r5, [r5, #0]
 800b116:	f000 f8bb 	bl	800b290 <_free_r>
 800b11a:	e7f8      	b.n	800b10e <_reclaim_reent+0x3e>
 800b11c:	680e      	ldr	r6, [r1, #0]
 800b11e:	4620      	mov	r0, r4
 800b120:	f000 f8b6 	bl	800b290 <_free_r>
 800b124:	4631      	mov	r1, r6
 800b126:	e7e1      	b.n	800b0ec <_reclaim_reent+0x1c>
 800b128:	6961      	ldr	r1, [r4, #20]
 800b12a:	b111      	cbz	r1, 800b132 <_reclaim_reent+0x62>
 800b12c:	4620      	mov	r0, r4
 800b12e:	f000 f8af 	bl	800b290 <_free_r>
 800b132:	69e1      	ldr	r1, [r4, #28]
 800b134:	b111      	cbz	r1, 800b13c <_reclaim_reent+0x6c>
 800b136:	4620      	mov	r0, r4
 800b138:	f000 f8aa 	bl	800b290 <_free_r>
 800b13c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b13e:	b111      	cbz	r1, 800b146 <_reclaim_reent+0x76>
 800b140:	4620      	mov	r0, r4
 800b142:	f000 f8a5 	bl	800b290 <_free_r>
 800b146:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b148:	b111      	cbz	r1, 800b150 <_reclaim_reent+0x80>
 800b14a:	4620      	mov	r0, r4
 800b14c:	f000 f8a0 	bl	800b290 <_free_r>
 800b150:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b152:	b111      	cbz	r1, 800b15a <_reclaim_reent+0x8a>
 800b154:	4620      	mov	r0, r4
 800b156:	f000 f89b 	bl	800b290 <_free_r>
 800b15a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b15c:	b111      	cbz	r1, 800b164 <_reclaim_reent+0x94>
 800b15e:	4620      	mov	r0, r4
 800b160:	f000 f896 	bl	800b290 <_free_r>
 800b164:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b166:	b111      	cbz	r1, 800b16e <_reclaim_reent+0x9e>
 800b168:	4620      	mov	r0, r4
 800b16a:	f000 f891 	bl	800b290 <_free_r>
 800b16e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b170:	b111      	cbz	r1, 800b178 <_reclaim_reent+0xa8>
 800b172:	4620      	mov	r0, r4
 800b174:	f000 f88c 	bl	800b290 <_free_r>
 800b178:	6a23      	ldr	r3, [r4, #32]
 800b17a:	b11b      	cbz	r3, 800b184 <_reclaim_reent+0xb4>
 800b17c:	4620      	mov	r0, r4
 800b17e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b182:	4718      	bx	r3
 800b184:	bd70      	pop	{r4, r5, r6, pc}
 800b186:	bf00      	nop
 800b188:	20000038 	.word	0x20000038

0800b18c <_lseek_r>:
 800b18c:	b538      	push	{r3, r4, r5, lr}
 800b18e:	4d07      	ldr	r5, [pc, #28]	@ (800b1ac <_lseek_r+0x20>)
 800b190:	4604      	mov	r4, r0
 800b192:	4608      	mov	r0, r1
 800b194:	4611      	mov	r1, r2
 800b196:	2200      	movs	r2, #0
 800b198:	602a      	str	r2, [r5, #0]
 800b19a:	461a      	mov	r2, r3
 800b19c:	f7f6 faf8 	bl	8001790 <_lseek>
 800b1a0:	1c43      	adds	r3, r0, #1
 800b1a2:	d102      	bne.n	800b1aa <_lseek_r+0x1e>
 800b1a4:	682b      	ldr	r3, [r5, #0]
 800b1a6:	b103      	cbz	r3, 800b1aa <_lseek_r+0x1e>
 800b1a8:	6023      	str	r3, [r4, #0]
 800b1aa:	bd38      	pop	{r3, r4, r5, pc}
 800b1ac:	200024f4 	.word	0x200024f4

0800b1b0 <_read_r>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	4d07      	ldr	r5, [pc, #28]	@ (800b1d0 <_read_r+0x20>)
 800b1b4:	4604      	mov	r4, r0
 800b1b6:	4608      	mov	r0, r1
 800b1b8:	4611      	mov	r1, r2
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	602a      	str	r2, [r5, #0]
 800b1be:	461a      	mov	r2, r3
 800b1c0:	f7f6 fa86 	bl	80016d0 <_read>
 800b1c4:	1c43      	adds	r3, r0, #1
 800b1c6:	d102      	bne.n	800b1ce <_read_r+0x1e>
 800b1c8:	682b      	ldr	r3, [r5, #0]
 800b1ca:	b103      	cbz	r3, 800b1ce <_read_r+0x1e>
 800b1cc:	6023      	str	r3, [r4, #0]
 800b1ce:	bd38      	pop	{r3, r4, r5, pc}
 800b1d0:	200024f4 	.word	0x200024f4

0800b1d4 <_sbrk_r>:
 800b1d4:	b538      	push	{r3, r4, r5, lr}
 800b1d6:	4d06      	ldr	r5, [pc, #24]	@ (800b1f0 <_sbrk_r+0x1c>)
 800b1d8:	2300      	movs	r3, #0
 800b1da:	4604      	mov	r4, r0
 800b1dc:	4608      	mov	r0, r1
 800b1de:	602b      	str	r3, [r5, #0]
 800b1e0:	f7f6 fae4 	bl	80017ac <_sbrk>
 800b1e4:	1c43      	adds	r3, r0, #1
 800b1e6:	d102      	bne.n	800b1ee <_sbrk_r+0x1a>
 800b1e8:	682b      	ldr	r3, [r5, #0]
 800b1ea:	b103      	cbz	r3, 800b1ee <_sbrk_r+0x1a>
 800b1ec:	6023      	str	r3, [r4, #0]
 800b1ee:	bd38      	pop	{r3, r4, r5, pc}
 800b1f0:	200024f4 	.word	0x200024f4

0800b1f4 <_write_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	4d07      	ldr	r5, [pc, #28]	@ (800b214 <_write_r+0x20>)
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	4608      	mov	r0, r1
 800b1fc:	4611      	mov	r1, r2
 800b1fe:	2200      	movs	r2, #0
 800b200:	602a      	str	r2, [r5, #0]
 800b202:	461a      	mov	r2, r3
 800b204:	f7f6 fa81 	bl	800170a <_write>
 800b208:	1c43      	adds	r3, r0, #1
 800b20a:	d102      	bne.n	800b212 <_write_r+0x1e>
 800b20c:	682b      	ldr	r3, [r5, #0]
 800b20e:	b103      	cbz	r3, 800b212 <_write_r+0x1e>
 800b210:	6023      	str	r3, [r4, #0]
 800b212:	bd38      	pop	{r3, r4, r5, pc}
 800b214:	200024f4 	.word	0x200024f4

0800b218 <__errno>:
 800b218:	4b01      	ldr	r3, [pc, #4]	@ (800b220 <__errno+0x8>)
 800b21a:	6818      	ldr	r0, [r3, #0]
 800b21c:	4770      	bx	lr
 800b21e:	bf00      	nop
 800b220:	20000038 	.word	0x20000038

0800b224 <__libc_init_array>:
 800b224:	b570      	push	{r4, r5, r6, lr}
 800b226:	4d0d      	ldr	r5, [pc, #52]	@ (800b25c <__libc_init_array+0x38>)
 800b228:	4c0d      	ldr	r4, [pc, #52]	@ (800b260 <__libc_init_array+0x3c>)
 800b22a:	1b64      	subs	r4, r4, r5
 800b22c:	10a4      	asrs	r4, r4, #2
 800b22e:	2600      	movs	r6, #0
 800b230:	42a6      	cmp	r6, r4
 800b232:	d109      	bne.n	800b248 <__libc_init_array+0x24>
 800b234:	4d0b      	ldr	r5, [pc, #44]	@ (800b264 <__libc_init_array+0x40>)
 800b236:	4c0c      	ldr	r4, [pc, #48]	@ (800b268 <__libc_init_array+0x44>)
 800b238:	f000 fe1a 	bl	800be70 <_init>
 800b23c:	1b64      	subs	r4, r4, r5
 800b23e:	10a4      	asrs	r4, r4, #2
 800b240:	2600      	movs	r6, #0
 800b242:	42a6      	cmp	r6, r4
 800b244:	d105      	bne.n	800b252 <__libc_init_array+0x2e>
 800b246:	bd70      	pop	{r4, r5, r6, pc}
 800b248:	f855 3b04 	ldr.w	r3, [r5], #4
 800b24c:	4798      	blx	r3
 800b24e:	3601      	adds	r6, #1
 800b250:	e7ee      	b.n	800b230 <__libc_init_array+0xc>
 800b252:	f855 3b04 	ldr.w	r3, [r5], #4
 800b256:	4798      	blx	r3
 800b258:	3601      	adds	r6, #1
 800b25a:	e7f2      	b.n	800b242 <__libc_init_array+0x1e>
 800b25c:	0800c254 	.word	0x0800c254
 800b260:	0800c254 	.word	0x0800c254
 800b264:	0800c254 	.word	0x0800c254
 800b268:	0800c258 	.word	0x0800c258

0800b26c <__retarget_lock_init_recursive>:
 800b26c:	4770      	bx	lr

0800b26e <__retarget_lock_acquire_recursive>:
 800b26e:	4770      	bx	lr

0800b270 <__retarget_lock_release_recursive>:
 800b270:	4770      	bx	lr

0800b272 <memcpy>:
 800b272:	440a      	add	r2, r1
 800b274:	4291      	cmp	r1, r2
 800b276:	f100 33ff 	add.w	r3, r0, #4294967295
 800b27a:	d100      	bne.n	800b27e <memcpy+0xc>
 800b27c:	4770      	bx	lr
 800b27e:	b510      	push	{r4, lr}
 800b280:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b284:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b288:	4291      	cmp	r1, r2
 800b28a:	d1f9      	bne.n	800b280 <memcpy+0xe>
 800b28c:	bd10      	pop	{r4, pc}
	...

0800b290 <_free_r>:
 800b290:	b538      	push	{r3, r4, r5, lr}
 800b292:	4605      	mov	r5, r0
 800b294:	2900      	cmp	r1, #0
 800b296:	d041      	beq.n	800b31c <_free_r+0x8c>
 800b298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b29c:	1f0c      	subs	r4, r1, #4
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	bfb8      	it	lt
 800b2a2:	18e4      	addlt	r4, r4, r3
 800b2a4:	f7ff fc2c 	bl	800ab00 <__malloc_lock>
 800b2a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b320 <_free_r+0x90>)
 800b2aa:	6813      	ldr	r3, [r2, #0]
 800b2ac:	b933      	cbnz	r3, 800b2bc <_free_r+0x2c>
 800b2ae:	6063      	str	r3, [r4, #4]
 800b2b0:	6014      	str	r4, [r2, #0]
 800b2b2:	4628      	mov	r0, r5
 800b2b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2b8:	f7ff bc28 	b.w	800ab0c <__malloc_unlock>
 800b2bc:	42a3      	cmp	r3, r4
 800b2be:	d908      	bls.n	800b2d2 <_free_r+0x42>
 800b2c0:	6820      	ldr	r0, [r4, #0]
 800b2c2:	1821      	adds	r1, r4, r0
 800b2c4:	428b      	cmp	r3, r1
 800b2c6:	bf01      	itttt	eq
 800b2c8:	6819      	ldreq	r1, [r3, #0]
 800b2ca:	685b      	ldreq	r3, [r3, #4]
 800b2cc:	1809      	addeq	r1, r1, r0
 800b2ce:	6021      	streq	r1, [r4, #0]
 800b2d0:	e7ed      	b.n	800b2ae <_free_r+0x1e>
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	b10b      	cbz	r3, 800b2dc <_free_r+0x4c>
 800b2d8:	42a3      	cmp	r3, r4
 800b2da:	d9fa      	bls.n	800b2d2 <_free_r+0x42>
 800b2dc:	6811      	ldr	r1, [r2, #0]
 800b2de:	1850      	adds	r0, r2, r1
 800b2e0:	42a0      	cmp	r0, r4
 800b2e2:	d10b      	bne.n	800b2fc <_free_r+0x6c>
 800b2e4:	6820      	ldr	r0, [r4, #0]
 800b2e6:	4401      	add	r1, r0
 800b2e8:	1850      	adds	r0, r2, r1
 800b2ea:	4283      	cmp	r3, r0
 800b2ec:	6011      	str	r1, [r2, #0]
 800b2ee:	d1e0      	bne.n	800b2b2 <_free_r+0x22>
 800b2f0:	6818      	ldr	r0, [r3, #0]
 800b2f2:	685b      	ldr	r3, [r3, #4]
 800b2f4:	6053      	str	r3, [r2, #4]
 800b2f6:	4408      	add	r0, r1
 800b2f8:	6010      	str	r0, [r2, #0]
 800b2fa:	e7da      	b.n	800b2b2 <_free_r+0x22>
 800b2fc:	d902      	bls.n	800b304 <_free_r+0x74>
 800b2fe:	230c      	movs	r3, #12
 800b300:	602b      	str	r3, [r5, #0]
 800b302:	e7d6      	b.n	800b2b2 <_free_r+0x22>
 800b304:	6820      	ldr	r0, [r4, #0]
 800b306:	1821      	adds	r1, r4, r0
 800b308:	428b      	cmp	r3, r1
 800b30a:	bf04      	itt	eq
 800b30c:	6819      	ldreq	r1, [r3, #0]
 800b30e:	685b      	ldreq	r3, [r3, #4]
 800b310:	6063      	str	r3, [r4, #4]
 800b312:	bf04      	itt	eq
 800b314:	1809      	addeq	r1, r1, r0
 800b316:	6021      	streq	r1, [r4, #0]
 800b318:	6054      	str	r4, [r2, #4]
 800b31a:	e7ca      	b.n	800b2b2 <_free_r+0x22>
 800b31c:	bd38      	pop	{r3, r4, r5, pc}
 800b31e:	bf00      	nop
 800b320:	200023b4 	.word	0x200023b4

0800b324 <__ssputs_r>:
 800b324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b328:	688e      	ldr	r6, [r1, #8]
 800b32a:	461f      	mov	r7, r3
 800b32c:	42be      	cmp	r6, r7
 800b32e:	680b      	ldr	r3, [r1, #0]
 800b330:	4682      	mov	sl, r0
 800b332:	460c      	mov	r4, r1
 800b334:	4690      	mov	r8, r2
 800b336:	d82d      	bhi.n	800b394 <__ssputs_r+0x70>
 800b338:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b33c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b340:	d026      	beq.n	800b390 <__ssputs_r+0x6c>
 800b342:	6965      	ldr	r5, [r4, #20]
 800b344:	6909      	ldr	r1, [r1, #16]
 800b346:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b34a:	eba3 0901 	sub.w	r9, r3, r1
 800b34e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b352:	1c7b      	adds	r3, r7, #1
 800b354:	444b      	add	r3, r9
 800b356:	106d      	asrs	r5, r5, #1
 800b358:	429d      	cmp	r5, r3
 800b35a:	bf38      	it	cc
 800b35c:	461d      	movcc	r5, r3
 800b35e:	0553      	lsls	r3, r2, #21
 800b360:	d527      	bpl.n	800b3b2 <__ssputs_r+0x8e>
 800b362:	4629      	mov	r1, r5
 800b364:	f7ff fb4c 	bl	800aa00 <_malloc_r>
 800b368:	4606      	mov	r6, r0
 800b36a:	b360      	cbz	r0, 800b3c6 <__ssputs_r+0xa2>
 800b36c:	6921      	ldr	r1, [r4, #16]
 800b36e:	464a      	mov	r2, r9
 800b370:	f7ff ff7f 	bl	800b272 <memcpy>
 800b374:	89a3      	ldrh	r3, [r4, #12]
 800b376:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b37a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b37e:	81a3      	strh	r3, [r4, #12]
 800b380:	6126      	str	r6, [r4, #16]
 800b382:	6165      	str	r5, [r4, #20]
 800b384:	444e      	add	r6, r9
 800b386:	eba5 0509 	sub.w	r5, r5, r9
 800b38a:	6026      	str	r6, [r4, #0]
 800b38c:	60a5      	str	r5, [r4, #8]
 800b38e:	463e      	mov	r6, r7
 800b390:	42be      	cmp	r6, r7
 800b392:	d900      	bls.n	800b396 <__ssputs_r+0x72>
 800b394:	463e      	mov	r6, r7
 800b396:	6820      	ldr	r0, [r4, #0]
 800b398:	4632      	mov	r2, r6
 800b39a:	4641      	mov	r1, r8
 800b39c:	f000 fcf6 	bl	800bd8c <memmove>
 800b3a0:	68a3      	ldr	r3, [r4, #8]
 800b3a2:	1b9b      	subs	r3, r3, r6
 800b3a4:	60a3      	str	r3, [r4, #8]
 800b3a6:	6823      	ldr	r3, [r4, #0]
 800b3a8:	4433      	add	r3, r6
 800b3aa:	6023      	str	r3, [r4, #0]
 800b3ac:	2000      	movs	r0, #0
 800b3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3b2:	462a      	mov	r2, r5
 800b3b4:	f000 fd26 	bl	800be04 <_realloc_r>
 800b3b8:	4606      	mov	r6, r0
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d1e0      	bne.n	800b380 <__ssputs_r+0x5c>
 800b3be:	6921      	ldr	r1, [r4, #16]
 800b3c0:	4650      	mov	r0, sl
 800b3c2:	f7ff ff65 	bl	800b290 <_free_r>
 800b3c6:	230c      	movs	r3, #12
 800b3c8:	f8ca 3000 	str.w	r3, [sl]
 800b3cc:	89a3      	ldrh	r3, [r4, #12]
 800b3ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3d2:	81a3      	strh	r3, [r4, #12]
 800b3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d8:	e7e9      	b.n	800b3ae <__ssputs_r+0x8a>
	...

0800b3dc <_svfiprintf_r>:
 800b3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3e0:	4698      	mov	r8, r3
 800b3e2:	898b      	ldrh	r3, [r1, #12]
 800b3e4:	061b      	lsls	r3, r3, #24
 800b3e6:	b09d      	sub	sp, #116	@ 0x74
 800b3e8:	4607      	mov	r7, r0
 800b3ea:	460d      	mov	r5, r1
 800b3ec:	4614      	mov	r4, r2
 800b3ee:	d510      	bpl.n	800b412 <_svfiprintf_r+0x36>
 800b3f0:	690b      	ldr	r3, [r1, #16]
 800b3f2:	b973      	cbnz	r3, 800b412 <_svfiprintf_r+0x36>
 800b3f4:	2140      	movs	r1, #64	@ 0x40
 800b3f6:	f7ff fb03 	bl	800aa00 <_malloc_r>
 800b3fa:	6028      	str	r0, [r5, #0]
 800b3fc:	6128      	str	r0, [r5, #16]
 800b3fe:	b930      	cbnz	r0, 800b40e <_svfiprintf_r+0x32>
 800b400:	230c      	movs	r3, #12
 800b402:	603b      	str	r3, [r7, #0]
 800b404:	f04f 30ff 	mov.w	r0, #4294967295
 800b408:	b01d      	add	sp, #116	@ 0x74
 800b40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b40e:	2340      	movs	r3, #64	@ 0x40
 800b410:	616b      	str	r3, [r5, #20]
 800b412:	2300      	movs	r3, #0
 800b414:	9309      	str	r3, [sp, #36]	@ 0x24
 800b416:	2320      	movs	r3, #32
 800b418:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b41c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b420:	2330      	movs	r3, #48	@ 0x30
 800b422:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5c0 <_svfiprintf_r+0x1e4>
 800b426:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b42a:	f04f 0901 	mov.w	r9, #1
 800b42e:	4623      	mov	r3, r4
 800b430:	469a      	mov	sl, r3
 800b432:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b436:	b10a      	cbz	r2, 800b43c <_svfiprintf_r+0x60>
 800b438:	2a25      	cmp	r2, #37	@ 0x25
 800b43a:	d1f9      	bne.n	800b430 <_svfiprintf_r+0x54>
 800b43c:	ebba 0b04 	subs.w	fp, sl, r4
 800b440:	d00b      	beq.n	800b45a <_svfiprintf_r+0x7e>
 800b442:	465b      	mov	r3, fp
 800b444:	4622      	mov	r2, r4
 800b446:	4629      	mov	r1, r5
 800b448:	4638      	mov	r0, r7
 800b44a:	f7ff ff6b 	bl	800b324 <__ssputs_r>
 800b44e:	3001      	adds	r0, #1
 800b450:	f000 80a7 	beq.w	800b5a2 <_svfiprintf_r+0x1c6>
 800b454:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b456:	445a      	add	r2, fp
 800b458:	9209      	str	r2, [sp, #36]	@ 0x24
 800b45a:	f89a 3000 	ldrb.w	r3, [sl]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	f000 809f 	beq.w	800b5a2 <_svfiprintf_r+0x1c6>
 800b464:	2300      	movs	r3, #0
 800b466:	f04f 32ff 	mov.w	r2, #4294967295
 800b46a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b46e:	f10a 0a01 	add.w	sl, sl, #1
 800b472:	9304      	str	r3, [sp, #16]
 800b474:	9307      	str	r3, [sp, #28]
 800b476:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b47a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b47c:	4654      	mov	r4, sl
 800b47e:	2205      	movs	r2, #5
 800b480:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b484:	484e      	ldr	r0, [pc, #312]	@ (800b5c0 <_svfiprintf_r+0x1e4>)
 800b486:	f7f4 fea3 	bl	80001d0 <memchr>
 800b48a:	9a04      	ldr	r2, [sp, #16]
 800b48c:	b9d8      	cbnz	r0, 800b4c6 <_svfiprintf_r+0xea>
 800b48e:	06d0      	lsls	r0, r2, #27
 800b490:	bf44      	itt	mi
 800b492:	2320      	movmi	r3, #32
 800b494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b498:	0711      	lsls	r1, r2, #28
 800b49a:	bf44      	itt	mi
 800b49c:	232b      	movmi	r3, #43	@ 0x2b
 800b49e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b4a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4a8:	d015      	beq.n	800b4d6 <_svfiprintf_r+0xfa>
 800b4aa:	9a07      	ldr	r2, [sp, #28]
 800b4ac:	4654      	mov	r4, sl
 800b4ae:	2000      	movs	r0, #0
 800b4b0:	f04f 0c0a 	mov.w	ip, #10
 800b4b4:	4621      	mov	r1, r4
 800b4b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4ba:	3b30      	subs	r3, #48	@ 0x30
 800b4bc:	2b09      	cmp	r3, #9
 800b4be:	d94b      	bls.n	800b558 <_svfiprintf_r+0x17c>
 800b4c0:	b1b0      	cbz	r0, 800b4f0 <_svfiprintf_r+0x114>
 800b4c2:	9207      	str	r2, [sp, #28]
 800b4c4:	e014      	b.n	800b4f0 <_svfiprintf_r+0x114>
 800b4c6:	eba0 0308 	sub.w	r3, r0, r8
 800b4ca:	fa09 f303 	lsl.w	r3, r9, r3
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	9304      	str	r3, [sp, #16]
 800b4d2:	46a2      	mov	sl, r4
 800b4d4:	e7d2      	b.n	800b47c <_svfiprintf_r+0xa0>
 800b4d6:	9b03      	ldr	r3, [sp, #12]
 800b4d8:	1d19      	adds	r1, r3, #4
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	9103      	str	r1, [sp, #12]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	bfbb      	ittet	lt
 800b4e2:	425b      	neglt	r3, r3
 800b4e4:	f042 0202 	orrlt.w	r2, r2, #2
 800b4e8:	9307      	strge	r3, [sp, #28]
 800b4ea:	9307      	strlt	r3, [sp, #28]
 800b4ec:	bfb8      	it	lt
 800b4ee:	9204      	strlt	r2, [sp, #16]
 800b4f0:	7823      	ldrb	r3, [r4, #0]
 800b4f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4f4:	d10a      	bne.n	800b50c <_svfiprintf_r+0x130>
 800b4f6:	7863      	ldrb	r3, [r4, #1]
 800b4f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4fa:	d132      	bne.n	800b562 <_svfiprintf_r+0x186>
 800b4fc:	9b03      	ldr	r3, [sp, #12]
 800b4fe:	1d1a      	adds	r2, r3, #4
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	9203      	str	r2, [sp, #12]
 800b504:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b508:	3402      	adds	r4, #2
 800b50a:	9305      	str	r3, [sp, #20]
 800b50c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5d0 <_svfiprintf_r+0x1f4>
 800b510:	7821      	ldrb	r1, [r4, #0]
 800b512:	2203      	movs	r2, #3
 800b514:	4650      	mov	r0, sl
 800b516:	f7f4 fe5b 	bl	80001d0 <memchr>
 800b51a:	b138      	cbz	r0, 800b52c <_svfiprintf_r+0x150>
 800b51c:	9b04      	ldr	r3, [sp, #16]
 800b51e:	eba0 000a 	sub.w	r0, r0, sl
 800b522:	2240      	movs	r2, #64	@ 0x40
 800b524:	4082      	lsls	r2, r0
 800b526:	4313      	orrs	r3, r2
 800b528:	3401      	adds	r4, #1
 800b52a:	9304      	str	r3, [sp, #16]
 800b52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b530:	4824      	ldr	r0, [pc, #144]	@ (800b5c4 <_svfiprintf_r+0x1e8>)
 800b532:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b536:	2206      	movs	r2, #6
 800b538:	f7f4 fe4a 	bl	80001d0 <memchr>
 800b53c:	2800      	cmp	r0, #0
 800b53e:	d036      	beq.n	800b5ae <_svfiprintf_r+0x1d2>
 800b540:	4b21      	ldr	r3, [pc, #132]	@ (800b5c8 <_svfiprintf_r+0x1ec>)
 800b542:	bb1b      	cbnz	r3, 800b58c <_svfiprintf_r+0x1b0>
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	3307      	adds	r3, #7
 800b548:	f023 0307 	bic.w	r3, r3, #7
 800b54c:	3308      	adds	r3, #8
 800b54e:	9303      	str	r3, [sp, #12]
 800b550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b552:	4433      	add	r3, r6
 800b554:	9309      	str	r3, [sp, #36]	@ 0x24
 800b556:	e76a      	b.n	800b42e <_svfiprintf_r+0x52>
 800b558:	fb0c 3202 	mla	r2, ip, r2, r3
 800b55c:	460c      	mov	r4, r1
 800b55e:	2001      	movs	r0, #1
 800b560:	e7a8      	b.n	800b4b4 <_svfiprintf_r+0xd8>
 800b562:	2300      	movs	r3, #0
 800b564:	3401      	adds	r4, #1
 800b566:	9305      	str	r3, [sp, #20]
 800b568:	4619      	mov	r1, r3
 800b56a:	f04f 0c0a 	mov.w	ip, #10
 800b56e:	4620      	mov	r0, r4
 800b570:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b574:	3a30      	subs	r2, #48	@ 0x30
 800b576:	2a09      	cmp	r2, #9
 800b578:	d903      	bls.n	800b582 <_svfiprintf_r+0x1a6>
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d0c6      	beq.n	800b50c <_svfiprintf_r+0x130>
 800b57e:	9105      	str	r1, [sp, #20]
 800b580:	e7c4      	b.n	800b50c <_svfiprintf_r+0x130>
 800b582:	fb0c 2101 	mla	r1, ip, r1, r2
 800b586:	4604      	mov	r4, r0
 800b588:	2301      	movs	r3, #1
 800b58a:	e7f0      	b.n	800b56e <_svfiprintf_r+0x192>
 800b58c:	ab03      	add	r3, sp, #12
 800b58e:	9300      	str	r3, [sp, #0]
 800b590:	462a      	mov	r2, r5
 800b592:	4b0e      	ldr	r3, [pc, #56]	@ (800b5cc <_svfiprintf_r+0x1f0>)
 800b594:	a904      	add	r1, sp, #16
 800b596:	4638      	mov	r0, r7
 800b598:	f3af 8000 	nop.w
 800b59c:	1c42      	adds	r2, r0, #1
 800b59e:	4606      	mov	r6, r0
 800b5a0:	d1d6      	bne.n	800b550 <_svfiprintf_r+0x174>
 800b5a2:	89ab      	ldrh	r3, [r5, #12]
 800b5a4:	065b      	lsls	r3, r3, #25
 800b5a6:	f53f af2d 	bmi.w	800b404 <_svfiprintf_r+0x28>
 800b5aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5ac:	e72c      	b.n	800b408 <_svfiprintf_r+0x2c>
 800b5ae:	ab03      	add	r3, sp, #12
 800b5b0:	9300      	str	r3, [sp, #0]
 800b5b2:	462a      	mov	r2, r5
 800b5b4:	4b05      	ldr	r3, [pc, #20]	@ (800b5cc <_svfiprintf_r+0x1f0>)
 800b5b6:	a904      	add	r1, sp, #16
 800b5b8:	4638      	mov	r0, r7
 800b5ba:	f000 f9bb 	bl	800b934 <_printf_i>
 800b5be:	e7ed      	b.n	800b59c <_svfiprintf_r+0x1c0>
 800b5c0:	0800c219 	.word	0x0800c219
 800b5c4:	0800c223 	.word	0x0800c223
 800b5c8:	00000000 	.word	0x00000000
 800b5cc:	0800b325 	.word	0x0800b325
 800b5d0:	0800c21f 	.word	0x0800c21f

0800b5d4 <__sfputc_r>:
 800b5d4:	6893      	ldr	r3, [r2, #8]
 800b5d6:	3b01      	subs	r3, #1
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	b410      	push	{r4}
 800b5dc:	6093      	str	r3, [r2, #8]
 800b5de:	da08      	bge.n	800b5f2 <__sfputc_r+0x1e>
 800b5e0:	6994      	ldr	r4, [r2, #24]
 800b5e2:	42a3      	cmp	r3, r4
 800b5e4:	db01      	blt.n	800b5ea <__sfputc_r+0x16>
 800b5e6:	290a      	cmp	r1, #10
 800b5e8:	d103      	bne.n	800b5f2 <__sfputc_r+0x1e>
 800b5ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5ee:	f7ff bcc2 	b.w	800af76 <__swbuf_r>
 800b5f2:	6813      	ldr	r3, [r2, #0]
 800b5f4:	1c58      	adds	r0, r3, #1
 800b5f6:	6010      	str	r0, [r2, #0]
 800b5f8:	7019      	strb	r1, [r3, #0]
 800b5fa:	4608      	mov	r0, r1
 800b5fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b600:	4770      	bx	lr

0800b602 <__sfputs_r>:
 800b602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b604:	4606      	mov	r6, r0
 800b606:	460f      	mov	r7, r1
 800b608:	4614      	mov	r4, r2
 800b60a:	18d5      	adds	r5, r2, r3
 800b60c:	42ac      	cmp	r4, r5
 800b60e:	d101      	bne.n	800b614 <__sfputs_r+0x12>
 800b610:	2000      	movs	r0, #0
 800b612:	e007      	b.n	800b624 <__sfputs_r+0x22>
 800b614:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b618:	463a      	mov	r2, r7
 800b61a:	4630      	mov	r0, r6
 800b61c:	f7ff ffda 	bl	800b5d4 <__sfputc_r>
 800b620:	1c43      	adds	r3, r0, #1
 800b622:	d1f3      	bne.n	800b60c <__sfputs_r+0xa>
 800b624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b628 <_vfiprintf_r>:
 800b628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b62c:	460d      	mov	r5, r1
 800b62e:	b09d      	sub	sp, #116	@ 0x74
 800b630:	4614      	mov	r4, r2
 800b632:	4698      	mov	r8, r3
 800b634:	4606      	mov	r6, r0
 800b636:	b118      	cbz	r0, 800b640 <_vfiprintf_r+0x18>
 800b638:	6a03      	ldr	r3, [r0, #32]
 800b63a:	b90b      	cbnz	r3, 800b640 <_vfiprintf_r+0x18>
 800b63c:	f7ff fb7c 	bl	800ad38 <__sinit>
 800b640:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b642:	07d9      	lsls	r1, r3, #31
 800b644:	d405      	bmi.n	800b652 <_vfiprintf_r+0x2a>
 800b646:	89ab      	ldrh	r3, [r5, #12]
 800b648:	059a      	lsls	r2, r3, #22
 800b64a:	d402      	bmi.n	800b652 <_vfiprintf_r+0x2a>
 800b64c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b64e:	f7ff fe0e 	bl	800b26e <__retarget_lock_acquire_recursive>
 800b652:	89ab      	ldrh	r3, [r5, #12]
 800b654:	071b      	lsls	r3, r3, #28
 800b656:	d501      	bpl.n	800b65c <_vfiprintf_r+0x34>
 800b658:	692b      	ldr	r3, [r5, #16]
 800b65a:	b99b      	cbnz	r3, 800b684 <_vfiprintf_r+0x5c>
 800b65c:	4629      	mov	r1, r5
 800b65e:	4630      	mov	r0, r6
 800b660:	f7ff fcc8 	bl	800aff4 <__swsetup_r>
 800b664:	b170      	cbz	r0, 800b684 <_vfiprintf_r+0x5c>
 800b666:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b668:	07dc      	lsls	r4, r3, #31
 800b66a:	d504      	bpl.n	800b676 <_vfiprintf_r+0x4e>
 800b66c:	f04f 30ff 	mov.w	r0, #4294967295
 800b670:	b01d      	add	sp, #116	@ 0x74
 800b672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b676:	89ab      	ldrh	r3, [r5, #12]
 800b678:	0598      	lsls	r0, r3, #22
 800b67a:	d4f7      	bmi.n	800b66c <_vfiprintf_r+0x44>
 800b67c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b67e:	f7ff fdf7 	bl	800b270 <__retarget_lock_release_recursive>
 800b682:	e7f3      	b.n	800b66c <_vfiprintf_r+0x44>
 800b684:	2300      	movs	r3, #0
 800b686:	9309      	str	r3, [sp, #36]	@ 0x24
 800b688:	2320      	movs	r3, #32
 800b68a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b68e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b692:	2330      	movs	r3, #48	@ 0x30
 800b694:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b844 <_vfiprintf_r+0x21c>
 800b698:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b69c:	f04f 0901 	mov.w	r9, #1
 800b6a0:	4623      	mov	r3, r4
 800b6a2:	469a      	mov	sl, r3
 800b6a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6a8:	b10a      	cbz	r2, 800b6ae <_vfiprintf_r+0x86>
 800b6aa:	2a25      	cmp	r2, #37	@ 0x25
 800b6ac:	d1f9      	bne.n	800b6a2 <_vfiprintf_r+0x7a>
 800b6ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b6b2:	d00b      	beq.n	800b6cc <_vfiprintf_r+0xa4>
 800b6b4:	465b      	mov	r3, fp
 800b6b6:	4622      	mov	r2, r4
 800b6b8:	4629      	mov	r1, r5
 800b6ba:	4630      	mov	r0, r6
 800b6bc:	f7ff ffa1 	bl	800b602 <__sfputs_r>
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f000 80a7 	beq.w	800b814 <_vfiprintf_r+0x1ec>
 800b6c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6c8:	445a      	add	r2, fp
 800b6ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	f000 809f 	beq.w	800b814 <_vfiprintf_r+0x1ec>
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6e0:	f10a 0a01 	add.w	sl, sl, #1
 800b6e4:	9304      	str	r3, [sp, #16]
 800b6e6:	9307      	str	r3, [sp, #28]
 800b6e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6ee:	4654      	mov	r4, sl
 800b6f0:	2205      	movs	r2, #5
 800b6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f6:	4853      	ldr	r0, [pc, #332]	@ (800b844 <_vfiprintf_r+0x21c>)
 800b6f8:	f7f4 fd6a 	bl	80001d0 <memchr>
 800b6fc:	9a04      	ldr	r2, [sp, #16]
 800b6fe:	b9d8      	cbnz	r0, 800b738 <_vfiprintf_r+0x110>
 800b700:	06d1      	lsls	r1, r2, #27
 800b702:	bf44      	itt	mi
 800b704:	2320      	movmi	r3, #32
 800b706:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b70a:	0713      	lsls	r3, r2, #28
 800b70c:	bf44      	itt	mi
 800b70e:	232b      	movmi	r3, #43	@ 0x2b
 800b710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b714:	f89a 3000 	ldrb.w	r3, [sl]
 800b718:	2b2a      	cmp	r3, #42	@ 0x2a
 800b71a:	d015      	beq.n	800b748 <_vfiprintf_r+0x120>
 800b71c:	9a07      	ldr	r2, [sp, #28]
 800b71e:	4654      	mov	r4, sl
 800b720:	2000      	movs	r0, #0
 800b722:	f04f 0c0a 	mov.w	ip, #10
 800b726:	4621      	mov	r1, r4
 800b728:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b72c:	3b30      	subs	r3, #48	@ 0x30
 800b72e:	2b09      	cmp	r3, #9
 800b730:	d94b      	bls.n	800b7ca <_vfiprintf_r+0x1a2>
 800b732:	b1b0      	cbz	r0, 800b762 <_vfiprintf_r+0x13a>
 800b734:	9207      	str	r2, [sp, #28]
 800b736:	e014      	b.n	800b762 <_vfiprintf_r+0x13a>
 800b738:	eba0 0308 	sub.w	r3, r0, r8
 800b73c:	fa09 f303 	lsl.w	r3, r9, r3
 800b740:	4313      	orrs	r3, r2
 800b742:	9304      	str	r3, [sp, #16]
 800b744:	46a2      	mov	sl, r4
 800b746:	e7d2      	b.n	800b6ee <_vfiprintf_r+0xc6>
 800b748:	9b03      	ldr	r3, [sp, #12]
 800b74a:	1d19      	adds	r1, r3, #4
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	9103      	str	r1, [sp, #12]
 800b750:	2b00      	cmp	r3, #0
 800b752:	bfbb      	ittet	lt
 800b754:	425b      	neglt	r3, r3
 800b756:	f042 0202 	orrlt.w	r2, r2, #2
 800b75a:	9307      	strge	r3, [sp, #28]
 800b75c:	9307      	strlt	r3, [sp, #28]
 800b75e:	bfb8      	it	lt
 800b760:	9204      	strlt	r2, [sp, #16]
 800b762:	7823      	ldrb	r3, [r4, #0]
 800b764:	2b2e      	cmp	r3, #46	@ 0x2e
 800b766:	d10a      	bne.n	800b77e <_vfiprintf_r+0x156>
 800b768:	7863      	ldrb	r3, [r4, #1]
 800b76a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b76c:	d132      	bne.n	800b7d4 <_vfiprintf_r+0x1ac>
 800b76e:	9b03      	ldr	r3, [sp, #12]
 800b770:	1d1a      	adds	r2, r3, #4
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	9203      	str	r2, [sp, #12]
 800b776:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b77a:	3402      	adds	r4, #2
 800b77c:	9305      	str	r3, [sp, #20]
 800b77e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b854 <_vfiprintf_r+0x22c>
 800b782:	7821      	ldrb	r1, [r4, #0]
 800b784:	2203      	movs	r2, #3
 800b786:	4650      	mov	r0, sl
 800b788:	f7f4 fd22 	bl	80001d0 <memchr>
 800b78c:	b138      	cbz	r0, 800b79e <_vfiprintf_r+0x176>
 800b78e:	9b04      	ldr	r3, [sp, #16]
 800b790:	eba0 000a 	sub.w	r0, r0, sl
 800b794:	2240      	movs	r2, #64	@ 0x40
 800b796:	4082      	lsls	r2, r0
 800b798:	4313      	orrs	r3, r2
 800b79a:	3401      	adds	r4, #1
 800b79c:	9304      	str	r3, [sp, #16]
 800b79e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a2:	4829      	ldr	r0, [pc, #164]	@ (800b848 <_vfiprintf_r+0x220>)
 800b7a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7a8:	2206      	movs	r2, #6
 800b7aa:	f7f4 fd11 	bl	80001d0 <memchr>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	d03f      	beq.n	800b832 <_vfiprintf_r+0x20a>
 800b7b2:	4b26      	ldr	r3, [pc, #152]	@ (800b84c <_vfiprintf_r+0x224>)
 800b7b4:	bb1b      	cbnz	r3, 800b7fe <_vfiprintf_r+0x1d6>
 800b7b6:	9b03      	ldr	r3, [sp, #12]
 800b7b8:	3307      	adds	r3, #7
 800b7ba:	f023 0307 	bic.w	r3, r3, #7
 800b7be:	3308      	adds	r3, #8
 800b7c0:	9303      	str	r3, [sp, #12]
 800b7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c4:	443b      	add	r3, r7
 800b7c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7c8:	e76a      	b.n	800b6a0 <_vfiprintf_r+0x78>
 800b7ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7ce:	460c      	mov	r4, r1
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	e7a8      	b.n	800b726 <_vfiprintf_r+0xfe>
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	3401      	adds	r4, #1
 800b7d8:	9305      	str	r3, [sp, #20]
 800b7da:	4619      	mov	r1, r3
 800b7dc:	f04f 0c0a 	mov.w	ip, #10
 800b7e0:	4620      	mov	r0, r4
 800b7e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7e6:	3a30      	subs	r2, #48	@ 0x30
 800b7e8:	2a09      	cmp	r2, #9
 800b7ea:	d903      	bls.n	800b7f4 <_vfiprintf_r+0x1cc>
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d0c6      	beq.n	800b77e <_vfiprintf_r+0x156>
 800b7f0:	9105      	str	r1, [sp, #20]
 800b7f2:	e7c4      	b.n	800b77e <_vfiprintf_r+0x156>
 800b7f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7f8:	4604      	mov	r4, r0
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e7f0      	b.n	800b7e0 <_vfiprintf_r+0x1b8>
 800b7fe:	ab03      	add	r3, sp, #12
 800b800:	9300      	str	r3, [sp, #0]
 800b802:	462a      	mov	r2, r5
 800b804:	4b12      	ldr	r3, [pc, #72]	@ (800b850 <_vfiprintf_r+0x228>)
 800b806:	a904      	add	r1, sp, #16
 800b808:	4630      	mov	r0, r6
 800b80a:	f3af 8000 	nop.w
 800b80e:	4607      	mov	r7, r0
 800b810:	1c78      	adds	r0, r7, #1
 800b812:	d1d6      	bne.n	800b7c2 <_vfiprintf_r+0x19a>
 800b814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b816:	07d9      	lsls	r1, r3, #31
 800b818:	d405      	bmi.n	800b826 <_vfiprintf_r+0x1fe>
 800b81a:	89ab      	ldrh	r3, [r5, #12]
 800b81c:	059a      	lsls	r2, r3, #22
 800b81e:	d402      	bmi.n	800b826 <_vfiprintf_r+0x1fe>
 800b820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b822:	f7ff fd25 	bl	800b270 <__retarget_lock_release_recursive>
 800b826:	89ab      	ldrh	r3, [r5, #12]
 800b828:	065b      	lsls	r3, r3, #25
 800b82a:	f53f af1f 	bmi.w	800b66c <_vfiprintf_r+0x44>
 800b82e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b830:	e71e      	b.n	800b670 <_vfiprintf_r+0x48>
 800b832:	ab03      	add	r3, sp, #12
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	462a      	mov	r2, r5
 800b838:	4b05      	ldr	r3, [pc, #20]	@ (800b850 <_vfiprintf_r+0x228>)
 800b83a:	a904      	add	r1, sp, #16
 800b83c:	4630      	mov	r0, r6
 800b83e:	f000 f879 	bl	800b934 <_printf_i>
 800b842:	e7e4      	b.n	800b80e <_vfiprintf_r+0x1e6>
 800b844:	0800c219 	.word	0x0800c219
 800b848:	0800c223 	.word	0x0800c223
 800b84c:	00000000 	.word	0x00000000
 800b850:	0800b603 	.word	0x0800b603
 800b854:	0800c21f 	.word	0x0800c21f

0800b858 <_printf_common>:
 800b858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b85c:	4616      	mov	r6, r2
 800b85e:	4698      	mov	r8, r3
 800b860:	688a      	ldr	r2, [r1, #8]
 800b862:	690b      	ldr	r3, [r1, #16]
 800b864:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b868:	4293      	cmp	r3, r2
 800b86a:	bfb8      	it	lt
 800b86c:	4613      	movlt	r3, r2
 800b86e:	6033      	str	r3, [r6, #0]
 800b870:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b874:	4607      	mov	r7, r0
 800b876:	460c      	mov	r4, r1
 800b878:	b10a      	cbz	r2, 800b87e <_printf_common+0x26>
 800b87a:	3301      	adds	r3, #1
 800b87c:	6033      	str	r3, [r6, #0]
 800b87e:	6823      	ldr	r3, [r4, #0]
 800b880:	0699      	lsls	r1, r3, #26
 800b882:	bf42      	ittt	mi
 800b884:	6833      	ldrmi	r3, [r6, #0]
 800b886:	3302      	addmi	r3, #2
 800b888:	6033      	strmi	r3, [r6, #0]
 800b88a:	6825      	ldr	r5, [r4, #0]
 800b88c:	f015 0506 	ands.w	r5, r5, #6
 800b890:	d106      	bne.n	800b8a0 <_printf_common+0x48>
 800b892:	f104 0a19 	add.w	sl, r4, #25
 800b896:	68e3      	ldr	r3, [r4, #12]
 800b898:	6832      	ldr	r2, [r6, #0]
 800b89a:	1a9b      	subs	r3, r3, r2
 800b89c:	42ab      	cmp	r3, r5
 800b89e:	dc26      	bgt.n	800b8ee <_printf_common+0x96>
 800b8a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8a4:	6822      	ldr	r2, [r4, #0]
 800b8a6:	3b00      	subs	r3, #0
 800b8a8:	bf18      	it	ne
 800b8aa:	2301      	movne	r3, #1
 800b8ac:	0692      	lsls	r2, r2, #26
 800b8ae:	d42b      	bmi.n	800b908 <_printf_common+0xb0>
 800b8b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b8b4:	4641      	mov	r1, r8
 800b8b6:	4638      	mov	r0, r7
 800b8b8:	47c8      	blx	r9
 800b8ba:	3001      	adds	r0, #1
 800b8bc:	d01e      	beq.n	800b8fc <_printf_common+0xa4>
 800b8be:	6823      	ldr	r3, [r4, #0]
 800b8c0:	6922      	ldr	r2, [r4, #16]
 800b8c2:	f003 0306 	and.w	r3, r3, #6
 800b8c6:	2b04      	cmp	r3, #4
 800b8c8:	bf02      	ittt	eq
 800b8ca:	68e5      	ldreq	r5, [r4, #12]
 800b8cc:	6833      	ldreq	r3, [r6, #0]
 800b8ce:	1aed      	subeq	r5, r5, r3
 800b8d0:	68a3      	ldr	r3, [r4, #8]
 800b8d2:	bf0c      	ite	eq
 800b8d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8d8:	2500      	movne	r5, #0
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	bfc4      	itt	gt
 800b8de:	1a9b      	subgt	r3, r3, r2
 800b8e0:	18ed      	addgt	r5, r5, r3
 800b8e2:	2600      	movs	r6, #0
 800b8e4:	341a      	adds	r4, #26
 800b8e6:	42b5      	cmp	r5, r6
 800b8e8:	d11a      	bne.n	800b920 <_printf_common+0xc8>
 800b8ea:	2000      	movs	r0, #0
 800b8ec:	e008      	b.n	800b900 <_printf_common+0xa8>
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	4652      	mov	r2, sl
 800b8f2:	4641      	mov	r1, r8
 800b8f4:	4638      	mov	r0, r7
 800b8f6:	47c8      	blx	r9
 800b8f8:	3001      	adds	r0, #1
 800b8fa:	d103      	bne.n	800b904 <_printf_common+0xac>
 800b8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b904:	3501      	adds	r5, #1
 800b906:	e7c6      	b.n	800b896 <_printf_common+0x3e>
 800b908:	18e1      	adds	r1, r4, r3
 800b90a:	1c5a      	adds	r2, r3, #1
 800b90c:	2030      	movs	r0, #48	@ 0x30
 800b90e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b912:	4422      	add	r2, r4
 800b914:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b918:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b91c:	3302      	adds	r3, #2
 800b91e:	e7c7      	b.n	800b8b0 <_printf_common+0x58>
 800b920:	2301      	movs	r3, #1
 800b922:	4622      	mov	r2, r4
 800b924:	4641      	mov	r1, r8
 800b926:	4638      	mov	r0, r7
 800b928:	47c8      	blx	r9
 800b92a:	3001      	adds	r0, #1
 800b92c:	d0e6      	beq.n	800b8fc <_printf_common+0xa4>
 800b92e:	3601      	adds	r6, #1
 800b930:	e7d9      	b.n	800b8e6 <_printf_common+0x8e>
	...

0800b934 <_printf_i>:
 800b934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b938:	7e0f      	ldrb	r7, [r1, #24]
 800b93a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b93c:	2f78      	cmp	r7, #120	@ 0x78
 800b93e:	4691      	mov	r9, r2
 800b940:	4680      	mov	r8, r0
 800b942:	460c      	mov	r4, r1
 800b944:	469a      	mov	sl, r3
 800b946:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b94a:	d807      	bhi.n	800b95c <_printf_i+0x28>
 800b94c:	2f62      	cmp	r7, #98	@ 0x62
 800b94e:	d80a      	bhi.n	800b966 <_printf_i+0x32>
 800b950:	2f00      	cmp	r7, #0
 800b952:	f000 80d1 	beq.w	800baf8 <_printf_i+0x1c4>
 800b956:	2f58      	cmp	r7, #88	@ 0x58
 800b958:	f000 80b8 	beq.w	800bacc <_printf_i+0x198>
 800b95c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b960:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b964:	e03a      	b.n	800b9dc <_printf_i+0xa8>
 800b966:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b96a:	2b15      	cmp	r3, #21
 800b96c:	d8f6      	bhi.n	800b95c <_printf_i+0x28>
 800b96e:	a101      	add	r1, pc, #4	@ (adr r1, 800b974 <_printf_i+0x40>)
 800b970:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b974:	0800b9cd 	.word	0x0800b9cd
 800b978:	0800b9e1 	.word	0x0800b9e1
 800b97c:	0800b95d 	.word	0x0800b95d
 800b980:	0800b95d 	.word	0x0800b95d
 800b984:	0800b95d 	.word	0x0800b95d
 800b988:	0800b95d 	.word	0x0800b95d
 800b98c:	0800b9e1 	.word	0x0800b9e1
 800b990:	0800b95d 	.word	0x0800b95d
 800b994:	0800b95d 	.word	0x0800b95d
 800b998:	0800b95d 	.word	0x0800b95d
 800b99c:	0800b95d 	.word	0x0800b95d
 800b9a0:	0800badf 	.word	0x0800badf
 800b9a4:	0800ba0b 	.word	0x0800ba0b
 800b9a8:	0800ba99 	.word	0x0800ba99
 800b9ac:	0800b95d 	.word	0x0800b95d
 800b9b0:	0800b95d 	.word	0x0800b95d
 800b9b4:	0800bb01 	.word	0x0800bb01
 800b9b8:	0800b95d 	.word	0x0800b95d
 800b9bc:	0800ba0b 	.word	0x0800ba0b
 800b9c0:	0800b95d 	.word	0x0800b95d
 800b9c4:	0800b95d 	.word	0x0800b95d
 800b9c8:	0800baa1 	.word	0x0800baa1
 800b9cc:	6833      	ldr	r3, [r6, #0]
 800b9ce:	1d1a      	adds	r2, r3, #4
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	6032      	str	r2, [r6, #0]
 800b9d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b9dc:	2301      	movs	r3, #1
 800b9de:	e09c      	b.n	800bb1a <_printf_i+0x1e6>
 800b9e0:	6833      	ldr	r3, [r6, #0]
 800b9e2:	6820      	ldr	r0, [r4, #0]
 800b9e4:	1d19      	adds	r1, r3, #4
 800b9e6:	6031      	str	r1, [r6, #0]
 800b9e8:	0606      	lsls	r6, r0, #24
 800b9ea:	d501      	bpl.n	800b9f0 <_printf_i+0xbc>
 800b9ec:	681d      	ldr	r5, [r3, #0]
 800b9ee:	e003      	b.n	800b9f8 <_printf_i+0xc4>
 800b9f0:	0645      	lsls	r5, r0, #25
 800b9f2:	d5fb      	bpl.n	800b9ec <_printf_i+0xb8>
 800b9f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b9f8:	2d00      	cmp	r5, #0
 800b9fa:	da03      	bge.n	800ba04 <_printf_i+0xd0>
 800b9fc:	232d      	movs	r3, #45	@ 0x2d
 800b9fe:	426d      	negs	r5, r5
 800ba00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba04:	4858      	ldr	r0, [pc, #352]	@ (800bb68 <_printf_i+0x234>)
 800ba06:	230a      	movs	r3, #10
 800ba08:	e011      	b.n	800ba2e <_printf_i+0xfa>
 800ba0a:	6821      	ldr	r1, [r4, #0]
 800ba0c:	6833      	ldr	r3, [r6, #0]
 800ba0e:	0608      	lsls	r0, r1, #24
 800ba10:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba14:	d402      	bmi.n	800ba1c <_printf_i+0xe8>
 800ba16:	0649      	lsls	r1, r1, #25
 800ba18:	bf48      	it	mi
 800ba1a:	b2ad      	uxthmi	r5, r5
 800ba1c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba1e:	4852      	ldr	r0, [pc, #328]	@ (800bb68 <_printf_i+0x234>)
 800ba20:	6033      	str	r3, [r6, #0]
 800ba22:	bf14      	ite	ne
 800ba24:	230a      	movne	r3, #10
 800ba26:	2308      	moveq	r3, #8
 800ba28:	2100      	movs	r1, #0
 800ba2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba2e:	6866      	ldr	r6, [r4, #4]
 800ba30:	60a6      	str	r6, [r4, #8]
 800ba32:	2e00      	cmp	r6, #0
 800ba34:	db05      	blt.n	800ba42 <_printf_i+0x10e>
 800ba36:	6821      	ldr	r1, [r4, #0]
 800ba38:	432e      	orrs	r6, r5
 800ba3a:	f021 0104 	bic.w	r1, r1, #4
 800ba3e:	6021      	str	r1, [r4, #0]
 800ba40:	d04b      	beq.n	800bada <_printf_i+0x1a6>
 800ba42:	4616      	mov	r6, r2
 800ba44:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba48:	fb03 5711 	mls	r7, r3, r1, r5
 800ba4c:	5dc7      	ldrb	r7, [r0, r7]
 800ba4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba52:	462f      	mov	r7, r5
 800ba54:	42bb      	cmp	r3, r7
 800ba56:	460d      	mov	r5, r1
 800ba58:	d9f4      	bls.n	800ba44 <_printf_i+0x110>
 800ba5a:	2b08      	cmp	r3, #8
 800ba5c:	d10b      	bne.n	800ba76 <_printf_i+0x142>
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	07df      	lsls	r7, r3, #31
 800ba62:	d508      	bpl.n	800ba76 <_printf_i+0x142>
 800ba64:	6923      	ldr	r3, [r4, #16]
 800ba66:	6861      	ldr	r1, [r4, #4]
 800ba68:	4299      	cmp	r1, r3
 800ba6a:	bfde      	ittt	le
 800ba6c:	2330      	movle	r3, #48	@ 0x30
 800ba6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba72:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba76:	1b92      	subs	r2, r2, r6
 800ba78:	6122      	str	r2, [r4, #16]
 800ba7a:	f8cd a000 	str.w	sl, [sp]
 800ba7e:	464b      	mov	r3, r9
 800ba80:	aa03      	add	r2, sp, #12
 800ba82:	4621      	mov	r1, r4
 800ba84:	4640      	mov	r0, r8
 800ba86:	f7ff fee7 	bl	800b858 <_printf_common>
 800ba8a:	3001      	adds	r0, #1
 800ba8c:	d14a      	bne.n	800bb24 <_printf_i+0x1f0>
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba92:	b004      	add	sp, #16
 800ba94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba98:	6823      	ldr	r3, [r4, #0]
 800ba9a:	f043 0320 	orr.w	r3, r3, #32
 800ba9e:	6023      	str	r3, [r4, #0]
 800baa0:	4832      	ldr	r0, [pc, #200]	@ (800bb6c <_printf_i+0x238>)
 800baa2:	2778      	movs	r7, #120	@ 0x78
 800baa4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800baa8:	6823      	ldr	r3, [r4, #0]
 800baaa:	6831      	ldr	r1, [r6, #0]
 800baac:	061f      	lsls	r7, r3, #24
 800baae:	f851 5b04 	ldr.w	r5, [r1], #4
 800bab2:	d402      	bmi.n	800baba <_printf_i+0x186>
 800bab4:	065f      	lsls	r7, r3, #25
 800bab6:	bf48      	it	mi
 800bab8:	b2ad      	uxthmi	r5, r5
 800baba:	6031      	str	r1, [r6, #0]
 800babc:	07d9      	lsls	r1, r3, #31
 800babe:	bf44      	itt	mi
 800bac0:	f043 0320 	orrmi.w	r3, r3, #32
 800bac4:	6023      	strmi	r3, [r4, #0]
 800bac6:	b11d      	cbz	r5, 800bad0 <_printf_i+0x19c>
 800bac8:	2310      	movs	r3, #16
 800baca:	e7ad      	b.n	800ba28 <_printf_i+0xf4>
 800bacc:	4826      	ldr	r0, [pc, #152]	@ (800bb68 <_printf_i+0x234>)
 800bace:	e7e9      	b.n	800baa4 <_printf_i+0x170>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	f023 0320 	bic.w	r3, r3, #32
 800bad6:	6023      	str	r3, [r4, #0]
 800bad8:	e7f6      	b.n	800bac8 <_printf_i+0x194>
 800bada:	4616      	mov	r6, r2
 800badc:	e7bd      	b.n	800ba5a <_printf_i+0x126>
 800bade:	6833      	ldr	r3, [r6, #0]
 800bae0:	6825      	ldr	r5, [r4, #0]
 800bae2:	6961      	ldr	r1, [r4, #20]
 800bae4:	1d18      	adds	r0, r3, #4
 800bae6:	6030      	str	r0, [r6, #0]
 800bae8:	062e      	lsls	r6, r5, #24
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	d501      	bpl.n	800baf2 <_printf_i+0x1be>
 800baee:	6019      	str	r1, [r3, #0]
 800baf0:	e002      	b.n	800baf8 <_printf_i+0x1c4>
 800baf2:	0668      	lsls	r0, r5, #25
 800baf4:	d5fb      	bpl.n	800baee <_printf_i+0x1ba>
 800baf6:	8019      	strh	r1, [r3, #0]
 800baf8:	2300      	movs	r3, #0
 800bafa:	6123      	str	r3, [r4, #16]
 800bafc:	4616      	mov	r6, r2
 800bafe:	e7bc      	b.n	800ba7a <_printf_i+0x146>
 800bb00:	6833      	ldr	r3, [r6, #0]
 800bb02:	1d1a      	adds	r2, r3, #4
 800bb04:	6032      	str	r2, [r6, #0]
 800bb06:	681e      	ldr	r6, [r3, #0]
 800bb08:	6862      	ldr	r2, [r4, #4]
 800bb0a:	2100      	movs	r1, #0
 800bb0c:	4630      	mov	r0, r6
 800bb0e:	f7f4 fb5f 	bl	80001d0 <memchr>
 800bb12:	b108      	cbz	r0, 800bb18 <_printf_i+0x1e4>
 800bb14:	1b80      	subs	r0, r0, r6
 800bb16:	6060      	str	r0, [r4, #4]
 800bb18:	6863      	ldr	r3, [r4, #4]
 800bb1a:	6123      	str	r3, [r4, #16]
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb22:	e7aa      	b.n	800ba7a <_printf_i+0x146>
 800bb24:	6923      	ldr	r3, [r4, #16]
 800bb26:	4632      	mov	r2, r6
 800bb28:	4649      	mov	r1, r9
 800bb2a:	4640      	mov	r0, r8
 800bb2c:	47d0      	blx	sl
 800bb2e:	3001      	adds	r0, #1
 800bb30:	d0ad      	beq.n	800ba8e <_printf_i+0x15a>
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	079b      	lsls	r3, r3, #30
 800bb36:	d413      	bmi.n	800bb60 <_printf_i+0x22c>
 800bb38:	68e0      	ldr	r0, [r4, #12]
 800bb3a:	9b03      	ldr	r3, [sp, #12]
 800bb3c:	4298      	cmp	r0, r3
 800bb3e:	bfb8      	it	lt
 800bb40:	4618      	movlt	r0, r3
 800bb42:	e7a6      	b.n	800ba92 <_printf_i+0x15e>
 800bb44:	2301      	movs	r3, #1
 800bb46:	4632      	mov	r2, r6
 800bb48:	4649      	mov	r1, r9
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	47d0      	blx	sl
 800bb4e:	3001      	adds	r0, #1
 800bb50:	d09d      	beq.n	800ba8e <_printf_i+0x15a>
 800bb52:	3501      	adds	r5, #1
 800bb54:	68e3      	ldr	r3, [r4, #12]
 800bb56:	9903      	ldr	r1, [sp, #12]
 800bb58:	1a5b      	subs	r3, r3, r1
 800bb5a:	42ab      	cmp	r3, r5
 800bb5c:	dcf2      	bgt.n	800bb44 <_printf_i+0x210>
 800bb5e:	e7eb      	b.n	800bb38 <_printf_i+0x204>
 800bb60:	2500      	movs	r5, #0
 800bb62:	f104 0619 	add.w	r6, r4, #25
 800bb66:	e7f5      	b.n	800bb54 <_printf_i+0x220>
 800bb68:	0800c22a 	.word	0x0800c22a
 800bb6c:	0800c23b 	.word	0x0800c23b

0800bb70 <__sflush_r>:
 800bb70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb78:	0716      	lsls	r6, r2, #28
 800bb7a:	4605      	mov	r5, r0
 800bb7c:	460c      	mov	r4, r1
 800bb7e:	d454      	bmi.n	800bc2a <__sflush_r+0xba>
 800bb80:	684b      	ldr	r3, [r1, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	dc02      	bgt.n	800bb8c <__sflush_r+0x1c>
 800bb86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	dd48      	ble.n	800bc1e <__sflush_r+0xae>
 800bb8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb8e:	2e00      	cmp	r6, #0
 800bb90:	d045      	beq.n	800bc1e <__sflush_r+0xae>
 800bb92:	2300      	movs	r3, #0
 800bb94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb98:	682f      	ldr	r7, [r5, #0]
 800bb9a:	6a21      	ldr	r1, [r4, #32]
 800bb9c:	602b      	str	r3, [r5, #0]
 800bb9e:	d030      	beq.n	800bc02 <__sflush_r+0x92>
 800bba0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bba2:	89a3      	ldrh	r3, [r4, #12]
 800bba4:	0759      	lsls	r1, r3, #29
 800bba6:	d505      	bpl.n	800bbb4 <__sflush_r+0x44>
 800bba8:	6863      	ldr	r3, [r4, #4]
 800bbaa:	1ad2      	subs	r2, r2, r3
 800bbac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bbae:	b10b      	cbz	r3, 800bbb4 <__sflush_r+0x44>
 800bbb0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bbb2:	1ad2      	subs	r2, r2, r3
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bbb8:	6a21      	ldr	r1, [r4, #32]
 800bbba:	4628      	mov	r0, r5
 800bbbc:	47b0      	blx	r6
 800bbbe:	1c43      	adds	r3, r0, #1
 800bbc0:	89a3      	ldrh	r3, [r4, #12]
 800bbc2:	d106      	bne.n	800bbd2 <__sflush_r+0x62>
 800bbc4:	6829      	ldr	r1, [r5, #0]
 800bbc6:	291d      	cmp	r1, #29
 800bbc8:	d82b      	bhi.n	800bc22 <__sflush_r+0xb2>
 800bbca:	4a2a      	ldr	r2, [pc, #168]	@ (800bc74 <__sflush_r+0x104>)
 800bbcc:	40ca      	lsrs	r2, r1
 800bbce:	07d6      	lsls	r6, r2, #31
 800bbd0:	d527      	bpl.n	800bc22 <__sflush_r+0xb2>
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	6062      	str	r2, [r4, #4]
 800bbd6:	04d9      	lsls	r1, r3, #19
 800bbd8:	6922      	ldr	r2, [r4, #16]
 800bbda:	6022      	str	r2, [r4, #0]
 800bbdc:	d504      	bpl.n	800bbe8 <__sflush_r+0x78>
 800bbde:	1c42      	adds	r2, r0, #1
 800bbe0:	d101      	bne.n	800bbe6 <__sflush_r+0x76>
 800bbe2:	682b      	ldr	r3, [r5, #0]
 800bbe4:	b903      	cbnz	r3, 800bbe8 <__sflush_r+0x78>
 800bbe6:	6560      	str	r0, [r4, #84]	@ 0x54
 800bbe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbea:	602f      	str	r7, [r5, #0]
 800bbec:	b1b9      	cbz	r1, 800bc1e <__sflush_r+0xae>
 800bbee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbf2:	4299      	cmp	r1, r3
 800bbf4:	d002      	beq.n	800bbfc <__sflush_r+0x8c>
 800bbf6:	4628      	mov	r0, r5
 800bbf8:	f7ff fb4a 	bl	800b290 <_free_r>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc00:	e00d      	b.n	800bc1e <__sflush_r+0xae>
 800bc02:	2301      	movs	r3, #1
 800bc04:	4628      	mov	r0, r5
 800bc06:	47b0      	blx	r6
 800bc08:	4602      	mov	r2, r0
 800bc0a:	1c50      	adds	r0, r2, #1
 800bc0c:	d1c9      	bne.n	800bba2 <__sflush_r+0x32>
 800bc0e:	682b      	ldr	r3, [r5, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d0c6      	beq.n	800bba2 <__sflush_r+0x32>
 800bc14:	2b1d      	cmp	r3, #29
 800bc16:	d001      	beq.n	800bc1c <__sflush_r+0xac>
 800bc18:	2b16      	cmp	r3, #22
 800bc1a:	d11e      	bne.n	800bc5a <__sflush_r+0xea>
 800bc1c:	602f      	str	r7, [r5, #0]
 800bc1e:	2000      	movs	r0, #0
 800bc20:	e022      	b.n	800bc68 <__sflush_r+0xf8>
 800bc22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc26:	b21b      	sxth	r3, r3
 800bc28:	e01b      	b.n	800bc62 <__sflush_r+0xf2>
 800bc2a:	690f      	ldr	r7, [r1, #16]
 800bc2c:	2f00      	cmp	r7, #0
 800bc2e:	d0f6      	beq.n	800bc1e <__sflush_r+0xae>
 800bc30:	0793      	lsls	r3, r2, #30
 800bc32:	680e      	ldr	r6, [r1, #0]
 800bc34:	bf08      	it	eq
 800bc36:	694b      	ldreq	r3, [r1, #20]
 800bc38:	600f      	str	r7, [r1, #0]
 800bc3a:	bf18      	it	ne
 800bc3c:	2300      	movne	r3, #0
 800bc3e:	eba6 0807 	sub.w	r8, r6, r7
 800bc42:	608b      	str	r3, [r1, #8]
 800bc44:	f1b8 0f00 	cmp.w	r8, #0
 800bc48:	dde9      	ble.n	800bc1e <__sflush_r+0xae>
 800bc4a:	6a21      	ldr	r1, [r4, #32]
 800bc4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bc4e:	4643      	mov	r3, r8
 800bc50:	463a      	mov	r2, r7
 800bc52:	4628      	mov	r0, r5
 800bc54:	47b0      	blx	r6
 800bc56:	2800      	cmp	r0, #0
 800bc58:	dc08      	bgt.n	800bc6c <__sflush_r+0xfc>
 800bc5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc62:	81a3      	strh	r3, [r4, #12]
 800bc64:	f04f 30ff 	mov.w	r0, #4294967295
 800bc68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc6c:	4407      	add	r7, r0
 800bc6e:	eba8 0800 	sub.w	r8, r8, r0
 800bc72:	e7e7      	b.n	800bc44 <__sflush_r+0xd4>
 800bc74:	20400001 	.word	0x20400001

0800bc78 <_fflush_r>:
 800bc78:	b538      	push	{r3, r4, r5, lr}
 800bc7a:	690b      	ldr	r3, [r1, #16]
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	460c      	mov	r4, r1
 800bc80:	b913      	cbnz	r3, 800bc88 <_fflush_r+0x10>
 800bc82:	2500      	movs	r5, #0
 800bc84:	4628      	mov	r0, r5
 800bc86:	bd38      	pop	{r3, r4, r5, pc}
 800bc88:	b118      	cbz	r0, 800bc92 <_fflush_r+0x1a>
 800bc8a:	6a03      	ldr	r3, [r0, #32]
 800bc8c:	b90b      	cbnz	r3, 800bc92 <_fflush_r+0x1a>
 800bc8e:	f7ff f853 	bl	800ad38 <__sinit>
 800bc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d0f3      	beq.n	800bc82 <_fflush_r+0xa>
 800bc9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc9c:	07d0      	lsls	r0, r2, #31
 800bc9e:	d404      	bmi.n	800bcaa <_fflush_r+0x32>
 800bca0:	0599      	lsls	r1, r3, #22
 800bca2:	d402      	bmi.n	800bcaa <_fflush_r+0x32>
 800bca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bca6:	f7ff fae2 	bl	800b26e <__retarget_lock_acquire_recursive>
 800bcaa:	4628      	mov	r0, r5
 800bcac:	4621      	mov	r1, r4
 800bcae:	f7ff ff5f 	bl	800bb70 <__sflush_r>
 800bcb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bcb4:	07da      	lsls	r2, r3, #31
 800bcb6:	4605      	mov	r5, r0
 800bcb8:	d4e4      	bmi.n	800bc84 <_fflush_r+0xc>
 800bcba:	89a3      	ldrh	r3, [r4, #12]
 800bcbc:	059b      	lsls	r3, r3, #22
 800bcbe:	d4e1      	bmi.n	800bc84 <_fflush_r+0xc>
 800bcc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcc2:	f7ff fad5 	bl	800b270 <__retarget_lock_release_recursive>
 800bcc6:	e7dd      	b.n	800bc84 <_fflush_r+0xc>

0800bcc8 <__swhatbuf_r>:
 800bcc8:	b570      	push	{r4, r5, r6, lr}
 800bcca:	460c      	mov	r4, r1
 800bccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcd0:	2900      	cmp	r1, #0
 800bcd2:	b096      	sub	sp, #88	@ 0x58
 800bcd4:	4615      	mov	r5, r2
 800bcd6:	461e      	mov	r6, r3
 800bcd8:	da0d      	bge.n	800bcf6 <__swhatbuf_r+0x2e>
 800bcda:	89a3      	ldrh	r3, [r4, #12]
 800bcdc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bce0:	f04f 0100 	mov.w	r1, #0
 800bce4:	bf14      	ite	ne
 800bce6:	2340      	movne	r3, #64	@ 0x40
 800bce8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bcec:	2000      	movs	r0, #0
 800bcee:	6031      	str	r1, [r6, #0]
 800bcf0:	602b      	str	r3, [r5, #0]
 800bcf2:	b016      	add	sp, #88	@ 0x58
 800bcf4:	bd70      	pop	{r4, r5, r6, pc}
 800bcf6:	466a      	mov	r2, sp
 800bcf8:	f000 f862 	bl	800bdc0 <_fstat_r>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	dbec      	blt.n	800bcda <__swhatbuf_r+0x12>
 800bd00:	9901      	ldr	r1, [sp, #4]
 800bd02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bd06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bd0a:	4259      	negs	r1, r3
 800bd0c:	4159      	adcs	r1, r3
 800bd0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd12:	e7eb      	b.n	800bcec <__swhatbuf_r+0x24>

0800bd14 <__smakebuf_r>:
 800bd14:	898b      	ldrh	r3, [r1, #12]
 800bd16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd18:	079d      	lsls	r5, r3, #30
 800bd1a:	4606      	mov	r6, r0
 800bd1c:	460c      	mov	r4, r1
 800bd1e:	d507      	bpl.n	800bd30 <__smakebuf_r+0x1c>
 800bd20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd24:	6023      	str	r3, [r4, #0]
 800bd26:	6123      	str	r3, [r4, #16]
 800bd28:	2301      	movs	r3, #1
 800bd2a:	6163      	str	r3, [r4, #20]
 800bd2c:	b003      	add	sp, #12
 800bd2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd30:	ab01      	add	r3, sp, #4
 800bd32:	466a      	mov	r2, sp
 800bd34:	f7ff ffc8 	bl	800bcc8 <__swhatbuf_r>
 800bd38:	9f00      	ldr	r7, [sp, #0]
 800bd3a:	4605      	mov	r5, r0
 800bd3c:	4639      	mov	r1, r7
 800bd3e:	4630      	mov	r0, r6
 800bd40:	f7fe fe5e 	bl	800aa00 <_malloc_r>
 800bd44:	b948      	cbnz	r0, 800bd5a <__smakebuf_r+0x46>
 800bd46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd4a:	059a      	lsls	r2, r3, #22
 800bd4c:	d4ee      	bmi.n	800bd2c <__smakebuf_r+0x18>
 800bd4e:	f023 0303 	bic.w	r3, r3, #3
 800bd52:	f043 0302 	orr.w	r3, r3, #2
 800bd56:	81a3      	strh	r3, [r4, #12]
 800bd58:	e7e2      	b.n	800bd20 <__smakebuf_r+0xc>
 800bd5a:	89a3      	ldrh	r3, [r4, #12]
 800bd5c:	6020      	str	r0, [r4, #0]
 800bd5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd62:	81a3      	strh	r3, [r4, #12]
 800bd64:	9b01      	ldr	r3, [sp, #4]
 800bd66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bd6a:	b15b      	cbz	r3, 800bd84 <__smakebuf_r+0x70>
 800bd6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd70:	4630      	mov	r0, r6
 800bd72:	f000 f837 	bl	800bde4 <_isatty_r>
 800bd76:	b128      	cbz	r0, 800bd84 <__smakebuf_r+0x70>
 800bd78:	89a3      	ldrh	r3, [r4, #12]
 800bd7a:	f023 0303 	bic.w	r3, r3, #3
 800bd7e:	f043 0301 	orr.w	r3, r3, #1
 800bd82:	81a3      	strh	r3, [r4, #12]
 800bd84:	89a3      	ldrh	r3, [r4, #12]
 800bd86:	431d      	orrs	r5, r3
 800bd88:	81a5      	strh	r5, [r4, #12]
 800bd8a:	e7cf      	b.n	800bd2c <__smakebuf_r+0x18>

0800bd8c <memmove>:
 800bd8c:	4288      	cmp	r0, r1
 800bd8e:	b510      	push	{r4, lr}
 800bd90:	eb01 0402 	add.w	r4, r1, r2
 800bd94:	d902      	bls.n	800bd9c <memmove+0x10>
 800bd96:	4284      	cmp	r4, r0
 800bd98:	4623      	mov	r3, r4
 800bd9a:	d807      	bhi.n	800bdac <memmove+0x20>
 800bd9c:	1e43      	subs	r3, r0, #1
 800bd9e:	42a1      	cmp	r1, r4
 800bda0:	d008      	beq.n	800bdb4 <memmove+0x28>
 800bda2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bda6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bdaa:	e7f8      	b.n	800bd9e <memmove+0x12>
 800bdac:	4402      	add	r2, r0
 800bdae:	4601      	mov	r1, r0
 800bdb0:	428a      	cmp	r2, r1
 800bdb2:	d100      	bne.n	800bdb6 <memmove+0x2a>
 800bdb4:	bd10      	pop	{r4, pc}
 800bdb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bdba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bdbe:	e7f7      	b.n	800bdb0 <memmove+0x24>

0800bdc0 <_fstat_r>:
 800bdc0:	b538      	push	{r3, r4, r5, lr}
 800bdc2:	4d07      	ldr	r5, [pc, #28]	@ (800bde0 <_fstat_r+0x20>)
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	4604      	mov	r4, r0
 800bdc8:	4608      	mov	r0, r1
 800bdca:	4611      	mov	r1, r2
 800bdcc:	602b      	str	r3, [r5, #0]
 800bdce:	f7f5 fcc4 	bl	800175a <_fstat>
 800bdd2:	1c43      	adds	r3, r0, #1
 800bdd4:	d102      	bne.n	800bddc <_fstat_r+0x1c>
 800bdd6:	682b      	ldr	r3, [r5, #0]
 800bdd8:	b103      	cbz	r3, 800bddc <_fstat_r+0x1c>
 800bdda:	6023      	str	r3, [r4, #0]
 800bddc:	bd38      	pop	{r3, r4, r5, pc}
 800bdde:	bf00      	nop
 800bde0:	200024f4 	.word	0x200024f4

0800bde4 <_isatty_r>:
 800bde4:	b538      	push	{r3, r4, r5, lr}
 800bde6:	4d06      	ldr	r5, [pc, #24]	@ (800be00 <_isatty_r+0x1c>)
 800bde8:	2300      	movs	r3, #0
 800bdea:	4604      	mov	r4, r0
 800bdec:	4608      	mov	r0, r1
 800bdee:	602b      	str	r3, [r5, #0]
 800bdf0:	f7f5 fcc3 	bl	800177a <_isatty>
 800bdf4:	1c43      	adds	r3, r0, #1
 800bdf6:	d102      	bne.n	800bdfe <_isatty_r+0x1a>
 800bdf8:	682b      	ldr	r3, [r5, #0]
 800bdfa:	b103      	cbz	r3, 800bdfe <_isatty_r+0x1a>
 800bdfc:	6023      	str	r3, [r4, #0]
 800bdfe:	bd38      	pop	{r3, r4, r5, pc}
 800be00:	200024f4 	.word	0x200024f4

0800be04 <_realloc_r>:
 800be04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be08:	4607      	mov	r7, r0
 800be0a:	4614      	mov	r4, r2
 800be0c:	460d      	mov	r5, r1
 800be0e:	b921      	cbnz	r1, 800be1a <_realloc_r+0x16>
 800be10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be14:	4611      	mov	r1, r2
 800be16:	f7fe bdf3 	b.w	800aa00 <_malloc_r>
 800be1a:	b92a      	cbnz	r2, 800be28 <_realloc_r+0x24>
 800be1c:	f7ff fa38 	bl	800b290 <_free_r>
 800be20:	4625      	mov	r5, r4
 800be22:	4628      	mov	r0, r5
 800be24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be28:	f000 f81a 	bl	800be60 <_malloc_usable_size_r>
 800be2c:	4284      	cmp	r4, r0
 800be2e:	4606      	mov	r6, r0
 800be30:	d802      	bhi.n	800be38 <_realloc_r+0x34>
 800be32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be36:	d8f4      	bhi.n	800be22 <_realloc_r+0x1e>
 800be38:	4621      	mov	r1, r4
 800be3a:	4638      	mov	r0, r7
 800be3c:	f7fe fde0 	bl	800aa00 <_malloc_r>
 800be40:	4680      	mov	r8, r0
 800be42:	b908      	cbnz	r0, 800be48 <_realloc_r+0x44>
 800be44:	4645      	mov	r5, r8
 800be46:	e7ec      	b.n	800be22 <_realloc_r+0x1e>
 800be48:	42b4      	cmp	r4, r6
 800be4a:	4622      	mov	r2, r4
 800be4c:	4629      	mov	r1, r5
 800be4e:	bf28      	it	cs
 800be50:	4632      	movcs	r2, r6
 800be52:	f7ff fa0e 	bl	800b272 <memcpy>
 800be56:	4629      	mov	r1, r5
 800be58:	4638      	mov	r0, r7
 800be5a:	f7ff fa19 	bl	800b290 <_free_r>
 800be5e:	e7f1      	b.n	800be44 <_realloc_r+0x40>

0800be60 <_malloc_usable_size_r>:
 800be60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be64:	1f18      	subs	r0, r3, #4
 800be66:	2b00      	cmp	r3, #0
 800be68:	bfbc      	itt	lt
 800be6a:	580b      	ldrlt	r3, [r1, r0]
 800be6c:	18c0      	addlt	r0, r0, r3
 800be6e:	4770      	bx	lr

0800be70 <_init>:
 800be70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be72:	bf00      	nop
 800be74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be76:	bc08      	pop	{r3}
 800be78:	469e      	mov	lr, r3
 800be7a:	4770      	bx	lr

0800be7c <_fini>:
 800be7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be7e:	bf00      	nop
 800be80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be82:	bc08      	pop	{r3}
 800be84:	469e      	mov	lr, r3
 800be86:	4770      	bx	lr
