INFO: [VRFC 10-163] Analyzing VHDL file "D:/XilinxProjekty/ParityGenerator/ParityGenerator.srcs/sim_1/new/ParityGenerator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ParityGenerator_tb'
