#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 31 21:22:04 2017
# Process ID: 20964
# Current directory: C:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.runs/design_1_CCD_controller_AXI_0_0_synth_1
# Command line: vivado.exe -log design_1_CCD_controller_AXI_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_CCD_controller_AXI_0_0.tcl
# Log file: C:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.runs/design_1_CCD_controller_AXI_0_0_synth_1/design_1_CCD_controller_AXI_0_0.vds
# Journal file: C:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.runs/design_1_CCD_controller_AXI_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_CCD_controller_AXI_0_0.tcl -notrace
Command: synth_design -top design_1_CCD_controller_AXI_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 325.922 ; gain = 79.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_CCD_controller_AXI_0_0' [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ip/design_1_CCD_controller_AXI_0_0/synth/design_1_CCD_controller_AXI_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter number_of_samples bound to: 10 - type: integer 
	Parameter prescaler bound to: 2000 - type: integer 
	Parameter RS_pulse_width bound to: 500 - type: integer 
	Parameter cp_delay bound to: 700 - type: integer 
INFO: [Synth 8-3491] module 'CCD_controller_AXI_v1_0' declared at 'c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'CCD_controller_AXI_v1_0' [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ip/design_1_CCD_controller_AXI_0_0/synth/design_1_CCD_controller_AXI_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'CCD_controller_AXI_v1_0' [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0.vhd:55]
	Parameter number_of_samples bound to: 10 - type: integer 
	Parameter prescaler bound to: 2000 - type: integer 
	Parameter RS_pulse_width bound to: 500 - type: integer 
	Parameter cp_delay bound to: 700 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter number_of_samples bound to: 10 - type: integer 
	Parameter prescaler bound to: 2000 - type: integer 
	Parameter RS_pulse_width bound to: 500 - type: integer 
	Parameter cp_delay bound to: 500 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'CCD_controller_AXI_v1_0_S00_AXI' declared at 'c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:5' bound to instance 'CCD_controller_AXI_v1_0_S00_AXI_inst' of component 'CCD_controller_AXI_v1_0_S00_AXI' [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'CCD_controller_AXI_v1_0_S00_AXI' [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:92]
	Parameter number_of_samples bound to: 10 - type: integer 
	Parameter prescaler bound to: 2000 - type: integer 
	Parameter RS_pulse_width bound to: 500 - type: integer 
	Parameter cp_delay bound to: 500 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:246]
INFO: [Synth 8-226] default block is never used [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:376]
	Parameter number_of_samples bound to: 10 - type: integer 
	Parameter prescaler bound to: 2000 - type: integer 
	Parameter RS_pulse_width bound to: 500 - type: integer 
	Parameter cp_delay bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'CCD_clocks_generator' declared at 'c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd:34' bound to instance 'CCD_clocks_1_inst' of component 'CCD_clocks_generator' [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:410]
INFO: [Synth 8-638] synthesizing module 'CCD_clocks_generator' [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd:49]
	Parameter number_of_samples bound to: 10 - type: integer 
	Parameter prescaler bound to: 2000 - type: integer 
	Parameter RS_pulse_width bound to: 500 - type: integer 
	Parameter cp_delay bound to: 500 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element cp_delay_counter_reg was removed.  [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'CCD_clocks_generator' (1#1) [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:375]
INFO: [Synth 8-256] done synthesizing module 'CCD_controller_AXI_v1_0_S00_AXI' (2#1) [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'CCD_controller_AXI_v1_0' (3#1) [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/5a9a/hdl/CCD_controller_AXI_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCD_controller_AXI_0_0' (4#1) [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ip/design_1_CCD_controller_AXI_0_0/synth/design_1_CCD_controller_AXI_0_0.vhd:86]
WARNING: [Synth 8-3331] design CCD_controller_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design CCD_controller_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design CCD_controller_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design CCD_controller_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design CCD_controller_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design CCD_controller_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 366.246 ; gain = 119.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 366.246 ; gain = 119.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 660.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "wave_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "down_clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RS_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RS_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CP_sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CP_counter_width" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CP_counter_width" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CP_counter_width_reg was removed.  [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CCD_clocks_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
Module CCD_controller_AXI_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/CCD_controller_AXI_v1_0_S00_AXI_inst/CCD_clocks_1_inst/wave_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/CCD_controller_AXI_v1_0_S00_AXI_inst/CCD_clocks_1_inst/down_clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element U0/CCD_controller_AXI_v1_0_S00_AXI_inst/CCD_clocks_1_inst/CP_counter_width_reg was removed.  [c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ipshared/vhdl_modules/CCD_clocks_generator.vhd:92]
WARNING: [Synth 8-3331] design design_1_CCD_controller_AXI_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_CCD_controller_AXI_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_CCD_controller_AXI_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_CCD_controller_AXI_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_CCD_controller_AXI_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_CCD_controller_AXI_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/CCD_controller_AXI_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_CCD_controller_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_CCD_controller_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/CCD_controller_AXI_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_CCD_controller_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_CCD_controller_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_CCD_controller_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_CCD_controller_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/CCD_controller_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_CCD_controller_AXI_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT1   |    67|
|3     |LUT2   |    66|
|4     |LUT3   |    25|
|5     |LUT4   |    28|
|6     |LUT5   |    38|
|7     |LUT6   |    39|
|8     |FDRE   |   268|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   563|
|2     |  U0                                     |CCD_controller_AXI_v1_0         |   563|
|3     |    CCD_controller_AXI_v1_0_S00_AXI_inst |CCD_controller_AXI_v1_0_S00_AXI |   563|
|4     |      CCD_clocks_1_inst                  |CCD_clocks_generator            |   334|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 660.195 ; gain = 413.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 660.195 ; gain = 119.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 660.195 ; gain = 413.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

45 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 660.195 ; gain = 413.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.runs/design_1_CCD_controller_AXI_0_0_synth_1/design_1_CCD_controller_AXI_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.srcs/sources_1/bd/design_1/ip/design_1_CCD_controller_AXI_0_0/design_1_CCD_controller_AXI_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/calta/Dropbox/Progetti_fpga/CCD_Controller_Zybo_V2/CCD_Controller_Zybo_V2.runs/design_1_CCD_controller_AXI_0_0_synth_1/design_1_CCD_controller_AXI_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 660.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 21:22:58 2017...
