$date
	Sun Nov 11 21:13:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qnot $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
1$
0#
x"
x!
$end
#1
1!
0"
1#
#2
0#
#3
1#
#4
0#
#5
0!
1"
1#
0&
#6
0#
#7
1!
0"
1#
#8
0#
#9
0!
1"
1#
#10
0#
#11
1!
0"
1#
#12
0#
#13
0!
1"
1#
#14
0#
#15
1!
0"
1#
#16
0#
#17
0!
1"
1#
#18
0#
#19
1!
0"
1#
#20
0#
#21
0!
1"
1#
#22
0#
#23
1!
0"
1#
#24
0#
#25
0!
1"
1#
#26
0#
#27
1!
0"
1#
#28
0#
#29
0!
1"
1#
#30
0#
