Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Tue Jul 16 12:55:33 2024
| Host              : Thorntanker running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design            : top
| Device            : xczu7ev-fbvb900
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : I
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Clock Region Cell Placement per Global Clock: Region X1Y0
34. Clock Region Cell Placement per Global Clock: Region X2Y0
35. Clock Region Cell Placement per Global Clock: Region X3Y0
36. Clock Region Cell Placement per Global Clock: Region X1Y1
37. Clock Region Cell Placement per Global Clock: Region X2Y1
38. Clock Region Cell Placement per Global Clock: Region X3Y1
39. Clock Region Cell Placement per Global Clock: Region X1Y2
40. Clock Region Cell Placement per Global Clock: Region X2Y2
41. Clock Region Cell Placement per Global Clock: Region X3Y2
42. Clock Region Cell Placement per Global Clock: Region X1Y3
43. Clock Region Cell Placement per Global Clock: Region X2Y3
44. Clock Region Cell Placement per Global Clock: Region X3Y3
45. Clock Region Cell Placement per Global Clock: Region X0Y4
46. Clock Region Cell Placement per Global Clock: Region X1Y4
47. Clock Region Cell Placement per Global Clock: Region X2Y4
48. Clock Region Cell Placement per Global Clock: Region X3Y4
49. Clock Region Cell Placement per Global Clock: Region X1Y5
50. Clock Region Cell Placement per Global Clock: Region X2Y5
51. Clock Region Cell Placement per Global Clock: Region X3Y5

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    4 |       208 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |   18 |       144 |   0 |            0 |      0 |
| BUFG_PS    |    2 |        96 |   0 |            0 |      0 |
| MMCM       |    1 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                      | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                 | Net                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y77  | X1Y3         | X1Y2 |                   |                  |                18 |       46617 |               0 |       20.000 | clk_pl_1                                                                                                                                                                                                                                                                                                                                                                                                                                   | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O                                                                                                                                                                                                                                                                                                                                                                   | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                                                                                                                                                                                                                                                            |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X1Y49   | X2Y2         | X2Y3 |                   |                  |                 9 |        3476 |               0 |       20.000 | clk_50MHz_onboardclk                                                                                                                                                                                                                                                                                                                                                                                                                       | onboardCLK_1/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                                                                                            | onboardCLK_1/inst/clk_50MHz                                                                                                                                                                                                                                                                                                                                                                                                 |
| g2        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y67  | X3Y2         | X2Y2 |                   |                  |                 5 |        3160 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                                                                                                                                                          | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                           |
| g3        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y64  | X3Y2         | X3Y4 |                   |                  |                 1 |          31 |               0 |        6.400 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon       |
| g4        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y66  | X3Y2         | X2Y2 |                   |                  |                 1 |           1 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                                                                                           | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                               |
| g5        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y71  | X3Y2         | X2Y2 |                   |                  |                 6 |        2430 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                                                                                                                                                         | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                          |
| g6        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y68  | X3Y2         | X3Y2 |                   |                  |                 1 |          31 |               0 |        6.400 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
| g7        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y70  | X3Y2         | X2Y2 |                   |                  |                 1 |           1 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                                                                                          | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                              |
| g8        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y106 | X3Y4         | X2Y4 |                   |                  |                 3 |        2026 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                                                                                                                                                         | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                          |
| g9        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y96  | X3Y4         | X3Y4 |                   |                  |                 1 |          31 |               0 |        6.400 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
| g10       | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y98  | X3Y4         | X2Y4 |                   |                  |                 1 |           1 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                                                                                          | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                              |
| g11       | src5      | BUFG_GT/O       | None       | BUFG_GT_X0Y63  | X3Y2         | X2Y2 |                   |                  |                 7 |        1956 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                                                                                                                                                          | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                           |
| g12       | src5      | BUFG_GT/O       | None       | BUFG_GT_X0Y60  | X3Y2         | X3Y2 |                   |                  |                 1 |          31 |               0 |        6.400 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon       |
| g13       | src5      | BUFG_GT/O       | None       | BUFG_GT_X0Y62  | X3Y2         | X2Y2 |                   |                  |                 1 |           1 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                                                                                           | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                               |
| g14       | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y69  | X3Y2         | X2Y3 |                   |                  |                 6 |         642 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                   | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                       |
| g15       | src7      | BUFG_GT/O       | None       | BUFG_GT_X0Y65  | X3Y2         | X2Y3 |                   |                  |                 5 |         642 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                           |
| g16       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y105 | X3Y4         | X3Y4 |                   |                  |                 2 |         642 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                   | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                       |
| g17       | src9      | BUFG_GT/O       | None       | BUFG_GT_X0Y61  | X3Y2         | X2Y3 |                   |                  |                 4 |         642 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                           |
| g18       | src10     | BUFG_PS/O       | None       | BUFG_PS_X0Y75  | X1Y3         | X1Y1 |                   |                  |                 2 |         354 |               0 |       12.500 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                                   | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                                                                                                                                                                                   | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                                            |
| g19       | src11     | BUFG_GT/O       | None       | BUFG_GT_X0Y83  | X3Y3         | X2Y4 |                   |                  |                 1 |         101 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | BUFG_GT_inst_c2c_odiv2/O                                                                                                                                                                                                                                                                                                                                                                                                                   | buf_c2c_refclk_odiv2                                                                                                                                                                                                                                                                                                                                                                                                        |
| g20       | src12     | BUFGCE/O        | None       | BUFGCE_X1Y79   | X2Y3         | X1Y4 |                   |                  |                 1 |         101 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | BUFG_CLK_HQ/O                                                                                                                                                                                                                                                                                                                                                                                                                              | clk_HQ                                                                                                                                                                                                                                                                                                                                                                                                                      |
| g21       | src13     | BUFGCE/O        | None       | BUFGCE_X1Y76   | X2Y3         | X1Y5 |                   |                  |                 1 |         101 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | BUFG_CLK_LHC/O                                                                                                                                                                                                                                                                                                                                                                                                                             | clk_LHC                                                                                                                                                                                                                                                                                                                                                                                                                     |
| g22       | src14     | BUFG_GT/O       | None       | BUFG_GT_X0Y102 | X3Y4         | X1Y4 |                   |                  |                 2 |         101 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | TCDS_gtbuf/O                                                                                                                                                                                                                                                                                                                                                                                                                               | clk_TCDS                                                                                                                                                                                                                                                                                                                                                                                                                    |
| g23       | src15     | BUFGCE/O        | None       | BUFGCE_X1Y80   | X2Y3         | X1Y4 |                   |                  |                 2 |         101 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                                            | BUFG_CLK_TTC/O                                                                                                                                                                                                                                                                                                                                                                                                                             | clk_TTC                                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock         | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[1]           | None                | PS8_X0Y0            | X0Y1         |           1 |               0 |              20.000 | clk_pl_1             | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/PS8_i/PLCLK[1]                                                                                                                                                                                                                                                                                                                                                                 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk_unbuffered[1]                                                                                                                                                                                                                                                                                              |
| src1      | g1        | MMCME4_ADV/CLKOUT1     | None                | MMCM_X1Y2           | X2Y2         |           1 |               0 |              20.000 | clk_50MHz_onboardclk | onboardCLK_1/inst/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                               | onboardCLK_1/inst/clk_50MHz_onboardclk                                                                                                                                                                                                                                                                                                                     |
| src2      | g2        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11 | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]       |
| src2      | g3        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11 | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]       |
| src2      | g4        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11 | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]       |
| src3      | g5        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10 | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src3      | g6        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10 | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src3      | g7        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10 | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src4      | g8        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y18 | GTHE4_CHANNEL_X0Y18 | X3Y4         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src4      | g9        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y18 | GTHE4_CHANNEL_X0Y18 | X3Y4         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src4      | g10       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y18 | GTHE4_CHANNEL_X0Y18 | X3Y4         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src5      | g11       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8  | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]       |
| src5      | g12       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8  | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]       |
| src5      | g13       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8  | X3Y2         |           4 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]       |
| src6      | g14       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10 | X3Y2         |           2 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src7      | g15       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11 | X3Y2         |           2 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]       |
| src8      | g16       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y18 | GTHE4_CHANNEL_X0Y18 | X3Y4         |           2 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src9      | g17       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8  | X3Y2         |           2 |               0 |                     |                      | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]       |
| src10     | g18       | PS8/PLCLK[0]           | None                | PS8_X0Y0            | X0Y1         |           1 |               0 |              12.500 | clk_pl_0             | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/PS8_i/PLCLK[0]                                                                                                                                                                                                                                                                                                                                                                 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk_unbuffered[0]                                                                                                                                                                                                                                                                                              |
| src11     | g19       | IBUFDS_GTE4/ODIV2      | GTHE4_COMMON_X0Y3   | GTHE4_COMMON_X0Y3   | X3Y3         |           2 |               0 |                     |                      | ibufds_c2c/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                        | c2c_refclk_odiv2                                                                                                                                                                                                                                                                                                                                           |
| src12     | g20       | IBUFCTRL/O             | IOB_X2Y179          | IOB_X2Y179          | X2Y3         |           1 |               0 |                     |                      | ibufds_CLK_HQ/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                           | ibufds_CLK_HQ/O                                                                                                                                                                                                                                                                                                                                            |
| src13     | g21       | IBUFCTRL/O             | IOB_X2Y182          | IOB_X2Y182          | X2Y3         |           1 |               0 |                     |                      | ibufds_CLK_LHC/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                          | ibufds_CLK_LHC/O                                                                                                                                                                                                                                                                                                                                           |
| src14     | g22       | IBUFDS_GTE4/ODIV2      | GTHE4_COMMON_X0Y4   | GTHE4_COMMON_X0Y4   | X3Y4         |           2 |               0 |                     |                      | TCDS_clk_buf/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                      | refclk_TCDS                                                                                                                                                                                                                                                                                                                                                |
| src15     | g23       | IBUFCTRL/O             | IOB_X2Y177          | IOB_X2Y177          | X2Y3         |           1 |               0 |                     |                      | ibufds_CLK_TTC/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                          | ibufds_CLK_TTC/O                                                                                                                                                                                                                                                                                                                                           |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                 | Net                                                                                                                                                                                                                                                                                                                                                           |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y10 | GTHE4_CHANNEL_X0Y10/GTHE4_CHANNEL | X3Y2         |          15 |               0 |              |       | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |
| 1        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y11 | GTHE4_CHANNEL_X0Y11/GTHE4_CHANNEL | X3Y2         |          15 |               0 |              |       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS       | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]       |
| 2        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y18 | GTHE4_CHANNEL_X0Y18/GTHE4_CHANNEL | X3Y4         |          15 |               0 |              |       | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |
| 3        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y8  | GTHE4_CHANNEL_X0Y8/GTHE4_CHANNEL  | X3Y2         |          15 |               0 |              |       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS       | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]       |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y0              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y1              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y2              |    11 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     1 |     1 |     0 |     2 |
| X3Y2              |    13 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X2Y3              |     7 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y4              |     2 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |    12 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |    13 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      1 |      24 |   3083 |   17280 |    151 |    4320 |      6 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      1 |      24 |    264 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |    226 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      2 |      24 |   4230 |   17280 |    202 |    4320 |      1 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |   3642 |   22080 |     38 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |    933 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      3 |      24 |   6424 |   17280 |    482 |    4320 |     11 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |     11 |      24 |   4313 |   22080 |     69 |    5760 |      2 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |     13 |      24 |   1391 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      3 |       4 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      3 |      24 |   6038 |   17280 |    172 |    4320 |     13 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      7 |      24 |   1551 |   22080 |     90 |    5760 |      2 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      4 |      24 |     92 |   22080 |     11 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y4              |      2 |      24 |   5521 |   40320 |    163 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y4              |      7 |      24 |   7152 |   23040 |    427 |    5760 |     10 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |     12 |      24 |   6520 |   22080 |    284 |    5760 |     14 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |     13 |      24 |   7645 |   22080 |     82 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      1 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   40320 |      0 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y5              |      6 |      24 |   1879 |   23040 |     39 |    5760 |      2 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      3 |      24 |     83 |   22080 |      3 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |     10 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y5 |  0 |  6 |  3 |  1 |
| Y4 |  2 |  8 | 13 | 14 |
| Y3 |  0 |  7 | 12 |  6 |
| Y2 |  0 |  3 | 11 | 14 |
| Y1 |  0 |  2 |  2 |  2 |
| Y0 |  0 |  1 |  1 |  1 |
+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X2Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X2Y2              |   10 |    24 | 41.67 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |   10 |    24 | 41.67 |
| X3Y2              |   19 |    24 | 79.17 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X2Y3              |    5 |    24 | 20.83 |    7 |    24 | 29.17 |    4 |    24 | 16.67 |    7 |    24 | 29.17 |
| X3Y3              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    2 |    24 |  8.33 |    7 |    24 | 29.17 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X2Y4              |    7 |    24 | 29.17 |   12 |    24 | 50.00 |    1 |    24 |  4.17 |    6 |    24 | 25.00 |
| X3Y4              |    6 |    24 | 25.00 |   13 |    24 | 54.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| g0        | BUFG_PS/O       | X1Y3              | clk_pl_1 |      20.000 | {0.000 10.000} | X1Y2     |       46617 |        0 |              0 |        0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1 |
+-----------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-----------+-------+-------+-----------------------+
|    | X0    | X1        | X2    | X3    | HORIZONTAL PROG DELAY |
+----+-------+-----------+-------+-------+-----------------------+
| Y5 |     0 |       620 |     0 |     0 |                     0 |
| Y4 |  5606 |      7245 |  2224 |  3784 |                     1 |
| Y3 |     0 |  (D) 4754 |    49 |    33 |                     2 |
| Y2 |     0 |  (R) 6472 |  3206 |    97 |                     2 |
| Y1 |     1 |      4199 |  3680 |   920 |                     1 |
| Y0 |     0 |      3237 |   264 |   226 |                     0 |
+----+-------+-----------+-------+-------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                         |
+-----------+-----------------+-------------------+----------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------+
| g1        | BUFGCE/O        | X2Y2              | clk_50MHz_onboardclk |      20.000 | {0.000 10.000} | X2Y3     |        3472 |        0 |              0 |        4 | onboardCLK_1/inst/clk_50MHz |
+-----------+-----------------+-------------------+----------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-----------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+---------+-------+-----------------------+
|    | X0 | X1 | X2      | X3    | HORIZONTAL PROG DELAY |
+----+----+----+---------+-------+-----------------------+
| Y5 |  0 |  0 |       0 |    10 |                     1 |
| Y4 |  0 |  6 |     441 |  1681 |                     2 |
| Y3 |  0 |  0 |   (R) 2 |    34 |                     2 |
| Y2 |  0 |  0 |  (D) 88 |  1201 |                     1 |
| Y1 |  0 |  0 |       0 |    13 |                     0 |
| Y0 |  0 |  0 |       0 |     0 |                     - |
+----+----+----+---------+-------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X3Y2              |       |             |               | X2Y2     |        3159 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-------+---------+-----------------------+
|    | X0 | X1   | X2    | X3      | HORIZONTAL PROG DELAY |
+----+----+------+-------+---------+-----------------------+
| Y5 |  0 |    0 |     0 |       0 |                     - |
| Y4 |  0 |    0 |   188 |    1337 |                     0 |
| Y3 |  0 |  744 |   880 |       0 |                     1 |
| Y2 |  0 |    0 | (R) 0 |  (D) 11 |                     1 |
| Y1 |  0 |    0 |     0 |       0 |                     - |
| Y0 |  0 |    0 |     0 |       0 |                     - |
+----+----+------+-------+---------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X3Y2              | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.400 | {0.000 3.200} | X3Y4     |          31 |        0 |              0 |        0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3     | HORIZONTAL PROG DELAY |
+----+----+----+----+--------+-----------------------+
| Y5 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y3 |  0 |  0 |  0 |      0 |                     - |
| Y2 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y1 |  0 |  0 |  0 |      0 |                     - |
| Y0 |  0 |  0 |  0 |      0 |                     - |
+----+----+----+----+--------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X3Y2              |       |             |               | X2Y2     |           0 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+--------+-----------------------+
|    | X0 | X1 | X2    | X3     | HORIZONTAL PROG DELAY |
+----+----+----+-------+--------+-----------------------+
| Y5 |  0 |  0 |     0 |      0 |                     - |
| Y4 |  0 |  0 |     0 |      0 |                     - |
| Y3 |  0 |  0 |     0 |      0 |                     - |
| Y2 |  0 |  0 | (R) 0 |  (D) 1 |                     1 |
| Y1 |  0 |  0 |     0 |      0 |                     - |
| Y0 |  0 |  0 |     0 |      0 |                     - |
+----+----+----+-------+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X3Y2              |       |             |               | X2Y2     |        2429 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-------+--------+-----------------------+
|    | X0 | X1   | X2    | X3     | HORIZONTAL PROG DELAY |
+----+----+------+-------+--------+-----------------------+
| Y5 |  0 |  670 |    18 |      0 |                     0 |
| Y4 |  0 |  221 |   976 |    544 |                     1 |
| Y3 |  0 |    0 |     0 |      0 |                     - |
| Y2 |  0 |    0 | (R) 0 |  (D) 1 |                     2 |
| Y1 |  0 |    0 |     0 |      0 |                     - |
| Y0 |  0 |    0 |     0 |      0 |                     - |
+----+----+------+-------+--------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X3Y2              | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.400 | {0.000 3.200} | X3Y2     |          31 |        0 |              0 |        0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3         | HORIZONTAL PROG DELAY |
+----+----+----+----+------------+-----------------------+
| Y5 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+------------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                            |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X3Y2              |       |             |               | X2Y2     |           0 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+--------+-----------------------+
|    | X0 | X1 | X2    | X3     | HORIZONTAL PROG DELAY |
+----+----+----+-------+--------+-----------------------+
| Y5 |  0 |  0 |     0 |      0 |                     - |
| Y4 |  0 |  0 |     0 |      0 |                     - |
| Y3 |  0 |  0 |     0 |      0 |                     - |
| Y2 |  0 |  0 | (R) 0 |  (D) 1 |                     2 |
| Y1 |  0 |  0 |     0 |      0 |                     - |
| Y0 |  0 |  0 |     0 |      0 |                     - |
+----+----+----+-------+--------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X3Y4              |       |             |               | X2Y4     |        2025 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+----------+----------+-----------------------+
|    | X0  | X1 | X2       | X3       | HORIZONTAL PROG DELAY |
+----+-----+----+----------+----------+-----------------------+
| Y5 |   0 |  0 |        0 |        0 |                     - |
| Y4 |  78 |  0 | (R) 1803 |  (D) 145 |                     0 |
| Y3 |   0 |  0 |        0 |        0 |                     - |
| Y2 |   0 |  0 |        0 |        0 |                     - |
| Y1 |   0 |  0 |        0 |        0 |                     - |
| Y0 |   0 |  0 |        0 |        0 |                     - |
+----+-----+----+----------+----------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X3Y4              | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.400 | {0.000 3.200} | X3Y4     |          31 |        0 |              0 |        0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3         | HORIZONTAL PROG DELAY |
+----+----+----+----+------------+-----------------------+
| Y5 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y3 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                            |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X3Y4              |       |             |               | X2Y4     |           0 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+--------+-----------------------+
|    | X0 | X1 | X2    | X3     | HORIZONTAL PROG DELAY |
+----+----+----+-------+--------+-----------------------+
| Y5 |  0 |  0 |     0 |      0 |                     - |
| Y4 |  0 |  0 | (R) 0 |  (D) 1 |                     0 |
| Y3 |  0 |  0 |     0 |      0 |                     - |
| Y2 |  0 |  0 |     0 |      0 |                     - |
| Y1 |  0 |  0 |     0 |      0 |                     - |
| Y0 |  0 |  0 |     0 |      0 |                     - |
+----+----+----+-------+--------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X3Y2              |       |             |               | X2Y2     |        1955 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+---------+---------+-----------------------+
|    | X0 | X1   | X2      | X3      | HORIZONTAL PROG DELAY |
+----+----+------+---------+---------+-----------------------+
| Y5 |  0 |    0 |       0 |       0 |                     - |
| Y4 |  0 |    0 |     154 |     125 |                     0 |
| Y3 |  0 |  726 |     120 |       0 |                     1 |
| Y2 |  0 |  322 | (R) 498 |  (D) 11 |                     1 |
| Y1 |  0 |    0 |       0 |       0 |                     - |
| Y0 |  0 |    0 |       0 |       0 |                     - |
+----+----+------+---------+---------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X3Y2              | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.400 | {0.000 3.200} | X3Y2     |          31 |        0 |              0 |        0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2 | X3         | HORIZONTAL PROG DELAY |
+----+----+----+----+------------+-----------------------+
| Y5 |  0 |  0 |  0 |          0 |                     - |
| Y4 |  0 |  0 |  0 |          0 |                     - |
| Y3 |  0 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1 |  0 |  0 |  0 |          0 |                     - |
| Y0 |  0 |  0 |  0 |          0 |                     - |
+----+----+----+----+------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X3Y2              |       |             |               | X2Y2     |           0 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+--------+-----------------------+
|    | X0 | X1 | X2    | X3     | HORIZONTAL PROG DELAY |
+----+----+----+-------+--------+-----------------------+
| Y5 |  0 |  0 |     0 |      0 |                     - |
| Y4 |  0 |  0 |     0 |      0 |                     - |
| Y3 |  0 |  0 |     0 |      0 |                     - |
| Y2 |  0 |  0 | (R) 0 |  (D) 1 |                     1 |
| Y1 |  0 |  0 |     0 |      0 |                     - |
| Y0 |  0 |  0 |     0 |      0 |                     - |
+----+----+----+-------+--------+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X3Y2              |       |             |               | X2Y3     |         641 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-------+--------+-----------------------+
|    | X0 | X1   | X2    | X3     | HORIZONTAL PROG DELAY |
+----+----+------+-------+--------+-----------------------+
| Y5 |  0 |  338 |    68 |      0 |                     0 |
| Y4 |  0 |    0 |   219 |      5 |                     1 |
| Y3 |  0 |    0 | (R) 0 |     11 |                     1 |
| Y2 |  0 |    0 |     0 |  (D) 1 |                     0 |
| Y1 |  0 |    0 |     0 |      0 |                     - |
| Y0 |  0 |    0 |     0 |      0 |                     - |
+----+----+------+-------+--------+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X3Y2              |       |             |               | X2Y3     |         641 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+---------+--------+-----------------------+
|    | X0 | X1 | X2      | X3     | HORIZONTAL PROG DELAY |
+----+----+----+---------+--------+-----------------------+
| Y5 |  0 |  0 |       0 |      0 |                     - |
| Y4 |  0 |  0 |      77 |      5 |                     1 |
| Y3 |  0 |  0 | (R) 548 |     11 |                     1 |
| Y2 |  0 |  0 |       0 |  (D) 1 |                     0 |
| Y1 |  0 |  0 |       0 |      0 |                     - |
| Y0 |  0 |  0 |       0 |      0 |                     - |
+----+----+----+---------+--------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X3Y4              |       |             |               | X3Y4     |         641 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+-----------+-----------------------+
|    | X0 | X1 | X2   | X3        | HORIZONTAL PROG DELAY |
+----+----+----+------+-----------+-----------------------+
| Y5 |  0 |  0 |    0 |         0 |                     - |
| Y4 |  0 |  0 |  635 | (R) (D) 7 |                     0 |
| Y3 |  0 |  0 |    0 |         0 |                     - |
| Y2 |  0 |  0 |    0 |         0 |                     - |
| Y1 |  0 |  0 |    0 |         0 |                     - |
| Y0 |  0 |  0 |    0 |         0 |                     - |
+----+----+----+------+-----------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                               |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X3Y2              |       |             |               | X2Y3     |         641 |        0 |              0 |        1 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+-----------------------+
|    | X0 | X1 | X2     | X3     | HORIZONTAL PROG DELAY |
+----+----+----+--------+--------+-----------------------+
| Y5 |  0 |  0 |      0 |      0 |                     - |
| Y4 |  0 |  0 |      0 |      5 |                     1 |
| Y3 |  0 |  0 | (R) 44 |      0 |                     1 |
| Y2 |  0 |  0 |    592 |  (D) 1 |                     0 |
| Y1 |  0 |  0 |      0 |      0 |                     - |
| Y0 |  0 |  0 |      0 |      0 |                     - |
+----+----+----+--------+--------+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| g18       | BUFG_PS/O       | X1Y3              | clk_pl_0 |      12.500 | {0.000 6.250} | X1Y1     |         354 |        0 |              0 |        0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+----+----+-----------------------+
|    | X0 | X1      | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----+---------+----+----+-----------------------+
| Y5 |  0 |       0 |  0 |  0 |                     - |
| Y4 |  0 |       0 |  0 |  0 |                     - |
| Y3 |  0 |   (D) 0 |  0 |  0 |                     - |
| Y2 |  0 |     120 |  0 |  0 |                     0 |
| Y1 |  0 | (R) 234 |  0 |  0 |                     0 |
| Y0 |  0 |       0 |  0 |  0 |                     - |
+----+----+---------+----+----+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
| g19       | BUFG_GT/O       | X3Y3              |       |             |               | X2Y4     |         101 |        0 |              0 |        0 | buf_c2c_refclk_odiv2 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+---------+--------+-----------------------+
|    | X0 | X1 | X2      | X3     | HORIZONTAL PROG DELAY |
+----+----+----+---------+--------+-----------------------+
| Y5 |  0 |  0 |       0 |      0 |                     - |
| Y4 |  0 |  0 | (R) 101 |      0 |                     0 |
| Y3 |  0 |  0 |       0 |  (D) 0 |                     - |
| Y2 |  0 |  0 |       0 |      0 |                     - |
| Y1 |  0 |  0 |       0 |      0 |                     - |
| Y0 |  0 |  0 |       0 |      0 |                     - |
+----+----+----+---------+--------+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net    |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------+
| g20       | BUFGCE/O        | X2Y3              |       |             |               | X1Y4     |         101 |        0 |              0 |        0 | clk_HQ |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+--------+----+-----------------------+
|    | X0 | X1      | X2     | X3 | HORIZONTAL PROG DELAY |
+----+----+---------+--------+----+-----------------------+
| Y5 |  0 |       0 |      0 |  0 |                     - |
| Y4 |  0 | (R) 101 |      0 |  0 |                     0 |
| Y3 |  0 |       0 |  (D) 0 |  0 |                     - |
| Y2 |  0 |       0 |      0 |  0 |                     - |
| Y1 |  0 |       0 |      0 |  0 |                     - |
| Y0 |  0 |       0 |      0 |  0 |                     - |
+----+----+---------+--------+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------+
| g21       | BUFGCE/O        | X2Y3              |       |             |               | X1Y5     |         101 |        0 |              0 |        0 | clk_LHC |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+--------+----+-----------------------+
|    | X0 | X1      | X2     | X3 | HORIZONTAL PROG DELAY |
+----+----+---------+--------+----+-----------------------+
| Y5 |  0 | (R) 101 |      0 |  0 |                     0 |
| Y4 |  0 |       0 |      0 |  0 |                     - |
| Y3 |  0 |       0 |  (D) 0 |  0 |                     - |
| Y2 |  0 |       0 |      0 |  0 |                     - |
| Y1 |  0 |       0 |      0 |  0 |                     - |
| Y0 |  0 |       0 |      0 |  0 |                     - |
+----+----+---------+--------+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------+
| g22       | BUFG_GT/O       | X3Y4              |       |             |               | X1Y4     |         101 |        0 |              0 |        0 | clk_TCDS |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+----+--------+-----------------------+
|    | X0 | X1    | X2 | X3     | HORIZONTAL PROG DELAY |
+----+----+-------+----+--------+-----------------------+
| Y5 |  0 |    99 |  0 |      0 |                     0 |
| Y4 |  0 | (R) 2 |  0 |  (D) 0 |                     0 |
| Y3 |  0 |     0 |  0 |      0 |                     - |
| Y2 |  0 |     0 |  0 |      0 |                     - |
| Y1 |  0 |     0 |  0 |      0 |                     - |
| Y0 |  0 |     0 |  0 |      0 |                     - |
+----+----+-------+----+--------+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------+
| g23       | BUFGCE/O        | X2Y3              |       |             |               | X1Y4     |         101 |        0 |              0 |        0 | clk_TTC |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+--------+----+-----------------------+
|    | X0 | X1    | X2     | X3 | HORIZONTAL PROG DELAY |
+----+----+-------+--------+----+-----------------------+
| Y5 |  0 |    92 |      0 |  0 |                     0 |
| Y4 |  0 | (R) 9 |      0 |  0 |                     0 |
| Y3 |  0 |     0 |  (D) 0 |  0 |                     - |
| Y2 |  0 |     0 |      0 |  0 |                     - |
| Y1 |  0 |     0 |      0 |  0 |                     - |
| Y0 |  0 |     0 |      0 |  0 |                     - |
+----+----+-------+--------+----+-----------------------+


33. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        3237 |               0 | 3083 |         151 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |         264 |               0 | 264 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |         226 |               0 | 226 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        4199 |               0 | 3996 |         202 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1 |
| g18       | 3     | BUFG_PS/O       | None       |         234 |               0 |  234 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        3680 |               0 | 3642 |          38 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1 |
| g1+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |         920 |               0 | 920 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1 |
| g1        | 1     | BUFGCE/O        | None       |          13 |               0 |  13 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        6472 |               0 | 5983 |         482 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                  |
| g11       | 15    | BUFG_GT/O       | None       |         322 |               0 |  321 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
| g18       | 3     | BUFG_PS/O       | None       |         120 |               0 |  120 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk0                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        3206 |               0 | 3180 |          26 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                      |
| g1        | 1     | BUFGCE/O        | None       |          88 |               0 |   88 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                                                                           |
| g2+       | 19    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                     |
| g5+       | 23    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                    |
| g11       | 15    | BUFG_GT/O       | None       |         498 |               0 |  496 |           1 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                     |
| g14+      | 21    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15+      | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out     |
| g17       | 13    | BUFG_GT/O       | None       |         592 |               0 |  549 |          42 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out     |
| g7+       | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                        |
| g4+       | 18    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                         |
| g13+      | 14    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |          97 |               0 |   96 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                                                                                                                                                                                                                                                            |
| g1        | 1     | BUFGCE/O        | None       |        1201 |               0 | 1198 |           0 |    0 |    0 |   0 |  3 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                                                                                                                                                                                                                                                                                                                 |
| g2        | 19    | BUFG_GT/O       | None       |          11 |               0 |   10 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                           |
| g5        | 23    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                          |
| g11       | 15    | BUFG_GT/O       | None       |          11 |               0 |   10 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                           |
| g14       | 21    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                       |
| g15       | 17    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                           |
| g17       | 13    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                           |
| g6        | 20    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
| g3+       | 16    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon       |
| g12       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon       |
| g7        | 22    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                              |
| g4        | 18    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                               |
| g13       | 14    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        4754 |               0 | 4583 |         164 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                  |
| g2        | 19    | BUFG_GT/O       | None       |         744 |               0 |  736 |           4 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
| g11       | 15    | BUFG_GT/O       | None       |         726 |               0 |  719 |           4 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
| g18+      | 3     | BUFG_PS/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk0                                                                                  |
| g20+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_HQ                                                                                                                            |
| g21+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_LHC                                                                                                                           |
| g23+      | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TTC                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |          49 |               0 |   3 |          46 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                      |
| g1        | 1     | BUFGCE/O        | None       |           2 |               0 |   1 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                                                                           |
| g2        | 19    | BUFG_GT/O       | None       |         880 |               0 | 878 |           1 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                     |
| g5+       | 23    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                    |
| g11       | 15    | BUFG_GT/O       | None       |         120 |               0 | 120 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                     |
| g14+      | 21    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 17    | BUFG_GT/O       | None       |         548 |               0 | 505 |          42 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out     |
| g17       | 13    | BUFG_GT/O       | None       |          44 |               0 |  44 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out     |
| g19+      | 11    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | buf_c2c_refclk_odiv2                                                                                                                                                                  |
| g20+      | 7     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_HQ                                                                                                                                                                                |
| g21+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_LHC                                                                                                                                                                               |
| g23+      | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TTC                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |          33 |               0 | 21 |          11 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                                                                                                                                                                                                                                                      |
| g1        | 1     | BUFGCE/O        | None       |          34 |               0 | 34 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                                                                                                                                                                                                                                                                                                           |
| g14       | 21    | BUFG_GT/O       | None       |          11 |               0 | 11 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                 |
| g15       | 17    | BUFG_GT/O       | None       |          11 |               0 | 11 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                     |
| g19+      | 11    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | buf_c2c_refclk_odiv2                                                                                                                                                                                                                                                                                                                                                                                                  |
| g3+       | 16    | BUFG_GT/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        5606 |               0 | 5443 |         163 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                   |
| g8        | 10    | BUFG_GT/O       | None       |          78 |               0 |   78 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        7245 |               0 | 6815 |         425 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                   |
| g1        | 1     | BUFGCE/O        | None       |           6 |               0 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                        |
| g5        | 23    | BUFG_GT/O       | None       |         221 |               0 |  219 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
| g8+       | 10    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0 |
| g20       | 7     | BUFGCE/O        | None       |         101 |               0 |  101 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_HQ                                                                                                                             |
| g21+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_LHC                                                                                                                            |
| g22       | 6     | BUFG_GT/O       | None       |           2 |               0 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TCDS                                                                                                                           |
| g23       | 8     | BUFGCE/O        | None       |           9 |               0 |    9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TTC                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        2224 |               0 | 1995 |         223 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                      |
| g1        | 1     | BUFGCE/O        | None       |         441 |               0 |  426 |          15 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                                                                           |
| g2        | 19    | BUFG_GT/O       | None       |         188 |               0 |  188 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                     |
| g5        | 23    | BUFG_GT/O       | None       |         976 |               0 |  972 |           1 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                    |
| g8        | 10    | BUFG_GT/O       | None       |        1803 |               0 | 1796 |           3 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                    |
| g11       | 15    | BUFG_GT/O       | None       |         154 |               0 |  154 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                     |
| g14       | 21    | BUFG_GT/O       | None       |         219 |               0 |  219 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 17    | BUFG_GT/O       | None       |          77 |               0 |   77 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out     |
| g16       | 9     | BUFG_GT/O       | None       |         635 |               0 |  592 |          42 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g17+      | 13    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out     |
| g19       | 11    | BUFG_GT/O       | None       |         101 |               0 |  101 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | buf_c2c_refclk_odiv2                                                                                                                                                                  |
| g22+      | 6     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TCDS                                                                                                                                                                              |
| g10+      | 2     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        3784 |               0 | 3706 |          78 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                                                                                                                                                                                                                                                            |
| g1        | 1     | BUFGCE/O        | None       |        1681 |               0 | 1676 |           4 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                                                                                                                                                                                                                                                                                                                 |
| g2        | 19    | BUFG_GT/O       | None       |        1337 |               0 | 1337 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                           |
| g5        | 23    | BUFG_GT/O       | None       |         544 |               0 |  544 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                          |
| g8        | 10    | BUFG_GT/O       | None       |         145 |               0 |  144 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                          |
| g11       | 15    | BUFG_GT/O       | None       |         125 |               0 |  125 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                                                                                                                                                                                                                                                           |
| g14       | 21    | BUFG_GT/O       | None       |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                       |
| g15       | 17    | BUFG_GT/O       | None       |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                           |
| g16       | 9     | BUFG_GT/O       | None       |           7 |               0 |    6 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                       |
| g17       | 13    | BUFG_GT/O       | None       |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                                                                           |
| g22+      | 6     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TCDS                                                                                                                                                                                                                                                                                                                                                                                                                    |
| g3        | 16    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon       |
| g9        | 0     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon |
| g10       | 2     | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |         620 |               0 | 620 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1                                                                                                                                      |
| g5        | 23    | BUFG_GT/O       | None       |         670 |               0 | 669 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                    |
| g14       | 21    | BUFG_GT/O       | None       |         338 |               0 | 298 |          39 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g21       | 4     | BUFGCE/O        | None       |         101 |               0 | 101 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_LHC                                                                                                                                                                               |
| g22       | 6     | BUFG_GT/O       | None       |          99 |               0 |  99 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TCDS                                                                                                                                                                              |
| g23       | 8     | BUFGCE/O        | None       |          92 |               0 |  92 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_TTC                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz                                                                                                                                                           |
| g5        | 23    | BUFG_GT/O       | None       |          18 |               0 | 18 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0                                                    |
| g14       | 21    | BUFG_GT/O       | None       |          68 |               0 | 65 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------+
| g1        | 1     | BUFGCE/O        | None       |          10 |               0 | 10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | onboardCLK_1/inst/clk_50MHz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


