Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct 28 17:49:19 2021
| Host         : AELAB-RG1OCO4RM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Zed_SPI_wrapper_timing_summary_routed.rpt -pb Zed_SPI_wrapper_timing_summary_routed.pb -rpx Zed_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zed_SPI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.915        0.000                      0                 2429        0.025        0.000                      0                 2429        4.020        0.000                       0                  1250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.915        0.000                      0                 2429        0.025        0.000                      0                 2429        4.020        0.000                       0                  1250  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 2.027ns (25.678%)  route 5.867ns (74.322%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y85         FDSE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDSE (Prop_fdse_C_Q)         0.478     3.466 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/Q
                         net (fo=6, routed)           1.076     4.542    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[2]
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.323     4.865 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7/O
                         net (fo=4, routed)           0.434     5.299    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7_n_0
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.647 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8/O
                         net (fo=5, routed)           0.775     6.422    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.546 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3/O
                         net (fo=93, routed)          1.868     8.414    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.538 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[0]_i_18/O
                         net (fo=1, routed)           0.807     9.345    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[0]_i_18_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.469 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[0]_i_9/O
                         net (fo=1, routed)           0.000     9.469    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[0]_i_9_n_0
    SLICE_X38Y75         MUXF7 (Prop_muxf7_I0_O)      0.209     9.678 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]_i_4/O
                         net (fo=1, routed)           0.907    10.585    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]_i_4_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I3_O)        0.297    10.882 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000    10.882    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.462    12.641    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.081    12.797    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 2.032ns (25.977%)  route 5.790ns (74.023%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y85         FDSE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDSE (Prop_fdse_C_Q)         0.478     3.466 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/Q
                         net (fo=6, routed)           1.076     4.542    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[2]
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.323     4.865 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7/O
                         net (fo=4, routed)           0.434     5.299    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7_n_0
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.647 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8/O
                         net (fo=5, routed)           0.775     6.422    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.546 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3/O
                         net (fo=93, routed)          1.746     8.292    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.416 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[2]_i_20/O
                         net (fo=1, routed)           0.989     9.405    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[2]_i_20_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.529 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[2]_i_9/O
                         net (fo=1, routed)           0.000     9.529    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[2]_i_9_n_0
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.741 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]_i_4/O
                         net (fo=1, routed)           0.770    10.511    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I3_O)        0.299    10.810 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000    10.810    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[2]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.462    12.641    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.031    12.747    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 2.057ns (26.601%)  route 5.676ns (73.399%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y85         FDSE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDSE (Prop_fdse_C_Q)         0.478     3.466 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/Q
                         net (fo=6, routed)           1.076     4.542    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[2]
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.323     4.865 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7/O
                         net (fo=4, routed)           0.434     5.299    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7_n_0
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.647 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8/O
                         net (fo=5, routed)           0.775     6.422    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.546 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3/O
                         net (fo=93, routed)          1.555     8.101    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[5]_i_20/O
                         net (fo=1, routed)           1.178     9.404    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[5]_i_20_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124     9.528 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[5]_i_9/O
                         net (fo=1, routed)           0.000     9.528    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[5]_i_9_n_0
    SLICE_X40Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     9.766 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]_i_4/O
                         net (fo=1, routed)           0.657    10.423    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]_i_4_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I3_O)        0.298    10.721 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000    10.721    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[5]_i_1_n_0
    SLICE_X32Y75         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.462    12.641    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y75         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.077    12.793    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 2.037ns (26.713%)  route 5.589ns (73.287%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y85         FDSE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDSE (Prop_fdse_C_Q)         0.478     3.466 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/Q
                         net (fo=6, routed)           1.076     4.542    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[2]
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.323     4.865 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7/O
                         net (fo=4, routed)           0.434     5.299    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7_n_0
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.647 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8/O
                         net (fo=5, routed)           0.572     6.219    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8_n_0
    SLICE_X31Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_4/O
                         net (fo=84, routed)          1.854     8.197    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.321 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[1]_i_24/O
                         net (fo=1, routed)           1.122     9.443    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[1]_i_24_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.567 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[1]_i_10/O
                         net (fo=1, routed)           0.000     9.567    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[1]_i_10_n_0
    SLICE_X39Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     9.784 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]_i_4/O
                         net (fo=1, routed)           0.531    10.315    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]_i_4_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I3_O)        0.299    10.614 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000    10.614    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[1]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.462    12.641    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.029    12.745    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 2.032ns (26.529%)  route 5.627ns (73.471%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y85         FDSE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDSE (Prop_fdse_C_Q)         0.478     3.466 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/Q
                         net (fo=6, routed)           1.076     4.542    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[2]
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.323     4.865 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7/O
                         net (fo=4, routed)           0.434     5.299    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7_n_0
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.647 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8/O
                         net (fo=5, routed)           0.775     6.422    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.546 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3/O
                         net (fo=93, routed)          1.732     8.278    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.402 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[4]_i_21/O
                         net (fo=1, routed)           0.801     9.203    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[4]_i_21_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.327 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[4]_i_9/O
                         net (fo=1, routed)           0.000     9.327    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[4]_i_9_n_0
    SLICE_X40Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     9.539 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]_i_4/O
                         net (fo=1, routed)           0.810    10.348    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]_i_4_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I3_O)        0.299    10.647 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000    10.647    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[4]_i_1_n_0
    SLICE_X32Y76         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.464    12.643    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y76         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.077    12.795    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.878ns (24.678%)  route 5.732ns (75.322%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y85         FDSE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDSE (Prop_fdse_C_Q)         0.478     3.466 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/Q
                         net (fo=6, routed)           1.076     4.542    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[2]
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.323     4.865 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7/O
                         net (fo=4, routed)           0.434     5.299    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7_n_0
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.647 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8/O
                         net (fo=5, routed)           0.474     6.121    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I5_O)        0.124     6.245 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_2/O
                         net (fo=8, routed)           1.217     7.462    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_CmdAccept38_out
    SLICE_X33Y80         LUT3 (Prop_lut3_I0_O)        0.154     7.616 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[5]_i_6/O
                         net (fo=27, routed)          1.562     9.178    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[5]_i_6_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.327     9.505 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[3]_i_3/O
                         net (fo=1, routed)           0.969    10.474    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[3]_i_3_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.598 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000    10.598    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[3]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.462    12.641    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.077    12.793    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.480ns (35.779%)  route 4.451ns (64.221%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/Q
                         net (fo=39, routed)          0.867     4.311    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg_n_0
    SLICE_X30Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.435 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_START[1]_i_2/O
                         net (fo=3, routed)           0.559     4.994    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_START[1]_i_2_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=7, routed)           0.596     5.714    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.117     5.831 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=10, routed)          0.323     6.154    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_CmdAccept_reg_0
    SLICE_X29Y82         LUT4 (Prop_lut4_I1_O)        0.348     6.502 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_12/O
                         net (fo=1, routed)           0.000     6.502    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_12_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.034 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.034    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_11_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.148    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_10_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.376 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=9, routed)           0.590     7.966    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5_n_1
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.313     8.279 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2/O
                         net (fo=9, routed)           0.931     9.209    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.333 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1/O
                         net (fo=4, routed)           0.586     9.919    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.472    12.651    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524    12.202    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[3]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.480ns (35.779%)  route 4.451ns (64.221%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/Q
                         net (fo=39, routed)          0.867     4.311    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg_n_0
    SLICE_X30Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.435 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_START[1]_i_2/O
                         net (fo=3, routed)           0.559     4.994    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_START[1]_i_2_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=7, routed)           0.596     5.714    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.117     5.831 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=10, routed)          0.323     6.154    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_CmdAccept_reg_0
    SLICE_X29Y82         LUT4 (Prop_lut4_I1_O)        0.348     6.502 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_12/O
                         net (fo=1, routed)           0.000     6.502    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_12_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.034 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.034    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_11_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.148    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_10_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.376 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=9, routed)           0.590     7.966    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5_n_1
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.313     8.279 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2/O
                         net (fo=9, routed)           0.931     9.209    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.333 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1/O
                         net (fo=4, routed)           0.586     9.919    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.472    12.651    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X32Y83         FDRE (Setup_fdre_C_R)       -0.524    12.202    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[5]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 2.027ns (27.098%)  route 5.453ns (72.902%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X30Y85         FDSE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDSE (Prop_fdse_C_Q)         0.478     3.466 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg[2]/Q
                         net (fo=6, routed)           1.076     4.542    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next_reg_n_0_[2]
    SLICE_X30Y85         LUT4 (Prop_lut4_I3_O)        0.323     4.865 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7/O
                         net (fo=4, routed)           0.434     5.299    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_7_n_0
    SLICE_X28Y85         LUT6 (Prop_lut6_I3_O)        0.348     5.647 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8/O
                         net (fo=5, routed)           0.775     6.422    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_8_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.546 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3/O
                         net (fo=93, routed)          1.602     8.147    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_3_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124     8.271 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_24/O
                         net (fo=1, routed)           0.662     8.933    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_24_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.057 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_13/O
                         net (fo=1, routed)           0.000     9.057    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_13_n_0
    SLICE_X38Y78         MUXF7 (Prop_muxf7_I0_O)      0.209     9.266 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]_i_6/O
                         net (fo=1, routed)           0.905    10.171    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]_i_6_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I3_O)        0.297    10.468 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_2/O
                         net (fo=1, routed)           0.000    10.468    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_2_n_0
    SLICE_X32Y77         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.465    12.644    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y77         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.081    12.800    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.480ns (35.779%)  route 4.451ns (64.221%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.694     2.988    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X29Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg/Q
                         net (fo=39, routed)          0.867     4.311    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_Send_reg_n_0
    SLICE_X30Y83         LUT2 (Prop_lut2_I0_O)        0.124     4.435 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_START[1]_i_2/O
                         net (fo=3, routed)           0.559     4.994    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_START[1]_i_2_n_0
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3/O
                         net (fo=7, routed)           0.596     5.714    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_3_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.117     5.831 f  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_3/O
                         net (fo=10, routed)          0.323     6.154    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_CmdAccept_reg_0
    SLICE_X29Y82         LUT4 (Prop_lut4_I1_O)        0.348     6.502 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_12/O
                         net (fo=1, routed)           0.000     6.502    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_12_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.034 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.034    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_11_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.148    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_10_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.376 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5/CO[2]
                         net (fo=9, routed)           0.590     7.966    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[7]_i_5_n_1
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.313     8.279 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2/O
                         net (fo=9, routed)           0.931     9.209    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     9.333 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1/O
                         net (fo=4, routed)           0.586     9.919    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0
    SLICE_X33Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        1.472    12.651    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[6]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X33Y83         FDRE (Setup_fdre_C_R)       -0.429    12.297    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/SPI/r_SPI_END_reg[6]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                  2.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.472%)  route 0.266ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.576     0.912    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=10, routed)          0.266     1.306    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[18]
    SLICE_X31Y100        FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.931     1.297    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.019     1.281    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.271ns (54.557%)  route 0.226ns (45.443%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.559     0.895    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.226     1.284    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg0[26]
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.329 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           0.000     1.329    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[26]_i_2_n_0
    SLICE_X35Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.391 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.391    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X35Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.912     1.278    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.250ns (67.959%)  route 0.118ns (32.041%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.639     0.975    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7_reg[24]/Q
                         net (fo=1, routed)           0.118     1.234    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7[24]
    SLICE_X38Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.279 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.000     1.279    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[24]_i_3_n_0
    SLICE_X38Y99         MUXF7 (Prop_muxf7_I1_O)      0.064     1.343 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.343    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X38Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.259ns (69.373%)  route 0.114ns (30.627%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.639     0.975    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.114     1.230    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[29]
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.275 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.000     1.275    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[29]_i_2_n_0
    SLICE_X38Y99         MUXF7 (Prop_muxf7_I0_O)      0.073     1.348 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.348    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X38Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.251ns (69.215%)  route 0.112ns (30.785%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.641     0.977    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y101        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7_reg[28]/Q
                         net (fo=1, routed)           0.112     1.230    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg7[28]
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.275 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[28]_i_3/O
                         net (fo=1, routed)           0.000     1.275    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[28]_i_3_n_0
    SLICE_X35Y99         MUXF7 (Prop_muxf7_I1_O)      0.065     1.340 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.340    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X35Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.826     1.192    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.105     1.262    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.033%)  route 0.279ns (62.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.639     0.975    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.279     1.418    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y96         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.825     1.191    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.656     0.992    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.132     1.252    Zed_SPI_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.885     1.251    Zed_SPI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.162    Zed_SPI_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.321ns (55.324%)  route 0.259ns (44.676%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.557     0.893    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg5_reg[31]/Q
                         net (fo=1, routed)           0.259     1.300    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/slv_reg5[31]
    SLICE_X36Y100        LUT6 (Prop_lut6_I3_O)        0.098     1.398 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.000     1.398    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_n_0
    SLICE_X36Y100        MUXF7 (Prop_muxf7_I1_O)      0.075     1.473 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.473    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X36Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.911     1.277    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.734%)  route 0.277ns (66.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.641     0.977    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.277     1.395    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y96         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.844     1.210    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.656     0.992    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.189     1.322    Zed_SPI_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1250, routed)        0.885     1.251    Zed_SPI_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    Zed_SPI_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    Zed_SPI_i/PL_SPI_v1_0_0/inst/PL_SPI_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



