--------------------
Cycle:1


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:
	 Entry 1:
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:2


Pre-Issue Buffer: 

	 Entry 0:	[LW  R1, 128(R0)]
	 Entry 1:	[LW  R2, 160(R0)]
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:
	 Entry 1:
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010000000,10001100000000100000000010100000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:3


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[LW  R1, 128(R0)]
	 Entry 1:	[LW  R2, 160(R0)]
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010000000,10001100000000100000000010100000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:4


Pre-Issue Buffer: 

	 Entry 0:	[SW  R1, 132(R0)]
	 Entry 1:	[LW  R3, 192(R0)]
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[LW  R1, 128(R0)]
	 Entry 1:	[LW  R2, 160(R0)]
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10001100000000010000000010000000,10001100000000100000000010100000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:5


Pre-Issue Buffer: 

	 Entry 0:	[SW  R1, 132(R0)]
	 Entry 1:	[LW  R3, 192(R0)]
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[LW  R2, 160(R0)]
	 Entry 1:
Post_MEM Queue: 

	 Entry 0:	[LW  R1, 128(R0)]


Registers: 
r00:      0    0    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010000000,10001100000000100000000010100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000011,11111111111111111111111111111011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:6


Pre-Issue Buffer: 

	 Entry 0:	[LW  R3, 192(R0)]
	 Entry 1:	[SW  R1, 164(R0)]
	 Entry 2:	[LW  R4, 196(R0)]
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[LW  R2, 160(R0)]
	 Entry 1:	[SW  R1, 132(R0)]
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    3    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=0
	Entry 0: [(1,0,3)<10001100000000010000000010000000,10001100000000100000000010100000>]
	Entry 1: [(1,0,4)<00000000000000000000000000000011,11111111111111111111111111111011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:7


Pre-Issue Buffer: 

	 Entry 0:	[SW  R1, 164(R0)]
	 Entry 1:	[LW  R4, 196(R0)]
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[SW  R1, 132(R0)]
	 Entry 1:	[LW  R3, 192(R0)]
Post_MEM Queue: 

	 Entry 0:	[LW  R2, 160(R0)]


Registers: 
r00:      0    3    0    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,5)<00000000000000000000000000000100,11111111111111111111111111111010>]
	Entry 1: [(1,0,4)<00000000000000000000000000000011,11111111111111111111111111111011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:8


Pre-Issue Buffer: 

	 Entry 0:	[LW  R4, 196(R0)]
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[LW  R3, 192(R0)]
	 Entry 1:	[SW  R1, 164(R0)]
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    3    4    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=0
	Entry 0: [(1,0,5)<00000000000000000000000000000100,11111111111111111111111111111010>]
	Entry 1: [(1,1,4)<00000000000000000000000000000000,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:9


Pre-Issue Buffer: 

	 Entry 0:	[LW  R4, 196(R0)]
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[LW  R3, 192(R0)]
	 Entry 1:	[SW  R1, 164(R0)]
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    3    4    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=0
	Entry 0: [(1,0,5)<00000000000000000000000000000100,11111111111111111111111111111010>]
	Entry 1: [(1,1,4)<00000000000000000000000000000000,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:10


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[SW  R1, 164(R0)]
	 Entry 1:	[LW  R4, 196(R0)]
Post_MEM Queue: 

	 Entry 0:	[LW  R3, 192(R0)]


Registers: 
r00:      0    3    4    0    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,6)<11111111111111111111111111111110,00000000000000000000000000000000>]
	Entry 1: [(1,1,4)<00000000000000000000000000000000,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:11


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[SW  R1, 164(R0)]
	 Entry 1:	[LW  R4, 196(R0)]
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    3    4   -2    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,6)<11111111111111111111111111111110,00000000000000000000000000000000>]
	Entry 1: [(1,1,4)<00000000000000000000000000000000,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3  -5   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:12


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:	[LW  R4, 196(R0)]
	 Entry 1:
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    3    4   -2    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=0
	Entry 0: [(1,0,6)<11111111111111111111111111111110,00000000000000000000000000000000>]
	Entry 1: [(1,1,5)<00000000000000000000000000000100,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3   3   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:13


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:
	 Entry 1:
Post_MEM Queue: 

	 Entry 0:	[LW  R4, 196(R0)]


Registers: 
r00:      0    3    4   -2    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,6)<11111111111111111111111111111110,00000000000000000000000000000000>]
	Entry 1: [(1,1,5)<00000000000000000000000000000100,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3   3   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:14


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:
	 Entry 1:
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    3    4   -2    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,6)<11111111111111111111111111111110,00000000000000000000000000000000>]
	Entry 1: [(1,1,5)<00000000000000000000000000000100,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3   3   0   0   0   0   0   0 
160:	  4  -6   0   0   0   0   0   0 
192:	 -2   0 

--------------------
Cycle:15


Pre-Issue Buffer: 

	 Entry 0:
	 Entry 1:
	 Entry 2:
	 Entry 3:
Pre_ALU Queue: 

	 Entry 0:
	 Entry 1:
Post_ALU Queue: 

	 Entry 0:
Pre_MEM Queue: 

	 Entry 0:
	 Entry 1:
Post_MEM Queue: 

	 Entry 0:


Registers: 
r00:      0    3    4   -2    0    0    0    0  
r08:      0    0    0    0    0    0    0    0  
r16:      0    0    0    0    0    0    0    0  
r24:      0    0    0    0    0    0    0    0  


Cache
Set 0: LRU=1
	Entry 0: [(1,0,6)<11111111111111111111111111111110,00000000000000000000000000000000>]
	Entry 1: [(1,0,5)<00000000000000000000000000000100,00000000000000000000000000000011>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010000100,10001100000000110000000011000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<10101100000000010000000010100100,10001100000001000000000011000100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=1
	Entry 0: [(1,0,3)<10000100100000001111111111111101,10000000000000000000000000001101>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data:
128:	  3   3   0   0   0   0   0   0 
160:	  4   3   0   0   0   0   0   0 
192:	 -2   0 

