v 20110115 2
C 0 200 0 0 0 A1-sheet.sym
{
T 26200 300 5 10 1 1 0 0 1
page=01
T 27600 300 5 10 1 1 0 0 1
pages=01
T 26200 600 5 10 1 1 0 0 1
file=G1.001.00.01.01.sch
T 26200 900 5 10 1 1 0 0 1
device=8051_ARDUONE_ZERO
T 26200 1100 5 10 1 1 0 0 1
comment=schematic
T 26200 1300 5 10 1 1 0 0 1
description=8051 Arduone ZERO Board (DIP40)
T 30100 600 5 10 1 1 0 0 1
revision=20190119
T 30100 300 5 10 1 1 0 0 1
author=Bert Timmerman
}
C 800 18100 1 0 0 CON-power-jack_NO.sym
{
T 900 19600 5 8 0 0 0 0 1
device=BARREL-JACK-NO
T 900 19200 5 8 0 0 0 0 1
symversion=20180706
T 900 19000 5 10 1 1 0 0 1
refdes=J1
T 900 19400 5 8 0 0 0 0 1
footprint=CON-power-jack-NO.fp
}
C 1800 19200 1 0 0 5V-plus-1.sym
C 1900 17600 1 0 0 gnd-1.sym
C 3700 19000 1 270 0 capacitor-1.sym
{
T 4400 18800 5 10 0 0 270 0 1
device=CAPACITOR
T 3600 18400 5 10 1 1 90 0 1
refdes=C7
T 4600 18800 5 10 0 0 270 0 1
symversion=0.1
T 4300 18300 5 10 1 1 90 0 1
value=100nF
}
C 2700 19000 1 270 0 capacitor-2.sym
{
T 3400 18800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 2600 18400 5 10 1 1 90 0 1
refdes=C6
T 3600 18800 5 10 0 0 270 0 1
symversion=0.1
T 3300 18300 5 10 1 1 90 0 1
value=220uF
}
C 4800 19000 1 270 0 capacitor-1.sym
{
T 5500 18800 5 10 0 0 270 0 1
device=CAPACITOR
T 4700 18400 5 10 1 1 90 0 1
refdes=C11
T 5700 18800 5 10 0 0 270 0 1
symversion=0.1
T 5400 18300 5 10 1 1 90 0 1
value=100nF
T 4800 19000 5 10 0 0 0 0 1
near=U1
}
C 5600 19100 1 0 0 resistor-2.sym
{
T 6000 19450 5 10 0 0 0 0 1
device=RESISTOR
T 5800 19400 5 10 1 1 0 0 1
refdes=R1
T 5800 18900 5 10 1 1 0 0 1
value=220
}
N 7000 17900 2000 17900 4
N 7000 18100 7000 17900 4
N 2900 18100 2900 17900 4
N 3900 17900 3900 18100 4
N 5000 18100 5000 17900 4
N 7000 19000 7000 19200 4
N 7000 19200 6500 19200 4
N 2000 19200 5600 19200 4
N 5000 19200 5000 19000 4
N 3900 19200 3900 19000 4
N 2900 19200 2900 19000 4
N 2000 19200 2000 18800 4
N 2000 18800 1600 18800 4
N 1600 18200 2000 18200 4
N 2000 18500 2000 17900 4
C 15800 8500 1 0 0 AT89C51_DIP.sym
{
T 18800 17400 5 10 1 1 0 6 1
refdes=U1
T 16200 17550 5 10 0 0 0 0 1
device=AT89C51_DIP
T 16200 17750 5 10 0 0 0 0 1
footprint=DIP40600____.fp
}
C 9800 9000 1 0 1 max232-1.sym
{
T 9500 12050 5 10 0 0 0 6 1
device=MAX232
T 7500 11900 5 10 1 1 0 0 1
refdes=U3
T 9500 12250 5 10 0 0 0 6 1
footprint=DIP16
}
C 7200 18100 1 90 0 LED.sym
{
T 5000 18200 5 10 0 0 90 0 1
symversion=20180121
T 5200 18200 5 10 0 0 90 0 1
device=LED
T 6650 18550 5 10 1 1 90 0 1
refdes=D1
}
C 2900 9000 1 0 0 DB9-1.sym
{
T 3900 11900 5 10 0 0 0 0 1
device=DB9
T 3100 12200 5 10 1 1 0 0 1
refdes=J2
}
N 4100 10500 7200 10500 4
N 7200 10800 6100 10800 4
N 6100 10800 6100 11100 4
N 6100 11100 4100 11100 4
C 4200 8800 1 0 0 gnd-1.sym
N 4100 9300 4300 9300 4
N 4300 9300 4300 9100 4
C 10500 11200 1 0 0 capacitor-2.sym
{
T 10700 11900 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 11100 11200 5 10 1 1 0 0 1
refdes=C1
T 10700 12100 5 10 0 0 0 0 1
symversion=0.1
T 10400 11200 5 10 1 1 0 0 1
value=4.7uF
T 10500 11200 5 10 0 0 180 0 1
near=U3
}
C 10500 10300 1 0 0 capacitor-2.sym
{
T 10700 11000 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 11100 10300 5 10 1 1 0 0 1
refdes=C2
T 10700 11200 5 10 0 0 0 0 1
symversion=0.1
T 10400 10300 5 10 1 1 0 0 1
value=4.7uF
T 10500 10300 5 10 0 0 180 0 1
near=U3
}
C 10700 9500 1 270 0 capacitor-2.sym
{
T 11400 9300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 10600 8900 5 10 1 1 90 0 1
refdes=C3
T 11600 9300 5 10 0 0 270 0 1
symversion=0.1
T 11300 8800 5 10 1 1 90 0 1
value=4.7uF
T 10700 9500 5 10 0 0 90 0 1
near=U3
}
C 10000 12500 1 270 0 capacitor-2.sym
{
T 10700 12300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 9900 11900 5 10 1 1 90 0 1
refdes=C4
T 10900 12300 5 10 0 0 270 0 1
symversion=0.1
T 10600 11800 5 10 1 1 90 0 1
value=4.7uF
T 10000 12500 5 10 0 0 90 0 1
near=U3
}
C 17600 6900 1 0 0 crystal-1.sym
{
T 17800 7400 5 10 0 0 0 0 1
device=CRYSTAL
T 17800 7200 5 10 1 1 0 0 1
refdes=X1
T 17800 7600 5 10 0 0 0 0 1
symversion=0.1
T 17500 6600 5 10 1 1 0 0 1
value=11.0592MHz
T 17600 6900 5 10 0 0 0 0 1
near=U1
}
C 17100 6700 1 270 0 capacitor-1.sym
{
T 17800 6500 5 10 0 0 270 0 1
device=CAPACITOR
T 17000 6100 5 10 1 1 90 0 1
refdes=C8
T 18000 6500 5 10 0 0 270 0 1
symversion=0.1
T 17700 6000 5 10 1 1 90 0 1
value=27pF
T 17100 6700 5 10 0 0 0 0 1
near=X1
}
C 18400 6700 1 270 0 capacitor-1.sym
{
T 19100 6500 5 10 0 0 270 0 1
device=CAPACITOR
T 18300 6100 5 10 1 1 90 0 1
refdes=C9
T 19300 6500 5 10 0 0 270 0 1
symversion=0.1
T 19000 6000 5 10 1 1 90 0 1
value=27pF
T 18400 6700 5 10 0 0 0 0 1
near=X1
}
C 14200 6300 1 0 0 gnd-1.sym
N 17300 5500 18600 5500 4
N 17300 5800 17300 5500 4
N 18600 5500 18600 5800 4
N 18300 7000 18600 7000 4
N 18600 6700 18600 8000 4
N 17600 7000 17300 7000 4
N 17300 6700 17300 8000 4
N 17600 8000 17600 8600 4
N 18200 8000 18200 8600 4
N 17300 8000 17600 8000 4
N 18200 8000 18600 8000 4
C 29900 9200 1 0 0 CON-SIL-254P-20.sym
{
T 31400 13700 5 10 0 0 0 0 1
footprint=CON-SIL-254P-20N____.fp
T 31400 13500 5 10 0 0 0 0 1
device=CONNECTOR
T 30200 17300 5 10 1 1 0 0 1
refdes=J4
T 31400 13300 5 10 0 0 0 0 1
symversion=20190119
}
C 25400 9200 1 0 0 CON-SIL-254P-20.sym
{
T 26900 13700 5 10 0 0 0 0 1
footprint=CON-SIL-254P-20N____.fp
T 26900 13500 5 10 0 0 0 0 1
device=CONNECTOR
T 25700 17400 5 10 1 1 0 0 1
refdes=J3
T 26900 13300 5 10 0 0 0 0 1
symversion=20190119
}
N 29700 17000 29900 17000 4
{
T 29400 17000 5 10 1 1 0 6 1
netname=P0_0
}
T 30900 13200 9 10 1 0 90 4 1
PORT2
N 29700 16600 29900 16600 4
{
T 29400 16600 5 10 1 1 0 6 1
netname=P0_1
}
N 29700 16200 29900 16200 4
{
T 29400 16200 5 10 1 1 0 6 1
netname=P0_2
}
N 29700 15800 29900 15800 4
{
T 29400 15800 5 10 1 1 0 6 1
netname=P0_3
}
N 29700 15400 29900 15400 4
{
T 29400 15400 5 10 1 1 0 6 1
netname=P0_4
}
N 29700 15000 29900 15000 4
{
T 29400 15000 5 10 1 1 0 6 1
netname=P0_5
}
N 29700 14600 29900 14600 4
{
T 29400 14600 5 10 1 1 0 6 1
netname=P0_6
}
N 29700 14200 29900 14200 4
{
T 29400 14200 5 10 1 1 0 6 1
netname=P0_7
}
N 29700 13800 29900 13800 4
{
T 29400 13800 5 10 1 1 0 6 1
netname=P2_0
}
N 29700 13400 29900 13400 4
{
T 29400 13400 5 10 1 1 0 6 1
netname=P2_1
}
N 29700 13000 29900 13000 4
{
T 29400 13000 5 10 1 1 0 6 1
netname=P2_2
}
N 29700 12600 29900 12600 4
{
T 29400 12600 5 10 1 1 0 6 1
netname=P2_3
}
N 29700 12200 29900 12200 4
{
T 29400 12200 5 10 1 1 0 6 1
netname=P2_4
}
N 29700 11800 29900 11800 4
{
T 29400 11800 5 10 1 1 0 6 1
netname=P2_5
}
N 29700 11400 29900 11400 4
{
T 29400 11400 5 10 1 1 0 6 1
netname=P2_6
}
N 29700 11000 29900 11000 4
{
T 29400 11000 5 10 1 1 0 6 1
netname=P2_7
}
C 29400 9700 1 270 0 gnd-1.sym
C 29700 10200 1 90 0 5V-plus-1.sym
N 29700 9400 29900 9400 4
N 29700 9400 29700 9800 4
N 29900 9800 29700 9800 4
N 29700 10200 29700 10600 4
N 29900 10600 29700 10600 4
N 29900 10200 29700 10200 4
T 26300 13200 9 10 1 0 90 4 1
PORT1
N 19100 16900 19300 16900 4
{
T 19600 16900 5 10 1 1 0 0 1
netname=P0_0
}
N 19100 16500 19300 16500 4
{
T 19600 16500 5 10 1 1 0 0 1
netname=P0_1
}
N 19100 16100 19300 16100 4
{
T 19600 16100 5 10 1 1 0 0 1
netname=P0_2
}
N 19100 15700 19300 15700 4
{
T 19600 15700 5 10 1 1 0 0 1
netname=P0_3
}
N 19100 15300 19300 15300 4
{
T 19600 15300 5 10 1 1 0 0 1
netname=P0_4
}
N 19100 14900 19300 14900 4
{
T 19600 14900 5 10 1 1 0 0 1
netname=P0_5
}
N 19100 14500 19300 14500 4
{
T 19600 14500 5 10 1 1 0 0 1
netname=P0_6
}
N 19100 14100 19300 14100 4
{
T 19600 14100 5 10 1 1 0 0 1
netname=P0_7
}
N 19100 13500 19300 13500 4
{
T 19600 13500 5 10 1 1 0 0 1
netname=P2_0
}
N 19100 13100 19300 13100 4
{
T 19600 13100 5 10 1 1 0 0 1
netname=P2_1
}
N 19100 12700 19300 12700 4
{
T 19600 12700 5 10 1 1 0 0 1
netname=P2_2
}
N 19100 12300 19300 12300 4
{
T 19600 12300 5 10 1 1 0 0 1
netname=P2_3
}
N 19100 11900 19300 11900 4
{
T 19600 11900 5 10 1 1 0 0 1
netname=P2_4
}
N 19100 11500 19300 11500 4
{
T 19600 11500 5 10 1 1 0 0 1
netname=P2_5
}
N 19100 11100 19300 11100 4
{
T 19600 11100 5 10 1 1 0 0 1
netname=P2_6
}
N 19100 10700 19300 10700 4
{
T 19600 10700 5 10 1 1 0 0 1
netname=P2_7
}
N 15900 16900 15700 16900 4
{
T 15400 16900 5 10 1 1 0 6 1
netname=P1_0
}
N 15900 16500 15700 16500 4
{
T 15400 16500 5 10 1 1 0 6 1
netname=P1_1
}
N 15900 16100 15700 16100 4
{
T 15400 16100 5 10 1 1 0 6 1
netname=P1_2
}
N 15900 15700 15700 15700 4
{
T 15400 15700 5 10 1 1 0 6 1
netname=P1_3
}
N 15900 15300 15700 15300 4
{
T 15400 15300 5 10 1 1 0 6 1
netname=P1_4
}
N 15900 14900 15700 14900 4
{
T 15400 14900 5 10 1 1 0 6 1
netname=P1_5
}
N 15900 14500 15700 14500 4
{
T 15400 14500 5 10 1 1 0 6 1
netname=P1_6
}
N 15900 14100 15700 14100 4
{
T 15400 14100 5 10 1 1 0 6 1
netname=P1_7
}
U 19500 10900 19500 19000 10 0
U 15500 19000 29500 19000 10 0
C 19300 16900 1 0 0 busripper-1.sym
{
T 19300 17300 5 8 0 0 0 0 1
device=none
}
C 19300 16500 1 0 0 busripper-1.sym
{
T 19300 16900 5 8 0 0 0 0 1
device=none
}
C 19300 16100 1 0 0 busripper-1.sym
{
T 19300 16500 5 8 0 0 0 0 1
device=none
}
C 19300 15700 1 0 0 busripper-1.sym
{
T 19300 16100 5 8 0 0 0 0 1
device=none
}
C 19300 15300 1 0 0 busripper-1.sym
{
T 19300 15700 5 8 0 0 0 0 1
device=none
}
C 19300 14900 1 0 0 busripper-1.sym
{
T 19300 15300 5 8 0 0 0 0 1
device=none
}
C 19300 14500 1 0 0 busripper-1.sym
{
T 19300 14900 5 8 0 0 0 0 1
device=none
}
C 19300 14100 1 0 0 busripper-1.sym
{
T 19300 14500 5 8 0 0 0 0 1
device=none
}
C 19300 13500 1 0 0 busripper-1.sym
{
T 19300 13900 5 8 0 0 0 0 1
device=none
}
C 19300 13100 1 0 0 busripper-1.sym
{
T 19300 13500 5 8 0 0 0 0 1
device=none
}
C 19300 12700 1 0 0 busripper-1.sym
{
T 19300 13100 5 8 0 0 0 0 1
device=none
}
C 19300 12300 1 0 0 busripper-1.sym
{
T 19300 12700 5 8 0 0 0 0 1
device=none
}
C 19300 11900 1 0 0 busripper-1.sym
{
T 19300 12300 5 8 0 0 0 0 1
device=none
}
C 19300 11500 1 0 0 busripper-1.sym
{
T 19300 11900 5 8 0 0 0 0 1
device=none
}
C 19300 11100 1 0 0 busripper-1.sym
{
T 19300 11500 5 8 0 0 0 0 1
device=none
}
C 19300 10700 1 0 0 busripper-1.sym
{
T 19300 11100 5 8 0 0 0 0 1
device=none
}
C 29700 11000 1 90 0 busripper-1.sym
{
T 29300 11000 5 8 0 0 90 0 1
device=none
}
C 29700 11400 1 90 0 busripper-1.sym
{
T 29300 11400 5 8 0 0 90 0 1
device=none
}
C 29700 11800 1 90 0 busripper-1.sym
{
T 29300 11800 5 8 0 0 90 0 1
device=none
}
C 29700 12200 1 90 0 busripper-1.sym
{
T 29300 12200 5 8 0 0 90 0 1
device=none
}
C 29700 12600 1 90 0 busripper-1.sym
{
T 29300 12600 5 8 0 0 90 0 1
device=none
}
C 29700 13000 1 90 0 busripper-1.sym
{
T 29300 13000 5 8 0 0 90 0 1
device=none
}
C 29700 13400 1 90 0 busripper-1.sym
{
T 29300 13400 5 8 0 0 90 0 1
device=none
}
C 29700 13800 1 90 0 busripper-1.sym
{
T 29300 13800 5 8 0 0 90 0 1
device=none
}
C 29700 14200 1 90 0 busripper-1.sym
{
T 29300 14200 5 8 0 0 90 0 1
device=none
}
C 29700 14600 1 90 0 busripper-1.sym
{
T 29300 14600 5 8 0 0 90 0 1
device=none
}
C 29700 15000 1 90 0 busripper-1.sym
{
T 29300 15000 5 8 0 0 90 0 1
device=none
}
C 29700 15400 1 90 0 busripper-1.sym
{
T 29300 15400 5 8 0 0 90 0 1
device=none
}
C 29700 15800 1 90 0 busripper-1.sym
{
T 29300 15800 5 8 0 0 90 0 1
device=none
}
C 29700 16200 1 90 0 busripper-1.sym
{
T 29300 16200 5 8 0 0 90 0 1
device=none
}
C 29700 16600 1 90 0 busripper-1.sym
{
T 29300 16600 5 8 0 0 90 0 1
device=none
}
C 29700 17000 1 90 0 busripper-1.sym
{
T 29300 17000 5 8 0 0 90 0 1
device=none
}
U 29500 19000 29500 11200 10 0
C 15700 16900 1 90 0 busripper-1.sym
{
T 15300 16900 5 8 0 0 90 0 1
device=none
}
C 15700 16500 1 90 0 busripper-1.sym
{
T 15300 16500 5 8 0 0 90 0 1
device=none
}
C 15700 16100 1 90 0 busripper-1.sym
{
T 15300 16100 5 8 0 0 90 0 1
device=none
}
C 15700 15700 1 90 0 busripper-1.sym
{
T 15300 15700 5 8 0 0 90 0 1
device=none
}
C 15700 15300 1 90 0 busripper-1.sym
{
T 15300 15300 5 8 0 0 90 0 1
device=none
}
C 15700 14900 1 90 0 busripper-1.sym
{
T 15300 14900 5 8 0 0 90 0 1
device=none
}
C 15700 14500 1 90 0 busripper-1.sym
{
T 15300 14500 5 8 0 0 90 0 1
device=none
}
C 15700 14100 1 90 0 busripper-1.sym
{
T 15300 14100 5 8 0 0 90 0 1
device=none
}
N 15900 13500 15700 13500 4
{
T 15400 13500 5 10 1 1 0 6 1
netname=P3_0
}
N 15900 13100 15700 13100 4
{
T 15400 13100 5 10 1 1 0 6 1
netname=P3_1
}
N 15900 12700 15700 12700 4
{
T 15400 12700 5 10 1 1 0 6 1
netname=P3_2
}
N 15900 12300 15700 12300 4
{
T 15400 12300 5 10 1 1 0 6 1
netname=P3_3
}
N 15900 11900 15700 11900 4
{
T 15400 11900 5 10 1 1 0 6 1
netname=P3_4
}
N 15900 11500 15700 11500 4
{
T 15400 11500 5 10 1 1 0 6 1
netname=P3_5
}
N 15900 11100 15700 11100 4
{
T 15400 11100 5 10 1 1 0 6 1
netname=P3_6
}
N 15900 10700 15700 10700 4
{
T 15400 10700 5 10 1 1 0 6 1
netname=P3_7
}
C 15700 13500 1 90 0 busripper-1.sym
{
T 15300 13500 5 8 0 0 90 0 1
device=none
}
C 15700 13100 1 90 0 busripper-1.sym
{
T 15300 13100 5 8 0 0 90 0 1
device=none
}
C 15700 12700 1 90 0 busripper-1.sym
{
T 15300 12700 5 8 0 0 90 0 1
device=none
}
C 15700 12300 1 90 0 busripper-1.sym
{
T 15300 12300 5 8 0 0 90 0 1
device=none
}
C 15700 11900 1 90 0 busripper-1.sym
{
T 15300 11900 5 8 0 0 90 0 1
device=none
}
C 15700 11500 1 90 0 busripper-1.sym
{
T 15300 11500 5 8 0 0 90 0 1
device=none
}
C 15700 11100 1 90 0 busripper-1.sym
{
T 15300 11100 5 8 0 0 90 0 1
device=none
}
C 15700 10700 1 90 0 busripper-1.sym
{
T 15300 10700 5 8 0 0 90 0 1
device=none
}
U 15500 10900 15500 19000 10 0
N 25200 17000 25400 17000 4
{
T 24900 17000 5 10 1 1 0 6 1
netname=P1_0
}
C 25200 17000 1 90 0 busripper-1.sym
{
T 24800 17000 5 8 0 0 90 0 1
device=none
}
U 25000 19000 25000 11200 10 0
N 25200 16600 25400 16600 4
{
T 24900 16600 5 10 1 1 0 6 1
netname=P1_1
}
C 25200 16600 1 90 0 busripper-1.sym
{
T 24800 16600 5 8 0 0 90 0 1
device=none
}
N 25200 16200 25400 16200 4
{
T 24900 16200 5 10 1 1 0 6 1
netname=P1_2
}
C 25200 16200 1 90 0 busripper-1.sym
{
T 24800 16200 5 8 0 0 90 0 1
device=none
}
N 25200 15800 25400 15800 4
{
T 24900 15800 5 10 1 1 0 6 1
netname=P1_3
}
C 25200 15800 1 90 0 busripper-1.sym
{
T 24800 15800 5 8 0 0 90 0 1
device=none
}
N 25200 15400 25400 15400 4
{
T 24900 15400 5 10 1 1 0 6 1
netname=P1_4
}
C 25200 15400 1 90 0 busripper-1.sym
{
T 24800 15400 5 8 0 0 90 0 1
device=none
}
N 25200 15000 25400 15000 4
{
T 24900 15000 5 10 1 1 0 6 1
netname=P1_5
}
C 25200 15000 1 90 0 busripper-1.sym
{
T 24800 15000 5 8 0 0 90 0 1
device=none
}
N 25200 14600 25400 14600 4
{
T 24900 14600 5 10 1 1 0 6 1
netname=P1_6
}
C 25200 14600 1 90 0 busripper-1.sym
{
T 24800 14600 5 8 0 0 90 0 1
device=none
}
N 25200 14200 25400 14200 4
{
T 24900 14200 5 10 1 1 0 6 1
netname=P1_7
}
C 25200 14200 1 90 0 busripper-1.sym
{
T 24800 14200 5 8 0 0 90 0 1
device=none
}
N 25200 13800 25400 13800 4
{
T 24900 13800 5 10 1 1 0 6 1
netname=P3_0
}
C 25200 13800 1 90 0 busripper-1.sym
{
T 24800 13800 5 8 0 0 90 0 1
device=none
}
N 25200 13400 25400 13400 4
{
T 24900 13400 5 10 1 1 0 6 1
netname=P3_1
}
C 25200 13400 1 90 0 busripper-1.sym
{
T 24800 13400 5 8 0 0 90 0 1
device=none
}
N 25200 13000 25400 13000 4
{
T 24900 13000 5 10 1 1 0 6 1
netname=P3_2
}
C 25200 13000 1 90 0 busripper-1.sym
{
T 24800 13000 5 8 0 0 90 0 1
device=none
}
N 25200 12600 25400 12600 4
{
T 24900 12600 5 10 1 1 0 6 1
netname=P3_3
}
C 25200 12600 1 90 0 busripper-1.sym
{
T 24800 12600 5 8 0 0 90 0 1
device=none
}
N 25200 12200 25400 12200 4
{
T 24900 12200 5 10 1 1 0 6 1
netname=P3_4
}
C 25200 12200 1 90 0 busripper-1.sym
{
T 24800 12200 5 8 0 0 90 0 1
device=none
}
N 25200 11800 25400 11800 4
{
T 24900 11800 5 10 1 1 0 6 1
netname=P3_5
}
C 25200 11800 1 90 0 busripper-1.sym
{
T 24800 11800 5 8 0 0 90 0 1
device=none
}
N 25200 11400 25400 11400 4
{
T 24900 11400 5 10 1 1 0 6 1
netname=P3_6
}
C 25200 11400 1 90 0 busripper-1.sym
{
T 24800 11400 5 8 0 0 90 0 1
device=none
}
N 25200 11000 25400 11000 4
{
T 24900 11000 5 10 1 1 0 6 1
netname=P3_7
}
C 25200 11000 1 90 0 busripper-1.sym
{
T 24800 11000 5 8 0 0 90 0 1
device=none
}
C 24900 9700 1 270 0 gnd-1.sym
C 25200 10200 1 90 0 5V-plus-1.sym
N 25200 9400 25400 9400 4
N 25200 9400 25200 9800 4
N 25400 9800 25200 9800 4
N 25200 10200 25200 10600 4
N 25400 10600 25200 10600 4
N 25400 10200 25200 10200 4
C 21400 8100 1 270 0 switch-dip4-1.sym
{
T 22775 6700 5 8 0 0 270 0 1
device=SWITCH_DIP4
T 22950 7800 5 10 1 1 270 0 1
refdes=U?
T 21400 8100 5 10 0 0 0 0 1
footprint=DIP08300____.fp
}
C 14300 9300 1 90 1 switch-pushbutton-no-1.sym
{
T 14000 8700 5 10 1 1 90 0 1
refdes=S1
T 13700 8900 5 10 0 0 270 2 1
device=SWITCH_PUSHBUTTON_NO
}
C 15300 9300 1 90 1 capacitor-2.sym
{
T 14600 9100 5 10 0 0 270 2 1
device=POLARIZED_CAPACITOR
T 14800 8700 5 10 1 1 90 0 1
refdes=C10
T 14400 9100 5 10 0 0 270 2 1
symversion=0.1
T 15500 8600 5 10 1 1 90 0 1
value=10uF
T 15300 9300 5 10 0 0 0 0 1
near=S1
}
C 14100 9700 1 0 0 5V-plus-1.sym
C 14400 7000 1 90 0 resistor-2.sym
{
T 14050 7400 5 10 0 0 90 0 1
device=RESISTOR
T 14100 7200 5 10 1 1 90 0 1
refdes=R7
T 14600 7200 5 10 1 1 90 0 1
value=10k
}
N 14300 8300 14300 7900 4
N 14300 7000 14300 6600 4
N 14300 9300 14300 9700 4
N 15100 9300 15100 9500 4
N 15100 9500 14300 9500 4
N 15100 8400 15100 8100 4
N 14300 8100 16800 8100 4
N 16800 8600 16800 8100 4
C 17900 5200 1 0 0 gnd-1.sym
C 21700 6300 1 0 0 gnd-1.sym
N 21800 6800 21800 6600 4
C 23200 6800 1 0 0 5V-plus-1.sym
N 22100 6800 22100 6600 4
N 22400 6800 22400 6600 4
N 22700 6800 22700 6600 4
N 23400 6800 23400 6600 4
N 22100 6600 23400 6600 4
N 22700 8100 22700 8600 4
N 22700 8600 22900 8600 4
{
T 23200 8600 5 8 1 1 0 1 1
netname=P2_7
}
N 22400 8100 22400 9000 4
N 22400 9000 22900 9000 4
{
T 23200 9000 5 8 1 1 0 1 1
netname=P2_6
}
C 19500 9200 1 0 0 resistor-2.sym
{
T 19900 9550 5 10 0 0 0 0 1
device=RESISTOR
T 19700 9500 5 10 1 1 0 0 1
refdes=R6
T 19700 9000 5 10 1 1 0 0 1
value=2k2
}
N 19100 9300 19500 9300 4
N 21800 8100 21800 9300 4
N 21800 9300 20400 9300 4
C 20500 9600 1 0 0 resistor-2.sym
{
T 20900 9950 5 10 0 0 0 0 1
device=RESISTOR
T 20700 9900 5 10 1 1 0 0 1
refdes=R5
T 20700 9400 5 10 1 1 0 0 1
value=2k2
}
N 19100 9700 20500 9700 4
N 22100 8100 22100 9700 4
N 21400 9700 22100 9700 4
N 9800 11400 10500 11400 4
N 9800 10800 11600 10800 4
N 11600 10800 11600 11400 4
N 11600 11400 11400 11400 4
N 9800 10500 10500 10500 4
N 9800 10200 11600 10200 4
N 11600 10200 11600 10500 4
N 9800 11100 10200 11100 4
N 10200 11100 10200 11600 4
C 10000 12700 1 0 0 5V-plus-1.sym
N 10200 12500 10200 12700 4
N 9800 9900 10900 9900 4
N 10900 9900 10900 9500 4
C 6700 9200 1 0 0 nc-left-1.sym
{
T 6700 9600 5 10 0 0 0 0 1
value=NoConnection
T 6700 10000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 9800 9500 1 0 0 nc-right-1.sym
{
T 9900 10000 5 10 0 0 0 0 1
value=NoConnection
T 9900 10200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 7200 9400 1 90 0 5V-plus-1.sym
C 9800 9500 1 270 0 5V-plus-1.sym
N 10900 8600 10900 8400 4
C 10800 8100 1 0 0 gnd-1.sym
N 11400 10500 11600 10500 4
C 6200 9800 1 0 0 input-1.sym
{
T 6200 10100 5 10 0 0 0 0 1
device=INPUT
}
C 7000 10100 1 0 1 output-1.sym
{
T 6900 10400 5 10 0 0 0 6 1
device=OUTPUT
}
N 7000 10200 7200 10200 4
{
T 6300 10200 5 8 1 1 0 1 1
netname=P3_0
}
N 7200 9900 7000 9900 4
{
T 6300 9900 5 8 1 1 0 1 1
netname=P3_1
}
C 4100 11600 1 0 0 nc-right-1.sym
{
T 4200 12100 5 10 0 0 0 0 1
value=NoConnection
T 4200 12300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 4100 11300 1 0 0 nc-right-1.sym
{
T 4200 11800 5 10 0 0 0 0 1
value=NoConnection
T 4200 12000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 4100 10700 1 0 0 nc-right-1.sym
{
T 4200 11200 5 10 0 0 0 0 1
value=NoConnection
T 4200 11400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 4100 10100 1 0 0 nc-right-1.sym
{
T 4200 10600 5 10 0 0 0 0 1
value=NoConnection
T 4200 10800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 4100 9800 1 0 0 nc-right-1.sym
{
T 4200 10300 5 10 0 0 0 0 1
value=NoConnection
T 4200 10500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 4100 9500 1 0 0 nc-right-1.sym
{
T 4200 10000 5 10 0 0 0 0 1
value=NoConnection
T 4200 10200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 22900 9100 1 180 1 output-1.sym
{
T 23000 8800 5 10 0 0 180 6 1
device=OUTPUT
}
C 22900 8700 1 180 1 output-1.sym
{
T 23000 8400 5 10 0 0 180 6 1
device=OUTPUT
}
C 19100 10000 1 0 0 nc-right-1.sym
{
T 19200 10500 5 10 0 0 0 0 1
value=NoConnection
T 19200 10700 5 10 0 0 0 0 1
device=DRC_Directive
}
N 1600 18500 2000 18500 4
