<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<style>
img {
max-width: 100%;
height: auto;
}
/* Add some spacing and border to the table */
table {
width: 100%;
border-collapse: collapse;
margin: 25px 0;
font-size: 0.9em;
font-family: sans-serif;
min-width: 400px;
box-shadow: 0 0 20px rgba(0, 0, 0, 0.15);
}
/* Style the table header */
thead tr {
background-color: #009879;
color: #ffffff;
text-align: left;
}
/* Style the table cells */
th, td {
padding: 12px 15px;
}
/* Style the table body rows with alternating colors */
tbody tr {
border-bottom: 1px solid #dddddd;
}
tbody tr:nth-of-type(even) {
background-color: #f3f3f3;
}
tbody tr:last-of-type {
border-bottom: 2px solid #009879;
}
/* Style for table body cells on hover */
tbody tr:hover {
background-color: #f1f1f1;
}
</style>
</head>
<body>

<h1 id="tristan-unified-access-page">Tristan-Isolde Unified Access Page</h1>
<p>It provides references and descriptions of all the <a href="https://tristan-project.eu/">TRISTAN</a> and <a href="https://www.isolde-project.eu/">ISOLDE</a> IPs (hardware and software).
It serves as a <code>Virtual Repository</code> page, gathering all the information about the TRISTAN and ISOLDE repositories, their status,
and the TRISTAN and ISOLDE partners involved in them.
The TRISTAN and ISOLDE Unified Access Page acts like a static page, to provide a single access point to all the repositories TRISTAN and ISOLDE 
contribute to. The updates and contributions will be upstreamed in the repository themselves.</p>
<p>Some of the repositories are hosted on the OpenHW Group GitHub forge, some are located on other public pages, and some are closed-source.
The diagram below shows how the TRISTAN and ISOLDE repositories are organized.</p>
<img src="images/tristan_isolde_virtual_repo.png" style="max-width: 75%; height: auto;" align="center" />

<p>The TRISTAN and ISOLDE Unified Access Page is the deliverable of the TRISTAN Task 2 of the Work Package 7 (7.2) and ISOLDE Work Package WP6.</p>

<h2 id="tristan-ips">TRISTAN IPs</h2>
<h3 id="cores">CORES</h3>
<table>
<thead>
<tr>
<th>Repository</th>
<th>URL/Instructions</th>
<th>Project</th>
<th>Working Items</th>
<th>Partners</th>
<th>Status</th>
<th>Description</th>
<th>License</th>
</tr>
</thead>
<tbody><tr>
<td>CVE2</td>
<td><a href="https://github.com/openhwgroup/cve2">CVE2</a></td>
<td>TRISTAN</td>
<td>WI2.2.5, WI2.2.8, WI2.5.8</td>
<td>NXP, Synthara, Politecnico di Torino</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>Extensions to the micro-architecture of CV32E40P core</td>
<td><a href="https://github.com/pulp-platform/cv32e40p">CV32E40P (fork)</a></td>
<td>TRISTAN</td>
<td>WI2.3.3</td>
<td>UNIBO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>VSRV1: simple 32-bit Linux RISC-V</td>
<td>To Be Done</td>
<td>TRISTAN</td>
<td>WI2.3.5</td>
<td>VLSI Solution</td>
<td>Design and Verification in progress</td>
<td></td>
<td>To Be Decided</td>
</tr>
<tr>
<td>CVA6</td>
<td><a href="https://github.com/openhwgroup/cva6">CVA6</a></td>
<td>TRISTAN</td>
<td>WI2.4.1, WI2.4.2, WI2.4.3, WI2.4.5</td>
<td>Thales, Sysgo, TU Darmstadt, Bosch</td>
<td>Design and Verification in progress</td>
<td>A configurable family of RISC-V application/embedded cores targetting FPGA and ASIC technologies</td>
<td>Solderpad</td>
</tr>
<tr>
<td>RVV coprocessor for CVA6</td>
<td><a href="https://github.com/pulp-platform/ara">RVV-coprocessor</a></td>
<td>TRISTAN</td>
<td>WI2.4.4</td>
<td>ETH</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>Timing Channel Protection</td>
<td><a href="https://github.com/pulp-platform/cva6">timing-channel-protection</a></td>
<td>TRISTAN</td>
<td>WI2.1.1</td>
<td>ETH</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>UVM env for RISC-V verif</td>
<td><a href="https://github.com/openhwgroup/core-v-verif">core-v-verif</a></td>
<td>TRISTAN</td>
<td>WI2.4.1</td>
<td>Thales</td>
<td>CVA6 verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>Compression and decompression of digital waveforms</td>
<td><a href="https://github.com/semify-eda/tristan/tree/f6516af367ea9729658724e39aa83fa65c2aa884">Tristan</a></td>
<td>TRISTAN</td>
<td>WI2.5.11</td>
<td>semify</td>
<td>Design and Verification in progress</td>
<td></td>
<td>To be determined</td>
</tr>
<tr>
<td>TraceUnit</td>
<td>Not published yet</td>
<td>TRISTAN</td>
<td>WI2.1.4, WI2.2.1, WI2.3.4, WI2.5.4</td>
<td>ACCT, FHG, MNRS, SYSGO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>To be determined</td>
</tr>
<tr>
<td>Hypervisor</td>
<td><a href="https://github.com/openhwgroup/cva6">H-extension</a></td>
<td>TRISTAN</td>
<td>WI2.5.10</td>
<td>ETH, Sysgo</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>Riviera: RISC-V ISA Extensions for NFC Applications</td>
<td>To Be Done</td>
<td>TRISTAN</td>
<td>WI2.5.1</td>
<td>NXP Austria, Politecnico di Torino, Technical University of Graz</td>
<td>Design and Verification in progress</td>
<td></td>
<td>To Be Decided</td>
</tr>
</tbody></table>
<h3 id="peripherals">PERIPHERALS</h3>
<table>
<thead>
<tr>
<th>Repository</th>
<th>URL/Instructions</th>
<th>TRISTAN</th>
<th>Working Items</th>
<th>Partners</th>
<th>Status</th>
<th>Description</th>
<th>License</th>
</tr>
</thead>
<tbody><tr>
<td>TSN-TraceBus</td>
<td>Not published yet</td>
<td>TRISTAN</td>
<td>WI3.1.1</td>
<td>ACCT, BOSCH-DE, FHG, SYSGO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>To be determined</td>
</tr>
<tr>
<td>HPDcache</td>
<td><a href="https://github.com/openhwgroup/cv-hpdcache">github.com/openhwgroup/cv-hpdcache</a></td>
<td>TRISTAN</td>
<td>WI3.1.5</td>
<td>CEA</td>
<td>Design and verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>CLIC</td>
<td><a href="https://github.com/pulp-platform/clic">clic</a></td>
<td>TRISTAN</td>
<td>WI3.1.7</td>
<td>ETH</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Apache-2.0</td>
</tr>
<tr>
<td>AXI LLC</td>
<td><a href="https://github.com/pulp-platform/axi_llc">AXI-LLC</a></td>
<td>TRISTAN</td>
<td>WI3.1.5</td>
<td>ETH</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>AXI</td>
<td><a href="https://github.com/pulp-platform/axi">AXI</a></td>
<td>TRISTAN</td>
<td>WI3.2.1</td>
<td>ETH</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>eFPGA</td>
<td><a href="https://github.com/yongatek/eFPGA">I:Embedded-fpga</a></td>
<td>TRISTAN</td>
<td>WI3.4.5</td>
<td>YNGA</td>
<td>Verification in progress</td>
<td>An embedded FPGA IP to offload certain processor tasks and improve overall system performance</td>
<td>Solderpad</td>
</tr>
<tr>
<td>Accelerator for post-quantum cryptography</td>
<td>To do</td>
<td>TRISTAN</td>
<td>WI3.4.4</td>
<td>TUM, Politecnico di Torino</td>
<td>Design  in progress</td>
<td></td>
<td>To be determined</td>
</tr>
<tr>
<td>Low-power IO DMA</td>
<td><a href="https://github.com/pulp-platform/udma_core">IO DMA</a></td>
<td>TRISTAN</td>
<td>WI3.1.4</td>
<td>UNIBO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>Heterogeneous Cluster Interconnect (HCI))</td>
<td><a href="https://github.com/pulp-platform/hci">HCI</a></td>
<td>TRISTAN</td>
<td>WI3.2.2</td>
<td>UNIBO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
<tr>
<td>Low-power FP32/FP16 Accelerator for MatMul</td>
<td><a href="https://github.com/pulp-platform/redmule">RedMule</a></td>
<td>TRISTAN</td>
<td>WI3.4.1</td>
<td>UNIBO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>Solderpad</td>
</tr>
</tbody></table>
<h3 id="software">SOFTWARE</h3>
<table>
<thead>
<tr>
<th>Repository</th>
<th>URL/Instructions</th>
<th>Project</th>
<th>Working Items</th>
<th>Partners</th>
<th>Status</th>
<th>Description</th>
<th>License</th>
</tr>
</thead>
<tbody><tr>
<td>TimeWeaver</td>
<td><a href="https://www.absint.com/timeweaver/">absint.com/timeweaver</a></td>
<td>TRISTAN</td>
<td>WI4.1.5</td>
<td>AbsInt</td>
<td>Improved preview version available on request (support@absint.com) as part of the first complete software package (deliverable D4.2)</td>
<td>TimeWeaver is a hybrid measurement-based timing analysis tool to determine the WCET of safety-critical embedded software. As part of TRISTAN, it will be ported to include support for RISC-V processors using the TRISTAN trace IP.</td>
<td>proprietary</td>
</tr>
<tr>
<td>CompCert</td>
<td><a href="https://github.com/AbsInt/CompCert">github.com/AbsInt/CompCert</a></td>
<td>TRISTAN</td>
<td>WI4.2.4</td>
<td>AbsInt</td>
<td>Waiting for WI2.5.4</td>
<td>CompCert is a formally-verified optimizing C compiler. As part of TRISTAN, it will be extended to support the HSI (hardware-supported instrumentation) interface of the TRISTAN trace IP.</td>
<td>dual licensed (see repository)</td>
</tr>
<tr>
<td>Yocto for CVA6</td>
<td><a href="https://github.com/openhwgroup/meta-cva6-yocto">meta-cva6-yocto</a></td>
<td>TRISTAN</td>
<td>WI4.3.3</td>
<td>Thales</td>
<td>Initial release</td>
<td>A linux image for a CVA6-based embedded processor</td>
<td>MIT</td>
</tr>
<tr>
<td>Setting up Yocto and baremetal debug on CVA6</td>
<td><a href="https://github.com/ThalesGroup/cva6-eclipse-demo">cva6-eclipse-demo</a></td>
<td>TRISTAN</td>
<td>WI4.3.3</td>
<td>Thales</td>
<td>Initial release</td>
<td>Guidance to set up baremetal and Linux-based debug on CVA6</td>
<td>Apache</td>
</tr>
<tr>
<td>End-to-end stack for ML software development on embedded RISC-V platforms</td>
<td><a href="https://github.com/eml-eda/plinio">Plinio</a></td>
<td>TRISTAN</td>
<td>WI4.4.4</td>
<td>Politecnico di Torino, UNIBO</td>
<td>Design  in progress</td>
<td></td>
<td>Apache 2.0</td>
</tr>
<tr>
<td>CMSIS like Open-Source AI, as well as DSP- and compute (e.g. BLAS) libraries</td>
<td><a href="https://github.com/eml-eda/RiscV-NN">RiscV-NN</a></td>
<td>TRISTAN</td>
<td>WI4.4.1</td>
<td>IFX, Politecnico di Torino, UNIBO, CEA</td>
<td>Design  in progress</td>
<td></td>
<td></td>
</tr>
<tr>
<td>COREV GCC</td>
<td><a href="https://github.com/EEESlab/corev-gcc/tree/tristan-dev">COREV GCC (fork)</a></td>
<td>TRISTAN</td>
<td>WI4.2.1</td>
<td>UNIBO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>GPL</td>
</tr>
<tr>
<td>COREV Binutils</td>
<td><a href="https://github.com/EEESlab/corev-binutils-gdb/tree/tristan-dev">COREV Binutils (fork)</a></td>
<td>TRISTAN</td>
<td>WI4.2.1</td>
<td>UNIBO</td>
<td>Design and Verification in progress</td>
<td></td>
<td>GPL</td>
</tr>
<tr>
<td>ELinOS embedded Linux for RISC-V</td>
<td><a href="https://www.sysgo.com/elinos">ELinOS</a></td>
<td>TRISTAN</td>
<td>WI4.3.2</td>
<td>SYSGO</td>
<td>To be released in spring 2024</td>
<td></td>
<td>GPL</td>
</tr>
<tr>
<td>PikeOS CVA-6 support</td>
<td><a href="https://www.pikeos.com/">PikeOS</a></td>
<td>TRISTAN</td>
<td>WI4.3.3</td>
<td>SYSGO</td>
<td>To be released</td>
<td></td>
<td>proprietary</td>
</tr>
<tr>
<td>LLVM TD from ADL</td>
<td><a href="https://github.com/nxp-auto-tools/tools_adl">ADLTools</a></td>
<td>TRISTAN</td>
<td>WI4.2.1, WI4.2.3</td>
<td>NXP</td>
<td>Design and verification in progress</td>
<td></td>
<td>BSD2</td>
</tr>
<tr>
<td>Cloud Connector</td>
<td><a href="https://github.com/tianhailiu/tristan-cloud-connector">Cloud Connector</a></td>
<td>TRISTAN</td>
<td>WI 4.3.4</td>
<td>aicas</td>
<td>Implementation done.</td>
<td></td>
<td>GPL</td>
</tr>
<tr>
<td>Device Client</td>
<td><a href="https://github.com/tianhailiu/tristan-device-client">Device Client</a></td>
<td>TRISTAN</td>
<td>WI 6.1.4</td>
<td>aicas</td>
<td>Implementation done. Testing and validation in progress.</td>
<td></td>
<td>GPL</td>
</tr>
<tr>
<td>RISC-V Runtime</td>
<td>Not published yet</td>
<td>TRISTAN</td>
<td>WI4.4.1</td>
<td>CEA</td>
<td>Design and verification in progress</td>
<td></td>
<td>Apache</td>
</tr>
<tr>
<td>VxP Tools and Libraries</td>
<td><a href="https://github.com/CEA-LIST/vxp_binutils.git">VXP binutils</a>, <a href="https://github.com/CEA-LIST/vxp_devkit.git">VXP Devkit</a></td>
<td>TRISTAN</td>
<td>WI3.4.2, WI4.2.1, WI4.2.6, WI4.4.1</td>
<td>CEA</td>
<td>Design and verification in progress</td>
<td></td>
<td>Apache</td>
</tr>
</tbody></table>
<h3 id="tools">TOOLS</h3>
<table>
<thead>
<tr>
<th>Tool</th>
<th>URL/Instructions</th>
<th>Project</th>
<th>Working Items</th>
<th>Owner/Contributors</th>
<th>Users</th>
<th>Description</th>
<th>License</th>
<td></td>
</tr>
</thead>
<tbody><tr>
<td>Renode</td>
<td><a href="https://github.com/renode/renode">Renode</a></td>
<td>TRISTAN</td>
<td>WI5.1.1</td>
<td>Antmicro</td>
<td>Tampere University, NOKIA, Cargotec</td>
<td>Simulation Framework</td>
<td></td>
</tr>
<tr>
<td>ETISS</td>
<td><a href="https://github.com/tum-ei-eda/etiss">ETISS</a></td>
<td>TRISTAN</td>
<td>WI5.1.2</td>
<td>Technische Universität München</td>
<td>Infineon</td>
<td>Extendible Translating  Instruction Set Simulator</td>
<td>BSD 3-clause</td>
</tr>
<tr>
<td>SCC</td>
<td><a href="https://github.com/Minres/SystemC-Components">SCC</a></td>
<td>TRISTAN</td>
<td>WI5.1.4</td>
<td>Minres</td>
<td>Bosch-DE, CEA</td>
<td>SystemC Components</td>
<td></td>
</tr>
<tr>
<td>PySysC</td>
<td><a href="https://github.com/Minres/PySysC/">PySysC</a></td>
<td>TRISTAN</td>
<td>WI5.1.4</td>
<td>Minres</td>
<td>Bosch-DE, CEA</td>
<td>Python bindings for SystemC</td>
<td></td>
</tr>
<tr>
<td>Core DSL</td>
<td><a href="https://github.com/Minres/CoreDSL">Core DSL</a></td>
<td>TRISTAN</td>
<td>WI5.1.4</td>
<td>Minres</td>
<td>Bosch-DE, CEA</td>
<td>Language to describe ISAs for ISS generation and HLS of RTL implementation​​</td>
<td></td>
</tr>
<tr>
<td>DBT-RISE &amp;​ DBT-RISE-RISCV</td>
<td><a href="https://github.com/Minres/CoreDSL">DBT-RISE</a> <a href="https://github.com/Minres/DBT-RISE-RISCV">DBT-RISE-RISCV</a></td>
<td>TRISTAN</td>
<td>WI5.1.4, WI5.3.2</td>
<td>Minres</td>
<td>Bosch-DE, CEA,ACC</td>
<td>Dynamic Binary Translation - Retargetable ISS Environment​​ Application of CoreDSL  &amp; DBT-RISE for RISCV​​</td>
<td></td>
</tr>
<tr>
<td>Verilator</td>
<td><a href="https://www.veripool.org/verilator/">Verilator</a></td>
<td>TRISTAN</td>
<td>WI5.2.1</td>
<td>Antmicro</td>
<td>CEA</td>
<td>RTL verification (simulation, formal)​ Co-simulation with Renode​​</td>
<td></td>
</tr>
<tr>
<td>Questa Verify Property App</td>
<td><a href="https://eda.sw.siemens.com/en-US/ic/questa/onespin-formal-verification/">Questa</a></td>
<td>TRISTAN</td>
<td>WI5.2.2</td>
<td>Siemens EDA</td>
<td>Thales SA</td>
<td>Formal verification solutions for RISC-V (OneSpin)​​</td>
<td></td>
</tr>
<tr>
<td>Yosys</td>
<td><a href="https://github.com/YosysHQ/yosys">Yosys</a></td>
<td>TRISTAN</td>
<td>WI5.2.5</td>
<td>TBD</td>
<td>CEA</td>
<td>Open Synthesis Suite​​​</td>
<td></td>
</tr>
<tr>
<td>Catapult</td>
<td><a href="https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/">Catapult</a></td>
<td>TRISTAN</td>
<td>WI5.2.7</td>
<td>Siemens EDA</td>
<td>Siemens-AT</td>
<td>High Level Synthesis and verification suite​​​</td>
<td></td>
</tr>
<tr>
<td>Kactus2</td>
<td><a href="https://github.com/kactus2/kactus2dev">Kactus2</a></td>
<td>TRISTAN</td>
<td>WI5.2.9, WI5.3.3</td>
<td>Minres, Tampere University</td>
<td>Tampere University, NOKIA, Cargotec</td>
<td>High Level Synthesis and verification suite​​​</td>
<td></td>
</tr>
<tr>
<td>Codasip Studio</td>
<td><a href="https://codasip.com/products/codasip-studio/">Codasip Studio</a></td>
<td>TRISTAN</td>
<td>WI5.1.3</td>
<td>Codasip</td>
<td>Bosch – DE, Bosch – FR, Minres</td>
<td>Tool suite to develop/customize RISC-V IPs​​​</td>
<td></td>
</tr>
<tr>
<td>GVSOC</td>
<td><a href="https://github.com/EEESlab/gvsoc/tree/tristan-dev">GVSOC (fork)</a></td>
<td>TRISTAN</td>
<td>WI5.1.5</td>
<td>UNIBO</td>
<td>Politecnico di Torino</td>
<td>RISC-V Platform Simulator​</td>
<td>Apache-2.0</td>
</tr>
<tr>
<td>Messy</td>
<td>TBD</td>
<td>TRISTAN</td>
<td>WI5.1.6</td>
<td>Politecnico di Torino</td>
<td>UNIBO</td>
<td>Multi-layer Extra-functional Simulator using SYstemC​</td>
<td></td>
</tr>
<tr>
<td>Spike</td>
<td><a href="https://github.com/riscv-software-src/riscv-isa-sim">Spike</a></td>
<td>TRISTAN</td>
<td>WI5.1.7</td>
<td>OpenHW Group</td>
<td>Thales, Synthara</td>
<td>RISC-V ISA simulator​</td>
<td></td>
</tr>
<tr>
<td>VPTOOL</td>
<td><a href="https://github.com/openhwgroup/core-v-verif">VPTOOL</a></td>
<td>TRISTAN</td>
<td>WI5.1.8</td>
<td>OpenHW Group</td>
<td>Thales, Siemens-AT</td>
<td>Graphical edition of a Design Verification Plan ​</td>
<td></td>
</tr>
<tr>
<td>SoCDSL</td>
<td>TBD</td>
<td>TRISTAN</td>
<td>WI5.3.1</td>
<td>Technische Universität Darmstadt</td>
<td>Minres, Tampere University</td>
<td>Automated composition and optimization of compute-intensive SoCs from abstract high-level descriptions​ ​</td>
<td></td>
</tr>
<tr>
<td>cv_dv_utils</td>
<td><a href="https://github.com/openhwgroup/core-v-verif">CV_DV_UTILS</a></td>
<td>TRISTAN</td>
<td>WI3.1.5</td>
<td>OpenHW Group</td>
<td>CEA</td>
<td>UVM verification environment for OpenHW cores</td>
<td>Apache-2.0</td>
</tr>
<tr>
<td>Co-processor Generator Tool</td>
<td>Not published yet</td>
<td>TRISTAN</td>
<td>WI2.5.6</td>
<td>Tampere University</td>
<td>TBD</td>
<td>Tool to generate CV-X-IF compliant co-processors based on user definition of operations/instructions.</td>
<td>TBD</td>
</tr>
</tbody></table>


<h2 id="isolde">
    ISOLDE IPs
</h2>
<h2 id="2">
    2 Cores, interfaces, peripherals &amp; NoCs
</h2>
<h3 id="2.1">
    2.1 Processors
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                NOEL-V processor extensions
            </td>
            <td>
                Not yet avaliable
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.1.01
            </td>
            <td>
                GSL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL
            </td>
            <td>
                GPL
            </td>
        </tr>
        <tr>
            <td>
                CVA6 processor extensions
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.1.02
            </td>
            <td>
                TDIS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                CV32E40X processor extensions
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.1.03
            </td>
            <td>
                HM
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
        </tr>
        <tr>
            <td>
                Testing Design Parameters for CVA6
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.1.04
            </td>
            <td>
                UZL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                Analysis Framework
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.1.05
            </td>
            <td>
                IFX
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
    </tbody>
</table>
<h3 id="2.2">
    2.2 Peripheral and interconnect
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Context-Aware Bus
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.01
            </td>
            <td>
                TRT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                Wormhole NoC
            </td>
            <td>
                Not ready yet
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.02
            </td>
            <td>
                UPV
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
        </tr>
        <tr>
            <td>
                AXI Sniffer
            </td>
            <td>
                Not ready yet
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.03
            </td>
            <td>
                UPV
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
        </tr>
        <tr>
            <td>
                AHB Crossbar
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.04
            </td>
            <td>
                IFX
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                AHB/APB Interrupt Controller
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.05
            </td>
            <td>
                IFX
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                AHB/APB Timer
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.06
            </td>
            <td>
                IFX
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                GRLIB IP library
            </td>
            <td>
                https://www.gaisler.com/getgrlib
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.07
            </td>
            <td>
                GSL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL
            </td>
            <td>
                GPL
            </td>
        </tr>
        <tr>
            <td>
                Hypervisor virtualization support to low-cost HW IPs
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.2.08
            </td>
            <td>
                FENTISS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
    </tbody>
</table>
<h3 id="2.3">
    2.3 Common extension interfaces
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Context-Aware CORE Extensions
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.3.01
            </td>
            <td>
                TRT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                Memory bank interface
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.3.02
            </td>
            <td>
                FotoNation
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                Extension interface for NOEL-V
            </td>
            <td>
                Not yet avaliable
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.3.03
            </td>
            <td>
                GSL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL
            </td>
            <td>
                GPL
            </td>
        </tr>
        <tr>
            <td>
                Extension interface for CVA6
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.3.04
            </td>
            <td>
                TDIS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                Interface between CVA6 and Vector accelerator
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.3.05
            </td>
            <td>
                ETHZ
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
    </tbody>
</table>
<h3 id="2.4">
    2.4 SW interfaces to general purpose cores
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                XNG NOEL-V BSP update to RISC-V new specifications
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.4.01
            </td>
            <td>
                FENTISS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                CVA6 multicore experiments and analysis
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.4.02
            </td>
            <td>
                SYSGO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                SW Abstraction Layer for RISC-V Processors
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.4.03
            </td>
            <td>
                IFX
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                NOEL-V software tools
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 2.4.04
            </td>
            <td>
                GSL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL
            </td>
            <td>
                GPL
            </td>
        </tr>
    </tbody>
</table>
<h2 id="3">
    3 Accelerators and extensions
</h2>
<h3 id="3.1">
    3.1 Safety and Security modules
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Safety-related Traffic Injector
            </td>
            <td>
                https://github.com/bsc-loca/SafeTI/
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.01
            </td>
            <td>
                BSC
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
        </tr>
        <tr>
            <td>
                IPs with integrated Context-Aware PMCs
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.02
            </td>
            <td>
                TRT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                Forward-Edge Control Flow Integrity Unit
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.03
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Backward-Edge Control Flow Integrity Unit
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.04
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Cryptographically Tagged Memory Unit
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.05
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Enclave Memory Isolation Unit
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.06
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Lightweight Tweakable Inline Memory Encryption Engine
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.07
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Memory subsystem support for Bytecode VMs
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.08
            </td>
            <td>
                HM
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
        </tr>
        <tr>
            <td>
                Root-of-Trust Unit Design and Interface with RISC-V Host Processor (TitanCFI)
            </td>
            <td>
                https://github.com/pulp-platform/opentitan
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.10
            </td>
            <td>
                UNIBO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                Integration and support in XNG hypervisor for SafeTI and SafeSU IPs
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.11
            </td>
            <td>
                FENTISS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Safety Control
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.12
            </td>
            <td>
                IFX
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                High-Performance Cache Analysis
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.1.13
            </td>
            <td>
                SYSGO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
        </tr>
    </tbody>
</table>
<h3 id="3.2">
    3.2 Accelerator infrastructure, memories, arithmetic units, interfaces and virtualization
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Floating-Point Unit (FPU) for RISC-V
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.2.01
            </td>
            <td>
                UZL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                FPU for mixed-precision computing
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.2.02
            </td>
            <td>
                POLIMI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Multiple
            </td>
            <td>
                Multiple
            </td>
        </tr>
        <tr>
            <td>
                Scratchpad Memory
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.2.03
            </td>
            <td>
                IMT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL v3.0
            </td>
            <td>
                GPL v3.0
            </td>
        </tr>
        <tr>
            <td>
                Safety-related Statistics Unit (SafeSU)
            </td>
            <td>
                https://github.com/bsc-loca/SafeSU/
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
        </tr>
    </tbody>
</table>
<h3 id="3.3">
    3.3 Monitoring infrastructure
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                ID 3.3.01
            </td>
            <td>
                BSC
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
        </tr>
        <tr>
            <td>
                Time Contract Monitoring Co-Processor (TCCP)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.3.02
            </td>
            <td>
                OFFIS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                Context-Aware PMC Interface (CA-PMC-IF)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.3.03
            </td>
            <td>
                TRT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                Run-time power monitoring instrumentation (RTPM)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.3.04
            </td>
            <td>
                POLIMI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
    </tbody>
</table>
<h3 id="3.4">
    3.4 SIMD/Vector, AI accelerator and tensor processor unit design
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Tensor Processing Unit (TPU)
            </td>
            <td>
                https://github.com/pulp-platform/redmule
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.4.01
            </td>
            <td>
                UNIBO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                Parallel Computing Accelerator (PCA)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.4.02
            </td>
            <td>
                POLITO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                AI/ML Accelerator (AMA)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.4.03
            </td>
            <td>
                FotoNation
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Vector Processing Unit (with multi-precision capabilities) (VPU)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.4.04
            </td>
            <td>
                ETHZ
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                CNN Accelerator for an Event-based Sparse Neural Networks (ECNNA)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.4.05
            </td>
            <td>
                SAL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                SIMD/Vector Accelerator
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.4.06
            </td>
            <td>
                IMT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL v3.0
            </td>
            <td>
                GPL v3.0
            </td>
        </tr>
        <tr>
            <td>
                SIMD/Vector Accelerator
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.4.07
            </td>
            <td>
                TUI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
    </tbody>
</table>
<h3 id="3.5">
    3.5 Cryptographic and security accelerators
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                HLS-based Post-Quantum Cryptographic Accelerator (HLS-PQC)
            </td>
            <td>
                To be published
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.5.01
            </td>
            <td>
                BSC
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                Multipurpose Accelerator for PQC
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.5.02
            </td>
            <td>
                SAL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Accelerator for post-quantum key encapsulation mechanism BIKE (ACC-BIKE)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.5.03
            </td>
            <td>
                POLIMI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Number Theoretic Transform Algorithms for Post Quantum Cryptography (NTT)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.5.04
            </td>
            <td>
                IMT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL v3.0
            </td>
            <td>
                GPL v3.0
            </td>
        </tr>
        <tr>
            <td>
                Secured RISC-V Processor with Cryptographic Accelerators (SEC)
            </td>
            <td>
                Not ready yet
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.5.05
            </td>
            <td>
                BEIA
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL v3.0
            </td>
            <td>
                GPL v3.0
            </td>
        </tr>
    </tbody>
</table>
<h3 id="3.6">
    3.6 Signal processing, neuromorphic and application-specific instruction set processors
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Motor Control accelerator
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.6.01
            </td>
            <td>
                CODA, BUT, NXP-CZ
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                SCA
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.6.02
            </td>
            <td>
                ACP
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                LDPC
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.6.03
            </td>
            <td>
                ACP
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Neuromorphic HW Accelerator
            </td>
            <td>
                Not ready yet
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.6.04
            </td>
            <td>
                POLITO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Solderpad
            </td>
            <td>
                Solderpad
            </td>
        </tr>
        <tr>
            <td>
                Fast Fourier Transform Algorithms for SIMD and Vector Accelerators (FFT)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 3.6.05
            </td>
            <td>
                IMT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL v3.0
            </td>
            <td>
                GPL v3.0
            </td>
        </tr>
    </tbody>
</table>
<h2 id="4">
    4 Operating systems and applications SW
</h2>
<h3 id="4.1">
    4.1 System SW design, implementation and testing
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Neural Network Drivers
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.01
            </td>
            <td>
                POLITO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                AI/ML Accelerator driver
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.02
            </td>
            <td>
                FotoNation
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Multiple
            </td>
            <td>
                Multiple
            </td>
        </tr>
        <tr>
            <td>
                Optimization of WebAssembly Interpreter
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.03
            </td>
            <td>
                HM
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                Use of device tree abstraction for Linux on RISC-V
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.05
            </td>
            <td>
                CONS, SYSGO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                Execution Framework for Space edge computing
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.06
            </td>
            <td>
                TASI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Run-Time Environment for end-users
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.07
            </td>
            <td>
                UPB
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Multiple
            </td>
            <td>
                Multiple
            </td>
        </tr>
        <tr>
            <td>
                PikeOS support for multicore CVA6
            </td>
            <td>
                Not applicable
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.08
            </td>
            <td>
                SYSGO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                XNG BSP to CVA-6 processor core
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.09
            </td>
            <td>
                FENTISS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Development of System Software
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.10
            </td>
            <td>
                TUI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                Lauterbach support for CVA6
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.1.11
            </td>
            <td>
                SYSGO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
        </tr>
    </tbody>
</table>
<h3 id="4.2">
    4.2 Application development tools design, implementation and testing
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Toolchain for Hardware-aware Neural Network Optimization
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.01
            </td>
            <td>
                POLITO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                RF-SP: Resource-efficient IoT data processing and analytics
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.02
            </td>
            <td>
                BYK
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                Model-based generation framework for hardware safety pattern
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.03
            </td>
            <td>
                FZI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                Compiler Support for Approximate Computing
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.04
            </td>
            <td>
                POLIMI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
        </tr>
        <tr>
            <td>
                AI/ML Accelerator Compiler Toolchain
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.05
            </td>
            <td>
                FotoNation
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                TPU HAL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.06
            </td>
            <td>
                UNIBO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                HAL for RoT unit as a secure-coprocessor
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.07
            </td>
            <td>
                UNIBO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                CFI software algorithm in OT firmware
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.08
            </td>
            <td>
                UNIBO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                OT-based secure boot support (TitanBoot)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.09
            </td>
            <td>
                UNIBO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                OpenMP Lite
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.10
            </td>
            <td>
                NXP-RO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                LLVM and debugger support for Forward-edge CFI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.11
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                LLVM and debugger support for backward-edge CFI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.12
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                LLVM and debugger support for cryptographically tagged memory
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.13
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Debugger support for enclave memory isolation
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.14
            </td>
            <td>
                NXP-AT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                LLVM/MLIR extensions for PQC and CNN accelerators by SAL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.15
            </td>
            <td>
                SAL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Multiple
            </td>
            <td>
                Multiple
            </td>
        </tr>
        <tr>
            <td>
                Intel Shuttle Program
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.16
            </td>
            <td>
                INTEL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                &nbsp;
            </td>
        </tr>
        <tr>
            <td>
                Support for SIMD/Vector Accelerator and scratchpad memory
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.17
            </td>
            <td>
                IMT
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                GPL v3.0
            </td>
            <td>
                GPL v3.0
            </td>
        </tr>
        <tr>
            <td>
                Safety Compliant Math and Motor Control Library
            </td>
            <td>
                Not applicable
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.18
            </td>
            <td>
                NXP-CZ
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Basic toolchain for the many-core parallel accelerator
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.2.19
            </td>
            <td>
                UPB
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Multiple
            </td>
            <td>
                Multiple
            </td>
        </tr>
    </tbody>
</table>
<h3 id="4.3">
    4.3 SW for HW design and validation
</h3>
<table>
    <thead>
        <tr>
            <th>
                Repository
            </th>
            <th>
                URL/Instructions
            </th>
            <th>
                Project
            </th>
            <th>
                Working Items
            </th>
            <th>
                Partners
            </th>
            <th>
                Status
            </th>
            <th>
                Description
            </th>
            <th>
                License
            </th>
            <th>
                &nbsp;
            </th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td>
                Integrate system level simulators with extra-functional properties
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.01
            </td>
            <td>
                POLITO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                Time Contract Co-processor Compiler (TCCP-CO)
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.02
            </td>
            <td>
                OFFIS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Apache V2.0
            </td>
            <td>
                Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                Power/Performance Modeling for Design Space Exploration PPM-DSE
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.03
            </td>
            <td>
                SILVACO
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Bit-accurate FPGA fault injection (BAFFI) tool
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.04
            </td>
            <td>
                UPV
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                MIT
            </td>
            <td>
                MIT
            </td>
        </tr>
        <tr>
            <td>
                Simulation-based HW/SW co-verification approach
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.05
            </td>
            <td>
                FZI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
            <td>
                TBD
            </td>
        </tr>
        <tr>
            <td>
                Software simulator for the AI/ML Accelerator
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.06
            </td>
            <td>
                FotoNation
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Verilator-based Fault-Injection Framework
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.07
            </td>
            <td>
                HM
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                LGPL 3.0, Apache V2.0
            </td>
            <td>
                LGPL 3.0, Apache V2.0
            </td>
        </tr>
        <tr>
            <td>
                Open-Source Verification Flow for High Performance Cores, Accelerators and Demonstrators
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.08
            </td>
            <td>
                IFX, HM
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                Tooling to ensure compliance with multicore timing certification objectives
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.09
            </td>
            <td>
                RAPITA
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Optimizing WCET with LAVINIUM Toolchain: A Scheduling Solution for Improved Reliability
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.10
            </td>
            <td>
                POLIMI
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                Fault-Injection-Analysis of FPU Unit
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.11
            </td>
            <td>
                UZL
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Open Source
            </td>
            <td>
                Open Source
            </td>
        </tr>
        <tr>
            <td>
                XNG hypervisor integration of validation tools
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.12
            </td>
            <td>
                FENTISS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
        <tr>
            <td>
                Hypervisor runtime fault diagnosis tests integration
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                ISOLDE
            </td>
            <td>
                ID 4.3.13
            </td>
            <td>
                FENTISS
            </td>
            <td>
                &nbsp;
            </td>
            <td>
                TBD
            </td>
            <td>
                Proprietary
            </td>
            <td>
                Proprietary
            </td>
        </tr>
    </tbody>
</table>
    
<h1 id="acknowledgements">Acknowledgements</h1>
<p>TRISTAN has received funding from the Chips Joint Undertaking (Chips JU) under grant agreement nr. 101095947. The Chips JU receives support from the European Union’s Horizon Europe’s research and innovation programmes and participating states are Austria, Belgium, Bulgaria, Croatia, Cyprus, Czechia, Germany, Denmark, Estonia, Greece, Spain, Finland, France, Hungary, Ireland, Israel, Iceland, Italy, Lithuania, Luxembourg, Latvia, Malta, Netherlands, Norway, Poland, Portugal, Romania, Sweden, Slovenia, Slovakia, Turkey.</p>
<p><img src="images/logo_EU.png" alt="EU Logo">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<img src="images/logo_chipsJU.png" alt="ChipsJU_Logo"></p>
<p>The ISOLDE project, nr. 101112274 is supported by the Chips Joint Undertaking and its members Austria, Czechia, France, Germany, Italy, Romania, Spain, Sweden, Switzerland.</p>
<p><img src="images/logo_EU.png" alt="EU Logo">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<img src="images/logo_chipsJU.png" alt="ChipsJU_Logo"></p>
</body>
