Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri May 20 14:11:43 2022
| Host         : DESKTOP-CTQMUAG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file calc_top_timing_summary_routed.rpt -rpx calc_top_timing_summary_routed.rpx
| Design       : calc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 111 register/latch pins with no clock driven by root clock pin: i_alu/s_1khzen_reg/C (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: i_calc_ctrl/s_1khzen_reg/C (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: i_io_ctrl/s_1khzen_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 809 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.768        0.000                      0                   51        0.201        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               5.768        0.000                      0                   51        0.201        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.980ns (46.252%)  route 2.301ns (53.748%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[11]/Q
                         net (fo=2, routed)           0.806     6.410    i_io_ctrl/v_clk_edge_count_reg[11]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.534 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.366    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.490 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.153    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.277    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.810 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.927 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.044 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.044    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.367 r  i_io_ctrl/v_clk_edge_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.367    i_io_ctrl/v_clk_edge_count_reg[12]_i_1_n_6
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y46         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.972ns (46.151%)  route 2.301ns (53.848%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[11]/Q
                         net (fo=2, routed)           0.806     6.410    i_io_ctrl/v_clk_edge_count_reg[11]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.534 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.366    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.490 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.153    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.277    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.810 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.927 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.044 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.044    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.359 r  i_io_ctrl/v_clk_edge_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.359    i_io_ctrl/v_clk_edge_count_reg[12]_i_1_n_4
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y46         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.896ns (45.176%)  route 2.301ns (54.824%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[11]/Q
                         net (fo=2, routed)           0.806     6.410    i_io_ctrl/v_clk_edge_count_reg[11]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.534 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.366    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.490 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.153    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.277    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.810 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.927 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.044 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.044    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.283 r  i_io_ctrl/v_clk_edge_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.283    i_io_ctrl/v_clk_edge_count_reg[12]_i_1_n_5
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y46         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.863ns (44.601%)  route 2.314ns (55.399%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[12]/Q
                         net (fo=2, routed)           0.819     6.424    i_io_ctrl/v_clk_edge_count_reg[12]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.548 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.380    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.504 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.166    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.290    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.823 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.940 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.940    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.263 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.263    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_6
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.876ns (44.914%)  route 2.301ns (55.086%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[11]/Q
                         net (fo=2, routed)           0.806     6.410    i_io_ctrl/v_clk_edge_count_reg[11]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.534 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.366    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.490 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.153    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.277    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.810 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.927 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.927    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.044 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.044    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.263 r  i_io_ctrl/v_clk_edge_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.263    i_io_ctrl/v_clk_edge_count_reg[12]_i_1_n_7
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y46         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.855ns (44.494%)  route 2.314ns (55.506%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[12]/Q
                         net (fo=2, routed)           0.819     6.424    i_io_ctrl/v_clk_edge_count_reg[12]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.548 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.380    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.504 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.166    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.290    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.823 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.940 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.940    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.255 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.255    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_4
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 i_calc_ctrl/v_clk_edge_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/v_clk_edge_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.826ns (44.837%)  route 2.247ns (55.163%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  i_calc_ctrl/v_clk_edge_count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.222    i_calc_ctrl/v_clk_edge_count_reg[11]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  i_calc_ctrl/s_1khzen_i_3__0/O
                         net (fo=18, routed)          0.862     7.209    i_calc_ctrl/s_1khzen_i_3__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  i_calc_ctrl/s_1khzen_i_2__0/O
                         net (fo=18, routed)          0.705     8.038    i_calc_ctrl/s_1khzen_i_2__0_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.162 r  i_calc_ctrl/v_clk_edge_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     8.162    i_calc_ctrl/v_clk_edge_count[4]_i_4__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.712 r  i_calc_ctrl/v_clk_edge_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.712    i_calc_ctrl/v_clk_edge_count_reg[4]_i_1__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  i_calc_ctrl/v_clk_edge_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.826    i_calc_ctrl/v_clk_edge_count_reg[8]_i_1__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.160 r  i_calc_ctrl/v_clk_edge_count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.160    i_calc_ctrl/v_clk_edge_count_reg[12]_i_1__0_n_6
    SLICE_X36Y48         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.446    14.787    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    i_calc_ctrl/v_clk_edge_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 i_calc_ctrl/v_clk_edge_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/v_clk_edge_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.805ns (44.551%)  route 2.247ns (55.449%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.566     5.087    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  i_calc_ctrl/v_clk_edge_count_reg[11]/Q
                         net (fo=2, routed)           0.679     6.222    i_calc_ctrl/v_clk_edge_count_reg[11]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.346 f  i_calc_ctrl/s_1khzen_i_3__0/O
                         net (fo=18, routed)          0.862     7.209    i_calc_ctrl/s_1khzen_i_3__0_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.333 f  i_calc_ctrl/s_1khzen_i_2__0/O
                         net (fo=18, routed)          0.705     8.038    i_calc_ctrl/s_1khzen_i_2__0_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.162 r  i_calc_ctrl/v_clk_edge_count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     8.162    i_calc_ctrl/v_clk_edge_count[4]_i_4__0_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.712 r  i_calc_ctrl/v_clk_edge_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.712    i_calc_ctrl/v_clk_edge_count_reg[4]_i_1__0_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.826 r  i_calc_ctrl/v_clk_edge_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.826    i_calc_ctrl/v_clk_edge_count_reg[8]_i_1__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.139 r  i_calc_ctrl/v_clk_edge_count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.139    i_calc_ctrl/v_clk_edge_count_reg[12]_i_1__0_n_4
    SLICE_X36Y48         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.446    14.787    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    i_calc_ctrl/v_clk_edge_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.779ns (43.464%)  route 2.314ns (56.536%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[12]/Q
                         net (fo=2, routed)           0.819     6.424    i_io_ctrl/v_clk_edge_count_reg[12]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.548 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.380    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.504 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.166    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.290    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.823 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.940 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.940    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.179 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.179    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_5
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.759ns (43.186%)  route 2.314ns (56.814%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.565     5.086    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  i_io_ctrl/v_clk_edge_count_reg[12]/Q
                         net (fo=2, routed)           0.819     6.424    i_io_ctrl/v_clk_edge_count_reg[12]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.548 f  i_io_ctrl/s_1khzen_i_3/O
                         net (fo=18, routed)          0.832     7.380    i_io_ctrl/s_1khzen_i_3_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.504 f  i_io_ctrl/s_1khzen_i_2/O
                         net (fo=18, routed)          0.663     8.166    i_io_ctrl/s_1khzen_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.290 r  i_io_ctrl/v_clk_edge_count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.290    i_io_ctrl/v_clk_edge_count[0]_i_5_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.823 r  i_io_ctrl/v_clk_edge_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.823    i_io_ctrl/v_clk_edge_count_reg[0]_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.940 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.940    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.159 r  i_io_ctrl/v_clk_edge_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.159    i_io_ctrl/v_clk_edge_count_reg[8]_i_1_n_7
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.445    14.786    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.109    15.135    i_io_ctrl/v_clk_edge_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_1khzen_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  i_io_ctrl/v_clk_edge_count_reg[14]/Q
                         net (fo=18, routed)          0.096     1.706    i_io_ctrl/v_clk_edge_count_reg[14]
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.751 r  i_io_ctrl/s_1khzen_i_1/O
                         net (fo=1, routed)           0.000     1.751    i_io_ctrl/s_1khzen_i_1_n_0
    SLICE_X39Y46         FDCE                                         r  i_io_ctrl/s_1khzen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  i_io_ctrl/s_1khzen_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.091     1.550    i_io_ctrl/s_1khzen_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_alu/v_clk_edge_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/v_clk_edge_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_alu/v_clk_edge_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    i_alu/v_clk_edge_count_reg[7]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  i_alu/v_clk_edge_count[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.748    i_alu/v_clk_edge_count[4]_i_2__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.811 r  i_alu/v_clk_edge_count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    i_alu/v_clk_edge_count_reg[4]_i_1__1_n_4
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.105     1.550    i_alu/v_clk_edge_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i_alu/v_clk_edge_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/v_clk_edge_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_alu/v_clk_edge_count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    i_alu/v_clk_edge_count_reg[12]
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  i_alu/v_clk_edge_count[12]_i_5__1/O
                         net (fo=1, routed)           0.000     1.748    i_alu/v_clk_edge_count[12]_i_5__1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.818 r  i_alu/v_clk_edge_count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.818    i_alu/v_clk_edge_count_reg[12]_i_1__1_n_7
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    i_alu/v_clk_edge_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i_alu/v_clk_edge_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/s_1khzen_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.319%)  route 0.216ns (53.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_alu/v_clk_edge_count_reg[14]/Q
                         net (fo=18, routed)          0.216     1.802    i_alu/v_clk_edge_count_reg[14]
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.847 r  i_alu/s_1khzen_i_1__1/O
                         net (fo=1, routed)           0.000     1.847    i_alu/s_1khzen_i_1__1_n_0
    SLICE_X34Y46         FDCE                                         r  i_alu/s_1khzen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    i_alu/clk_i_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  i_alu/s_1khzen_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120     1.578    i_alu/s_1khzen_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_alu/v_clk_edge_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/v_clk_edge_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_alu/v_clk_edge_count_reg[6]/Q
                         net (fo=3, routed)           0.132     1.718    i_alu/v_clk_edge_count_reg[6]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  i_alu/v_clk_edge_count[4]_i_3__1/O
                         net (fo=1, routed)           0.000     1.763    i_alu/v_clk_edge_count[4]_i_3__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.829 r  i_alu/v_clk_edge_count_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.829    i_alu/v_clk_edge_count_reg[4]_i_1__1_n_5
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.105     1.550    i_alu/v_clk_edge_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.275ns (62.860%)  route 0.162ns (37.140%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  i_io_ctrl/v_clk_edge_count_reg[5]/Q
                         net (fo=2, routed)           0.162     1.773    i_io_ctrl/v_clk_edge_count_reg[5]
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  i_io_ctrl/v_clk_edge_count[4]_i_4/O
                         net (fo=1, routed)           0.000     1.818    i_io_ctrl/v_clk_edge_count[4]_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.884 r  i_io_ctrl/v_clk_edge_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.884    i_io_ctrl/v_clk_edge_count_reg[4]_i_1_n_6
    SLICE_X38Y44         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.134     1.580    i_io_ctrl/v_clk_edge_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 i_alu/v_clk_edge_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/v_clk_edge_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_alu/v_clk_edge_count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    i_alu/v_clk_edge_count_reg[12]
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  i_alu/v_clk_edge_count[12]_i_5__1/O
                         net (fo=1, routed)           0.000     1.748    i_alu/v_clk_edge_count[12]_i_5__1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.854 r  i_alu/v_clk_edge_count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.854    i_alu/v_clk_edge_count_reg[12]_i_1__1_n_6
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.105     1.550    i_alu/v_clk_edge_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 i_alu/v_clk_edge_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/v_clk_edge_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.038%)  route 0.181ns (41.962%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.445    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  i_alu/v_clk_edge_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  i_alu/v_clk_edge_count_reg[14]/Q
                         net (fo=18, routed)          0.181     1.768    i_alu/v_clk_edge_count_reg[14]
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  i_alu/v_clk_edge_count[4]_i_4__1/O
                         net (fo=1, routed)           0.000     1.813    i_alu/v_clk_edge_count[4]_i_4__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.878 r  i_alu/v_clk_edge_count_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.878    i_alu/v_clk_edge_count_reg[4]_i_1__1_n_6
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.831     1.958    i_alu/clk_i_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  i_alu/v_clk_edge_count_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.105     1.566    i_alu/v_clk_edge_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 i_calc_ctrl/v_clk_edge_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_calc_ctrl/v_clk_edge_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.251ns (60.132%)  route 0.166ns (39.868%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.447    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  i_calc_ctrl/v_clk_edge_count_reg[15]/Q
                         net (fo=18, routed)          0.166     1.755    i_calc_ctrl/v_clk_edge_count_reg[15]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  i_calc_ctrl/v_clk_edge_count[12]_i_4__0/O
                         net (fo=1, routed)           0.000     1.800    i_calc_ctrl/v_clk_edge_count[12]_i_4__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.865 r  i_calc_ctrl/v_clk_edge_count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.865    i_calc_ctrl/v_clk_edge_count_reg[12]_i_1__0_n_6
    SLICE_X36Y48         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.833     1.960    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  i_calc_ctrl/v_clk_edge_count_reg[13]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.105     1.552    i_calc_ctrl/v_clk_edge_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_io_ctrl/v_clk_edge_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/v_clk_edge_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.275ns (61.513%)  route 0.172ns (38.487%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.563     1.446    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  i_io_ctrl/v_clk_edge_count_reg[15]/Q
                         net (fo=18, routed)          0.172     1.782    i_io_ctrl/v_clk_edge_count_reg[15]
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  i_io_ctrl/v_clk_edge_count[12]_i_4/O
                         net (fo=1, routed)           0.000     1.827    i_io_ctrl/v_clk_edge_count[12]_i_4_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.893 r  i_io_ctrl/v_clk_edge_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.893    i_io_ctrl/v_clk_edge_count_reg[12]_i_1_n_6
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.832     1.959    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  i_io_ctrl/v_clk_edge_count_reg[13]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.134     1.580    i_io_ctrl/v_clk_edge_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   i_alu/s_1khzen_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   i_alu/v_clk_edge_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   i_alu/v_clk_edge_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   i_alu/v_clk_edge_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   i_alu/v_clk_edge_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   i_io_ctrl/s_1khzen_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   i_io_ctrl/v_clk_edge_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   i_io_ctrl/v_clk_edge_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   i_io_ctrl/v_clk_edge_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   i_io_ctrl/v_clk_edge_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   i_io_ctrl/v_clk_edge_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   i_io_ctrl/v_clk_edge_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   i_io_ctrl/v_clk_edge_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   i_io_ctrl/v_clk_edge_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   i_io_ctrl/v_clk_edge_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   i_alu/s_1khzen_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   i_alu/v_clk_edge_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   i_alu/v_clk_edge_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   i_alu/v_clk_edge_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   i_alu/v_clk_edge_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   i_alu/v_clk_edge_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   i_alu/v_clk_edge_count_reg[3]/C



