
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001914                       # Number of seconds simulated
sim_ticks                                  1913638500                       # Number of ticks simulated
final_tick                                 1913638500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101227                       # Simulator instruction rate (inst/s)
host_op_rate                                   176235                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              239005230                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646984                       # Number of bytes of host memory used
host_seconds                                     8.01                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              409                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              474                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  883                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           13678655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           15852524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               29531178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      13678655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          13678655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          13678655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          15852524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              29531178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       409.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1786                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          883                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        883                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56512                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56512                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 42                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1913504000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    883                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      566                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      267                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       36                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          152                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     359.578947                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    221.966329                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    336.239321                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            46     30.26%     30.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           33     21.71%     51.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           15      9.87%     61.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      9.87%     71.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      7.24%     78.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.63%     81.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      3.29%     84.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.32%     86.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21     13.82%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           152                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26176                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30336                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 13678654.563022222370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 15852523.870103992522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          409                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          474                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14467750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     18167500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35373.47                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     38328.06                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      16079000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 32635250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4415000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18209.51                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36959.51                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         29.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      29.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.23                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.23                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       722                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.77                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2167048.70                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.77                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    269445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2684640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7657950                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1032000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         53844480                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         24939840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         414536880                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               520866735                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             272.186589                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1894068250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2064500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        6500000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    1711131250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     64949000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10914500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    118079250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    307395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3619980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6858810                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                336480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         29516880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4025760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         437954040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               489994425                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             256.053808                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1897319000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        505000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1822507250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10482500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12567250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     64716500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  126868                       # Number of BP lookups
system.cpu.branchPred.condPredicted            126868                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14351                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84731                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26777                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1516                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84731                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              76936                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7795                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2100                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      406056                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      153915                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      184482                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           152                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3827278                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              51035                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1218609                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      126868                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             103713                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3714352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   28940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1514                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    184366                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   413                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3781476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.557735                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.889078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2700584     71.42%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    52722      1.39%     72.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1028170     27.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3781476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.033148                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.318401                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   205726                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2683284                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    718240                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                159756                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14470                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1710069                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 36648                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14470                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   335143                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  870634                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2748                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    739770                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1818711                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1655596                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 17351                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 58494                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    751                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1611011                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 104152                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               73                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1754042                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3720006                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2495576                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             91725                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   276755                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    288745                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               430054                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              165749                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             97635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17001                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1616085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  59                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1540163                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4594                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          205084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       269063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3781476                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.407291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.698234                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2706671     71.58%     71.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              609447     16.12%     87.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              465358     12.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3781476                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 26827     23.62%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.22%     23.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     54      0.05%     23.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     23.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.10%     23.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  121      0.11%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  80692     71.03%     95.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5529      4.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1369      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                766248     49.75%     49.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     49.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     49.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              176361     11.45%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23565      1.53%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               325792     21.15%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              120135      7.80%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86670      5.63%     97.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39053      2.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1540163                       # Type of FU issued
system.cpu.iq.rate                           0.402417                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      113597                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.073756                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6297943                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1482544                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1178843                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              682050                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             338729                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       321146                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1297900                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  354491                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           205540                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56988                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1151                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        18016                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14470                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    7118                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                471013                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1616144                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13630                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                430054                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               165749                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                467095                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7391                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7225                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14616                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1507831                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                406049                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32332                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       559964                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    88669                       # Number of branches executed
system.cpu.iew.exec_stores                     153915                       # Number of stores executed
system.cpu.iew.exec_rate                     0.393970                       # Inst execution rate
system.cpu.iew.wb_sent                        1501762                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1499989                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    942992                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1137059                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.391921                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.829325                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          188299                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14436                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3762569                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.375025                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.758796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2993762     79.57%     79.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       126555      3.36%     82.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       642252     17.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3762569                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                642252                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4719675                       # The number of ROB reads
system.cpu.rob.rob_writes                     3217635                       # The number of ROB writes
system.cpu.timesIdled                             256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.722172                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.722172                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.211767                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.211767                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2225476                       # number of integer regfile reads
system.cpu.int_regfile_writes                  959529                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     89507                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   258529                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    316133                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   363324                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  723138                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.955209                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              347635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            264.965701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            261500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.955209                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2786688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2786688                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       198910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          198910                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147413                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       346323                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           346323                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       346323                       # number of overall hits
system.cpu.dcache.overall_hits::total          346323                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1529                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1849                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1849                       # number of overall misses
system.cpu.dcache.overall_misses::total          1849                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    104346000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    104346000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35566500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35566500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    139912500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139912500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139912500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139912500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       200439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       200439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       348172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       348172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       348172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       348172                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007628                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002166                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005311                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68244.604317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68244.604317                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111145.312500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111145.312500                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75669.280692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75669.280692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75669.280692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75669.280692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   126.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1045                       # number of writebacks
system.cpu.dcache.writebacks::total              1045                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          535                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          537                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1312                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1312                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1312                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70831000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70831000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70831000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003768                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003768                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38824.446680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38824.446680                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101382.075472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101382.075472                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53987.042683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53987.042683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53987.042683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53987.042683                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1280                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.966235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              184250                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               723                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            254.840941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.966235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1475651                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1475651                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       183527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          183527                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       183527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           183527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       183527                       # number of overall hits
system.cpu.icache.overall_hits::total          183527                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           839                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            839                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          839                       # number of overall misses
system.cpu.icache.overall_misses::total           839                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73764500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73764500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     73764500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73764500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73764500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73764500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184366                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       184366                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184366                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184366                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184366                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004551                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004551                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004551                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87919.547080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87919.547080                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87919.547080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87919.547080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87919.547080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87919.547080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          724                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          724                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          724                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          724                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          724                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          724                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55240000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55240000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003927                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003927                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76298.342541                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76298.342541                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76298.342541                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76298.342541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76298.342541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76298.342541                       # average overall mshr miss latency
system.cpu.icache.replacements                    691                       # number of replacements
system.l2bus.snoop_filter.tot_requests           4007                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1717                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1046                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               925                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                318                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               318                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1718                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2137                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3904                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6041                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        46272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       150848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   197120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2036                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000982                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.031334                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2034     99.90%     99.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2036                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4095500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1810494                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3280000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              804.510376                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3080                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  883                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.488109                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   360.282888                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   444.227488                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.087960                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.108454                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.196414                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          820                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.215576                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                25531                       # Number of tag accesses
system.l2cache.tags.data_accesses               25531                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1046                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1046                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           79                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               79                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          313                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          759                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1072                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             313                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             838                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1151                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            313                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            838                       # number of overall hits
system.l2cache.overall_hits::total               1151                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          410                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          645                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           410                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               884                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          410                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l2cache.overall_misses::total              884                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     30972500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     30972500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     50955500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29484500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     80440000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     50955500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     60457000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    111412500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     50955500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     60457000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    111412500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1046                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1046                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          318                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          318                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          723                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          994                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          723                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1312                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2035                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          723                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1312                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2035                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.751572                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.751572                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.567082                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.236419                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.375655                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.567082                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.361280                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.434398                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.567082                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.361280                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.434398                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 129592.050209                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 129592.050209                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 124281.707317                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 125465.957447                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 124713.178295                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 124281.707317                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 127546.413502                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 126032.239819                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 124281.707317                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 127546.413502                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 126032.239819                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          410                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          645                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          410                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     26192500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     26192500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42775500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24784500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67560000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     42775500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     50977000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     93752500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     42775500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     50977000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     93752500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.751572                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.751572                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.567082                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.236419                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.375655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.567082                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.361280                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.434398                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.567082                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.361280                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.434398                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 109592.050209                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 109592.050209                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 104330.487805                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105465.957447                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104744.186047                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 104330.487805                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 107546.413502                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 106054.864253                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 104330.487805                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 107546.413502                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 106054.864253                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            883                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 644                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            644                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1766                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56512                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                883                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      883    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  883                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               441500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2207500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              804.522374                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    883                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  883                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   360.288445                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   444.233928                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021990                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.027114                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.049104                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          883                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          820                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.053894                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15011                       # Number of tag accesses
system.l3cache.tags.data_accesses               15011                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          235                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          644                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           409                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           474                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               883                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          409                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          474                       # number of overall misses
system.l3cache.overall_misses::total              883                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     24041500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     24041500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     39094500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22669500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     61764000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     39094500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     46711000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     85805500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     39094500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     46711000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     85805500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          409                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          644                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          409                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          474                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             883                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          409                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          474                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            883                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 100592.050209                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 100592.050209                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 95585.574572                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 96465.957447                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 95906.832298                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 95585.574572                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 98546.413502                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97174.971687                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 95585.574572                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 98546.413502                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97174.971687                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          409                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          235                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          644                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          474                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          883                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          474                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     18066500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     18066500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28869500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16794500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     45664000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     28869500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     34861000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     63730500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     28869500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     34861000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     63730500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75592.050209                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 75592.050209                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70585.574572                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71465.957447                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70906.832298                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70585.574572                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 73546.413502                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 72174.971687                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70585.574572                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 73546.413502                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 72174.971687                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1913638500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                644                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           644                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 883                       # Request fanout histogram
system.membus.reqLayer0.occupancy              441500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2397750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
