$date
	Sat May 11 16:38:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rstn $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
1#
1"
b1 !
$end
#50
0"
#100
b11 !
b11 $
1"
0#
#150
0"
#200
b101 !
b101 $
1"
#250
0"
#300
b111 !
b111 $
1"
#350
0"
#400
b1001 !
b1001 $
1"
#450
0"
#500
b1011 !
b1011 $
1"
#550
0"
#600
b1101 !
b1101 $
1"
#650
0"
#700
b1111 !
b1111 $
1"
#750
0"
#800
b10001 !
b10001 $
1"
#850
0"
#900
b10011 !
b10011 $
1"
#950
0"
#1000
b10101 !
b10101 $
1"
#1050
0"
#1100
b10111 !
b10111 $
1"
