# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DLD_Lab4.srcs/sources_1/imports/new/adder.v" \
"../../../../DLD_Lab4.srcs/sources_1/imports/new/full_adder.v" \
"../../../../DLD_Lab4.srcs/sources_1/imports/new/half_adder.v" \
"../../../../DLD_Lab4.srcs/sources_1/imports/new/three_bit_adder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
