// Seed: 15642775
module module_0 (
    output supply1 id_0,
    input tri1 id_1
    , id_11,
    input tri1 id_2,
    input tri id_3
    , id_12,
    input tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    output supply0 id_9
);
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    input wire id_4,
    input tri id_5,
    inout supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9
    , id_17,
    output tri0 id_10,
    input tri1 id_11,
    input wire id_12
    , id_18,
    input supply1 id_13,
    output tri0 id_14,
    output supply1 id_15
);
  assign id_15 = ~id_0;
  module_0(
      id_15, id_11, id_6, id_4, id_13, id_13, id_4, id_7, id_6, id_10
  );
endmodule
