{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-53-gf17caa23)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.1-32.10"
      },
      "ports": {
        "display": {
          "direction": "output",
          "bits": [ 9148, 9146, 9144, 9142, 9140, 9138, 9136 ]
        },
        "digit_select": {
          "direction": "output",
          "bits": [ 8277, 8274, 8271, 8268 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7319 ]
        },
        "button_in": {
          "direction": "input",
          "bits": [ 7318 ]
        },
        "bus_viewer_out": {
          "direction": "output",
          "bits": [ 7361, 7357, 7353, 7349, 7345, 7341, 7337, 7333 ]
        }
      },
      "cells": {
        "cpu0.ram.0.0_LUT3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT3"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7951 ],
            "I0": [ 7945 ]
          }
        },
        "cpu0.ram.0.0_LUT2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT2"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7951 ],
            "I0": [ 7945 ]
          }
        },
        "cpu0.ram.0.0_LUT1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT1"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7951 ],
            "I0": [ 7945 ]
          }
        },
        "cpu0.ram.0.0_LUT0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT0"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.ram.0.1_LUT3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT3"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7951 ],
            "I0": [ 7945 ]
          }
        },
        "cpu0.ram.0.1_LUT2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT2"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7951 ],
            "I0": [ 7945 ]
          }
        },
        "cpu0.ram.0.1_LUT1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT1"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7957 ],
            "I2": [ 7955 ],
            "I1": [ 7951 ],
            "I0": [ 7945 ]
          }
        },
        "cpu0.ram.0.1_LUT0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT0"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.alu_DFF_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.alu_DFF_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9206 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9204 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7734 ],
            "CIN": [ 9203 ],
            "COUT": [  ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9202 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7772 ],
            "CIN": [ 9201 ],
            "COUT": [  ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9200 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9198 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9196 ]
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/ALU1"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8229 ],
            "CIN": [ 9195 ],
            "COUT": [  ]
          }
        },
        "cpu0.step_limit_ALU_I0_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9194 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9193 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9191 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8401 ],
            "CIN": [ 9190 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9189 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8489 ],
            "CIN": [ 9188 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9187 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9185 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9184 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9182 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9181 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9179 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9178 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9176 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9175 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9173 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8476 ],
            "CIN": [ 9172 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 9164 ],
            "COUT": [ 9171 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9164 ]
          }
        },
        "display_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9148 ],
            "I": [ 9107 ]
          }
        },
        "display_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9165 ],
            "BOTTOM_IO_PORT_A": [ 9165 ],
            "O": [ 9146 ],
            "I": [ 9103 ]
          }
        },
        "display_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9144 ],
            "I": [ 9099 ]
          }
        },
        "display_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9142 ],
            "I": [ 9095 ]
          }
        },
        "display_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9140 ],
            "I": [ 9091 ]
          }
        },
        "display_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9138 ],
            "I": [ 9087 ]
          }
        },
        "display_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9136 ],
            "I": [ 9084 ]
          }
        },
        "disp.led_counter_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9072 ],
            "I0": [ 8411 ],
            "F": [ 8454 ]
          }
        },
        "disp.led_counter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9072 ],
            "I0": [ 8411 ],
            "F": [ 9113 ]
          }
        },
        "disp.led_counter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9072 ],
            "I0": [ 8411 ],
            "F": [ 9112 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8289 ],
            "I2": [ 8379 ],
            "I1": [ 8374 ],
            "I0": [ 8369 ],
            "F": [ 9128 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8364 ],
            "I2": [ 8358 ],
            "I1": [ 8352 ],
            "I0": [ 8346 ],
            "F": [ 9127 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9126 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9128 ],
            "O": [ 9124 ],
            "I1": [ 9127 ],
            "I0": [ 9126 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9124 ],
            "I2": [ 8340 ],
            "I1": [ 8286 ],
            "I0": [ 8281 ],
            "F": [ 9120 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8310 ],
            "I2": [ 8305 ],
            "I1": [ 8300 ],
            "I0": [ 8295 ],
            "F": [ 9119 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8329 ],
            "I2": [ 8325 ],
            "I1": [ 8320 ],
            "I0": [ 8315 ],
            "F": [ 9118 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9120 ],
            "I1": [ 9119 ],
            "I0": [ 9118 ],
            "F": [ 8282 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9072 ],
            "F": [ 9115 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9113 ],
            "Q": [ 9072 ],
            "D": [ 9115 ],
            "CLK": [ 7328 ],
            "CE": [ 8282 ]
          }
        },
        "disp.led_counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9113 ],
            "Q": [ 8411 ],
            "D": [ 9112 ],
            "CLK": [ 7328 ],
            "CE": [ 8282 ]
          }
        },
        "disp.display_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y19/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9083 ]
          }
        },
        "disp.display_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y8/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9082 ]
          }
        },
        "disp.display_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y8/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9106 ]
          }
        },
        "disp.display_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y8/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9107 ],
            "D": [ 9106 ],
            "CLK": [ 7328 ],
            "CE": [ 9082 ]
          }
        },
        "disp.display_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y19/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9102 ]
          }
        },
        "disp.display_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y19/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9103 ],
            "D": [ 9102 ],
            "CLK": [ 7328 ],
            "CE": [ 9082 ]
          }
        },
        "disp.display_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9098 ]
          }
        },
        "disp.display_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y13/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9099 ],
            "D": [ 9098 ],
            "CLK": [ 7328 ],
            "CE": [ 9082 ]
          }
        },
        "disp.display_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y12/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9094 ]
          }
        },
        "disp.display_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y12/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9095 ],
            "D": [ 9094 ],
            "CLK": [ 7328 ],
            "CE": [ 9082 ]
          }
        },
        "disp.display_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y8/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9090 ]
          }
        },
        "disp.display_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y8/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9091 ],
            "D": [ 9090 ],
            "CLK": [ 7328 ],
            "CE": [ 9082 ]
          }
        },
        "disp.display_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8421 ],
            "I2": [ 8405 ],
            "I1": [ 8388 ],
            "I0": [ 8385 ],
            "F": [ 9086 ]
          }
        },
        "disp.display_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9087 ],
            "D": [ 9086 ],
            "CLK": [ 7328 ],
            "CE": [ 9082 ]
          }
        },
        "disp.display_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y19/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9084 ],
            "D": [ 9083 ],
            "CLK": [ 7328 ],
            "CE": [ 9082 ]
          }
        },
        "disp.digit_select_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y11/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9072 ],
            "I0": [ 8411 ],
            "F": [ 9079 ]
          }
        },
        "disp.digit_select_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8276 ],
            "D": [ 9079 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_select_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8273 ],
            "D": [ 9072 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_select_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y13/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8270 ],
            "D": [ 8411 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8660 ],
            "I1": [ 8411 ],
            "I0": [ 8043 ],
            "F": [ 8416 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8924 ],
            "I1": [ 8922 ],
            "I0": [ 8035 ],
            "F": [ 8481 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8391 ],
            "I1": [ 8858 ],
            "I0": [ 8857 ],
            "F": [ 8479 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9072 ],
            "I0": [ 8411 ],
            "F": [ 8480 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9070 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9172 ],
            "CIN": [ 9067 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9068 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9067 ],
            "CIN": [ 9064 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9065 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9064 ],
            "CIN": [ 9061 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9062 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9061 ],
            "CIN": [ 9058 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9059 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9058 ],
            "CIN": [ 9055 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9056 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9055 ],
            "CIN": [ 9052 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9053 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9052 ],
            "CIN": [ 9049 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9050 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9049 ],
            "CIN": [ 9046 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9047 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9046 ],
            "CIN": [ 9043 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9044 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9043 ],
            "CIN": [ 9040 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9041 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9040 ],
            "CIN": [ 9037 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9038 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9037 ],
            "CIN": [ 9034 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9035 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9034 ],
            "CIN": [ 9031 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9032 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9031 ],
            "CIN": [ 9028 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9029 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9028 ],
            "CIN": [ 9025 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9026 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9025 ],
            "CIN": [ 9022 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9023 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9022 ],
            "CIN": [ 9019 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9020 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9019 ],
            "CIN": [ 9016 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9017 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9016 ],
            "CIN": [ 9013 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9014 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9013 ],
            "CIN": [ 9010 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9011 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9010 ],
            "CIN": [ 9007 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9008 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9007 ],
            "CIN": [ 9004 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9005 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9004 ],
            "CIN": [ 9001 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 9002 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9001 ],
            "CIN": [ 8974 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8391 ],
            "I1": [ 8854 ],
            "I0": [ 8853 ],
            "F": [ 8984 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8391 ],
            "I1": [ 8035 ],
            "I0": [ 8480 ],
            "F": [ 8991 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8997 ],
            "I3": [ 9165 ],
            "I1": [ 8048 ],
            "I0": [ 9165 ],
            "COUT": [ 8994 ],
            "CIN": [ 9171 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8995 ],
            "I3": [ 9165 ],
            "I1": [ 8043 ],
            "I0": [ 8480 ],
            "COUT": [ 8990 ],
            "CIN": [ 8994 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8992 ],
            "I3": [ 9165 ],
            "I1": [ 8991 ],
            "I0": [ 8454 ],
            "COUT": [ 8987 ],
            "CIN": [ 8990 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8988 ],
            "I3": [ 9165 ],
            "I1": [ 8479 ],
            "I0": [ 8480 ],
            "COUT": [ 8983 ],
            "CIN": [ 8987 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8985 ],
            "I3": [ 9165 ],
            "I1": [ 8984 ],
            "I0": [ 9165 ],
            "COUT": [ 8980 ],
            "CIN": [ 8983 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8981 ],
            "I3": [ 9165 ],
            "I1": [ 8924 ],
            "I0": [ 8454 ],
            "COUT": [ 8977 ],
            "CIN": [ 8980 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8978 ],
            "I3": [ 9165 ],
            "I1": [ 8922 ],
            "I0": [ 8454 ],
            "COUT": [ 8973 ],
            "CIN": [ 8977 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8975 ],
            "I3": [ 9165 ],
            "I1": [ 8971 ],
            "I0": [ 9165 ],
            "COUT": [ 8974 ],
            "CIN": [ 8973 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8391 ],
            "I0": [ 8940 ],
            "F": [ 8971 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8969 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8966 ],
            "CIN": [ 9173 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8967 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8963 ],
            "CIN": [ 8966 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8964 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8035 ],
            "COUT": [ 8960 ],
            "CIN": [ 8963 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8961 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8028 ],
            "COUT": [ 8957 ],
            "CIN": [ 8960 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y16/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8958 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8019 ],
            "COUT": [ 8954 ],
            "CIN": [ 8957 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8955 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8010 ],
            "COUT": [ 8951 ],
            "CIN": [ 8954 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8952 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8005 ],
            "COUT": [ 8948 ],
            "CIN": [ 8951 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8949 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8001 ],
            "COUT": [ 8945 ],
            "CIN": [ 8948 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8946 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 9165 ],
            "COUT": [ 8942 ],
            "CIN": [ 8945 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8940 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8943 ],
            "CIN": [ 8942 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8940 ],
            "F": [ 8841 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8464 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8938 ],
            "CIN": [ 8935 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8936 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 9165 ],
            "COUT": [ 8935 ],
            "CIN": [ 8927 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8460 ],
            "I1": [ 8005 ],
            "I0": [ 8010 ],
            "F": [ 8913 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8450 ],
            "I1": [ 8913 ],
            "I0": [ 8019 ],
            "F": [ 8930 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8931 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8930 ],
            "COUT": [ 8926 ],
            "CIN": [ 8889 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8928 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8841 ],
            "COUT": [ 8927 ],
            "CIN": [ 8926 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8391 ],
            "I1": [ 8850 ],
            "I0": [ 8849 ],
            "F": [ 8924 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8391 ],
            "I0": [ 8845 ],
            "F": [ 8922 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8480 ],
            "I0": [ 8005 ],
            "F": [ 8845 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8460 ],
            "I0": [ 8010 ],
            "F": [ 8892 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8460 ],
            "I0": [ 8001 ],
            "F": [ 8916 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8917 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8916 ],
            "COUT": [ 8457 ],
            "CIN": [ 8912 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8914 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8913 ],
            "COUT": [ 8912 ],
            "CIN": [ 8895 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8910 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8907 ],
            "CIN": [ 9175 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8908 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8904 ],
            "CIN": [ 8907 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8905 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8035 ],
            "COUT": [ 8901 ],
            "CIN": [ 8904 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8902 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8028 ],
            "COUT": [ 8898 ],
            "CIN": [ 8901 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8899 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8019 ],
            "COUT": [ 8894 ],
            "CIN": [ 8898 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8896 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8892 ],
            "COUT": [ 8895 ],
            "CIN": [ 8894 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8450 ],
            "I1": [ 8892 ],
            "I0": [ 8019 ],
            "F": [ 8887 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8890 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8887 ],
            "COUT": [ 8889 ],
            "CIN": [ 8872 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8464 ],
            "I1": [ 8887 ],
            "I0": [ 8028 ],
            "F": [ 8849 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8450 ],
            "I0": [ 8019 ],
            "F": [ 8869 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8884 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8881 ],
            "CIN": [ 9176 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8882 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8878 ],
            "CIN": [ 8881 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8879 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8035 ],
            "COUT": [ 8875 ],
            "CIN": [ 8878 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8876 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8028 ],
            "COUT": [ 8871 ],
            "CIN": [ 8875 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8873 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8869 ],
            "COUT": [ 8872 ],
            "CIN": [ 8871 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8464 ],
            "I1": [ 8869 ],
            "I0": [ 8028 ],
            "F": [ 8853 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8464 ],
            "I0": [ 8028 ],
            "F": [ 8857 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8866 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8863 ],
            "CIN": [ 9178 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8864 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8860 ],
            "CIN": [ 8863 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8861 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8035 ],
            "COUT": [ 8856 ],
            "CIN": [ 8860 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8858 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8857 ],
            "COUT": [ 8852 ],
            "CIN": [ 8856 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8854 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8853 ],
            "COUT": [ 8848 ],
            "CIN": [ 8852 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8850 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8849 ],
            "COUT": [ 8844 ],
            "CIN": [ 8848 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8846 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8845 ],
            "COUT": [ 8840 ],
            "CIN": [ 8844 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8842 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8841 ],
            "COUT": [ 8837 ],
            "CIN": [ 8840 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8391 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8838 ],
            "CIN": [ 8837 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8835 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8832 ],
            "CIN": [ 8755 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8833 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8829 ],
            "CIN": [ 8832 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8830 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8826 ],
            "CIN": [ 8829 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8827 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8823 ],
            "CIN": [ 8826 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8824 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8820 ],
            "CIN": [ 8823 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8821 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8817 ],
            "CIN": [ 8820 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8818 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8814 ],
            "CIN": [ 8817 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8815 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8811 ],
            "CIN": [ 8814 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8812 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8808 ],
            "CIN": [ 8811 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8809 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8805 ],
            "CIN": [ 8808 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8806 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8802 ],
            "CIN": [ 8805 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8803 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8799 ],
            "CIN": [ 8802 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8800 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8796 ],
            "CIN": [ 8799 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8797 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9190 ],
            "CIN": [ 8796 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8485 ],
            "I0": [ 8391 ],
            "F": [ 8418 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8445 ],
            "I0": [ 8450 ],
            "F": [ 8485 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8792 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8789 ],
            "CIN": [ 9179 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8790 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8786 ],
            "CIN": [ 8789 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8787 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8035 ],
            "COUT": [ 8783 ],
            "CIN": [ 8786 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8784 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8028 ],
            "COUT": [ 8780 ],
            "CIN": [ 8783 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8781 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8019 ],
            "COUT": [ 8777 ],
            "CIN": [ 8780 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8778 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8010 ],
            "COUT": [ 8774 ],
            "CIN": [ 8777 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8775 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 8005 ],
            "COUT": [ 8771 ],
            "CIN": [ 8774 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8772 ],
            "I3": [ 9165 ],
            "I1": [ 8480 ],
            "I0": [ 8001 ],
            "COUT": [ 8768 ],
            "CIN": [ 8771 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8769 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8765 ],
            "CIN": [ 8768 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8766 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 9165 ],
            "COUT": [ 8762 ],
            "CIN": [ 8765 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8763 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 9165 ],
            "COUT": [ 8759 ],
            "CIN": [ 8762 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8460 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8760 ],
            "CIN": [ 8759 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8445 ],
            "I0": [ 8460 ],
            "F": [ 8716 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8756 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8755 ],
            "CIN": [ 8752 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8753 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8752 ],
            "CIN": [ 8749 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8750 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8749 ],
            "CIN": [ 8746 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8747 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8746 ],
            "CIN": [ 8743 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8744 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8743 ],
            "CIN": [ 8740 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8741 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8740 ],
            "CIN": [ 8737 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8738 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8737 ],
            "CIN": [ 8734 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8735 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8734 ],
            "CIN": [ 8731 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8732 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8731 ],
            "CIN": [ 8728 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8729 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8728 ],
            "CIN": [ 8725 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8726 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8725 ],
            "CIN": [ 8722 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8723 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8722 ],
            "CIN": [ 8719 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8720 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8719 ],
            "CIN": [ 8715 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8717 ],
            "I3": [ 9165 ],
            "I1": [ 8716 ],
            "I0": [ 9165 ],
            "COUT": [ 8715 ],
            "CIN": [ 8710 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8713 ],
            "I3": [ 9165 ],
            "I1": [ 8399 ],
            "I0": [ 9165 ],
            "COUT": [ 8709 ],
            "CIN": [ 8471 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8711 ],
            "I3": [ 9165 ],
            "I1": [ 8485 ],
            "I0": [ 9164 ],
            "COUT": [ 8710 ],
            "CIN": [ 8709 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8547 ],
            "I0": [ 8035 ],
            "F": [ 8497 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8445 ],
            "I0": [ 8464 ],
            "F": [ 8399 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8489 ],
            "I2": [ 8497 ],
            "I1": [ 8411 ],
            "I0": [ 8043 ],
            "F": [ 8398 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8704 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8701 ],
            "CIN": [ 8542 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8702 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8698 ],
            "CIN": [ 8701 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8699 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8695 ],
            "CIN": [ 8698 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8696 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8692 ],
            "CIN": [ 8695 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8693 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8689 ],
            "CIN": [ 8692 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8690 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8686 ],
            "CIN": [ 8689 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8687 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8683 ],
            "CIN": [ 8686 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8684 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8680 ],
            "CIN": [ 8683 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8681 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8677 ],
            "CIN": [ 8680 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8678 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8674 ],
            "CIN": [ 8677 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8675 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8671 ],
            "CIN": [ 8674 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8672 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8668 ],
            "CIN": [ 8671 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8669 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8665 ],
            "CIN": [ 8668 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8666 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8662 ],
            "CIN": [ 8665 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8663 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 9188 ],
            "CIN": [ 8662 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8489 ],
            "I1": [ 8487 ],
            "I0": [ 8043 ],
            "F": [ 8660 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8547 ],
            "I1": [ 8554 ],
            "I0": [ 8035 ],
            "F": [ 8487 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8570 ],
            "I1": [ 8620 ],
            "I0": [ 8028 ],
            "F": [ 8566 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8570 ],
            "I0": [ 8028 ],
            "F": [ 8554 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8655 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8652 ],
            "CIN": [ 9181 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8653 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8649 ],
            "CIN": [ 8652 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8650 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8035 ],
            "COUT": [ 8646 ],
            "CIN": [ 8649 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8647 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8028 ],
            "COUT": [ 8643 ],
            "CIN": [ 8646 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8644 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8019 ],
            "COUT": [ 8640 ],
            "CIN": [ 8643 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8641 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8010 ],
            "COUT": [ 8637 ],
            "CIN": [ 8640 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8638 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8005 ],
            "COUT": [ 8634 ],
            "CIN": [ 8637 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8635 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8001 ],
            "COUT": [ 8631 ],
            "CIN": [ 8634 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8618 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8632 ],
            "CIN": [ 8631 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8618 ],
            "I1": [ 8005 ],
            "I0": [ 8010 ],
            "F": [ 8597 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8589 ],
            "I1": [ 8597 ],
            "I0": [ 8019 ],
            "F": [ 8625 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8627 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8620 ],
            "COUT": [ 8623 ],
            "CIN": [ 8574 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8570 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8625 ],
            "COUT": [ 8624 ],
            "CIN": [ 8623 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8618 ],
            "I0": [ 8010 ],
            "F": [ 8601 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8589 ],
            "I1": [ 8601 ],
            "I0": [ 8019 ],
            "F": [ 8620 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8618 ],
            "I0": [ 8001 ],
            "F": [ 8594 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8616 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8613 ],
            "CIN": [ 9182 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8614 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8610 ],
            "CIN": [ 8613 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8611 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8035 ],
            "COUT": [ 8607 ],
            "CIN": [ 8610 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8608 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8028 ],
            "COUT": [ 8604 ],
            "CIN": [ 8607 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8605 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8019 ],
            "COUT": [ 8600 ],
            "CIN": [ 8604 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8602 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8601 ],
            "COUT": [ 8596 ],
            "CIN": [ 8600 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8598 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8597 ],
            "COUT": [ 8592 ],
            "CIN": [ 8596 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8589 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8594 ],
            "COUT": [ 8593 ],
            "CIN": [ 8592 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8589 ],
            "I0": [ 8019 ],
            "F": [ 8568 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8586 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8583 ],
            "CIN": [ 9184 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8584 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8580 ],
            "CIN": [ 8583 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8581 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8035 ],
            "COUT": [ 8577 ],
            "CIN": [ 8580 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8578 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8028 ],
            "COUT": [ 8573 ],
            "CIN": [ 8577 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8575 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8568 ],
            "COUT": [ 8574 ],
            "CIN": [ 8573 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8570 ],
            "I1": [ 8568 ],
            "I0": [ 8028 ],
            "F": [ 8545 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8547 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8566 ],
            "COUT": [ 8565 ],
            "CIN": [ 8550 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8563 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8048 ],
            "COUT": [ 8560 ],
            "CIN": [ 9185 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8561 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8043 ],
            "COUT": [ 8557 ],
            "CIN": [ 8560 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8558 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8035 ],
            "COUT": [ 8553 ],
            "CIN": [ 8557 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8555 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8554 ],
            "COUT": [ 8549 ],
            "CIN": [ 8553 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y13/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8551 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8545 ],
            "COUT": [ 8550 ],
            "CIN": [ 8549 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8547 ],
            "I1": [ 8545 ],
            "I0": [ 8035 ],
            "F": [ 8506 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8543 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8542 ],
            "CIN": [ 8539 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8540 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8539 ],
            "CIN": [ 8536 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8537 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8536 ],
            "CIN": [ 8533 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8534 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8533 ],
            "CIN": [ 8530 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8531 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8530 ],
            "CIN": [ 8527 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8528 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8527 ],
            "CIN": [ 8524 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8525 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8524 ],
            "CIN": [ 8521 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8522 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8521 ],
            "CIN": [ 8518 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8519 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8518 ],
            "CIN": [ 8515 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8516 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8515 ],
            "CIN": [ 8512 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8513 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8512 ],
            "CIN": [ 8509 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8510 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8509 ],
            "CIN": [ 8505 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8507 ],
            "I3": [ 9165 ],
            "I1": [ 8506 ],
            "I0": [ 9165 ],
            "COUT": [ 8505 ],
            "CIN": [ 8493 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8503 ],
            "I3": [ 9165 ],
            "I1": [ 8048 ],
            "I0": [ 9165 ],
            "COUT": [ 8500 ],
            "CIN": [ 9187 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8501 ],
            "I3": [ 9165 ],
            "I1": [ 8043 ],
            "I0": [ 9164 ],
            "COUT": [ 8496 ],
            "CIN": [ 8500 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8498 ],
            "I3": [ 9165 ],
            "I1": [ 8497 ],
            "I0": [ 9165 ],
            "COUT": [ 8492 ],
            "CIN": [ 8496 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8494 ],
            "I3": [ 9165 ],
            "I1": [ 8487 ],
            "I0": [ 9164 ],
            "COUT": [ 8493 ],
            "CIN": [ 8492 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8489 ],
            "I2": [ 8487 ],
            "I1": [ 8411 ],
            "I0": [ 8043 ],
            "F": [ 8483 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8401 ],
            "I2": [ 8485 ],
            "I1": [ 8483 ],
            "I0": [ 8391 ],
            "F": [ 8384 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8481 ],
            "I2": [ 8480 ],
            "I1": [ 8479 ],
            "I0": [ 8043 ],
            "F": [ 8475 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8474 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8476 ],
            "O": [ 8423 ],
            "I1": [ 8475 ],
            "I0": [ 8474 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8472 ],
            "I3": [ 9165 ],
            "I1": [ 8429 ],
            "I0": [ 9164 ],
            "COUT": [ 8471 ],
            "CIN": [ 8468 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8469 ],
            "I3": [ 9165 ],
            "I1": [ 8423 ],
            "I0": [ 9165 ],
            "COUT": [ 8468 ],
            "CIN": [ 9189 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8391 ],
            "F": [ 8429 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8464 ],
            "F": [ 8433 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8450 ],
            "F": [ 8437 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8460 ],
            "F": [ 8441 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8458 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 9165 ],
            "COUT": [ 8453 ],
            "CIN": [ 8457 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8455 ],
            "I3": [ 9165 ],
            "I1": [ 8454 ],
            "I0": [ 9165 ],
            "COUT": [ 8447 ],
            "CIN": [ 8453 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8450 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8448 ],
            "CIN": [ 8447 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8445 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 9165 ],
            "COUT": [ 8444 ],
            "CIN": [ 8440 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8442 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8441 ],
            "COUT": [ 8440 ],
            "CIN": [ 8436 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8438 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8437 ],
            "COUT": [ 8436 ],
            "CIN": [ 8432 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8434 ],
            "I3": [ 9165 ],
            "I1": [ 9164 ],
            "I0": [ 8433 ],
            "COUT": [ 8432 ],
            "CIN": [ 8428 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8430 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8429 ],
            "COUT": [ 8428 ],
            "CIN": [ 8425 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8426 ],
            "I3": [ 9165 ],
            "I1": [ 9165 ],
            "I0": [ 8423 ],
            "COUT": [ 8425 ],
            "CIN": [ 9191 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8423 ],
            "I1": [ 8411 ],
            "I0": [ 8048 ],
            "F": [ 8420 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8421 ],
            "D": [ 8420 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8418 ],
            "I2": [ 8416 ],
            "I1": [ 8391 ],
            "I0": [ 8411 ],
            "F": [ 8408 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8416 ],
            "I1": [ 8391 ],
            "I0": [ 8411 ],
            "F": [ 8407 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8401 ],
            "O": [ 8404 ],
            "I1": [ 8408 ],
            "I0": [ 8407 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8405 ],
            "D": [ 8404 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8401 ],
            "I2": [ 8399 ],
            "I1": [ 8398 ],
            "I0": [ 8391 ],
            "F": [ 8387 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8388 ],
            "D": [ 8387 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_extracted_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8385 ],
            "D": [ 8384 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8279 ],
            "I3": [ 9164 ],
            "I1": [ 8281 ],
            "I0": [ 9165 ],
            "COUT": [ 8382 ],
            "CIN": [ 8336 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8378 ],
            "I3": [ 9164 ],
            "I1": [ 8379 ],
            "I0": [ 9165 ],
            "COUT": [ 8376 ],
            "CIN": [ 8292 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8379 ],
            "D": [ 8378 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8373 ],
            "I3": [ 9164 ],
            "I1": [ 8374 ],
            "I0": [ 9165 ],
            "COUT": [ 8371 ],
            "CIN": [ 8376 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8374 ],
            "D": [ 8373 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8368 ],
            "I3": [ 9164 ],
            "I1": [ 8369 ],
            "I0": [ 9165 ],
            "COUT": [ 8366 ],
            "CIN": [ 8371 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8369 ],
            "D": [ 8368 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8362 ],
            "I3": [ 9164 ],
            "I1": [ 8364 ],
            "I0": [ 9165 ],
            "COUT": [ 8360 ],
            "CIN": [ 8366 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8364 ],
            "D": [ 8362 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8356 ],
            "I3": [ 9164 ],
            "I1": [ 8358 ],
            "I0": [ 9165 ],
            "COUT": [ 8354 ],
            "CIN": [ 8360 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8358 ],
            "D": [ 8356 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8350 ],
            "I3": [ 9164 ],
            "I1": [ 8352 ],
            "I0": [ 9165 ],
            "COUT": [ 8348 ],
            "CIN": [ 8354 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8352 ],
            "D": [ 8350 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8344 ],
            "I3": [ 9164 ],
            "I1": [ 8346 ],
            "I0": [ 9165 ],
            "COUT": [ 8342 ],
            "CIN": [ 8348 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8346 ],
            "D": [ 8344 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8338 ],
            "I3": [ 9164 ],
            "I1": [ 8340 ],
            "I0": [ 9165 ],
            "COUT": [ 8335 ],
            "CIN": [ 8342 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8340 ],
            "D": [ 8338 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8284 ],
            "I3": [ 9164 ],
            "I1": [ 8286 ],
            "I0": [ 9165 ],
            "COUT": [ 8336 ],
            "CIN": [ 8335 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8329 ],
            "F": [ 8332 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8329 ],
            "D": [ 8332 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8330 ],
            "I3": [ 9164 ],
            "I1": [ 8329 ],
            "I0": [ 9164 ],
            "COUT": [ 8327 ],
            "CIN": [ 9193 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8324 ],
            "I3": [ 9164 ],
            "I1": [ 8325 ],
            "I0": [ 9165 ],
            "COUT": [ 8322 ],
            "CIN": [ 8327 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8325 ],
            "D": [ 8324 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8319 ],
            "I3": [ 9164 ],
            "I1": [ 8320 ],
            "I0": [ 9165 ],
            "COUT": [ 8317 ],
            "CIN": [ 8322 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8320 ],
            "D": [ 8319 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8314 ],
            "I3": [ 9164 ],
            "I1": [ 8315 ],
            "I0": [ 9165 ],
            "COUT": [ 8312 ],
            "CIN": [ 8317 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8315 ],
            "D": [ 8314 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8309 ],
            "I3": [ 9164 ],
            "I1": [ 8310 ],
            "I0": [ 9165 ],
            "COUT": [ 8307 ],
            "CIN": [ 8312 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8310 ],
            "D": [ 8309 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8304 ],
            "I3": [ 9164 ],
            "I1": [ 8305 ],
            "I0": [ 9165 ],
            "COUT": [ 8302 ],
            "CIN": [ 8307 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8305 ],
            "D": [ 8304 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8299 ],
            "I3": [ 9164 ],
            "I1": [ 8300 ],
            "I0": [ 9165 ],
            "COUT": [ 8297 ],
            "CIN": [ 8302 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8300 ],
            "D": [ 8299 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8294 ],
            "I3": [ 9164 ],
            "I1": [ 8295 ],
            "I0": [ 9165 ],
            "COUT": [ 8291 ],
            "CIN": [ 8297 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8295 ],
            "D": [ 8294 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8288 ],
            "I3": [ 9164 ],
            "I1": [ 8289 ],
            "I0": [ 9165 ],
            "COUT": [ 8292 ],
            "CIN": [ 8291 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8289 ],
            "D": [ 8288 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8286 ],
            "D": [ 8284 ],
            "CLK": [ 7328 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8282 ],
            "Q": [ 8281 ],
            "D": [ 8279 ],
            "CLK": [ 7328 ]
          }
        },
        "digit_select_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8277 ],
            "I": [ 8276 ]
          }
        },
        "digit_select_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8274 ],
            "I": [ 8273 ]
          }
        },
        "digit_select_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8271 ],
            "I": [ 8270 ]
          }
        },
        "digit_select_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8268 ],
            "I": [ 9165 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7367 ],
            "I0": [ 8125 ],
            "F": [ 8252 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7886 ],
            "I1": [ 7390 ],
            "I0": [ 7881 ],
            "F": [ 8260 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7489 ],
            "I0": [ 7371 ],
            "F": [ 8262 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7890 ],
            "I1": [ 7886 ],
            "I0": [ 7881 ],
            "F": [ 7395 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1": {
          "hide_name": 0,
          "type": "DFFNSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:73.9-73.67",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8262 ],
            "Q": [ 8243 ],
            "D": [ 7395 ],
            "CLK": [ 7363 ],
            "CE": [ 7489 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q": {
          "hide_name": 0,
          "type": "DFFNSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:73.9-73.67",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8252 ],
            "Q": [ 8236 ],
            "D": [ 8260 ],
            "CLK": [ 7363 ],
            "CE": [ 7489 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7886 ],
            "I1": [ 7390 ],
            "I0": [ 7881 ],
            "F": [ 8251 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8255 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7886 ],
            "I1": [ 7390 ],
            "I0": [ 7881 ],
            "F": [ 8254 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7367 ],
            "O": [ 7489 ],
            "I1": [ 8255 ],
            "I0": [ 8254 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q": {
          "hide_name": 0,
          "type": "DFFNRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:49.9-49.69",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8252 ],
            "Q": [ 8240 ],
            "D": [ 8251 ],
            "CLK": [ 7363 ],
            "CE": [ 7489 ]
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8249 ],
            "I3": [ 9165 ],
            "I1": [ 7970 ],
            "I0": [ 9165 ],
            "COUT": [ 8231 ],
            "CIN": [ 8246 ]
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8247 ],
            "I3": [ 9165 ],
            "I1": [ 7978 ],
            "I0": [ 9165 ],
            "COUT": [ 8246 ],
            "CIN": [ 8235 ]
          }
        },
        "cpu0.step_limit_ALU_I0_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8244 ],
            "I3": [ 9165 ],
            "I1": [ 7971 ],
            "I0": [ 8243 ],
            "COUT": [ 8239 ],
            "CIN": [ 9194 ]
          }
        },
        "cpu0.step_limit_ALU_I0_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8241 ],
            "I3": [ 9165 ],
            "I1": [ 7987 ],
            "I0": [ 8240 ],
            "COUT": [ 8234 ],
            "CIN": [ 8239 ]
          }
        },
        "cpu0.step_limit_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8237 ],
            "I3": [ 9165 ],
            "I1": [ 7981 ],
            "I0": [ 8236 ],
            "COUT": [ 8235 ],
            "CIN": [ 8234 ]
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8232 ],
            "I3": [ 9165 ],
            "I1": [ 7969 ],
            "I0": [ 9165 ],
            "COUT": [ 9195 ],
            "CIN": [ 8231 ]
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8229 ],
            "F": [ 8203 ]
          }
        },
        "cpu0.step_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7971 ],
            "F": [ 8226 ]
          }
        },
        "cpu0.step_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:59.1-68.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8203 ],
            "Q": [ 7971 ],
            "D": [ 8226 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8202 ],
            "I3": [ 9164 ],
            "I1": [ 7969 ],
            "I0": [ 9165 ],
            "COUT": [ 8224 ],
            "CIN": [ 8208 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8222 ],
            "I3": [ 9164 ],
            "I1": [ 7971 ],
            "I0": [ 9164 ],
            "COUT": [ 8220 ],
            "CIN": [ 9196 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8218 ],
            "I3": [ 9164 ],
            "I1": [ 7987 ],
            "I0": [ 9165 ],
            "COUT": [ 8216 ],
            "CIN": [ 8220 ]
          }
        },
        "cpu0.step_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:59.1-68.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8203 ],
            "Q": [ 7987 ],
            "D": [ 8218 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8214 ],
            "I3": [ 9164 ],
            "I1": [ 7981 ],
            "I0": [ 9165 ],
            "COUT": [ 8212 ],
            "CIN": [ 8216 ]
          }
        },
        "cpu0.step_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:59.1-68.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8203 ],
            "Q": [ 7981 ],
            "D": [ 8214 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8210 ],
            "I3": [ 9164 ],
            "I1": [ 7978 ],
            "I0": [ 9165 ],
            "COUT": [ 8207 ],
            "CIN": [ 8212 ]
          }
        },
        "cpu0.step_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:59.1-68.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8203 ],
            "Q": [ 7978 ],
            "D": [ 8210 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8205 ],
            "I3": [ 9164 ],
            "I1": [ 7970 ],
            "I0": [ 9165 ],
            "COUT": [ 8208 ],
            "CIN": [ 8207 ]
          }
        },
        "cpu0.step_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:59.1-68.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8203 ],
            "Q": [ 7970 ],
            "D": [ 8205 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.step_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:59.1-68.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8203 ],
            "Q": [ 7969 ],
            "D": [ 8202 ],
            "CLK": [ 7363 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9164 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7372 ],
            "I0": [ 7371 ],
            "F": [ 7399 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7399 ],
            "I1": [ 7378 ],
            "I0": [ 7374 ],
            "F": [ 8197 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7377 ],
            "Q": [ 7929 ],
            "D": [ 8197 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.ram_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7387 ],
            "I0": [ 7395 ],
            "F": [ 8194 ]
          }
        },
        "cpu0.ram_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8194 ],
            "Q": [ 8137 ],
            "D": [ 7374 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8191 ],
            "I1": [ 8112 ],
            "I0": [ 8089 ],
            "F": [ 7401 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8189 ],
            "I2": [ 7908 ],
            "I1": [ 7929 ],
            "I0": [ 8172 ],
            "F": [ 8191 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7382 ],
            "I2": [ 7484 ],
            "I1": [ 7431 ],
            "I0": [ 7402 ],
            "F": [ 8189 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8186 ],
            "I1": [ 8112 ],
            "I0": [ 8106 ],
            "F": [ 7410 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8184 ],
            "I2": [ 7908 ],
            "I1": [ 7929 ],
            "I0": [ 8169 ],
            "F": [ 8186 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7382 ],
            "I2": [ 7484 ],
            "I1": [ 7448 ],
            "I0": [ 7411 ],
            "F": [ 8184 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8181 ],
            "I1": [ 8112 ],
            "I0": [ 8100 ],
            "F": [ 7407 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8179 ],
            "I2": [ 7908 ],
            "I1": [ 7929 ],
            "I0": [ 8170 ],
            "F": [ 8181 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7382 ],
            "I2": [ 7484 ],
            "I1": [ 7442 ],
            "I0": [ 7408 ],
            "F": [ 8179 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8176 ],
            "I1": [ 8112 ],
            "I0": [ 8093 ],
            "F": [ 7404 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8174 ],
            "I2": [ 7908 ],
            "I1": [ 7929 ],
            "I0": [ 8171 ],
            "F": [ 8176 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7382 ],
            "I2": [ 7484 ],
            "I1": [ 7434 ],
            "I0": [ 7405 ],
            "F": [ 8174 ]
          }
        },
        "cpu0.ram.0.1": {
          "hide_name": 0,
          "type": "RAM16SDP4",
          "parameters": {
            "INIT_3": "0000000000000000",
            "INIT_2": "0000000001100010",
            "INIT_1": "0000000000011000",
            "INIT_0": "0000000000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/RAM16SDP4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/lutrams_map.v:53.3-60.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "CE": "input",
            "WRE": "input",
            "WAD": "input",
            "RAD": "input",
            "DO": "output",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "CE": [ 9164 ],
            "WRE": [ 8137 ],
            "WAD": [ 7940, 7938, 7936, 7933 ],
            "RAD": [ 7945, 7951, 7955, 7957 ],
            "DO": [ 8169, 8170, 8171, 8172 ],
            "DI": [ 7410, 7407, 7404, 7401 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8166 ],
            "I2": [ 8164 ],
            "I1": [ 7382 ],
            "I0": [ 7415 ],
            "F": [ 8120 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7920 ],
            "I2": [ 7382 ],
            "I1": [ 7484 ],
            "I0": [ 7454 ],
            "F": [ 8166 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7908 ],
            "I2": [ 7929 ],
            "I1": [ 7894 ],
            "I0": [ 8136 ],
            "F": [ 8164 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8161 ],
            "I1": [ 8112 ],
            "I0": [ 8075 ],
            "F": [ 7426 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8159 ],
            "I2": [ 8157 ],
            "I1": [ 7382 ],
            "I0": [ 7428 ],
            "F": [ 8161 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7920 ],
            "I2": [ 7382 ],
            "I1": [ 7484 ],
            "I0": [ 7473 ],
            "F": [ 8159 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7908 ],
            "I2": [ 7929 ],
            "I1": [ 7903 ],
            "I0": [ 8133 ],
            "F": [ 8157 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8154 ],
            "I1": [ 8112 ],
            "I0": [ 8071 ],
            "F": [ 7422 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8152 ],
            "I2": [ 8150 ],
            "I1": [ 7382 ],
            "I0": [ 7424 ],
            "F": [ 8154 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7920 ],
            "I2": [ 7382 ],
            "I1": [ 7484 ],
            "I0": [ 7467 ],
            "F": [ 8152 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7908 ],
            "I2": [ 7929 ],
            "I1": [ 7900 ],
            "I0": [ 8134 ],
            "F": [ 8150 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8147 ],
            "I1": [ 8112 ],
            "I0": [ 8057 ],
            "F": [ 7418 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8145 ],
            "I2": [ 8143 ],
            "I1": [ 7382 ],
            "I0": [ 7420 ],
            "F": [ 8147 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7920 ],
            "I2": [ 7382 ],
            "I1": [ 7484 ],
            "I0": [ 7461 ],
            "F": [ 8145 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7908 ],
            "I2": [ 7929 ],
            "I1": [ 7897 ],
            "I0": [ 8135 ],
            "F": [ 8143 ]
          }
        },
        "cpu0.ram.0.0": {
          "hide_name": 0,
          "type": "RAM16SDP4",
          "parameters": {
            "INIT_3": "0000000000110110",
            "INIT_2": "0000000000000001",
            "INIT_1": "0000000001000001",
            "INIT_0": "0000000010000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/RAM16SDP4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/lutrams_map.v:53.3-60.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "CE": "input",
            "WRE": "input",
            "WAD": "input",
            "RAD": "input",
            "DO": "output",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "CE": [ 9164 ],
            "WRE": [ 8137 ],
            "WAD": [ 7940, 7938, 7936, 7933 ],
            "RAD": [ 7945, 7951, 7955, 7957 ],
            "DO": [ 8133, 8134, 8135, 8136 ],
            "DI": [ 7426, 7422, 7418, 7413 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.pc_out_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:7.7-7.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8112 ],
            "D": [ 7377 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.pc_in_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8060 ],
            "I0": [ 7879 ],
            "F": [ 8050 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8125 ],
            "I0": [ 7965 ],
            "F": [ 7918 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7371 ],
            "I0": [ 7395 ],
            "F": [ 8125 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7367 ],
            "I0": [ 8125 ],
            "F": [ 7960 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7960 ],
            "Q": [ 8060 ],
            "D": [ 7917 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8087 ],
            "I3": [ 9164 ],
            "I1": [ 8089 ],
            "I0": [ 9165 ],
            "COUT": [ 8122 ],
            "CIN": [ 8096 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8120 ],
            "I1": [ 8112 ],
            "I0": [ 8053 ],
            "F": [ 7413 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8085 ],
            "I3": [ 9164 ],
            "I1": [ 8053 ],
            "I0": [ 9165 ],
            "COUT": [ 8108 ],
            "CIN": [ 8067 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8104 ],
            "I3": [ 9164 ],
            "I1": [ 8106 ],
            "I0": [ 9165 ],
            "COUT": [ 8102 ],
            "CIN": [ 8108 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8060 ],
            "Q": [ 8106 ],
            "D": [ 8104 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8098 ],
            "I3": [ 9164 ],
            "I1": [ 8100 ],
            "I0": [ 9165 ],
            "COUT": [ 8095 ],
            "CIN": [ 8102 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8060 ],
            "Q": [ 8100 ],
            "D": [ 8098 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8091 ],
            "I3": [ 9164 ],
            "I1": [ 8093 ],
            "I0": [ 9165 ],
            "COUT": [ 8096 ],
            "CIN": [ 8095 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8060 ],
            "Q": [ 8093 ],
            "D": [ 8091 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.pc_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8060 ],
            "Q": [ 8089 ],
            "D": [ 8087 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.pc_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7413 ],
            "I1": [ 8085 ],
            "I0": [ 8060 ],
            "F": [ 8051 ]
          }
        },
        "cpu0.pc_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7426 ],
            "I1": [ 8075 ],
            "I0": [ 8060 ],
            "F": [ 8082 ]
          }
        },
        "cpu0.pc_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8075 ],
            "D": [ 8082 ],
            "CLK": [ 7363 ],
            "CE": [ 8050 ]
          }
        },
        "cpu0.pc_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7422 ],
            "I1": [ 8072 ],
            "I0": [ 8060 ],
            "F": [ 8079 ]
          }
        },
        "cpu0.pc_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8071 ],
            "D": [ 8079 ],
            "CLK": [ 7363 ],
            "CE": [ 8050 ]
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8077 ],
            "I3": [ 9164 ],
            "I1": [ 8075 ],
            "I0": [ 9164 ],
            "COUT": [ 8069 ],
            "CIN": [ 9198 ]
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8072 ],
            "I3": [ 9164 ],
            "I1": [ 8071 ],
            "I0": [ 9165 ],
            "COUT": [ 8066 ],
            "CIN": [ 8069 ]
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 8064 ],
            "I3": [ 9164 ],
            "I1": [ 8057 ],
            "I0": [ 9165 ],
            "COUT": [ 8067 ],
            "CIN": [ 8066 ]
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7418 ],
            "I1": [ 8064 ],
            "I0": [ 8060 ],
            "F": [ 8055 ]
          }
        },
        "cpu0.pc_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8057 ],
            "D": [ 8055 ],
            "CLK": [ 7363 ],
            "CE": [ 8050 ]
          }
        },
        "cpu0.pc_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:85.1-94.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8053 ],
            "D": [ 8051 ],
            "CLK": [ 7363 ],
            "CE": [ 8050 ]
          }
        },
        "cpu0.output_register_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8048 ],
            "D": [ 7426 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_register_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8043 ],
            "D": [ 7422 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_register_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8035 ],
            "D": [ 7418 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_register_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8028 ],
            "D": [ 7413 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_register_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8019 ],
            "D": [ 7410 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_register_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8010 ],
            "D": [ 7407 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_register_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8005 ],
            "D": [ 7404 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_register_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:125.1-129.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8001 ],
            "D": [ 7401 ],
            "CLK": [ 7363 ],
            "CE": [ 7959 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7886 ],
            "I1": [ 7390 ],
            "I0": [ 7881 ],
            "F": [ 7995 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7994 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7965 ],
            "O": [ 7917 ],
            "I1": [ 7995 ],
            "I0": [ 7994 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7987 ],
            "I1": [ 7981 ],
            "I0": [ 7978 ],
            "F": [ 7972 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7886 ],
            "I1": [ 7390 ],
            "I0": [ 7881 ],
            "F": [ 7371 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7395 ],
            "I0": [ 7390 ],
            "F": [ 7372 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7975 ],
            "I2": [ 7987 ],
            "I1": [ 7981 ],
            "I0": [ 7978 ],
            "F": [ 7374 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7971 ],
            "I1": [ 7970 ],
            "I0": [ 7969 ],
            "F": [ 7975 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7971 ],
            "I2": [ 7987 ],
            "I1": [ 7970 ],
            "I0": [ 7969 ],
            "F": [ 7983 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7983 ],
            "I1": [ 7981 ],
            "I0": [ 7978 ],
            "F": [ 7375 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7983 ],
            "I1": [ 7981 ],
            "I0": [ 7978 ],
            "F": [ 7377 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7975 ],
            "I0": [ 7972 ],
            "F": [ 7378 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7972 ],
            "I2": [ 7971 ],
            "I1": [ 7970 ],
            "I0": [ 7969 ],
            "F": [ 7965 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7890 ],
            "I2": [ 7886 ],
            "I1": [ 7390 ],
            "I0": [ 7881 ],
            "F": [ 7963 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7962 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7965 ],
            "O": [ 7397 ],
            "I1": [ 7963 ],
            "I0": [ 7962 ]
          }
        },
        "cpu0.output_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7960 ],
            "Q": [ 7959 ],
            "D": [ 7397 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7957 ],
            "D": [ 7947 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_2_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7955 ],
            "D": [ 7953 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7418 ],
            "I1": [ 7932 ],
            "I0": [ 7936 ],
            "F": [ 7953 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_1_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7951 ],
            "D": [ 7949 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.mar_in_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7422 ],
            "I1": [ 7932 ],
            "I0": [ 7938 ],
            "F": [ 7949 ]
          }
        },
        "cpu0.mar_in_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7413 ],
            "I1": [ 7932 ],
            "I0": [ 7933 ],
            "F": [ 7947 ]
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7945 ],
            "D": [ 7943 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.mar_in_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7426 ],
            "I1": [ 7940 ],
            "I0": [ 7932 ],
            "F": [ 7943 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:61.8-61.58",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 7377 ],
            "Q": [ 7932 ],
            "D": [ 7918 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.mar_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:99.1-103.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7940 ],
            "D": [ 7426 ],
            "CLK": [ 7363 ],
            "CE": [ 7932 ]
          }
        },
        "cpu0.mar_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:99.1-103.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7938 ],
            "D": [ 7422 ],
            "CLK": [ 7363 ],
            "CE": [ 7932 ]
          }
        },
        "cpu0.mar_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:99.1-103.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7936 ],
            "D": [ 7418 ],
            "CLK": [ 7363 ],
            "CE": [ 7932 ]
          }
        },
        "cpu0.mar_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:99.1-103.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7933 ],
            "D": [ 7413 ],
            "CLK": [ 7363 ],
            "CE": [ 7932 ]
          }
        },
        "cpu0.ir_out_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7908 ],
            "I0": [ 7929 ],
            "F": [ 7920 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7918 ],
            "I0": [ 7917 ],
            "F": [ 7906 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7367 ],
            "Q": [ 7908 ],
            "D": [ 7906 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.ir_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7377 ],
            "Q": [ 7879 ],
            "D": [ 7378 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.ir_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7903 ],
            "D": [ 7426 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.ir_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7900 ],
            "D": [ 7422 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.ir_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7897 ],
            "D": [ 7418 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.ir_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7894 ],
            "D": [ 7413 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.ir_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7890 ],
            "D": [ 7410 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.ir_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7886 ],
            "D": [ 7407 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.ir_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7390 ],
            "D": [ 7404 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.ir_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:117.1-121.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7881 ],
            "D": [ 7401 ],
            "CLK": [ 7363 ],
            "CE": [ 7879 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7876 ],
            "I3": [ 9165 ],
            "I1": [ 7626 ],
            "I0": [ 9165 ],
            "COUT": [ 7873 ],
            "CIN": [ 9200 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7874 ],
            "I3": [ 9165 ],
            "I1": [ 7623 ],
            "I0": [ 9165 ],
            "COUT": [ 7870 ],
            "CIN": [ 7873 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7871 ],
            "I3": [ 9165 ],
            "I1": [ 7618 ],
            "I0": [ 9165 ],
            "COUT": [ 7867 ],
            "CIN": [ 7870 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7868 ],
            "I3": [ 9165 ],
            "I1": [ 7613 ],
            "I0": [ 9165 ],
            "COUT": [ 7864 ],
            "CIN": [ 7867 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7865 ],
            "I3": [ 9165 ],
            "I1": [ 7608 ],
            "I0": [ 9165 ],
            "COUT": [ 7861 ],
            "CIN": [ 7864 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7862 ],
            "I3": [ 9165 ],
            "I1": [ 7603 ],
            "I0": [ 9164 ],
            "COUT": [ 7858 ],
            "CIN": [ 7861 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7859 ],
            "I3": [ 9165 ],
            "I1": [ 7598 ],
            "I0": [ 9164 ],
            "COUT": [ 7855 ],
            "CIN": [ 7858 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7856 ],
            "I3": [ 9165 ],
            "I1": [ 7593 ],
            "I0": [ 9165 ],
            "COUT": [ 7852 ],
            "CIN": [ 7855 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7853 ],
            "I3": [ 9165 ],
            "I1": [ 7588 ],
            "I0": [ 9165 ],
            "COUT": [ 7849 ],
            "CIN": [ 7852 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7850 ],
            "I3": [ 9165 ],
            "I1": [ 7583 ],
            "I0": [ 9164 ],
            "COUT": [ 7846 ],
            "CIN": [ 7849 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7847 ],
            "I3": [ 9165 ],
            "I1": [ 7578 ],
            "I0": [ 9164 ],
            "COUT": [ 7843 ],
            "CIN": [ 7846 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7844 ],
            "I3": [ 9165 ],
            "I1": [ 7573 ],
            "I0": [ 9164 ],
            "COUT": [ 7840 ],
            "CIN": [ 7843 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7841 ],
            "I3": [ 9165 ],
            "I1": [ 7562 ],
            "I0": [ 9165 ],
            "COUT": [ 7837 ],
            "CIN": [ 7840 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7838 ],
            "I3": [ 9165 ],
            "I1": [ 7557 ],
            "I0": [ 9164 ],
            "COUT": [ 7834 ],
            "CIN": [ 7837 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7835 ],
            "I3": [ 9165 ],
            "I1": [ 7552 ],
            "I0": [ 9165 ],
            "COUT": [ 7831 ],
            "CIN": [ 7834 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7832 ],
            "I3": [ 9165 ],
            "I1": [ 7547 ],
            "I0": [ 9164 ],
            "COUT": [ 7828 ],
            "CIN": [ 7831 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7829 ],
            "I3": [ 9165 ],
            "I1": [ 7542 ],
            "I0": [ 9165 ],
            "COUT": [ 7825 ],
            "CIN": [ 7828 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7826 ],
            "I3": [ 9165 ],
            "I1": [ 7537 ],
            "I0": [ 9164 ],
            "COUT": [ 7822 ],
            "CIN": [ 7825 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7823 ],
            "I3": [ 9165 ],
            "I1": [ 7532 ],
            "I0": [ 9165 ],
            "COUT": [ 7819 ],
            "CIN": [ 7822 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7820 ],
            "I3": [ 9165 ],
            "I1": [ 7527 ],
            "I0": [ 9164 ],
            "COUT": [ 7816 ],
            "CIN": [ 7819 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7817 ],
            "I3": [ 9165 ],
            "I1": [ 7522 ],
            "I0": [ 9165 ],
            "COUT": [ 7813 ],
            "CIN": [ 7816 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7814 ],
            "I3": [ 9165 ],
            "I1": [ 7516 ],
            "I0": [ 9165 ],
            "COUT": [ 7810 ],
            "CIN": [ 7813 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7811 ],
            "I3": [ 9165 ],
            "I1": [ 7702 ],
            "I0": [ 9165 ],
            "COUT": [ 7807 ],
            "CIN": [ 7810 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7808 ],
            "I3": [ 9165 ],
            "I1": [ 7706 ],
            "I0": [ 9165 ],
            "COUT": [ 7804 ],
            "CIN": [ 7807 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7805 ],
            "I3": [ 9165 ],
            "I1": [ 7710 ],
            "I0": [ 9165 ],
            "COUT": [ 7801 ],
            "CIN": [ 7804 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7802 ],
            "I3": [ 9165 ],
            "I1": [ 7714 ],
            "I0": [ 9165 ],
            "COUT": [ 7798 ],
            "CIN": [ 7801 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7799 ],
            "I3": [ 9165 ],
            "I1": [ 7718 ],
            "I0": [ 9165 ],
            "COUT": [ 7795 ],
            "CIN": [ 7798 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7796 ],
            "I3": [ 9165 ],
            "I1": [ 7722 ],
            "I0": [ 9165 ],
            "COUT": [ 7792 ],
            "CIN": [ 7795 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7793 ],
            "I3": [ 9165 ],
            "I1": [ 7632 ],
            "I0": [ 9165 ],
            "COUT": [ 7789 ],
            "CIN": [ 7792 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7790 ],
            "I3": [ 9165 ],
            "I1": [ 7570 ],
            "I0": [ 9165 ],
            "COUT": [ 7786 ],
            "CIN": [ 7789 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7787 ],
            "I3": [ 9165 ],
            "I1": [ 7513 ],
            "I0": [ 9165 ],
            "COUT": [ 7783 ],
            "CIN": [ 7786 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7784 ],
            "I3": [ 9165 ],
            "I1": [ 7509 ],
            "I0": [ 9165 ],
            "COUT": [ 9201 ],
            "CIN": [ 7783 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7583 ],
            "I1": [ 7578 ],
            "I0": [ 7573 ],
            "F": [ 7776 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7557 ],
            "I0": [ 7547 ],
            "F": [ 7778 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7603 ],
            "I0": [ 7598 ],
            "F": [ 7777 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7778 ],
            "I1": [ 7777 ],
            "I0": [ 7776 ],
            "F": [ 7773 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7537 ],
            "I0": [ 7527 ],
            "F": [ 7770 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7773 ],
            "I1": [ 7772 ],
            "I0": [ 7770 ],
            "F": [ 7768 ]
          }
        },
        "cpu0.cpu_clk_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7363 ],
            "D": [ 7768 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7508 ],
            "I3": [ 9164 ],
            "I1": [ 7509 ],
            "I0": [ 9165 ],
            "COUT": [ 7766 ],
            "CIN": [ 7567 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7763 ],
            "I3": [ 9164 ],
            "I1": [ 7702 ],
            "I0": [ 9165 ],
            "COUT": [ 7761 ],
            "CIN": [ 7519 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7702 ],
            "D": [ 7763 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7759 ],
            "I3": [ 9164 ],
            "I1": [ 7706 ],
            "I0": [ 9165 ],
            "COUT": [ 7757 ],
            "CIN": [ 7761 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7706 ],
            "D": [ 7759 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7755 ],
            "I3": [ 9164 ],
            "I1": [ 7710 ],
            "I0": [ 9165 ],
            "COUT": [ 7753 ],
            "CIN": [ 7757 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7710 ],
            "D": [ 7755 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7751 ],
            "I3": [ 9164 ],
            "I1": [ 7714 ],
            "I0": [ 9165 ],
            "COUT": [ 7749 ],
            "CIN": [ 7753 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7714 ],
            "D": [ 7751 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7747 ],
            "I3": [ 9164 ],
            "I1": [ 7718 ],
            "I0": [ 9165 ],
            "COUT": [ 7745 ],
            "CIN": [ 7749 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7718 ],
            "D": [ 7747 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7743 ],
            "I3": [ 9164 ],
            "I1": [ 7722 ],
            "I0": [ 9165 ],
            "COUT": [ 7741 ],
            "CIN": [ 7745 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7722 ],
            "D": [ 7743 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7631 ],
            "I3": [ 9164 ],
            "I1": [ 7632 ],
            "I0": [ 9165 ],
            "COUT": [ 7629 ],
            "CIN": [ 7741 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7626 ],
            "F": [ 7738 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7626 ],
            "D": [ 7738 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7734 ],
            "F": [ 7510 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7735 ],
            "I3": [ 9165 ],
            "I1": [ 7509 ],
            "I0": [ 9165 ],
            "COUT": [ 9203 ],
            "CIN": [ 7731 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7732 ],
            "I3": [ 9165 ],
            "I1": [ 7513 ],
            "I0": [ 9165 ],
            "COUT": [ 7731 ],
            "CIN": [ 7728 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7729 ],
            "I3": [ 9165 ],
            "I1": [ 7570 ],
            "I0": [ 9165 ],
            "COUT": [ 7728 ],
            "CIN": [ 7725 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7726 ],
            "I3": [ 9165 ],
            "I1": [ 7632 ],
            "I0": [ 9165 ],
            "COUT": [ 7725 ],
            "CIN": [ 7721 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7723 ],
            "I3": [ 9165 ],
            "I1": [ 7722 ],
            "I0": [ 9165 ],
            "COUT": [ 7721 ],
            "CIN": [ 7717 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7719 ],
            "I3": [ 9165 ],
            "I1": [ 7718 ],
            "I0": [ 9165 ],
            "COUT": [ 7717 ],
            "CIN": [ 7713 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7715 ],
            "I3": [ 9165 ],
            "I1": [ 7714 ],
            "I0": [ 9165 ],
            "COUT": [ 7713 ],
            "CIN": [ 7709 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7711 ],
            "I3": [ 9165 ],
            "I1": [ 7710 ],
            "I0": [ 9165 ],
            "COUT": [ 7709 ],
            "CIN": [ 7705 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7707 ],
            "I3": [ 9165 ],
            "I1": [ 7706 ],
            "I0": [ 9165 ],
            "COUT": [ 7705 ],
            "CIN": [ 7701 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7703 ],
            "I3": [ 9165 ],
            "I1": [ 7702 ],
            "I0": [ 9165 ],
            "COUT": [ 7701 ],
            "CIN": [ 7698 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7699 ],
            "I3": [ 9165 ],
            "I1": [ 7516 ],
            "I0": [ 9165 ],
            "COUT": [ 7698 ],
            "CIN": [ 7695 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7696 ],
            "I3": [ 9165 ],
            "I1": [ 7522 ],
            "I0": [ 9164 ],
            "COUT": [ 7695 ],
            "CIN": [ 7692 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7693 ],
            "I3": [ 9165 ],
            "I1": [ 7527 ],
            "I0": [ 9165 ],
            "COUT": [ 7692 ],
            "CIN": [ 7689 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7690 ],
            "I3": [ 9165 ],
            "I1": [ 7532 ],
            "I0": [ 9164 ],
            "COUT": [ 7689 ],
            "CIN": [ 7686 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7687 ],
            "I3": [ 9165 ],
            "I1": [ 7537 ],
            "I0": [ 9165 ],
            "COUT": [ 7686 ],
            "CIN": [ 7683 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7684 ],
            "I3": [ 9165 ],
            "I1": [ 7542 ],
            "I0": [ 9164 ],
            "COUT": [ 7683 ],
            "CIN": [ 7680 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7681 ],
            "I3": [ 9165 ],
            "I1": [ 7547 ],
            "I0": [ 9165 ],
            "COUT": [ 7680 ],
            "CIN": [ 7677 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7678 ],
            "I3": [ 9165 ],
            "I1": [ 7552 ],
            "I0": [ 9164 ],
            "COUT": [ 7677 ],
            "CIN": [ 7674 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7675 ],
            "I3": [ 9165 ],
            "I1": [ 7557 ],
            "I0": [ 9165 ],
            "COUT": [ 7674 ],
            "CIN": [ 7671 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7672 ],
            "I3": [ 9165 ],
            "I1": [ 7562 ],
            "I0": [ 9164 ],
            "COUT": [ 7671 ],
            "CIN": [ 7668 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7669 ],
            "I3": [ 9165 ],
            "I1": [ 7573 ],
            "I0": [ 9164 ],
            "COUT": [ 7668 ],
            "CIN": [ 7665 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7666 ],
            "I3": [ 9165 ],
            "I1": [ 7578 ],
            "I0": [ 9164 ],
            "COUT": [ 7665 ],
            "CIN": [ 7662 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7663 ],
            "I3": [ 9165 ],
            "I1": [ 7583 ],
            "I0": [ 9165 ],
            "COUT": [ 7662 ],
            "CIN": [ 7659 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7660 ],
            "I3": [ 9165 ],
            "I1": [ 7588 ],
            "I0": [ 9165 ],
            "COUT": [ 7659 ],
            "CIN": [ 7656 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7657 ],
            "I3": [ 9165 ],
            "I1": [ 7593 ],
            "I0": [ 9164 ],
            "COUT": [ 7656 ],
            "CIN": [ 7653 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7654 ],
            "I3": [ 9165 ],
            "I1": [ 7598 ],
            "I0": [ 9164 ],
            "COUT": [ 7653 ],
            "CIN": [ 7650 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7651 ],
            "I3": [ 9165 ],
            "I1": [ 7603 ],
            "I0": [ 9165 ],
            "COUT": [ 7650 ],
            "CIN": [ 7647 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7648 ],
            "I3": [ 9165 ],
            "I1": [ 7608 ],
            "I0": [ 9165 ],
            "COUT": [ 7647 ],
            "CIN": [ 7644 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7645 ],
            "I3": [ 9165 ],
            "I1": [ 7613 ],
            "I0": [ 9165 ],
            "COUT": [ 7644 ],
            "CIN": [ 7641 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7642 ],
            "I3": [ 9165 ],
            "I1": [ 7618 ],
            "I0": [ 9165 ],
            "COUT": [ 7641 ],
            "CIN": [ 7637 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7639 ],
            "I3": [ 9165 ],
            "I1": [ 7626 ],
            "I0": [ 9165 ],
            "COUT": [ 7636 ],
            "CIN": [ 9202 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7634 ],
            "I3": [ 9165 ],
            "I1": [ 7623 ],
            "I0": [ 9165 ],
            "COUT": [ 7637 ],
            "CIN": [ 7636 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7623 ],
            "D": [ 7634 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7632 ],
            "D": [ 7631 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7569 ],
            "I3": [ 9164 ],
            "I1": [ 7570 ],
            "I0": [ 9165 ],
            "COUT": [ 7566 ],
            "CIN": [ 7629 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7627 ],
            "I3": [ 9164 ],
            "I1": [ 7626 ],
            "I0": [ 9164 ],
            "COUT": [ 7622 ],
            "CIN": [ 9204 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7624 ],
            "I3": [ 9164 ],
            "I1": [ 7623 ],
            "I0": [ 9165 ],
            "COUT": [ 7620 ],
            "CIN": [ 7622 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7617 ],
            "I3": [ 9164 ],
            "I1": [ 7618 ],
            "I0": [ 9165 ],
            "COUT": [ 7615 ],
            "CIN": [ 7620 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7618 ],
            "D": [ 7617 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7612 ],
            "I3": [ 9164 ],
            "I1": [ 7613 ],
            "I0": [ 9165 ],
            "COUT": [ 7610 ],
            "CIN": [ 7615 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7613 ],
            "D": [ 7612 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7607 ],
            "I3": [ 9164 ],
            "I1": [ 7608 ],
            "I0": [ 9165 ],
            "COUT": [ 7605 ],
            "CIN": [ 7610 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7608 ],
            "D": [ 7607 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7602 ],
            "I3": [ 9164 ],
            "I1": [ 7603 ],
            "I0": [ 9165 ],
            "COUT": [ 7600 ],
            "CIN": [ 7605 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7603 ],
            "D": [ 7602 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7597 ],
            "I3": [ 9164 ],
            "I1": [ 7598 ],
            "I0": [ 9165 ],
            "COUT": [ 7595 ],
            "CIN": [ 7600 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7598 ],
            "D": [ 7597 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7592 ],
            "I3": [ 9164 ],
            "I1": [ 7593 ],
            "I0": [ 9165 ],
            "COUT": [ 7590 ],
            "CIN": [ 7595 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7593 ],
            "D": [ 7592 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7587 ],
            "I3": [ 9164 ],
            "I1": [ 7588 ],
            "I0": [ 9165 ],
            "COUT": [ 7585 ],
            "CIN": [ 7590 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7588 ],
            "D": [ 7587 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7582 ],
            "I3": [ 9164 ],
            "I1": [ 7583 ],
            "I0": [ 9165 ],
            "COUT": [ 7580 ],
            "CIN": [ 7585 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7583 ],
            "D": [ 7582 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7577 ],
            "I3": [ 9164 ],
            "I1": [ 7578 ],
            "I0": [ 9165 ],
            "COUT": [ 7575 ],
            "CIN": [ 7580 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7578 ],
            "D": [ 7577 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7572 ],
            "I3": [ 9164 ],
            "I1": [ 7573 ],
            "I0": [ 9165 ],
            "COUT": [ 7564 ],
            "CIN": [ 7575 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7573 ],
            "D": [ 7572 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7570 ],
            "D": [ 7569 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7512 ],
            "I3": [ 9164 ],
            "I1": [ 7513 ],
            "I0": [ 9165 ],
            "COUT": [ 7567 ],
            "CIN": [ 7566 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7561 ],
            "I3": [ 9164 ],
            "I1": [ 7562 ],
            "I0": [ 9165 ],
            "COUT": [ 7559 ],
            "CIN": [ 7564 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7562 ],
            "D": [ 7561 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7556 ],
            "I3": [ 9164 ],
            "I1": [ 7557 ],
            "I0": [ 9165 ],
            "COUT": [ 7554 ],
            "CIN": [ 7559 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7557 ],
            "D": [ 7556 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7551 ],
            "I3": [ 9164 ],
            "I1": [ 7552 ],
            "I0": [ 9165 ],
            "COUT": [ 7549 ],
            "CIN": [ 7554 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7552 ],
            "D": [ 7551 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7546 ],
            "I3": [ 9164 ],
            "I1": [ 7547 ],
            "I0": [ 9165 ],
            "COUT": [ 7544 ],
            "CIN": [ 7549 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7547 ],
            "D": [ 7546 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7541 ],
            "I3": [ 9164 ],
            "I1": [ 7542 ],
            "I0": [ 9165 ],
            "COUT": [ 7539 ],
            "CIN": [ 7544 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7542 ],
            "D": [ 7541 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7536 ],
            "I3": [ 9164 ],
            "I1": [ 7537 ],
            "I0": [ 9165 ],
            "COUT": [ 7534 ],
            "CIN": [ 7539 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7537 ],
            "D": [ 7536 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7531 ],
            "I3": [ 9164 ],
            "I1": [ 7532 ],
            "I0": [ 9165 ],
            "COUT": [ 7529 ],
            "CIN": [ 7534 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7532 ],
            "D": [ 7531 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7526 ],
            "I3": [ 9164 ],
            "I1": [ 7527 ],
            "I0": [ 9165 ],
            "COUT": [ 7524 ],
            "CIN": [ 7529 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7527 ],
            "D": [ 7526 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7521 ],
            "I3": [ 9164 ],
            "I1": [ 7522 ],
            "I0": [ 9165 ],
            "COUT": [ 7518 ],
            "CIN": [ 7524 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7522 ],
            "D": [ 7521 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7515 ],
            "I3": [ 9164 ],
            "I1": [ 7516 ],
            "I0": [ 9165 ],
            "COUT": [ 7519 ],
            "CIN": [ 7518 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7516 ],
            "D": [ 7515 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7513 ],
            "D": [ 7512 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.clk_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:46.1-54.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7510 ],
            "Q": [ 7509 ],
            "D": [ 7508 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7360 ],
            "D": [ 7426 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7356 ],
            "D": [ 7422 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7352 ],
            "D": [ 7418 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7348 ],
            "D": [ 7413 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7344 ],
            "D": [ 7410 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7340 ],
            "D": [ 7407 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7336 ],
            "D": [ 7404 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.bus_viewer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:30.1-32.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7332 ],
            "D": [ 7401 ],
            "CLK": [ 7328 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7478 ],
            "D": [ 7426 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7470 ],
            "D": [ 7422 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7464 ],
            "D": [ 7418 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7457 ],
            "D": [ 7413 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7451 ],
            "D": [ 7410 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7445 ],
            "D": [ 7407 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7438 ],
            "D": [ 7404 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "cpu0.b_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:142.1-147.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7481 ],
            "D": [ 7401 ],
            "CLK": [ 7363 ],
            "CE": [ 7487 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9165 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7489 ],
            "I0": [ 7371 ],
            "F": [ 7485 ]
          }
        },
        "cpu0.b_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7485 ],
            "Q": [ 7487 ],
            "D": [ 7374 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7485 ],
            "Q": [ 7484 ],
            "D": [ 7375 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7430 ],
            "I3": [ 9164 ],
            "I1": [ 7481 ],
            "I0": [ 7402 ],
            "COUT": [ 7480 ],
            "CIN": [ 7437 ]
          }
        },
        "cpu0.alu_DFF_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7472 ],
            "I3": [ 9164 ],
            "I1": [ 7478 ],
            "I0": [ 7428 ],
            "COUT": [ 7469 ],
            "CIN": [ 9206 ]
          }
        },
        "cpu0.alu_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7473 ],
            "D": [ 7472 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7466 ],
            "I3": [ 9164 ],
            "I1": [ 7470 ],
            "I0": [ 7424 ],
            "COUT": [ 7463 ],
            "CIN": [ 7469 ]
          }
        },
        "cpu0.alu_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7467 ],
            "D": [ 7466 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7459 ],
            "I3": [ 9164 ],
            "I1": [ 7464 ],
            "I0": [ 7420 ],
            "COUT": [ 7456 ],
            "CIN": [ 7463 ]
          }
        },
        "cpu0.alu_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7461 ],
            "D": [ 7459 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7453 ],
            "I3": [ 9164 ],
            "I1": [ 7457 ],
            "I0": [ 7415 ],
            "COUT": [ 7450 ],
            "CIN": [ 7456 ]
          }
        },
        "cpu0.alu_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7454 ],
            "D": [ 7453 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7447 ],
            "I3": [ 9164 ],
            "I1": [ 7451 ],
            "I0": [ 7411 ],
            "COUT": [ 7444 ],
            "CIN": [ 7450 ]
          }
        },
        "cpu0.alu_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7448 ],
            "D": [ 7447 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7441 ],
            "I3": [ 9164 ],
            "I1": [ 7445 ],
            "I0": [ 7408 ],
            "COUT": [ 7436 ],
            "CIN": [ 7444 ]
          }
        },
        "cpu0.alu_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7442 ],
            "D": [ 7441 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 9164 ],
            "SUM": [ 7433 ],
            "I3": [ 9164 ],
            "I1": [ 7438 ],
            "I0": [ 7405 ],
            "COUT": [ 7437 ],
            "CIN": [ 7436 ]
          }
        },
        "cpu0.alu_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7434 ],
            "D": [ 7433 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.alu_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:151.1-153.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7431 ],
            "D": [ 7430 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7428 ],
            "D": [ 7426 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7424 ],
            "D": [ 7422 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7420 ],
            "D": [ 7418 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7415 ],
            "D": [ 7413 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7411 ],
            "D": [ 7410 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7408 ],
            "D": [ 7407 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7405 ],
            "D": [ 7404 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:134.1-139.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7402 ],
            "D": [ 7401 ],
            "CLK": [ 7363 ],
            "CE": [ 7365 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7367 ],
            "I0": [ 7399 ],
            "F": [ 7387 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7397 ],
            "I2": [ 7374 ],
            "I1": [ 7395 ],
            "I0": [ 7390 ],
            "F": [ 7380 ]
          }
        },
        "cpu0.a_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7387 ],
            "Q": [ 7382 ],
            "D": [ 7380 ],
            "CLK": [ 7363 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y19/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7378 ],
            "I0": [ 7377 ],
            "F": [ 7367 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7375 ],
            "I2": [ 7374 ],
            "I1": [ 7372 ],
            "I0": [ 7371 ],
            "F": [ 7364 ]
          }
        },
        "cpu0.a_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y19/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.1-245.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7367 ],
            "Q": [ 7365 ],
            "D": [ 7364 ],
            "CLK": [ 7363 ]
          }
        },
        "bus_viewer_out_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9165 ],
            "BOTTOM_IO_PORT_A": [ 9165 ],
            "O": [ 7361 ],
            "I": [ 7360 ]
          }
        },
        "bus_viewer_out_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7357 ],
            "I": [ 7356 ]
          }
        },
        "bus_viewer_out_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9165 ],
            "BOTTOM_IO_PORT_A": [ 9165 ],
            "O": [ 7353 ],
            "I": [ 7352 ]
          }
        },
        "bus_viewer_out_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9165 ],
            "BOTTOM_IO_PORT_A": [ 9165 ],
            "O": [ 7349 ],
            "I": [ 7348 ]
          }
        },
        "bus_viewer_out_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7345 ],
            "I": [ 7344 ]
          }
        },
        "bus_viewer_out_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9165 ],
            "BOTTOM_IO_PORT_A": [ 9165 ],
            "O": [ 7341 ],
            "I": [ 7340 ]
          }
        },
        "bus_viewer_out_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 9165 ],
            "BOTTOM_IO_PORT_A": [ 9165 ],
            "O": [ 7337 ],
            "I": [ 7336 ]
          }
        },
        "bus_viewer_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7333 ],
            "I": [ 7332 ]
          }
        },
        "btn.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7328 ],
            "I": [ 7319 ]
          }
        },
        "btn.PB_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.23-1.32",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7324 ],
            "I": [ 7318 ]
          }
        }
      },
      "netnames": {
        "cpu0.alu_DFF_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9206 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X14Y10/COUT0;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9203 ] ,
          "attributes": {
            "ROUTING": "X11Y10/COUT2;;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9202 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT0;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9201 ] ,
          "attributes": {
            "ROUTING": "X12Y12/COUT2;;1"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9200 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT0;;1"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9198 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9196 ] ,
          "attributes": {
            "ROUTING": "X12Y17/COUT0;;1"
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9195 ] ,
          "attributes": {
            "ROUTING": "X11Y16/COUT0;;1"
          }
        },
        "cpu0.step_limit_ALU_I0_2_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9194 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT0;;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9193 ] ,
          "attributes": {
            "ROUTING": "X18Y11/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9191 ] ,
          "attributes": {
            "ROUTING": "X18Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9190 ] ,
          "attributes": {
            "ROUTING": "X25Y13/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": "X20Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9188 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9185 ] ,
          "attributes": {
            "ROUTING": "X9Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9184 ] ,
          "attributes": {
            "ROUTING": "X11Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9182 ] ,
          "attributes": {
            "ROUTING": "X9Y15/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9181 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9179 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9178 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9176 ] ,
          "attributes": {
            "ROUTING": "X13Y15/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9175 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9173 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 9172 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X16Y15/COUT0;;1"
          }
        },
        "display[0]": {
          "hide_name": 0,
          "bits": [ 9148 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[1]": {
          "hide_name": 0,
          "bits": [ 9146 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[2]": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[3]": {
          "hide_name": 0,
          "bits": [ 9142 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[4]": {
          "hide_name": 0,
          "bits": [ 9140 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[5]": {
          "hide_name": 0,
          "bits": [ 9138 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[6]": {
          "hide_name": 0,
          "bits": [ 9136 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9128 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F6;;1;X19Y11/E260;X19Y11/E260/F6;1;X20Y11/SEL6;X20Y11/SEL6/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9127 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9126 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 9124 ] ,
          "attributes": {
            "ROUTING": "X20Y11/OF6;;1;X20Y11/E260;X20Y11/E260/OF6;1;X21Y11/N260;X21Y11/N260/E261;1;X21Y11/D4;X21Y11/D4/N260;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9120 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F4;;1;X21Y11/C7;X21Y11/C7/F4;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9119 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F7;;1;X19Y11/E100;X19Y11/E100/F7;1;X20Y11/E240;X20Y11/E240/E101;1;X21Y11/X07;X21Y11/X07/E241;1;X21Y11/B7;X21Y11/B7/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9118 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F7;;1;X18Y11/EW10;X18Y11/EW10/F7;1;X19Y11/E250;X19Y11/E250/E111;1;X21Y11/A7;X21Y11/A7/E252;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9115 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F3;;1;X21Y12/B5;X21Y12/B5/F3;1;X21Y12/XD5;X21Y12/XD5/B5;1"
          }
        },
        "disp.led_counter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9113 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F6;;1;X21Y12/X07;X21Y12/X07/F6;1;X21Y12/LSR2;X21Y12/LSR2/X07;1"
          }
        },
        "disp.led_counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9112 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F0;;1;X21Y12/D4;X21Y12/D4/F0;1;X21Y12/XD4;X21Y12/XD4/D4;1"
          }
        },
        "disp.display[0]": {
          "hide_name": 0,
          "bits": [ 9107 ] ,
          "attributes": {
            "ROUTING": "X40Y8/Q5;;1;X40Y8/N250;X40Y8/N250/Q5;1;X40Y6/N830;X40Y6/N830/N252;1;X40Y1/E250;X40Y1/E250/S838;1;X41Y1/N250;X41Y1/N250/E251;1;X41Y0/A0;X41Y0/A0/N251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9106 ] ,
          "attributes": {
            "ROUTING": "X40Y8/F2;;1;X40Y8/D5;X40Y8/D5/F2;1;X40Y8/XD5;X40Y8/XD5/D5;1"
          }
        },
        "disp.display[1]": {
          "hide_name": 0,
          "bits": [ 9103 ] ,
          "attributes": {
            "ROUTING": "X18Y19/Q2;;1;X18Y19/EW10;X18Y19/EW10/Q2;1;X17Y19/W250;X17Y19/W250/W111;1;X15Y19/W250;X15Y19/W250/W252;1;X14Y19/S250;X14Y19/S250/W251;1;X14Y21/S250;X14Y21/S250/S252;1;X14Y23/S250;X14Y23/S250/S252;1;X14Y25/S250;X14Y25/S250/S252;1;X14Y27/S250;X14Y27/S250/S252;1;X14Y28/A0;X14Y28/A0/S251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X18Y19/F3;;1;X18Y19/B2;X18Y19/B2/F3;1;X18Y19/XD2;X18Y19/XD2/B2;1"
          }
        },
        "disp.display[2]": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": "X40Y13/Q3;;1;X40Y13/EW10;X40Y13/EW10/Q3;1;X41Y13/E210;X41Y13/E210/E111;1;X43Y13/E210;X43Y13/E210/E212;1;X45Y13/E210;X45Y13/E210/E212;1;X46Y13/X02;X46Y13/X02/E211;1;X46Y13/A0;X46Y13/A0/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9098 ] ,
          "attributes": {
            "ROUTING": "X40Y13/F7;;1;X40Y13/A3;X40Y13/A3/F7;1;X40Y13/XD3;X40Y13/XD3/A3;1"
          }
        },
        "disp.display[3]": {
          "hide_name": 0,
          "bits": [ 9095 ] ,
          "attributes": {
            "ROUTING": "X40Y12/Q2;;1;X40Y12/E810;X40Y12/E810/Q2;1;X45Y12/E210;X45Y12/E210/W818;1;X46Y12/X02;X46Y12/X02/E211;1;X46Y12/A0;X46Y12/A0/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": "X40Y12/F3;;1;X40Y12/B2;X40Y12/B2/F3;1;X40Y12/XD2;X40Y12/XD2/B2;1"
          }
        },
        "disp.display[4]": {
          "hide_name": 0,
          "bits": [ 9091 ] ,
          "attributes": {
            "ROUTING": "X40Y8/Q3;;1;X40Y8/N230;X40Y8/N230/Q3;1;X40Y6/N230;X40Y6/N230/N232;1;X40Y4/N800;X40Y4/N800/N232;1;X40Y0/E200;X40Y0/E200/N804;1;X41Y0/D1;X41Y0/D1/E201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9090 ] ,
          "attributes": {
            "ROUTING": "X40Y8/F4;;1;X40Y8/C3;X40Y8/C3/F4;1;X40Y8/XD3;X40Y8/XD3/C3;1"
          }
        },
        "disp.display[5]": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": "X18Y19/Q0;;1;X18Y19/W800;X18Y19/W800/Q0;1;X14Y19/S200;X14Y19/S200/W804;1;X14Y21/S800;X14Y21/S800/S202;1;X14Y28/S200;X14Y28/S200/N808;1;X14Y28/D1;X14Y28/D1/N201;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9086 ] ,
          "attributes": {
            "ROUTING": "X18Y19/F6;;1;X18Y19/C0;X18Y19/C0/F6;1;X18Y19/XD0;X18Y19/XD0/C0;1"
          }
        },
        "disp.display[6]": {
          "hide_name": 0,
          "bits": [ 9084 ] ,
          "attributes": {
            "ROUTING": "X40Y19/Q3;;1;X40Y19/S100;X40Y19/S100/Q3;1;X40Y20/S800;X40Y20/S800/S101;1;X40Y24/E800;X40Y24/E800/S804;1;X45Y24/E100;X45Y24/E100/W808;1;X46Y24/N240;X46Y24/N240/E101;1;X46Y23/X03;X46Y23/X03/N241;1;X46Y23/A0;X46Y23/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9083 ] ,
          "attributes": {
            "ROUTING": "X40Y19/F4;;1;X40Y19/C3;X40Y19/C3/F4;1;X40Y19/XD3;X40Y19/XD3/C3;1"
          }
        },
        "disp.display_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9082 ] ,
          "attributes": {
            "ROUTING": "X40Y12/S240;X40Y12/S240/S242;1;X40Y13/X05;X40Y13/X05/S241;1;X40Y13/CE1;X40Y13/CE1/X05;1;X18Y19/CE0;X18Y19/CE0/S212;1;X40Y8/S210;X40Y8/S210/E212;1;X40Y10/S240;X40Y10/S240/S212;1;X40Y12/X07;X40Y12/X07/S242;1;X40Y12/CE1;X40Y12/CE1/X07;1;X40Y8/CE1;X40Y8/CE1/E212;1;X36Y11/S210;X36Y11/S210/S212;1;X36Y13/S810;X36Y13/S810/S212;1;X36Y17/E210;X36Y17/E210/S814;1;X38Y17/E210;X38Y17/E210/E212;1;X40Y17/S210;X40Y17/S210/E212;1;X40Y19/CE1;X40Y19/CE1/S212;1;X36Y8/E210;X36Y8/E210/F1;1;X38Y8/E210;X38Y8/E210/E212;1;X40Y8/CE2;X40Y8/CE2/E212;1;X36Y8/F1;;1;X36Y8/SN10;X36Y8/SN10/F1;1;X36Y9/S210;X36Y9/S210/S111;1;X36Y11/W210;X36Y11/W210/S212;1;X34Y11/W240;X34Y11/W240/W212;1;X32Y11/W250;X32Y11/W250/W242;1;X30Y11/W250;X30Y11/W250/W252;1;X28Y11/W250;X28Y11/W250/W252;1;X26Y11/W250;X26Y11/W250/W252;1;X24Y11/W200;X24Y11/W200/W252;1;X22Y11/W210;X22Y11/W210/W202;1;X20Y11/W240;X20Y11/W240/W212;1;X18Y11/S240;X18Y11/S240/W242;1;X18Y13/S250;X18Y13/S250/S242;1;X18Y15/S200;X18Y15/S200/S252;1;X18Y17/S210;X18Y17/S210/S202;1;X18Y19/CE1;X18Y19/CE1/S212;1"
          }
        },
        "disp.digit_select_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9079 ] ,
          "attributes": {
            "ROUTING": "X40Y11/F1;;1;X40Y11/N210;X40Y11/N210/F1;1;X40Y10/B3;X40Y10/B3/N211;1;X40Y10/XD3;X40Y10/XD3/B3;1"
          }
        },
        "disp.led_counter[0]": {
          "hide_name": 0,
          "bits": [ 9072 ] ,
          "attributes": {
            "ROUTING": "X21Y12/W130;X21Y12/W130/Q5;1;X21Y12/B6;X21Y12/B6/W130;1;X40Y10/A2;X40Y10/A2/N272;1;X40Y10/XD2;X40Y10/XD2/A2;1;X21Y12/N130;X21Y12/N130/Q5;1;X21Y12/A3;X21Y12/A3/N130;1;X17Y12/B1;X17Y12/B1/W211;1;X22Y12/E250;X22Y12/E250/E111;1;X24Y12/E830;X24Y12/E830/E252;1;X32Y12/E260;X32Y12/E260/E838;1;X34Y12/E260;X34Y12/E260/E262;1;X36Y12/E270;X36Y12/E270/E262;1;X38Y12/E270;X38Y12/E270/E272;1;X40Y12/N270;X40Y12/N270/E272;1;X40Y11/X04;X40Y11/X04/N271;1;X40Y11/B1;X40Y11/B1/X04;1;X21Y12/X04;X21Y12/X04/Q5;1;X21Y12/B0;X21Y12/B0/X04;1;X21Y12/Q5;;1;X21Y12/EW10;X21Y12/EW10/Q5;1;X20Y12/W210;X20Y12/W210/W111;1;X18Y12/W210;X18Y12/W210/W212;1;X16Y12/B5;X16Y12/B5/W212;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "hdlname": "disp led_counter"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9068 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9067 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9065 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9064 ] ,
          "attributes": {
            "ROUTING": "X21Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9062 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9061 ] ,
          "attributes": {
            "ROUTING": "X21Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9059 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9058 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9056 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9055 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9052 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9050 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9049 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9047 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9046 ] ,
          "attributes": {
            "ROUTING": "X20Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9044 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9043 ] ,
          "attributes": {
            "ROUTING": "X20Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9041 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9040 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9038 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9037 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9034 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9032 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9031 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9029 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9028 ] ,
          "attributes": {
            "ROUTING": "X19Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9026 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X19Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9023 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9020 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9019 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9016 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9014 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9013 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9011 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9010 ] ,
          "attributes": {
            "ROUTING": "X18Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9007 ] ,
          "attributes": {
            "ROUTING": "X18Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9005 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9004 ] ,
          "attributes": {
            "ROUTING": "X17Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 9002 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9001 ] ,
          "attributes": {
            "ROUTING": "X17Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8995 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": "X16Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8992 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F7;;1;X16Y15/S130;X16Y15/S130/F7;1;X16Y15/B3;X16Y15/B3/S130;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8990 ] ,
          "attributes": {
            "ROUTING": "X16Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8987 ] ,
          "attributes": {
            "ROUTING": "X16Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8984 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F7;;1;X16Y13/SN20;X16Y13/SN20/F7;1;X16Y14/S260;X16Y14/S260/S121;1;X16Y15/X03;X16Y15/X03/S261;1;X16Y15/B5;X16Y15/B5/X03;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8983 ] ,
          "attributes": {
            "ROUTING": "X16Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8981 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8980 ] ,
          "attributes": {
            "ROUTING": "X17Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8978 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8977 ] ,
          "attributes": {
            "ROUTING": "X17Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8975 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8974 ] ,
          "attributes": {
            "ROUTING": "X17Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8973 ] ,
          "attributes": {
            "ROUTING": "X17Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 8971 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F7;;1;X17Y15/S130;X17Y15/S130/F7;1;X17Y15/B2;X17Y15/B2/S130;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8969 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8967 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8963 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8960 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8957 ] ,
          "attributes": {
            "ROUTING": "X15Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8955 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X16Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8952 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8951 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8949 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8946 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8943 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8942 ] ,
          "attributes": {
            "ROUTING": "X16Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8940 ] ,
          "attributes": {
            "ROUTING": "X16Y15/E260;X16Y15/E260/N121;1;X17Y15/X03;X17Y15/X03/E261;1;X17Y15/A7;X17Y15/A7/X03;1;X16Y16/F4;;1;X16Y16/SN20;X16Y16/SN20/F4;1;X16Y15/A6;X16Y15/A6/N121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8935 ] ,
          "attributes": {
            "ROUTING": "X14Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8931 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8930 ] ,
          "attributes": {
            "ROUTING": "X14Y15/F6;;1;X14Y15/N100;X14Y15/N100/F6;1;X14Y15/A1;X14Y15/A1/N100;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8928 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8927 ] ,
          "attributes": {
            "ROUTING": "X14Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": "X14Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8924 ] ,
          "attributes": {
            "ROUTING": "X16Y14/EW10;X16Y14/EW10/F7;1;X17Y14/S210;X17Y14/S210/E111;1;X17Y15/B0;X17Y15/B0/S211;1;X16Y14/F7;;1;X16Y14/W130;X16Y14/W130/F7;1;X15Y14/S230;X15Y14/S230/W131;1;X15Y15/E230;X15Y15/E230/S231;1;X15Y15/C5;X15Y15/C5/E230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8922 ] ,
          "attributes": {
            "ROUTING": "X17Y15/EW10;X17Y15/EW10/F6;1;X16Y15/W250;X16Y15/W250/W111;1;X15Y15/X08;X15Y15/X08/W251;1;X15Y15/B5;X15Y15/B5/X08;1;X17Y15/F6;;1;X17Y15/S100;X17Y15/S100/F6;1;X17Y15/B1;X17Y15/B1/S100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8917 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F6;;1;X12Y15/N130;X12Y15/N130/F6;1;X12Y15/A2;X12Y15/A2/N130;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8914 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8913 ] ,
          "attributes": {
            "ROUTING": "X13Y15/E130;X13Y15/E130/F7;1;X14Y15/B6;X14Y15/B6/E131;1;X13Y15/F7;;1;X13Y15/W130;X13Y15/W130/F7;1;X12Y15/A1;X12Y15/A1/W131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8912 ] ,
          "attributes": {
            "ROUTING": "X12Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8910 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8908 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8907 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8905 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8904 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8902 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8901 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8899 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8898 ] ,
          "attributes": {
            "ROUTING": "X11Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8895 ] ,
          "attributes": {
            "ROUTING": "X12Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8894 ] ,
          "attributes": {
            "ROUTING": "X12Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8892 ] ,
          "attributes": {
            "ROUTING": "X12Y14/SN20;X12Y14/SN20/F7;1;X12Y15/B7;X12Y15/B7/S121;1;X12Y14/F7;;1;X12Y14/S130;X12Y14/S130/F7;1;X12Y15/A0;X12Y15/A0/S131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8890 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": "X14Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8887 ] ,
          "attributes": {
            "ROUTING": "X14Y15/A0;X14Y15/A0/E272;1;X12Y15/F7;;1;X12Y15/E270;X12Y15/E270/F7;1;X14Y15/E220;X14Y15/E220/E272;1;X15Y15/X05;X15Y15/X05/E221;1;X15Y15/B7;X15Y15/B7/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8884 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8882 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8881 ] ,
          "attributes": {
            "ROUTING": "X13Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8879 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8878 ] ,
          "attributes": {
            "ROUTING": "X13Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8875 ] ,
          "attributes": {
            "ROUTING": "X13Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8873 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8872 ] ,
          "attributes": {
            "ROUTING": "X14Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8871 ] ,
          "attributes": {
            "ROUTING": "X13Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8869 ] ,
          "attributes": {
            "ROUTING": "X13Y14/S100;X13Y14/S100/F7;1;X13Y15/A5;X13Y15/A5/S101;1;X13Y14/F7;;1;X13Y14/N130;X13Y14/N130/F7;1;X13Y13/E230;X13Y13/E230/N131;1;X14Y13/B3;X14Y13/B3/E231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8864 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8863 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8861 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8858 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F4;;1;X16Y13/X07;X16Y13/X07/F4;1;X16Y13/B6;X16Y13/B6/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8857 ] ,
          "attributes": {
            "ROUTING": "X16Y13/A4;X16Y13/A4/E111;1;X15Y13/F3;;1;X15Y13/EW10;X15Y13/EW10/F3;1;X16Y13/A6;X16Y13/A6/E111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8854 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F5;;1;X16Y13/W130;X16Y13/W130/F5;1;X16Y13/B7;X16Y13/B7/W130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X16Y13/A5;X16Y13/A5/E271;1;X14Y13/F3;;1;X14Y13/E130;X14Y13/E130/F3;1;X15Y13/E270;X15Y13/E270/E131;1;X16Y13/A7;X16Y13/A7/E271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8852 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8850 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F0;;1;X17Y13/EW10;X17Y13/EW10/F0;1;X16Y13/S250;X16Y13/S250/W111;1;X16Y14/B7;X16Y14/B7/S251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8849 ] ,
          "attributes": {
            "ROUTING": "X15Y14/E200;X15Y14/E200/N101;1;X17Y14/N200;X17Y14/N200/E202;1;X17Y13/X01;X17Y13/X01/N201;1;X17Y13/A0;X17Y13/A0/X01;1;X15Y15/F7;;1;X15Y15/N100;X15Y15/N100/F7;1;X15Y14/E240;X15Y14/E240/N101;1;X16Y14/X03;X16Y14/X03/E241;1;X16Y14/A7;X16Y14/A7/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8848 ] ,
          "attributes": {
            "ROUTING": "X17Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8846 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0[0]": {
          "hide_name": 0,
          "bits": [ 8845 ] ,
          "attributes": {
            "ROUTING": "X16Y15/E250;X16Y15/E250/S111;1;X17Y15/A6;X17Y15/A6/E251;1;X16Y14/F6;;1;X16Y14/SN10;X16Y14/SN10/F6;1;X16Y13/E250;X16Y13/E250/N111;1;X17Y13/A1;X17Y13/A1/E251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8842 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8841 ] ,
          "attributes": {
            "ROUTING": "X15Y15/W260;X15Y15/W260/W121;1;X14Y15/X07;X14Y15/X07/W261;1;X14Y15/A2;X14Y15/A2/X07;1;X16Y15/F6;;1;X16Y15/EW20;X16Y15/EW20/F6;1;X17Y15/N220;X17Y15/N220/E121;1;X17Y13/X07;X17Y13/X07/N222;1;X17Y13/A2;X17Y13/A2/X07;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8840 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8837 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8832 ] ,
          "attributes": {
            "ROUTING": "X23Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8830 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8829 ] ,
          "attributes": {
            "ROUTING": "X23Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8826 ] ,
          "attributes": {
            "ROUTING": "X23Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8824 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8823 ] ,
          "attributes": {
            "ROUTING": "X23Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8820 ] ,
          "attributes": {
            "ROUTING": "X24Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8817 ] ,
          "attributes": {
            "ROUTING": "X24Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8814 ] ,
          "attributes": {
            "ROUTING": "X24Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8812 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8811 ] ,
          "attributes": {
            "ROUTING": "X24Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": "X24Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8806 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": "X24Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8802 ] ,
          "attributes": {
            "ROUTING": "X25Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8800 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": "X25Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8797 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8796 ] ,
          "attributes": {
            "ROUTING": "X25Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8789 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8786 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8783 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8780 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8777 ] ,
          "attributes": {
            "ROUTING": "X10Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8774 ] ,
          "attributes": {
            "ROUTING": "X10Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8771 ] ,
          "attributes": {
            "ROUTING": "X10Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8769 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8768 ] ,
          "attributes": {
            "ROUTING": "X10Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8766 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8765 ] ,
          "attributes": {
            "ROUTING": "X10Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8762 ] ,
          "attributes": {
            "ROUTING": "X10Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8760 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8759 ] ,
          "attributes": {
            "ROUTING": "X11Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8755 ] ,
          "attributes": {
            "ROUTING": "X23Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X23Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8749 ] ,
          "attributes": {
            "ROUTING": "X22Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8746 ] ,
          "attributes": {
            "ROUTING": "X22Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8743 ] ,
          "attributes": {
            "ROUTING": "X22Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8740 ] ,
          "attributes": {
            "ROUTING": "X22Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8737 ] ,
          "attributes": {
            "ROUTING": "X22Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8734 ] ,
          "attributes": {
            "ROUTING": "X22Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8731 ] ,
          "attributes": {
            "ROUTING": "X21Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8728 ] ,
          "attributes": {
            "ROUTING": "X21Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8725 ] ,
          "attributes": {
            "ROUTING": "X21Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8722 ] ,
          "attributes": {
            "ROUTING": "X21Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8719 ] ,
          "attributes": {
            "ROUTING": "X21Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8716 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F6;;1;X19Y13/E130;X19Y13/E130/F6;1;X20Y13/B5;X20Y13/B5/E131;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8715 ] ,
          "attributes": {
            "ROUTING": "X21Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8710 ] ,
          "attributes": {
            "ROUTING": "X20Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8709 ] ,
          "attributes": {
            "ROUTING": "X20Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8704 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8701 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8698 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8695 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8692 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8689 ] ,
          "attributes": {
            "ROUTING": "X17Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8687 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8686 ] ,
          "attributes": {
            "ROUTING": "X18Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8683 ] ,
          "attributes": {
            "ROUTING": "X18Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8681 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8680 ] ,
          "attributes": {
            "ROUTING": "X18Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8677 ] ,
          "attributes": {
            "ROUTING": "X18Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8674 ] ,
          "attributes": {
            "ROUTING": "X18Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8671 ] ,
          "attributes": {
            "ROUTING": "X18Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8668 ] ,
          "attributes": {
            "ROUTING": "X19Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8665 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8662 ] ,
          "attributes": {
            "ROUTING": "X19Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8660 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F4;;1;X15Y13/S130;X15Y13/S130/F4;1;X15Y14/C6;X15Y14/C6/S131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8653 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8652 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8650 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8649 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8647 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8646 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8644 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8643 ] ,
          "attributes": {
            "ROUTING": "X12Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8641 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8640 ] ,
          "attributes": {
            "ROUTING": "X13Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8637 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8634 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8632 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8631 ] ,
          "attributes": {
            "ROUTING": "X13Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8627 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8625 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F5;;1;X11Y14/E250;X11Y14/E250/F5;1;X12Y14/N250;X12Y14/N250/E251;1;X12Y13/A1;X12Y13/A1/N251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8620 ] ,
          "attributes": {
            "ROUTING": "X11Y13/E240;X11Y13/E240/N101;1;X12Y13/X03;X12Y13/X03/E241;1;X12Y13/A0;X12Y13/A0/X03;1;X11Y14/F7;;1;X11Y14/N100;X11Y14/N100/F7;1;X11Y13/B6;X11Y13/B6/N101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8618 ] ,
          "attributes": {
            "ROUTING": "X12Y16/N230;X12Y16/N230/W231;1;X12Y15/W230;X12Y15/W230/N231;1;X11Y15/B6;X11Y15/B6/W231;1;X11Y14/X08;X11Y14/X08/N232;1;X11Y14/B4;X11Y14/B4/X08;1;X13Y16/F3;;1;X13Y16/W230;X13Y16/W230/F3;1;X11Y16/N230;X11Y16/N230/W232;1;X11Y14/X06;X11Y14/X06/N232;1;X11Y14/C6;X11Y14/C6/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8614 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8613 ] ,
          "attributes": {
            "ROUTING": "X9Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8611 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8610 ] ,
          "attributes": {
            "ROUTING": "X9Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8608 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8607 ] ,
          "attributes": {
            "ROUTING": "X9Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8605 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": "X9Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8602 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8601 ] ,
          "attributes": {
            "ROUTING": "X11Y14/B7;X11Y14/B7/W130;1;X11Y14/F4;;1;X11Y14/W130;X11Y14/W130/F4;1;X10Y14/S270;X10Y14/S270/W131;1;X10Y15/A0;X10Y15/A0/S271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8600 ] ,
          "attributes": {
            "ROUTING": "X10Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": "X11Y14/W100;X11Y14/W100/F6;1;X11Y14/B5;X11Y14/B5/W100;1;X11Y14/F6;;1;X11Y14/S130;X11Y14/S130/F6;1;X11Y15/W230;X11Y15/W230/S131;1;X10Y15/X02;X10Y15/X02/W231;1;X10Y15/A1;X10Y15/A1/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": "X10Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8594 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F6;;1;X11Y15/W130;X11Y15/W130/F6;1;X10Y15/A2;X10Y15/A2/W131;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8592 ] ,
          "attributes": {
            "ROUTING": "X10Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8589 ] ,
          "attributes": {
            "ROUTING": "X11Y14/C7;X11Y14/C7/X05;1;X11Y14/X05;X11Y14/X05/N261;1;X11Y14/C5;X11Y14/C5/X05;1;X10Y15/F2;;1;X10Y15/EW20;X10Y15/EW20/F2;1;X11Y15/N260;X11Y15/N260/E121;1;X11Y14/X03;X11Y14/X03/N261;1;X11Y14/B3;X11Y14/B3/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8586 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8584 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8583 ] ,
          "attributes": {
            "ROUTING": "X11Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8581 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8580 ] ,
          "attributes": {
            "ROUTING": "X11Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8578 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8577 ] ,
          "attributes": {
            "ROUTING": "X11Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8575 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8574 ] ,
          "attributes": {
            "ROUTING": "X12Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8573 ] ,
          "attributes": {
            "ROUTING": "X11Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": "X11Y13/C6;X11Y13/C6/W101;1;X12Y13/W100;X12Y13/W100/F1;1;X11Y13/C7;X11Y13/C7/W101;1;X12Y13/F1;;1;X12Y13/B7;X12Y13/B7/F1;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8568 ] ,
          "attributes": {
            "ROUTING": "X11Y14/N230;X11Y14/N230/F3;1;X11Y13/A5;X11Y13/A5/N231;1;X11Y14/F3;;1;X11Y14/SN10;X11Y14/SN10/F3;1;X11Y13/N250;X11Y13/N250/N111;1;X11Y13/B7;X11Y13/B7/N250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 8566 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F6;;1;X11Y13/W100;X11Y13/W100/F6;1;X10Y13/N200;X10Y13/N200/W101;1;X10Y13/A0;X10Y13/A0/N200;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8565 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8561 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8560 ] ,
          "attributes": {
            "ROUTING": "X9Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8558 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8557 ] ,
          "attributes": {
            "ROUTING": "X9Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8555 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_LUT3_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": "X12Y13/E130;X12Y13/E130/F7;1;X13Y13/E270;X13Y13/E270/E131;1;X14Y13/X04;X14Y13/X04/E271;1;X14Y13/B1;X14Y13/B1/X04;1;X12Y13/F7;;1;X12Y13/W130;X12Y13/W130/F7;1;X11Y13/W270;X11Y13/W270/W131;1;X9Y13/A4;X9Y13/A4/W272;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8553 ] ,
          "attributes": {
            "ROUTING": "X9Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8550 ] ,
          "attributes": {
            "ROUTING": "X10Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8549 ] ,
          "attributes": {
            "ROUTING": "X9Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8547 ] ,
          "attributes": {
            "ROUTING": "X13Y13/X02;X13Y13/X02/E211;1;X13Y13/C1;X13Y13/C1/X02;1;X14Y13/C1;X14Y13/C1/X02;1;X12Y13/E210;X12Y13/E210/E202;1;X14Y13/X02;X14Y13/X02/E212;1;X10Y13/F0;;1;X10Y13/E200;X10Y13/E200/F0;1;X12Y13/E200;X12Y13/E200/E202;1;X14Y13/X05;X14Y13/X05/E202;1;X14Y13/B0;X14Y13/B0/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8545 ] ,
          "attributes": {
            "ROUTING": "X11Y13/E130;X11Y13/E130/F7;1;X12Y13/E230;X12Y13/E230/E131;1;X13Y13/B1;X13Y13/B1/E231;1;X11Y13/F7;;1;X11Y13/W130;X11Y13/W130/F7;1;X10Y13/W270;X10Y13/W270/W131;1;X9Y13/A5;X9Y13/A5/W271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8543 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8542 ] ,
          "attributes": {
            "ROUTING": "X17Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8540 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8539 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8537 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8536 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8533 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8530 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8528 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8527 ] ,
          "attributes": {
            "ROUTING": "X16Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8524 ] ,
          "attributes": {
            "ROUTING": "X16Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8522 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8521 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8519 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8518 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8516 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8515 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8513 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8512 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8510 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8509 ] ,
          "attributes": {
            "ROUTING": "X15Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8507 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8506 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F1;;1;X13Y13/EW10;X13Y13/EW10/F1;1;X14Y13/S250;X14Y13/S250/E111;1;X14Y14/B5;X14Y14/B5/S251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8505 ] ,
          "attributes": {
            "ROUTING": "X15Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8503 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8501 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8500 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8498 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 8497 ] ,
          "attributes": {
            "ROUTING": "X14Y13/E200;X14Y13/E200/F0;1;X15Y13/X01;X15Y13/X01/E201;1;X15Y13/C1;X15Y13/C1/X01;1;X14Y13/F0;;1;X14Y13/SN10;X14Y13/SN10/F0;1;X14Y14/B3;X14Y14/B3/S111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8496 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8493 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": "X14Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8489 ] ,
          "attributes": {
            "ROUTING": "X15Y13/S260;X15Y13/S260/W261;1;X15Y13/D1;X15Y13/D1/S260;1;X15Y13/N260;X15Y13/N260/W261;1;X15Y13/D5;X15Y13/D5/N260;1;X19Y14/F3;;1;X19Y14/EW20;X19Y14/EW20/F3;1;X18Y14/N260;X18Y14/N260/W121;1;X18Y13/W260;X18Y13/W260/N261;1;X16Y13/W260;X16Y13/W260/W262;1;X15Y13/C4;X15Y13/C4/W261;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8487 ] ,
          "attributes": {
            "ROUTING": "X14Y13/EW20;X14Y13/EW20/F1;1;X15Y13/C5;X15Y13/C5/E121;1;X14Y13/E210;X14Y13/E210/F1;1;X15Y13/B4;X15Y13/B4/E211;1;X14Y13/F1;;1;X14Y13/S210;X14Y13/S210/F1;1;X14Y14/X08;X14Y14/X08/S211;1;X14Y14/B4;X14Y14/B4/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8485 ] ,
          "attributes": {
            "ROUTING": "X17Y13/B6;X17Y13/B6/X05;1;X19Y13/E100;X19Y13/E100/F7;1;X20Y13/N240;X20Y13/N240/E101;1;X20Y13/B4;X20Y13/B4/N240;1;X19Y13/F7;;1;X19Y13/W100;X19Y13/W100/F7;1;X18Y13/W200;X18Y13/W200/W101;1;X17Y13/X05;X17Y13/X05/W201;1;X17Y13/C4;X17Y13/C4/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8483 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F5;;1;X15Y13/E130;X15Y13/E130/F5;1;X16Y13/E230;X16Y13/E230/E131;1;X17Y13/B4;X17Y13/B4/E231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F5;;1;X15Y15/W100;X15Y15/W100/F5;1;X15Y15/D1;X15Y15/D1/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[2]": {
          "hide_name": 0,
          "bits": [ 8480 ] ,
          "attributes": {
            "ROUTING": "X14Y15/W210;X14Y15/W210/W202;1;X12Y15/B1;X12Y15/B1/W212;1;X16Y15/A7;X16Y15/A7/W200;1;X16Y15/W200;X16Y15/W200/S201;1;X14Y15/X05;X14Y15/X05/W202;1;X14Y15/B0;X14Y15/B0/X05;1;X16Y16/X07;X16Y16/X07/S202;1;X16Y16/B1;X16Y16/B1/X07;1;X16Y13/B5;X16Y13/B5/S251;1;X16Y15/X07;X16Y15/X07/S201;1;X16Y15/A4;X16Y15/A4/X07;1;X16Y16/X03;X16Y16/X03/S202;1;X16Y16/B3;X16Y16/B3/X03;1;X10Y14/B0;X10Y14/B0/W212;1;X16Y13/X04;X16Y13/X04/S251;1;X16Y13/B3;X16Y13/B3/X04;1;X16Y14/S200;X16Y14/S200/S252;1;X16Y15/E200;X16Y15/E200/S201;1;X16Y15/A2;X16Y15/A2/E200;1;X11Y14/S210;X11Y14/S210/W211;1;X11Y15/X08;X11Y15/X08/S211;1;X11Y15/B5;X11Y15/B5/X08;1;X13Y14/S200;X13Y14/S200/W201;1;X13Y15/X01;X13Y15/X01/S201;1;X13Y15/B4;X13Y15/B4/X01;1;X15Y14/S250;X15Y14/S250/W251;1;X15Y15/X04;X15Y15/X04/S251;1;X15Y15/C1;X15Y15/C1/X04;1;X16Y14/W250;X16Y14/W250/S252;1;X14Y14/W200;X14Y14/W200/W252;1;X12Y14/W210;X12Y14/W210/W202;1;X10Y14/B2;X10Y14/B2/W212;1;X16Y12/F5;;1;X16Y12/S250;X16Y12/S250/F5;1;X16Y14/B6;X16Y14/B6/S252;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[1]": {
          "hide_name": 0,
          "bits": [ 8479 ] ,
          "attributes": {
            "ROUTING": "X16Y15/X01;X16Y15/X01/S262;1;X16Y15/B4;X16Y15/B4/X01;1;X16Y13/F6;;1;X16Y13/S260;X16Y13/S260/F6;1;X16Y15/W260;X16Y15/W260/S262;1;X15Y15/X07;X15Y15/X07/W261;1;X15Y15/B1;X15Y15/B1/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[4]": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X21Y15/F3;;1;X21Y15/W800;X21Y15/W800/F3;1;X13Y15/E230;X13Y15/E230/W808;1;X15Y15/X06;X15Y15/X06/E232;1;X15Y15/SEL0;X15Y15/SEL0/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8475 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8471 ] ,
          "attributes": {
            "ROUTING": "X20Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8469 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X20Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X14Y15/EW20;X14Y15/EW20/F4;1;X15Y15/C7;X15Y15/C7/E121;1;X18Y13/X03;X18Y13/X03/E242;1;X18Y13/A6;X18Y13/A6/X03;1;X14Y13/C3;X14Y13/C3/N242;1;X16Y13/E240;X16Y13/E240/E242;1;X18Y13/E240;X18Y13/E240/E242;1;X19Y13/X07;X19Y13/X07/E241;1;X19Y13/A3;X19Y13/A3/X07;1;X14Y15/F4;;1;X14Y15/N240;X14Y15/N240/F4;1;X14Y13/E240;X14Y13/E240/N242;1;X15Y13/X03;X15Y13/X03/E241;1;X15Y13/B3;X15Y13/B3/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X11Y14/S100;X11Y14/S100/F0;1;X11Y15/E240;X11Y15/E240/S101;1;X13Y15/C7;X13Y15/C7/E242;1;X11Y14/EW20;X11Y14/EW20/F0;1;X12Y14/S220;X12Y14/S220/E121;1;X12Y15/X07;X12Y15/X07/S221;1;X12Y15/B6;X12Y15/B6/X07;1;X14Y14/E800;X14Y14/E800/E232;1;X18Y14/N230;X18Y14/N230/E804;1;X12Y14/E230;X12Y14/E230/E131;1;X18Y13/A7;X18Y13/A7/N231;1;X11Y14/E130;X11Y14/E130/F0;1;X12Y14/B7;X12Y14/B7/E131;1;X11Y14/F0;;1;X11Y14/N200;X11Y14/N200/F0;1;X11Y13/E200;X11Y13/E200/N201;1;X13Y13/E210;X13Y13/E210/E202;1;X15Y13/E240;X15Y13/E240/E212;1;X17Y13/E250;X17Y13/E250/E242;1;X19Y13/A6;X19Y13/A6/E252;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8457 ] ,
          "attributes": {
            "ROUTING": "X12Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X13Y14/S270;X13Y14/S270/W272;1;X13Y15/B5;X13Y15/B5/S271;1;X17Y13/B2;X17Y13/B2/S211;1;X12Y15/X05;X12Y15/X05/W221;1;X12Y15/B0;X12Y15/B0/X05;1;X16Y13/S210;X16Y13/S210/W211;1;X16Y15/S240;X16Y15/S240/S212;1;X16Y16/W240;X16Y16/W240/S241;1;X16Y16/B2;X16Y16/B2/W240;1;X17Y13/W210;X17Y13/W210/S211;1;X16Y13/B4;X16Y13/B4/W211;1;X17Y15/A0;X17Y15/A0/S272;1;X17Y12/S210;X17Y12/S210/F1;1;X17Y13/B1;X17Y13/B1/S211;1;X12Y15/B4;X12Y15/B4/X01;1;X11Y14/W220;X11Y14/W220/W272;1;X10Y14/X05;X10Y14/X05/W221;1;X10Y14/B1;X10Y14/B1/X05;1;X14Y15/B3;X14Y15/B3/X04;1;X17Y13/S270;X17Y13/S270/S131;1;X17Y15/A1;X17Y15/A1/S272;1;X15Y15/E270;X15Y15/E270/S272;1;X16Y15/A3;X16Y15/A3/E271;1;X14Y15/X04;X14Y15/X04/W271;1;X14Y15/B2;X14Y15/B2/X04;1;X10Y14/B5;X10Y14/B5/X08;1;X15Y14/W270;X15Y14/W270/S271;1;X13Y14/W270;X13Y14/W270/W272;1;X11Y14/W270;X11Y14/W270/W272;1;X10Y14/X08;X10Y14/X08/W271;1;X10Y14/B4;X10Y14/B4/X08;1;X17Y12/F1;;1;X17Y12/S130;X17Y12/S130/F1;1;X17Y13/W270;X17Y13/W270/S131;1;X15Y13/S270;X15Y13/S270/W272;1;X15Y15/W270;X15Y15/W270/S272;1;X13Y15/W220;X13Y15/W220/W272;1;X12Y15/X01;X12Y15/X01/W221;1;X12Y15/B3;X12Y15/B3/X01;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8453 ] ,
          "attributes": {
            "ROUTING": "X12Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X13Y15/N240;X13Y15/N240/E101;1;X13Y14/X05;X13Y14/X05/N241;1;X13Y14/B7;X13Y14/B7/X05;1;X17Y13/E240;X17Y13/E240/N242;1;X19Y13/X03;X19Y13/X03/E242;1;X19Y13/A7;X19Y13/A7/X03;1;X15Y15/E240;X15Y15/E240/E242;1;X17Y15/N240;X17Y15/N240/E242;1;X17Y13/X03;X17Y13/X03/N242;1;X17Y13/A7;X17Y13/A7/X03;1;X12Y15/X08;X12Y15/X08/F5;1;X12Y15/C7;X12Y15/C7/X08;1;X12Y15/F5;;1;X12Y15/E100;X12Y15/E100/F5;1;X13Y15/E240;X13Y15/E240/E101;1;X14Y15/C6;X14Y15/C6/E241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8447 ] ,
          "attributes": {
            "ROUTING": "X12Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8445 ] ,
          "attributes": {
            "ROUTING": "X19Y13/X01;X19Y13/X01/F0;1;X19Y13/B3;X19Y13/B3/X01;1;X19Y13/B6;X19Y13/B6/W130;1;X19Y13/F0;;1;X19Y13/W130;X19Y13/W130/F0;1;X19Y13/B7;X19Y13/B7/W130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8441 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F7;;1;X18Y13/A5;X18Y13/A5/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": "X19Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8437 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F7;;1;X17Y13/E270;X17Y13/E270/F7;1;X18Y13/A4;X18Y13/A4/E271;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X18Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8433 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F6;;1;X18Y13/X07;X18Y13/X07/F6;1;X18Y13/A3;X18Y13/A3/X07;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8432 ] ,
          "attributes": {
            "ROUTING": "X18Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8429 ] ,
          "attributes": {
            "ROUTING": "X19Y13/EW10;X19Y13/EW10/F5;1;X18Y13/N210;X18Y13/N210/W111;1;X18Y13/A2;X18Y13/A2/N210;1;X19Y13/F5;;1;X19Y13/E250;X19Y13/E250/F5;1;X20Y13/S250;X20Y13/S250/E251;1;X20Y13/B2;X20Y13/B2/S250;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X18Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8426 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8425 ] ,
          "attributes": {
            "ROUTING": "X18Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X18Y15/N200;X18Y15/N200/E201;1;X18Y13/X01;X18Y13/X01/N202;1;X18Y13/A1;X18Y13/A1/X01;1;X19Y15/N200;X19Y15/N200/E202;1;X19Y14/C7;X19Y14/C7/N201;1;X15Y15/OF0;;1;X15Y15/E200;X15Y15/E200/OF0;1;X17Y15/E200;X17Y15/E200/E202;1;X19Y15/E200;X19Y15/E200/E202;1;X20Y15/N200;X20Y15/N200/E201;1;X20Y13/X05;X20Y13/X05/N202;1;X20Y13/B1;X20Y13/B1/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[0]": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": "X18Y22/N100;X18Y22/N100/S818;1;X18Y21/N200;X18Y21/N200/N101;1;X18Y19/D3;X18Y19/D3/N202;1;X20Y14/S210;X20Y14/S210/E111;1;X20Y16/S210;X20Y16/S210/S212;1;X20Y18/S210;X20Y18/S210/S212;1;X20Y19/E210;X20Y19/E210/S211;1;X22Y19/E210;X22Y19/E210/E212;1;X24Y19/E210;X24Y19/E210/E212;1;X26Y19/E810;X26Y19/E810/E212;1;X34Y19/E820;X34Y19/E820/E818;1;X42Y19/W270;X42Y19/W270/E828;1;X40Y19/W270;X40Y19/W270/W272;1;X40Y19/D4;X40Y19/D4/W270;1;X20Y12/E250;X20Y12/E250/N252;1;X22Y12/E200;X22Y12/E200/E252;1;X24Y12/E800;X24Y12/E800/E202;1;X32Y12/E800;X32Y12/E800/E808;1;X40Y12/W130;X40Y12/W130/E808;1;X40Y12/D3;X40Y12/D3/W130;1;X20Y13/E250;X20Y13/E250/N251;1;X22Y13/E830;X22Y13/E830/E252;1;X30Y13/E250;X30Y13/E250/E838;1;X32Y13/E830;X32Y13/E830/E252;1;X40Y13/W260;X40Y13/W260/E838;1;X40Y13/D7;X40Y13/D7/W260;1;X18Y14/S810;X18Y14/S810/W111;1;X18Y22/N210;X18Y22/N210/S818;1;X18Y20/N240;X18Y20/N240/N212;1;X18Y19/D6;X18Y19/D6/N241;1;X36Y8/E220;X36Y8/E220/E818;1;X38Y8/E220;X38Y8/E220/E222;1;X40Y8/D4;X40Y8/D4/E222;1;X19Y14/Q4;;1;X19Y14/EW10;X19Y14/EW10/Q4;1;X20Y14/N250;X20Y14/N250/E111;1;X20Y12/N250;X20Y12/N250/N252;1;X20Y10/N200;X20Y10/N200/N252;1;X20Y8/E200;X20Y8/E200/N202;1;X22Y8/E200;X22Y8/E200/E202;1;X24Y8/E210;X24Y8/E210/E202;1;X26Y8/E210;X26Y8/E210/E212;1;X28Y8/E810;X28Y8/E810/E212;1;X36Y8/E820;X36Y8/E820/E818;1;X40Y8/S270;X40Y8/S270/E824;1;X40Y8/D2;X40Y8/D2/S270;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F7;;1;X19Y14/A4;X19Y14/A4/F7;1;X19Y14/XD4;X19Y14/XD4/A4;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8418 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F6;;1;X17Y13/SN20;X17Y13/SN20/F6;1;X17Y14/W260;X17Y14/W260/S121;1;X17Y14/D7;X17Y14/D7/W260;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8416 ] ,
          "attributes": {
            "ROUTING": "X17Y14/C7;X17Y14/C7/E262;1;X15Y14/F6;;1;X15Y14/E260;X15Y14/E260/F6;1;X17Y14/C6;X17Y14/C6/E262;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": "X17Y12/W250;X17Y12/W250/W242;1;X16Y12/A5;X16Y12/A5/W251;1;X17Y14/A7;X17Y14/A7/X03;1;X39Y12/E130;X39Y12/E130/E828;1;X40Y12/N230;X40Y12/N230/E131;1;X40Y11/X02;X40Y11/X02/N231;1;X40Y11/A1;X40Y11/A1/X02;1;X21Y12/E240;X21Y12/E240/Q4;1;X23Y12/E820;X23Y12/E820/E242;1;X31Y12/E820;X31Y12/E820/E828;1;X39Y12/E830;X39Y12/E830/E828;1;X43Y12/S260;X43Y12/S260/E834;1;X43Y13/C2;X43Y13/C2/S261;1;X43Y13/XD2;X43Y13/XD2/C2;1;X19Y12/S240;X19Y12/S240/W242;1;X19Y14/X07;X19Y14/X07/S242;1;X19Y14/B7;X19Y14/B7/X07;1;X17Y14/W240;X17Y14/W240/S242;1;X15Y14/X07;X15Y14/X07/W242;1;X15Y14/B6;X15Y14/B6/X07;1;X15Y13/S240;X15Y13/S240/W242;1;X15Y13/B1;X15Y13/B1/S240;1;X17Y12/X03;X17Y12/X03/W242;1;X17Y12/A1;X17Y12/A1/X03;1;X17Y14/X03;X17Y14/X03/S242;1;X17Y14/A6;X17Y14/A6/X03;1;X21Y12/W240;X21Y12/W240/Q4;1;X19Y12/W240;X19Y12/W240/W242;1;X17Y12/S240;X17Y12/S240/W242;1;X17Y13/W240;X17Y13/W240/S241;1;X15Y13/N240;X15Y13/N240/W242;1;X15Y13/B5;X15Y13/B5/N240;1;X21Y12/A0;X21Y12/A0/X03;1;X21Y12/Q4;;1;X21Y12/X03;X21Y12/X03/Q4;1;X21Y12/A6;X21Y12/A6/X03;1",
            "hdlname": "disp led_counter",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8408 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8407 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted[1]": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": "X19Y15/S230;X19Y15/S230/S131;1;X19Y17/S230;X19Y17/S230/S232;1;X19Y19/E230;X19Y19/E230/S232;1;X21Y19/E260;X21Y19/E260/E232;1;X23Y19/E270;X23Y19/E270/E262;1;X25Y19/E220;X25Y19/E220/E272;1;X27Y19/E220;X27Y19/E220/E222;1;X29Y19/E810;X29Y19/E810/E222;1;X37Y19/E210;X37Y19/E210/E818;1;X39Y19/E240;X39Y19/E240/E212;1;X40Y19/C4;X40Y19/C4/E241;1;X35Y13/E250;X35Y13/E250/N251;1;X37Y13/E250;X37Y13/E250/E252;1;X39Y13/E250;X39Y13/E250/E252;1;X40Y13/X08;X40Y13/X08/E251;1;X40Y13/C7;X40Y13/C7/X08;1;X40Y12/N200;X40Y12/N200/E201;1;X40Y10/N210;X40Y10/N210/N202;1;X40Y8/X04;X40Y8/X04/N212;1;X40Y8/C2;X40Y8/C2/X04;1;X37Y8/E200;X37Y8/E200/E202;1;X39Y8/E210;X39Y8/E210/E202;1;X40Y8/X06;X40Y8/X06/E211;1;X40Y8/C4;X40Y8/C4/X06;1;X35Y12/E250;X35Y12/E250/N252;1;X37Y12/E250;X37Y12/E250/E252;1;X39Y12/E200;X39Y12/E200/E252;1;X40Y12/X01;X40Y12/X01/E201;1;X40Y12/C3;X40Y12/C3/X01;1;X18Y19/C3;X18Y19/C3/S262;1;X19Y14/E830;X19Y14/E830/Q5;1;X27Y14/E830;X27Y14/E830/E838;1;X35Y14/N250;X35Y14/N250/E838;1;X35Y12/N200;X35Y12/N200/N252;1;X35Y10/N200;X35Y10/N200/N202;1;X35Y8/E200;X35Y8/E200/N202;1;X36Y8/X01;X36Y8/X01/E201;1;X36Y8/C1;X36Y8/C1/X01;1;X19Y14/Q5;;1;X19Y14/S130;X19Y14/S130/Q5;1;X19Y15/W230;X19Y15/W230/S131;1;X18Y15/S230;X18Y15/S230/W231;1;X18Y17/S260;X18Y17/S260/S232;1;X18Y19/X05;X18Y19/X05/S262;1;X18Y19/C6;X18Y19/C6/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X17Y14/OF6;;1;X17Y14/E260;X17Y14/E260/OF6;1;X19Y14/C5;X19Y14/C5/E262;1;X19Y14/XD5;X19Y14/XD5/C5;1"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X17Y13/D4;X17Y13/D4/E101;1;X17Y13/D5;X17Y13/D5/E101;1;X25Y13/F3;;1;X25Y13/EW10;X25Y13/EW10/F3;1;X24Y13/W810;X24Y13/W810/W111;1;X16Y13/E100;X16Y13/E100/W818;1;X17Y13/S200;X17Y13/S200/E101;1;X17Y14/X07;X17Y14/X07/S201;1;X17Y14/SEL6;X17Y14/SEL6/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X19Y13/E230;X19Y13/E230/F3;1;X20Y13/B3;X20Y13/B3/E231;1;X19Y13/F3;;1;X19Y13/N130;X19Y13/N130/F3;1;X19Y13/W240;X19Y13/W240/N130;1;X17Y13/C5;X17Y13/C5/W242;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F1;;1;X15Y13/E210;X15Y13/E210/F1;1;X17Y13/B5;X17Y13/B5/E212;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X17Y15/W240;X17Y15/W240/S241;1;X16Y15/C7;X16Y15/C7/W241;1;X16Y13/S200;X16Y13/S200/W101;1;X16Y14/C7;X16Y14/C7/S201;1;X17Y15/B7;X17Y15/B7/E240;1;X16Y13/C6;X16Y13/C6/W101;1;X17Y13/A6;X17Y13/A6/X06;1;X17Y13/A4;X17Y13/A4/X06;1;X17Y14/B6;X17Y14/B6/E240;1;X17Y13/E230;X17Y13/E230/F3;1;X19Y13/X06;X19Y13/X06/E232;1;X19Y13/A5;X19Y13/A5/X06;1;X17Y13/X06;X17Y13/X06/F3;1;X17Y13/A5;X17Y13/A5/X06;1;X17Y14/S240;X17Y14/S240/S101;1;X17Y15/E240;X17Y15/E240/S241;1;X17Y15/B6;X17Y15/B6/E240;1;X17Y13/S100;X17Y13/S100/F3;1;X17Y14/E240;X17Y14/E240/S101;1;X17Y14/B7;X17Y14/B7/E240;1;X17Y13/F3;;1;X17Y13/W100;X17Y13/W100/F3;1;X16Y13/C7;X16Y13/C7/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[2]": {
          "hide_name": 0,
          "bits": [ 8388 ] ,
          "attributes": {
            "ROUTING": "X40Y12/S210;X40Y12/S210/E818;1;X40Y13/W210;X40Y13/W210/S211;1;X39Y13/N210;X39Y13/N210/W211;1;X39Y12/E210;X39Y12/E210/N211;1;X40Y12/B3;X40Y12/B3/E211;1;X18Y19/X08;X18Y19/X08/N231;1;X18Y19/B6;X18Y19/B6/X08;1;X18Y12/S230;X18Y12/S230/Q3;1;X18Y14/S800;X18Y14/S800/S232;1;X18Y22/N230;X18Y22/N230/S808;1;X18Y20/N230;X18Y20/N230/N232;1;X18Y19/B3;X18Y19/B3/N231;1;X26Y12/E270;X26Y12/E270/E272;1;X28Y12/E270;X28Y12/E270/E272;1;X30Y12/E220;X30Y12/E220/E272;1;X32Y12/E810;X32Y12/E810/E222;1;X40Y8/B2;X40Y8/B2/X03;1;X40Y12/N220;X40Y12/N220/E818;1;X40Y10/N220;X40Y10/N220/N222;1;X40Y8/X03;X40Y8/X03/N222;1;X40Y8/B4;X40Y8/B4/X03;1;X26Y12/N270;X26Y12/N270/E272;1;X26Y10/E270;X26Y10/E270/N272;1;X28Y10/E220;X28Y10/E220/E272;1;X30Y10/E230;X30Y10/E230/E222;1;X32Y10/N230;X32Y10/N230/E232;1;X32Y8/E230;X32Y8/E230/N232;1;X34Y8/E230;X34Y8/E230/E232;1;X36Y8/B1;X36Y8/B1/E232;1;X26Y14/S220;X26Y14/S220/S272;1;X26Y16/S230;X26Y16/S230/S222;1;X26Y18/E230;X26Y18/E230/S232;1;X28Y18/E800;X28Y18/E800/E232;1;X36Y18/E800;X36Y18/E800/E808;1;X40Y18/S230;X40Y18/S230/E804;1;X40Y19/X08;X40Y19/X08/S231;1;X40Y19/B4;X40Y19/B4/X08;1;X18Y12/Q3;;1;X18Y12/E230;X18Y12/E230/Q3;1;X20Y12/E230;X20Y12/E230/E232;1;X22Y12/E260;X22Y12/E260/E232;1;X24Y12/E270;X24Y12/E270/E262;1;X26Y12/S270;X26Y12/S270/E272;1;X26Y13/E270;X26Y13/E270/S271;1;X28Y13/E270;X28Y13/E270/E272;1;X30Y13/E820;X30Y13/E820/E272;1;X38Y13/E240;X38Y13/E240/E828;1;X40Y13/E240;X40Y13/E240/E242;1;X40Y13/B7;X40Y13/B7/E240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F5;;1;X17Y13/E130;X17Y13/E130/F5;1;X18Y13/N270;X18Y13/N270/E131;1;X18Y12/A3;X18Y12/A3/N271;1;X18Y12/XD3;X18Y12/XD3/A3;1"
          }
        },
        "disp.digit_extracted[3]": {
          "hide_name": 0,
          "bits": [ 8385 ] ,
          "attributes": {
            "ROUTING": "X18Y19/E240;X18Y19/E240/S242;1;X20Y19/E250;X20Y19/E250/E242;1;X22Y19/E200;X22Y19/E200/E252;1;X24Y19/E800;X24Y19/E800/E202;1;X32Y19/E200;X32Y19/E200/E808;1;X34Y19/E200;X34Y19/E200/E202;1;X36Y19/E210;X36Y19/E210/E202;1;X38Y19/E240;X38Y19/E240/E212;1;X40Y19/X07;X40Y19/X07/E242;1;X40Y19/A4;X40Y19/A4/X07;1;X18Y13/E200;X18Y13/E200/E101;1;X20Y13/E200;X20Y13/E200/E202;1;X22Y13/E800;X22Y13/E800/E202;1;X30Y13/E800;X30Y13/E800/E808;1;X38Y13/E230;X38Y13/E230/E808;1;X40Y13/X06;X40Y13/X06/E232;1;X40Y13/A7;X40Y13/A7/X06;1;X36Y7/S270;X36Y7/S270/E272;1;X36Y8/A1;X36Y8/A1/S271;1;X18Y19/X03;X18Y19/X03/S242;1;X18Y19/A6;X18Y19/A6/X03;1;X17Y13/E100;X17Y13/E100/Q4;1;X18Y13/S200;X18Y13/S200/E101;1;X18Y15/S210;X18Y15/S210/S202;1;X18Y17/S240;X18Y17/S240/S212;1;X18Y19/X07;X18Y19/X07/S242;1;X18Y19/A3;X18Y19/A3/X07;1;X40Y8/X02;X40Y8/X02/S231;1;X40Y8/A2;X40Y8/A2/X02;1;X17Y12/E240;X17Y12/E240/N241;1;X19Y12/E250;X19Y12/E250/E242;1;X21Y12/E200;X21Y12/E200/E252;1;X23Y12/E800;X23Y12/E800/E202;1;X31Y12/E230;X31Y12/E230/E808;1;X33Y12/E230;X33Y12/E230/E232;1;X35Y12/E800;X35Y12/E800/E232;1;X43Y12/W230;X43Y12/W230/E808;1;X41Y12/W230;X41Y12/W230/W232;1;X40Y12/X02;X40Y12/X02/W231;1;X40Y12/A3;X40Y12/A3/X02;1;X17Y13/Q4;;1;X17Y13/N240;X17Y13/N240/Q4;1;X17Y11/N820;X17Y11/N820/N242;1;X17Y7/E820;X17Y7/E820/N824;1;X25Y7/E130;X25Y7/E130/E828;1;X26Y7/E270;X26Y7/E270/E131;1;X28Y7/E220;X28Y7/E220/E272;1;X30Y7/E230;X30Y7/E230/E222;1;X32Y7/E260;X32Y7/E260/E232;1;X34Y7/E270;X34Y7/E270/E262;1;X36Y7/E220;X36Y7/E220/E272;1;X38Y7/E230;X38Y7/E230/E222;1;X40Y7/S230;X40Y7/S230/E232;1;X40Y8/A4;X40Y8/A4/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8384 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F4;;1;X17Y13/XD4;X17Y13/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[9]": {
          "hide_name": 0,
          "bits": [ 8379 ] ,
          "attributes": {
            "ROUTING": "X19Y11/N130;X19Y11/N130/Q4;1;X19Y11/C6;X19Y11/C6/N130;1;X19Y11/Q4;;1;X19Y11/N240;X19Y11/N240/Q4;1;X19Y11/B4;X19Y11/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F4;;1;X19Y11/XD4;X19Y11/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X19Y11/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[10]": {
          "hide_name": 0,
          "bits": [ 8374 ] ,
          "attributes": {
            "ROUTING": "X19Y11/W100;X19Y11/W100/Q5;1;X19Y11/B5;X19Y11/B5/W100;1;X19Y11/B6;X19Y11/B6/N250;1;X19Y11/Q5;;1;X19Y11/N250;X19Y11/N250/Q5;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F5;;1;X19Y11/XD5;X19Y11/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8371 ] ,
          "attributes": {
            "ROUTING": "X20Y11/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[11]": {
          "hide_name": 0,
          "bits": [ 8369 ] ,
          "attributes": {
            "ROUTING": "X20Y11/X05;X20Y11/X05/Q0;1;X20Y11/B0;X20Y11/B0/X05;1;X20Y11/Q0;;1;X20Y11/W130;X20Y11/W130/Q0;1;X19Y11/A6;X19Y11/A6/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8368 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F0;;1;X20Y11/XD0;X20Y11/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8366 ] ,
          "attributes": {
            "ROUTING": "X20Y11/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[12]": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": "X20Y11/X02;X20Y11/X02/Q1;1;X20Y11/D7;X20Y11/D7/X02;1;X20Y11/Q1;;1;X20Y11/B1;X20Y11/B1/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8362 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F1;;1;X20Y11/XD1;X20Y11/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": "X20Y11/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[13]": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": "X20Y11/S130;X20Y11/S130/Q2;1;X20Y11/B2;X20Y11/B2/S130;1;X20Y11/Q2;;1;X20Y11/N130;X20Y11/N130/Q2;1;X20Y11/C7;X20Y11/C7/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F2;;1;X20Y11/XD2;X20Y11/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": "X20Y11/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[14]": {
          "hide_name": 0,
          "bits": [ 8352 ] ,
          "attributes": {
            "ROUTING": "X20Y12/N210;X20Y12/N210/Q1;1;X20Y11/B3;X20Y11/B3/N211;1;X20Y12/Q1;;1;X20Y12/N100;X20Y12/N100/Q1;1;X20Y11/B7;X20Y11/B7/N101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F3;;1;X20Y11/SN20;X20Y11/SN20/F3;1;X20Y12/D1;X20Y12/D1/S121;1;X20Y12/XD1;X20Y12/XD1/D1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": "X20Y11/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[15]": {
          "hide_name": 0,
          "bits": [ 8346 ] ,
          "attributes": {
            "ROUTING": "X20Y11/W100;X20Y11/W100/Q4;1;X20Y11/B4;X20Y11/B4/W100;1;X20Y11/Q4;;1;X20Y11/E130;X20Y11/E130/Q4;1;X20Y11/A7;X20Y11/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F4;;1;X20Y11/XD4;X20Y11/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": "X20Y11/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[16]": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X20Y11/E250;X20Y11/E250/Q5;1;X20Y11/B5;X20Y11/B5/E250;1;X20Y11/Q5;;1;X20Y11/EW20;X20Y11/EW20/Q5;1;X21Y11/C4;X21Y11/C4/E121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F5;;1;X20Y11/XD5;X20Y11/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8336 ] ,
          "attributes": {
            "ROUTING": "X21Y11/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8335 ] ,
          "attributes": {
            "ROUTING": "X21Y11/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F6;;1;X18Y12/C1;X18Y12/C1/F6;1;X18Y12/XD1;X18Y12/XD1/C1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8330 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_change_counter[0]": {
          "hide_name": 0,
          "bits": [ 8329 ] ,
          "attributes": {
            "ROUTING": "X18Y12/X06;X18Y12/X06/Q1;1;X18Y12/A6;X18Y12/A6/X06;1;X18Y11/D7;X18Y11/D7/N131;1;X18Y12/Q1;;1;X18Y12/N130;X18Y12/N130/Q1;1;X18Y11/B1;X18Y11/B1/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8327 ] ,
          "attributes": {
            "ROUTING": "X18Y11/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[1]": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": "X18Y11/S130;X18Y11/S130/Q2;1;X18Y11/B2;X18Y11/B2/S130;1;X18Y11/Q2;;1;X18Y11/N130;X18Y11/N130/Q2;1;X18Y11/C7;X18Y11/C7/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8324 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F2;;1;X18Y11/XD2;X18Y11/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X18Y11/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[2]": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": "X18Y11/W130;X18Y11/W130/Q3;1;X18Y11/B7;X18Y11/B7/W130;1;X18Y11/Q3;;1;X18Y11/B3;X18Y11/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F3;;1;X18Y11/XD3;X18Y11/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X18Y11/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[3]": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X18Y11/E130;X18Y11/E130/Q4;1;X18Y11/A7;X18Y11/A7/E130;1;X18Y11/Q4;;1;X18Y11/N240;X18Y11/N240/Q4;1;X18Y11/B4;X18Y11/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F4;;1;X18Y11/XD4;X18Y11/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X18Y11/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[4]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X18Y11/E250;X18Y11/E250/Q5;1;X18Y11/B5;X18Y11/B5/E250;1;X18Y11/Q5;;1;X18Y11/E100;X18Y11/E100/Q5;1;X19Y11/D7;X19Y11/D7/E101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8309 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F5;;1;X18Y11/XD5;X18Y11/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X19Y11/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[5]": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": "X19Y11/B0;X19Y11/B0/X05;1;X19Y11/Q0;;1;X19Y11/X05;X19Y11/X05/Q0;1;X19Y11/C7;X19Y11/C7/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F0;;1;X19Y11/XD0;X19Y11/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8302 ] ,
          "attributes": {
            "ROUTING": "X19Y11/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[6]": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": "X19Y11/B1;X19Y11/B1/Q1;1;X19Y11/Q1;;1;X19Y11/W130;X19Y11/W130/Q1;1;X19Y11/B7;X19Y11/B7/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F1;;1;X19Y11/XD1;X19Y11/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": "X19Y11/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[7]": {
          "hide_name": 0,
          "bits": [ 8295 ] ,
          "attributes": {
            "ROUTING": "X19Y11/X01;X19Y11/X01/Q2;1;X19Y11/A7;X19Y11/A7/X01;1;X19Y11/Q2;;1;X19Y11/S130;X19Y11/S130/Q2;1;X19Y11/B2;X19Y11/B2/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F2;;1;X19Y11/XD2;X19Y11/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X19Y11/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X19Y11/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[8]": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X19Y11/B3;X19Y11/B3/Q3;1;X19Y11/Q3;;1;X19Y11/X02;X19Y11/X02/Q3;1;X19Y11/D6;X19Y11/D6/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F3;;1;X19Y11/XD3;X19Y11/XD3/F3;1"
          }
        },
        "disp.digit_change_counter[17]": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X21Y11/W100;X21Y11/W100/Q0;1;X21Y11/B4;X21Y11/B4/W100;1;X21Y11/Q0;;1;X21Y11/X05;X21Y11/X05/Q0;1;X21Y11/B0;X21Y11/B0/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8284 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F0;;1;X21Y11/XD0;X21Y11/XD0/F0;1"
          }
        },
        "disp.led_counter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8282 ] ,
          "attributes": {
            "ROUTING": "X18Y11/LSR1;X18Y11/LSR1/X08;1;X21Y11/S270;X21Y11/S270/F7;1;X21Y12/X06;X21Y12/X06/S271;1;X21Y12/CE2;X21Y12/CE2/X06;1;X20Y11/LSR1;X20Y11/LSR1/X08;1;X21Y11/LSR0;X21Y11/LSR0/X08;1;X18Y11/S270;X18Y11/S270/W271;1;X18Y12/LSR0;X18Y12/LSR0/S271;1;X21Y11/X08;X21Y11/X08/F7;1;X21Y11/LSR1;X21Y11/LSR1/X08;1;X19Y11/LSR1;X19Y11/LSR1/X08;1;X20Y11/LSR0;X20Y11/LSR0/X08;1;X19Y11/LSR0;X19Y11/LSR0/X08;1;X19Y11/W270;X19Y11/W270/W272;1;X18Y11/X08;X18Y11/X08/W271;1;X18Y11/LSR2;X18Y11/LSR2/X08;1;X19Y11/X08;X19Y11/X08/W272;1;X19Y11/LSR2;X19Y11/LSR2/X08;1;X20Y11/X08;X20Y11/X08/W271;1;X20Y11/LSR2;X20Y11/LSR2/X08;1;X21Y11/F7;;1;X21Y11/W270;X21Y11/W270/F7;1;X20Y11/S270;X20Y11/S270/W271;1;X20Y12/LSR0;X20Y12/LSR0/S271;1"
          }
        },
        "disp.digit_change_counter[18]": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X21Y11/E100;X21Y11/E100/Q2;1;X21Y11/A4;X21Y11/A4/E100;1;X21Y11/Q2;;1;X21Y11/S100;X21Y11/S100/Q2;1;X21Y11/B1;X21Y11/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8279 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F1;;1;X21Y11/B2;X21Y11/B2/F1;1;X21Y11/XD2;X21Y11/XD2/B2;1"
          }
        },
        "digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8276 ] ,
          "attributes": {
            "ROUTING": "X40Y10/Q3;;1;X40Y10/N800;X40Y10/N800/Q3;1;X40Y2/N230;X40Y2/N230/N808;1;X40Y0/X08;X40Y0/X08/N232;1;X40Y0/D1;X40Y0/D1/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8274 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X40Y10/Q2;;1;X40Y10/SN20;X40Y10/SN20/Q2;1;X40Y9/N820;X40Y9/N820/N121;1;X40Y1/N130;X40Y1/N130/N828;1;X40Y0/N270;X40Y0/N270/N131;1;X40Y0/A0;X40Y0/A0/S271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X43Y13/Q2;;1;X43Y13/EW20;X43Y13/EW20/Q2;1;X44Y13/E220;X44Y13/E220/E121;1;X46Y13/D1;X46Y13/D1/E222;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[3]": {
          "hide_name": 0,
          "bits": [ 8268 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1_SET": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F6;;1;X11Y17/X07;X11Y17/X07/F6;1;X11Y17/LSR0;X11Y17/LSR0/X07;1"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X10Y19/F6;;1;X10Y19/N260;X10Y19/N260/F6;1;X10Y17/C0;X10Y17/C0/N262;1;X10Y17/XD0;X10Y17/XD0/C0;1"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8255 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 8252 ] ,
          "attributes": {
            "ROUTING": "X11Y17/W210;X11Y17/W210/F1;1;X10Y17/LSR0;X10Y17/LSR0/W211;1;X11Y17/F1;;1;X11Y17/X06;X11Y17/X06/F1;1;X11Y17/LSR1;X11Y17/LSR1/X06;1"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": "X11Y17/F2;;1;X11Y17/XD2;X11Y17/XD2/F2;1"
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8249 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8246 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_2_SUM": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[0]": {
          "hide_name": 0,
          "bits": [ 8243 ] ,
          "attributes": {
            "ROUTING": "X11Y17/Q0;;1;X11Y17/SN10;X11Y17/SN10/Q0;1;X11Y16/W250;X11Y16/W250/N111;1;X10Y16/A1;X10Y16/A1/W251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:27.10-27.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_1_SUM": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[1]": {
          "hide_name": 0,
          "bits": [ 8240 ] ,
          "attributes": {
            "ROUTING": "X11Y17/Q2;;1;X11Y17/W130;X11Y17/W130/Q2;1;X10Y17/N270;X10Y17/N270/W131;1;X10Y16/A2;X10Y16/A2/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:27.10-27.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_2_COUT": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8237 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[2]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X10Y17/Q0;;1;X10Y17/SN10;X10Y17/SN10/Q0;1;X10Y16/A3;X10Y16/A3/N111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:27.10-27.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_1_COUT": {
          "hide_name": 0,
          "bits": [ 8234 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8231 ] ,
          "attributes": {
            "ROUTING": "X11Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFS_Q_SET_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F1;;1;X11Y16/E130;X11Y16/E130/F1;1;X12Y16/S230;X12Y16/S230/E131;1;X12Y17/A7;X12Y17/A7/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.9-62.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8226 ] ,
          "attributes": {
            "ROUTING": "X13Y17/F5;;1;X13Y17/A2;X13Y17/A2/F5;1;X13Y17/XD2;X13Y17/XD2/A2;1"
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8222 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X12Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8218 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F2;;1;X12Y17/XD2;X12Y17/XD2/F2;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": "X12Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F3;;1;X12Y17/XD3;X12Y17/XD3/F3;1"
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8212 ] ,
          "attributes": {
            "ROUTING": "X12Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8210 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F4;;1;X12Y17/XD4;X12Y17/XD4/F4;1"
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X13Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": "X12Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.13-60.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": "X12Y17/F5;;1;X12Y17/XD5;X12Y17/XD5/F5;1"
          }
        },
        "cpu0.step_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X12Y17/LSR1;X12Y17/LSR1/X08;1;X13Y17/LSR1;X13Y17/LSR1/E271;1;X12Y17/E270;X12Y17/E270/F7;1;X13Y17/LSR2;X13Y17/LSR2/E271;1;X12Y17/F7;;1;X12Y17/X08;X12Y17/X08/F7;1;X12Y17/LSR2;X12Y17/LSR2/X08;1"
          }
        },
        "cpu0.step_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8202 ] ,
          "attributes": {
            "ROUTING": "X13Y17/F0;;1;X13Y17/D4;X13Y17/D4/F0;1;X13Y17/XD4;X13Y17/XD4/D4;1"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 8197 ] ,
          "attributes": {
            "ROUTING": "X10Y17/F4;;1;X10Y17/XD4;X10Y17/XD4/F4;1"
          }
        },
        "cpu0.ram_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8194 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F7;;1;X10Y15/N130;X10Y15/N130/F7;1;X10Y14/N270;X10Y14/N270/N131;1;X10Y13/LSR2;X10Y13/LSR2/N271;1"
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8191 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F7;;1;X8Y15/EW20;X8Y15/EW20/F7;1;X9Y15/S260;X9Y15/S260/E121;1;X9Y16/C1;X9Y16/C1/S261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO[3]": {
          "hide_name": 0,
          "bits": [ 8189 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F7;;1;X8Y16/N130;X8Y16/N130/F7;1;X8Y15/D7;X8Y15/D7/N131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F6;;1;X8Y15/S130;X8Y15/S130/F6;1;X8Y16/C6;X8Y16/C6/S131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3[3]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F0;;1;X6Y16/SN20;X6Y16/SN20/F0;1;X6Y15/E220;X6Y15/E220/N121;1;X8Y15/D6;X8Y15/D6/E222;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F2;;1;X8Y15/E100;X8Y15/E100/F2;1;X9Y15/S200;X9Y15/S200/E101;1;X9Y17/C6;X9Y17/C6/S202;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2[3]": {
          "hide_name": 0,
          "bits": [ 8179 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F5;;1;X8Y15/X08;X8Y15/X08/F5;1;X8Y15/D2;X8Y15/D2/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F6;;1;X9Y16/C3;X9Y16/C3/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1[3]": {
          "hide_name": 0,
          "bits": [ 8174 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F5;;1;X8Y16/E130;X8Y16/E130/F5;1;X9Y16/N270;X9Y16/N270/E131;1;X9Y16/D6;X9Y16/D6/N270;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO[0]": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F3;;1;X8Y14/S230;X8Y14/S230/F3;1;X8Y15/A7;X8Y15/A7/S231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F2;;1;X8Y14/EW10;X8Y14/EW10/F2;1;X9Y14/S210;X9Y14/S210/E111;1;X9Y16/A6;X9Y16/A6/S212;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F1;;1;X8Y14/S130;X8Y14/S130/F1;1;X8Y15/A2;X8Y15/A2/S131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F0;;1;X8Y14/S100;X8Y14/S100/F0;1;X8Y15/A6;X8Y15/A6/S101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8166 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F7;;1;X7Y16/S130;X7Y16/S130/F7;1;X7Y16/D6;X7Y16/D6/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8164 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F7;;1;X7Y15/S130;X7Y15/S130/F7;1;X7Y16/C6;X7Y16/C6/S131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F0;;1;X7Y15/S100;X7Y15/S100/F0;1;X7Y16/S240;X7Y16/S240/S101;1;X7Y17/C1;X7Y17/C1/S241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F2;;1;X7Y15/D0;X7Y15/D0/F2;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F7;;1;X7Y14/S100;X7Y14/S100/F7;1;X7Y15/C0;X7Y15/C0/S101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8154 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F6;;1;X6Y16/E100;X6Y16/E100/F6;1;X7Y16/S200;X7Y16/S200/E101;1;X7Y17/C5;X7Y17/C5/S201;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8152 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F7;;1;X6Y16/X04;X6Y16/X04/F7;1;X6Y16/D6;X6Y16/D6/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F7;;1;X6Y14/SN20;X6Y14/SN20/F7;1;X6Y15/S220;X6Y15/S220/S121;1;X6Y16/C6;X6Y16/C6/S221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": "X7Y15/F6;;1;X7Y15/C1;X7Y15/C1/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F1;;1;X6Y15/E130;X6Y15/E130/F1;1;X7Y15/N270;X7Y15/N270/E131;1;X7Y15/D6;X7Y15/D6/N270;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F6;;1;X7Y14/S130;X7Y14/S130/F6;1;X7Y15/C6;X7Y15/C6/S131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_in": {
          "hide_name": 0,
          "bits": [ 8137 ] ,
          "attributes": {
            "ROUTING": "X10Y13/W130;X10Y13/W130/Q4;1;X9Y13/S230;X9Y13/S230/W131;1;X9Y14/W230;X9Y14/W230/S231;1;X7Y14/X06;X7Y14/X06/W232;1;X7Y14/LSR2;X7Y14/LSR2/X06;1;X10Y13/Q4;;1;X10Y13/S240;X10Y13/S240/Q4;1;X10Y14/W240;X10Y14/W240/S241;1;X8Y14/X07;X8Y14/X07/W242;1;X8Y14/LSR2;X8Y14/LSR2/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:16.5-16.11",
            "hdlname": "cpu0 ram_in"
          }
        },
        "cpu0.ram.0.0_DO[0]": {
          "hide_name": 0,
          "bits": [ 8136 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F3;;1;X7Y14/S230;X7Y14/S230/F3;1;X7Y15/A7;X7Y15/A7/S231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F2;;1;X7Y14/E130;X7Y14/E130/F2;1;X7Y14/A6;X7Y14/A6/E130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 8134 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F1;;1;X7Y14/W130;X7Y14/W130/F1;1;X6Y14/A7;X6Y14/A7/W131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F0;;1;X7Y14/W200;X7Y14/W200/F0;1;X7Y14/A7;X7Y14/A7/W200;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X11Y17/A1;X11Y17/A1/F5;1;X11Y17/A4;X11Y17/A4/F5;1;X11Y17/F5;;1;X11Y17/N100;X11Y17/N100/F5;1;X11Y16/B7;X11Y16/B7/N101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8122 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8120 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F6;;1;X7Y16/S260;X7Y16/S260/F6;1;X7Y17/C0;X7Y17/C0/S261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out": {
          "hide_name": 0,
          "bits": [ 8112 ] ,
          "attributes": {
            "ROUTING": "X9Y16/B1;X9Y16/B1/N211;1;X7Y17/N210;X7Y17/N210/W212;1;X7Y15/B1;X7Y15/B1/N212;1;X9Y17/X08;X9Y17/X08/N212;1;X9Y17/B6;X9Y17/B6/X08;1;X9Y17/N210;X9Y17/N210/N212;1;X7Y17/B5;X7Y17/B5/W212;1;X9Y16/B3;X9Y16/B3/N211;1;X8Y17/N210;X8Y17/N210/W211;1;X8Y16/X08;X8Y16/X08/N211;1;X8Y16/B6;X8Y16/B6/X08;1;X7Y17/B0;X7Y17/B0/W212;1;X9Y19/Q1;;1;X9Y19/N210;X9Y19/N210/Q1;1;X9Y17/W210;X9Y17/W210/N212;1;X7Y17/B1;X7Y17/B1/W212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc_out"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[4]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X8Y17/SN20;X8Y17/SN20/Q5;1;X8Y16/A6;X8Y16/A6/N121;1;X8Y17/Q5;;1;X8Y17/E250;X8Y17/E250/Q5;1;X8Y17/B5;X8Y17/B5/E250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8104 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F5;;1;X8Y17/XD5;X8Y17/XD5/F5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8102 ] ,
          "attributes": {
            "ROUTING": "X9Y17/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[5]": {
          "hide_name": 0,
          "bits": [ 8100 ] ,
          "attributes": {
            "ROUTING": "X9Y17/S100;X9Y17/S100/Q0;1;X9Y17/B0;X9Y17/B0/S100;1;X9Y17/Q0;;1;X9Y17/E130;X9Y17/E130/Q0;1;X9Y17/A6;X9Y17/A6/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8098 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F0;;1;X9Y17/XD0;X9Y17/XD0/F0;1"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8096 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[6]": {
          "hide_name": 0,
          "bits": [ 8093 ] ,
          "attributes": {
            "ROUTING": "X9Y17/B1;X9Y17/B1/Q1;1;X9Y17/Q1;;1;X9Y17/N100;X9Y17/N100/Q1;1;X9Y16/E200;X9Y16/E200/N101;1;X9Y16/A3;X9Y16/A3/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8091 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F1;;1;X9Y17/XD1;X9Y17/XD1/F1;1"
          }
        },
        "cpu0.pc[7]": {
          "hide_name": 0,
          "bits": [ 8089 ] ,
          "attributes": {
            "ROUTING": "X9Y17/N130;X9Y17/N130/Q2;1;X9Y17/W240;X9Y17/W240/N130;1;X9Y17/B2;X9Y17/B2/W240;1;X9Y17/Q2;;1;X9Y17/SN10;X9Y17/SN10/Q2;1;X9Y16/A1;X9Y16/A1/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8087 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F2;;1;X9Y17/XD2;X9Y17/XD2/F2;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8085 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F4;;1;X8Y17/E130;X8Y17/E130/F4;1;X9Y17/B5;X9Y17/B5/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F6;;1;X6Y17/C0;X6Y17/C0/F6;1;X6Y17/XD0;X6Y17/XD0/C0;1"
          }
        },
        "cpu0.pc_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8079 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F2;;1;X7Y17/D4;X7Y17/D4/F2;1;X7Y17/XD4;X7Y17/XD4/D4;1"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc[0]": {
          "hide_name": 0,
          "bits": [ 8075 ] ,
          "attributes": {
            "ROUTING": "X6Y17/W130;X6Y17/W130/Q0;1;X6Y17/B6;X6Y17/B6/W130;1;X7Y17/E210;X7Y17/E210/E111;1;X8Y17/B1;X8Y17/B1/E211;1;X6Y17/Q0;;1;X6Y17/EW10;X6Y17/EW10/Q0;1;X7Y17/A1;X7Y17/A1/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2_F_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 8072 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F2;;1;X8Y17/W100;X8Y17/W100/F2;1;X7Y17/W240;X7Y17/W240/W101;1;X7Y17/B2;X7Y17/B2/W240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[1]": {
          "hide_name": 0,
          "bits": [ 8071 ] ,
          "attributes": {
            "ROUTING": "X7Y17/EW10;X7Y17/EW10/Q4;1;X8Y17/S250;X8Y17/S250/E111;1;X8Y17/B2;X8Y17/B2/S250;1;X7Y17/Q4;;1;X7Y17/X07;X7Y17/X07/Q4;1;X7Y17/A5;X7Y17/A5/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8066 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.15-87.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8064 ] ,
          "attributes": {
            "ROUTING": "X8Y17/F3;;1;X8Y17/EW10;X8Y17/EW10/F3;1;X7Y17/B7;X7Y17/B7/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8060 ] ,
          "attributes": {
            "ROUTING": "X7Y17/X05;X7Y17/X05/W221;1;X7Y17/A2;X7Y17/A2/X05;1;X7Y17/X01;X7Y17/X01/W221;1;X7Y17/A7;X7Y17/A7/X01;1;X9Y17/LSR0;X9Y17/LSR0/X05;1;X9Y17/X05;X9Y17/X05/W221;1;X9Y17/LSR1;X9Y17/LSR1/X05;1;X8Y17/W220;X8Y17/W220/W222;1;X6Y17/X01;X6Y17/X01/W222;1;X6Y17/A6;X6Y17/A6/X01;1;X6Y17/X05;X6Y17/X05/W222;1;X9Y17/A5;X9Y17/A5/X05;1;X6Y17/B1;X6Y17/B1/X05;1;X10Y17/Q2;;1;X10Y17/W220;X10Y17/W220/Q2;1;X8Y17/X05;X8Y17/X05/W222;1;X8Y17/LSR2;X8Y17/LSR2/X05;1",
            "hdlname": "cpu0 pc_in",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc[2]": {
          "hide_name": 0,
          "bits": [ 8057 ] ,
          "attributes": {
            "ROUTING": "X7Y17/E230;X7Y17/E230/Q3;1;X8Y17/B3;X8Y17/B3/E231;1;X7Y17/Q3;;1;X7Y17/N230;X7Y17/N230/Q3;1;X7Y15/X02;X7Y15/X02/N232;1;X7Y15/A1;X7Y15/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8055 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F7;;1;X7Y17/A3;X7Y17/A3/F7;1;X7Y17/XD3;X7Y17/XD3/A3;1"
          }
        },
        "cpu0.pc[3]": {
          "hide_name": 0,
          "bits": [ 8053 ] ,
          "attributes": {
            "ROUTING": "X9Y17/EW10;X9Y17/EW10/Q5;1;X8Y17/B4;X8Y17/B4/W111;1;X9Y17/Q5;;1;X9Y17/W250;X9Y17/W250/Q5;1;X7Y17/A0;X7Y17/A0/W252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 pc"
          }
        },
        "cpu0.pc_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8051 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F5;;1;X9Y17/XD5;X9Y17/XD5/F5;1"
          }
        },
        "cpu0.pc_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8050 ] ,
          "attributes": {
            "ROUTING": "X6Y17/X06;X6Y17/X06/F1;1;X6Y17/CE0;X6Y17/CE0/X06;1;X7Y17/CE1;X7Y17/CE1/E211;1;X8Y17/E210;X8Y17/E210/E212;1;X9Y17/CE2;X9Y17/CE2/E211;1;X6Y17/F1;;1;X6Y17/E210;X6Y17/E210/F1;1;X7Y17/CE2;X7Y17/CE2/E211;1"
          }
        },
        "signal[0]": {
          "hide_name": 0,
          "bits": [ 8048 ] ,
          "attributes": {
            "ROUTING": "X15Y15/S250;X15Y15/S250/S252;1;X15Y16/A1;X15Y16/A1/S251;1;X14Y14/B1;X14Y14/B1/E231;1;X13Y13/S250;X13Y13/S250/Q5;1;X13Y15/A1;X13Y15/A1/S252;1;X15Y15/E250;X15Y15/E250/S252;1;X16Y15/X04;X16Y15/X04/E251;1;X16Y15/B1;X16Y15/B1/X04;1;X10Y15/W270;X10Y15/W270/S272;1;X9Y15/A1;X9Y15/A1/W271;1;X13Y13/S130;X13Y13/S130/Q5;1;X13Y14/E230;X13Y14/E230/S131;1;X13Y14/W250;X13Y14/W250/S111;1;X11Y14/S250;X11Y14/S250/W252;1;X11Y15/A1;X11Y15/A1/S251;1;X10Y13/W220;X10Y13/W220/W272;1;X9Y13/X01;X9Y13/X01/W221;1;X9Y13/A1;X9Y13/A1/X01;1;X13Y13/W130;X13Y13/W130/Q5;1;X12Y13/W270;X12Y13/W270/W131;1;X11Y13/A1;X11Y13/A1/W271;1;X12Y14/S210;X12Y14/S210/W211;1;X12Y16/E210;X12Y16/E210/S212;1;X12Y16/A1;X12Y16/A1/E210;1;X13Y14/W210;X13Y14/W210/S111;1;X11Y14/W210;X11Y14/W210/W212;1;X9Y14/X02;X9Y14/X02/W212;1;X9Y14/A1;X9Y14/A1/X02;1;X13Y14/E810;X13Y14/E810/S111;1;X21Y14/W210;X21Y14/W210/E818;1;X19Y14/S210;X19Y14/S210/W212;1;X19Y14/A7;X19Y14/A7/S210;1;X15Y13/E200;X15Y13/E200/E252;1;X16Y13/X01;X16Y13/X01/E201;1;X16Y13/A1;X16Y13/A1/X01;1;X10Y13/S270;X10Y13/S270/W272;1;X13Y13/Q5;;1;X13Y13/SN10;X13Y13/SN10/Q5;1;X13Y13/E250;X13Y13/E250/Q5;1;X15Y13/S250;X15Y13/S250/E252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[1]": {
          "hide_name": 0,
          "bits": [ 8043 ] ,
          "attributes": {
            "ROUTING": "X13Y14/N200;X13Y14/N200/E201;1;X13Y13/E200;X13Y13/E200/N201;1;X15Y13/S200;X15Y13/S200/E202;1;X15Y13/A4;X15Y13/A4/S200;1;X12Y14/E200;X12Y14/E200/Q0;1;X14Y14/X01;X14Y14/X01/E202;1;X14Y14/B2;X14Y14/B2/X01;1;X12Y14/N200;X12Y14/N200/Q0;1;X12Y13/W200;X12Y13/W200/N201;1;X11Y13/X05;X11Y13/X05/W201;1;X11Y13/A2;X11Y13/A2/X05;1;X9Y13/X02;X9Y13/X02/N211;1;X9Y13/A2;X9Y13/A2/X02;1;X12Y15/W240;X12Y15/W240/S101;1;X11Y15/X07;X11Y15/X07/W241;1;X11Y15/A2;X11Y15/A2/X07;1;X12Y15/E240;X12Y15/E240/S101;1;X13Y15/X07;X13Y15/X07/E241;1;X13Y15/A2;X13Y15/A2/X07;1;X12Y14/S100;X12Y14/S100/Q0;1;X12Y15/S200;X12Y15/S200/S101;1;X12Y16/X07;X12Y16/X07/S201;1;X12Y16/A2;X12Y16/A2/X07;1;X16Y15/W230;X16Y15/W230/S231;1;X15Y15/X02;X15Y15/X02/W231;1;X15Y15/A1;X15Y15/A1/X02;1;X16Y13/X02;X16Y13/X02/N231;1;X16Y13/A2;X16Y13/A2/X02;1;X15Y13/S230;X15Y13/S230/W231;1;X15Y14/A6;X15Y14/A6/S231;1;X10Y14/W200;X10Y14/W200/W202;1;X9Y14/S200;X9Y14/S200/W201;1;X9Y15/X07;X9Y15/X07/S201;1;X9Y15/A2;X9Y15/A2/X07;1;X16Y16/W230;X16Y16/W230/S232;1;X15Y16/X02;X15Y16/X02/W231;1;X15Y16/A2;X15Y16/A2/X02;1;X15Y13/X02;X15Y13/X02/W231;1;X15Y13/A1;X15Y13/A1/X02;1;X12Y14/W200;X12Y14/W200/Q0;1;X10Y14/W210;X10Y14/W210/W202;1;X9Y14/N210;X9Y14/N210/W211;1;X9Y14/A2;X9Y14/A2/N210;1;X16Y14/N230;X16Y14/N230/E804;1;X16Y13/W230;X16Y13/W230/N231;1;X15Y13/X06;X15Y13/X06/W231;1;X15Y13/A5;X15Y13/A5/X06;1;X12Y14/Q0;;1;X12Y14/E800;X12Y14/E800/Q0;1;X16Y14/S230;X16Y14/S230/E804;1;X16Y15/B2;X16Y15/B2/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[2]": {
          "hide_name": 0,
          "bits": [ 8035 ] ,
          "attributes": {
            "ROUTING": "X12Y15/E200;X12Y15/E200/S201;1;X14Y15/E200;X14Y15/E200/E202;1;X15Y15/S200;X15Y15/S200/E201;1;X15Y15/A5;X15Y15/A5/S200;1;X9Y14/A3;X9Y14/A3/S251;1;X14Y13/A1;X14Y13/A1/X01;1;X9Y13/A3;X9Y13/A3/W251;1;X13Y15/E220;X13Y15/E220/S222;1;X15Y15/E220;X15Y15/E220/E222;1;X16Y15/X05;X16Y15/X05/E221;1;X16Y15/B7;X16Y15/B7/X05;1;X15Y13/E220;X15Y13/E220/E222;1;X16Y13/X05;X16Y13/X05/E221;1;X16Y13/A3;X16Y13/A3/X05;1;X12Y13/EW10;X12Y13/EW10/Q4;1;X13Y13/A1;X13Y13/A1/E111;1;X12Y13/S100;X12Y13/S100/Q4;1;X12Y14/S200;X12Y14/S200/S101;1;X12Y16/E200;X12Y16/E200/S202;1;X12Y16/A3;X12Y16/A3/E200;1;X10Y13/W250;X10Y13/W250/W242;1;X9Y13/S250;X9Y13/S250/W251;1;X9Y15/A3;X9Y15/A3/S252;1;X15Y13/S220;X15Y13/S220/E222;1;X15Y15/S220;X15Y15/S220/S222;1;X15Y16/X07;X15Y16/X07/S221;1;X15Y16/A3;X15Y16/A3/X07;1;X13Y13/E220;X13Y13/E220/E121;1;X14Y13/X01;X14Y13/X01/E221;1;X14Y13/A0;X14Y13/A0/X01;1;X12Y13/EW20;X12Y13/EW20/Q4;1;X13Y13/S220;X13Y13/S220/E121;1;X13Y15/X05;X13Y15/X05/S222;1;X13Y15/A3;X13Y15/A3/X05;1;X11Y13/S240;X11Y13/S240/W241;1;X11Y15/X05;X11Y15/X05/S242;1;X11Y15/A3;X11Y15/A3/X05;1;X12Y13/Q4;;1;X12Y13/W240;X12Y13/W240/Q4;1;X11Y13/X07;X11Y13/X07/W241;1;X11Y13/A3;X11Y13/A3/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[3]": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X15Y13/X07;X15Y13/X07/E242;1;X15Y13/A3;X15Y13/A3/X07;1;X15Y15/A7;X15Y15/A7/S210;1;X12Y13/A7;X12Y13/A7/S210;1;X9Y15/A4;X9Y15/A4/S212;1;X13Y15/E210;X13Y15/E210/S212;1;X15Y15/S210;X15Y15/S210/E212;1;X15Y16/A4;X15Y16/A4/S211;1;X9Y13/S210;X9Y13/S210/W111;1;X9Y14/A4;X9Y14/A4/S211;1;X11Y13/A7;X11Y13/A7/E111;1;X11Y13/A4;X11Y13/A4/E111;1;X13Y13/E240;X13Y13/E240/E212;1;X14Y13/X07;X14Y13/X07/E241;1;X14Y13/A3;X14Y13/A3/X07;1;X11Y13/S210;X11Y13/S210/E111;1;X11Y15/A4;X11Y15/A4/S212;1;X12Y13/S210;X12Y13/S210/E211;1;X12Y15/S210;X12Y15/S210/S212;1;X12Y16/A4;X12Y16/A4/S211;1;X11Y13/E210;X11Y13/E210/E111;1;X13Y13/S210;X13Y13/S210/E212;1;X13Y15/A4;X13Y15/A4/S212;1;X10Y13/Q2;;1;X10Y13/EW10;X10Y13/EW10/Q2;1;X11Y13/A6;X11Y13/A6/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[4]": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X13Y15/N230;X13Y15/N230/E231;1;X13Y14/A7;X13Y14/A7/N231;1;X11Y14/S230;X11Y14/S230/W231;1;X11Y15/A5;X11Y15/A5/S231;1;X12Y16/E230;X12Y16/E230/S232;1;X14Y16/E230;X14Y16/E230/E232;1;X15Y16/X06;X15Y16/X06/E231;1;X15Y16/A5;X15Y16/A5/X06;1;X11Y14/W200;X11Y14/W200/W101;1;X11Y14/A7;X11Y14/A7/W200;1;X12Y15/A7;X12Y15/A7/S231;1;X12Y15/E230;X12Y15/E230/S231;1;X14Y15/X06;X14Y15/X06/E232;1;X14Y15/A6;X14Y15/A6/X06;1;X12Y14/S230;X12Y14/S230/Q3;1;X12Y16/A5;X12Y16/A5/S232;1;X12Y14/W100;X12Y14/W100/Q3;1;X11Y14/S200;X11Y14/S200/W101;1;X11Y14/A5;X11Y14/A5/S200;1;X9Y14/S260;X9Y14/S260/W261;1;X9Y15/X05;X9Y15/X05/S261;1;X9Y15/A5;X9Y15/A5/X05;1;X10Y14/W260;X10Y14/W260/W232;1;X9Y14/X07;X9Y14/X07/W261;1;X9Y14/A5;X9Y14/A5/X07;1;X12Y14/Q3;;1;X12Y14/W230;X12Y14/W230/Q3;1;X11Y14/X02;X11Y14/X02/W231;1;X11Y14/A3;X11Y14/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[5]": {
          "hide_name": 0,
          "bits": [ 8010 ] ,
          "attributes": {
            "ROUTING": "X12Y14/W220;X12Y14/W220/Q2;1;X10Y14/X01;X10Y14/X01/W222;1;X10Y14/A0;X10Y14/A0/X01;1;X11Y14/A6;X11Y14/A6/W131;1;X12Y14/E130;X12Y14/E130/Q2;1;X12Y14/A7;X12Y14/A7/E130;1;X13Y15/S210;X13Y15/S210/E211;1;X13Y16/X02;X13Y16/X02/S211;1;X13Y16/A0;X13Y16/A0/X02;1;X12Y15/E210;X12Y15/E210/S111;1;X13Y15/X06;X13Y15/X06/E211;1;X13Y15/A7;X13Y15/A7/X06;1;X12Y14/W130;X12Y14/W130/Q2;1;X11Y14/A4;X11Y14/A4/W131;1;X12Y14/Q2;;1;X12Y14/SN10;X12Y14/SN10/Q2;1;X12Y15/E810;X12Y15/E810/S111;1;X16Y15/S210;X16Y15/S210/E814;1;X16Y16/E210;X16Y16/E210/S211;1;X16Y16/A0;X16Y16/A0/E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[6]": {
          "hide_name": 0,
          "bits": [ 8005 ] ,
          "attributes": {
            "ROUTING": "X16Y16/X02;X16Y16/X02/S212;1;X16Y16/A1;X16Y16/A1/X02;1;X13Y14/S250;X13Y14/S250/E111;1;X13Y15/B7;X13Y15/B7/S251;1;X13Y14/S210;X13Y14/S210/E111;1;X13Y16/E210;X13Y16/E210/S212;1;X13Y16/A1;X13Y16/A1/E210;1;X11Y14/W250;X11Y14/W250/W111;1;X10Y14/A1;X10Y14/A1/W251;1;X11Y14/B6;X11Y14/B6/W111;1;X12Y14/Q1;;1;X12Y14/EW10;X12Y14/EW10/Q1;1;X13Y14/E210;X13Y14/E210/E111;1;X15Y14/E210;X15Y14/E210/E212;1;X16Y14/S210;X16Y14/S210/E211;1;X16Y14/A6;X16Y14/A6/S210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[7]": {
          "hide_name": 0,
          "bits": [ 8001 ] ,
          "attributes": {
            "ROUTING": "X13Y14/SN20;X13Y14/SN20/Q0;1;X13Y15/S220;X13Y15/S220/S121;1;X13Y16/X07;X13Y16/X07/S221;1;X13Y16/A2;X13Y16/A2/X07;1;X13Y14/EW20;X13Y14/EW20/Q0;1;X12Y14/S260;X12Y14/S260/W121;1;X12Y15/X03;X12Y15/X03/S261;1;X12Y15/A6;X12Y15/A6/X03;1;X14Y14/S250;X14Y14/S250/E111;1;X14Y16/E250;X14Y16/E250/S252;1;X16Y16/A2;X16Y16/A2/E252;1;X13Y14/EW10;X13Y14/EW10/Q0;1;X12Y14/W250;X12Y14/W250/W111;1;X10Y14/A2;X10Y14/A2/W252;1;X13Y14/Q0;;1;X13Y14/S130;X13Y14/S130/Q0;1;X13Y15/W230;X13Y15/W230/S131;1;X11Y15/X06;X11Y15/X06/W232;1;X11Y15/A6;X11Y15/A6/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 7995 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 7994 ] ,
          "attributes": {
            "ROUTING": "X10Y16/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 7987 ] ,
          "attributes": {
            "ROUTING": "X12Y16/W210;X12Y16/W210/N111;1;X10Y16/B2;X10Y16/B2/W212;1;X11Y17/C7;X11Y17/C7/S230;1;X12Y17/S130;X12Y17/S130/Q2;1;X12Y17/B2;X12Y17/B2/S130;1;X10Y17/C1;X10Y17/C1/N220;1;X12Y17/SN10;X12Y17/SN10/Q2;1;X12Y16/C6;X12Y16/C6/N111;1;X12Y17/Q2;;1;X12Y17/W220;X12Y17/W220/Q2;1;X10Y17/N220;X10Y17/N220/W222;1;X12Y17/W130;X12Y17/W130/Q2;1;X11Y17/S230;X11Y17/S230/W131;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.10-58.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X10Y17/C6;X10Y17/C6/X08;1;X11Y17/F7;;1;X11Y17/W270;X11Y17/W270/F7;1;X10Y17/X08;X10Y17/X08/W271;1;X10Y17/C7;X10Y17/C7/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": "X12Y17/B3;X12Y17/B3/Q3;1;X10Y17/B6;X10Y17/B6/W232;1;X10Y17/B1;X10Y17/B1/W232;1;X10Y16/B3;X10Y16/B3/X03;1;X12Y17/N100;X12Y17/N100/Q3;1;X10Y16/X03;X10Y16/X03/W242;1;X12Y16/B6;X12Y16/B6/N101;1;X12Y17/Q3;;1;X12Y17/W230;X12Y17/W230/Q3;1;X12Y16/W240;X12Y16/W240/N101;1;X10Y17/B7;X10Y17/B7/W232;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.10-58.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7978 ] ,
          "attributes": {
            "ROUTING": "X12Y17/SN20;X12Y17/SN20/Q4;1;X12Y16/W220;X12Y16/W220/N121;1;X10Y16/X01;X10Y16/X01/W222;1;X10Y16/B4;X10Y16/B4/X01;1;X10Y17/A1;X10Y17/A1/X03;1;X10Y17/A7;X10Y17/A7/X03;1;X12Y17/W240;X12Y17/W240/Q4;1;X10Y17/X03;X10Y17/X03/W242;1;X10Y17/A6;X10Y17/A6/X03;1;X12Y16/X03;X12Y16/X03/N241;1;X12Y16/A6;X12Y16/A6/X03;1;X12Y17/Q4;;1;X12Y17/N240;X12Y17/N240/Q4;1;X12Y17/B4;X12Y17/B4/N240;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.10-58.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X11Y17/W240;X11Y17/W240/W101;1;X11Y17/B3;X11Y17/B3/W240;1;X12Y17/F6;;1;X12Y17/W100;X12Y17/W100/F6;1;X11Y17/W200;X11Y17/W200/W101;1;X10Y17/D1;X10Y17/D1/W201;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 7972 ] ,
          "attributes": {
            "ROUTING": "X12Y16/EW10;X12Y16/EW10/F6;1;X11Y16/S250;X11Y16/S250/W111;1;X11Y17/A3;X11Y17/A3/S251;1;X12Y16/F6;;1;X12Y16/S130;X12Y16/S130/F6;1;X12Y16/D7;X12Y16/D7/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.step[0]": {
          "hide_name": 0,
          "bits": [ 7971 ] ,
          "attributes": {
            "ROUTING": "X12Y17/W200;X12Y17/W200/W101;1;X11Y17/D7;X11Y17/D7/W201;1;X12Y17/N200;X12Y17/N200/W101;1;X12Y16/W200;X12Y16/W200/N201;1;X10Y16/X05;X10Y16/X05/W202;1;X10Y16/B1;X10Y16/B1/X05;1;X13Y17/W100;X13Y17/W100/Q2;1;X12Y17/C6;X12Y17/C6/W101;1;X13Y17/X05;X13Y17/X05/Q2;1;X13Y17/A5;X13Y17/A5/X05;1;X12Y17/N210;X12Y17/N210/W111;1;X12Y16/X08;X12Y16/X08/N211;1;X12Y16/C7;X12Y16/C7/X08;1;X13Y17/Q2;;1;X13Y17/EW10;X13Y17/EW10/Q2;1;X12Y17/B1;X12Y17/B1/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.10-58.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[4]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "ROUTING": "X12Y17/B6;X12Y17/B6/N250;1;X12Y17/N250;X12Y17/N250/Q5;1;X12Y16/B7;X12Y16/B7/N251;1;X10Y17/N250;X10Y17/N250/W252;1;X10Y16/B5;X10Y16/B5/N251;1;X12Y17/W250;X12Y17/W250/Q5;1;X11Y17/N250;X11Y17/N250/W251;1;X11Y17/B7;X11Y17/B7/N250;1;X12Y17/Q5;;1;X12Y17/E250;X12Y17/E250/Q5;1;X12Y17/B5;X12Y17/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.10-58.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[5]": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X12Y16/A7;X12Y16/A7/N231;1;X12Y17/A6;X12Y17/A6/W131;1;X13Y17/S100;X13Y17/S100/Q4;1;X13Y17/B0;X13Y17/B0/S100;1;X12Y17/W270;X12Y17/W270/W131;1;X11Y17/A7;X11Y17/A7/W271;1;X13Y17/Q4;;1;X13Y17/W130;X13Y17/W130/Q4;1;X12Y17/N230;X12Y17/N230/W131;1;X12Y16/W230;X12Y16/W230/N231;1;X11Y16/B0;X11Y16/B0/W231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:58.10-58.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7965 ] ,
          "attributes": {
            "ROUTING": "X12Y16/E130;X12Y16/E130/F7;1;X12Y16/W260;X12Y16/W260/E130;1;X11Y16/SEL4;X11Y16/SEL4/W261;1;X11Y16/W230;X11Y16/W230/W131;1;X10Y16/X06;X10Y16/X06/W231;1;X10Y16/SEL6;X10Y16/SEL6/X06;1;X12Y16/F7;;1;X12Y16/W130;X12Y16/W130/F7;1;X11Y16/A7;X11Y16/A7/W131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7963 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F5;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7960 ] ,
          "attributes": {
            "ROUTING": "X11Y17/SN20;X11Y17/SN20/F4;1;X11Y16/N260;X11Y16/N260/N121;1;X11Y14/X07;X11Y14/X07/N262;1;X11Y14/LSR1;X11Y14/LSR1/X07;1;X11Y17/F4;;1;X11Y17/S130;X11Y17/S130/F4;1;X11Y18/W270;X11Y18/W270/S131;1;X10Y18/N270;X10Y18/N270/W271;1;X10Y17/LSR1;X10Y17/LSR1/N271;1"
          }
        },
        "cpu0.output_in": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X10Y14/N250;X10Y14/N250/W111;1;X10Y13/X06;X10Y13/X06/N251;1;X10Y13/CE1;X10Y13/CE1/X06;1;X12Y14/CE0;X12Y14/CE0/X05;1;X13Y14/N220;X13Y14/N220/E222;1;X13Y13/X07;X13Y13/X07/N221;1;X13Y13/CE2;X13Y13/CE2/X07;1;X12Y14/E250;X12Y14/E250/E111;1;X13Y14/X08;X13Y14/X08/E251;1;X13Y14/CE0;X13Y14/CE0/X08;1;X11Y14/E220;X11Y14/E220/Q2;1;X12Y14/X05;X12Y14/X05/E221;1;X12Y14/CE1;X12Y14/CE1/X05;1;X11Y14/Q2;;1;X11Y14/EW10;X11Y14/EW10/Q2;1;X12Y14/N210;X12Y14/N210/E111;1;X12Y13/CE2;X12Y13/CE2/N211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.5-25.14",
            "hdlname": "cpu0 output_in"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[3]": {
          "hide_name": 0,
          "bits": [ 7957 ] ,
          "attributes": {
            "ROUTING": "X8Y14/D3;X8Y14/D3/E221;1;X8Y14/D1;X8Y14/D1/E221;1;X7Y14/D2;X7Y14/D2/S121;1;X8Y14/D2;X8Y14/D2/E221;1;X7Y14/D3;X7Y14/D3/S121;1;X7Y14/E220;X7Y14/E220/S121;1;X8Y14/D0;X8Y14/D0/E221;1;X7Y14/D1;X7Y14/D1/S121;1;X7Y13/Q5;;1;X7Y13/SN20;X7Y13/SN20/Q5;1;X7Y14/D0;X7Y14/D0/S121;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[2]": {
          "hide_name": 0,
          "bits": [ 7955 ] ,
          "attributes": {
            "ROUTING": "X8Y14/C3;X8Y14/C3/E241;1;X8Y14/C1;X8Y14/C1/E241;1;X8Y14/C2;X8Y14/C2/E241;1;X7Y14/C3;X7Y14/C3/S101;1;X7Y14/C0;X7Y14/C0/S101;1;X7Y14/C1;X7Y14/C1/S101;1;X7Y14/E240;X7Y14/E240/S101;1;X8Y14/C0;X8Y14/C0/E241;1;X7Y13/Q0;;1;X7Y13/S100;X7Y13/S100/Q0;1;X7Y14/C2;X7Y14/C2/S101;1"
          }
        },
        "cpu0.mar_in_LUT3_I1_2_F": {
          "hide_name": 0,
          "bits": [ 7953 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F6;;1;X7Y13/C0;X7Y13/C0/F6;1;X7Y13/XD0;X7Y13/XD0/C0;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[1]": {
          "hide_name": 0,
          "bits": [ 7951 ] ,
          "attributes": {
            "ROUTING": "X8Y14/B1;X8Y14/B1/S231;1;X8Y14/B3;X8Y14/B3/S231;1;X8Y14/B0;X8Y14/B0/S231;1;X7Y14/B1;X7Y14/B1/W231;1;X8Y14/B2;X8Y14/B2/S231;1;X7Y14/B0;X7Y14/B0/W231;1;X7Y14/B3;X7Y14/B3/W231;1;X8Y13/Q3;;1;X8Y13/S230;X8Y13/S230/Q3;1;X8Y14/W230;X8Y14/W230/S231;1;X7Y14/B2;X7Y14/B2/W231;1"
          }
        },
        "cpu0.mar_in_LUT3_I1_1_F": {
          "hide_name": 0,
          "bits": [ 7949 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F4;;1;X8Y13/C3;X8Y13/C3/F4;1;X8Y13/XD3;X8Y13/XD3/C3;1"
          }
        },
        "cpu0.mar_in_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F2;;1;X7Y13/D5;X7Y13/D5/F2;1;X7Y13/XD5;X7Y13/XD5/D5;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F_DFF_D_Q[0]": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E210;X7Y14/E210/S211;1;X8Y14/N210;X8Y14/N210/E211;1;X8Y14/A2;X8Y14/A2/N210;1;X8Y14/A0;X8Y14/A0/S251;1;X7Y14/A1;X7Y14/A1/X02;1;X7Y13/EW10;X7Y13/EW10/Q1;1;X8Y13/S250;X8Y13/S250/E111;1;X8Y14/A1;X8Y14/A1/S251;1;X8Y14/A3;X8Y14/A3/X05;1;X7Y14/A3;X7Y14/A3/X02;1;X7Y13/S210;X7Y13/S210/Q1;1;X7Y14/X02;X7Y14/X02/S211;1;X7Y14/A2;X7Y14/A2/X02;1;X7Y13/Q1;;1;X7Y13/E100;X7Y13/E100/Q1;1;X8Y13/S240;X8Y13/S240/E101;1;X7Y14/A0;X7Y14/A0/X02;1;X8Y14/X05;X8Y14/X05/S241;1"
          }
        },
        "cpu0.mar_in_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 7943 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F1;;1;X7Y13/XD1;X7Y13/XD1/F1;1"
          }
        },
        "cpu0.mar[0]": {
          "hide_name": 0,
          "bits": [ 7940 ] ,
          "attributes": {
            "ROUTING": "X7Y13/S130;X7Y13/S130/Q3;1;X7Y13/W250;X7Y13/W250/S130;1;X7Y13/B1;X7Y13/B1/W250;1;X7Y13/SN10;X7Y13/SN10/Q3;1;X7Y14/E250;X7Y14/E250/S111;1;X8Y14/A4;X8Y14/A4/E251;1;X7Y13/Q3;;1;X7Y13/S230;X7Y13/S230/Q3;1;X7Y14/A4;X7Y14/A4/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.10-98.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[1]": {
          "hide_name": 0,
          "bits": [ 7938 ] ,
          "attributes": {
            "ROUTING": "X8Y13/SN20;X8Y13/SN20/Q1;1;X8Y14/B4;X8Y14/B4/S121;1;X8Y13/S210;X8Y13/S210/Q1;1;X8Y14/W210;X8Y14/W210/S211;1;X7Y14/B4;X7Y14/B4/W211;1;X8Y13/Q1;;1;X8Y13/E100;X8Y13/E100/Q1;1;X8Y13/A4;X8Y13/A4/E100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.10-98.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[2]": {
          "hide_name": 0,
          "bits": [ 7936 ] ,
          "attributes": {
            "ROUTING": "X7Y15/N130;X7Y15/N130/Q1;1;X7Y14/E230;X7Y14/E230/N131;1;X7Y14/C4;X7Y14/C4/E230;1;X7Y13/X03;X7Y13/X03/N261;1;X7Y13/A6;X7Y13/A6/X03;1;X7Y14/E260;X7Y14/E260/N121;1;X8Y14/C4;X8Y14/C4/E261;1;X7Y15/Q1;;1;X7Y15/SN20;X7Y15/SN20/Q1;1;X7Y14/N260;X7Y14/N260/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[3]": {
          "hide_name": 0,
          "bits": [ 7933 ] ,
          "attributes": {
            "ROUTING": "X8Y13/SN10;X8Y13/SN10/Q5;1;X8Y14/D4;X8Y14/D4/S111;1;X7Y13/A2;X7Y13/A2/W251;1;X8Y13/Q5;;1;X8Y13/W250;X8Y13/W250/Q5;1;X7Y13/S250;X7Y13/S250/W251;1;X7Y14/X04;X7Y14/X04/S251;1;X7Y14/D4;X7Y14/D4/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:98.10-98.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar_in": {
          "hide_name": 0,
          "bits": [ 7932 ] ,
          "attributes": {
            "ROUTING": "X7Y13/X06;X7Y13/X06/N252;1;X7Y13/CE1;X7Y13/CE1/X06;1;X7Y13/B6;X7Y13/B6/N252;1;X8Y13/B4;X8Y13/B4/N252;1;X8Y13/CE2;X8Y13/CE2/X06;1;X7Y13/A1;X7Y13/A1/N252;1;X8Y15/N250;X8Y15/N250/N252;1;X8Y13/X06;X8Y13/X06/N252;1;X8Y13/CE0;X8Y13/CE0/X06;1;X7Y15/N250;X7Y15/N250/W251;1;X7Y13/X04;X7Y13/X04/N252;1;X7Y13/B2;X7Y13/B2/X04;1;X10Y17/Q5;;1;X10Y17/W250;X10Y17/W250/Q5;1;X8Y17/N250;X8Y17/N250/W252;1;X8Y15/W250;X8Y15/W250/N252;1;X7Y15/X08;X7Y15/X08/W251;1;X7Y15/CE0;X7Y15/CE0/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 mar_in"
          }
        },
        "cpu0.ram_out": {
          "hide_name": 0,
          "bits": [ 7929 ] ,
          "attributes": {
            "ROUTING": "X7Y14/W240;X7Y14/W240/S241;1;X6Y14/C7;X6Y14/C7/W241;1;X9Y17/N230;X9Y17/N230/W131;1;X9Y15/W230;X9Y15/W230/N232;1;X8Y15/B7;X8Y15/B7/W231;1;X6Y15/E240;X6Y15/E240/S242;1;X7Y15/C7;X7Y15/C7/E241;1;X10Y17/W130;X10Y17/W130/Q4;1;X9Y17/N270;X9Y17/N270/W131;1;X9Y16/B6;X9Y16/B6/N271;1;X9Y13/S240;X9Y13/S240/W241;1;X9Y14/W240;X9Y14/W240/S241;1;X8Y14/S240;X8Y14/S240/W241;1;X8Y15/W240;X8Y15/W240/S241;1;X8Y15/B2;X8Y15/B2/W240;1;X7Y14/C6;X7Y14/C6/X05;1;X6Y13/S240;X6Y13/S240/W242;1;X6Y15/X05;X6Y15/X05/S242;1;X6Y15/A5;X6Y15/A5/X05;1;X7Y15/E240;X7Y15/E240/S242;1;X8Y15/X07;X8Y15/X07/E241;1;X8Y15/B6;X8Y15/B6/X07;1;X10Y17/Q4;;1;X10Y17/N820;X10Y17/N820/Q4;1;X10Y13/W240;X10Y13/W240/N824;1;X8Y13/W240;X8Y13/W240/W242;1;X7Y13/S240;X7Y13/S240/W241;1;X7Y14/X05;X7Y14/X05/S241;1;X7Y14/C7;X7Y14/C7/X05;1",
            "hdlname": "cpu0 ram_out",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:17.5-17.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7920 ] ,
          "attributes": {
            "ROUTING": "X7Y15/D2;X7Y15/D2/E101;1;X6Y15/SN10;X6Y15/SN10/F5;1;X6Y16/D7;X6Y16/D7/S111;1;X6Y15/W100;X6Y15/W100/F5;1;X6Y15/D1;X6Y15/D1/W100;1;X6Y15/F5;;1;X6Y15/E100;X6Y15/E100/F5;1;X7Y15/S240;X7Y15/S240/E101;1;X7Y16/D7;X7Y16/D7/S241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F_I0_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 7918 ] ,
          "attributes": {
            "ROUTING": "X10Y16/N250;X10Y16/N250/W111;1;X10Y15/B5;X10Y15/B5/N251;1;X11Y16/F7;;1;X11Y16/EW10;X11Y16/EW10/F7;1;X10Y16/S210;X10Y16/S210/W111;1;X10Y17/A5;X10Y17/A5/S211;1;X10Y17/XD5;X10Y17/XD5/A5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F_I0_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 7917 ] ,
          "attributes": {
            "ROUTING": "X10Y15/A5;X10Y15/A5/N121;1;X10Y16/OF6;;1;X10Y16/SN20;X10Y16/SN20/OF6;1;X10Y17/D2;X10Y17/D2/S121;1;X10Y17/XD2;X10Y17/XD2/D2;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out": {
          "hide_name": 0,
          "bits": [ 7908 ] ,
          "attributes": {
            "ROUTING": "X8Y15/C2;X8Y15/C2/W241;1;X8Y15/C7;X8Y15/C7/W241;1;X6Y14/D7;X6Y14/D7/W222;1;X7Y15/W240;X7Y15/W240/W242;1;X6Y15/N240;X6Y15/N240/W241;1;X6Y15/B5;X6Y15/B5/N240;1;X7Y14/D7;X7Y14/D7/W221;1;X10Y14/W220;X10Y14/W220/N121;1;X8Y14/W220;X8Y14/W220/W222;1;X7Y14/D6;X7Y14/D6/W221;1;X10Y16/W260;X10Y16/W260/S121;1;X9Y16/C6;X9Y16/C6/W261;1;X9Y15/W240;X9Y15/W240/W101;1;X8Y15/C6;X8Y15/C6/W241;1;X10Y15/W100;X10Y15/W100/Q5;1;X10Y15/SN20;X10Y15/SN20/Q5;1;X10Y15/Q5;;1;X10Y15/W130;X10Y15/W130/Q5;1;X9Y15/W270;X9Y15/W270/W131;1;X7Y15/X04;X7Y15/X04/W272;1;X7Y15/D7;X7Y15/D7/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir_out"
          }
        },
        "cpu0.ir_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F5;;1;X10Y15/XD5;X10Y15/XD5/F5;1"
          }
        },
        "cpu0.ir[0]": {
          "hide_name": 0,
          "bits": [ 7903 ] ,
          "attributes": {
            "ROUTING": "X6Y14/Q0;;1;X6Y14/E130;X6Y14/E130/Q0;1;X7Y14/B7;X7Y14/B7/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[1]": {
          "hide_name": 0,
          "bits": [ 7900 ] ,
          "attributes": {
            "ROUTING": "X6Y14/Q3;;1;X6Y14/W130;X6Y14/W130/Q3;1;X6Y14/B7;X6Y14/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[2]": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": "X7Y15/Q5;;1;X7Y15/N100;X7Y15/N100/Q5;1;X7Y14/B6;X7Y14/B6/N101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[3]": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": "X7Y15/Q4;;1;X7Y15/X07;X7Y15/X07/Q4;1;X7Y15/B7;X7Y15/B7/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[3]": {
          "hide_name": 0,
          "bits": [ 7890 ] ,
          "attributes": {
            "ROUTING": "X11Y17/X01;X11Y17/X01/N202;1;X11Y17/C0;X11Y17/C0/X01;1;X10Y16/E200;X10Y16/E200/N201;1;X11Y16/D6;X11Y16/D6/E201;1;X10Y19/N200;X10Y19/N200/Q0;1;X10Y17/N200;X10Y17/N200/N202;1;X10Y16/X07;X10Y16/X07/N201;1;X10Y16/D7;X10Y16/D7/X07;1;X11Y16/X07;X11Y16/X07/N201;1;X11Y16/D5;X11Y16/D5/X07;1;X11Y17/D2;X11Y17/D2/N202;1;X10Y19/E200;X10Y19/E200/Q0;1;X11Y19/N200;X11Y19/N200/E201;1;X11Y17/N200;X11Y17/N200/N202;1;X11Y16/D2;X11Y16/D2/N201;1;X10Y19/Q0;;1;X10Y19/S130;X10Y19/S130/Q0;1;X10Y19/D6;X10Y19/D6/S130;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[2]": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": "X10Y19/X06;X10Y19/X06/Q3;1;X10Y19/C6;X10Y19/C6/X06;1;X11Y16/C6;X11Y16/C6/X06;1;X11Y17/N260;X11Y17/N260/N262;1;X11Y16/C2;X11Y16/C2/N261;1;X10Y17/E230;X10Y17/E230/N232;1;X11Y17/B0;X11Y17/B0/E231;1;X11Y17/N270;X11Y17/N270/N262;1;X11Y16/X06;X11Y16/X06/N271;1;X11Y16/C5;X11Y16/C5/X06;1;X10Y19/N230;X10Y19/N230/Q3;1;X10Y17/N230;X10Y17/N230/N232;1;X10Y16/X08;X10Y16/X08/N231;1;X10Y16/C7;X10Y16/C7/X08;1;X10Y19/Q3;;1;X10Y19/EW20;X10Y19/EW20/Q3;1;X11Y19/N260;X11Y19/N260/E121;1;X11Y17/C2;X11Y17/C2/N262;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 7881 ] ,
          "attributes": {
            "ROUTING": "X11Y18/N270;X11Y18/N270/N131;1;X11Y16/W270;X11Y16/W270/N272;1;X10Y16/A7;X10Y16/A7/W271;1;X11Y19/W130;X11Y19/W130/Q5;1;X10Y19/A6;X10Y19/A6/W131;1;X11Y16/A5;X11Y16/A5/N232;1;X11Y17/A2;X11Y17/A2/X02;1;X11Y16/X02;X11Y16/X02/N232;1;X11Y16/A2;X11Y16/A2/X02;1;X11Y17/X02;X11Y17/X02/N231;1;X11Y17/A0;X11Y17/A0/X02;1;X11Y19/Q5;;1;X11Y19/N130;X11Y19/N130/Q5;1;X11Y18/N230;X11Y18/N230/N131;1;X11Y16/A6;X11Y16/A6/N232;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_in": {
          "hide_name": 0,
          "bits": [ 7879 ] ,
          "attributes": {
            "ROUTING": "X8Y17/W260;X8Y17/W260/W232;1;X6Y17/X03;X6Y17/X03/W262;1;X6Y17/A1;X6Y17/A1/X03;1;X10Y19/CE1;X10Y19/CE1/X07;1;X10Y16/N260;X10Y16/N260/N232;1;X10Y15/W260;X10Y15/W260/N261;1;X8Y15/W260;X8Y15/W260/W262;1;X6Y15/N260;X6Y15/N260/W262;1;X6Y14/X05;X6Y14/X05/N261;1;X6Y14/CE0;X6Y14/CE0/X05;1;X11Y19/CE2;X11Y19/CE2/X07;1;X9Y17/CE0;X9Y17/CE0/X06;1;X10Y18/N230;X10Y18/N230/N131;1;X10Y17/W230;X10Y17/W230/N231;1;X9Y17/X06;X9Y17/X06/W231;1;X9Y17/CE1;X9Y17/CE1/X06;1;X6Y16/N200;X6Y16/N200/N252;1;X6Y14/X07;X6Y14/X07/N202;1;X6Y14/CE1;X6Y14/CE1/X07;1;X10Y19/X07;X10Y19/X07/Q4;1;X10Y19/CE0;X10Y19/CE0/X07;1;X6Y17/E250;X6Y17/E250/N251;1;X8Y17/X08;X8Y17/X08/E252;1;X8Y17/CE2;X8Y17/CE2/X08;1;X10Y19/N130;X10Y19/N130/Q4;1;X10Y18/W830;X10Y18/W830/N131;1;X6Y18/N250;X6Y18/N250/W834;1;X6Y16/E250;X6Y16/E250/N252;1;X7Y16/N250;X7Y16/N250/E251;1;X7Y15/X06;X7Y15/X06/N251;1;X7Y15/CE2;X7Y15/CE2/X06;1;X10Y19/Q4;;1;X10Y19/E240;X10Y19/E240/Q4;1;X11Y19/X07;X11Y19/X07/E241;1;X11Y19/CE0;X11Y19/CE0/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:14.5-14.11",
            "hdlname": "cpu0 pc_add"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7876 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X8Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7855 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": "X9Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": "X10Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7820 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7819 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": "X11Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": "X11Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7801 ] ,
          "attributes": {
            "ROUTING": "X11Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7799 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": "X11Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X11Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7792 ] ,
          "attributes": {
            "ROUTING": "X11Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7789 ] ,
          "attributes": {
            "ROUTING": "X12Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": "X12Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X12Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F7;;1;X11Y11/X08;X11Y11/X08/F7;1;X11Y11/C5;X11Y11/C5/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F0;;1;X11Y11/X01;X11Y11/X01/F0;1;X11Y11/B5;X11Y11/B5/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F6;;1;X11Y11/X07;X11Y11/X07/F6;1;X11Y11/A5;X11Y11/A5/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F5;;1;X11Y11/E100;X11Y11/E100/F5;1;X11Y11/C1;X11Y11/C1/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F3;;1;X12Y12/SN10;X12Y12/SN10/F3;1;X12Y11/W210;X12Y11/W210/N111;1;X11Y11/B1;X11Y11/B1/W211;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:53.17-53.44|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F3;;1;X11Y11/N100;X11Y11/N100/F3;1;X11Y11/A1;X11Y11/A1/N100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.cpu_clk_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F1;;1;X11Y11/B2;X11Y11/B2/F1;1;X11Y11/XD2;X11Y11/XD2/B2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7763 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F5;;1;X17Y10/XD5;X17Y10/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X18Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F0;;1;X18Y10/XD0;X18Y10/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F1;;1;X18Y10/XD1;X18Y10/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F2;;1;X18Y10/XD2;X18Y10/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7747 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F3;;1;X18Y10/XD3;X18Y10/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7743 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F4;;1;X18Y10/XD4;X18Y10/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F6;;1;X7Y11/C0;X7Y11/C0/F6;1;X7Y11/XD0;X7Y11/XD0/C0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F3;;1;X11Y10/E130;X11Y10/E130/F3;1;X11Y10/A7;X11Y10/A7/E130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X11Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X11Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X11Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[27]": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X11Y10/S200;X11Y10/S200/W201;1;X11Y12/X01;X11Y12/X01/S202;1;X11Y12/B4;X11Y12/B4/X01;1;X18Y10/W240;X18Y10/W240/Q4;1;X16Y10/W250;X16Y10/W250/W242;1;X14Y10/W200;X14Y10/W200/W252;1;X12Y10/W200;X12Y10/W200/W202;1;X10Y10/X01;X10Y10/X01/W202;1;X10Y10/B4;X10Y10/B4/X01;1;X18Y10/Q4;;1;X18Y10/N240;X18Y10/N240/Q4;1;X18Y10/B4;X18Y10/B4/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[26]": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": "X11Y11/W240;X11Y11/W240/S241;1;X10Y11/N240;X10Y11/N240/W241;1;X10Y10/W240;X10Y10/W240/N241;1;X10Y10/B3;X10Y10/B3/W240;1;X18Y10/W800;X18Y10/W800/Q3;1;X10Y10/E100;X10Y10/E100/W808;1;X11Y10/S240;X11Y10/S240/E101;1;X11Y12/X03;X11Y12/X03/S242;1;X11Y12/B3;X11Y12/B3/X03;1;X18Y10/B3;X18Y10/B3/Q3;1;X18Y10/Q3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7717 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[25]": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": "X11Y10/S250;X11Y10/S250/W252;1;X11Y12/S250;X11Y12/S250/S252;1;X11Y12/B2;X11Y12/B2/S250;1;X18Y10/W100;X18Y10/W100/Q2;1;X17Y10/W240;X17Y10/W240/W101;1;X15Y10/W250;X15Y10/W250/W242;1;X13Y10/W250;X13Y10/W250/W252;1;X11Y10/W250;X11Y10/W250/W252;1;X10Y10/S250;X10Y10/S250/W251;1;X10Y10/B2;X10Y10/B2/S250;1;X18Y10/B2;X18Y10/B2/S130;1;X18Y10/S130;X18Y10/S130/Q2;1;X18Y10/Q2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[24]": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X18Y10/B1;X18Y10/B1/Q1;1;X10Y12/E240;X10Y12/E240/S242;1;X11Y12/S240;X11Y12/S240/E241;1;X11Y12/B1;X11Y12/B1/S240;1;X18Y10/Q1;;1;X18Y10/EW10;X18Y10/EW10/Q1;1;X17Y10/W810;X17Y10/W810/W111;1;X9Y10/E100;X9Y10/E100/W818;1;X10Y10/S240;X10Y10/S240/E101;1;X10Y10/B1;X10Y10/B1/S240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7709 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7707 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[23]": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X11Y10/S210;X11Y10/S210/W211;1;X11Y12/B0;X11Y12/B0/S212;1;X18Y10/W200;X18Y10/W200/Q0;1;X16Y10/W200;X16Y10/W200/W202;1;X14Y10/W210;X14Y10/W210/W202;1;X12Y10/W210;X12Y10/W210/W212;1;X10Y10/B0;X10Y10/B0/W212;1;X18Y10/Q0;;1;X18Y10/S100;X18Y10/S100/Q0;1;X18Y10/B0;X18Y10/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7705 ] ,
          "attributes": {
            "ROUTING": "X10Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[22]": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": "X17Y10/W100;X17Y10/W100/Q5;1;X17Y10/B5;X17Y10/B5/W100;1;X9Y10/S240;X9Y10/S240/E241;1;X9Y12/E240;X9Y12/E240/S242;1;X10Y12/N240;X10Y12/N240/E241;1;X10Y12/B5;X10Y12/B5/N240;1;X17Y10/Q5;;1;X17Y10/EW20;X17Y10/EW20/Q5;1;X16Y10/W820;X16Y10/W820/W121;1;X8Y10/E240;X8Y10/E240/W828;1;X9Y10/N240;X9Y10/N240/E241;1;X9Y10/B5;X9Y10/B5/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X10Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7698 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7692 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X9Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X9Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7677 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7674 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7668 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X8Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7659 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7647 ] ,
          "attributes": {
            "ROUTING": "X7Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7645 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:49.9-49.34|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F2;;1;X6Y10/S100;X6Y10/S100/F2;1;X6Y11/E200;X6Y11/E200/S101;1;X7Y11/D5;X7Y11/D5/E201;1;X7Y11/XD5;X7Y11/XD5/D5;1"
          }
        },
        "cpu0.clk_counter[28]": {
          "hide_name": 0,
          "bits": [ 7632 ] ,
          "attributes": {
            "ROUTING": "X17Y10/W830;X17Y10/W830/W131;1;X9Y10/E130;X9Y10/E130/W838;1;X10Y10/B5;X10Y10/B5/E131;1;X18Y10/W130;X18Y10/W130/Q5;1;X17Y10/S230;X17Y10/S230/W131;1;X17Y12/W230;X17Y12/W230/S232;1;X15Y12/W260;X15Y12/W260/W232;1;X13Y12/W270;X13Y12/W270/W262;1;X11Y12/X08;X11Y12/X08/W272;1;X11Y12/B5;X11Y12/B5/X08;1;X18Y10/Q5;;1;X18Y10/E250;X18Y10/E250/Q5;1;X18Y10/B5;X18Y10/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F5;;1;X18Y10/XD5;X18Y10/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X19Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[0]": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X7Y11/W130;X7Y11/W130/Q0;1;X6Y11/N230;X6Y11/N230/W131;1;X6Y10/B1;X6Y10/B1/N231;1;X7Y11/X01;X7Y11/X01/Q0;1;X7Y11/A6;X7Y11/A6/X01;1;X7Y10/E210;X7Y10/E210/N111;1;X9Y10/E810;X9Y10/E810/E212;1;X17Y10/W210;X17Y10/W210/E818;1;X15Y10/W210;X15Y10/W210/W212;1;X14Y10/B1;X14Y10/B1/W211;1;X7Y11/Q0;;1;X7Y11/SN10;X7Y11/SN10/Q0;1;X7Y12/B1;X7Y12/B1/S111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.clk_counter[1]": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X7Y11/SN20;X7Y11/SN20/Q5;1;X7Y10/W220;X7Y10/W220/N121;1;X6Y10/X01;X6Y10/X01/W221;1;X6Y10/B2;X6Y10/B2/X01;1;X7Y11/S250;X7Y11/S250/Q5;1;X7Y12/X04;X7Y12/X04/S251;1;X7Y12/B2;X7Y12/B2/X04;1;X7Y11/Q5;;1;X7Y11/E130;X7Y11/E130/Q5;1;X8Y11/E270;X8Y11/E270/E131;1;X10Y11/E820;X10Y11/E820/E272;1;X14Y11/N240;X14Y11/N240/E824;1;X14Y10/X03;X14Y10/X03/N241;1;X14Y10/B2;X14Y10/B2/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": "X14Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7620 ] ,
          "attributes": {
            "ROUTING": "X14Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[2]": {
          "hide_name": 0,
          "bits": [ 7618 ] ,
          "attributes": {
            "ROUTING": "X14Y10/B3;X14Y10/B3/Q3;1;X7Y10/S230;X7Y10/S230/E231;1;X7Y12/B3;X7Y12/B3/S232;1;X14Y10/Q3;;1;X14Y10/W800;X14Y10/W800/Q3;1;X6Y10/E230;X6Y10/E230/W808;1;X7Y10/N230;X7Y10/N230/E231;1;X7Y9/W230;X7Y9/W230/N231;1;X6Y9/S230;X6Y9/S230/W231;1;X6Y10/B3;X6Y10/B3/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F3;;1;X14Y10/XD3;X14Y10/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7615 ] ,
          "attributes": {
            "ROUTING": "X14Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[3]": {
          "hide_name": 0,
          "bits": [ 7613 ] ,
          "attributes": {
            "ROUTING": "X7Y10/S260;X7Y10/S260/W262;1;X7Y12/X03;X7Y12/X03/S262;1;X7Y12/B4;X7Y12/B4/X03;1;X14Y10/N240;X14Y10/N240/Q4;1;X14Y10/B4;X14Y10/B4/N240;1;X14Y10/Q4;;1;X14Y10/EW20;X14Y10/EW20/Q4;1;X13Y10/W260;X13Y10/W260/W121;1;X11Y10/W260;X11Y10/W260/W262;1;X9Y10/W260;X9Y10/W260/W262;1;X7Y10/W260;X7Y10/W260/W262;1;X6Y10/X03;X6Y10/X03/W261;1;X6Y10/B4;X6Y10/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F4;;1;X14Y10/XD4;X14Y10/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7610 ] ,
          "attributes": {
            "ROUTING": "X14Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[4]": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": "X13Y10/W800;X13Y10/W800/W101;1;X5Y10/E100;X5Y10/E100/W808;1;X6Y10/N240;X6Y10/N240/E101;1;X6Y10/B5;X6Y10/B5/N240;1;X14Y10/W100;X14Y10/W100/Q5;1;X14Y10/B5;X14Y10/B5/W100;1;X14Y10/Q5;;1;X14Y10/S100;X14Y10/S100/Q5;1;X14Y11/W200;X14Y11/W200/S101;1;X12Y11/S200;X12Y11/S200/W202;1;X12Y12/W200;X12Y12/W200/S201;1;X10Y12/W200;X10Y12/W200/W202;1;X8Y12/W210;X8Y12/W210/W202;1;X7Y12/B5;X7Y12/B5/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F5;;1;X14Y10/XD5;X14Y10/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": "X15Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[5]": {
          "hide_name": 0,
          "bits": [ 7603 ] ,
          "attributes": {
            "ROUTING": "X12Y10/S270;X12Y10/S270/W272;1;X12Y11/W270;X12Y11/W270/S271;1;X11Y11/X04;X11Y11/X04/W271;1;X11Y11/B0;X11Y11/B0/X04;1;X15Y10/W130;X15Y10/W130/Q0;1;X14Y10/W270;X14Y10/W270/W131;1;X12Y10/W820;X12Y10/W820/W272;1;X4Y10/E240;X4Y10/E240/W828;1;X6Y10/E250;X6Y10/E250/E242;1;X7Y10/X04;X7Y10/X04/E251;1;X7Y10/B0;X7Y10/B0/X04;1;X15Y11/S240;X15Y11/S240/S101;1;X15Y12/W240;X15Y12/W240/S241;1;X13Y12/W820;X13Y12/W820/W242;1;X5Y12/E130;X5Y12/E130/W828;1;X6Y12/E230;X6Y12/E230/E131;1;X8Y12/B0;X8Y12/B0/E232;1;X15Y10/Q0;;1;X15Y10/S100;X15Y10/S100/Q0;1;X15Y10/B0;X15Y10/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F0;;1;X15Y10/XD0;X15Y10/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7600 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[6]": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X7Y11/N260;X7Y11/N260/W262;1;X7Y10/X05;X7Y10/X05/N261;1;X7Y10/B1;X7Y10/B1/X05;1;X15Y10/B1;X15Y10/B1/Q1;1;X11Y11/X02;X11Y11/X02/W232;1;X11Y11/A0;X11Y11/A0/X02;1;X15Y10/Q1;;1;X15Y10/S130;X15Y10/S130/Q1;1;X15Y11/W230;X15Y11/W230/S131;1;X13Y11/W230;X13Y11/W230/W232;1;X11Y11/W260;X11Y11/W260/W232;1;X9Y11/W260;X9Y11/W260/W262;1;X8Y11/S260;X8Y11/S260/W261;1;X8Y12/X05;X8Y12/X05/S261;1;X8Y12/B1;X8Y12/B1/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 7597 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F1;;1;X15Y10/XD1;X15Y10/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[7]": {
          "hide_name": 0,
          "bits": [ 7593 ] ,
          "attributes": {
            "ROUTING": "X15Y10/X01;X15Y10/X01/Q2;1;X15Y10/B2;X15Y10/B2/X01;1;X8Y10/S210;X8Y10/S210/W814;1;X8Y12/B2;X8Y12/B2/S212;1;X15Y10/Q2;;1;X15Y10/EW20;X15Y10/EW20/Q2;1;X14Y10/W220;X14Y10/W220/W121;1;X12Y10/W810;X12Y10/W810/W222;1;X4Y10/E210;X4Y10/E210/W818;1;X6Y10/E210;X6Y10/E210/E212;1;X7Y10/B2;X7Y10/B2/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 7592 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F2;;1;X15Y10/XD2;X15Y10/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[8]": {
          "hide_name": 0,
          "bits": [ 7588 ] ,
          "attributes": {
            "ROUTING": "X8Y10/S250;X8Y10/S250/W834;1;X8Y12/S250;X8Y12/S250/S252;1;X8Y12/B3;X8Y12/B3/S250;1;X15Y10/EW10;X15Y10/EW10/Q3;1;X14Y10/W250;X14Y10/W250/W111;1;X12Y10/W830;X12Y10/W830/W252;1;X4Y10/E130;X4Y10/E130/W838;1;X5Y10/E230;X5Y10/E230/E131;1;X7Y10/B3;X7Y10/B3/E232;1;X15Y10/Q3;;1;X15Y10/B3;X15Y10/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 7587 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F3;;1;X15Y10/XD3;X15Y10/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7585 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[9]": {
          "hide_name": 0,
          "bits": [ 7583 ] ,
          "attributes": {
            "ROUTING": "X15Y10/N240;X15Y10/N240/Q4;1;X15Y10/B4;X15Y10/B4/N240;1;X13Y12/W240;X13Y12/W240/S242;1;X11Y12/W240;X11Y12/W240/W242;1;X9Y12/W250;X9Y12/W250/W242;1;X8Y12/X08;X8Y12/X08/W251;1;X8Y12/B4;X8Y12/B4/X08;1;X13Y10/W240;X13Y10/W240/W242;1;X11Y10/W240;X11Y10/W240/W242;1;X9Y10/W240;X9Y10/W240/W242;1;X7Y10/N240;X7Y10/N240/W242;1;X7Y10/B4;X7Y10/B4/N240;1;X15Y10/Q4;;1;X15Y10/W240;X15Y10/W240/Q4;1;X13Y10/S240;X13Y10/S240/W242;1;X13Y11/W240;X13Y11/W240/S241;1;X11Y11/C6;X11Y11/C6/W242;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 7582 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F4;;1;X15Y10/XD4;X15Y10/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7580 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[10]": {
          "hide_name": 0,
          "bits": [ 7578 ] ,
          "attributes": {
            "ROUTING": "X14Y11/W240;X14Y11/W240/S241;1;X12Y11/W250;X12Y11/W250/W242;1;X11Y11/N250;X11Y11/N250/W251;1;X11Y11/B6;X11Y11/B6/N250;1;X14Y10/W240;X14Y10/W240/W101;1;X12Y10/W250;X12Y10/W250/W242;1;X10Y10/W250;X10Y10/W250/W252;1;X8Y10/W200;X8Y10/W200/W252;1;X7Y10/X01;X7Y10/X01/W201;1;X7Y10/B5;X7Y10/B5/X01;1;X15Y10/B5;X15Y10/B5/W100;1;X15Y10/Q5;;1;X15Y10/W100;X15Y10/W100/Q5;1;X14Y10/S240;X14Y10/S240/W101;1;X14Y12/W240;X14Y12/W240/S242;1;X12Y12/W820;X12Y12/W820/W242;1;X8Y12/N240;X8Y12/N240/W824;1;X8Y12/B5;X8Y12/B5/N240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X15Y10/F5;;1;X15Y10/XD5;X15Y10/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7575 ] ,
          "attributes": {
            "ROUTING": "X16Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[11]": {
          "hide_name": 0,
          "bits": [ 7573 ] ,
          "attributes": {
            "ROUTING": "X8Y11/W230;X8Y11/W230/S231;1;X7Y11/N230;X7Y11/N230/W231;1;X7Y10/E230;X7Y10/E230/N231;1;X8Y10/B0;X8Y10/B0/E231;1;X12Y11/W230;X12Y11/W230/S231;1;X11Y11/X06;X11Y11/X06/W231;1;X11Y11/A6;X11Y11/A6/X06;1;X16Y10/B0;X16Y10/B0/X05;1;X16Y10/Q0;;1;X16Y10/W800;X16Y10/W800/Q0;1;X8Y10/S230;X8Y10/S230/W808;1;X16Y10/X05;X16Y10/X05/Q0;1;X8Y12/E230;X8Y12/E230/S232;1;X9Y12/B0;X9Y12/B0/E231;1;X12Y10/S230;X12Y10/S230/W804;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 7572 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F0;;1;X16Y10/XD0;X16Y10/XD0/F0;1"
          }
        },
        "cpu0.clk_counter[29]": {
          "hide_name": 0,
          "bits": [ 7570 ] ,
          "attributes": {
            "ROUTING": "X19Y10/X05;X19Y10/X05/Q0;1;X19Y10/B0;X19Y10/B0/X05;1;X19Y10/EW10;X19Y10/EW10/Q0;1;X18Y10/W250;X18Y10/W250/W111;1;X16Y10/W830;X16Y10/W830/W252;1;X8Y10/E250;X8Y10/E250/W838;1;X10Y10/E200;X10Y10/E200/E252;1;X11Y10/X05;X11Y10/X05/E201;1;X11Y10/B0;X11Y10/B0/X05;1;X19Y10/Q0;;1;X19Y10/SN10;X19Y10/SN10/Q0;1;X19Y11/W250;X19Y11/W250/S111;1;X17Y11/W830;X17Y11/W830/W252;1;X13Y11/S260;X13Y11/S260/W834;1;X13Y12/W260;X13Y12/W260/S261;1;X12Y12/X07;X12Y12/X07/W261;1;X12Y12/B0;X12Y12/B0/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F0;;1;X19Y10/XD0;X19Y10/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7567 ] ,
          "attributes": {
            "ROUTING": "X19Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7566 ] ,
          "attributes": {
            "ROUTING": "X19Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7564 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[12]": {
          "hide_name": 0,
          "bits": [ 7562 ] ,
          "attributes": {
            "ROUTING": "X16Y10/B1;X16Y10/B1/Q1;1;X9Y11/W210;X9Y11/W210/S211;1;X8Y11/N210;X8Y11/N210/W211;1;X8Y10/B1;X8Y10/B1/N211;1;X16Y10/Q1;;1;X16Y10/W810;X16Y10/W810/Q1;1;X8Y10/E210;X8Y10/E210/W818;1;X9Y10/S210;X9Y10/S210/E211;1;X9Y12/B1;X9Y12/B1/S212;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F1;;1;X16Y10/XD1;X16Y10/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7559 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[13]": {
          "hide_name": 0,
          "bits": [ 7557 ] ,
          "attributes": {
            "ROUTING": "X11Y10/W220;X11Y10/W220/W222;1;X9Y10/W230;X9Y10/W230/W222;1;X8Y10/B2;X8Y10/B2/W231;1;X16Y10/X01;X16Y10/X01/Q2;1;X16Y10/B2;X16Y10/B2/X01;1;X13Y10/W220;X13Y10/W220/W222;1;X12Y10/S220;X12Y10/S220/W221;1;X12Y11/W220;X12Y11/W220/S221;1;X11Y11/X05;X11Y11/X05/W221;1;X11Y11/B7;X11Y11/B7/X05;1;X16Y10/Q2;;1;X16Y10/EW20;X16Y10/EW20/Q2;1;X15Y10/W220;X15Y10/W220/W121;1;X13Y10/S220;X13Y10/S220/W222;1;X13Y12/W220;X13Y12/W220/S222;1;X11Y12/W230;X11Y12/W230/W222;1;X9Y12/B2;X9Y12/B2/W232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 7556 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F2;;1;X16Y10/XD2;X16Y10/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7554 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[14]": {
          "hide_name": 0,
          "bits": [ 7552 ] ,
          "attributes": {
            "ROUTING": "X9Y11/W230;X9Y11/W230/S231;1;X8Y11/N230;X8Y11/N230/W231;1;X8Y10/B3;X8Y10/B3/N231;1;X16Y10/B3;X16Y10/B3/Q3;1;X16Y10/Q3;;1;X16Y10/W130;X16Y10/W130/Q3;1;X15Y10/W230;X15Y10/W230/W131;1;X13Y10/W230;X13Y10/W230/W232;1;X11Y10/W230;X11Y10/W230/W232;1;X9Y10/S230;X9Y10/S230/W232;1;X9Y12/B3;X9Y12/B3/S232;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 7551 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F3;;1;X16Y10/XD3;X16Y10/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7549 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[15]": {
          "hide_name": 0,
          "bits": [ 7547 ] ,
          "attributes": {
            "ROUTING": "X16Y10/X03;X16Y10/X03/Q4;1;X16Y10/B4;X16Y10/B4/X03;1;X6Y10/E270;X6Y10/E270/W828;1;X8Y10/X08;X8Y10/X08/E272;1;X8Y10/B4;X8Y10/B4/X08;1;X10Y11/E270;X10Y11/E270/S271;1;X11Y11/A7;X11Y11/A7/E271;1;X16Y10/Q4;;1;X16Y10/W240;X16Y10/W240/Q4;1;X14Y10/W820;X14Y10/W820/W242;1;X10Y10/S270;X10Y10/S270/W824;1;X10Y11/W270;X10Y11/W270/S271;1;X9Y11/S270;X9Y11/S270/W271;1;X9Y12/B4;X9Y12/B4/S271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 7546 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F4;;1;X16Y10/XD4;X16Y10/XD4/F4;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7544 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[16]": {
          "hide_name": 0,
          "bits": [ 7542 ] ,
          "attributes": {
            "ROUTING": "X15Y10/W200;X15Y10/W200/W101;1;X13Y10/W200;X13Y10/W200/W202;1;X11Y10/W200;X11Y10/W200/W202;1;X9Y10/W200;X9Y10/W200/W202;1;X8Y10/X01;X8Y10/X01/W201;1;X8Y10/B5;X8Y10/B5/X01;1;X15Y10/S200;X15Y10/S200/W101;1;X15Y12/W200;X15Y12/W200/S202;1;X13Y12/W210;X13Y12/W210/W202;1;X11Y12/W210;X11Y12/W210/W212;1;X9Y12/B5;X9Y12/B5/W212;1;X16Y10/Q5;;1;X16Y10/W100;X16Y10/W100/Q5;1;X16Y10/B5;X16Y10/B5/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7541 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F5;;1;X16Y10/XD5;X16Y10/XD5/F5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7539 ] ,
          "attributes": {
            "ROUTING": "X17Y10/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[17]": {
          "hide_name": 0,
          "bits": [ 7537 ] ,
          "attributes": {
            "ROUTING": "X10Y12/B0;X10Y12/B0/S232;1;X10Y10/S230;X10Y10/S230/E231;1;X10Y11/W230;X10Y11/W230/S231;1;X9Y11/N230;X9Y11/N230/W231;1;X9Y10/B0;X9Y10/B0/N231;1;X17Y10/S100;X17Y10/S100/Q0;1;X17Y10/B0;X17Y10/B0/S100;1;X17Y10/Q0;;1;X17Y10/W800;X17Y10/W800/Q0;1;X9Y10/E230;X9Y10/E230/W808;1;X11Y10/S230;X11Y10/S230/E232;1;X11Y11/B3;X11Y11/B3/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7536 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F0;;1;X17Y10/XD0;X17Y10/XD0/F0;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7534 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[18]": {
          "hide_name": 0,
          "bits": [ 7532 ] ,
          "attributes": {
            "ROUTING": "X17Y10/W250;X17Y10/W250/S130;1;X15Y10/W830;X15Y10/W830/W252;1;X7Y10/E130;X7Y10/E130/W838;1;X8Y10/E230;X8Y10/E230/E131;1;X9Y10/B1;X9Y10/B1/E231;1;X17Y10/S130;X17Y10/S130/Q1;1;X17Y11/W270;X17Y11/W270/S131;1;X15Y11/W220;X15Y11/W220/W272;1;X13Y11/W810;X13Y11/W810/W222;1;X9Y11/S210;X9Y11/S210/W814;1;X9Y12/E210;X9Y12/E210/S211;1;X10Y12/B1;X10Y12/B1/E211;1;X17Y10/Q1;;1;X17Y10/B1;X17Y10/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7531 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F1;;1;X17Y10/XD1;X17Y10/XD1/F1;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7529 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[19]": {
          "hide_name": 0,
          "bits": [ 7527 ] ,
          "attributes": {
            "ROUTING": "X17Y10/W220;X17Y10/W220/Q2;1;X15Y10/W810;X15Y10/W810/W222;1;X7Y10/E220;X7Y10/E220/W818;1;X9Y10/X01;X9Y10/X01/E222;1;X9Y10/B2;X9Y10/B2/X01;1;X11Y11/S250;X11Y11/S250/W252;1;X11Y12/W250;X11Y12/W250/S251;1;X10Y12/S250;X10Y12/S250/W251;1;X10Y12/B2;X10Y12/B2/S250;1;X17Y10/SN10;X17Y10/SN10/Q2;1;X17Y11/W210;X17Y11/W210/S111;1;X15Y11/W240;X15Y11/W240/W212;1;X13Y11/W250;X13Y11/W250/W242;1;X11Y11/A3;X11Y11/A3/W252;1;X17Y10/Q2;;1;X17Y10/X01;X17Y10/X01/Q2;1;X17Y10/B2;X17Y10/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7526 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F2;;1;X17Y10/XD2;X17Y10/XD2/F2;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7524 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[20]": {
          "hide_name": 0,
          "bits": [ 7522 ] ,
          "attributes": {
            "ROUTING": "X17Y10/W230;X17Y10/W230/Q3;1;X15Y10/W260;X15Y10/W260/W232;1;X13Y10/W830;X13Y10/W830/W262;1;X9Y10/S250;X9Y10/S250/W834;1;X9Y10/B3;X9Y10/B3/S250;1;X17Y10/SN20;X17Y10/SN20/Q3;1;X17Y11/W260;X17Y11/W260/S121;1;X15Y11/W270;X15Y11/W270/W262;1;X13Y11/W220;X13Y11/W220/W272;1;X11Y11/W230;X11Y11/W230/W222;1;X10Y11/S230;X10Y11/S230/W231;1;X10Y12/B3;X10Y12/B3/S231;1;X17Y10/Q3;;1;X17Y10/B3;X17Y10/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7521 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F3;;1;X17Y10/XD3;X17Y10/XD3/F3;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7519 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:47.20-47.35|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.clk_counter[21]": {
          "hide_name": 0,
          "bits": [ 7516 ] ,
          "attributes": {
            "ROUTING": "X17Y10/W820;X17Y10/W820/Q4;1;X9Y10/W100;X9Y10/W100/W828;1;X9Y10/B4;X9Y10/B4/W100;1;X17Y10/X03;X17Y10/X03/Q4;1;X17Y10/B4;X17Y10/B4/X03;1;X17Y10/Q4;;1;X17Y10/S240;X17Y10/S240/Q4;1;X17Y12/W240;X17Y12/W240/S242;1;X15Y12/W250;X15Y12/W250/W242;1;X13Y12/W200;X13Y12/W200/W252;1;X11Y12/W200;X11Y12/W200/W202;1;X10Y12/X01;X10Y12/X01/W201;1;X10Y12/B4;X10Y12/B4/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7515 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F4;;1;X17Y10/XD4;X17Y10/XD4/F4;1"
          }
        },
        "cpu0.clk_counter[30]": {
          "hide_name": 0,
          "bits": [ 7513 ] ,
          "attributes": {
            "ROUTING": "X19Y11/W200;X19Y11/W200/S101;1;X17Y11/W800;X17Y11/W800/W202;1;X13Y11/S230;X13Y11/S230/W804;1;X13Y12/W230;X13Y12/W230/S231;1;X12Y12/B1;X12Y12/B1/W231;1;X19Y10/S100;X19Y10/S100/Q5;1;X19Y10/B1;X19Y10/B1/S100;1;X19Y10/Q5;;1;X19Y10/EW20;X19Y10/EW20/Q5;1;X18Y10/W820;X18Y10/W820/W121;1;X10Y10/E130;X10Y10/E130/W828;1;X11Y10/B1;X11Y10/B1/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7512 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F1;;1;X19Y10/B5;X19Y10/B5/F1;1;X19Y10/XD5;X19Y10/XD5/B5;1"
          }
        },
        "cpu0.clk_counter_DFFR_Q_30_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 7510 ] ,
          "attributes": {
            "ROUTING": "X16Y10/LSR2;X16Y10/LSR2/X07;1;X19Y10/LSR2;X19Y10/LSR2/X07;1;X18Y10/E240;X18Y10/E240/E242;1;X19Y10/X07;X19Y10/X07/E241;1;X19Y10/LSR0;X19Y10/LSR0/X07;1;X17Y10/LSR1;X17Y10/LSR1/X08;1;X17Y10/LSR2;X17Y10/LSR2/X08;1;X15Y10/LSR1;X15Y10/LSR1/X08;1;X15Y10/LSR0;X15Y10/LSR0/X08;1;X16Y10/LSR1;X16Y10/LSR1/X07;1;X14Y10/LSR2;X14Y10/LSR2/X07;1;X14Y10/X07;X14Y10/X07/E242;1;X14Y10/LSR1;X14Y10/LSR1/X07;1;X7Y11/LSR2;X7Y11/LSR2/X07;1;X16Y10/E240;X16Y10/E240/E242;1;X18Y10/X07;X18Y10/X07/E242;1;X18Y10/LSR0;X18Y10/LSR0/X07;1;X14Y10/E240;X14Y10/E240/E242;1;X16Y10/X07;X16Y10/X07/E242;1;X16Y10/LSR0;X16Y10/LSR0/X07;1;X17Y10/X08;X17Y10/X08/E251;1;X17Y10/LSR0;X17Y10/LSR0/X08;1;X18Y10/LSR2;X18Y10/LSR2/X08;1;X15Y10/X08;X15Y10/X08/E251;1;X15Y10/LSR2;X15Y10/LSR2/X08;1;X11Y10/W270;X11Y10/W270/F7;1;X9Y10/W220;X9Y10/W220/W272;1;X7Y10/S220;X7Y10/S220/W222;1;X7Y11/X07;X7Y11/X07/S221;1;X7Y11/LSR0;X7Y11/LSR0/X07;1;X11Y10/F7;;1;X11Y10/E100;X11Y10/E100/F7;1;X12Y10/E240;X12Y10/E240/E101;1;X14Y10/E250;X14Y10/E250/E242;1;X16Y10/E250;X16Y10/E250/E252;1;X18Y10/X08;X18Y10/X08/E252;1;X18Y10/LSR1;X18Y10/LSR1/X08;1"
          }
        },
        "cpu0.clk_counter[31]": {
          "hide_name": 0,
          "bits": [ 7509 ] ,
          "attributes": {
            "ROUTING": "X19Y10/X03;X19Y10/X03/Q4;1;X19Y10/B2;X19Y10/B2/X03;1;X19Y10/W130;X19Y10/W130/Q4;1;X18Y10/W230;X18Y10/W230/W131;1;X16Y10/W230;X16Y10/W230/W232;1;X14Y10/W260;X14Y10/W260/W232;1;X12Y10/W260;X12Y10/W260/W262;1;X11Y10/X03;X11Y10/X03/W261;1;X11Y10/B2;X11Y10/B2/X03;1;X19Y10/Q4;;1;X19Y10/SN20;X19Y10/SN20/Q4;1;X19Y11/W820;X19Y11/W820/S121;1;X11Y11/E130;X11Y11/E130/W828;1;X12Y11/S230;X12Y11/S230/E131;1;X12Y12/B2;X12Y12/B2/S231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:44.11-44.22",
            "hdlname": "cpu0 clk_counter"
          }
        },
        "cpu0.clk_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7508 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F2;;1;X19Y10/D4;X19Y10/D4/F2;1;X19Y10/XD4;X19Y10/XD4/D4;1"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 7489 ] ,
          "attributes": {
            "ROUTING": "X11Y17/CE0;X11Y17/CE0/S211;1;X11Y17/E240;X11Y17/E240/S101;1;X11Y17/B6;X11Y17/B6/E240;1;X11Y16/S210;X11Y16/S210/S100;1;X11Y17/CE1;X11Y17/CE1/S211;1;X11Y16/W200;X11Y16/W200/N100;1;X9Y16/X05;X9Y16/X05/W202;1;X9Y16/B7;X9Y16/B7/X05;1;X11Y17/W220;X11Y17/W220/S221;1;X10Y17/X05;X10Y17/X05/W221;1;X10Y17/CE0;X10Y17/CE0/X05;1;X11Y16/OF2;;1;X11Y16/S220;X11Y16/S220/OF2;1;X11Y16/S100;X11Y16/S100/OF2;1;X11Y16/N100;X11Y16/N100/OF2;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in": {
          "hide_name": 0,
          "bits": [ 7487 ] ,
          "attributes": {
            "ROUTING": "X8Y16/X07;X8Y16/X07/W241;1;X8Y16/CE2;X8Y16/CE2/X07;1;X6Y16/CE1;X6Y16/CE1/X07;1;X9Y16/X07;X9Y16/X07/Q4;1;X9Y16/CE0;X9Y16/CE0/X07;1;X7Y16/N240;X7Y16/N240/W242;1;X7Y15/X05;X7Y15/X05/N241;1;X7Y15/CE1;X7Y15/CE1/X05;1;X9Y16/W240;X9Y16/W240/Q4;1;X7Y16/W240;X7Y16/W240/W242;1;X6Y16/X07;X6Y16/X07/W241;1;X6Y16/CE0;X6Y16/CE0/X07;1;X9Y16/Q4;;1;X9Y16/S130;X9Y16/S130/Q4;1;X9Y17/W270;X9Y17/W270/S131;1;X7Y17/X08;X7Y17/X08/W272;1;X7Y17/CE0;X7Y17/CE0/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:22.5-22.9",
            "hdlname": "cpu0 b_in"
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7485 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F7;;1;X9Y16/X08;X9Y16/X08/F7;1;X9Y16/LSR2;X9Y16/LSR2/X08;1"
          }
        },
        "cpu0.alu_out": {
          "hide_name": 0,
          "bits": [ 7484 ] ,
          "attributes": {
            "ROUTING": "X7Y15/X03;X7Y15/X03/W262;1;X7Y15/B2;X7Y15/B2/X03;1;X6Y16/X01;X6Y16/X01/W202;1;X8Y16/C5;X8Y16/C5/W101;1;X6Y16/C0;X6Y16/C0/X01;1;X8Y16/C7;X8Y16/C7/W101;1;X7Y15/W260;X7Y15/W260/W262;1;X6Y15/X07;X6Y15/X07/W261;1;X6Y15/B1;X6Y15/B1/X07;1;X6Y16/X05;X6Y16/X05/W202;1;X6Y16/B7;X6Y16/B7/X05;1;X9Y16/W100;X9Y16/W100/Q5;1;X8Y16/W200;X8Y16/W200/W101;1;X7Y16/X05;X7Y16/X05/W201;1;X7Y16/B7;X7Y16/B7/X05;1;X9Y16/Q5;;1;X9Y16/SN20;X9Y16/SN20/Q5;1;X9Y15/W260;X9Y15/W260/N121;1;X8Y15/C5;X8Y15/C5/W261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu_out"
          }
        },
        "cpu0.b_reg[7]": {
          "hide_name": 0,
          "bits": [ 7481 ] ,
          "attributes": {
            "ROUTING": "X9Y16/Q1;;1;X9Y16/W210;X9Y16/W210/Q1;1;X8Y16/B2;X8Y16/B2/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7480 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_reg[0]": {
          "hide_name": 0,
          "bits": [ 7478 ] ,
          "attributes": {
            "ROUTING": "X6Y16/Q2;;1;X6Y16/E130;X6Y16/E130/Q2;1;X7Y16/B1;X7Y16/B1/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9165 ] ,
          "attributes": {
            "ROUTING": "X15Y10/A4;X15Y10/A4/X06;1;X21Y11/A1;X21Y11/A1/E210;1;X20Y15/D2;X20Y15/D2/S270;1;X19Y10/A1;X19Y10/A1/E210;1;X16Y15/D3;X16Y15/D3/S270;1;X10Y14/E210;X10Y14/E210/VSS;1;X11Y14/B0;X11Y14/B0/E211;1;X12Y15/A4;X12Y15/A4/W210;1;X9Y10/N210;X9Y10/N210/VSS;1;X9Y10/A2;X9Y10/A2/N210;1;X12Y15/S250;X12Y15/S250/VSS;1;X12Y15/B2;X12Y15/B2/S250;1;X8Y12/A2;X8Y12/A2/N210;1;X17Y13/D3;X17Y13/D3/X08;1;X18Y13/D5;X18Y13/D5/W270;1;X25Y13/B0;X25Y13/B0/W250;1;X24Y13/B2;X24Y13/B2/S250;1;X18Y14/A5;X18Y14/A5/W210;1;X15Y16/D3;X15Y16/D3/S270;1;X7Y0/E210;X7Y0/E210/VSS;1;X7Y0/A0;X7Y0/A0/E210;1;X7Y10/D0;X7Y10/D0/E270;1;X17Y15/A3;X17Y15/A3/N210;1;X13Y16/W250;X13Y16/W250/VSS;1;X13Y16/B1;X13Y16/B1/W250;1;X14Y15/D3;X14Y15/D3/S270;1;X21Y15/B0;X21Y15/B0/W250;1;X12Y16/D4;X12Y16/D4/W270;1;X12Y16/B2;X12Y16/B2/S250;1;X13Y16/N210;X13Y16/N210/VSS;1;X13Y16/A3;X13Y16/A3/N210;1;X9Y15/D5;X9Y15/D5/X02;1;X17Y13/N210;X17Y13/N210/VSS;1;X17Y13/A3;X17Y13/A3/N210;1;X8Y12/D4;X8Y12/D4/W270;1;X24Y13/A1;X24Y13/A1/E210;1;X16Y15/S270;X16Y15/S270/VSS;1;X16Y15/D2;X16Y15/D2/S270;1;X20Y15/S270;X20Y15/S270/VSS;1;X20Y15/D3;X20Y15/D3/S270;1;X22Y13/B2;X22Y13/B2/S250;1;X14Y15/A4;X14Y15/A4/E271;1;X21Y15/A2;X21Y15/A2/N210;1;X17Y15/D1;X17Y15/D1/E270;1;X15Y10/X06;X15Y10/X06/W211;1;X15Y10/A5;X15Y10/A5/X06;1;X21Y13/A5;X21Y13/A5/W210;1;X18Y14/B4;X18Y14/B4/E250;1;X23Y13/B0;X23Y13/B0/W250;1;X9Y18/N270;X9Y18/N270/VSS;1;X9Y17/A2;X9Y17/A2/N271;1;X16Y15/D4;X16Y15/D4/W270;1;X16Y15/E210;X16Y15/E210/VSS;1;X16Y15/A1;X16Y15/A1/E210;1;X10Y15/D0;X10Y15/D0/E270;1;X16Y10/A1;X16Y10/A1/E210;1;X12Y12/D1;X12Y12/D1/E270;1;X16Y14/B0;X16Y14/B0/W211;1;X19Y10/E210;X19Y10/E210/VSS;1;X19Y10/A0;X19Y10/A0/E210;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X18Y14/D5;X18Y14/D5/W270;1;X20Y13/W210;X20Y13/W210/VSS;1;X20Y13/A5;X20Y13/A5/W210;1;X17Y15/A4;X17Y15/A4/W210;1;X17Y10/A3;X17Y10/A3/N210;1;X19Y15/D4;X19Y15/D4/W270;1;X24Y13/D5;X24Y13/D5/W270;1;X20Y13/D4;X20Y13/D4/W270;1;X20Y15/D0;X20Y15/D0/E270;1;X9Y14/E270;X9Y14/E270/VSS;1;X9Y14/D1;X9Y14/D1/E270;1;X11Y13/B3;X11Y13/B3/S250;1;X7Y10/N210;X7Y10/N210/VSS;1;X7Y10/A3;X7Y10/A3/N210;1;X10Y14/D5;X10Y14/D5/W270;1;X23Y13/A0;X23Y13/A0/E210;1;X9Y12/N210;X9Y12/N210/VSS;1;X9Y12/A3;X9Y12/A3/N210;1;X7Y10/E270;X7Y10/E270/VSS;1;X7Y10/D1;X7Y10/D1/E270;1;X10Y14/D2;X10Y14/D2/X06;1;X19Y15/B3;X19Y15/B3/S250;1;X11Y13/E250;X11Y13/E250/VSS;1;X11Y13/B5;X11Y13/B5/E250;1;X25Y13/N210;X25Y13/N210/VSS;1;X25Y13/A2;X25Y13/A2/N210;1;X21Y15/S270;X21Y15/S270/VSS;1;X21Y15/D2;X21Y15/D2/S270;1;X10Y14/A4;X10Y14/A4/E251;1;X19Y15/B4;X19Y15/B4/E250;1;X9Y12/A1;X9Y12/A1/E271;1;X32Y28/N270;X32Y28/N270/VSS;1;X32Y28/D6;X32Y28/D6/N270;1;X17Y13/D2;X17Y13/D2/X08;1;X7Y10/D3;X7Y10/D3/S270;1;X14Y14/E210;X14Y14/E210/VSS;1;X14Y14/A1;X14Y14/A1/E210;1;X6Y10/D2;X6Y10/D2/S270;1;X17Y14/D1;X17Y14/D1/E270;1;X18Y14/W270;X18Y14/W270/VSS;1;X18Y14/D4;X18Y14/D4/W270;1;X7Y10/A0;X7Y10/A0/W271;1;X15Y14/A5;X15Y14/A5/W210;1;X16Y14/B1;X16Y14/B1/W211;1;X9Y14/D5;X9Y14/D5/W270;1;X8Y17/A5;X8Y17/A5/W210;1;X10Y15/N250;X10Y15/N250/VSS;1;X10Y14/X06;X10Y14/X06/N251;1;X10Y14/D3;X10Y14/D3/X06;1;X23Y13/A2;X23Y13/A2/N210;1;X22Y13/B0;X22Y13/B0/W250;1;X12Y12/E270;X12Y12/E270/VSS;1;X12Y12/D0;X12Y12/D0/E270;1;X20Y11/A1;X20Y11/A1/E210;1;X14Y15/W250;X14Y15/W250/VSS;1;X14Y15/B1;X14Y15/B1/W250;1;X9Y12/D2;X9Y12/D2/S270;1;X12Y17/A5;X12Y17/A5/W210;1;X11Y13/D3;X11Y13/D3/S270;1;X17Y14/A4;X17Y14/A4/W210;1;X11Y10/N210;X11Y10/N210/VSS;1;X11Y10/A2;X11Y10/A2/N210;1;X20Y15/B4;X20Y15/B4/E250;1;X18Y14/D2;X18Y14/D2/S270;1;X15Y16/D4;X15Y16/D4/W270;1;X22Y13/D0;X22Y13/D0/E270;1;X22Y13/E270;X22Y13/E270/VSS;1;X22Y13/D1;X22Y13/D1/E270;1;X15Y14/A1;X15Y14/A1/W271;1;X11Y13/S250;X11Y13/S250/VSS;1;X11Y13/B2;X11Y13/B2/S250;1;X9Y17/A0;X9Y17/A0/E210;1;X10Y13/E270;X10Y13/E270/VSS;1;X10Y13/D0;X10Y13/D0/E270;1;X9Y14/D3;X9Y14/D3/S270;1;X11Y12/A1;X11Y12/A1/E210;1;X14Y10/A4;X14Y10/A4/E251;1;X9Y12/D4;X9Y12/D4/W270;1;X15Y14/B5;X15Y14/B5/E250;1;X21Y13/A2;X21Y13/A2/N210;1;X20Y15/D4;X20Y15/D4/W270;1;X19Y15/D0;X19Y15/D0/E270;1;X22Y13/A1;X22Y13/A1/E210;1;X15Y16/S270;X15Y16/S270/VSS;1;X15Y16/D2;X15Y16/D2/S270;1;X14Y28/N270;X14Y28/N270/VSS;1;X14Y28/D6;X14Y28/D6/N270;1;X15Y16/E270;X15Y16/E270/VSS;1;X15Y16/D1;X15Y16/D1/E270;1;X18Y14/E250;X18Y14/E250/VSS;1;X18Y14/B5;X18Y14/B5/E250;1;X24Y13/D1;X24Y13/D1/E270;1;X18Y10/A4;X18Y10/A4/W210;1;X23Y13/D2;X23Y13/D2/S270;1;X21Y13/W210;X21Y13/W210/VSS;1;X21Y13/A4;X21Y13/A4/W210;1;X10Y10/A2;X10Y10/A2/N210;1;X12Y28/S230;X12Y28/S230/VSS;1;X12Y28/C6;X12Y28/C6/S230;1;X22Y13/B5;X22Y13/B5/E250;1;X10Y12/D4;X10Y12/D4/W270;1;X17Y13/D1;X17Y13/D1/X08;1;X25Y13/D1;X25Y13/D1/E270;1;X10Y12/D2;X10Y12/D2/S270;1;X10Y16/D4;X10Y16/D4/X02;1;X22Y13/D3;X22Y13/D3/S270;1;X11Y15/E250;X11Y15/E250/VSS;1;X11Y15/B4;X11Y15/B4/E250;1;X11Y12/D5;X11Y12/D5/W270;1;X15Y14/X02;X15Y14/X02/W211;1;X15Y14/D5;X15Y14/D5/X02;1;X17Y15/W210;X17Y15/W210/VSS;1;X17Y15/A5;X17Y15/A5/W210;1;X9Y14/B3;X9Y14/B3/S250;1;X13Y15/D2;X13Y15/D2/S270;1;X15Y14/E250;X15Y14/E250/VSS;1;X15Y14/B4;X15Y14/B4/E250;1;X8Y10/D1;X8Y10/D1/E270;1;X16Y14/D2;X16Y14/D2/S270;1;X18Y13/W250;X18Y13/W250/VSS;1;X18Y13/B1;X18Y13/B1/W250;1;X18Y11/A4;X18Y11/A4/W210;1;X17Y14/B3;X17Y14/B3/S250;1;X15Y16/B4;X15Y16/B4/E250;1;X18Y14/D1;X18Y14/D1/E270;1;X14Y14/D2;X14Y14/D2/S270;1;X17Y14/B5;X17Y14/B5/E250;1;X10Y28/S260;X10Y28/S260/VSS;1;X10Y28/D6;X10Y28/D6/N261;1;X16Y13/D4;X16Y13/D4/W270;1;X16Y10/E270;X16Y10/E270/VSS;1;X17Y10/A5;X17Y10/A5/E271;1;X14Y15/E250;X14Y15/E250/VSS;1;X14Y15/B4;X14Y15/B4/E250;1;X15Y14/D2;X15Y14/D2/S270;1;X16Y14/A0;X16Y14/A0/E210;1;X10Y14/D1;X10Y14/D1/E270;1;X17Y15/B5;X17Y15/B5/E250;1;X12Y12/A1;X12Y12/A1/E210;1;X17Y14/A2;X17Y14/A2/N210;1;X20Y15/E250;X20Y15/E250/VSS;1;X20Y15/B5;X20Y15/B5/E250;1;X12Y16/B5;X12Y16/B5/E250;1;X11Y16/E210;X11Y16/E210/VSS;1;X11Y16/A0;X11Y16/A0/E210;1;X19Y15/A0;X19Y15/A0/E210;1;X13Y10/E250;X13Y10/E250/VSS;1;X14Y10/A5;X14Y10/A5/E251;1;X7Y28/W260;X7Y28/W260/VSS;1;X7Y28/D6;X7Y28/D6/W260;1;X9Y16/E230;X9Y16/E230/VSS;1;X10Y16/X02;X10Y16/X02/E231;1;X10Y16/D5;X10Y16/D5/X02;1;X10Y16/E270;X10Y16/E270/VSS;1;X10Y16/D1;X10Y16/D1/E270;1;X12Y16/D2;X12Y16/D2/S270;1;X16Y10/A3;X16Y10/A3/N210;1;X9Y14/W250;X9Y14/W250/VSS;1;X9Y14/B1;X9Y14/B1/W250;1;X20Y15/A1;X20Y15/A1/E210;1;X8Y17/A3;X8Y17/A3/S271;1;X7Y12/A3;X7Y12/A3/N210;1;X12Y15/N210;X12Y15/N210/VSS;1;X12Y15/A3;X12Y15/A3/N210;1;X19Y10/N210;X19Y10/N210/VSS;1;X19Y10/A2;X19Y10/A2/N210;1;X18Y13/D2;X18Y13/D2/S270;1;X6Y10/D5;X6Y10/D5/W270;1;X12Y13/W250;X12Y13/W250/VSS;1;X12Y13/B1;X12Y13/B1/W250;1;X17Y14/B1;X17Y14/B1/W250;1;X7Y12/D4;X7Y12/D4/W270;1;X7Y10/D4;X7Y10/D4/W270;1;X11Y10/S270;X11Y10/S270/VSS;1;X11Y10/D2;X11Y10/D2/S270;1;X18Y15/B2;X18Y15/B2/S250;1;X23Y13/B4;X23Y13/B4/E250;1;X16Y14/A2;X16Y14/A2/N210;1;X18Y11/A3;X18Y11/A3/N210;1;X14Y28/S230;X14Y28/S230/VSS;1;X14Y28/C6;X14Y28/C6/S230;1;X21Y13/B4;X21Y13/B4/E250;1;X21Y13/B0;X21Y13/B0/W250;1;X18Y15/B1;X18Y15/B1/W250;1;X7Y12/D2;X7Y12/D2/S270;1;X10Y14/A5;X10Y14/A5/E251;1;X19Y15/A4;X19Y15/A4/W210;1;X10Y10/N210;X10Y10/N210/VSS;1;X10Y10/A3;X10Y10/A3/N210;1;X16Y16/W250;X16Y16/W250/VSS;1;X16Y16/B0;X16Y16/B0/W250;1;X9Y10/D1;X9Y10/D1/E270;1;X9Y15/D3;X9Y15/D3/S270;1;X16Y16/W210;X16Y16/W210/VSS;1;X16Y16/A4;X16Y16/A4/W210;1;X8Y17/W210;X8Y17/W210/VSS;1;X8Y17/A4;X8Y17/A4/W210;1;X7Y10/S270;X7Y10/S270/VSS;1;X7Y10/D2;X7Y10/D2/S270;1;X23Y13/W250;X23Y13/W250/VSS;1;X23Y13/B1;X23Y13/B1/W250;1;X16Y10/N210;X16Y10/N210/VSS;1;X16Y10/A2;X16Y10/A2/N210;1;X7Y12/N210;X7Y12/N210/VSS;1;X7Y12/A2;X7Y12/A2/N210;1;X8Y16/S270;X8Y16/S270/VSS;1;X8Y17/A2;X8Y17/A2/S271;1;X19Y14/B0;X19Y14/B0/W250;1;X20Y13/W270;X20Y13/W270/VSS;1;X20Y13/D5;X20Y13/D5/W270;1;X18Y14/A2;X18Y14/A2/N210;1;X9Y14/S270;X9Y14/S270/VSS;1;X9Y14/D2;X9Y14/D2/S270;1;X9Y13/E270;X9Y13/E270/VSS;1;X9Y13/D1;X9Y13/D1/E270;1;X18Y10/A3;X18Y10/A3/N210;1;X23Y13/A5;X23Y13/A5/W210;1;X17Y14/S250;X17Y14/S250/VSS;1;X17Y14/B2;X17Y14/B2/S250;1;X20Y13/N210;X20Y13/N210/VSS;1;X20Y13/A3;X20Y13/A3/N210;1;X19Y15/W210;X19Y15/W210/VSS;1;X19Y15/A5;X19Y15/A5/W210;1;X6Y10/W270;X6Y10/W270/VSS;1;X6Y10/D4;X6Y10/D4/W270;1;X21Y13/A0;X21Y13/A0/E210;1;X16Y13/D3;X16Y13/D3/S270;1;X17Y14/E250;X17Y14/E250/VSS;1;X17Y14/B4;X17Y14/B4/E250;1;X23Y13/S270;X23Y13/S270/VSS;1;X23Y13/D3;X23Y13/D3/S270;1;X14Y14/W210;X14Y14/W210/VSS;1;X14Y14/A5;X14Y14/A5/W210;1;X11Y15/W250;X11Y15/W250/VSS;1;X11Y15/B1;X11Y15/B1/W250;1;X19Y11/A5;X19Y11/A5/W210;1;X15Y14/B3;X15Y14/B3/W211;1;X12Y15/D1;X12Y15/D1/X06;1;X16Y15/W270;X16Y15/W270/VSS;1;X16Y15/D5;X16Y15/D5/W270;1;X12Y15/D3;X12Y15/D3/S270;1;X23Y13/D5;X23Y13/D5/W270;1;X23Y13/E210;X23Y13/E210/VSS;1;X23Y13/A1;X23Y13/A1/E210;1;X22Y28/S260;X22Y28/S260/VSS;1;X22Y28/D6;X22Y28/D6/N261;1;X13Y15/D5;X13Y15/D5/W270;1;X19Y15/D3;X19Y15/D3/S270;1;X12Y13/D1;X12Y13/D1/E270;1;X9Y13/D5;X9Y13/D5/W270;1;X14Y14/D5;X14Y14/D5/W270;1;X11Y10/D0;X11Y10/D0/E270;1;X24Y13/D3;X24Y13/D3/S270;1;X10Y14/W270;X10Y14/W270/VSS;1;X10Y14/D4;X10Y14/D4/W270;1;X9Y14/B4;X9Y14/B4/E250;1;X9Y10/A5;X9Y10/A5/W210;1;X17Y10/A1;X17Y10/A1/E210;1;X6Y10/A1;X6Y10/A1/W271;1;X16Y13/W270;X16Y13/W270/VSS;1;X16Y13/D5;X16Y13/D5/W270;1;X19Y14/W250;X19Y14/W250/VSS;1;X19Y14/B1;X19Y14/B1/W250;1;X17Y14/W250;X17Y14/W250/VSS;1;X17Y14/B0;X17Y14/B0/W250;1;X10Y12/D0;X10Y12/D0/E270;1;X19Y14/D0;X19Y14/D0/E270;1;X9Y10/D4;X9Y10/D4/W270;1;X11Y15/D2;X11Y15/D2/S270;1;X24Y13/A3;X24Y13/A3/N210;1;X12Y14/S270;X12Y14/S270/VSS;1;X12Y15/X06;X12Y15/X06/S271;1;X12Y15/D0;X12Y15/D0/X06;1;X19Y15/W270;X19Y15/W270/VSS;1;X19Y15/D5;X19Y15/D5/W270;1;X15Y10/A0;X15Y10/A0/E210;1;X14Y15/D0;X14Y15/D0/E270;1;X16Y16/E250;X16Y16/E250/VSS;1;X16Y16/B4;X16Y16/B4/E250;1;X9Y17/E210;X9Y17/E210/VSS;1;X9Y17/A1;X9Y17/A1/E210;1;X18Y15/D5;X18Y15/D5/W270;1;X12Y12/N210;X12Y12/N210/VSS;1;X12Y12/A2;X12Y12/A2/N210;1;X25Y13/E270;X25Y13/E270/VSS;1;X25Y13/D0;X25Y13/D0/E270;1;X20Y13/D2;X20Y13/D2/S270;1;X13Y16/S250;X13Y16/S250/VSS;1;X13Y16/B3;X13Y16/B3/S250;1;X10Y16/D3;X10Y16/D3/S270;1;X21Y15/N210;X21Y15/N210/VSS;1;X20Y15/B3;X20Y15/B3/S250;1;X22Y13/E210;X22Y13/E210/VSS;1;X22Y13/A0;X22Y13/A0/E210;1;X17Y15/S270;X17Y15/S270/VSS;1;X17Y15/D3;X17Y15/D3/S270;1;X9Y15/E270;X9Y15/E270/VSS;1;X9Y15/D1;X9Y15/D1/E270;1;X19Y14/S270;X19Y14/S270/VSS;1;X19Y14/D2;X19Y14/D2/S270;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X16Y14/D0;X16Y14/D0/E270;1;X13Y15/E270;X13Y15/E270/VSS;1;X13Y15/D1;X13Y15/D1/E270;1;X20Y15/W270;X20Y15/W270/VSS;1;X20Y15/D5;X20Y15/D5/W270;1;X18Y14/A1;X18Y14/A1/E210;1;X9Y15/B3;X9Y15/B3/S250;1;X7Y12/A4;X7Y12/A4/W210;1;X17Y13/X08;X17Y13/X08/E271;1;X17Y13/D0;X17Y13/D0/X08;1;X10Y10/D4;X10Y10/D4/W270;1;X21Y11/E210;X21Y11/E210/VSS;1;X21Y11/A0;X21Y11/A0/E210;1;X22Y13/A5;X22Y13/A5/W210;1;X15Y16/B3;X15Y16/B3/S250;1;X22Y13/S270;X22Y13/S270/VSS;1;X22Y13/D2;X22Y13/D2/S270;1;X19Y15/E270;X19Y15/E270/VSS;1;X19Y15/D1;X19Y15/D1/E270;1;X10Y10/D0;X10Y10/D0/E270;1;X12Y17/A3;X12Y17/A3/S271;1;X11Y16/E270;X11Y16/E270/VSS;1;X11Y16/D0;X11Y16/D0/E270;1;X14Y15/N210;X14Y15/N210/VSS;1;X14Y15/A3;X14Y15/A3/N210;1;X13Y17/E210;X13Y17/E210/VSS;1;X13Y17/A0;X13Y17/A0/E210;1;X17Y13/S250;X17Y13/S250/VSS;1;X17Y13/B3;X17Y13/B3/S250;1;X14Y10/A2;X14Y10/A2/N210;1;X17Y14/N210;X17Y14/N210/VSS;1;X17Y14/A3;X17Y14/A3/N210;1;X13Y16/D2;X13Y16/D2/S270;1;X10Y10/A1;X10Y10/A1/E210;1;X22Y13/W250;X22Y13/W250/VSS;1;X22Y13/B1;X22Y13/B1/W250;1;X18Y15/D3;X18Y15/D3/S270;1;X17Y15/E250;X17Y15/E250/VSS;1;X17Y15/B4;X17Y15/B4/E250;1;X19Y11/W210;X19Y11/W210/VSS;1;X19Y11/A4;X19Y11/A4/W210;1;X11Y12/W270;X11Y12/W270/VSS;1;X11Y12/D4;X11Y12/D4/W270;1;X16Y14/D4;X16Y14/D4/W270;1;X16Y14/B2;X16Y14/B2/S250;1;X8Y12/N210;X8Y12/N210/VSS;1;X8Y12/A3;X8Y12/A3/N210;1;X21Y15/A1;X21Y15/A1/E210;1;X10Y10/E210;X10Y10/E210/VSS;1;X10Y10/A0;X10Y10/A0/E210;1;X14Y15/E270;X14Y15/E270/VSS;1;X14Y15/D1;X14Y15/D1/E270;1;X15Y16/S250;X15Y16/S250/VSS;1;X15Y16/B2;X15Y16/B2/S250;1;X6Y9/S200;X6Y9/S200/VSS;1;X6Y10/D1;X6Y10/D1/S201;1;X11Y12/A2;X11Y12/A2/N210;1;X15Y16/W250;X15Y16/W250/VSS;1;X15Y16/B1;X15Y16/B1/W250;1;X9Y15/E250;X9Y15/E250/VSS;1;X9Y15/B4;X9Y15/B4/E250;1;X9Y14/S250;X9Y14/S250/VSS;1;X9Y14/B2;X9Y14/B2/S250;1;X18Y14/E210;X18Y14/E210/VSS;1;X18Y14/A0;X18Y14/A0/E210;1;X11Y15/E270;X11Y15/E270/VSS;1;X11Y15/D1;X11Y15/D1/E270;1;X17Y10/X06;X17Y10/X06/E211;1;X17Y10/A4;X17Y10/A4/X06;1;X18Y10/N210;X18Y10/N210/VSS;1;X18Y10/A2;X18Y10/A2/N210;1;X10Y16/S270;X10Y16/S270/VSS;1;X10Y16/D2;X10Y16/D2/S270;1;X20Y15/E270;X20Y15/E270/VSS;1;X20Y15/D1;X20Y15/D1/E270;1;X9Y14/E250;X9Y14/E250/VSS;1;X9Y14/B5;X9Y14/B5/E250;1;X15Y14/B1;X15Y14/B1/W250;1;X15Y10/E210;X15Y10/E210/VSS;1;X15Y10/A1;X15Y10/A1/E210;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X16Y10/A5;X16Y10/A5/W210;1;X12Y16/E270;X12Y16/E270/VSS;1;X12Y16/D1;X12Y16/D1/E270;1;X16Y16/N210;X16Y16/N210/VSS;1;X16Y16/A3;X16Y16/A3/N210;1;X11Y15/D5;X11Y15/D5/W270;1;X11Y15/S270;X11Y15/S270/VSS;1;X11Y15/D3;X11Y15/D3/S270;1;X15Y14/A2;X15Y14/A2/N210;1;X10Y10/A4;X10Y10/A4/W210;1;X21Y13/B3;X21Y13/B3/S250;1;X12Y16/S270;X12Y16/S270/VSS;1;X12Y16/D3;X12Y16/D3/S270;1;X19Y15/B1;X19Y15/B1/W250;1;X19Y14/A0;X19Y14/A0/E210;1;X15Y16/E250;X15Y16/E250/VSS;1;X15Y16/B5;X15Y16/B5/E250;1;X17Y15/S250;X17Y15/S250/VSS;1;X17Y15/B3;X17Y15/B3/S250;1;X18Y11/W210;X18Y11/W210/VSS;1;X18Y11/A5;X18Y11/A5/W210;1;X19Y15/S270;X19Y15/S270/VSS;1;X19Y15/D2;X19Y15/D2/S270;1;X15Y10/A3;X15Y10/A3/N210;1;X6Y10/A4;X6Y10/A4/W210;1;X17Y15/D4;X17Y15/D4/W270;1;X16Y13/B2;X16Y13/B2/N211;1;X18Y15/B5;X18Y15/B5/E250;1;X16Y14/E270;X16Y14/E270/VSS;1;X16Y14/D1;X16Y14/D1/E270;1;X24Y13/B4;X24Y13/B4/E250;1;X10Y12/S270;X10Y12/S270/VSS;1;X10Y12/D3;X10Y12/D3/S270;1;X17Y14/E270;X17Y14/E270/VSS;1;X17Y14/D0;X17Y14/D0/E270;1;X20Y15/A5;X20Y15/A5/W210;1;X20Y11/A3;X20Y11/A3/N210;1;X16Y14/N210;X16Y14/N210/VSS;1;X16Y14/A3;X16Y14/A3/N210;1;X11Y12/A4;X11Y12/A4/E271;1;X9Y12/W210;X9Y12/W210/VSS;1;X9Y12/A5;X9Y12/A5/W210;1;X11Y13/D4;X11Y13/D4/X02;1;X18Y14/W210;X18Y14/W210/VSS;1;X18Y14/A4;X18Y14/A4/W210;1;X18Y15/A4;X18Y15/A4/W210;1;X20Y15/S250;X20Y15/S250/VSS;1;X20Y15/B2;X20Y15/B2/S250;1;X9Y10/E270;X9Y10/E270/VSS;1;X9Y10/D0;X9Y10/D0/E270;1;X10Y13/W210;X10Y13/W210/VSS;1;X9Y13/B2;X9Y13/B2/W211;1;X15Y14/D0;X15Y14/D0/E270;1;X10Y13/B0;X10Y13/B0/N211;1;X9Y12/W270;X9Y12/W270/VSS;1;X9Y12/D5;X9Y12/D5/W270;1;X14Y14/N210;X14Y14/N210/VSS;1;X14Y14/A3;X14Y14/A3/N210;1;X9Y12/D0;X9Y12/D0/E270;1;X21Y13/D5;X21Y13/D5/W270;1;X16Y14/A5;X16Y14/A5/W210;1;X13Y15/W270;X13Y15/W270/VSS;1;X13Y15/D4;X13Y15/D4/W270;1;X25Y13/S270;X25Y13/S270/VSS;1;X25Y13/D2;X25Y13/D2/S270;1;X24Y13/S250;X24Y13/S250/VSS;1;X24Y13/B3;X24Y13/B3/S250;1;X13Y15/W250;X13Y15/W250/VSS;1;X13Y15/B1;X13Y15/B1/W250;1;X10Y16/A4;X10Y16/A4/W210;1;X18Y15/W210;X18Y15/W210/VSS;1;X18Y15/A5;X18Y15/A5/W210;1;X24Y13/N210;X24Y13/N210/VSS;1;X24Y13/A2;X24Y13/A2/N210;1;X25Y13/W250;X25Y13/W250/VSS;1;X25Y13/B1;X25Y13/B1/W250;1;X24Y13/E270;X24Y13/E270/VSS;1;X24Y13/D0;X24Y13/D0/E270;1;X12Y16/W250;X12Y16/W250/VSS;1;X12Y16/B1;X12Y16/B1/W250;1;X6Y10/W210;X6Y10/W210/VSS;1;X6Y10/A5;X6Y10/A5/W210;1;X12Y28/S260;X12Y28/S260/VSS;1;X12Y28/D6;X12Y28/D6/N261;1;X23Y13/D0;X23Y13/D0/E270;1;X19Y13/E210;X19Y13/E210/VSS;1;X19Y13/A0;X19Y13/A0/E210;1;X16Y16/D1;X16Y16/D1/E270;1;X18Y13/E270;X18Y13/E270/VSS;1;X18Y13/D1;X18Y13/D1/E270;1;X11Y12/A5;X11Y12/A5/E271;1;X13Y15/B2;X13Y15/B2/S250;1;X7Y12/E210;X7Y12/E210/VSS;1;X7Y12/A1;X7Y12/A1/E210;1;X18Y15/E250;X18Y15/E250/VSS;1;X18Y15/B4;X18Y15/B4/E250;1;X10Y15/E270;X10Y15/E270/VSS;1;X10Y15/D1;X10Y15/D1/E270;1;X21Y13/D0;X21Y13/D0/E270;1;X20Y11/A5;X20Y11/A5/W210;1;X19Y15/A3;X19Y15/A3/N210;1;X18Y15/A2;X18Y15/A2/N210;1;X16Y15/E270;X16Y15/E270/VSS;1;X16Y15/D1;X16Y15/D1/E270;1;X21Y13/W270;X21Y13/W270/VSS;1;X21Y13/D4;X21Y13/D4/W270;1;X10Y12/E210;X10Y12/E210/VSS;1;X10Y12/A1;X10Y12/A1/E210;1;X9Y10/W210;X9Y10/W210/VSS;1;X9Y10/A4;X9Y10/A4/W210;1;X10Y10/D3;X10Y10/D3/X06;1;X13Y16/D1;X13Y16/D1/E270;1;X9Y13/D3;X9Y13/D3/S270;1;X19Y15/W250;X19Y15/W250/VSS;1;X19Y15/B0;X19Y15/B0/W250;1;X7Y12/S270;X7Y12/S270/VSS;1;X7Y12/D3;X7Y12/D3/S270;1;X19Y11/A0;X19Y11/A0/E210;1;X16Y14/B4;X16Y14/B4/E250;1;X23Y13/B2;X23Y13/B2/S250;1;X9Y15/W250;X9Y15/W250/VSS;1;X9Y15/B1;X9Y15/B1/W250;1;X18Y15/W250;X18Y15/W250/VSS;1;X18Y15/B0;X18Y15/B0/W250;1;X9Y13/E250;X9Y13/E250/VSS;1;X9Y13/B4;X9Y13/B4/E250;1;X23Y13/N210;X23Y13/N210/VSS;1;X23Y13/A3;X23Y13/A3/N210;1;X22Y13/W210;X22Y13/W210/VSS;1;X22Y13/A4;X22Y13/A4/W210;1;X15Y14/N210;X15Y14/N210/VSS;1;X15Y14/A3;X15Y14/A3/N210;1;X18Y14/B3;X18Y14/B3/S250;1;X10Y14/N210;X10Y14/N210/VSS;1;X10Y14/A3;X10Y14/A3/N210;1;X12Y16/W270;X12Y16/W270/VSS;1;X12Y16/D5;X12Y16/D5/W270;1;X19Y11/E210;X19Y11/E210/VSS;1;X19Y11/A1;X19Y11/A1/E210;1;X15Y14/X04;X15Y14/X04/W271;1;X15Y14/D4;X15Y14/D4/X04;1;X14Y14/E270;X14Y14/E270/VSS;1;X14Y14/D1;X14Y14/D1/E270;1;X21Y13/E250;X21Y13/E250/VSS;1;X21Y13/B5;X21Y13/B5/E250;1;X24Y13/E250;X24Y13/E250/VSS;1;X24Y13/B5;X24Y13/B5/E250;1;X20Y15/A2;X20Y15/A2/N210;1;X16Y16/E270;X16Y16/E270/VSS;1;X16Y16/D0;X16Y16/D0/E270;1;X24Y13/A4;X24Y13/A4/W210;1;X24Y13/W210;X24Y13/W210/VSS;1;X24Y13/A5;X24Y13/A5/W210;1;X17Y14/D2;X17Y14/D2/S270;1;X22Y13/S250;X22Y13/S250/VSS;1;X22Y13/B3;X22Y13/B3/S250;1;X9Y14/W270;X9Y14/W270/VSS;1;X9Y14/D4;X9Y14/D4/W270;1;X18Y13/S270;X18Y13/S270/VSS;1;X18Y13/D3;X18Y13/D3/S270;1;X10Y12/A4;X10Y12/A4/W210;1;X12Y17/W210;X12Y17/W210/VSS;1;X12Y17/A4;X12Y17/A4/W210;1;X16Y16/W270;X16Y16/W270/VSS;1;X16Y16/D4;X16Y16/D4/W270;1;X19Y14/E270;X19Y14/E270/VSS;1;X19Y14/D1;X19Y14/D1/E270;1;X24Y13/W270;X24Y13/W270/VSS;1;X24Y13/D4;X24Y13/D4/W270;1;X25Y13/S250;X25Y13/S250/VSS;1;X25Y13/B2;X25Y13/B2/S250;1;X12Y13/W210;X12Y13/W210/VSS;1;X11Y13/X02;X11Y13/X02/W211;1;X11Y13/D5;X11Y13/D5/X02;1;X8Y10/D5;X8Y10/D5/W270;1;X11Y10/A0;X11Y10/A0/E210;1;X9Y13/W250;X9Y13/W250/VSS;1;X9Y13/B1;X9Y13/B1/W250;1;X19Y11/A3;X19Y11/A3/N210;1;X20Y15/N210;X20Y15/N210/VSS;1;X20Y15/A3;X20Y15/A3/N210;1;X20Y15/B0;X20Y15/B0/W250;1;X13Y15/S250;X13Y15/S250/VSS;1;X13Y15/B3;X13Y15/B3/S250;1;X17Y14/D4;X17Y14/D4/W270;1;X9Y16/N230;X9Y16/N230/VSS;1;X9Y15/X02;X9Y15/X02/N231;1;X9Y15/D4;X9Y15/D4/X02;1;X21Y13/W250;X21Y13/W250/VSS;1;X21Y13/B1;X21Y13/B1/W250;1;X8Y10/N210;X8Y10/N210/VSS;1;X8Y10/A2;X8Y10/A2/N210;1;X17Y15/N210;X17Y15/N210/VSS;1;X17Y15/A2;X17Y15/A2/N210;1;X18Y13/W270;X18Y13/W270/VSS;1;X18Y13/D4;X18Y13/D4/W270;1;X21Y13/D3;X21Y13/D3/S270;1;X25Y13/A1;X25Y13/A1/E210;1;X19Y14/N210;X19Y14/N210/VSS;1;X19Y14/A2;X19Y14/A2/N210;1;X8Y12/D3;X8Y12/D3/S270;1;X16Y15/W210;X16Y15/W210/VSS;1;X16Y15/A5;X16Y15/A5/W210;1;X25Y13/E210;X25Y13/E210/VSS;1;X25Y13/A0;X25Y13/A0/E210;1;X9Y10/D3;X9Y10/D3/S270;1;X8Y10/W210;X8Y10/W210/VSS;1;X8Y10/A4;X8Y10/A4/W210;1;X12Y15/S270;X12Y15/S270/VSS;1;X12Y15/D2;X12Y15/D2/S270;1;X11Y15/B3;X11Y15/B3/S250;1;X17Y15/D2;X17Y15/D2/S270;1;X13Y15/S270;X13Y15/S270/VSS;1;X13Y15/D3;X13Y15/D3/S270;1;X19Y14/E210;X19Y14/E210/VSS;1;X19Y14/A1;X19Y14/A1/E210;1;X9Y13/S270;X9Y13/S270/VSS;1;X9Y13/D2;X9Y13/D2/S270;1;X23Y13/E270;X23Y13/E270/VSS;1;X23Y13/D1;X23Y13/D1/E270;1;X17Y13/W250;X17Y13/W250/VSS;1;X17Y13/B0;X17Y13/B0/W250;1;X18Y11/N210;X18Y11/N210/VSS;1;X18Y11/A2;X18Y11/A2/N210;1;X14Y10/N210;X14Y10/N210/VSS;1;X14Y10/A3;X14Y10/A3/N210;1;X20Y15/W250;X20Y15/W250/VSS;1;X20Y15/B1;X20Y15/B1/W250;1;X23Y13/E250;X23Y13/E250/VSS;1;X23Y13/B5;X23Y13/B5/E250;1;X24Y13/B1;X24Y13/B1/W250;1;X15Y14/B2;X15Y14/B2/W211;1;X16Y14/W270;X16Y14/W270/VSS;1;X16Y14/D5;X16Y14/D5/W270;1;X8Y10/E270;X8Y10/E270/VSS;1;X8Y10/D0;X8Y10/D0/E270;1;X16Y13/W250;X16Y13/W250/VSS;1;X16Y13/B1;X16Y13/B1/W250;1;X18Y14/S270;X18Y14/S270/VSS;1;X18Y14/D3;X18Y14/D3/S270;1;X18Y14/B1;X18Y14/B1/W250;1;X11Y12/D3;X11Y12/D3/S270;1;X12Y12/S270;X12Y12/S270/VSS;1;X12Y12/D2;X12Y12/D2/S270;1;X22Y13/A2;X22Y13/A2/N210;1;X22Y13/E250;X22Y13/E250/VSS;1;X22Y13/B4;X22Y13/B4/E250;1;X24Y13/E210;X24Y13/E210/VSS;1;X24Y13/A0;X24Y13/A0/E210;1;X19Y14/S250;X19Y14/S250/VSS;1;X19Y14/B2;X19Y14/B2/S250;1;X12Y13/E270;X12Y13/E270/VSS;1;X12Y13/D0;X12Y13/D0/E270;1;X11Y10/E270;X11Y10/E270/VSS;1;X11Y10/D1;X11Y10/D1/E270;1;X10Y15/S250;X10Y15/S250/VSS;1;X10Y15/B2;X10Y15/B2/S250;1;X23Y13/W210;X23Y13/W210/VSS;1;X23Y13/A4;X23Y13/A4/W210;1;X6Y10/A3;X6Y10/A3/N210;1;X11Y14/E270;X11Y14/E270/VSS;1;X11Y14/D0;X11Y14/D0/E270;1;X17Y14/A1;X17Y14/A1/E210;1;X18Y15/D1;X18Y15/D1/E270;1;X14Y15/S270;X14Y15/S270/VSS;1;X14Y15/D2;X14Y15/D2/S270;1;X10Y12/E270;X10Y12/E270/VSS;1;X10Y12/D1;X10Y12/D1/E270;1;X15Y14/W250;X15Y14/W250/VSS;1;X15Y14/B0;X15Y14/B0/W250;1;X21Y13/E210;X21Y13/E210/VSS;1;X21Y13/A1;X21Y13/A1/E210;1;X18Y13/B2;X18Y13/B2/N211;1;X10Y10/X06;X10Y10/X06/E211;1;X10Y10/D2;X10Y10/D2/X06;1;X12Y16/S250;X12Y16/S250/VSS;1;X12Y16/B3;X12Y16/B3/S250;1;X21Y15/W250;X21Y15/W250/VSS;1;X21Y15/B1;X21Y15/B1/W250;1;X17Y10/N210;X17Y10/N210/VSS;1;X17Y10/A2;X17Y10/A2/N210;1;X20Y15/E210;X20Y15/E210/VSS;1;X20Y15/A0;X20Y15/A0/E210;1;X8Y12/S270;X8Y12/S270/VSS;1;X8Y12/D2;X8Y12/D2/S270;1;X15Y14/S270;X15Y14/S270/VSS;1;X15Y14/D3;X15Y14/D3/S270;1;X7Y10/W210;X7Y10/W210/VSS;1;X7Y10/A4;X7Y10/A4/W210;1;X21Y15/S250;X21Y15/S250/VSS;1;X21Y15/B2;X21Y15/B2/S250;1;X16Y13/S270;X16Y13/S270/VSS;1;X16Y13/D2;X16Y13/D2/S270;1;X8Y10/D2;X8Y10/D2/S270;1;X17Y15/W270;X17Y15/W270/VSS;1;X17Y15/D5;X17Y15/D5/W270;1;X12Y15/D4;X12Y15/D4/W270;1;X12Y16/E250;X12Y16/E250/VSS;1;X12Y16/B4;X12Y16/B4/E250;1;X19Y15/E210;X19Y15/E210/VSS;1;X19Y15/A1;X19Y15/A1/E210;1;X19Y13/W250;X19Y13/W250/VSS;1;X19Y13/B0;X19Y13/B0/W250;1;X16Y14/E210;X16Y14/E210/VSS;1;X16Y14/A1;X16Y14/A1/E210;1;X8Y12/D1;X8Y12/D1/E270;1;X14Y14/S270;X14Y14/S270/VSS;1;X14Y14/D3;X14Y14/D3/S270;1;X20Y13/E270;X20Y13/E270/VSS;1;X20Y13/D1;X20Y13/D1/E270;1;X10Y10/E270;X10Y10/E270/VSS;1;X10Y10/D1;X10Y10/D1/E270;1;X9Y10/W270;X9Y10/W270/VSS;1;X9Y10/D5;X9Y10/D5/W270;1;X10Y10/W210;X10Y10/W210/VSS;1;X10Y10/A5;X10Y10/A5/W210;1;X18Y13/E250;X18Y13/E250/VSS;1;X18Y13/B4;X18Y13/B4/E250;1;X9Y10/S270;X9Y10/S270/VSS;1;X9Y10/D2;X9Y10/D2/S270;1;X6Y10/N210;X6Y10/N210/VSS;1;X6Y10/A2;X6Y10/A2/N210;1;X10Y15/S270;X10Y15/S270/VSS;1;X10Y15/D2;X10Y15/D2/S270;1;X21Y15/D0;X21Y15/D0/E270;1;X9Y12/S270;X9Y12/S270/VSS;1;X9Y12/D3;X9Y12/D3/S270;1;X9Y12/E270;X9Y12/E270/VSS;1;X9Y12/D1;X9Y12/D1/E270;1;X8Y10/W270;X8Y10/W270/VSS;1;X8Y10/D4;X8Y10/D4/W270;1;X11Y13/S270;X11Y13/S270/VSS;1;X11Y13/D2;X11Y13/D2/S270;1;X18Y15/E270;X18Y15/E270/VSS;1;X18Y15/D0;X18Y15/D0/E270;1;X16Y10/E210;X16Y10/E210/VSS;1;X16Y10/A0;X16Y10/A0/E210;1;X10Y15/W250;X10Y15/W250/VSS;1;X10Y15/B0;X10Y15/B0/W250;1;X17Y14/E210;X17Y14/E210/VSS;1;X17Y14/A0;X17Y14/A0/E210;1;X9Y15/S270;X9Y15/S270/VSS;1;X9Y15/D2;X9Y15/D2/S270;1;X22Y13/D4;X22Y13/D4/W270;1;X10Y14/E270;X10Y14/E270/VSS;1;X10Y14/D0;X10Y14/D0/E270;1;X21Y13/E270;X21Y13/E270/VSS;1;X21Y13/D1;X21Y13/D1/E270;1;X20Y15/W210;X20Y15/W210/VSS;1;X20Y15/A4;X20Y15/A4/W210;1;X11Y12/D0;X11Y12/D0/E270;1;X18Y10/A1;X18Y10/A1/E210;1;X16Y10/W210;X16Y10/W210/VSS;1;X16Y10/A4;X16Y10/A4/W210;1;X20Y11/E210;X20Y11/E210/VSS;1;X20Y11/A0;X20Y11/A0/E210;1;X17Y14/W270;X17Y14/W270/VSS;1;X17Y14/D5;X17Y14/D5/W270;1;X23Y13/S250;X23Y13/S250/VSS;1;X23Y13/B3;X23Y13/B3/S250;1;X11Y13/W250;X11Y13/W250/VSS;1;X11Y13/B1;X11Y13/B1/W250;1;X11Y15/W270;X11Y15/W270/VSS;1;X11Y15/D4;X11Y15/D4/W270;1;X20Y13/E210;X20Y13/E210/VSS;1;X20Y13/A1;X20Y13/A1/E210;1;X11Y12/E210;X11Y12/E210/VSS;1;X11Y12/A0;X11Y12/A0/E210;1;X15Y14/E270;X15Y14/E270/VSS;1;X15Y14/D1;X15Y14/D1/E270;1;X7Y12/W270;X7Y12/W270/VSS;1;X7Y12/D5;X7Y12/D5/W270;1;X15Y15/N270;X15Y15/N270/VSS;1;X15Y14/A0;X15Y14/A0/N271;1;X18Y15/A0;X18Y15/A0/E210;1;X10Y14/S250;X10Y14/S250/VSS;1;X10Y14/B3;X10Y14/B3/S250;1;X19Y15/E250;X19Y15/E250/VSS;1;X19Y15/B5;X19Y15/B5/E250;1;X11Y17/E250;X11Y17/E250/VSS;1;X12Y17/A2;X12Y17/A2/E251;1;X10Y12/W210;X10Y12/W210/VSS;1;X10Y12/A5;X10Y12/A5/W210;1;X13Y16/S270;X13Y16/S270/VSS;1;X13Y16/D3;X13Y16/D3/S270;1;X19Y11/N210;X19Y11/N210/VSS;1;X19Y11/A2;X19Y11/A2/N210;1;X18Y10/W210;X18Y10/W210/VSS;1;X18Y10/A5;X18Y10/A5/W210;1;X14Y15/W270;X14Y15/W270/VSS;1;X14Y15/D4;X14Y15/D4/W270;1;X8Y12/E270;X8Y12/E270/VSS;1;X8Y12/D0;X8Y12/D0/E270;1;X18Y15/S270;X18Y15/S270/VSS;1;X18Y15/D2;X18Y15/D2/S270;1;X7Y12/W210;X7Y12/W210/VSS;1;X7Y12/A5;X7Y12/A5/W210;1;X22Y28/S230;X22Y28/S230/VSS;1;X22Y28/C6;X22Y28/C6/S230;1;X20Y13/S270;X20Y13/S270/VSS;1;X20Y13/D3;X20Y13/D3/S270;1;X9Y15/S250;X9Y15/S250/VSS;1;X9Y15/B2;X9Y15/B2/S250;1;X18Y15/W270;X18Y15/W270/VSS;1;X18Y15/D4;X18Y15/D4/W270;1;X13Y16/E270;X13Y16/E270/VSS;1;X13Y16/D0;X13Y16/D0/E270;1;X18Y15/N210;X18Y15/N210/VSS;1;X18Y15/A3;X18Y15/A3/N210;1;X9Y13/W270;X9Y13/W270/VSS;1;X9Y13/D4;X9Y13/D4/W270;1;X21Y13/N210;X21Y13/N210/VSS;1;X21Y13/A3;X21Y13/A3/N210;1;X20Y11/W210;X20Y11/W210/VSS;1;X20Y11/A4;X20Y11/A4/W210;1;X18Y15/E210;X18Y15/E210/VSS;1;X18Y15/A1;X18Y15/A1/E210;1;X18Y14/S250;X18Y14/S250/VSS;1;X18Y14/B2;X18Y14/B2/S250;1;X10Y10/W270;X10Y10/W270/VSS;1;X10Y10/D5;X10Y10/D5/W270;1;X24Y13/W250;X24Y13/W250/VSS;1;X24Y13/B0;X24Y13/B0/W250;1;X18Y15/S250;X18Y15/S250/VSS;1;X18Y15/B3;X18Y15/B3/S250;1;X9Y10/E210;X9Y10/E210/VSS;1;X9Y10/A0;X9Y10/A0/E210;1;X17Y14/W210;X17Y14/W210/VSS;1;X17Y14/A5;X17Y14/A5/W210;1;X12Y15/W210;X12Y15/W210/VSS;1;X12Y15/A5;X12Y15/A5/W210;1;X10Y12/N210;X10Y12/N210/VSS;1;X10Y12/A3;X10Y12/A3/N210;1;X18Y14/E270;X18Y14/E270/VSS;1;X18Y14/D0;X18Y14/D0/E270;1;X16Y14/W210;X16Y14/W210/VSS;1;X16Y14/A4;X16Y14/A4/W210;1;X18Y14/W250;X18Y14/W250/VSS;1;X18Y14/B0;X18Y14/B0/W250;1;X17Y10/E210;X17Y10/E210/VSS;1;X17Y10/A0;X17Y10/A0/E210;1;X24Y13/S270;X24Y13/S270/VSS;1;X24Y13/D2;X24Y13/D2/S270;1;X11Y12/N210;X11Y12/N210/VSS;1;X11Y12/A3;X11Y12/A3/N210;1;X21Y13/S270;X21Y13/S270/VSS;1;X21Y13/D2;X21Y13/D2/S270;1;X21Y15/E210;X21Y15/E210/VSS;1;X21Y15/A0;X21Y15/A0/E210;1;X10Y16/W210;X10Y16/W210/VSS;1;X10Y16/A5;X10Y16/A5/W210;1;X16Y14/S250;X16Y14/S250/VSS;1;X16Y14/B3;X16Y14/B3/S250;1;X11Y14/E210;X11Y14/E210/VSS;1;X11Y14/A0;X11Y14/A0/E210;1;X20Y11/N210;X20Y11/N210/VSS;1;X20Y11/A2;X20Y11/A2/N210;1;X15Y16/W270;X15Y16/W270/VSS;1;X15Y16/D5;X15Y16/D5/W270;1;X16Y14/S270;X16Y14/S270/VSS;1;X16Y14/D3;X16Y14/D3/S270;1;X18Y10/E210;X18Y10/E210/VSS;1;X18Y10/A0;X18Y10/A0/E210;1;X19Y15/N210;X19Y15/N210/VSS;1;X19Y15/A2;X19Y15/A2/N210;1;X16Y13/E270;X16Y13/E270/VSS;1;X16Y13/D1;X16Y13/D1/E270;1;X10Y12/W270;X10Y12/W270/VSS;1;X10Y12/D5;X10Y12/D5/W270;1;X12Y15/W270;X12Y15/W270/VSS;1;X12Y15/D5;X12Y15/D5/W270;1;X12Y15/E250;X12Y15/E250/VSS;1;X12Y15/B5;X12Y15/B5/E250;1;X17Y15/E270;X17Y15/E270/VSS;1;X17Y15/D0;X17Y15/D0/E270;1;X6Y10/S270;X6Y10/S270/VSS;1;X6Y10/D3;X6Y10/D3/S270;1;X22Y13/N210;X22Y13/N210/VSS;1;X22Y13/A3;X22Y13/A3/N210;1;X11Y12/E270;X11Y12/E270/VSS;1;X11Y12/D1;X11Y12/D1/E270;1;X8Y10/S270;X8Y10/S270/VSS;1;X8Y10/D3;X8Y10/D3/S270;1;X16Y16/D2;X16Y16/D2/S270;1;X21Y13/S250;X21Y13/S250/VSS;1;X21Y13/B2;X21Y13/B2/S250;1;X11Y10/E210;X11Y10/E210/VSS;1;X11Y10/A1;X11Y10/A1/E210;1;X16Y14/E250;X16Y14/E250/VSS;1;X16Y14/B5;X16Y14/B5/E250;1;X22Y13/W270;X22Y13/W270/VSS;1;X22Y13/D5;X22Y13/D5/W270;1;X14Y14/W270;X14Y14/W270/VSS;1;X14Y14/D4;X14Y14/D4/W270;1;X11Y15/S250;X11Y15/S250/VSS;1;X11Y15/B2;X11Y15/B2/S250;1;X8Y12/W270;X8Y12/W270/VSS;1;X8Y12/D5;X8Y12/D5/W270;1;X19Y13/E270;X19Y13/E270/VSS;1;X19Y13/D0;X19Y13/D0/E270;1;X7Y12/E270;X7Y12/E270/VSS;1;X7Y12/D1;X7Y12/D1/E270;1;X17Y14/S270;X17Y14/S270/VSS;1;X17Y14/D3;X17Y14/D3/S270;1;X15Y14/W210;X15Y14/W210/VSS;1;X15Y14/A4;X15Y14/A4/W210;1;X16Y16/S270;X16Y16/S270/VSS;1;X16Y16/D3;X16Y16/D3/S270;1;X15Y10/N210;X15Y10/N210/VSS;1;X15Y10/A2;X15Y10/A2/N210;1;X19Y15/S250;X19Y15/S250/VSS;1;X19Y15/B2;X19Y15/B2/S250;1;X21Y15/E270;X21Y15/E270/VSS;1;X21Y15/D1;X21Y15/D1/E270;1;X7Y10/W270;X7Y10/W270/VSS;1;X7Y10/D5;X7Y10/D5/W270;1;X23Y13/W270;X23Y13/W270/VSS;1;X23Y13/D4;X23Y13/D4/W270;1;X11Y12/S270;X11Y12/S270/VSS;1;X11Y12/D2;X11Y12/D2/S270;1;X12Y12/E210;X12Y12/E210/VSS;1;X12Y12/A0;X12Y12/A0/E210;1;X18Y14/N210;X18Y14/N210/VSS;1;X18Y14/A3;X18Y14/A3/N210;1;X0Y0/VSS;;1;X11Y13/E270;X11Y13/E270/VSS;1;X11Y13/D1;X11Y13/D1/E270;1"
          }
        },
        "cpu0.alu[0]": {
          "hide_name": 0,
          "bits": [ 7473 ] ,
          "attributes": {
            "ROUTING": "X7Y16/Q1;;1;X7Y16/SN10;X7Y16/SN10/Q1;1;X7Y15/A2;X7Y15/A2/N111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:150.10-150.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F1;;1;X7Y16/XD1;X7Y16/XD1/F1;1"
          }
        },
        "cpu0.b_reg[1]": {
          "hide_name": 0,
          "bits": [ 7470 ] ,
          "attributes": {
            "ROUTING": "X6Y16/Q3;;1;X6Y16/E230;X6Y16/E230/Q3;1;X7Y16/B2;X7Y16/B2/E231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7469 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[1]": {
          "hide_name": 0,
          "bits": [ 7467 ] ,
          "attributes": {
            "ROUTING": "X7Y16/Q2;;1;X7Y16/W130;X7Y16/W130/Q2;1;X6Y16/A7;X6Y16/A7/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:150.10-150.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7466 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F2;;1;X7Y16/XD2;X7Y16/XD2/F2;1"
          }
        },
        "cpu0.b_reg[2]": {
          "hide_name": 0,
          "bits": [ 7464 ] ,
          "attributes": {
            "ROUTING": "X7Y15/Q3;;1;X7Y15/SN10;X7Y15/SN10/Q3;1;X7Y16/B3;X7Y16/B3/S111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7463 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[2]": {
          "hide_name": 0,
          "bits": [ 7461 ] ,
          "attributes": {
            "ROUTING": "X6Y15/Q0;;1;X6Y15/X01;X6Y15/X01/Q0;1;X6Y15/A1;X6Y15/A1/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7459 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F3;;1;X7Y16/EW20;X7Y16/EW20/F3;1;X6Y16/N220;X6Y16/N220/W121;1;X6Y15/D0;X6Y15/D0/N221;1;X6Y15/XD0;X6Y15/XD0/D0;1"
          }
        },
        "cpu0.b_reg[3]": {
          "hide_name": 0,
          "bits": [ 7457 ] ,
          "attributes": {
            "ROUTING": "X7Y17/Q0;;1;X7Y17/S130;X7Y17/S130/Q0;1;X7Y17/N250;X7Y17/N250/S130;1;X7Y16/B4;X7Y16/B4/N251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7456 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[3]": {
          "hide_name": 0,
          "bits": [ 7454 ] ,
          "attributes": {
            "ROUTING": "X7Y16/Q4;;1;X7Y16/E130;X7Y16/E130/Q4;1;X7Y16/A7;X7Y16/A7/E130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:150.10-150.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7453 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F4;;1;X7Y16/XD4;X7Y16/XD4/F4;1"
          }
        },
        "cpu0.b_reg[4]": {
          "hide_name": 0,
          "bits": [ 7451 ] ,
          "attributes": {
            "ROUTING": "X6Y16/Q1;;1;X6Y16/E210;X6Y16/E210/Q1;1;X7Y16/B5;X7Y16/B5/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7450 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[4]": {
          "hide_name": 0,
          "bits": [ 7448 ] ,
          "attributes": {
            "ROUTING": "X7Y16/Q5;;1;X7Y16/EW10;X7Y16/EW10/Q5;1;X6Y16/B0;X6Y16/B0/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:150.10-150.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7447 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F5;;1;X7Y16/XD5;X7Y16/XD5/F5;1"
          }
        },
        "cpu0.b_reg[5]": {
          "hide_name": 0,
          "bits": [ 7445 ] ,
          "attributes": {
            "ROUTING": "X9Y16/Q0;;1;X9Y16/EW10;X9Y16/EW10/Q0;1;X8Y16/B0;X8Y16/B0/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7444 ] ,
          "attributes": {
            "ROUTING": "X8Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[5]": {
          "hide_name": 0,
          "bits": [ 7442 ] ,
          "attributes": {
            "ROUTING": "X8Y16/Q0;;1;X8Y16/N100;X8Y16/N100/Q0;1;X8Y15/B5;X8Y15/B5/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:150.10-150.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7441 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F0;;1;X8Y16/XD0;X8Y16/XD0/F0;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9164 ] ,
          "attributes": {
            "ROUTING": "X10Y15/C0;X10Y15/C0/X04;1;X20Y11/D2;X20Y11/D2/X03;1;X20Y11/C4;X20Y11/C4/S220;1;X10Y16/C2;X10Y16/C2/X04;1;X21Y13/C2;X21Y13/C2/W220;1;X18Y14/C0;X18Y14/C0/X04;1;X25Y13/C3;X25Y13/C3/X04;1;X18Y11/E270;X18Y11/E270/VCC;1;X18Y11/D1;X18Y11/D1/E270;1;X17Y14/C5;X17Y14/C5/S220;1;X8Y12/A0;X8Y12/A0/X03;1;X12Y16/C4;X12Y16/C4/S220;1;X18Y13/C1;X18Y13/C1/X04;1;X9Y12/C3;X9Y12/C3/X04;1;X15Y14/C3;X15Y14/C3/W220;1;X18Y13/C0;X18Y13/C0/X04;1;X15Y16/C2;X15Y16/C2/X04;1;X25Y13/C2;X25Y13/C2/X04;1;X10Y12/C2;X10Y12/C2/X04;1;X9Y12/N200;X9Y12/N200/VCC;1;X9Y12/A0;X9Y12/A0/N200;1;X21Y13/C4;X21Y13/C4/S220;1;X23Y13/C4;X23Y13/C4/X08;1;X10Y12/C0;X10Y12/C0/X04;1;X19Y11/C0;X19Y11/C0/N220;1;X17Y10/D5;X17Y10/D5/X04;1;X16Y10/D3;X16Y10/D3/X08;1;X9Y12/C5;X9Y12/C5/X08;1;X8Y10/C2;X8Y10/C2/X04;1;X17Y10/D2;X17Y10/D2/S270;1;X11Y15/C2;X11Y15/C2/X04;1;X11Y16/C0;X11Y16/C0/X04;1;X19Y11/D0;X19Y11/D0/X03;1;X20Y13/C3;X20Y13/C3/X04;1;X9Y14/C4;X9Y14/C4/S220;1;X19Y11/N220;X19Y11/N220/VCC;1;X19Y11/C1;X19Y11/C1/N220;1;X17Y10/C5;X17Y10/C5/S220;1;X9Y14/C0;X9Y14/C0/X04;1;X15Y10/C3;X15Y10/C3/X04;1;X8Y12/A5;X8Y12/A5/S200;1;X9Y13/B5;X9Y13/B5/X08;1;X12Y17/C0;X12Y17/C0/X04;1;X19Y15/C3;X19Y15/C3/X04;1;X7Y10/C2;X7Y10/C2/S241;1;X19Y14/C3;X19Y14/C3/X04;1;X21Y11/C1;X21Y11/C1/N220;1;X14Y15/C1;X14Y15/C1/N220;1;X18Y11/D3;X18Y11/D3/E260;1;X20Y11/X03;X20Y11/X03/VCC;1;X20Y11/D3;X20Y11/D3/X03;1;X19Y15/C4;X19Y15/C4/X08;1;X10Y12/C4;X10Y12/C4/S220;1;X17Y15/C4;X17Y15/C4/S220;1;X14Y15/N220;X14Y15/N220/VCC;1;X14Y15/C0;X14Y15/C0/N220;1;X9Y10/C4;X9Y10/C4/S220;1;X9Y14/S220;X9Y14/S220/VCC;1;X9Y14/C5;X9Y14/C5/S220;1;X16Y10/D2;X16Y10/D2/X08;1;X17Y10/D1;X17Y10/D1/S260;1;X7Y9/S240;X7Y9/S240/VCC;1;X7Y10/C3;X7Y10/C3/S241;1;X13Y15/C4;X13Y15/C4/X08;1;X10Y16/C0;X10Y16/C0/X04;1;X9Y12/X04;X9Y12/X04/VCC;1;X9Y12/C2;X9Y12/C2/X04;1;X9Y12/A2;X9Y12/A2/X07;1;X9Y12/X08;X9Y12/X08/VCC;1;X9Y12/C4;X9Y12/C4/X08;1;X12Y17/A1;X12Y17/A1/X03;1;X8Y16/C1;X8Y16/C1/X04;1;X17Y13/C3;X17Y13/C3/W220;1;X16Y16/C1;X16Y16/C1/X04;1;X16Y10/C0;X16Y10/C0/X04;1;X21Y15/C1;X21Y15/C1/X04;1;X12Y15/C0;X12Y15/C0/N220;1;X8Y12/C4;X8Y12/C4/S220;1;X8Y12/C2;X8Y12/C2/X04;1;X18Y13/C4;X18Y13/C4/X08;1;X22Y13/C5;X22Y13/C5/X08;1;X23Y13/C1;X23Y13/C1/X04;1;X9Y10/S220;X9Y10/S220/VCC;1;X9Y10/C5;X9Y10/C5/S220;1;X11Y15/C4;X11Y15/C4/S221;1;X19Y11/D5;X19Y11/D5/X07;1;X11Y13/C4;X11Y13/C4/X08;1;X21Y15/C3;X21Y15/C3/X04;1;X9Y17/C1;X9Y17/C1/X04;1;X16Y13/C3;X16Y13/C3/W220;1;X8Y17/D1;X8Y17/D1/X03;1;X13Y15/X08;X13Y15/X08/VCC;1;X13Y15/C5;X13Y15/C5/X08;1;X14Y10/D3;X14Y10/D3/X08;1;X17Y14/C1;X17Y14/C1/X04;1;X18Y10/C1;X18Y10/C1/X04;1;X15Y14/C4;X15Y14/C4/S220;1;X7Y12/C3;X7Y12/C3/W220;1;X9Y12/X07;X9Y12/X07/VCC;1;X9Y12/A4;X9Y12/A4/X07;1;X10Y14/C4;X10Y14/C4/S220;1;X18Y10/D0;X18Y10/D0/X03;1;X19Y11/C4;X19Y11/C4/S220;1;X19Y10/D1;X19Y10/D1/X08;1;X16Y10/D1;X16Y10/D1/X08;1;X13Y16/C3;X13Y16/C3/X04;1;X14Y10/D4;X14Y10/D4/X04;1;X12Y17/C4;X12Y17/C4/S220;1;X14Y14/C5;X14Y14/C5/S220;1;X19Y13/X04;X19Y13/X04/VCC;1;X19Y13/C0;X19Y13/C0/X04;1;X7Y16/C4;X7Y16/C4/X08;1;X21Y11/N220;X21Y11/N220/VCC;1;X21Y11/C0;X21Y11/C0/N220;1;X9Y15/X08;X9Y15/X08/VCC;1;X9Y15/B5;X9Y15/B5/X08;1;X19Y11/D2;X19Y11/D2/X03;1;X9Y17/D0;X9Y17/D0/E270;1;X10Y10/C2;X10Y10/C2/X04;1;X7Y10/C1;X7Y10/C1/N220;1;X16Y15/C0;X16Y15/C0/N220;1;X18Y13/B3;X18Y13/B3/X04;1;X21Y11/D0;X21Y11/D0/S260;1;X13Y17/E270;X13Y17/E270/VCC;1;X13Y17/D0;X13Y17/D0/E270;1;X20Y11/C1;X20Y11/C1/X04;1;X13Y16/C0;X13Y16/C0/X04;1;X15Y10/D4;X15Y10/D4/X04;1;X8Y10/C4;X8Y10/C4/S220;1;X15Y14/W220;X15Y14/W220/VCC;1;X15Y14/C2;X15Y14/C2/W220;1;X11Y12/C2;X11Y12/C2/X04;1;X18Y10/D3;X18Y10/D3/X03;1;X10Y12/C1;X10Y12/C1/X04;1;X9Y15/C2;X9Y15/C2/X04;1;X18Y10/D2;X18Y10/D2/X03;1;X18Y11/C0;X18Y11/C0/N220;1;X17Y10/D4;X17Y10/D4/X04;1;X15Y16/C4;X15Y16/C4/X08;1;X7Y16/C1;X7Y16/C1/E241;1;X19Y15/X08;X19Y15/X08/VCC;1;X19Y15/C5;X19Y15/C5/X08;1;X10Y15/C2;X10Y15/C2/X04;1;X12Y15/C2;X12Y15/C2/W220;1;X25Y13/C0;X25Y13/C0/X04;1;X17Y15/C0;X17Y15/C0/X04;1;X8Y17/C5;X8Y17/C5/S220;1;X18Y11/E260;X18Y11/E260/VCC;1;X18Y11/D2;X18Y11/D2/E260;1;X12Y17/C3;X12Y17/C3/X04;1;X17Y10/S270;X17Y10/S270/VCC;1;X17Y10/D3;X17Y10/D3/S270;1;X9Y17/X04;X9Y17/X04/VCC;1;X9Y17/C2;X9Y17/C2/X04;1;X16Y14/C3;X16Y14/C3/X04;1;X15Y14/C0;X15Y14/C0/N220;1;X6Y10/C4;X6Y10/C4/X08;1;X7Y10/N220;X7Y10/N220/VCC;1;X7Y10/C0;X7Y10/C0/N220;1;X24Y13/C4;X24Y13/C4/S220;1;X11Y13/C2;X11Y13/C2/X04;1;X19Y11/X03;X19Y11/X03/VCC;1;X19Y11/D3;X19Y11/D3/X03;1;X15Y10/D2;X15Y10/D2/X03;1;X11Y14/S220;X11Y14/S220/VCC;1;X11Y15/C5;X11Y15/C5/S221;1;X20Y13/C4;X20Y13/C4/X08;1;X9Y13/C4;X9Y13/C4/X08;1;X10Y14/S220;X10Y14/S220/VCC;1;X10Y14/C5;X10Y14/C5/S220;1;X13Y16/C1;X13Y16/C1/X04;1;X8Y17/C1;X8Y17/C1/X04;1;X16Y14/C0;X16Y14/C0/X04;1;X11Y12/C0;X11Y12/C0/X04;1;X9Y15/C5;X9Y15/C5/S220;1;X20Y15/C1;X20Y15/C1/X04;1;X10Y14/C2;X10Y14/C2/X04;1;X0Y0/N200;X0Y0/N200/VCC;1;X0Y0/C4;X0Y0/C4/S201;1;X15Y16/X08;X15Y16/X08/VCC;1;X15Y16/C5;X15Y16/C5/X08;1;X7Y12/C5;X7Y12/C5/S220;1;X14Y10/C2;X14Y10/C2/X04;1;X10Y10/C5;X10Y10/C5/X08;1;X12Y16/C3;X12Y16/C3/X04;1;X18Y11/D4;X18Y11/D4/N260;1;X19Y10/C1;X19Y10/C1/X04;1;X8Y12/C3;X8Y12/C3/X04;1;X9Y13/C3;X9Y13/C3/X04;1;X6Y10/C3;X6Y10/C3/X04;1;X10Y10/X08;X10Y10/X08/VCC;1;X10Y10/C4;X10Y10/C4/X08;1;X14Y14/C1;X14Y14/C1/X04;1;X17Y13/C0;X17Y13/C0/N220;1;X11Y13/C3;X11Y13/C3/X04;1;X18Y10/D5;X18Y10/D5/X04;1;X11Y12/C3;X11Y12/C3/X04;1;X15Y16/C0;X15Y16/C0/X04;1;X16Y13/C4;X16Y13/C4/X08;1;X20Y11/D4;X20Y11/D4/X04;1;X9Y17/S270;X9Y17/S270/VCC;1;X9Y17/D2;X9Y17/D2/S270;1;X9Y17/D1;X9Y17/D1/E270;1;X17Y15/C3;X17Y15/C3/X04;1;X8Y16/X03;X8Y16/X03/VCC;1;X8Y16/D2;X8Y16/D2/X03;1;X16Y15/C2;X16Y15/C2/W220;1;X7Y10/N200;X7Y10/N200/VCC;1;X7Y10/A1;X7Y10/A1/N200;1;X10Y16/C5;X10Y16/C5/S220;1;X8Y17/S220;X8Y17/S220/VCC;1;X8Y17/C4;X8Y17/C4/S220;1;X7Y12/C0;X7Y12/C0/N220;1;X15Y16/C1;X15Y16/C1/X04;1;X14Y10/C0;X14Y10/C0/X04;1;X7Y12/W220;X7Y12/W220/VCC;1;X7Y12/C2;X7Y12/C2/W220;1;X22Y13/C2;X22Y13/C2/W220;1;X14Y14/A4;X14Y14/A4/X07;1;X17Y13/W220;X17Y13/W220/VCC;1;X17Y13/C2;X17Y13/C2/W220;1;X15Y10/C0;X15Y10/C0/X04;1;X23Y13/C3;X23Y13/C3/X04;1;X22Y13/C0;X22Y13/C0/N220;1;X18Y10/C3;X18Y10/C3/W220;1;X16Y13/W220;X16Y13/W220/VCC;1;X16Y13/C2;X16Y13/C2/W220;1;X7Y16/C2;X7Y16/C2/W220;1;X23Y13/C0;X23Y13/C0/X04;1;X18Y11/N200;X18Y11/N200/VCC;1;X18Y11/A1;X18Y11/A1/N200;1;X18Y15/C1;X18Y15/C1/X04;1;X16Y14/C4;X16Y14/C4/X08;1;X17Y10/C1;X17Y10/C1/X04;1;X10Y10/C0;X10Y10/C0/X04;1;X21Y13/C1;X21Y13/C1/N220;1;X14Y10/D5;X14Y10/D5/X04;1;X19Y14/C0;X19Y14/C0/X04;1;X10Y16/S220;X10Y16/S220/VCC;1;X10Y16/C4;X10Y16/C4/S220;1;X15Y10/C2;X15Y10/C2/X04;1;X9Y14/C2;X9Y14/C2/X04;1;X12Y17/D3;X12Y17/D3/E260;1;X12Y15/C4;X12Y15/C4/S220;1;X23Y13/X08;X23Y13/X08/VCC;1;X23Y13/C5;X23Y13/C5/X08;1;X14Y15/X08;X14Y15/X08/VCC;1;X14Y15/C4;X14Y15/C4/X08;1;X18Y14/C2;X18Y14/C2/X04;1;X7Y12/N220;X7Y12/N220/VCC;1;X7Y12/C1;X7Y12/C1/N220;1;X8Y14/CE2;X8Y14/CE2/VCC;1;X24Y13/C2;X24Y13/C2/X04;1;X18Y11/C5;X18Y11/C5/S220;1;X8Y16/D0;X8Y16/D0/E270;1;X11Y13/B4;X11Y13/B4/X08;1;X13Y16/C2;X13Y16/C2/X04;1;X21Y15/C2;X21Y15/C2/X04;1;X8Y17/X03;X8Y17/X03/VCC;1;X8Y17/A1;X8Y17/A1/X03;1;X24Y13/C0;X24Y13/C0/X04;1;X10Y10/C3;X10Y10/C3/X04;1;X9Y12/C1;X9Y12/C1/N220;1;X21Y11/S260;X21Y11/S260/VCC;1;X21Y11/D1;X21Y11/D1/S260;1;X22Y13/X08;X22Y13/X08/VCC;1;X22Y13/C4;X22Y13/C4/X08;1;X15Y10/C1;X15Y10/C1/X04;1;X20Y13/C1;X20Y13/C1/N220;1;X7Y10/A2;X7Y10/A2/X07;1;X19Y14/C1;X19Y14/C1/X04;1;X10Y14/C3;X10Y14/C3/X04;1;X16Y14/C2;X16Y14/C2/X04;1;X11Y10/C0;X11Y10/C0/X04;1;X20Y13/X04;X20Y13/X04/VCC;1;X20Y13/C2;X20Y13/C2/X04;1;X10Y16/C3;X10Y16/C3/X04;1;X11Y15/C3;X11Y15/C3/X04;1;X10Y15/X04;X10Y15/X04/VCC;1;X10Y15/C1;X10Y15/C1/X04;1;X18Y13/X08;X18Y13/X08/VCC;1;X18Y13/C5;X18Y13/C5/X08;1;X12Y13/B0;X12Y13/B0/X04;1;X19Y11/X07;X19Y11/X07/VCC;1;X19Y11/D4;X19Y11/D4/X07;1;X12Y17/C2;X12Y17/C2/X04;1;X20Y11/C3;X20Y11/C3/X04;1;X18Y10/X04;X18Y10/X04/VCC;1;X18Y10/C0;X18Y10/C0/X04;1;X14Y14/C3;X14Y14/C3/X04;1;X16Y10/C1;X16Y10/C1/X04;1;X19Y14/X04;X19Y14/X04/VCC;1;X19Y14/C2;X19Y14/C2/X04;1;X16Y13/X08;X16Y13/X08/VCC;1;X16Y13/C5;X16Y13/C5/X08;1;X9Y14/C1;X9Y14/C1/X04;1;X17Y13/N220;X17Y13/N220/VCC;1;X17Y13/C1;X17Y13/C1/N220;1;X9Y15/S220;X9Y15/S220/VCC;1;X9Y15/C4;X9Y15/C4/S220;1;X24Y13/S220;X24Y13/S220/VCC;1;X24Y13/C5;X24Y13/C5/S220;1;X16Y13/C1;X16Y13/C1/N220;1;X14Y10/D2;X14Y10/D2/X08;1;X19Y11/C3;X19Y11/C3/W220;1;X20Y13/X08;X20Y13/X08/VCC;1;X20Y13/C5;X20Y13/C5/X08;1;X14Y10/C1;X14Y10/C1/X04;1;X11Y10/C3;X11Y10/C3/X04;1;X7Y16/D1;X7Y16/D1/X08;1;X12Y12/C3;X12Y12/C3/X04;1;X20Y11/S220;X20Y11/S220/VCC;1;X20Y11/C5;X20Y11/C5/S220;1;X11Y12/C5;X11Y12/C5/S220;1;X8Y17/C3;X8Y17/C3/X04;1;X17Y10/S260;X17Y10/S260/VCC;1;X17Y10/D0;X17Y10/D0/S260;1;X12Y16/C2;X12Y16/C2/X04;1;X23Y13/X04;X23Y13/X04/VCC;1;X23Y13/C2;X23Y13/C2/X04;1;X10Y16/X04;X10Y16/X04/VCC;1;X10Y16/C1;X10Y16/C1/X04;1;X8Y10/A5;X8Y10/A5/X07;1;X20Y13/A4;X20Y13/A4/X07;1;X11Y12/S220;X11Y12/S220/VCC;1;X11Y12/C4;X11Y12/C4/S220;1;X17Y14/S220;X17Y14/S220/VCC;1;X17Y14/C4;X17Y14/C4/S220;1;X14Y10/X04;X14Y10/X04/VCC;1;X14Y10/C3;X14Y10/C3/X04;1;X22Y13/W220;X22Y13/W220/VCC;1;X22Y13/C3;X22Y13/C3/W220;1;X18Y11/C3;X18Y11/C3/W220;1;X12Y16/C1;X12Y16/C1/X04;1;X18Y13/C3;X18Y13/C3/X04;1;X20Y15/C0;X20Y15/C0/X04;1;X9Y10/C0;X9Y10/C0/X04;1;X15Y10/X04;X15Y10/X04/VCC;1;X15Y10/D5;X15Y10/D5/X04;1;X16Y10/D4;X16Y10/D4/X04;1;X8Y10/S220;X8Y10/S220/VCC;1;X8Y10/C5;X8Y10/C5/S220;1;X10Y12/S220;X10Y12/S220/VCC;1;X10Y12/C5;X10Y12/C5/S220;1;X25Y13/X04;X25Y13/X04/VCC;1;X25Y13/C1;X25Y13/C1/X04;1;X16Y15/C5;X16Y15/C5/S220;1;X10Y15/S240;X10Y15/S240/VCC;1;X10Y15/B1;X10Y15/B1/S240;1;X16Y10/D0;X16Y10/D0/X08;1;X16Y16/C3;X16Y16/C3/X04;1;X9Y15/C1;X9Y15/C1/X04;1;X12Y17/D5;X12Y17/D5/X04;1;X12Y15/S220;X12Y15/S220/VCC;1;X12Y15/C5;X12Y15/C5/S220;1;X14Y15/C3;X14Y15/C3/W220;1;X10Y12/N200;X10Y12/N200/VCC;1;X10Y12/A0;X10Y12/A0/N200;1;X9Y17/N220;X9Y17/N220/VCC;1;X9Y17/C0;X9Y17/C0/N220;1;X14Y10/N200;X14Y10/N200/VCC;1;X14Y10/A1;X14Y10/A1/N200;1;X20Y13/X07;X20Y13/X07/VCC;1;X20Y13/A2;X20Y13/A2/X07;1;X13Y16/X04;X13Y16/X04/VCC;1;X13Y16/B0;X13Y16/B0/X04;1;X18Y13/X04;X18Y13/X04/VCC;1;X18Y13/C2;X18Y13/C2/X04;1;X19Y11/S260;X19Y11/S260/VCC;1;X19Y11/D1;X19Y11/D1/S260;1;X19Y10/X08;X19Y10/X08/VCC;1;X19Y10/D0;X19Y10/D0/X08;1;X12Y17/C1;X12Y17/C1/X04;1;X18Y15/C5;X18Y15/C5/S220;1;X15Y10/C4;X15Y10/C4/S220;1;X15Y14/N220;X15Y14/N220/VCC;1;X15Y14/C1;X15Y14/C1/N220;1;X9Y10/C2;X9Y10/C2/X04;1;X16Y15/W220;X16Y15/W220/VCC;1;X16Y15/C3;X16Y15/C3/W220;1;X8Y10/X04;X8Y10/X04/VCC;1;X8Y10/C3;X8Y10/C3/X04;1;X8Y17/C0;X8Y17/C0/X04;1;X9Y10/C3;X9Y10/C3/X04;1;X11Y13/C1;X11Y13/C1/X04;1;X15Y10/D0;X15Y10/D0/X03;1;X12Y12/C0;X12Y12/C0/X04;1;X16Y10/C5;X16Y10/C5/X08;1;X9Y13/B3;X9Y13/B3/X04;1;X17Y14/C0;X17Y14/C0/X04;1;X7Y16/D3;X7Y16/D3/X08;1;X21Y13/N220;X21Y13/N220/VCC;1;X21Y13/C0;X21Y13/C0/N220;1;X18Y15/C3;X18Y15/C3/X04;1;X6Y10/X04;X6Y10/X04/VCC;1;X6Y10/C2;X6Y10/C2/X04;1;X14Y14/C2;X14Y14/C2/X04;1;X22Y13/N220;X22Y13/N220/VCC;1;X22Y13/C1;X22Y13/C1/N220;1;X18Y10/N260;X18Y10/N260/VCC;1;X18Y10/D4;X18Y10/D4/N260;1;X9Y13/C0;X9Y13/C0/X04;1;X18Y10/C4;X18Y10/C4/S220;1;X20Y11/D0;X20Y11/D0/S260;1;X8Y17/D4;X8Y17/D4/N260;1;X18Y15/S220;X18Y15/S220/VCC;1;X18Y15/C4;X18Y15/C4/S220;1;X20Y15/C3;X20Y15/C3/X04;1;X16Y16/X08;X16Y16/X08/VCC;1;X16Y16/C4;X16Y16/C4/X08;1;X18Y15/C0;X18Y15/C0/X04;1;X6Y10/X08;X6Y10/X08/VCC;1;X6Y10/C5;X6Y10/C5/X08;1;X12Y15/W220;X12Y15/W220/VCC;1;X12Y15/C3;X12Y15/C3/W220;1;X8Y12/S220;X8Y12/S220/VCC;1;X8Y12/C5;X8Y12/C5/S220;1;X8Y12/S200;X8Y12/S200/VCC;1;X8Y12/A4;X8Y12/A4/S200;1;X18Y11/S220;X18Y11/S220/VCC;1;X18Y11/C4;X18Y11/C4/S220;1;X11Y12/X04;X11Y12/X04/VCC;1;X11Y12/C1;X11Y12/C1/X04;1;X16Y16/C0;X16Y16/C0/X04;1;X12Y17/S220;X12Y17/S220/VCC;1;X12Y17/C5;X12Y17/C5/S220;1;X17Y15/C1;X17Y15/C1/X04;1;X20Y11/S260;X20Y11/S260/VCC;1;X20Y11/D1;X20Y11/D1/S260;1;X6Y10/C1;X6Y10/C1/N220;1;X8Y17/X04;X8Y17/X04/VCC;1;X8Y17/C2;X8Y17/C2/X04;1;X24Y13/C3;X24Y13/C3/X04;1;X17Y15/X04;X17Y15/X04/VCC;1;X17Y15/C2;X17Y15/C2/X04;1;X14Y10/D1;X14Y10/D1/X08;1;X19Y11/S220;X19Y11/S220/VCC;1;X19Y11/C5;X19Y11/C5/S220;1;X7Y16/D4;X7Y16/D4/W270;1;X15Y10/D1;X15Y10/D1/X03;1;X11Y10/C1;X11Y10/C1/X04;1;X11Y10/X04;X11Y10/X04/VCC;1;X11Y10/C2;X11Y10/C2/X04;1;X24Y13/X04;X24Y13/X04/VCC;1;X24Y13/C1;X24Y13/C1/X04;1;X7Y14/CE2;X7Y14/CE2/VCC;1;X9Y17/E270;X9Y17/E270/VCC;1;X8Y10/A0;X8Y10/A0/X03;1;X11Y16/X04;X11Y16/X04/VCC;1;X11Y16/C1;X11Y16/C1/X04;1;X11Y14/X04;X11Y14/X04/VCC;1;X11Y14/C0;X11Y14/C0/X04;1;X14Y14/X07;X14Y14/X07/VCC;1;X18Y13/B5;X18Y13/B5/X08;1;X19Y11/W220;X19Y11/W220/VCC;1;X19Y11/C2;X19Y11/C2/W220;1;X16Y14/X04;X16Y14/X04/VCC;1;X16Y14/C1;X16Y14/C1/X04;1;X15Y10/S220;X15Y10/S220/VCC;1;X15Y10/C5;X15Y10/C5/S220;1;X9Y14/X04;X9Y14/X04/VCC;1;X9Y14/C3;X9Y14/C3/X04;1;X6Y16/E240;X6Y16/E240/VCC;1;X7Y16/C0;X7Y16/C0/E241;1;X12Y17/X03;X12Y17/X03/VCC;1;X12Y17/D1;X12Y17/D1/X03;1;X7Y16/W270;X7Y16/W270/VCC;1;X7Y16/D5;X7Y16/D5/W270;1;X11Y13/X08;X11Y13/X08/VCC;1;X11Y13/C5;X11Y13/C5/X08;1;X18Y11/N220;X18Y11/N220/VCC;1;X18Y11/C1;X18Y11/C1/N220;1;X8Y17/N260;X8Y17/N260/VCC;1;X8Y17/D5;X8Y17/D5/N260;1;X7Y12/S220;X7Y12/S220/VCC;1;X7Y12/C4;X7Y12/C4/S220;1;X19Y10/C0;X19Y10/C0/X04;1;X9Y13/X08;X9Y13/X08/VCC;1;X9Y13/C5;X9Y13/C5/X08;1;X16Y16/X04;X16Y16/X04/VCC;1;X16Y16/C2;X16Y16/C2/X04;1;X16Y10/C2;X16Y10/C2/X04;1;X16Y15/S220;X16Y15/S220/VCC;1;X16Y15/C4;X16Y15/C4/S220;1;X11Y13/X04;X11Y13/X04/VCC;1;X11Y13/C0;X11Y13/C0/X04;1;X17Y10/C2;X17Y10/C2/X04;1;X12Y16/S220;X12Y16/S220/VCC;1;X12Y16/C5;X12Y16/C5/S220;1;X17Y10/C3;X17Y10/C3/X04;1;X18Y14/C5;X18Y14/C5/X08;1;X7Y16/C5;X7Y16/C5/X08;1;X20Y15/C5;X20Y15/C5/S220;1;X20Y11/X04;X20Y11/X04/VCC;1;X20Y11/C2;X20Y11/C2/X04;1;X16Y10/X04;X16Y10/X04/VCC;1;X16Y10/C3;X16Y10/C3/X04;1;X18Y14/X08;X18Y14/X08/VCC;1;X18Y14/C4;X18Y14/C4/X08;1;X7Y10/C4;X7Y10/C4/X08;1;X8Y17/D3;X8Y17/D3/E260;1;X12Y12/C2;X12Y12/C2/X04;1;X19Y15/C0;X19Y15/C0/X04;1;X15Y14/S220;X15Y14/S220/VCC;1;X15Y14/C5;X15Y14/C5/S220;1;X20Y11/N220;X20Y11/N220/VCC;1;X20Y11/C0;X20Y11/C0/N220;1;X18Y11/W220;X18Y11/W220/VCC;1;X18Y11/C2;X18Y11/C2/W220;1;X19Y15/X04;X19Y15/X04/VCC;1;X19Y15/C1;X19Y15/C1/X04;1;X8Y16/E270;X8Y16/E270/VCC;1;X8Y16/D1;X8Y16/D1/E270;1;X10Y14/C0;X10Y14/C0/X04;1;X11Y15/C0;X11Y15/C0/X04;1;X13Y15/C3;X13Y15/C3/X04;1;X17Y10/S220;X17Y10/S220/VCC;1;X17Y10/C4;X17Y10/C4/S220;1;X7Y10/X08;X7Y10/X08/VCC;1;X7Y10/C5;X7Y10/C5/X08;1;X10Y14/X04;X10Y14/X04/VCC;1;X10Y14/C1;X10Y14/C1/X04;1;X20Y15/S220;X20Y15/S220/VCC;1;X20Y15/C4;X20Y15/C4/S220;1;X21Y13/W220;X21Y13/W220/VCC;1;X21Y13/C3;X21Y13/C3/W220;1;X13Y15/C0;X13Y15/C0/X04;1;X9Y10/X07;X9Y10/X07/VCC;1;X9Y10/A3;X9Y10/A3/X07;1;X8Y10/C0;X8Y10/C0/N220;1;X7Y10/X07;X7Y10/X07/VCC;1;X7Y10/A5;X7Y10/A5/X07;1;X12Y13/C1;X12Y13/C1/X04;1;X14Y14/S220;X14Y14/S220/VCC;1;X14Y14/C4;X14Y14/C4/S220;1;X16Y10/X08;X16Y10/X08/VCC;1;X16Y10/C4;X16Y10/C4/X08;1;X17Y14/C3;X17Y14/C3/X04;1;X18Y11/N260;X18Y11/N260/VCC;1;X18Y11/D5;X18Y11/D5/N260;1;X8Y10/X07;X8Y10/X07/VCC;1;X8Y10/A3;X8Y10/A3/X07;1;X14Y14/E200;X14Y14/E200/VCC;1;X14Y14/A2;X14Y14/A2/E200;1;X18Y10/S220;X18Y10/S220/VCC;1;X18Y10/C5;X18Y10/C5/S220;1;X14Y10/C4;X14Y10/C4/X08;1;X6Y10/N220;X6Y10/N220/VCC;1;X6Y10/C0;X6Y10/C0/N220;1;X9Y12/N220;X9Y12/N220/VCC;1;X9Y12/C0;X9Y12/C0/N220;1;X12Y17/E260;X12Y17/E260/VCC;1;X12Y17/D2;X12Y17/D2/E260;1;X21Y15/X04;X21Y15/X04/VCC;1;X21Y15/C0;X21Y15/C0/X04;1;X18Y10/W220;X18Y10/W220/VCC;1;X18Y10/C2;X18Y10/C2/W220;1;X9Y15/C3;X9Y15/C3/X04;1;X8Y17/E260;X8Y17/E260/VCC;1;X8Y17/D2;X8Y17/D2/E260;1;X20Y15/X04;X20Y15/X04/VCC;1;X20Y15/C2;X20Y15/C2/X04;1;X8Y12/X03;X8Y12/X03/VCC;1;X8Y12/A1;X8Y12/A1/X03;1;X11Y15/X04;X11Y15/X04/VCC;1;X11Y15/C1;X11Y15/C1/X04;1;X13Y15/C1;X13Y15/C1/X04;1;X19Y10/S270;X19Y10/S270/VCC;1;X19Y10/D2;X19Y10/D2/S270;1;X7Y16/X08;X7Y16/X08/VCC;1;X7Y16/D2;X7Y16/D2/X08;1;X21Y13/S220;X21Y13/S220/VCC;1;X21Y13/C5;X21Y13/C5/S220;1;X13Y15/X04;X13Y15/X04/VCC;1;X13Y15/C2;X13Y15/C2/X04;1;X15Y16/X04;X15Y16/X04/VCC;1;X15Y16/C3;X15Y16/C3/X04;1;X9Y10/N200;X9Y10/N200/VCC;1;X9Y10/A1;X9Y10/A1/N200;1;X17Y14/X04;X17Y14/X04/VCC;1;X17Y14/C2;X17Y14/C2/X04;1;X9Y13/C1;X9Y13/C1/X04;1;X8Y16/X04;X8Y16/X04/VCC;1;X8Y16/C0;X8Y16/C0/X04;1;X12Y16/X04;X12Y16/X04/VCC;1;X12Y16/C0;X12Y16/C0/X04;1;X13Y16/W240;X13Y16/W240/VCC;1;X13Y16/B2;X13Y16/B2/W240;1;X14Y14/X04;X14Y14/X04/VCC;1;X14Y14/C0;X14Y14/C0/X04;1;X15Y10/X03;X15Y10/X03/VCC;1;X15Y10/D3;X15Y10/D3/X03;1;X19Y10/X04;X19Y10/X04/VCC;1;X19Y10/C2;X19Y10/C2/X04;1;X16Y15/N220;X16Y15/N220/VCC;1;X16Y15/C1;X16Y15/C1/N220;1;X13Y17/N220;X13Y17/N220/VCC;1;X13Y17/C0;X13Y17/C0/N220;1;X12Y15/N220;X12Y15/N220/VCC;1;X12Y15/C1;X12Y15/C1/N220;1;X8Y12/X04;X8Y12/X04/VCC;1;X8Y12/C0;X8Y12/C0/X04;1;X10Y12/X04;X10Y12/X04/VCC;1;X10Y12/C3;X10Y12/C3/X04;1;X18Y10/X03;X18Y10/X03/VCC;1;X18Y10/D1;X18Y10/D1/X03;1;X10Y10/X04;X10Y10/X04/VCC;1;X10Y10/C1;X10Y10/C1/X04;1;X10Y13/N220;X10Y13/N220/VCC;1;X10Y13/C0;X10Y13/C0/N220;1;X17Y10/X04;X17Y10/X04/VCC;1;X17Y10/C0;X17Y10/C0/X04;1;X12Y13/X04;X12Y13/X04/VCC;1;X12Y13/C0;X12Y13/C0/X04;1;X16Y10/W270;X16Y10/W270/VCC;1;X16Y10/D5;X16Y10/D5/W270;1;X9Y13/X04;X9Y13/X04/VCC;1;X9Y13/C2;X9Y13/C2/X04;1;X20Y11/W270;X20Y11/W270/VCC;1;X20Y11/D5;X20Y11/D5/W270;1;X18Y14/C1;X18Y14/C1/X04;1;X17Y15/S220;X17Y15/S220/VCC;1;X17Y15/C5;X17Y15/C5/S220;1;X12Y12/X04;X12Y12/X04/VCC;1;X12Y12/C1;X12Y12/C1/X04;1;X14Y15/W220;X14Y15/W220/VCC;1;X14Y15/C2;X14Y15/C2/W220;1;X7Y16/W220;X7Y16/W220/VCC;1;X7Y16/C3;X7Y16/C3/W220;1;X9Y10/X04;X9Y10/X04/VCC;1;X9Y10/C1;X9Y10/C1/X04;1;X8Y10/N220;X8Y10/N220/VCC;1;X8Y10/C1;X8Y10/C1/N220;1;X12Y17/X04;X12Y17/X04/VCC;1;X12Y17/D4;X12Y17/D4/X04;1;X16Y13/N220;X16Y13/N220/VCC;1;X16Y13/C0;X16Y13/C0/N220;1;X20Y13/N220;X20Y13/N220/VCC;1;X20Y13/C0;X20Y13/C0/N220;1;X14Y10/X08;X14Y10/X08/VCC;1;X14Y10/C5;X14Y10/C5/X08;1;X9Y15/X04;X9Y15/X04/VCC;1;X9Y15/C0;X9Y15/C0/X04;1;X19Y15/W220;X19Y15/W220/VCC;1;X19Y15/C2;X19Y15/C2/W220;1;X18Y15/X04;X18Y15/X04/VCC;1;X18Y15/C2;X18Y15/C2/X04;1;X8Y10/X03;X8Y10/X03/VCC;1;X8Y10/A1;X8Y10/A1/X03;1;X8Y16/C2;X8Y16/C2/X04;1;X8Y12/C1;X8Y12/C1/X04;1;X18Y14/X04;X18Y14/X04/VCC;1;X18Y14/C3;X18Y14/C3/X04;1;X16Y14/X08;X16Y14/X08/VCC;1;X16Y14/C5;X16Y14/C5/X08;1;X0Y0/VCC;;1;X10Y12/X07;X10Y12/X07/VCC;1;X10Y12/A2;X10Y12/A2/X07;1"
          }
        },
        "cpu0.b_reg[6]": {
          "hide_name": 0,
          "bits": [ 7438 ] ,
          "attributes": {
            "ROUTING": "X8Y16/Q4;;1;X8Y16/S100;X8Y16/S100/Q4;1;X8Y16/B1;X8Y16/B1/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:141.10-141.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFF_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7437 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu_DFF_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7436 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:152.12-152.25|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[6]": {
          "hide_name": 0,
          "bits": [ 7434 ] ,
          "attributes": {
            "ROUTING": "X8Y16/Q1;;1;X8Y16/W100;X8Y16/W100/Q1;1;X8Y16/B5;X8Y16/B5/W100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:150.10-150.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7433 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F1;;1;X8Y16/XD1;X8Y16/XD1/F1;1"
          }
        },
        "cpu0.alu[7]": {
          "hide_name": 0,
          "bits": [ 7431 ] ,
          "attributes": {
            "ROUTING": "X8Y16/Q2;;1;X8Y16/X05;X8Y16/X05/Q2;1;X8Y16/B7;X8Y16/B7/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:150.10-150.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7430 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F2;;1;X8Y16/XD2;X8Y16/XD2/F2;1"
          }
        },
        "cpu0.a_reg[0]": {
          "hide_name": 0,
          "bits": [ 7428 ] ,
          "attributes": {
            "ROUTING": "X6Y15/EW10;X6Y15/EW10/Q4;1;X7Y15/A0;X7Y15/A0/E111;1;X6Y15/Q4;;1;X6Y15/EW20;X6Y15/EW20/Q4;1;X7Y15/S260;X7Y15/S260/E121;1;X7Y16/X03;X7Y16/X03/S261;1;X7Y16/A1;X7Y16/A1/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_I2_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7426 ] ,
          "attributes": {
            "ROUTING": "X7Y17/SN10;X7Y17/SN10/F1;1;X7Y16/N210;X7Y16/N210/N111;1;X7Y14/A5;X7Y14/A5/N212;1;X6Y17/C6;X6Y17/C6/S230;1;X7Y13/W230;X7Y13/W230/N231;1;X7Y13/C1;X7Y13/C1/W230;1;X7Y17/W130;X7Y17/W130/F1;1;X6Y17/S230;X6Y17/S230/W131;1;X7Y16/W260;X7Y16/W260/N121;1;X6Y16/C2;X6Y16/C2/W261;1;X6Y16/XD2;X6Y16/XD2/C2;1;X6Y15/N220;X6Y15/N220/W221;1;X6Y14/D0;X6Y14/D0/N221;1;X6Y14/XD0;X6Y14/XD0/D0;1;X7Y13/B3;X7Y13/B3/N231;1;X7Y13/XD3;X7Y13/XD3/B3;1;X7Y17/E130;X7Y17/E130/F1;1;X8Y17/E270;X8Y17/E270/E131;1;X10Y17/E270;X10Y17/E270/E272;1;X12Y17/E220;X12Y17/E220/E272;1;X14Y17/D3;X14Y17/D3/E222;1;X14Y17/XD3;X14Y17/XD3/D3;1;X7Y15/W220;X7Y15/W220/N221;1;X6Y15/D4;X6Y15/D4/W221;1;X6Y15/XD4;X6Y15/XD4/D4;1;X7Y17/F1;;1;X7Y17/SN20;X7Y17/SN20/F1;1;X7Y16/N220;X7Y16/N220/N121;1;X7Y14/N230;X7Y14/N230/N222;1;X7Y13/E230;X7Y13/E230/N231;1;X9Y13/E230;X9Y13/E230/E232;1;X11Y13/E260;X11Y13/E260/E232;1;X13Y13/C5;X13Y13/C5/E262;1;X13Y13/XD5;X13Y13/XD5/C5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[1]": {
          "hide_name": 0,
          "bits": [ 7424 ] ,
          "attributes": {
            "ROUTING": "X6Y16/S100;X6Y16/S100/Q5;1;X6Y16/S210;X6Y16/S210/S100;1;X6Y16/A6;X6Y16/A6/S210;1;X7Y16/A2;X7Y16/A2/E271;1;X6Y16/Q5;;1;X6Y16/W130;X6Y16/W130/Q5;1;X6Y16/E270;X6Y16/E270/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_I2_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7422 ] ,
          "attributes": {
            "ROUTING": "X7Y17/X04;X7Y17/X04/F5;1;X7Y17/C2;X7Y17/C2/X04;1;X8Y13/X08;X8Y13/X08/E271;1;X8Y13/C4;X8Y13/C4/X08;1;X7Y17/E250;X7Y17/E250/F5;1;X9Y17/S250;X9Y17/S250/E252;1;X9Y19/E250;X9Y19/E250/S252;1;X11Y19/S250;X11Y19/S250/E252;1;X11Y20/E250;X11Y20/E250/S251;1;X12Y20/A4;X12Y20/A4/E251;1;X12Y20/XD4;X12Y20/XD4/A4;1;X7Y14/B5;X7Y14/B5/N272;1;X6Y16/D3;X6Y16/D3/N201;1;X6Y16/XD3;X6Y16/XD3/D3;1;X7Y17/W100;X7Y17/W100/F5;1;X6Y17/N200;X6Y17/N200/W101;1;X6Y16/C5;X6Y16/C5/N201;1;X6Y16/XD5;X6Y16/XD5/C5;1;X7Y14/E270;X7Y14/E270/N272;1;X9Y14/E220;X9Y14/E220/E272;1;X11Y14/E230;X11Y14/E230/E222;1;X12Y14/B0;X12Y14/B0/E231;1;X12Y14/XD0;X12Y14/XD0/B0;1;X7Y14/N270;X7Y14/N270/N272;1;X7Y13/E270;X7Y13/E270/N271;1;X8Y13/A1;X8Y13/A1/E271;1;X8Y13/XD1;X8Y13/XD1/A1;1;X7Y17/F5;;1;X7Y17/N130;X7Y17/N130/F5;1;X7Y16/N270;X7Y16/N270/N131;1;X7Y14/W270;X7Y14/W270/N272;1;X6Y14/A3;X6Y14/A3/W271;1;X6Y14/XD3;X6Y14/XD3/A3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[2]": {
          "hide_name": 0,
          "bits": [ 7420 ] ,
          "attributes": {
            "ROUTING": "X8Y15/W100;X8Y15/W100/Q1;1;X7Y15/W200;X7Y15/W200/W101;1;X7Y15/A6;X7Y15/A6/W200;1;X8Y15/Q1;;1;X8Y15/EW10;X8Y15/EW10/Q1;1;X7Y15/S250;X7Y15/S250/W111;1;X7Y16/A3;X7Y16/A3/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.pc_DFFE_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7418 ] ,
          "attributes": {
            "ROUTING": "X7Y15/S210;X7Y15/S210/F1;1;X7Y17/X06;X7Y17/X06/S212;1;X7Y17/C7;X7Y17/C7/X06;1;X7Y13/X08;X7Y13/X08/N212;1;X7Y13/C6;X7Y13/C6/X08;1;X10Y13/E260;X10Y13/E260/E232;1;X12Y13/C4;X12Y13/C4/E262;1;X12Y13/XD4;X12Y13/XD4/C4;1;X7Y15/N210;X7Y15/N210/F1;1;X7Y14/X08;X7Y14/X08/N211;1;X7Y14/C5;X7Y14/C5/X08;1;X7Y15/B5;X7Y15/B5/F1;1;X7Y15/XD5;X7Y15/XD5/B5;1;X8Y15/S230;X8Y15/S230/E131;1;X8Y17/E230;X8Y17/E230/S232;1;X10Y17/E260;X10Y17/E260/E232;1;X12Y17/S260;X12Y17/S260/E262;1;X12Y19/S270;X12Y19/S270/S262;1;X12Y20/B5;X12Y20/B5/S271;1;X12Y20/XD5;X12Y20/XD5/B5;1;X7Y15/E130;X7Y15/E130/F1;1;X8Y15/B1;X8Y15/B1/E131;1;X8Y15/XD1;X8Y15/XD1/B1;1;X7Y15/XD1;X7Y15/XD1/F1;1;X8Y15/N230;X8Y15/N230/E131;1;X8Y13/E230;X8Y13/E230/N232;1;X7Y15/F1;;1;X7Y15/B3;X7Y15/B3/F1;1;X7Y15/XD3;X7Y15/XD3/B3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[3]": {
          "hide_name": 0,
          "bits": [ 7415 ] ,
          "attributes": {
            "ROUTING": "X7Y16/A6;X7Y16/A6/X06;1;X7Y19/Q3;;1;X7Y19/N130;X7Y19/N130/Q3;1;X7Y18/N270;X7Y18/N270/N131;1;X7Y16/X06;X7Y16/X06/N272;1;X7Y16/A4;X7Y16/A4/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7413 ] ,
          "attributes": {
            "ROUTING": "X7Y14/X07;X7Y14/X07/N202;1;X7Y14/D5;X7Y14/D5/X07;1;X7Y17/EW20;X7Y17/EW20/F0;1;X8Y17/E220;X8Y17/E220/E121;1;X9Y17/S220;X9Y17/S220/E221;1;X9Y17/C5;X9Y17/C5/S220;1;X7Y20/E200;X7Y20/E200/S202;1;X9Y20/E200;X9Y20/E200/E202;1;X10Y20/D2;X10Y20/D2/E201;1;X10Y20/XD2;X10Y20/XD2/D2;1;X9Y13/E240;X9Y13/E240/E212;1;X10Y13/C2;X10Y13/C2/E241;1;X10Y13/XD2;X10Y13/XD2/C2;1;X7Y15/C4;X7Y15/C4/N201;1;X7Y15/XD4;X7Y15/XD4/C4;1;X7Y13/E210;X7Y13/E210/N211;1;X8Y13/B5;X8Y13/B5/E211;1;X8Y13/XD5;X8Y13/XD5/B5;1;X7Y17/S100;X7Y17/S100/F0;1;X7Y18/S200;X7Y18/S200/S101;1;X7Y19/D3;X7Y19/D3/S201;1;X7Y19/XD3;X7Y19/XD3/D3;1;X7Y17/N100;X7Y17/N100/F0;1;X7Y16/N200;X7Y16/N200/N101;1;X7Y14/N210;X7Y14/N210/N202;1;X7Y13/X02;X7Y13/X02/N211;1;X7Y13/C2;X7Y13/C2/X02;1;X7Y17/F0;;1;X7Y17/XD0;X7Y17/XD0/F0;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[4]": {
          "hide_name": 0,
          "bits": [ 7411 ] ,
          "attributes": {
            "ROUTING": "X6Y16/X03;X6Y16/X03/Q4;1;X6Y16/A0;X6Y16/A0/X03;1;X6Y16/Q4;;1;X6Y16/EW10;X6Y16/EW10/Q4;1;X7Y16/A5;X7Y16/A5/E111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:133.10-133.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7410 ] ,
          "attributes": {
            "ROUTING": "X9Y16/S210;X9Y16/S210/E111;1;X9Y18/S210;X9Y18/S210/S212;1;X9Y19/E210;X9Y19/E210/S211;1;X10Y19/B0;X10Y19/B0/E211;1;X10Y19/XD0;X10Y19/XD0/B0;1;X6Y16/A1;X6Y16/A1/W251;1;X6Y16/XD1;X6Y16/XD1/A1;1;X9Y16/E810;X9Y16/E810/E111;1;X13Y16/N220;X13Y16/N220/E814;1;X13Y14/W220;X13Y14/W220/N222;1;X12Y14/D3;X12Y14/D3/W221;1;X12Y14/XD3;X12Y14/XD3/D3;1;X7Y16/S250;X7Y16/S250/W111;1;X7Y18/S250;X7Y18/S250/S252;1;X7Y19/B4;X7Y19/B4/S251;1;X7Y19/XD4;X7Y19/XD4/B4;1;X8Y16/SN10;X8Y16/SN10/F6;1;X8Y15/N210;X8Y15/N210/N111;1;X8Y14/A5;X8Y14/A5/N211;1;X8Y16/F6;;1;X8Y16/EW10;X8Y16/EW10/F6;1;X7Y16/W250;X7Y16/W250/W111;1;X6Y16/A4;X6Y16/A4/W251;1;X6Y16/XD4;X6Y16/XD4/A4;1"
          }
        },
        "cpu0.a_reg[5]": {
          "hide_name": 0,
          "bits": [ 7408 ] ,
          "attributes": {
            "ROUTING": "X8Y15/S200;X8Y15/S200/Q0;1;X8Y15/A5;X8Y15/A5/S200;1;X8Y15/Q0;;1;X8Y15/SN10;X8Y15/SN10/Q0;1;X8Y16/E210;X8Y16/E210/S111;1;X8Y16/A0;X8Y16/A0/E210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:133.10-133.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7407 ] ,
          "attributes": {
            "ROUTING": "X9Y15/N260;X9Y15/N260/N262;1;X9Y14/E260;X9Y14/E260/N261;1;X11Y14/E260;X11Y14/E260/E262;1;X12Y14/C2;X12Y14/C2/E261;1;X12Y14/XD2;X12Y14/XD2/C2;1;X8Y14/X03;X8Y14/X03/N262;1;X8Y14/B5;X8Y14/B5/X03;1;X9Y19/E260;X9Y19/E260/S262;1;X10Y19/C3;X10Y19/C3/E261;1;X10Y19/XD3;X10Y19/XD3/C3;1;X9Y17/S260;X9Y17/S260/F6;1;X9Y19/W260;X9Y19/W260/S262;1;X8Y19/S260;X8Y19/S260/W261;1;X8Y20/C1;X8Y20/C1/S261;1;X8Y20/XD1;X8Y20/XD1/C1;1;X9Y16/W260;X9Y16/W260/N261;1;X8Y16/N260;X8Y16/N260/W261;1;X8Y15/C0;X8Y15/C0/N261;1;X8Y15/XD0;X8Y15/XD0/C0;1;X9Y17/F6;;1;X9Y17/N260;X9Y17/N260/F6;1;X9Y16/C0;X9Y16/C0/N261;1;X9Y16/XD0;X9Y16/XD0/C0;1"
          }
        },
        "cpu0.a_reg[6]": {
          "hide_name": 0,
          "bits": [ 7405 ] ,
          "attributes": {
            "ROUTING": "X8Y15/W130;X8Y15/W130/Q4;1;X8Y15/S270;X8Y15/S270/W130;1;X8Y16/A1;X8Y16/A1/S271;1;X8Y15/Q4;;1;X8Y15/S100;X8Y15/S100/Q4;1;X8Y16/A5;X8Y16/A5/S101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:133.10-133.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X8Y15/B4;X8Y15/B4/N271;1;X8Y15/XD4;X8Y15/XD4/B4;1;X8Y16/N270;X8Y16/N270/W131;1;X8Y14/X08;X8Y14/X08/N272;1;X8Y14/C5;X8Y14/C5/X08;1;X11Y19/E250;X11Y19/E250/E242;1;X13Y19/E830;X13Y19/E830/E252;1;X17Y19/S250;X17Y19/S250/E834;1;X17Y20/E250;X17Y20/E250/S251;1;X18Y20/A5;X18Y20/A5/E251;1;X18Y20/XD5;X18Y20/XD5/A5;1;X9Y16/S100;X9Y16/S100/F3;1;X9Y17/S240;X9Y17/S240/S101;1;X9Y19/E240;X9Y19/E240/S242;1;X11Y19/C1;X11Y19/C1/E242;1;X11Y19/XD1;X11Y19/XD1/C1;1;X9Y16/E800;X9Y16/E800/F3;1;X13Y16/N230;X13Y16/N230/E804;1;X13Y14/W230;X13Y14/W230/N232;1;X12Y14/B1;X12Y14/B1/W231;1;X12Y14/XD1;X12Y14/XD1/B1;1;X9Y16/F3;;1;X9Y16/W130;X9Y16/W130/F3;1;X8Y16/A4;X8Y16/A4/W131;1;X8Y16/XD4;X8Y16/XD4/A4;1"
          }
        },
        "cpu0.a_reg[7]": {
          "hide_name": 0,
          "bits": [ 7402 ] ,
          "attributes": {
            "ROUTING": "X8Y16/N210;X8Y16/N210/N212;1;X8Y16/A2;X8Y16/A2/N210;1;X8Y19/Q0;;1;X8Y19/SN10;X8Y19/SN10/Q0;1;X8Y18/N210;X8Y18/N210/N111;1;X8Y16/A7;X8Y16/A7/N212;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:133.10-133.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7401 ] ,
          "attributes": {
            "ROUTING": "X9Y16/XD1;X9Y16/XD1/F1;1;X8Y16/S220;X8Y16/S220/W121;1;X8Y18/S220;X8Y18/S220/S222;1;X8Y19/D0;X8Y19/D0/S221;1;X8Y19/XD0;X8Y19/XD0/D0;1;X9Y16/N210;X9Y16/N210/F1;1;X9Y14/W210;X9Y14/W210/N212;1;X8Y14/X02;X8Y14/X02/W211;1;X8Y14/D5;X8Y14/D5/X02;1;X11Y16/S260;X11Y16/S260/E261;1;X11Y18/S270;X11Y18/S270/S262;1;X11Y19/B5;X11Y19/B5/S271;1;X11Y19/XD5;X11Y19/XD5/B5;1;X13Y16/N260;X13Y16/N260/E261;1;X13Y14/C0;X13Y14/C0/N262;1;X13Y14/XD0;X13Y14/XD0/C0;1;X9Y16/F1;;1;X9Y16/EW20;X9Y16/EW20/F1;1;X10Y16/E260;X10Y16/E260/E121;1;X12Y16/E260;X12Y16/E260/E262;1;X14Y16/E260;X14Y16/E260/E262;1;X16Y16/S260;X16Y16/S260/E262;1;X16Y18/E260;X16Y18/E260/S262;1;X18Y18/E260;X18Y18/E260/E262;1;X20Y18/S260;X20Y18/S260/E262;1;X20Y19/E260;X20Y19/E260/S261;1;X22Y19/C0;X22Y19/C0/E262;1;X22Y19/XD0;X22Y19/XD0/C0;1"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7399 ] ,
          "attributes": {
            "ROUTING": "X9Y17/S130;X9Y17/S130/F4;1;X9Y17/N250;X9Y17/N250/S130;1;X9Y16/A2;X9Y16/A2/N251;1;X9Y17/F4;;1;X9Y17/E240;X9Y17/E240/F4;1;X10Y17/C4;X10Y17/C4/E241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 7397 ] ,
          "attributes": {
            "ROUTING": "X11Y16/N130;X11Y16/N130/OF4;1;X11Y15/N270;X11Y15/N270/N131;1;X11Y14/A2;X11Y14/A2/N271;1;X11Y14/XD2;X11Y14/XD2/A2;1;X11Y16/OF4;;1;X11Y16/W240;X11Y16/W240/OF4;1;X10Y16/N240;X10Y16/N240/W241;1;X10Y15/D4;X10Y15/D4/N241;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 7395 ] ,
          "attributes": {
            "ROUTING": "X10Y15/X03;X10Y15/X03/N242;1;X10Y15/A7;X10Y15/A7/X03;1;X10Y17/N240;X10Y17/N240/W101;1;X10Y15/N240;X10Y15/N240/N242;1;X10Y15/B4;X10Y15/B4/N240;1;X11Y17/XD0;X11Y17/XD0/F0;1;X11Y17/W100;X11Y17/W100/F0;1;X10Y17/W240;X10Y17/W240/W101;1;X10Y17/B3;X10Y17/B3/W240;1;X11Y17/F0;;1;X11Y17/X05;X11Y17/X05/F0;1;X11Y17/A5;X11Y17/A5/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 7390 ] ,
          "attributes": {
            "ROUTING": "X11Y16/W210;X11Y16/W210/N212;1;X10Y16/B7;X10Y16/B7/W211;1;X11Y19/EW10;X11Y19/EW10/Q1;1;X10Y19/B6;X10Y19/B6/W111;1;X11Y16/B2;X11Y16/B2/N212;1;X11Y16/X08;X11Y16/X08/N212;1;X11Y16/B6;X11Y16/B6/X08;1;X11Y18/N250;X11Y18/N250/N111;1;X11Y17/W250;X11Y17/W250/N251;1;X10Y17/A3;X10Y17/A3/W251;1;X11Y15/W240;X11Y15/W240/N241;1;X10Y15/X07;X10Y15/X07/W241;1;X10Y15/A4;X10Y15/A4/X07;1;X11Y16/N240;X11Y16/N240/N212;1;X11Y16/B5;X11Y16/B5/N240;1;X11Y19/Q1;;1;X11Y19/SN10;X11Y19/SN10/Q1;1;X11Y18/N210;X11Y18/N210/N111;1;X11Y17/B2;X11Y17/B2/N211;1",
            "hdlname": "cpu0 ir",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 7387 ] ,
          "attributes": {
            "ROUTING": "X9Y16/N100;X9Y16/N100/F2;1;X9Y15/W200;X9Y15/W200/N101;1;X8Y15/X05;X8Y15/X05/W201;1;X8Y15/LSR1;X8Y15/LSR1/X05;1;X9Y16/F2;;1;X9Y16/E130;X9Y16/E130/F2;1;X10Y16/N270;X10Y16/N270/E131;1;X10Y15/B7;X10Y15/B7/N271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out": {
          "hide_name": 0,
          "bits": [ 7382 ] ,
          "attributes": {
            "ROUTING": "X7Y16/X07;X7Y16/X07/W261;1;X7Y16/B6;X7Y16/B6/X07;1;X7Y15/B6;X7Y15/B6/W231;1;X7Y16/C7;X7Y16/C7/W261;1;X6Y15/W230;X6Y15/W230/W232;1;X6Y15/C1;X6Y15/C1/W230;1;X8Y15/N130;X8Y15/N130/Q3;1;X8Y15/S240;X8Y15/S240/N130;1;X8Y16/D5;X8Y16/D5/S241;1;X7Y15/B0;X7Y15/B0/W231;1;X8Y15/SN20;X8Y15/SN20/Q3;1;X8Y16/W260;X8Y16/W260/S121;1;X8Y16/D7;X8Y16/D7/W260;1;X7Y15/N230;X7Y15/N230/W231;1;X7Y15/C2;X7Y15/C2/N230;1;X6Y16/D0;X6Y16/D0/X08;1;X6Y16/B6;X6Y16/B6/X08;1;X8Y15/W230;X8Y15/W230/Q3;1;X6Y15/S230;X6Y15/S230/W232;1;X6Y16/X08;X6Y16/X08/S231;1;X6Y16/C7;X6Y16/C7/X08;1;X8Y15/Q3;;1;X8Y15/X02;X8Y15/X02/Q3;1;X8Y15/D5;X8Y15/D5/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_out"
          }
        },
        "cpu0.a_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7380 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F4;;1;X10Y15/EW10;X10Y15/EW10/F4;1;X9Y15/W210;X9Y15/W210/W111;1;X8Y15/B3;X8Y15/B3/W211;1;X8Y15/XD3;X8Y15/XD3/B3;1"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7378 ] ,
          "attributes": {
            "ROUTING": "X11Y17/EW10;X11Y17/EW10/F3;1;X10Y17/B4;X10Y17/B4/W111;1;X10Y19/X05;X10Y19/X05/S262;1;X10Y19/B1;X10Y19/B1/X05;1;X11Y17/F3;;1;X11Y17/EW20;X11Y17/EW20/F3;1;X10Y17/S260;X10Y17/S260/W121;1;X10Y19/D4;X10Y19/D4/S262;1;X10Y19/XD4;X10Y19/XD4/D4;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7377 ] ,
          "attributes": {
            "ROUTING": "X10Y19/W270;X10Y19/W270/S271;1;X9Y19/A1;X9Y19/A1/W271;1;X9Y19/XD1;X9Y19/XD1/A1;1;X10Y19/A1;X10Y19/A1/S271;1;X10Y18/S270;X10Y18/S270/S131;1;X10Y17/LSR2;X10Y17/LSR2/X07;1;X10Y17/X07;X10Y17/X07/F6;1;X10Y17/F6;;1;X10Y19/LSR2;X10Y19/LSR2/S271;1;X10Y17/S130;X10Y17/S130/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7375 ] ,
          "attributes": {
            "ROUTING": "X10Y17/EW20;X10Y17/EW20/F7;1;X9Y17/D7;X9Y17/D7/W121;1;X9Y16/D5;X9Y16/D5/W221;1;X9Y16/XD5;X9Y16/XD5/D5;1;X10Y16/W220;X10Y16/W220/N121;1;X10Y17/F7;;1;X10Y17/SN20;X10Y17/SN20/F7;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7374 ] ,
          "attributes": {
            "ROUTING": "X9Y17/N200;X9Y17/N200/W101;1;X9Y16/C4;X9Y16/C4/N201;1;X9Y16/XD4;X9Y16/XD4/C4;1;X10Y17/W100;X10Y17/W100/F1;1;X9Y17/C7;X9Y17/C7/W101;1;X10Y15/N210;X10Y15/N210/N212;1;X10Y13/A4;X10Y13/A4/N212;1;X10Y13/XD4;X10Y13/XD4/A4;1;X10Y17/W210;X10Y17/W210/F1;1;X10Y17/A4;X10Y17/A4/W210;1;X10Y17/F1;;1;X10Y17/N210;X10Y17/N210/F1;1;X10Y15/X06;X10Y15/X06/N212;1;X10Y15/C4;X10Y15/C4/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 7372 ] ,
          "attributes": {
            "ROUTING": "X9Y17/B7;X9Y17/B7/W111;1;X10Y17/F3;;1;X10Y17/EW10;X10Y17/EW10/F3;1;X9Y17/B4;X9Y17/B4/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_I1_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 7371 ] ,
          "attributes": {
            "ROUTING": "X11Y16/SN10;X11Y16/SN10/F6;1;X11Y17/S210;X11Y17/S210/S111;1;X11Y17/A6;X11Y17/A6/S210;1;X9Y16/S230;X9Y16/S230/W231;1;X9Y17/A7;X9Y17/A7/S231;1;X9Y17/A4;X9Y17/A4/S231;1;X10Y16/W230;X10Y16/W230/W131;1;X11Y16/SN20;X11Y16/SN20/F6;1;X11Y17/B5;X11Y17/B5/S121;1;X11Y16/F6;;1;X11Y16/W130;X11Y16/W130/F6;1;X10Y16/W270;X10Y16/W270/W131;1;X9Y16/A7;X9Y16/A7/W271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[4]": {
          "hide_name": 0,
          "bits": [ 7367 ] ,
          "attributes": {
            "ROUTING": "X11Y17/B4;X11Y17/B4/N240;1;X10Y15/X08;X10Y15/X08/N211;1;X10Y15/LSR2;X10Y15/LSR2/X08;1;X10Y19/W210;X10Y19/W210/F1;1;X9Y19/LSR1;X9Y19/LSR1/W211;1;X11Y17/N240;X11Y17/N240/E241;1;X11Y16/X05;X11Y16/X05/N241;1;X11Y16/SEL2;X11Y16/SEL2/X05;1;X11Y17/S240;X11Y17/S240/E241;1;X11Y17/B1;X11Y17/B1/S240;1;X10Y17/E240;X10Y17/E240/N241;1;X10Y18/N200;X10Y18/N200/N101;1;X10Y16/N210;X10Y16/N210/N202;1;X10Y19/F1;;1;X10Y19/N100;X10Y19/N100/F1;1;X10Y18/N240;X10Y18/N240/N101;1;X10Y16/W240;X10Y16/W240/N242;1;X9Y16/X03;X9Y16/X03/W241;1;X9Y16/B2;X9Y16/B2/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": "X7Y18/W230;X7Y18/W230/N231;1;X6Y18/N230;X6Y18/N230/W231;1;X6Y16/X06;X6Y16/X06/N232;1;X6Y16/CE2;X6Y16/CE2/X06;1;X7Y19/N230;X7Y19/N230/W232;1;X7Y17/W230;X7Y17/W230/N232;1;X6Y17/N230;X6Y17/N230/W231;1;X6Y15/X08;X6Y15/X08/N232;1;X6Y15/CE2;X6Y15/CE2/X08;1;X8Y15/CE0;X8Y15/CE0/X06;1;X8Y19/N230;X8Y19/N230/W231;1;X8Y17/N230;X8Y17/N230/N232;1;X8Y15/X06;X8Y15/X06/N232;1;X8Y15/CE2;X8Y15/CE2/X06;1;X7Y19/X06;X7Y19/X06/W232;1;X7Y19/CE1;X7Y19/CE1/X06;1;X9Y19/Q3;;1;X9Y19/W230;X9Y19/W230/Q3;1;X8Y19/X06;X8Y19/X06/W231;1;X8Y19/CE0;X8Y19/CE0/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:20.5-20.9",
            "hdlname": "cpu0 a_in"
          }
        },
        "cpu0.a_in_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7364 ] ,
          "attributes": {
            "ROUTING": "X9Y17/F7;;1;X9Y17/SN20;X9Y17/SN20/F7;1;X9Y18/S260;X9Y18/S260/S121;1;X9Y19/C3;X9Y19/C3/S261;1;X9Y19/XD3;X9Y19/XD3/C3;1"
          }
        },
        "cpu0.cpu_clk": {
          "hide_name": 0,
          "bits": [ 7363 ] ,
          "attributes": {
            "ROUTING": "X13Y17/CLK2;X13Y17/CLK2/X02;1;X11Y19/CLK2;X11Y19/CLK2/X03;1;X8Y13/CLK0;X8Y13/CLK0/X01;1;X7Y17/W270;X7Y17/W270/W262;1;X6Y17/X04;X6Y17/X04/W271;1;X6Y17/CLK0;X6Y17/CLK0/X04;1;X7Y15/CLK0;X7Y15/CLK0/X01;1;X7Y16/CLK2;X7Y16/CLK2/X04;1;X9Y16/X02;X9Y16/X02/S231;1;X9Y16/CLK2;X9Y16/CLK2/X02;1;X10Y15/X01;X10Y15/X01/S222;1;X10Y15/CLK2;X10Y15/CLK2/X01;1;X10Y19/CLK1;X10Y19/CLK1/X01;1;X7Y13/CLK0;X7Y13/CLK0/X01;1;X10Y13/CLK1;X10Y13/CLK1/X01;1;X6Y14/S260;X6Y14/S260/W261;1;X6Y15/X03;X6Y15/X03/S261;1;X6Y15/CLK0;X6Y15/CLK0/X03;1;X7Y17/CLK1;X7Y17/CLK1/X03;1;X10Y17/S230;X10Y17/S230/S232;1;X10Y19/X02;X10Y19/X02/S232;1;X10Y19/CLK0;X10Y19/CLK0/X02;1;X9Y17/CLK1;X9Y17/CLK1/X01;1;X11Y19/W270;X11Y19/W270/S272;1;X9Y19/X04;X9Y19/X04/W272;1;X9Y19/CLK1;X9Y19/CLK1/X04;1;X9Y16/W810;X9Y16/W810/W222;1;X5Y16/N210;X5Y16/N210/W814;1;X5Y15/E210;X5Y15/E210/N211;1;X6Y15/X02;X6Y15/X02/E211;1;X6Y15/CLK2;X6Y15/CLK2/X02;1;X12Y14/E220;X12Y14/E220/S221;1;X13Y14/CLK0;X13Y14/CLK0/X01;1;X11Y19/CLK0;X11Y19/CLK0/X03;1;X8Y13/CLK2;X8Y13/CLK2/X01;1;X8Y16/CLK1;X8Y16/CLK1/X02;1;X11Y16/W220;X11Y16/W220/S221;1;X9Y16/X01;X9Y16/X01/W222;1;X9Y16/CLK0;X9Y16/CLK0/X01;1;X8Y15/CLK1;X8Y15/CLK1/X01;1;X13Y13/X01;X13Y13/X01/E222;1;X13Y13/CLK2;X13Y13/CLK2/X01;1;X7Y13/S220;X7Y13/S220/W222;1;X7Y15/S230;X7Y15/S230/S222;1;X7Y17/X02;X7Y17/X02/S232;1;X7Y17/CLK0;X7Y17/CLK0/X02;1;X8Y14/X01;X8Y14/X01/W221;1;X8Y14/CLK2;X8Y14/CLK2/X01;1;X8Y13/X01;X8Y13/X01/W221;1;X8Y13/CLK1;X8Y13/CLK1/X01;1;X8Y16/X01;X8Y16/X01/S262;1;X8Y16/CLK2;X8Y16/CLK2/X01;1;X7Y15/CLK1;X7Y15/CLK1/X01;1;X9Y17/X03;X9Y17/X03/W262;1;X9Y17/CLK0;X9Y17/CLK0/X03;1;X10Y17/X02;X10Y17/X02/W231;1;X10Y17/CLK2;X10Y17/CLK2/X02;1;X10Y17/CLK0;X10Y17/CLK0/X04;1;X9Y17/CLK2;X9Y17/CLK2/X01;1;X11Y17/CLK0;X11Y17/CLK0/X04;1;X7Y17/S260;X7Y17/S260/W262;1;X7Y19/X03;X7Y19/X03/S262;1;X7Y19/CLK1;X7Y19/CLK1/X03;1;X11Y15/S220;X11Y15/S220/S222;1;X11Y17/E220;X11Y17/E220/S222;1;X12Y17/X01;X12Y17/X01/E221;1;X12Y17/CLK2;X12Y17/CLK2/X01;1;X7Y15/X01;X7Y15/X01/W222;1;X7Y15/CLK2;X7Y15/CLK2/X01;1;X11Y14/W230;X11Y14/W230/S231;1;X9Y14/W260;X9Y14/W260/W232;1;X8Y14/S260;X8Y14/S260/W261;1;X8Y15/X03;X8Y15/X03/S261;1;X8Y15/CLK0;X8Y15/CLK0/X03;1;X12Y13/X01;X12Y13/X01/E221;1;X12Y13/CLK2;X12Y13/CLK2/X01;1;X10Y13/X01;X10Y13/X01/W221;1;X10Y13/CLK2;X10Y13/CLK2/X01;1;X12Y15/S230;X12Y15/S230/S222;1;X12Y17/X02;X12Y17/X02/S232;1;X12Y17/CLK1;X12Y17/CLK1/X02;1;X11Y17/E230;X11Y17/E230/S232;1;X13Y17/X02;X13Y17/X02/E232;1;X13Y17/CLK1;X13Y17/CLK1/X02;1;X11Y17/X04;X11Y17/X04/S232;1;X11Y15/S230;X11Y15/S230/S222;1;X11Y17/W230;X11Y17/W230/S232;1;X9Y17/W260;X9Y17/W260/W232;1;X7Y17/X03;X7Y17/X03/W262;1;X7Y17/CLK2;X7Y17/CLK2/X03;1;X12Y14/CLK0;X12Y14/CLK0/X01;1;X7Y14/W260;X7Y14/W260/W262;1;X6Y14/X03;X6Y14/X03/W261;1;X6Y14/CLK0;X6Y14/CLK0/X03;1;X13Y14/X01;X13Y14/X01/E221;1;X11Y19/W220;X11Y19/W220/S222;1;X10Y19/X01;X10Y19/X01/W221;1;X7Y13/CLK1;X7Y13/CLK1/X01;1;X11Y17/X03;X11Y17/X03/S262;1;X11Y17/CLK1;X11Y17/CLK1/X03;1;X11Y13/S220;X11Y13/S220/S222;1;X11Y14/X01;X11Y14/X01/S221;1;X11Y14/CLK1;X11Y14/CLK1/X01;1;X11Y17/W260;X11Y17/W260/S262;1;X9Y16/S220;X9Y16/S220/W222;1;X9Y17/X01;X9Y17/X01/S221;1;X9Y16/W270;X9Y16/W270/W262;1;X7Y16/X04;X7Y16/X04/W272;1;X11Y16/W260;X11Y16/W260/S261;1;X11Y13/S230;X11Y13/S230/S222;1;X11Y15/S260;X11Y15/S260/S232;1;X11Y17/S220;X11Y17/S220/S222;1;X11Y19/X03;X11Y19/X03/S222;1;X10Y17/X04;X10Y17/X04/S232;1;X10Y17/CLK1;X10Y17/CLK1/X04;1;X11Y13/E220;X11Y13/E220/S222;1;X12Y13/S220;X12Y13/S220/E221;1;X12Y14/X01;X12Y14/X01/S221;1;X12Y14/CLK1;X12Y14/CLK1/X01;1;X9Y17/S230;X9Y17/S230/S232;1;X9Y19/X02;X9Y19/X02/S232;1;X9Y19/CLK0;X9Y19/CLK0/X02;1;X9Y13/W220;X9Y13/W220/W222;1;X7Y13/X01;X7Y13/X01/W222;1;X7Y13/CLK2;X7Y13/CLK2/X01;1;X7Y15/S220;X7Y15/S220/W222;1;X7Y16/X01;X7Y16/X01/S221;1;X7Y16/CLK1;X7Y16/CLK1/X01;1;X6Y16/CLK1;X6Y16/CLK1/X02;1;X6Y16/CLK0;X6Y16/CLK0/X02;1;X7Y16/W230;X7Y16/W230/W232;1;X6Y16/X02;X6Y16/X02/W231;1;X6Y16/CLK2;X6Y16/CLK2/X02;1;X9Y15/W220;X9Y15/W220/S222;1;X8Y15/X01;X8Y15/X01/W221;1;X8Y15/CLK2;X8Y15/CLK2/X01;1;X7Y14/X01;X7Y14/X01/W222;1;X7Y14/CLK2;X7Y14/CLK2/X01;1;X8Y17/S230;X8Y17/S230/W231;1;X8Y19/X04;X8Y19/X04/S232;1;X8Y19/CLK0;X8Y19/CLK0/X04;1;X9Y17/W230;X9Y17/W230/S232;1;X8Y17/X02;X8Y17/X02/W231;1;X8Y17/CLK2;X8Y17/CLK2/X02;1;X10Y13/S220;X10Y13/S220/W221;1;X10Y15/S230;X10Y15/S230/S222;1;X10Y19/X04;X10Y19/X04/W271;1;X10Y19/CLK2;X10Y19/CLK2/X04;1;X11Y17/S270;X11Y17/S270/S262;1;X9Y14/W220;X9Y14/W220/S221;1;X7Y14/W220;X7Y14/W220/W222;1;X6Y14/X01;X6Y14/X01/W221;1;X6Y14/CLK1;X6Y14/CLK1/X01;1;X7Y16/CLK0;X7Y16/CLK0/X02;1;X7Y16/X02;X7Y16/X02/S231;1;X11Y11/Q2;;1;X11Y11/S220;X11Y11/S220/Q2;1;X11Y13/W220;X11Y13/W220/S222;1;X9Y13/S220;X9Y13/S220/W222;1;X9Y15/S230;X9Y15/S230/S222;1;X9Y16/W230;X9Y16/W230/S231;1;X8Y16/X02;X8Y16/X02/W231;1;X8Y16/CLK0;X8Y16/CLK0/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:45.5-45.12",
            "hdlname": "cpu0 cpu_clk"
          }
        },
        "bus_viewer_out[0]": {
          "hide_name": 0,
          "bits": [ 7361 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[0]": {
          "hide_name": 0,
          "bits": [ 7360 ] ,
          "attributes": {
            "ROUTING": "X14Y17/Q3;;1;X14Y17/E230;X14Y17/E230/Q3;1;X16Y17/S230;X16Y17/S230/E232;1;X16Y19/S230;X16Y19/S230/S232;1;X16Y21/S260;X16Y21/S260/S232;1;X16Y23/S270;X16Y23/S270/S262;1;X16Y25/S270;X16Y25/S270/S272;1;X16Y27/S270;X16Y27/S270/S272;1;X16Y28/E270;X16Y28/E270/S271;1;X18Y28/E820;X18Y28/E820/E272;1;X22Y28/S270;X22Y28/S270/E824;1;X22Y28/A0;X22Y28/A0/N271;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[1]": {
          "hide_name": 0,
          "bits": [ 7357 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[1]": {
          "hide_name": 0,
          "bits": [ 7356 ] ,
          "attributes": {
            "ROUTING": "X12Y20/Q4;;1;X12Y20/S820;X12Y20/S820/Q4;1;X12Y28/S100;X12Y28/S100/S828;1;X12Y28/D1;X12Y28/D1/N101;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[2]": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[2]": {
          "hide_name": 0,
          "bits": [ 7352 ] ,
          "attributes": {
            "ROUTING": "X12Y20/Q5;;1;X12Y20/S830;X12Y20/S830/Q5;1;X12Y28/S250;X12Y28/S250/S838;1;X12Y28/A0;X12Y28/A0/N251;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[3]": {
          "hide_name": 0,
          "bits": [ 7349 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[3]": {
          "hide_name": 0,
          "bits": [ 7348 ] ,
          "attributes": {
            "ROUTING": "X10Y20/Q2;;1;X10Y20/SN10;X10Y20/SN10/Q2;1;X10Y21/S250;X10Y21/S250/S111;1;X10Y23/S250;X10Y23/S250/S252;1;X10Y25/S200;X10Y25/S200/S252;1;X10Y27/S200;X10Y27/S200/S202;1;X10Y28/X03;X10Y28/X03/N202;1;X10Y28/A0;X10Y28/A0/X03;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[4]": {
          "hide_name": 0,
          "bits": [ 7345 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[4]": {
          "hide_name": 0,
          "bits": [ 7344 ] ,
          "attributes": {
            "ROUTING": "X7Y19/Q4;;1;X7Y19/S820;X7Y19/S820/Q4;1;X7Y27/S100;X7Y27/S100/S828;1;X7Y28/S200;X7Y28/S200/S101;1;X7Y28/D1;X7Y28/D1/N201;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[5]": {
          "hide_name": 0,
          "bits": [ 7341 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[5]": {
          "hide_name": 0,
          "bits": [ 7340 ] ,
          "attributes": {
            "ROUTING": "X8Y20/Q1;;1;X8Y20/S210;X8Y20/S210/Q1;1;X8Y22/S240;X8Y22/S240/S212;1;X8Y24/S820;X8Y24/S820/S242;1;X8Y28/W270;X8Y28/W270/S824;1;X7Y28/A0;X7Y28/A0/W271;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[6]": {
          "hide_name": 0,
          "bits": [ 7337 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[6]": {
          "hide_name": 0,
          "bits": [ 7336 ] ,
          "attributes": {
            "ROUTING": "X18Y20/Q5;;1;X18Y20/E830;X18Y20/E830/Q5;1;X26Y20/E130;X26Y20/E130/E838;1;X27Y20/E270;X27Y20/E270/E131;1;X29Y20/E220;X29Y20/E220/E272;1;X31Y20/E230;X31Y20/E230/E222;1;X32Y20/S230;X32Y20/S230/E231;1;X32Y22/S800;X32Y22/S800/S232;1;X32Y27/S130;X32Y27/S130/N808;1;X32Y28/A0;X32Y28/A0/S131;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_out[7]": {
          "hide_name": 0,
          "bits": [ 7333 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer[7]": {
          "hide_name": 0,
          "bits": [ 7332 ] ,
          "attributes": {
            "ROUTING": "X22Y19/Q0;;1;X22Y19/E130;X22Y19/E130/Q0;1;X23Y19/S830;X23Y19/S830/E131;1;X23Y27/E830;X23Y27/E830/S838;1;X27Y27/S250;X27Y27/S250/E834;1;X27Y28/E250;X27Y28/E250/S251;1;X28Y28/X08;X28Y28/X08/E251;1;X28Y28/D1;X28Y28/D1/X08;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "btn.clk": {
          "hide_name": 0,
          "bits": [ 7328 ] ,
          "attributes": {
            "ROUTING": "X21Y12/CLK2;X21Y12/CLK2/GB00;5;X40Y8/CLK2;X40Y8/CLK2/GB00;5;X18Y19/CLK1;X18Y19/CLK1/GB00;5;X39Y13/GBO0;X39Y13/GBO0/GT00;5;X40Y13/CLK1;X40Y13/CLK1/GB00;5;X40Y12/GB00;X39Y12/GBO0/GT00;5;X40Y12/CLK1;X40Y12/CLK1/GB00;5;X39Y1/SPINE0;X29Y9/SPINE0/PCLKR1;5;X39Y5/GT00;X39Y1/GT00/SPINE0;5;X38Y8/GB00;X39Y8/GBO0/GT00;5;X40Y8/CLK1;X40Y8/CLK1/GB00;5;X18Y19/GB00;X19Y19/GBO0/GT00;5;X18Y19/CLK0;X18Y19/CLK0/GB00;5;X39Y19/GBO0;X39Y19/GBO0/GT00;5;X40Y19/CLK1;X40Y19/CLK1/GB00;5;X39Y19/GT00;X39Y19/GT00/SPINE24;5;X39Y10/GBO0;X39Y10/GBO0/GT00;5;X40Y10/CLK1;X40Y10/CLK1/GB00;5;X35Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X43Y23/GT00;X43Y19/GT00/SPINE24;5;X43Y13/GBO0;X43Y13/GBO0/GT00;5;X43Y13/CLK1;X43Y13/CLK1/GB00;5;X20Y14/GB00;X19Y14/GBO0/GT00;5;X19Y14/CLK2;X19Y14/CLK2/GB00;5;X18Y12/CLK1;X18Y12/CLK1/GB00;5;X15Y13/GBO0;X15Y13/GBO0/GT00;5;X17Y13/CLK2;X17Y13/CLK2/GB00;5;X19Y11/CLK2;X19Y11/CLK2/GB00;5;X20Y11/CLK0;X20Y11/CLK0/GB00;5;X20Y11/CLK1;X20Y11/CLK1/GB00;5;X20Y12/CLK0;X20Y12/CLK0/GB00;5;X20Y11/CLK2;X20Y11/CLK2/GB00;5;X19Y12/GB00;X19Y12/GBO0/GT00;5;X18Y12/CLK0;X18Y12/CLK0/GB00;5;X18Y11/CLK1;X18Y11/CLK1/GB00;5;X18Y11/CLK2;X18Y11/CLK2/GB00;5;X19Y11/CLK0;X19Y11/CLK0/GB00;5;X19Y11/CLK1;X19Y11/CLK1/GB00;5;X21Y11/CLK0;X21Y11/CLK0/GB00;5;X18Y11/GB00;X19Y11/GBO0/GT00;5;X21Y11/CLK1;X21Y11/CLK1/GB00;5;X12Y11/GB00;X11Y11/GBO0/GT00;5;X11Y11/CLK1;X11Y11/CLK1/GB00;5;X18Y10/CLK0;X18Y10/CLK0/GB00;5;X18Y10/CLK1;X18Y10/CLK1/GB00;5;X7Y11/CLK0;X7Y11/CLK0/GB00;5;X6Y11/GB00;X7Y11/GBO0/GT00;5;X7Y11/CLK2;X7Y11/CLK2/GB00;5;X18Y10/CLK2;X18Y10/CLK2/GB00;5;X14Y10/CLK1;X14Y10/CLK1/GB00;5;X14Y10/CLK2;X14Y10/CLK2/GB00;5;X15Y10/CLK0;X15Y10/CLK0/GB00;5;X15Y10/CLK1;X15Y10/CLK1/GB00;5;X15Y10/CLK2;X15Y10/CLK2/GB00;5;X19Y10/CLK0;X19Y10/CLK0/GB00;5;X16Y10/CLK0;X16Y10/CLK0/GB00;5;X16Y10/CLK1;X16Y10/CLK1/GB00;5;X16Y10/CLK2;X16Y10/CLK2/GB00;5;X17Y10/CLK0;X17Y10/CLK0/GB00;5;X17Y10/CLK1;X17Y10/CLK1/GB00;5;X15Y10/GBO0;X15Y10/GBO0/GT00;5;X17Y10/CLK2;X17Y10/CLK2/GB00;5;X20Y10/GB00;X19Y10/GBO0/GT00;5;X19Y10/CLK2;X19Y10/CLK2/GB00;5;X15Y13/GT00;X15Y19/GT00/SPINE16;5;X15Y17/GB00;X15Y17/GBO0/GT00;5;X14Y17/CLK1;X14Y17/CLK1/GB00;5;X12Y20/CLK2;X12Y20/CLK2/GB00;5;X11Y16/GT00;X11Y19/GT00/SPINE16;5;X11Y20/GBO0;X11Y20/GBO0/GT00;5;X10Y20/CLK1;X10Y20/CLK1/GB00;5;X6Y19/GB00;X7Y19/GBO0/GT00;5;X7Y19/CLK2;X7Y19/CLK2/GB00;5;X7Y24/GT00;X7Y19/GT00/SPINE16;5;X7Y20/GBO0;X7Y20/GBO0/GT00;5;X8Y20/CLK0;X8Y20/CLK0/GB00;5;X19Y23/GT00;X19Y19/GT00/SPINE16;5;X19Y20/GBO0;X19Y20/GBO0/GT00;5;X18Y20/CLK2;X18Y20/CLK2/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X23Y20/GT00;X23Y19/GT00/SPINE16;5;X23Y19/GB00;X23Y19/GBO0/GT00;5;X22Y19/CLK0;X22Y19/CLK0/GB00;5;X27Y9/PCLKR1;;5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.23-2.26",
            "hdlname": "disp clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7319 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21"
          }
        },
        "btn.PB": {
          "hide_name": 0,
          "bits": [ 7324 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:3.11-3.13",
            "hdlname": "btn PB"
          }
        },
        "button_in": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.23-1.32"
          }
        }
      }
    }
  }
}
