Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date             : Thu Feb 13 10:50:11 2020
| Host             : ntuphy520 running 64-bit unknown
| Command          : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
| Design           : top_wrapper
| Device           : xcvu095-ffva2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.045        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.137        |
| Device Static (W)        | 0.908        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        5 |       --- |             --- |
| CLB Logic                |     0.002 |     3636 |       --- |             --- |
|   LUT as Shift Register  |     0.001 |       83 |     76800 |            0.11 |
|   LUT as Logic           |    <0.001 |     1062 |    537600 |            0.20 |
|   Register               |    <0.001 |     1929 |   1075200 |            0.18 |
|   LUT as Distributed RAM |    <0.001 |       32 |     76800 |            0.04 |
|   CARRY8                 |    <0.001 |       22 |     67200 |            0.03 |
|   F7/F8 Muxes            |    <0.001 |        3 |    537600 |           <0.01 |
|   Others                 |     0.000 |      232 |       --- |             --- |
| Signals                  |     0.002 |     2693 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |      1728 |            0.03 |
| MMCM                     |     0.114 |        1 |        16 |            6.25 |
| I/O                      |     0.007 |       10 |       832 |            1.20 |
| Static Power             |     0.908 |          |           |                 |
| Total                    |     1.045 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint     |       0.950 |     0.334 |       0.016 |      0.318 | Unspecified | NA         |
| Vccaux     |       1.800 |     0.235 |       0.063 |      0.172 | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.125 |       0.004 |      0.122 | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.026 |       0.001 |      0.025 | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram    |       0.950 |     0.030 |       0.000 |      0.030 | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_in_P                                                                                   | clk_in_P                                                             |             8.0 |
| clk_out1_top_clk_wiz_0_0                                                                   | top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0                        |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_wrapper              |     0.137 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   top_i                  |     0.128 |
|     clk_wiz_0            |     0.117 |
|       inst               |     0.117 |
|     ila_0                |     0.011 |
|       inst               |     0.011 |
+--------------------------+-----------+


