D:\ispLEVER_Classic2_1\synpbase\bin64\m_att.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1  -part 2C04A  -grade -4   -maxfan 100 -RWCheckOnRam 1 -forcenogsr -summaryfile D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synlog\report\proj_1_fpga_mapper.xml -multisrs  -oedif  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\proj_1.edn  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\proj_1_mult.srs  -devicelib  D:\ispLEVER_Classic2_1\synpbase\lib\lucent\orca2.v  -ologparam  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\syntmp\proj_1.plg  -osyn  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\proj_1.srm  -prjdir  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\  -prjname  proj_1  -log  D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synlog\proj_1_fpga_mapper.srr 
rc:1 success:1
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\proj_1.edn|o|1682776080|132544
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\proj_1_mult.srs|i|1682776080|5938
D:\ispLEVER_Classic2_1\synpbase\lib\lucent\orca2.v|i|1401235584|40399
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\syntmp\proj_1.plg|o|1682776080|1694
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\proj_1.srm|o|1682776080|113128
D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synlog\proj_1_fpga_mapper.srr|o|1682776080|28667
D:\ispLEVER_Classic2_1\synpbase\bin\m_att.exe|i|1399340474|7716352
D:\ispLEVER_Classic2_1\synpbase\bin64\m_att.exe|i|1399343312|8884224
