// Seed: 3736691245
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge id_4 or posedge 1 + -1) id_2)
  else;
  assign id_5 = id_3;
  wire id_6;
endmodule
module module_1 #(
    parameter id_16 = 32'd18,
    parameter id_4  = 32'd38
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input logic [7:0] id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  nand primCall (
      id_10, id_15, id_21, id_5, id_11, id_8, id_20, id_17, id_22, id_19, id_1, id_6, id_9
  );
  inout wire id_17;
  inout wire _id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  tri0 id_22;
  assign id_2[id_16] = (id_5[-1] - id_21[id_16 :-1]);
  module_0 modCall_1 (
      id_17,
      id_15
  );
  logic [id_4 : ""] id_23;
  ;
  assign id_22 = 1;
endmodule
