[2025-09-17 02:55:59] START suite=qualcomm_srv trace=srv18_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv18_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2607503 heartbeat IPC: 3.835 cumulative IPC: 3.835 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5044639 heartbeat IPC: 4.103 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5044639 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5044639 cumulative IPC: 3.965 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13434331 heartbeat IPC: 1.192 cumulative IPC: 1.192 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21855184 heartbeat IPC: 1.188 cumulative IPC: 1.19 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30336131 heartbeat IPC: 1.179 cumulative IPC: 1.186 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38674991 heartbeat IPC: 1.199 cumulative IPC: 1.189 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46922851 heartbeat IPC: 1.212 cumulative IPC: 1.194 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55434441 heartbeat IPC: 1.175 cumulative IPC: 1.191 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 63913036 heartbeat IPC: 1.179 cumulative IPC: 1.189 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 72483045 heartbeat IPC: 1.167 cumulative IPC: 1.186 (Simulation time: 00 hr 10 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv18_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 80752685 heartbeat IPC: 1.209 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 14 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84152770 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84152770 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv18_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.188 instructions: 100000000 cycles: 84152770
CPU 0 Branch Prediction Accuracy: 91.61% MPKI: 14.8 Average ROB Occupancy at Mispredict: 27.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2702
BRANCH_INDIRECT: 0.4161
BRANCH_CONDITIONAL: 12.47
BRANCH_DIRECT_CALL: 0.6879
BRANCH_INDIRECT_CALL: 0.5054
BRANCH_RETURN: 0.4425


====Backend Stall Breakdown====
ROB_STALL: 133034
LQ_STALL: 0
SQ_STALL: 539626


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 87.74157
REPLAY_LOAD: 50.466667
NON_REPLAY_LOAD: 13.743398

== Total ==
ADDR_TRANS: 7809
REPLAY_LOAD: 6056
NON_REPLAY_LOAD: 119169

== Counts ==
ADDR_TRANS: 89
REPLAY_LOAD: 120
NON_REPLAY_LOAD: 8671

cpu0->cpu0_STLB TOTAL        ACCESS:    1764769 HIT:    1759801 MISS:       4968 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1764769 HIT:    1759801 MISS:       4968 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 191.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7626245 HIT:    6737442 MISS:     888803 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6181606 HIT:    5424764 MISS:     756842 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     533570 HIT:     421060 MISS:     112510 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     902143 HIT:     890664 MISS:      11479 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8926 HIT:        954 MISS:       7972 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14418367 HIT:    8086607 MISS:    6331760 MSHR_MERGE:    1531874
cpu0->cpu0_L1I LOAD         ACCESS:   14418367 HIT:    8086607 MISS:    6331760 MSHR_MERGE:    1531874
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.51 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29876600 HIT:   26592167 MISS:    3284433 MSHR_MERGE:    1360198
cpu0->cpu0_L1D LOAD         ACCESS:   16859478 HIT:   15136100 MISS:    1723378 MSHR_MERGE:     341641
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13006869 HIT:   11454751 MISS:    1552118 MSHR_MERGE:    1018546
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10253 HIT:       1316 MISS:       8937 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12065008 HIT:   10345164 MISS:    1719844 MSHR_MERGE:     869256
cpu0->cpu0_ITLB LOAD         ACCESS:   12065008 HIT:   10345164 MISS:    1719844 MSHR_MERGE:     869256
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.099 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28255790 HIT:   27042825 MISS:    1212965 MSHR_MERGE:     298784
cpu0->cpu0_DTLB LOAD         ACCESS:   28255790 HIT:   27042825 MISS:    1212965 MSHR_MERGE:     298784
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.957 cycles
cpu0->LLC TOTAL        ACCESS:    1054418 HIT:     988561 MISS:      65857 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     756842 HIT:     732951 MISS:      23891 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     112510 HIT:      74740 MISS:      37770 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     177094 HIT:     176838 MISS:        256 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7972 HIT:       4032 MISS:       3940 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3306
  ROW_BUFFER_MISS:      62293
  AVG DBUS CONGESTED CYCLE: 3.58
Channel 0 WQ ROW_BUFFER_HIT:       1498
  ROW_BUFFER_MISS:      32699
  FULL:          0
Channel 0 REFRESHES ISSUED:       7013

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543688       412455        69838         4435
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          404          341          168
  STLB miss resolved @ L2C                0          183          214          417          139
  STLB miss resolved @ LLC                0          391          619         1953          901
  STLB miss resolved @ MEM                0            6          291         1905         2124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158432        52244      1142872       105977          532
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          141          236           29
  STLB miss resolved @ L2C                0          205           65          205            2
  STLB miss resolved @ LLC                0          101          254          395           49
  STLB miss resolved @ MEM                0            1           75          265          100
[2025-09-17 03:08:21] END   suite=qualcomm_srv trace=srv18_ap (rc=0)
