#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5592d6db7f00 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x5592d6db8090 .scope module, "RandomEngine" "RandomEngine" 3 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /INPUT 8 "tap";
    .port_info 5 /INPUT 8 "seed";
    .port_info 6 /OUTPUT 1 "active";
    .port_info 7 /OUTPUT 1 "out";
v0x5592d6dd7b80_0 .net "active", 0 0, v0x5592d6dd4f50_0;  1 drivers
o0x7efedc772018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592d6dd7c80_0 .net "clk", 0 0, o0x7efedc772018;  0 drivers
v0x5592d6dd7d20_0 .net "lfsr_en", 0 0, v0x5592d6dd5130_0;  1 drivers
v0x5592d6dd7e80_0 .net "out", 0 0, L_0x5592d6d9e410;  1 drivers
o0x7efedc7720d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592d6dd7f50_0 .net "rst", 0 0, o0x7efedc7720d8;  0 drivers
o0x7efedc772468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5592d6dd7ff0_0 .net "seed", 7 0, o0x7efedc772468;  0 drivers
o0x7efedc772258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592d6dd80d0_0 .net "start", 0 0, o0x7efedc772258;  0 drivers
o0x7efedc772288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5592d6dd8190_0 .net "stop", 0 0, o0x7efedc772288;  0 drivers
o0x7efedc772618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5592d6dd8260_0 .net "tap", 7 0, o0x7efedc772618;  0 drivers
S_0x5592d6db0cf0 .scope module, "ctrl" "RandomEngineCtrl" 3 20, 4 6 0, S_0x5592d6db8090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "lfsr_en";
P_0x5592d6d9f550 .param/l "STATE_LFSR" 1 4 24, C4<1>;
P_0x5592d6d9f590 .param/l "STATE_WAIT" 1 4 23, C4<0>;
v0x5592d6dd4f50_0 .var "active", 0 0;
v0x5592d6dd5050_0 .net "clk", 0 0, o0x7efedc772018;  alias, 0 drivers
v0x5592d6dd5130_0 .var "lfsr_en", 0 0;
v0x5592d6dd51d0_0 .net "rst", 0 0, o0x7efedc7720d8;  alias, 0 drivers
v0x5592d6dd5290_0 .net "start", 0 0, o0x7efedc772258;  alias, 0 drivers
v0x5592d6dd5380_0 .net "state", 0 0, v0x5592d6dd4c80_0;  1 drivers
v0x5592d6dd5420_0 .var "state_next", 0 0;
v0x5592d6dd54f0_0 .net "stop", 0 0, o0x7efedc772288;  alias, 0 drivers
E_0x5592d6daaaa0 .event edge, v0x5592d6dd4c80_0, v0x5592d6dd5290_0, v0x5592d6dd54f0_0;
S_0x5592d6db5700 .scope module, "state_reg" "Register" 4 31, 5 4 0, S_0x5592d6db0cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x5592d6db58e0 .param/l "nbits" 0 5 5, +C4<00000000000000000000000000000001>;
v0x5592d6d9e530_0 .net "clk", 0 0, o0x7efedc772018;  alias, 0 drivers
v0x5592d6d9c330_0 .net "d", 0 0, v0x5592d6dd5420_0;  1 drivers
L_0x7efedc729018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5592d6dd4bc0_0 .net "en", 0 0, L_0x7efedc729018;  1 drivers
v0x5592d6dd4c80_0 .var "q", 0 0;
v0x5592d6dd4d80_0 .net "rst", 0 0, o0x7efedc7720d8;  alias, 0 drivers
E_0x5592d6dab460 .event posedge, v0x5592d6d9e530_0;
S_0x5592d6dd5650 .scope module, "dpath" "RandomEngineDpath" 3 25, 6 6 0, S_0x5592d6db8090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "tap";
    .port_info 3 /INPUT 8 "seed";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /INPUT 1 "lfsr_en";
L_0x5592d6d9e410 .functor BUFZ 1, L_0x5592d6dd84e0, C4<0>, C4<0>, C4<0>;
v0x5592d6dd7490_0 .net "clk", 0 0, o0x7efedc772018;  alias, 0 drivers
v0x5592d6dd7590_0 .net "lfsr_en", 0 0, v0x5592d6dd5130_0;  alias, 1 drivers
v0x5592d6dd7650_0 .net "lfsr_out", 0 0, L_0x5592d6dd84e0;  1 drivers
v0x5592d6dd7750_0 .net "out", 0 0, L_0x5592d6d9e410;  alias, 1 drivers
v0x5592d6dd77f0_0 .net "rst", 0 0, o0x7efedc7720d8;  alias, 0 drivers
v0x5592d6dd7940_0 .net "seed", 7 0, o0x7efedc772468;  alias, 0 drivers
v0x5592d6dd7a20_0 .net "tap", 7 0, o0x7efedc772618;  alias, 0 drivers
S_0x5592d6dd58f0 .scope module, "lfsr" "LFSR" 6 23, 7 6 0, S_0x5592d6dd5650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "tap";
    .port_info 4 /INPUT 8 "seed";
    .port_info 5 /OUTPUT 1 "out";
P_0x5592d6dd5ad0 .param/l "nbits" 0 7 7, +C4<00000000000000000000000000001000>;
v0x5592d6dd6d30_0 .net "clk", 0 0, o0x7efedc772018;  alias, 0 drivers
v0x5592d6dd6e30_0 .net "en", 0 0, v0x5592d6dd5130_0;  alias, 1 drivers
v0x5592d6dd6f40_0 .net "out", 0 0, L_0x5592d6dd84e0;  alias, 1 drivers
v0x5592d6dd6fe0_0 .net "rst", 0 0, o0x7efedc7720d8;  alias, 0 drivers
v0x5592d6dd70c0_0 .net "seed", 7 0, o0x7efedc772468;  alias, 0 drivers
v0x5592d6dd71f0_0 .var "shift_in", 0 0;
v0x5592d6dd7290_0 .net "shift_reg_q", 7 0, v0x5592d6dd6820_0;  1 drivers
v0x5592d6dd7330_0 .net "tap", 7 0, o0x7efedc772618;  alias, 0 drivers
E_0x5592d6d9fe70 .event edge, v0x5592d6dd6820_0, v0x5592d6dd7330_0, v0x5592d6dd6b50_0;
L_0x5592d6dd84e0 .part v0x5592d6dd6820_0, 0, 1;
S_0x5592d6dd5c80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 31, 7 31 0, S_0x5592d6dd58f0;
 .timescale -9 -12;
v0x5592d6dd5e80_0 .var/2s "i", 31 0;
S_0x5592d6dd5f80 .scope module, "shift_reg" "ShiftRegister" 7 20, 8 4 0, S_0x5592d6dd58f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "shift_in";
    .port_info 4 /INPUT 8 "seed";
    .port_info 5 /OUTPUT 8 "q";
P_0x5592d6dd6180 .param/l "nbits" 0 8 5, +C4<00000000000000000000000000001000>;
v0x5592d6dd6610_0 .net "clk", 0 0, o0x7efedc772018;  alias, 0 drivers
v0x5592d6dd6760_0 .net "en", 0 0, v0x5592d6dd5130_0;  alias, 1 drivers
v0x5592d6dd6820_0 .var "q", 7 0;
v0x5592d6dd68f0_0 .net "rst", 0 0, o0x7efedc7720d8;  alias, 0 drivers
v0x5592d6dd6a20_0 .net "seed", 7 0, o0x7efedc772468;  alias, 0 drivers
v0x5592d6dd6b50_0 .net "shift_in", 0 0, v0x5592d6dd71f0_0;  1 drivers
S_0x5592d6dd6330 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 19, 8 19 0, S_0x5592d6dd5f80;
 .timescale -9 -12;
v0x5592d6dd6510_0 .var/2s "i", 31 0;
S_0x5592d6db0b60 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 9 1;
 .timescale -9 -12;
    .scope S_0x5592d6db5700;
T_0 ;
    %wait E_0x5592d6dab460;
    %load/vec4 v0x5592d6dd4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5592d6dd4c80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5592d6dd4bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5592d6d9c330_0;
    %assign/vec4 v0x5592d6dd4c80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5592d6dd4c80_0;
    %assign/vec4 v0x5592d6dd4c80_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5592d6db0cf0;
T_1 ;
    %wait E_0x5592d6daaaa0;
    %load/vec4 v0x5592d6dd5380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x5592d6dd5290_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.4, 8;
T_1.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.4, 8;
 ; End of false expr.
    %blend;
T_1.4;
    %store/vec4 v0x5592d6dd5420_0, 0, 1;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x5592d6dd54f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v0x5592d6dd5420_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5592d6db0cf0;
T_2 ;
    %wait E_0x5592d6daaaa0;
    %load/vec4 v0x5592d6dd5380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x5592d6dd5290_0;
    %store/vec4 v0x5592d6dd4f50_0, 0, 1;
    %load/vec4 v0x5592d6dd5290_0;
    %store/vec4 v0x5592d6dd5130_0, 0, 1;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x5592d6dd54f0_0;
    %inv;
    %store/vec4 v0x5592d6dd4f50_0, 0, 1;
    %load/vec4 v0x5592d6dd54f0_0;
    %inv;
    %store/vec4 v0x5592d6dd5130_0, 0, 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5592d6dd5f80;
T_3 ;
    %wait E_0x5592d6dab460;
    %load/vec4 v0x5592d6dd68f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5592d6dd6a20_0;
    %assign/vec4 v0x5592d6dd6820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5592d6dd6760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %fork t_1, S_0x5592d6dd6330;
    %jmp t_0;
    .scope S_0x5592d6dd6330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5592d6dd6510_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x5592d6dd6510_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x5592d6dd6820_0;
    %load/vec4 v0x5592d6dd6510_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5592d6dd6510_0;
    %assign/vec4/off/d v0x5592d6dd6820_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5592d6dd6510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5592d6dd6510_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_0x5592d6dd5f80;
t_0 %join;
    %load/vec4 v0x5592d6dd6b50_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5592d6dd6820_0, 4, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5592d6dd6820_0;
    %assign/vec4 v0x5592d6dd6820_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5592d6dd58f0;
T_4 ;
    %wait E_0x5592d6d9fe70;
    %load/vec4 v0x5592d6dd7290_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5592d6dd71f0_0, 0, 1;
    %fork t_3, S_0x5592d6dd5c80;
    %jmp t_2;
    .scope S_0x5592d6dd5c80;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5592d6dd5e80_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5592d6dd5e80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x5592d6dd7330_0;
    %load/vec4 v0x5592d6dd5e80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5592d6dd71f0_0;
    %load/vec4 v0x5592d6dd7290_0;
    %load/vec4 v0x5592d6dd5e80_0;
    %part/s 1;
    %xor;
    %store/vec4 v0x5592d6dd71f0_0, 0, 1;
T_4.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5592d6dd5e80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5592d6dd5e80_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x5592d6dd58f0;
t_2 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5592d6db0b60;
T_5 ;
    %vpi_call/w 9 3 "$dumpfile", "sim_build/RandomEngine.fst" {0 0 0};
    %vpi_call/w 9 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5592d6db8090 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "../hw/RandomEngine.v";
    "./../hw/RandomEngineCtrl.v";
    "./../hw/Register.v";
    "./../hw/RandomEngineDpath.v";
    "../hw/LFSR.v";
    "./../hw/ShiftRegister.v";
    "sim_build/cocotb_iverilog_dump.v";
