<stg><name>axpy</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="3">
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="4" to="5">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="5" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %out_r) nounwind, !map !23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @axpy_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp = zext i2 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %in_addr = getelementptr [3 x i32]* %in_r, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="2">
<![CDATA[
:2  %x = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="2">
<![CDATA[
:2  %x = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_1 = mul nsw i32 %x, %a_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %y = add nsw i32 %tmp_1, %b_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out_addr = getelementptr [3 x i32]* %out_r, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:6  store i32 %y, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="37" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="38" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="in_r" to="StgValue_6" fromId="35" toId="6">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="39" toId="7">
</dataflow>
<dataflow id="43" from="a" to="StgValue_7" fromId="36" toId="7">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="45" from="b" to="StgValue_8" fromId="37" toId="8">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="39" toId="9">
</dataflow>
<dataflow id="47" from="out_r" to="StgValue_9" fromId="38" toId="9">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecTopModule" to="StgValue_10" fromId="48" toId="10">
</dataflow>
<dataflow id="51" from="axpy_str" to="StgValue_10" fromId="50" toId="10">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i32" to="b_read" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="b" to="b_read" fromId="37" toId="11">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i32" to="a_read" fromId="52" toId="12">
</dataflow>
<dataflow id="56" from="a" to="a_read" fromId="36" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_57" to="i" fromId="57" toId="14">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="StgValue_13" to="i" fromId="13" toId="14">
</dataflow>
<dataflow id="60" from="i_1" to="i" fromId="17" toId="14">
<BackEdge/>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="StgValue_28" to="i" fromId="28" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="62" from="i" to="exitcond" fromId="14" toId="15">
</dataflow>
<dataflow id="64" from="StgValue_63" to="exitcond" fromId="63" toId="15">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="16">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="16">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="16">
</dataflow>
<dataflow id="71" from="i" to="i_1" fromId="14" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_72" to="i_1" fromId="72" toId="17">
</dataflow>
<dataflow id="74" from="exitcond" to="StgValue_18" fromId="15" toId="18">
</dataflow>
<dataflow id="75" from="i" to="tmp" fromId="14" toId="19">
</dataflow>
<dataflow id="76" from="in_r" to="in_addr" fromId="35" toId="20">
</dataflow>
<dataflow id="78" from="StgValue_77" to="in_addr" fromId="77" toId="20">
</dataflow>
<dataflow id="79" from="tmp" to="in_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="80" from="in_addr" to="x" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="in_addr" to="x" fromId="20" toId="23">
</dataflow>
<dataflow id="82" from="x" to="tmp_1" fromId="23" toId="24">
</dataflow>
<dataflow id="83" from="a_read" to="tmp_1" fromId="12" toId="24">
</dataflow>
<dataflow id="84" from="tmp_1" to="y" fromId="24" toId="25">
</dataflow>
<dataflow id="85" from="b_read" to="y" fromId="11" toId="25">
</dataflow>
<dataflow id="86" from="out_r" to="out_addr" fromId="38" toId="26">
</dataflow>
<dataflow id="87" from="StgValue_77" to="out_addr" fromId="77" toId="26">
</dataflow>
<dataflow id="88" from="tmp" to="out_addr" fromId="19" toId="26">
</dataflow>
<dataflow id="89" from="y" to="StgValue_27" fromId="25" toId="27">
</dataflow>
<dataflow id="90" from="out_addr" to="StgValue_27" fromId="26" toId="27">
</dataflow>
<dataflow id="91" from="exitcond" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
