$date
   Mon Sep 18 16:01:09 2023
$end
$version
  2022.1
$end
$timescale
  1ps
$end
$scope module tbench_top $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module i_intf $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 % valid $end
$var reg 4 & a [3:0] $end
$var reg 4 ' b [3:0] $end
$var reg 7 ( c [6:0] $end
$upscope $end
$scope module t1 $end
$var reg 32 ) env $end
$scope module i_intf $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 % valid $end
$var reg 4 & a [3:0] $end
$var reg 4 ' b [3:0] $end
$var reg 7 ( c [6:0] $end
$upscope $end
$upscope $end
$scope module DUT $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 4 , a [3:0] $end
$var wire 4 - b [3:0] $end
$var wire 1 . valid $end
$var wire 7 / c [6:0] $end
$var reg 7 0 tmp_c [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
b0 &
b0 '
b0 (
b1111101111000110zzzzzzz0z1x1z0z )
0*
1+
b0 ,
b0 -
0.
b0 /
b0 0
$end
#5000
1!
0"
1#
0$
1*
0+
#10000
0!
0#
0*
#15000
1!
1#
1%
b101 &
b1100 '
1*
b101 ,
b1100 -
1.
#20000
0!
0#
0*
#25000
1!
1#
0%
b10001 (
1*
0.
b10001 /
b10001 0
#30000
0!
0#
0*
#35000
1!
1#
1*
#40000
0!
0#
0*
#45000
1!
1#
1%
b110 &
b1011 '
1*
b110 ,
b1011 -
1.
#50000
0!
0#
0*
#55000
1!
1#
0%
1*
0.
b10001 0
#60000
0!
0#
0*
#65000
1!
1#
1*
#70000
0!
0#
0*
#75000
1!
1#
1%
b101 &
b1110 '
1*
b101 ,
b1110 -
1.
#80000
0!
0#
0*
#85000
1!
1#
0%
b10011 (
1*
0.
b10011 /
b10011 0
#90000
0!
0#
0*
#95000
1!
1#
1*
#100000
0!
0#
0*
#105000
1!
1#
1%
b1001 &
b1010 '
1*
b1001 ,
b1010 -
1.
#110000
0!
0#
0*
#115000
1!
1#
0%
1*
0.
b10011 0
#120000
0!
0#
0*
#125000
1!
1#
1*
