#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x137e048d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x137e04a40 .param/l "ADD_OP" 1 3 7, C4<100100010>;
P_0x137e04a80 .param/l "B_OP" 1 3 8, C4<000101>;
P_0x137e04ac0 .param/l "CBZ_OP" 1 3 3, C4<10110100>;
P_0x137e04b00 .param/l "CMP_OP" 1 3 5, C4<11101011001>;
P_0x137e04b40 .param/l "MOVZ_OP" 1 3 4, C4<110100101>;
P_0x137e04b80 .param/l "SUB_OP" 1 3 6, C4<110100010>;
S_0x137e04bc0 .scope module, "cpu_tb" "cpu_tb" 4 4;
 .timescale -9 -12;
v0x600001a17690_0 .var "clk", 0 0;
L_0x128050010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a17720_0 .net "halted", 0 0, L_0x128050010;  1 drivers
v0x600001a177b0_0 .net "pc", 63 0, v0x600001a17330_0;  1 drivers
v0x600001a17840_0 .var "reset", 0 0;
S_0x137e04d30 .scope module, "uut" "cpu" 4 13, 5 4 0, S_0x137e04bc0;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 64 "pc";
    .port_info 3 /OUTPUT 1 "halted";
P_0x600000610080 .param/l "INITPC" 1 5 12, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0x6000006100c0 .param/l "INITSP" 1 5 13, +C4<00000000000000000000001111101000>;
L_0x600000310310 .functor OR 1, v0x600001a14bd0_0, v0x600001a147e0_0, C4<0>, C4<0>;
L_0x600000310380 .functor AND 1, v0x600001a14cf0_0, L_0x6000019146e0, C4<1>, C4<1>;
L_0x6000003103f0 .functor OR 1, L_0x600000310310, L_0x600000310380, C4<0>, C4<0>;
v0x600001a15f80_0 .net "ALUOp", 1 0, v0x600001a146c0_0;  1 drivers
v0x600001a16010_0 .net "ALUSrc", 0 0, v0x600001a14750_0;  1 drivers
v0x600001a160a0_0 .net "FlagBranch", 0 0, v0x600001a147e0_0;  1 drivers
v0x600001a16130_0 .net "FlagWrite", 0 0, v0x600001a14870_0;  1 drivers
v0x600001a161c0_0 .net "MemRead", 0 0, v0x600001a14900_0;  1 drivers
v0x600001a16250_0 .net "MemToReg", 0 0, v0x600001a14990_0;  1 drivers
v0x600001a162e0_0 .net "MemWrite", 0 0, v0x600001a14a20_0;  1 drivers
v0x600001a16370_0 .net "Read_d", 63 0, v0x600001a14fc0_0;  1 drivers
v0x600001a16400_0 .net "Read_data_1", 63 0, v0x600001a15950_0;  1 drivers
v0x600001a16490_0 .net "Read_data_2", 63 0, v0x600001a159e0_0;  1 drivers
v0x600001a16520_0 .net "Read_register_1", 4 0, L_0x600001914000;  1 drivers
v0x600001a165b0_0 .net "Read_register_2", 4 0, L_0x6000019141e0;  1 drivers
v0x600001a16640_0 .net "Reg2Loc", 0 0, v0x600001a14ab0_0;  1 drivers
v0x600001a166d0_0 .net "RegWrite", 0 0, v0x600001a14b40_0;  1 drivers
v0x600001a16760_0 .net "UncondBranch", 0 0, v0x600001a14bd0_0;  1 drivers
v0x600001a167f0_0 .net "UseSP", 0 0, v0x600001a14c60_0;  1 drivers
v0x600001a16880_0 .net "Write_d", 63 0, L_0x600001914320;  1 drivers
v0x600001a16910_0 .net "Write_register", 4 0, L_0x600001914280;  1 drivers
v0x600001a169a0_0 .net "ZeroBranch", 0 0, v0x600001a14cf0_0;  1 drivers
L_0x128050178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001a16a30_0 .net/2u *"_ivl_16", 63 0, L_0x128050178;  1 drivers
v0x600001a16ac0_0 .net *"_ivl_20", 63 0, L_0x6000019148c0;  1 drivers
v0x600001a16b50_0 .net *"_ivl_22", 61 0, L_0x600001914820;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a16be0_0 .net *"_ivl_24", 1 0, L_0x1280501c0;  1 drivers
v0x600001a16c70_0 .net *"_ivl_28", 0 0, L_0x600000310310;  1 drivers
v0x600001a16d00_0 .net *"_ivl_30", 0 0, L_0x600000310380;  1 drivers
v0x600001a16d90_0 .net *"_ivl_5", 4 0, L_0x6000019140a0;  1 drivers
v0x600001a16e20_0 .net *"_ivl_7", 4 0, L_0x600001914140;  1 drivers
v0x600001a16eb0_0 .net "alu_mux", 63 0, L_0x6000019143c0;  1 drivers
v0x600001a16f40_0 .net "alu_op", 3 0, v0x600001a145a0_0;  1 drivers
v0x600001a16fd0_0 .net "alu_result", 63 0, v0x600001a143f0_0;  1 drivers
v0x600001a17060_0 .net "alu_zero", 0 0, L_0x6000019146e0;  1 drivers
v0x600001a170f0_0 .net "clk", 0 0, v0x600001a17690_0;  1 drivers
v0x600001a17180_0 .net "halted", 0 0, L_0x128050010;  alias, 1 drivers
v0x600001a17210_0 .net "instruction", 31 0, L_0x600000310230;  1 drivers
v0x600001a172a0_0 .net "padded_imm", 63 0, v0x600001a15830_0;  1 drivers
v0x600001a17330_0 .var "pc", 63 0;
v0x600001a173c0_0 .net "pc_jump", 63 0, L_0x600001914960;  1 drivers
v0x600001a17450_0 .net "pc_mux", 63 0, L_0x600001914a00;  1 drivers
v0x600001a174e0_0 .net "pc_norm", 63 0, L_0x600001914780;  1 drivers
v0x600001a17570_0 .net "pc_select", 0 0, L_0x6000003103f0;  1 drivers
v0x600001a17600_0 .net "reset", 0 0, v0x600001a17840_0;  1 drivers
E_0x600003d10500 .event posedge, v0x600001a15710_0, v0x600001a15170_0;
L_0x600001914000 .part L_0x600000310230, 5, 5;
L_0x6000019140a0 .part L_0x600000310230, 16, 5;
L_0x600001914140 .part L_0x600000310230, 0, 5;
L_0x6000019141e0 .functor MUXZ 5, L_0x600001914140, L_0x6000019140a0, v0x600001a14ab0_0, C4<>;
L_0x600001914280 .part L_0x600000310230, 0, 5;
L_0x600001914320 .functor MUXZ 64, v0x600001a14fc0_0, v0x600001a143f0_0, v0x600001a14990_0, C4<>;
L_0x6000019143c0 .functor MUXZ 64, v0x600001a15830_0, v0x600001a159e0_0, v0x600001a14750_0, C4<>;
L_0x600001914780 .arith/sum 64, v0x600001a17330_0, L_0x128050178;
L_0x600001914820 .part v0x600001a15830_0, 0, 62;
L_0x6000019148c0 .concat [ 2 62 0 0], L_0x1280501c0, L_0x600001914820;
L_0x600001914960 .arith/sum 64, v0x600001a17330_0, L_0x6000019148c0;
L_0x600001914a00 .functor MUXZ 64, L_0x600001914780, L_0x600001914960, L_0x6000003103f0, C4<>;
S_0x137e04ea0 .scope module, "alu" "alu" 5 118, 6 3 0, S_0x137e04d30;
 .timescale -8 -9;
    .port_info 0 /OUTPUT 1 "zero";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /INPUT 4 "alu_op";
    .port_info 4 /OUTPUT 64 "result";
P_0x137e045a0 .param/l "OP_ADD" 1 6 13, C4<0010>;
P_0x137e045e0 .param/l "OP_AND" 1 6 11, C4<0000>;
P_0x137e04620 .param/l "OP_CPZ" 1 6 15, C4<0111>;
P_0x137e04660 .param/l "OP_ORR" 1 6 12, C4<0001>;
P_0x137e046a0 .param/l "OP_SUB" 1 6 14, C4<0110>;
v0x600001a14000_0 .net "A", 63 0, v0x600001a15950_0;  alias, 1 drivers
v0x600001a14090_0 .net "B", 63 0, L_0x6000019143c0;  alias, 1 drivers
L_0x1280500a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001a14120_0 .net/2u *"_ivl_0", 63 0, L_0x1280500a0;  1 drivers
v0x600001a141b0_0 .net *"_ivl_2", 0 0, L_0x600001914640;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001a14240_0 .net/2u *"_ivl_4", 0 0, L_0x1280500e8;  1 drivers
L_0x128050130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001a142d0_0 .net/2u *"_ivl_6", 0 0, L_0x128050130;  1 drivers
v0x600001a14360_0 .net "alu_op", 3 0, v0x600001a145a0_0;  alias, 1 drivers
v0x600001a143f0_0 .var "result", 63 0;
v0x600001a14480_0 .net "zero", 0 0, L_0x6000019146e0;  alias, 1 drivers
E_0x600003d10680 .event anyedge, v0x600001a14360_0, v0x600001a14000_0, v0x600001a14090_0;
L_0x600001914640 .cmp/eq 64, v0x600001a143f0_0, L_0x1280500a0;
L_0x6000019146e0 .functor MUXZ 1, L_0x128050130, L_0x1280500e8, L_0x600001914640, C4<>;
S_0x137e05010 .scope module, "aluctrl" "alu_control" 5 112, 7 3 0, S_0x137e04d30;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "alu_op";
v0x600001a14510_0 .net "ALUOp", 1 0, v0x600001a146c0_0;  alias, 1 drivers
v0x600001a145a0_0 .var "alu_op", 3 0;
v0x600001a14630_0 .net "instruction", 31 0, L_0x600000310230;  alias, 1 drivers
E_0x600003d106c0 .event anyedge, v0x600001a14510_0, v0x600001a14630_0;
S_0x137e05180 .scope module, "control_unit" "control" 5 78, 8 5 0, S_0x137e04d30;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "UncondBranch";
    .port_info 3 /OUTPUT 1 "FlagBranch";
    .port_info 4 /OUTPUT 1 "ZeroBranch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "FlagWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 2 "ALUOp";
    .port_info 11 /OUTPUT 1 "RegWrite";
    .port_info 12 /OUTPUT 1 "UseSP";
v0x600001a146c0_0 .var "ALUOp", 1 0;
v0x600001a14750_0 .var "ALUSrc", 0 0;
v0x600001a147e0_0 .var "FlagBranch", 0 0;
v0x600001a14870_0 .var "FlagWrite", 0 0;
v0x600001a14900_0 .var "MemRead", 0 0;
v0x600001a14990_0 .var "MemToReg", 0 0;
v0x600001a14a20_0 .var "MemWrite", 0 0;
v0x600001a14ab0_0 .var "Reg2Loc", 0 0;
v0x600001a14b40_0 .var "RegWrite", 0 0;
v0x600001a14bd0_0 .var "UncondBranch", 0 0;
v0x600001a14c60_0 .var "UseSP", 0 0;
v0x600001a14cf0_0 .var "ZeroBranch", 0 0;
v0x600001a14d80_0 .net "instruction", 31 0, L_0x600000310230;  alias, 1 drivers
E_0x600003d10700 .event anyedge, v0x600001a14630_0;
S_0x137e05430 .scope module, "data_memory" "dmem" 5 70, 9 3 0, S_0x137e04d30;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 64 "Write_d";
    .port_info 5 /OUTPUT 64 "Read_d";
P_0x600003d10740 .param/l "MEMSIZE" 1 9 12, +C4<00000000000000000000010000000000>;
v0x600001a14ea0_0 .net "MemRead", 0 0, v0x600001a14900_0;  alias, 1 drivers
v0x600001a14f30_0 .net "MemWrite", 0 0, v0x600001a14a20_0;  alias, 1 drivers
v0x600001a14fc0_0 .var "Read_d", 63 0;
o0x128018850 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001a15050_0 .net "Write_d", 63 0, o0x128018850;  0 drivers
v0x600001a150e0_0 .net "address", 63 0, v0x600001a143f0_0;  alias, 1 drivers
v0x600001a15170_0 .net "clk", 0 0, v0x600001a17690_0;  alias, 1 drivers
v0x600001a15200 .array "d_mem", 1023 0, 63 0;
E_0x600003d107c0 .event posedge, v0x600001a15170_0;
S_0x137e055a0 .scope module, "instruction_memory" "imem" 5 64, 10 3 0, S_0x137e04d30;
 .timescale -8 -9;
    .port_info 0 /INPUT 64 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
    .port_info 2 /INPUT 1 "reset";
P_0x600000610300 .param/l "INSTRUCTION_N" 1 10 9, +C4<00000000000000000000000000000111>;
P_0x600000610340 .param/l "MEMSIZE" 1 10 8, +C4<00000000000000000000010000000000>;
L_0x600000310230 .functor BUFZ 32, L_0x600001914460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001a15320_0 .net *"_ivl_0", 31 0, L_0x600001914460;  1 drivers
v0x600001a153b0_0 .net *"_ivl_3", 9 0, L_0x600001914500;  1 drivers
v0x600001a15440_0 .net *"_ivl_4", 11 0, L_0x6000019145a0;  1 drivers
L_0x128050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001a154d0_0 .net *"_ivl_7", 1 0, L_0x128050058;  1 drivers
v0x600001a15560 .array "i_mem", 1023 0, 31 0;
v0x600001a155f0_0 .net "instruction", 31 0, L_0x600000310230;  alias, 1 drivers
v0x600001a15680_0 .net "pc", 63 0, v0x600001a17330_0;  alias, 1 drivers
v0x600001a15710_0 .net "reset", 0 0, v0x600001a17840_0;  alias, 1 drivers
L_0x600001914460 .array/port v0x600001a15560, L_0x6000019145a0;
L_0x600001914500 .part v0x600001a17330_0, 2, 10;
L_0x6000019145a0 .concat [ 10 2 0 0], L_0x600001914500, L_0x128050058;
S_0x137e05710 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 22, 10 22 0, S_0x137e055a0;
 .timescale -8 -9;
v0x600001a15290_0 .var/i "i", 31 0;
S_0x137e05880 .scope module, "pad" "pad" 5 107, 11 4 0, S_0x137e04d30;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "padded_inst";
v0x600001a157a0_0 .net "instruction", 31 0, L_0x600000310230;  alias, 1 drivers
v0x600001a15830_0 .var "padded_inst", 63 0;
S_0x137e059f0 .scope module, "registers" "reg_file" 5 94, 12 2 0, S_0x137e04d30;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Read_register_1";
    .port_info 4 /INPUT 5 "Read_register_2";
    .port_info 5 /INPUT 5 "Write_register";
    .port_info 6 /INPUT 64 "Write_d";
    .port_info 7 /INPUT 1 "UseSP";
    .port_info 8 /OUTPUT 64 "Read_data_1";
    .port_info 9 /OUTPUT 64 "Read_data_2";
v0x600001a15950_0 .var "Read_data_1", 63 0;
v0x600001a159e0_0 .var "Read_data_2", 63 0;
v0x600001a15a70_0 .net "Read_register_1", 4 0, L_0x600001914000;  alias, 1 drivers
v0x600001a15b00_0 .net "Read_register_2", 4 0, L_0x6000019141e0;  alias, 1 drivers
v0x600001a15b90_0 .net "RegWrite", 0 0, v0x600001a14b40_0;  alias, 1 drivers
v0x600001a15c20_0 .net "UseSP", 0 0, v0x600001a14c60_0;  alias, 1 drivers
v0x600001a15cb0_0 .net "Write_d", 63 0, L_0x600001914320;  alias, 1 drivers
v0x600001a15d40_0 .net "Write_register", 4 0, L_0x600001914280;  alias, 1 drivers
v0x600001a15dd0 .array "X", 0 31, 63 0;
v0x600001a15e60_0 .net "clk", 0 0, v0x600001a17690_0;  alias, 1 drivers
v0x600001a15ef0_0 .net "reset", 0 0, v0x600001a17840_0;  alias, 1 drivers
v0x600001a15dd0_0 .array/port v0x600001a15dd0, 0;
v0x600001a15dd0_1 .array/port v0x600001a15dd0, 1;
E_0x600003d10980/0 .event anyedge, v0x600001a15b00_0, v0x600001a14c60_0, v0x600001a15dd0_0, v0x600001a15dd0_1;
v0x600001a15dd0_2 .array/port v0x600001a15dd0, 2;
v0x600001a15dd0_3 .array/port v0x600001a15dd0, 3;
v0x600001a15dd0_4 .array/port v0x600001a15dd0, 4;
v0x600001a15dd0_5 .array/port v0x600001a15dd0, 5;
E_0x600003d10980/1 .event anyedge, v0x600001a15dd0_2, v0x600001a15dd0_3, v0x600001a15dd0_4, v0x600001a15dd0_5;
v0x600001a15dd0_6 .array/port v0x600001a15dd0, 6;
v0x600001a15dd0_7 .array/port v0x600001a15dd0, 7;
v0x600001a15dd0_8 .array/port v0x600001a15dd0, 8;
v0x600001a15dd0_9 .array/port v0x600001a15dd0, 9;
E_0x600003d10980/2 .event anyedge, v0x600001a15dd0_6, v0x600001a15dd0_7, v0x600001a15dd0_8, v0x600001a15dd0_9;
v0x600001a15dd0_10 .array/port v0x600001a15dd0, 10;
v0x600001a15dd0_11 .array/port v0x600001a15dd0, 11;
v0x600001a15dd0_12 .array/port v0x600001a15dd0, 12;
v0x600001a15dd0_13 .array/port v0x600001a15dd0, 13;
E_0x600003d10980/3 .event anyedge, v0x600001a15dd0_10, v0x600001a15dd0_11, v0x600001a15dd0_12, v0x600001a15dd0_13;
v0x600001a15dd0_14 .array/port v0x600001a15dd0, 14;
v0x600001a15dd0_15 .array/port v0x600001a15dd0, 15;
v0x600001a15dd0_16 .array/port v0x600001a15dd0, 16;
v0x600001a15dd0_17 .array/port v0x600001a15dd0, 17;
E_0x600003d10980/4 .event anyedge, v0x600001a15dd0_14, v0x600001a15dd0_15, v0x600001a15dd0_16, v0x600001a15dd0_17;
v0x600001a15dd0_18 .array/port v0x600001a15dd0, 18;
v0x600001a15dd0_19 .array/port v0x600001a15dd0, 19;
v0x600001a15dd0_20 .array/port v0x600001a15dd0, 20;
v0x600001a15dd0_21 .array/port v0x600001a15dd0, 21;
E_0x600003d10980/5 .event anyedge, v0x600001a15dd0_18, v0x600001a15dd0_19, v0x600001a15dd0_20, v0x600001a15dd0_21;
v0x600001a15dd0_22 .array/port v0x600001a15dd0, 22;
v0x600001a15dd0_23 .array/port v0x600001a15dd0, 23;
v0x600001a15dd0_24 .array/port v0x600001a15dd0, 24;
v0x600001a15dd0_25 .array/port v0x600001a15dd0, 25;
E_0x600003d10980/6 .event anyedge, v0x600001a15dd0_22, v0x600001a15dd0_23, v0x600001a15dd0_24, v0x600001a15dd0_25;
v0x600001a15dd0_26 .array/port v0x600001a15dd0, 26;
v0x600001a15dd0_27 .array/port v0x600001a15dd0, 27;
v0x600001a15dd0_28 .array/port v0x600001a15dd0, 28;
v0x600001a15dd0_29 .array/port v0x600001a15dd0, 29;
E_0x600003d10980/7 .event anyedge, v0x600001a15dd0_26, v0x600001a15dd0_27, v0x600001a15dd0_28, v0x600001a15dd0_29;
v0x600001a15dd0_30 .array/port v0x600001a15dd0, 30;
v0x600001a15dd0_31 .array/port v0x600001a15dd0, 31;
E_0x600003d10980/8 .event anyedge, v0x600001a15dd0_30, v0x600001a15dd0_31;
E_0x600003d10980 .event/or E_0x600003d10980/0, E_0x600003d10980/1, E_0x600003d10980/2, E_0x600003d10980/3, E_0x600003d10980/4, E_0x600003d10980/5, E_0x600003d10980/6, E_0x600003d10980/7, E_0x600003d10980/8;
E_0x600003d109c0/0 .event anyedge, v0x600001a15a70_0, v0x600001a14c60_0, v0x600001a15dd0_0, v0x600001a15dd0_1;
E_0x600003d109c0/1 .event anyedge, v0x600001a15dd0_2, v0x600001a15dd0_3, v0x600001a15dd0_4, v0x600001a15dd0_5;
E_0x600003d109c0/2 .event anyedge, v0x600001a15dd0_6, v0x600001a15dd0_7, v0x600001a15dd0_8, v0x600001a15dd0_9;
E_0x600003d109c0/3 .event anyedge, v0x600001a15dd0_10, v0x600001a15dd0_11, v0x600001a15dd0_12, v0x600001a15dd0_13;
E_0x600003d109c0/4 .event anyedge, v0x600001a15dd0_14, v0x600001a15dd0_15, v0x600001a15dd0_16, v0x600001a15dd0_17;
E_0x600003d109c0/5 .event anyedge, v0x600001a15dd0_18, v0x600001a15dd0_19, v0x600001a15dd0_20, v0x600001a15dd0_21;
E_0x600003d109c0/6 .event anyedge, v0x600001a15dd0_22, v0x600001a15dd0_23, v0x600001a15dd0_24, v0x600001a15dd0_25;
E_0x600003d109c0/7 .event anyedge, v0x600001a15dd0_26, v0x600001a15dd0_27, v0x600001a15dd0_28, v0x600001a15dd0_29;
E_0x600003d109c0/8 .event anyedge, v0x600001a15dd0_30, v0x600001a15dd0_31;
E_0x600003d109c0 .event/or E_0x600003d109c0/0, E_0x600003d109c0/1, E_0x600003d109c0/2, E_0x600003d109c0/3, E_0x600003d109c0/4, E_0x600003d109c0/5, E_0x600003d109c0/6, E_0x600003d109c0/7, E_0x600003d109c0/8;
S_0x137e05d80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 12 38, 12 38 0, S_0x137e059f0;
 .timescale -8 -9;
v0x600001a158c0_0 .var/2s "i", 31 0;
    .scope S_0x137e055a0;
T_0 ;
    %pushi/vec4 3531604104, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a15560, 4, 0;
    %pushi/vec4 3531604000, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a15560, 4, 0;
    %pushi/vec4 1476395137, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a15560, 4, 0;
    %pushi/vec4 3531604386, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a15560, 4, 0;
    %pushi/vec4 3531604008, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a15560, 4, 0;
    %pushi/vec4 3531603968, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a15560, 4, 0;
    %pushi/vec4 3556769793, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001a15560, 4, 0;
    %fork t_1, S_0x137e05710;
    %jmp t_0;
    .scope S_0x137e05710;
t_1 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x600001a15290_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600001a15290_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 3577766975, 0, 32;
    %ix/getv/s 4, v0x600001a15290_0;
    %store/vec4a v0x600001a15560, 4, 0;
    %load/vec4 v0x600001a15290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001a15290_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x137e055a0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x137e05430;
T_1 ;
    %wait E_0x600003d107c0;
    %load/vec4 v0x600001a14f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600001a15050_0;
    %load/vec4 v0x600001a150e0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a15200, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x137e05430;
T_2 ;
    %wait E_0x600003d107c0;
    %load/vec4 v0x600001a14ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600001a150e0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x600001a15200, 4;
    %store/vec4 v0x600001a14fc0_0, 0, 64;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001a14fc0_0, 0, 64;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x137e05180;
T_3 ;
    %wait E_0x600003d10700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a147e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001a146c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a14c60_0, 0, 1;
    %load/vec4 v0x600001a14d80_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a14ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a14cf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001a146c0_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001a14d80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a14bd0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600001a14d80_0;
    %parti/s 11, 21, 6;
    %cmpi/e 421, 0, 11;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a14b40_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x600001a14d80_0;
    %parti/s 11, 21, 6;
    %cmpi/e 1881, 0, 11;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001a146c0_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x600001a14d80_0;
    %parti/s 9, 23, 6;
    %cmpi/e 418, 0, 9;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001a146c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a14c60_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x600001a14d80_0;
    %parti/s 9, 23, 6;
    %cmpi/e 290, 0, 9;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001a146c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a14c60_0, 0, 1;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x137e059f0;
T_4 ;
    %wait E_0x600003d109c0;
    %load/vec4 v0x600001a15a70_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x600001a15c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a15dd0, 4;
    %store/vec4 v0x600001a15950_0, 0, 64;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001a15950_0, 0, 64;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001a15a70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001a15dd0, 4;
    %store/vec4 v0x600001a15950_0, 0, 64;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x137e059f0;
T_5 ;
    %wait E_0x600003d10980;
    %load/vec4 v0x600001a15b00_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x600001a15c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001a15dd0, 4;
    %store/vec4 v0x600001a159e0_0, 0, 64;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001a159e0_0, 0, 64;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001a15b00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x600001a15dd0, 4;
    %store/vec4 v0x600001a159e0_0, 0, 64;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x137e059f0;
T_6 ;
    %wait E_0x600003d107c0;
    %load/vec4 v0x600001a15ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x137e05d80;
    %jmp t_2;
    .scope S_0x137e05d80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001a158c0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001a158c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x600001a158c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a15dd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001a158c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600001a158c0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x137e059f0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001a15b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x600001a15cb0_0;
    %load/vec4 v0x600001a15d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001a15dd0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x137e05880;
T_7 ;
    %wait E_0x600003d10700;
    %load/vec4 v0x600001a157a0_0;
    %parti/s 11, 21, 6;
    %cmpi/e 421, 0, 11;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x600001a157a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600001a15830_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001a157a0_0;
    %parti/s 9, 23, 6;
    %cmpi/e 418, 0, 9;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x600001a157a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x600001a15830_0, 0, 64;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x600001a157a0_0;
    %parti/s 9, 23, 6;
    %cmpi/e 289, 0, 9;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x600001a157a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x600001a15830_0, 0, 64;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001a15830_0, 0, 64;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x137e05010;
T_8 ;
    %wait E_0x600003d106c0;
    %load/vec4 v0x600001a14510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001a145a0_0, 0, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x600001a14630_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600001a145a0_0, 0, 4;
T_8.4 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x600001a14630_0;
    %parti/s 11, 21, 6;
    %cmpi/e 421, 0, 11;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001a145a0_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001a14630_0;
    %parti/s 8, 24, 6;
    %pad/u 11;
    %cmpi/e 1881, 0, 11;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001a145a0_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x600001a14630_0;
    %parti/s 9, 23, 6;
    %cmpi/e 418, 0, 9;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001a145a0_0, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x600001a14630_0;
    %parti/s 9, 23, 6;
    %cmpi/e 290, 0, 9;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001a145a0_0, 0, 4;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x137e04ea0;
T_9 ;
    %wait E_0x600003d10680;
    %load/vec4 v0x600001a14360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001a143f0_0, 0, 64;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x600001a14000_0;
    %load/vec4 v0x600001a14090_0;
    %and;
    %store/vec4 v0x600001a143f0_0, 0, 64;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x600001a14000_0;
    %load/vec4 v0x600001a14090_0;
    %or;
    %store/vec4 v0x600001a143f0_0, 0, 64;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x600001a14000_0;
    %load/vec4 v0x600001a14090_0;
    %add;
    %store/vec4 v0x600001a143f0_0, 0, 64;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x600001a14000_0;
    %load/vec4 v0x600001a14090_0;
    %sub;
    %store/vec4 v0x600001a143f0_0, 0, 64;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x600001a14090_0;
    %pushi/vec4 0, 0, 64;
    %or;
    %store/vec4 v0x600001a143f0_0, 0, 64;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x137e04d30;
T_10 ;
    %wait E_0x600003d10500;
    %load/vec4 v0x600001a17600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x600001a17330_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001a17180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001a17450_0;
    %assign/vec4 v0x600001a17330_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x137e04bc0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x600001a17690_0;
    %inv;
    %store/vec4 v0x600001a17690_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x137e04bc0;
T_12 ;
    %vpi_call/w 4 24 "$dumpfile", "./debug/cpu.vcd" {0 0 0};
    %vpi_call/w 4 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x137e04bc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a17690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001a17840_0, 0, 1;
    %vpi_call/w 4 29 "$display", "Simulation start: Asserting reset" {0 0 0};
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001a17840_0, 0, 1;
    %vpi_call/w 4 33 "$display", "Reset deasserted\342\200\224CPU should start fetching from PC=0" {0 0 0};
    %delay 200000, 0;
    %vpi_call/w 4 39 "$display", "Simulation end: PC final value = %h, halted = %b", v0x600001a177b0_0, v0x600001a17720_0 {0 0 0};
    %vpi_call/w 4 40 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x137e04bc0;
T_13 ;
    %vpi_call/w 4 45 "$monitor", "Time=%0t clk=%b reset=%b pc=%h halted=%b ", $time, v0x600001a17690_0, v0x600001a17840_0, v0x600001a177b0_0, v0x600001a17720_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "./params.vh";
    "./sim/iverilog/cpu_tb.v";
    "cpu/cpu.v";
    "cpu/alu.v";
    "cpu/alu_control.v";
    "cpu/control.v";
    "cpu/dmem.v";
    "cpu/imem.v";
    "cpu/pad.v";
    "cpu/reg_file.v";
