vendor_name = ModelSim
source_file = 1, C:/EELE_475/em/lab5/lab3.sdc
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/Nios_Qsys.qip
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/Nios_Qsys.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_sdram_controller_s1_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_lcd_display_control_slave_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/nios_qsys_uart_rs232_s1_translator.vhd
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_irq_mapper.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux_001.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_demux_002.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_demux.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_mux.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_demux_001.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_demux.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_002.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_001.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router_001.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_uart_RS232.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_lcd_display.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_LEDs.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_Switches.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.ocp
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.sdc
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_ic_tag_ram.mif
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_sysclk.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_tck.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_mult_cell.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_ociram_default_contents.mif
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_oci_test_bench.v
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_rf_ram_a.mif
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_rf_ram_b.mif
source_file = 1, C:/EELE_475/em/lab5/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_test_bench.v
source_file = 1, C:/EELE_475/em/lab5/DE2_Board_top_level.vhd
source_file = 1, C:/EELE_475/em/lab5/clockPLL.qip
source_file = 1, C:/EELE_475/em/lab5/clockPLL.vhd
source_file = 1, C:/EELE_475/em/lab5/db/DE2_Board_top_level.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/EELE_475/em/lab5/db/altsyncram_qed1.tdf
source_file = 1, C:/EELE_475/em/lab5/db/altsyncram_tjh1.tdf
source_file = 1, nios_qsys_cpu_nios_ic_tag_ram.mif
source_file = 1, C:/EELE_475/em/lab5/db/altsyncram_2ah1.tdf
source_file = 1, nios_qsys_cpu_nios_rf_ram_a.mif
source_file = 1, C:/EELE_475/em/lab5/db/altsyncram_3ah1.tdf
source_file = 1, nios_qsys_cpu_nios_rf_ram_b.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, C:/EELE_475/em/lab5/db/altera_mult_add_mpt2.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, C:/EELE_475/em/lab5/db/altera_mult_add_opt2.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/EELE_475/em/lab5/db/altsyncram_j681.tdf
source_file = 1, nios_qsys_cpu_nios_ociram_default_contents.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/EELE_475/em/lab5/db/scfifo_1n21.tdf
source_file = 1, C:/EELE_475/em/lab5/db/a_dpfifo_8t21.tdf
source_file = 1, C:/EELE_475/em/lab5/db/a_fefifo_7cf.tdf
source_file = 1, C:/EELE_475/em/lab5/db/cntr_rj7.tdf
source_file = 1, C:/EELE_475/em/lab5/db/dpram_5h21.tdf
source_file = 1, C:/EELE_475/em/lab5/db/altsyncram_9tl1.tdf
source_file = 1, C:/EELE_475/em/lab5/db/cntr_fjb.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/EELE_475/em/lab5/db/add_sub_8ri.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, C:/EELE_475/em/lab5/db/mult_1l01.tdf
source_file = 1, C:/EELE_475/em/lab5/db/mult_1s01.tdf
design_name = DE2_Board_top_level
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[2]\, u0|cpu_nios|av_ld_data_aligned_or_div[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[1]\, u0|cpu_nios|E_src2_prelim[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[1]\, u0|cpu_nios|av_ld_data_aligned_or_div[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[1]\, u0|cpu_nios|M_mul_result[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[1]~1\, u0|cpu_nios|M_mul_src2[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[3]~6\, u0|cpu_nios|Add8|auto_generated|result_int[3]~6, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|byteen_reg[0]\, u0|width_adapter|width_adapter|byteen_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[4]~8\, u0|cpu_nios|Add8|auto_generated|result_int[4]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[6]~12\, u0|cpu_nios|Add8|auto_generated|result_int[6]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[24]\, u0|cpu_nios|M_mul_result[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[24]\, u0|cpu_nios|E_src1_prelim[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[20]\, u0|cpu_nios|E_src1_prelim[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[18]\, u0|cpu_nios|E_src1_prelim[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[15]\, u0|cpu_nios|av_ld_data_aligned_or_div[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[13]\, u0|cpu_nios|av_ld_data_aligned_or_div[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[10]\, u0|cpu_nios|M_mul_result[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[8]\, u0|cpu_nios|av_ld_data_aligned_or_div[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[7]\, u0|cpu_nios|av_ld_data_aligned_or_div[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[6]\, u0|cpu_nios|M_mul_result[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[10]~20\, u0|cpu_nios|Add8|auto_generated|result_int[10]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[23]~46\, u0|cpu_nios|Add8|auto_generated|result_int[23]~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[24]~48\, u0|cpu_nios|Add8|auto_generated|result_int[24]~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[0]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[2]~0\, u0|cpu_nios|av_ld_data_aligned_or_div[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[1]~34\, u0|cpu_nios|M_mul_result[1]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[1]~2\, u0|cpu_nios|E_src2_prelim[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[1]~2\, u0|cpu_nios|av_ld_data_aligned_or_div[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[31]\, u0|cpu_nios|M_mul_result[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[30]\, u0|cpu_nios|E_src1_prelim[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[29]\, u0|cpu_nios|E_src1_prelim[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[27]\, u0|cpu_nios|E_src1_prelim[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[26]\, u0|cpu_nios|E_src2_prelim[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[25]\, u0|cpu_nios|E_src1_prelim[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[26]~52\, u0|cpu_nios|Add8|auto_generated|result_int[26]~52, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[27]~54\, u0|cpu_nios|Add8|auto_generated|result_int[27]~54, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[29]~58\, u0|cpu_nios|Add8|auto_generated|result_int[29]~58, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[32]~64\, u0|cpu_nios|Add8|auto_generated|result_int[32]~64, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_nios|Nios_Qsys_cpu_nios_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[1]\, u0|limiter|pending_response_count[1], DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[2]\, u0|limiter|pending_response_count[2], DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[3]\, u0|limiter|pending_response_count[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[6]~44\, u0|cpu_nios|M_mul_result[6]~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[10]~52\, u0|cpu_nios|M_mul_result[10]~52, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[24]~80\, u0|cpu_nios|M_mul_result[24]~80, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[24]~24\, u0|cpu_nios|E_src1_prelim[24]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[20]~20\, u0|cpu_nios|E_src1_prelim[20]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[18]~18\, u0|cpu_nios|E_src1_prelim[18]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[15]~15\, u0|cpu_nios|av_ld_data_aligned_or_div[15]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[7]~7\, u0|cpu_nios|av_ld_data_aligned_or_div[7]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[10]\, u0|cpu_nios|D_br_taken_waddr_partial[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~4\, u0|cpu_nios|Add1~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~18\, u0|cpu_nios|Add1~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~22\, u0|cpu_nios|Add1~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[8]\, u0|cpu_nios|D_br_taken_waddr_partial[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_next.000001000\, u0|sdram_controller|m_next.000001000, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a1\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a12\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[18]\, u0|cpu_nios|Mn_rot_step2[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[2]\, u0|cpu_nios|Mn_rot_step2[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[31]\, u0|cpu_nios|M_mul_partial_prod[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[30]~92\, u0|cpu_nios|M_mul_result[30]~92, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[31]~94\, u0|cpu_nios|M_mul_result[31]~94, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[30]~30\, u0|cpu_nios|E_src1_prelim[30]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[29]~29\, u0|cpu_nios|E_src1_prelim[29]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[27]~27\, u0|cpu_nios|E_src1_prelim[27]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[26]~26\, u0|cpu_nios|E_src2_prelim[26]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[25]~25\, u0|cpu_nios|E_src1_prelim[25]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_tag|the_altsyncram|auto_generated|ram_block1a0, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[1]~7\, u0|limiter|pending_response_count[1]~7, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[1]~8\, u0|limiter|pending_response_count[1]~8, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[2]~10\, u0|limiter|pending_response_count[2]~10, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[3]~12\, u0|limiter|pending_response_count[3]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[3]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[5]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[7]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[8]~16, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[21]\, u0|cpu_nios|Mn_rot_step2[21], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[14]\, u0|cpu_nios|Mn_rot_step2[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[29]\, u0|cpu_nios|Mn_rot_step2[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[26]\, u0|cpu_nios|Mn_rot_step2[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[9]\, u0|cpu_nios|Mn_rot_step2[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[8]~27\, u0|cpu_nios|D_br_taken_waddr_partial[8]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[9]~29\, u0|cpu_nios|D_br_taken_waddr_partial[9]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[10]~31\, u0|cpu_nios|D_br_taken_waddr_partial[10]~31, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~16\, u0|sdram_controller|Add0~16, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~18\, u0|sdram_controller|Add0~18, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~20\, u0|sdram_controller|Add0~20, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~22\, u0|sdram_controller|Add0~22, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~24\, u0|sdram_controller|Add0~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[18]\, u0|cpu_nios|M_rot_step1[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[18]~1\, u0|cpu_nios|Mn_rot_step2[18]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[26]\, u0|cpu_nios|M_rot_step1[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[26]~21\, u0|cpu_nios|Mn_rot_step2[26]~21, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[17]\, u0|cpu_nios|M_rot_step1[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[9]\, u0|cpu_nios|M_rot_step1[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[29]\, u0|cpu_nios|M_rot_step1[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[16]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[12]\, u0|cpu_nios|M_rot_step1[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[24]\, u0|cpu_nios|M_rot_step1[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[30]~44\, u0|cpu_nios|M_mul_partial_prod[30]~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[31]~46\, u0|cpu_nios|M_mul_partial_prod[31]~46, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[21]~11\, u0|cpu_nios|Mn_rot_step2[21]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[19]\, u0|cpu_nios|M_rot_step1[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[11]\, u0|cpu_nios|M_rot_step1[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[27]\, u0|cpu_nios|M_rot_step1[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~10\, u0|jtag_uart_0|Add0~10, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~12\, u0|jtag_uart_0|Add0~12, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[10]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[2], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[0]\, u0|width_adapter|width_adapter|data_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[4]\, u0|width_adapter|width_adapter|data_reg[4], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[7]\, u0|width_adapter|width_adapter|data_reg[7], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[8]\, u0|width_adapter|width_adapter|data_reg[8], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[10]\, u0|width_adapter|width_adapter|data_reg[10], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[12]\, u0|width_adapter|width_adapter|data_reg[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[24]~10\, u0|cpu_nios|M_rot_step1[24]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[17]~20\, u0|cpu_nios|M_rot_step1[17]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[9]~22\, u0|cpu_nios|M_rot_step1[9]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[27]~26\, u0|cpu_nios|M_rot_step1[27]~26, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[3]~19\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[3]~19, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[4]~21\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[4]~21, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[6]~25\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[6]~25, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[10]~33\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[10]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[2]~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[23]\, u0|cpu_nios|M_st_data[23], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~14\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~14, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal1~2\, u0|addr_router_001|Equal1~2, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display|LCD_E~0\, u0|lcd_display|LCD_E~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[2]\, u0|cpu_nios|M_shift_rot_result[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~0\, u0|cpu_nios|Add8|auto_generated|_~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[1]\, u0|cpu_nios|E_src2_imm[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[1]~17\, u0|cpu_nios|M_mul_src2[1]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~1\, u0|cpu_nios|Add8|auto_generated|_~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[0]\, u0|cpu_nios|M_shift_rot_result[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[0]~6\, u0|cpu_nios|M_wr_data_unfiltered[0]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[0]\, u0|cpu_nios|E_src2_imm[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[0]~18\, u0|cpu_nios|M_mul_src2[0]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~2\, u0|cpu_nios|Add8|auto_generated|_~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[2]~1\, u0|cpu_nios|E_alu_result[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\, u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\, u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3\, u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~3\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~3, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|read_latency_shift_reg~0\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|read_latency_shift_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0]\, u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[0], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg[0]\, u0|cmd_xbar_mux|arb|top_priority_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|addr_router|Equal1~3\, u0|addr_router|Equal1~3, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|sink_ready~0\, u0|cmd_xbar_demux_001|sink_ready~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter[1]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter[1], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|WideOr0~1\, u0|cmd_xbar_demux_001|WideOr0~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|src1_valid~2\, u0|cmd_xbar_demux_001|src1_valid~2, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|src1_valid~3\, u0|cmd_xbar_demux_001|src1_valid~3, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|src1_valid~4\, u0|cmd_xbar_demux_001|src1_valid~4, DE2_Board_top_level, 1
instance = comp, \u0|addr_router|Equal1~5\, u0|addr_router|Equal1~5, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|count[0]\, u0|width_adapter|width_adapter|count[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[3]\, u0|cpu_nios|E_extra_pc[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[4]\, u0|cpu_nios|E_src2_imm[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[4]~19\, u0|cpu_nios|M_mul_src2[4]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~5\, u0|cpu_nios|Add8|auto_generated|_~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[5]~4\, u0|cpu_nios|E_alu_result[5]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~6\, u0|cpu_nios|Add8|auto_generated|_~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~7\, u0|cpu_nios|Add8|auto_generated|_~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[23]\, u0|cpu_nios|av_ld_data_aligned_or_div[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[23]\, u0|cpu_nios|M_shift_rot_result[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[22]\, u0|cpu_nios|av_ld_data_aligned_or_div[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[21]\, u0|cpu_nios|M_shift_rot_result[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[21]~20\, u0|cpu_nios|M_wr_data_unfiltered[21]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~12\, u0|cpu_nios|Add8|auto_generated|_~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~13\, u0|cpu_nios|Add8|auto_generated|_~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[20]\, u0|cpu_nios|av_ld_data_aligned_or_div[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[20]~22\, u0|cpu_nios|M_wr_data_unfiltered[20]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~14\, u0|cpu_nios|Add8|auto_generated|_~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~15\, u0|cpu_nios|Add8|auto_generated|_~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[19]\, u0|cpu_nios|av_ld_data_aligned_or_div[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[18]\, u0|cpu_nios|M_shift_rot_result[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~18\, u0|cpu_nios|Add8|auto_generated|_~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~19\, u0|cpu_nios|Add8|auto_generated|_~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~20\, u0|cpu_nios|Add8|auto_generated|_~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~21\, u0|cpu_nios|Add8|auto_generated|_~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[16]\, u0|cpu_nios|av_ld_data_aligned_or_div[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[16]~30\, u0|cpu_nios|M_wr_data_unfiltered[16]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~22\, u0|cpu_nios|Add8|auto_generated|_~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~23\, u0|cpu_nios|Add8|auto_generated|_~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[15]\, u0|cpu_nios|E_src2_imm[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[15]~22\, u0|cpu_nios|M_mul_src2[15]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[14]\, u0|cpu_nios|M_shift_rot_result[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[12]\, u0|cpu_nios|M_shift_rot_result[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~27\, u0|cpu_nios|Add8|auto_generated|_~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[11]\, u0|cpu_nios|E_src2_imm[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~29\, u0|cpu_nios|Add8|auto_generated|_~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[9]\, u0|cpu_nios|E_src2_imm[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[9]~28\, u0|cpu_nios|M_mul_src2[9]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[8]\, u0|cpu_nios|M_shift_rot_result[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[24]~0\, u0|cpu_nios|E_src2[24]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[24]~1\, u0|cpu_nios|E_src2[24]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[23]~2\, u0|cpu_nios|E_src2[23]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[20]\, u0|cpu_nios|E_extra_pc[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[21]~6\, u0|cpu_nios|E_src2[21]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[21]~7\, u0|cpu_nios|E_src2[21]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[21]~16\, u0|cpu_nios|E_alu_result[21]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[21]~17\, u0|cpu_nios|E_alu_result[21]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[20]~8\, u0|cpu_nios|E_src2[20]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[20]~9\, u0|cpu_nios|E_src2[20]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[20]~19\, u0|cpu_nios|E_alu_result[20]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[20]~20\, u0|cpu_nios|E_alu_result[20]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[16]~16\, u0|cpu_nios|E_src2[16]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~0\, u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~1\, u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[14]\, u0|cpu_nios|E_extra_pc[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[15]~31\, u0|cpu_nios|E_alu_result[15]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[14]~34\, u0|cpu_nios|E_alu_result[14]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[8]\, u0|cpu_nios|E_extra_pc[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[7]\, u0|cpu_nios|E_extra_pc[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[9]~49\, u0|cpu_nios|E_alu_result[9]~49, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[7]~30\, u0|cpu_nios|M_mul_src2[7]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[6]~31\, u0|cpu_nios|M_mul_src2[6]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[5]\, u0|cpu_nios|E_iw[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[2]\, u0|cpu_nios|E_iw[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal132~0\, u0|cpu_nios|Equal132~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal132~1\, u0|cpu_nios|Equal132~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0\, u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[40]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[40], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~3\, u0|sdram_controller|pending~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~8\, u0|sdram_controller|pending~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[18]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[18], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[1]\, u0|sdram_controller|active_addr[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[20]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[20], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[3]\, u0|sdram_controller|active_addr[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[4]\, u0|sdram_controller|active_addr[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[25]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[25], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[16]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~10\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal107~0\, u0|cpu_nios|Equal107~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal107~1\, u0|cpu_nios|Equal107~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal4~1\, u0|cpu_nios|Equal4~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_W~0\, u0|cpu_nios|D_src2_hazard_W~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_dst_regnum[2]\, u0|cpu_nios|W_dst_regnum[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[2]\, u0|cpu_nios|M2_rot[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~0\, u0|cpu_nios|M_shift_rot_result~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~1\, u0|cpu_nios|M_shift_rot_result~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[2]\, u0|cpu_nios|d_readdata_d1[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[18]\, u0|cpu_nios|d_readdata_d1[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[10]\, u0|cpu_nios|d_readdata_d1[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wr_dst_reg_from_D\, u0|cpu_nios|E_wr_dst_reg_from_D, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_E~0\, u0|cpu_nios|D_src2_hazard_E~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_E~1\, u0|cpu_nios|D_src2_hazard_E~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_E~2\, u0|cpu_nios|D_src2_hazard_E~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[27]\, u0|cpu_nios|D_iw[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[30]\, u0|cpu_nios|D_iw[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_W~2\, u0|cpu_nios|D_src1_hazard_W~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_M~1\, u0|cpu_nios|D_src1_hazard_M~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_E~0\, u0|cpu_nios|D_src1_hazard_E~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_E~1\, u0|cpu_nios|D_src1_hazard_E~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_E~2\, u0|cpu_nios|D_src1_hazard_E~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[1]\, u0|cpu_nios|W_wr_data[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[1]\, u0|cpu_nios|d_readdata_d1[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[9]\, u0|cpu_nios|d_readdata_d1[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_control_reg_rddata[1]\, u0|cpu_nios|E_control_reg_rddata[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_ienable_reg_irq1~1\, u0|cpu_nios|E_wrctl_data_ienable_reg_irq1~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[1]~1\, u0|cpu_nios|D_src2_imm[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[0]\, u0|cpu_nios|d_readdata_d1[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[8]\, u0|cpu_nios|d_readdata_d1[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[0]\, u0|cpu_nios|M2_rot[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~4\, u0|cpu_nios|M_shift_rot_result~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~5\, u0|cpu_nios|M_shift_rot_result~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~0\, u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[31]\, u0|cpu_nios|M_alu_result[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[31]~19\, u0|cpu_nios|E_src2[31]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[30]~21\, u0|cpu_nios|E_src2[30]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[29]\, u0|cpu_nios|av_ld_data_aligned_or_div[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[29]~23\, u0|cpu_nios|E_src2[29]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[28]\, u0|cpu_nios|av_ld_data_aligned_or_div[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[28]\, u0|cpu_nios|M_alu_result[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[28]~58\, u0|cpu_nios|M_wr_data_unfiltered[28]~58, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[28]~25\, u0|cpu_nios|E_src2[28]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[26]\, u0|cpu_nios|av_ld_data_aligned_or_div[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[26]\, u0|cpu_nios|M_alu_result[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[26]~62\, u0|cpu_nios|M_wr_data_unfiltered[26]~62, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[26]\, u0|cpu_nios|E_src2_imm[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[26]~29\, u0|cpu_nios|E_src2[26]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[25]\, u0|cpu_nios|av_ld_data_aligned_or_div[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[25]\, u0|cpu_nios|M_shift_rot_result[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_alu_signed_comparison\, u0|cpu_nios|E_ctrl_alu_signed_comparison, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_arith_src1[31]\, u0|cpu_nios|E_arith_src1[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~36\, u0|cpu_nios|Add8|auto_generated|_~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~40\, u0|cpu_nios|Add8|auto_generated|_~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[0]~2\, u0|cpu_nios|D_src2_imm[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal4~4\, u0|cpu_nios|Equal4~4, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~1\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~1\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal4~0\, u0|addr_router_001|Equal4~0, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~1\, u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg~3\, u0|cmd_xbar_mux|arb|top_priority_reg~3, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg~4\, u0|cmd_xbar_mux|arb|top_priority_reg~4, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg~5\, u0|cmd_xbar_mux|arb|top_priority_reg~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_prevent_refill\, u0|cpu_nios|ic_fill_prevent_refill, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt[3]\, u0|cpu_nios|ic_fill_ap_cnt[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_read_nxt~0\, u0|cpu_nios|i_read_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69], DE2_Board_top_level, 1
instance = comp, \u0|limiter|response_accepted~0\, u0|limiter|response_accepted~0, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[0]\, u0|limiter|pending_response_count[0], DE2_Board_top_level, 1
instance = comp, \u0|limiter|has_pending_responses~0\, u0|limiter|has_pending_responses~0, DE2_Board_top_level, 1
instance = comp, \u0|limiter|has_pending_responses~1\, u0|limiter|has_pending_responses~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter~0\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter~1\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter~1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|count~0\, u0|width_adapter|width_adapter|count~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[34]\, u0|cmd_xbar_mux_001|src_data[34], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_cnt[0]\, u0|cpu_nios|M_shift_rot_cnt[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_cnt[2]\, u0|cpu_nios|M_mul_cnt[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[3]\, u0|cpu_nios|D_pc_plus_one[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[3]~1\, u0|cpu_nios|D_extra_pc[3]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[13]\, u0|cpu_nios|d_readdata_d1[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~6\, u0|cpu_nios|M_shift_rot_result~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[4]\, u0|cpu_nios|d_readdata_d1[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[12]\, u0|cpu_nios|d_readdata_d1[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[4]~4\, u0|cpu_nios|D_src2_imm[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[3]\, u0|cpu_nios|d_readdata_d1[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~10\, u0|cpu_nios|M_shift_rot_result~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[15]\, u0|cpu_nios|d_readdata_d1[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[7]~0\, u0|cpu_nios|av_ld_byte2_data[7]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[23]\, u0|cpu_nios|M2_rot[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~14\, u0|cpu_nios|M_shift_rot_result~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~15\, u0|cpu_nios|M_shift_rot_result~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[6]~1\, u0|cpu_nios|av_ld_byte2_data[6]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[21]\, u0|cpu_nios|M2_rot[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~18\, u0|cpu_nios|M_shift_rot_result~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~19\, u0|cpu_nios|M_shift_rot_result~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[4]~3\, u0|cpu_nios|av_ld_byte2_data[4]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[3]~4\, u0|cpu_nios|av_ld_byte2_data[3]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[18]\, u0|cpu_nios|M2_rot[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~24\, u0|cpu_nios|M_shift_rot_result~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~25\, u0|cpu_nios|M_shift_rot_result~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[0]~7\, u0|cpu_nios|av_ld_byte2_data[0]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~30\, u0|cpu_nios|M_shift_rot_result~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[14]\, u0|cpu_nios|M2_rot[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~32\, u0|cpu_nios|M_shift_rot_result~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~33\, u0|cpu_nios|M_shift_rot_result~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[14]\, u0|cpu_nios|d_readdata_d1[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[12]\, u0|cpu_nios|M2_rot[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~36\, u0|cpu_nios|M_shift_rot_result~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~37\, u0|cpu_nios|M_shift_rot_result~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[11]~19\, u0|cpu_nios|D_src2_imm[11]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[10]\, u0|cpu_nios|M2_rot[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[9]~21\, u0|cpu_nios|D_src2_imm[9]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[8]\, u0|cpu_nios|M2_rot[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~44\, u0|cpu_nios|M_shift_rot_result~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~45\, u0|cpu_nios|M_shift_rot_result~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[6]\, u0|cpu_nios|M2_rot[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[6]\, u0|cpu_nios|d_readdata_d1[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[20]\, u0|cpu_nios|D_pc_plus_one[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[17]\, u0|cpu_nios|D_pc_plus_one[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[16]\, u0|cpu_nios|D_pc_plus_one[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[15]\, u0|cpu_nios|D_pc_plus_one[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[14]\, u0|cpu_nios|D_pc_plus_one[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[20]~4\, u0|cpu_nios|D_extra_pc[20]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[14]~10\, u0|cpu_nios|D_extra_pc[14]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[9]\, u0|cpu_nios|D_pc_plus_one[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[8]\, u0|cpu_nios|D_pc_plus_one[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[8]~16\, u0|cpu_nios|D_extra_pc[8]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[7]\, u0|cpu_nios|D_pc_plus_one[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[7]~17\, u0|cpu_nios|D_extra_pc[7]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_flush_pipe_always\, u0|cpu_nios|E_ctrl_flush_pipe_always, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw~6\, u0|cpu_nios|F_iw~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|jtag_break~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[16]\, u0|cpu_nios|M_iw[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[11]\, u0|cpu_nios|M_iw[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[5]\, u0|cpu_nios|M_iw[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[12]\, u0|cpu_nios|M_iw[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|hbreak_enabled~1\, u0|cpu_nios|hbreak_enabled~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[2]\, u0|cpu_nios|M_iw[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_valid~0\, u0|cpu_nios|W_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector27~4\, u0|sdram_controller|Selector27~4, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[9]\, u0|width_adapter|width_adapter|address_reg[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[14]\, u0|width_adapter|width_adapter|address_reg[14], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[16]\, u0|width_adapter|width_adapter|address_reg[16], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[15]\, u0|width_adapter|width_adapter|address_reg[15], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector32~0\, u0|sdram_controller|Selector32~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector26~0\, u0|sdram_controller|Selector26~0, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[2]\, u0|width_adapter|width_adapter|address_reg[2], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[5]\, u0|width_adapter|width_adapter|address_reg[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[12]\, u0|sdram_controller|refresh_counter[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[9]\, u0|sdram_controller|refresh_counter[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[11]\, u0|sdram_controller|refresh_counter[11], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[10]\, u0|sdram_controller|refresh_counter[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Equal0~0\, u0|sdram_controller|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~12\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[4]~_Duplicate_1\, u0|sdram_controller|m_data[4]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~0\, u0|cpu_nios|M2_rot~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_op_rsvx55\, u0|cpu_nios|D_op_rsvx55, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[2]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[2]~2\, u0|rsp_xbar_mux_001|src_data[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[2]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[2], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~0\, u0|rsp_xbar_mux_001|src_payload~0, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[2]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[2], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[2]~3\, u0|rsp_xbar_mux_001|src_data[2]~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[2]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[2], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[2]~4\, u0|rsp_xbar_mux_001|src_data[2]~4, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[2]\, u0|rsp_xbar_mux_001|src_data[2], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~1\, u0|rsp_xbar_mux_001|src_payload~1, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~3\, u0|rsp_xbar_mux_001|src_payload~3, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[10]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[10], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~4\, u0|rsp_xbar_mux_001|src_payload~4, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[10]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[10], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~5\, u0|rsp_xbar_mux_001|src_payload~5, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[10]\, u0|width_adapter_001|width_adapter_001|data_reg[10], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~6\, u0|rsp_xbar_mux_001|src_payload~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_jmp_indirect~2\, u0|cpu_nios|D_ctrl_jmp_indirect~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0\, u0|cpu_nios|D_ctrl_implicit_dst_eretaddr~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[4]~2\, u0|cpu_nios|D_dst_regnum[4]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_wr_dst_reg~35\, u0|cpu_nios|D_wr_dst_reg~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_wr_dst_reg~36\, u0|cpu_nios|D_wr_dst_reg~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[27]~27\, u0|cpu_nios|F_iw[27]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[30]~28\, u0|cpu_nios|F_iw[30]~28, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[1]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[1], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~8\, u0|rsp_xbar_mux_001|src_payload~8, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[1]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[1], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[1]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[1], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[1]~5\, u0|rsp_xbar_mux_001|src_data[1]~5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[1]~6\, u0|rsp_xbar_mux_001|src_data[1]~6, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[1]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[1]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[1], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[1]~7\, u0|rsp_xbar_mux_001|src_data[1]~7, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[1]\, u0|rsp_xbar_mux_001|src_data[1], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[17]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[17], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[17]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[17], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~10\, u0|rsp_xbar_mux_001|src_payload~10, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[9]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[9], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[9]~8\, u0|rsp_xbar_mux_001|src_data[9]~8, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[9]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[9], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[9]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[9], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[9]~9\, u0|rsp_xbar_mux_001|src_data[9]~9, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[9]\, u0|width_adapter_001|width_adapter_001|data_reg[9], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[9]~3\, u0|width_adapter_001|width_adapter_001|out_data[9]~3, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[9]\, u0|rsp_xbar_mux_001|src_data[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_control_reg_rddata_muxed[1]~2\, u0|cpu_nios|D_control_reg_rddata_muxed[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[0]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[0], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~13\, u0|rsp_xbar_mux_001|src_payload~13, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[0]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[0], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[0]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[0], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[0]~10\, u0|rsp_xbar_mux_001|src_data[0]~10, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[0]~11\, u0|rsp_xbar_mux_001|src_data[0]~11, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[0]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[0]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[0], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[0]~12\, u0|rsp_xbar_mux_001|src_data[0]~12, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[0]\, u0|rsp_xbar_mux_001|src_data[0], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[16]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[16]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[16], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~15\, u0|rsp_xbar_mux_001|src_payload~15, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[8]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[8], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[8]~13\, u0|rsp_xbar_mux_001|src_data[8]~13, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[8]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[8], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[8]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[8], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[8]~14\, u0|rsp_xbar_mux_001|src_data[8]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[8]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[8], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[8]~15\, u0|rsp_xbar_mux_001|src_data[8]~15, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[8]\, u0|rsp_xbar_mux_001|src_data[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~2\, u0|cpu_nios|M2_rot~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_control_reg_rddata_muxed[0]~3\, u0|cpu_nios|D_control_reg_rddata_muxed[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[31]~67\, u0|cpu_nios|E_alu_result[31]~67, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[31]~68\, u0|cpu_nios|E_alu_result[31]~68, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[30]~69\, u0|cpu_nios|E_alu_result[30]~69, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[5]~3\, u0|cpu_nios|av_ld_byte3_data[5]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[29]\, u0|cpu_nios|M2_rot[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[29]~71\, u0|cpu_nios|E_alu_result[29]~71, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[4]~4\, u0|cpu_nios|av_ld_byte3_data[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[28]~73\, u0|cpu_nios|E_alu_result[28]~73, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[28]~74\, u0|cpu_nios|E_alu_result[28]~74, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[28]\, u0|cpu_nios|W_wr_data[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[27]~75\, u0|cpu_nios|E_alu_result[27]~75, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[2]~6\, u0|cpu_nios|av_ld_byte3_data[2]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[26]~77\, u0|cpu_nios|E_alu_result[26]~77, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[26]~78\, u0|cpu_nios|E_alu_result[26]~78, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[26]\, u0|cpu_nios|W_wr_data[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[26]~30\, u0|cpu_nios|D_src2_imm[26]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[1]~7\, u0|cpu_nios|av_ld_byte3_data[1]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[25]\, u0|cpu_nios|M2_rot[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~62\, u0|cpu_nios|M_shift_rot_result~62, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~63\, u0|cpu_nios|M_shift_rot_result~63, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_alu_signed_comparison~2\, u0|cpu_nios|D_ctrl_alu_signed_comparison~2, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~2\, u0|cpu_nios|F_inst_ram_hit~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~6\, u0|cpu_nios|F_inst_ram_hit~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_valid~0\, u0|cpu_nios|F_ic_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_valid~1\, u0|cpu_nios|F_ic_valid~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal4~6\, u0|cpu_nios|Equal4~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~0\, u0|cpu_nios|F_ic_fill_same_tag_line~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~1\, u0|cpu_nios|F_ic_fill_same_tag_line~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~2\, u0|cpu_nios|F_ic_fill_same_tag_line~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~3\, u0|cpu_nios|F_ic_fill_same_tag_line~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~4\, u0|cpu_nios|F_ic_fill_same_tag_line~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~6\, u0|cpu_nios|F_ic_fill_same_tag_line~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdatavalid_d1\, u0|cpu_nios|i_readdatavalid_d1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_initial_offset[1]\, u0|cpu_nios|ic_fill_initial_offset[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_active_nxt~1\, u0|cpu_nios|ic_fill_active_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt[2]\, u0|cpu_nios|ic_fill_ap_cnt[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt[1]\, u0|cpu_nios|ic_fill_ap_cnt[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt[0]\, u0|cpu_nios|ic_fill_ap_cnt[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add6~0\, u0|cpu_nios|Add6~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt_nxt[3]~0\, u0|cpu_nios|ic_fill_ap_cnt_nxt[3]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[0]~5\, u0|limiter|pending_response_count[0]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[10]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_cnt_nxt[0]~1\, u0|cpu_nios|M_shift_rot_cnt_nxt[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_cnt_nxt[2]~0\, u0|cpu_nios|M_mul_cnt_nxt[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[5]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[5], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[5]~18\, u0|rsp_xbar_mux_001|src_data[5]~18, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~19\, u0|rsp_xbar_mux_001|src_payload~19, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[13]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[13], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~21\, u0|rsp_xbar_mux_001|src_payload~21, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[13]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[13], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~22\, u0|rsp_xbar_mux_001|src_payload~22, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~23\, u0|rsp_xbar_mux_001|src_payload~23, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~25\, u0|rsp_xbar_mux_001|src_payload~25, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[4]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[4], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[4]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[4], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[4]~19\, u0|rsp_xbar_mux_001|src_data[4]~19, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[4]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[4], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[4]~20\, u0|rsp_xbar_mux_001|src_data[4]~20, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[4]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[4], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[4]~21\, u0|rsp_xbar_mux_001|src_data[4]~21, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[4]\, u0|rsp_xbar_mux_001|src_data[4], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[12]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[12], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~28\, u0|rsp_xbar_mux_001|src_payload~28, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[12]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[12], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~29\, u0|rsp_xbar_mux_001|src_payload~29, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[12]\, u0|width_adapter_001|width_adapter_001|data_reg[12], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[12]~8\, u0|width_adapter_001|width_adapter_001|out_data[12]~8, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~30\, u0|rsp_xbar_mux_001|src_payload~30, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[3]\, u0|width_adapter_001|width_adapter_001|data_reg[3], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~32\, u0|rsp_xbar_mux_001|src_payload~32, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[3]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[3]~22\, u0|rsp_xbar_mux_001|src_data[3]~22, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[3]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[3], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[3]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[3], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[3]~23\, u0|rsp_xbar_mux_001|src_data[3]~23, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[3]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[3], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[3]~24\, u0|rsp_xbar_mux_001|src_data[3]~24, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[3]\, u0|rsp_xbar_mux_001|src_data[3], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[11]\, u0|width_adapter_001|width_adapter_001|data_reg[11], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[11]~9\, u0|width_adapter_001|width_adapter_001|out_data[11]~9, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[15]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[15], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~39\, u0|rsp_xbar_mux_001|src_payload~39, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[15]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[15], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~40\, u0|rsp_xbar_mux_001|src_payload~40, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[15]\, u0|width_adapter_001|width_adapter_001|data_reg[15], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[15]~10\, u0|width_adapter_001|width_adapter_001|out_data[15]~10, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~41\, u0|rsp_xbar_mux_001|src_payload~41, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[7]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[7], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[7]~25\, u0|rsp_xbar_mux_001|src_data[7]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[7]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~7\, u0|cpu_nios|M2_rot~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~9\, u0|cpu_nios|M2_rot~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~12\, u0|cpu_nios|M2_rot~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~16\, u0|cpu_nios|M2_rot~16, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[14]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[14], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~46\, u0|rsp_xbar_mux_001|src_payload~46, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[14]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[14], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~47\, u0|rsp_xbar_mux_001|src_payload~47, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[14]\, u0|width_adapter_001|width_adapter_001|data_reg[14], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[14]~12\, u0|width_adapter_001|width_adapter_001|out_data[14]~12, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~48\, u0|rsp_xbar_mux_001|src_payload~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~18\, u0|cpu_nios|M2_rot~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~20\, u0|cpu_nios|M2_rot~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~22\, u0|cpu_nios|M2_rot~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~24\, u0|cpu_nios|M2_rot~24, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[6]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[6], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[6]~29\, u0|rsp_xbar_mux_001|src_data[6]~29, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[6]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[6], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[6]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[6], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[6]~30\, u0|rsp_xbar_mux_001|src_data[6]~30, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[6]~31\, u0|rsp_xbar_mux_001|src_data[6]~31, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[6]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[6], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[6]~32\, u0|rsp_xbar_mux_001|src_data[6]~32, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[6]\, u0|width_adapter_001|width_adapter_001|data_reg[6], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[6]~13\, u0|width_adapter_001|width_adapter_001|out_data[6]~13, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[6]\, u0|rsp_xbar_mux_001|src_data[6], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_AE\, u0|jtag_uart_0|fifo_AE, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE\, u0|jtag_uart_0|ien_AE, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9]\, u0|jtag_uart_0|av_readdata[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ienable_reg_irq16~0\, u0|cpu_nios|M_ienable_reg_irq16~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal107~6\, u0|cpu_nios|Equal107~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~0\, u0|cpu_nios|D_ctrl_flush_pipe_always~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~1\, u0|cpu_nios|D_ctrl_flush_pipe_always~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~2\, u0|cpu_nios|D_ctrl_flush_pipe_always~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~3\, u0|cpu_nios|D_ctrl_flush_pipe_always~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~4\, u0|cpu_nios|D_ctrl_flush_pipe_always~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~5\, u0|cpu_nios|D_ctrl_flush_pipe_always~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~6\, u0|cpu_nios|D_ctrl_flush_pipe_always~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_flush_pipe_always~7\, u0|cpu_nios|D_ctrl_flush_pipe_always~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|break_on_reset~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_ocireg~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector34~0\, u0|sdram_controller|Selector34~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_count[0]\, u0|sdram_controller|m_count[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector38~1\, u0|sdram_controller|Selector38~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|wr_address~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_next.101\, u0|sdram_controller|i_next.101, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add5~0\, u0|cpu_nios|Add5~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~0\, u0|sdram_controller|refresh_counter~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~1\, u0|sdram_controller|refresh_counter~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~2\, u0|sdram_controller|refresh_counter~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[1]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[2]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[3]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[9]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[11]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[11], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[14]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[3]\, u0|cpu_nios|M_pipe_flush_waddr[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[7]\, u0|cpu_nios|M_pipe_flush_waddr[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[4]~9\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[4]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie_inst_nxt~0\, u0|cpu_nios|M_status_reg_pie_inst_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie_inst_nxt~4\, u0|cpu_nios|M_status_reg_pie_inst_nxt~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie_inst_nxt~5\, u0|cpu_nios|M_status_reg_pie_inst_nxt~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add12~0\, u0|cpu_nios|Add12~0, DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[2]\, u0|leds|readdata[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~1\, u0|jtag_uart_0|av_readdata[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[2]\, u0|switches|readdata[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[2], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[10]\, u0|leds|readdata[10], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|ac\, u0|jtag_uart_0|ac, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[10]\, u0|switches|readdata[10], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~1\, u0|width_adapter_001|width_adapter_001|data_reg~1, DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[1]\, u0|leds|readdata[1], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[1]\, u0|switches|readdata[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2\, u0|jtag_uart_0|av_readdata[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[1], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[17]\, u0|leds|readdata[17], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[17]\, u0|switches|readdata[17], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[9]\, u0|leds|readdata[9], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[9]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[9], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[9]\, u0|switches|readdata[9], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~3\, u0|width_adapter_001|width_adapter_001|data_reg~3, DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[0]\, u0|leds|readdata[0], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[0]\, u0|switches|readdata[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~3\, u0|jtag_uart_0|av_readdata[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[16]\, u0|switches|readdata[16], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[8]\, u0|leds|readdata[8], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[8]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[8], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[8]\, u0|switches|readdata[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~27\, u0|cpu_nios|M2_rot~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~31\, u0|cpu_nios|M2_rot~31, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[22]\, u0|cpu_nios|M_pipe_flush_waddr[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[10]\, u0|cpu_nios|M_pipe_flush_waddr[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_clr_valid_bits\, u0|cpu_nios|ic_tag_clr_valid_bits, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wren\, u0|cpu_nios|ic_tag_wren, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[14]\, u0|cpu_nios|M_pipe_flush_waddr[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[21]\, u0|cpu_nios|M_pipe_flush_waddr[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, u0|cpu_nios_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt_nxt[2]~1\, u0|cpu_nios|ic_fill_ap_cnt_nxt[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt_nxt[1]~2\, u0|cpu_nios|ic_fill_ap_cnt_nxt[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt_nxt[0]~3\, u0|cpu_nios|ic_fill_ap_cnt_nxt[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[5], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[13]\, u0|leds|readdata[13], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[13]\, u0|switches|readdata[13], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~5\, u0|jtag_uart_0|av_readdata[4]~5, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[4]\, u0|switches|readdata[4], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[4]\, u0|leds|readdata[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[4], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[12]\, u0|leds|readdata[12], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[12]\, u0|switches|readdata[12], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~9\, u0|width_adapter_001|width_adapter_001|data_reg~9, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~10\, u0|width_adapter_001|width_adapter_001|data_reg~10, DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[3]\, u0|leds|readdata[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~6\, u0|jtag_uart_0|av_readdata[3]~6, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[3]\, u0|switches|readdata[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[3], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~11\, u0|width_adapter_001|width_adapter_001|data_reg~11, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[15]\, u0|leds|readdata[15], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|rvalid\, u0|jtag_uart_0|rvalid, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[15]\, u0|switches|readdata[15], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~12\, u0|width_adapter_001|width_adapter_001|data_reg~12, DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[7]\, u0|leds|readdata[7], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~7\, u0|jtag_uart_0|av_readdata[7]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[7], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[14]\, u0|leds|readdata[14], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|woverflow\, u0|jtag_uart_0|woverflow, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[14]\, u0|switches|readdata[14], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~14\, u0|width_adapter_001|width_adapter_001|data_reg~14, DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[6]\, u0|leds|readdata[6], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~8\, u0|jtag_uart_0|av_readdata[6]~8, DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[6]\, u0|switches|readdata[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[6], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~15\, u0|width_adapter_001|width_adapter_001|data_reg~15, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0\, u0|jtag_uart_0|LessThan0~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1\, u0|jtag_uart_0|LessThan0~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[22]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector39~0\, u0|sdram_controller|Selector39~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector39~1\, u0|sdram_controller|Selector39~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector39~2\, u0|sdram_controller|Selector39~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector39~3\, u0|sdram_controller|Selector39~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector18~0\, u0|sdram_controller|Selector18~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[1]~1\, u0|sdram_controller|i_count[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector17~0\, u0|sdram_controller|Selector17~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector16~0\, u0|sdram_controller|Selector16~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_en, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|always1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_ready~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~9, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~10, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[0]\, u0|cpu_nios|E_pc[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[1]\, u0|cpu_nios|E_pc[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[2]~6\, u0|cpu_nios|M_pipe_flush_waddr_nxt[2]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[2]~7\, u0|cpu_nios|M_pipe_flush_waddr_nxt[2]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[9]\, u0|cpu_nios|E_iw[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[3]~9\, u0|cpu_nios|M_pipe_flush_waddr_nxt[3]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[3]~10\, u0|cpu_nios|M_pipe_flush_waddr_nxt[3]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[3]\, u0|cpu_nios|E_pc[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[3]~11\, u0|cpu_nios|M_pipe_flush_waddr_nxt[3]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[4]~12\, u0|cpu_nios|M_pipe_flush_waddr_nxt[4]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[6]\, u0|cpu_nios|E_pc[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[7]~21\, u0|cpu_nios|M_pipe_flush_waddr_nxt[7]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[7]~22\, u0|cpu_nios|M_pipe_flush_waddr_nxt[7]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[7]\, u0|cpu_nios|E_pc[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[7]~23\, u0|cpu_nios|M_pipe_flush_waddr_nxt[7]~23, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_shift_empty\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_shift_empty, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|break_detect\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|break_detect, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|framing_error\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|framing_error, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|status_reg[8]~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|status_reg[8]~0, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[3]~15\, u0|width_adapter_001|width_adapter_001|out_data[3]~15, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[2]\, u0|switches|read_mux_out[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[2]~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[2]~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[2]~4\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[2]~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|ac~0\, u0|jtag_uart_0|ac~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|ac~1\, u0|jtag_uart_0|ac~1, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[10]\, u0|switches|read_mux_out[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[1]\, u0|switches|read_mux_out[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~5\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~5, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[1]~6\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[1]~6, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[1]~7\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[1]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[1]~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[17]\, u0|switches|read_mux_out[17], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~8\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~8, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[9]\, u0|switches|read_mux_out[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[0]\, u0|switches|read_mux_out[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[0]~9\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[0]~9, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[16]\, u0|switches|read_mux_out[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_reg_readdata~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[8]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[8], DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[8]\, u0|switches|read_mux_out[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[28]\, u0|cpu_nios|E_iw[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[22]~30\, u0|cpu_nios|M_pipe_flush_waddr_nxt[22]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[22]~31\, u0|cpu_nios|M_pipe_flush_waddr_nxt[22]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[22]\, u0|cpu_nios|E_pc[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[22]~32\, u0|cpu_nios|M_pipe_flush_waddr_nxt[22]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[10]~33\, u0|cpu_nios|M_pipe_flush_waddr_nxt[10]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[10]~34\, u0|cpu_nios|M_pipe_flush_waddr_nxt[10]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[10]\, u0|cpu_nios|E_pc[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[10]~35\, u0|cpu_nios|M_pipe_flush_waddr_nxt[10]~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[18]\, u0|cpu_nios|E_iw[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[20]\, u0|cpu_nios|E_iw[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[14]~45\, u0|cpu_nios|M_pipe_flush_waddr_nxt[14]~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[14]~46\, u0|cpu_nios|M_pipe_flush_waddr_nxt[14]~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[14]\, u0|cpu_nios|E_pc[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[14]~47\, u0|cpu_nios|M_pipe_flush_waddr_nxt[14]~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[22]\, u0|cpu_nios|E_iw[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[17]~54\, u0|cpu_nios|M_pipe_flush_waddr_nxt[17]~54, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[19]\, u0|cpu_nios|E_pc[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[20]~63\, u0|cpu_nios|M_pipe_flush_waddr_nxt[20]~63, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[20]\, u0|cpu_nios|E_pc[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[21]\, u0|cpu_nios|E_pc[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~66\, u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~66, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[27]\, u0|cpu_nios|E_iw[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~67\, u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~67, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~68\, u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~68, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~69\, u0|cpu_nios|M_pipe_flush_waddr_nxt[21]~69, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[16]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[16], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[5], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~10\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~10, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[5]~11\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[5]~11, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[5]~12\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[5]~12, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[13]\, u0|switches|read_mux_out[13], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[4]\, u0|switches|read_mux_out[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~13\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~13, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[4]~14\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[4]~14, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[4]~15\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[4]~15, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[12]\, u0|switches|read_mux_out[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[3]\, u0|switches|read_mux_out[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~16\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~16, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[3]~17\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[3]~17, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[3]~18\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[3]~18, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|rvalid~0\, u0|jtag_uart_0|rvalid~0, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[15]\, u0|switches|read_mux_out[15], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~24\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~24, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|always2~0\, u0|jtag_uart_0|always2~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|woverflow~0\, u0|jtag_uart_0|woverflow~0, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[14]\, u0|switches|read_mux_out[14], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46, DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[6]\, u0|switches|read_mux_out[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~22\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~22, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[6]~23\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[6]~23, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[6]~24\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[6]~24, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|always2~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[23]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[21]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~34\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_error~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|end_begintransfer\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|end_begintransfer, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector4~0\, u0|sdram_controller|Selector4~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_wr~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~12, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~0\, u0|cmd_xbar_mux_001|src_payload~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~4\, u0|cmd_xbar_mux_001|src_payload~4, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~7\, u0|cmd_xbar_mux_001|src_payload~7, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~8\, u0|cmd_xbar_mux_001|src_payload~8, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~10\, u0|cmd_xbar_mux_001|src_payload~10, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~12\, u0|cmd_xbar_mux_001|src_payload~12, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_shift_empty~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_shift_empty~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|WideOr0~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|WideOr0~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|WideOr0~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|WideOr0~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|WideOr0~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|WideOr0~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|break_detect~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|break_detect~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|framing_error~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|framing_error~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|framing_error~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|framing_error~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[10]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[31]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~42\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[30]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[21]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[23]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[31]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[31], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[22]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~54, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~55\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~55, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~8, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|end_begintransfer~0\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|end_begintransfer~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[24]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~58, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~13\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[31]~37\, u0|cpu_nios|E_st_data[31]~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[31]~38\, u0|cpu_nios|E_st_data[31]~38, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~19\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~19, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~16\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~10\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~25\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~25, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~15\, u0|cmd_xbar_mux|src_payload~15, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|cfgrom_readdata[23]~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|cfgrom_readdata[23]~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~26\, u0|cmd_xbar_mux|src_payload~26, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~27\, u0|cmd_xbar_mux|src_payload~27, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~28\, u0|cmd_xbar_mux|src_payload~28, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[23]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~17\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~19\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~19, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[13]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[12]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~20\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~20, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~5\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~5, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~12\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[12]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~66, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~67\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~67, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[11]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~68, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~69\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~69, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~72, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.010, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[14]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~74, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[8], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~9\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~24\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~25\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~27\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[25]~82\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[25]~82, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~28\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~31\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~31, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~10\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~10, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|src1_valid~5\, u0|cmd_xbar_demux_001|src1_valid~5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~3\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~3, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~3\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~3, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~3\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]~3, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[9]~33\, u0|rsp_xbar_mux_001|src_data[9]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_prevent_refill_nxt\, u0|cpu_nios|ic_fill_prevent_refill_nxt, DE2_Board_top_level, 1
instance = comp, \u0|limiter|pending_response_count[3]~14\, u0|limiter|pending_response_count[3]~14, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[0]~25\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[0]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[26]~42\, u0|cpu_nios|E_st_data[26]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[31]~47\, u0|cpu_nios|E_st_data[31]~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_logic~9\, u0|cpu_nios|D_ctrl_logic~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_wr_dst_reg~39\, u0|cpu_nios|D_wr_dst_reg~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_cmp~6\, u0|cpu_nios|D_ctrl_cmp~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_wr_dst_reg~20\, u0|cpu_nios|D_wr_dst_reg~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_alu_signed_comparison~4\, u0|cpu_nios|D_ctrl_alu_signed_comparison~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_alu_signed_comparison~5\, u0|cpu_nios|D_ctrl_alu_signed_comparison~5, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, u0|switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_cmp~11\, u0|cpu_nios|D_ctrl_cmp~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_retaddr~5\, u0|cpu_nios|D_ctrl_retaddr~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_retaddr~6\, u0|cpu_nios|D_ctrl_retaddr~6, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[9]~9\, u0|sdram_controller|refresh_counter[9]~9, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, DE2_Board_top_level, 1
instance = comp, \SW[2]~I\, SW[2], DE2_Board_top_level, 1
instance = comp, \SW[10]~I\, SW[10], DE2_Board_top_level, 1
instance = comp, \SW[1]~I\, SW[1], DE2_Board_top_level, 1
instance = comp, \SW[17]~I\, SW[17], DE2_Board_top_level, 1
instance = comp, \SW[9]~I\, SW[9], DE2_Board_top_level, 1
instance = comp, \SW[0]~I\, SW[0], DE2_Board_top_level, 1
instance = comp, \SW[16]~I\, SW[16], DE2_Board_top_level, 1
instance = comp, \SW[8]~I\, SW[8], DE2_Board_top_level, 1
instance = comp, \SW[13]~I\, SW[13], DE2_Board_top_level, 1
instance = comp, \SW[4]~I\, SW[4], DE2_Board_top_level, 1
instance = comp, \SW[12]~I\, SW[12], DE2_Board_top_level, 1
instance = comp, \SW[3]~I\, SW[3], DE2_Board_top_level, 1
instance = comp, \SW[15]~I\, SW[15], DE2_Board_top_level, 1
instance = comp, \SW[7]~I\, SW[7], DE2_Board_top_level, 1
instance = comp, \SW[14]~I\, SW[14], DE2_Board_top_level, 1
instance = comp, \SW[6]~I\, SW[6], DE2_Board_top_level, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[0]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[16]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[16]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[3]~feeder\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[1]~feeder\, u0|cpu_nios|W_wr_data[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[11]~feeder\, u0|cpu_nios|M_iw[11]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[16]~feeder\, u0|cpu_nios|M_iw[16]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[22]~feeder\, u0|cpu_nios|E_iw[22]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[22]~feeder\, u0|cpu_nios|E_pc[22]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[19]~feeder\, u0|cpu_nios|E_pc[19]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[14]~feeder\, u0|cpu_nios|E_pc[14]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[10]~feeder\, u0|cpu_nios|E_pc[10]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[9]~feeder\, u0|cpu_nios|E_iw[9]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[20]~feeder\, u0|cpu_nios|E_iw[20]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[18]~feeder\, u0|cpu_nios|E_iw[18]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[20]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[20]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[16]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[16]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[0]~feeder\, u0|cpu_nios|E_pc[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[1]~feeder\, u0|cpu_nios|E_pc[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[3]~feeder\, u0|cpu_nios|E_pc[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[6]~feeder\, u0|cpu_nios|E_pc[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[9]~feeder\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[9]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[0]~feeder\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[8]~feeder\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[8]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[3]~feeder\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[7]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[6]~feeder\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[3]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[14]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[14]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[16]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[16]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[33]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[13]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[12]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.000~feeder, DE2_Board_top_level, 1
instance = comp, \LCD_DATA[0]~I\, LCD_DATA[0], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[1]~I\, LCD_DATA[1], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[2]~I\, LCD_DATA[2], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[3]~I\, LCD_DATA[3], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[4]~I\, LCD_DATA[4], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[5]~I\, LCD_DATA[5], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[6]~I\, LCD_DATA[6], DE2_Board_top_level, 1
instance = comp, \LCD_DATA[7]~I\, LCD_DATA[7], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[0]~I\, DRAM_DQ[0], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[1]~I\, DRAM_DQ[1], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[2]~I\, DRAM_DQ[2], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[3]~I\, DRAM_DQ[3], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[4]~I\, DRAM_DQ[4], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[5]~I\, DRAM_DQ[5], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[6]~I\, DRAM_DQ[6], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[7]~I\, DRAM_DQ[7], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[8]~I\, DRAM_DQ[8], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[9]~I\, DRAM_DQ[9], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[10]~I\, DRAM_DQ[10], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[11]~I\, DRAM_DQ[11], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[12]~I\, DRAM_DQ[12], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[13]~I\, DRAM_DQ[13], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[14]~I\, DRAM_DQ[14], DE2_Board_top_level, 1
instance = comp, \DRAM_DQ[15]~I\, DRAM_DQ[15], DE2_Board_top_level, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, DE2_Board_top_level, 1
instance = comp, \clockPLL_inst|altpll_component|pll\, clockPLL_inst|altpll_component|pll, DE2_Board_top_level, 1
instance = comp, \clockPLL_inst|altpll_component|_clk0~clkctrl\, clockPLL_inst|altpll_component|_clk0~clkctrl, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6, DE2_Board_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE2_Board_top_level, 1
instance = comp, \KEY[0]~I\, KEY[0], DE2_Board_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE2_Board_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE2_Board_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE2_Board_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[18]\, u0|cpu_nios|E_pc[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|top_priority_reg~0\, u0|cmd_xbar_mux_001|arb|top_priority_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|top_priority_reg~2\, u0|cmd_xbar_mux_001|arb|top_priority_reg~2, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|top_priority_reg[1]\, u0|cmd_xbar_mux_001|arb|top_priority_reg[1], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|grant[0]~1\, u0|cmd_xbar_mux_001|arb|grant[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector5~0\, u0|sdram_controller|Selector5~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_refs[1]\, u0|sdram_controller|i_refs[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector6~0\, u0|sdram_controller|Selector6~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_refs[0]\, u0|sdram_controller|i_refs[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector4~1\, u0|sdram_controller|Selector4~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_refs[2]\, u0|sdram_controller|i_refs[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector18~1\, u0|sdram_controller|Selector18~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector18~2\, u0|sdram_controller|Selector18~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_next.111\, u0|sdram_controller|i_next.111, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector12~0\, u0|sdram_controller|Selector12~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_state.111\, u0|sdram_controller|i_state.111, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector13~0\, u0|sdram_controller|Selector13~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector13~1\, u0|sdram_controller|Selector13~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[2]\, u0|sdram_controller|i_count[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector10~0\, u0|sdram_controller|Selector10~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector10~1\, u0|sdram_controller|Selector10~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_state.011\, u0|sdram_controller|i_state.011, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_next.000~0\, u0|sdram_controller|i_next.000~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_next.000\, u0|sdram_controller|i_next.000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector7~0\, u0|sdram_controller|Selector7~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_state.000\, u0|sdram_controller|i_state.000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~0\, u0|sdram_controller|Add0~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[0]\, u0|sdram_controller|refresh_counter[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~2\, u0|sdram_controller|Add0~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~7\, u0|sdram_controller|refresh_counter~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[1]\, u0|sdram_controller|refresh_counter[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~4\, u0|sdram_controller|Add0~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[2]\, u0|sdram_controller|refresh_counter[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~6\, u0|sdram_controller|Add0~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[3]~12\, u0|sdram_controller|refresh_counter[3]~12, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[3]\, u0|sdram_controller|refresh_counter[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~8\, u0|sdram_controller|Add0~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~6\, u0|sdram_controller|refresh_counter~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[4]\, u0|sdram_controller|refresh_counter[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~10\, u0|sdram_controller|Add0~10, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~12\, u0|sdram_controller|Add0~12, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~4\, u0|sdram_controller|refresh_counter~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[6]\, u0|sdram_controller|refresh_counter[6], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Add0~14\, u0|sdram_controller|Add0~14, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~3\, u0|sdram_controller|refresh_counter~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[7]\, u0|sdram_controller|refresh_counter[7], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[8]~10\, u0|sdram_controller|refresh_counter[8]~10, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[8]\, u0|sdram_controller|refresh_counter[8], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter~5\, u0|sdram_controller|refresh_counter~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_counter[5]\, u0|sdram_controller|refresh_counter[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Equal0~1\, u0|sdram_controller|Equal0~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Equal0~2\, u0|sdram_controller|Equal0~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Equal0~3\, u0|sdram_controller|Equal0~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector8~0\, u0|sdram_controller|Selector8~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_state.001\, u0|sdram_controller|i_state.001, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector16~1\, u0|sdram_controller|Selector16~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_next.010\, u0|sdram_controller|i_next.010, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector9~0\, u0|sdram_controller|Selector9~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_state.010\, u0|sdram_controller|i_state.010, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[0]~4\, u0|sdram_controller|i_count[0]~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[0]~5\, u0|sdram_controller|i_count[0]~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[0]\, u0|sdram_controller|i_count[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[1]~2\, u0|sdram_controller|i_count[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[1]~3\, u0|sdram_controller|i_count[1]~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[1]\, u0|sdram_controller|i_count[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_count[1]~0\, u0|sdram_controller|i_count[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_state.101~0\, u0|sdram_controller|i_state.101~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_state.101\, u0|sdram_controller|i_state.101, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|init_done~0\, u0|sdram_controller|init_done~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|init_done\, u0|sdram_controller|init_done, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[1]~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[1]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|Equal1~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|Equal1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[0]~0\, u0|cpu_nios|F_pc_plus_one[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_valid\, u0|cpu_nios|D_valid, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_active_nxt~0\, u0|cpu_nios|ic_fill_active_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_active_nxt~2\, u0|cpu_nios|ic_fill_active_nxt~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_active\, u0|cpu_nios|ic_fill_active, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_valid_from_D\, u0|cpu_nios|E_valid_from_D, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|WideOr1\, u0|cmd_xbar_mux_001|WideOr1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|comb~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|comb~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~49\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~49, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|use_reg~0\, u0|width_adapter|width_adapter|use_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|use_reg\, u0|width_adapter|width_adapter|use_reg, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|endofpacket_reg\, u0|width_adapter|width_adapter|endofpacket_reg, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_endofpacket~0\, u0|width_adapter|width_adapter|out_endofpacket~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_demux_001|src0_valid~0\, u0|rsp_xbar_demux_001|src0_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~2\, u0|width_adapter_001|width_adapter_001|data_reg~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[1]\, u0|width_adapter_001|width_adapter_001|data_reg[1], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[1]~2\, u0|width_adapter_001|width_adapter_001|out_data[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[1]\, u0|rsp_xbar_mux|src_data[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[1]\, u0|cpu_nios|i_readdata_d1[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset_nxt[2]~1\, u0|cpu_nios|ic_fill_dp_offset_nxt[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_br~0\, u0|cpu_nios|D_ctrl_br~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress_nxt~1\, u0|cpu_nios|ic_tag_wraddress_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_line[0]\, u0|cpu_nios|ic_fill_line[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[22]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[22]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~1\, u0|cmd_xbar_mux|src_payload~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|debugaccess, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|write, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[22]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[4]~8\, u0|cpu_nios|F_iw[4]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[4]\, u0|cpu_nios|D_iw[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_hi_imm16~0\, u0|cpu_nios|D_ctrl_hi_imm16~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[1]\, u0|cpu_nios|E_iw[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[1]\, u0|cpu_nios|M_iw[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[0]\, u0|cpu_nios|E_iw[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[0]\, u0|cpu_nios|M_iw[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[3]\, u0|cpu_nios|M_iw[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|hbreak_enabled~2\, u0|cpu_nios|hbreak_enabled~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal4~0\, u0|cpu_nios|Equal4~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[3]~2\, u0|cpu_nios|ic_tag_wraddress[3]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_line[3]\, u0|cpu_nios|ic_fill_line[3], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_payload~0\, u0|rsp_xbar_mux|src_payload~0, DE2_Board_top_level, 1
instance = comp, \altera_reserved_tck~I\, altera_reserved_tck, DE2_Board_top_level, 1
instance = comp, \altera_reserved_tdi~I\, altera_reserved_tdi, DE2_Board_top_level, 1
instance = comp, \~GND\, ~GND, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~11, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|ir_out[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|state, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~8\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~8, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~7\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~7, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~6\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~6, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[6], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~5\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[7], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~3\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[8], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[9], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|jupdate~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~4\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|count[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[7]~14\, u0|cpu_nios|F_pc_plus_one[7]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[8]~16\, u0|cpu_nios|F_pc_plus_one[8]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[5]~11\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[5]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[9]~18\, u0|cpu_nios|F_pc_plus_one[9]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[9]\, u0|cpu_nios|E_pc[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[15]~18\, u0|cpu_nios|F_iw[15]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[15]\, u0|cpu_nios|D_iw[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[15]\, u0|cpu_nios|E_iw[15], DE2_Board_top_level, 1
instance = comp, \u0|limiter|save_dest_id~0\, u0|limiter|save_dest_id~0, DE2_Board_top_level, 1
instance = comp, \u0|limiter|has_pending_responses~2\, u0|limiter|has_pending_responses~2, DE2_Board_top_level, 1
instance = comp, \u0|limiter|has_pending_responses\, u0|limiter|has_pending_responses, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[12]~17\, u0|cpu_nios|F_iw[12]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[12]\, u0|cpu_nios|D_iw[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_jmp_indirect~3\, u0|cpu_nios|D_ctrl_jmp_indirect~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_jmp_indirect\, u0|cpu_nios|E_ctrl_jmp_indirect, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[14]~0\, u0|cpu_nios|M_pipe_flush_waddr[14]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[1]\, u0|cpu_nios|F_pc[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[1]~2\, u0|cpu_nios|F_pc_plus_one[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[1]\, u0|cpu_nios|D_pc_plus_one[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[0]~11\, u0|cpu_nios|D_br_taken_waddr_partial[0]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[1]~13\, u0|cpu_nios|D_br_taken_waddr_partial[1]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[1]\, u0|cpu_nios|D_br_taken_waddr_partial[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[1]~22\, u0|cpu_nios|D_extra_pc[1]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[1]\, u0|cpu_nios|E_extra_pc[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_crst~0\, u0|cpu_nios|D_ctrl_crst~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_crst~1\, u0|cpu_nios|D_ctrl_crst~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_crst\, u0|cpu_nios|E_ctrl_crst, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_exception~0\, u0|cpu_nios|D_ctrl_exception~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_exception~1\, u0|cpu_nios|D_ctrl_exception~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_exception\, u0|cpu_nios|E_ctrl_exception, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[1]~3\, u0|cpu_nios|M_pipe_flush_waddr_nxt[1]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_cnt_nxt[0]~2\, u0|cpu_nios|M_mul_cnt_nxt[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_cnt[0]\, u0|cpu_nios|M_mul_cnt[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_cnt_nxt[1]~1\, u0|cpu_nios|M_mul_cnt_nxt[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_cnt[1]\, u0|cpu_nios|M_mul_cnt[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_nxt~0\, u0|cpu_nios|M_mul_stall_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_valid~0\, u0|cpu_nios|E_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie~0\, u0|cpu_nios|M_status_reg_pie~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_nxt~1\, u0|cpu_nios|M_mul_stall_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall\, u0|cpu_nios|M_mul_stall, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[0]~0\, u0|cpu_nios|M_mul_src1_nxt[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0\, u0|cpu_nios|D_ctrl_implicit_dst_retaddr~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[2]~4\, u0|cpu_nios|F_pc_plus_one[2]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[2]~15\, u0|cpu_nios|D_br_taken_waddr_partial[2]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[3]~17\, u0|cpu_nios|D_br_taken_waddr_partial[3]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[3]\, u0|cpu_nios|D_br_taken_waddr_partial[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[3]\, u0|cpu_nios|F_pc[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[3]~6\, u0|cpu_nios|F_pc_plus_one[3]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[3]\, u0|cpu_nios|D_pc[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[0]~1\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[0]~2\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[0]~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_sdr~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~40\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~40, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_cdr, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[36]~37\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[36]~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[37], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_udr~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_udr~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_udr, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|update_jdo_strobe, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[37], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~36\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[36]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[36], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[36]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[36]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[36]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[36], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|Nios_Qsys_cpu_nios_jtag_debug_module_phy|virtual_state_uir~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|sync2_uir, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jxuir, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|ir[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|enable_action_strobe, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_no_action_break_a~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~16\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[25]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[2]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[28]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[28]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[28]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[20]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux37~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|DRsize.100, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~22\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[35], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~25\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[25]~19\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[25]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[34], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[34]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[34], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[35]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[35], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_a, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_rd_d1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|take_action_ocimem_b, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[29]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[29]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[29]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal107~5\, u0|cpu_nios|Equal107~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal107~4\, u0|cpu_nios|Equal107~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_mul_lsw~0\, u0|cpu_nios|D_ctrl_mul_lsw~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_mul_lsw\, u0|cpu_nios|E_ctrl_mul_lsw, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ctrl_mul_lsw\, u0|cpu_nios|M_ctrl_mul_lsw, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[18]~1\, u0|cpu_nios|M_wr_data_unfiltered[18]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~2\, u0|rsp_xbar_mux_001|src_payload~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[4]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~4\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[6], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[42]\, u0|cmd_xbar_mux|src_data[42], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_wr_dst_reg~38\, u0|cpu_nios|D_wr_dst_reg~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_shift_right_arith~0\, u0|cpu_nios|D_ctrl_shift_right_arith~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_src2_choose_imm~3\, u0|cpu_nios|D_ctrl_src2_choose_imm~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_src2_choose_imm~2\, u0|cpu_nios|D_ctrl_src2_choose_imm~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_src2_choose_imm\, u0|cpu_nios|E_ctrl_src2_choose_imm, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[0]\, u0|cpu_nios|W_wr_data[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonARegAddrInc[6]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~59\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~59, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[25]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_shift_rot_right~0\, u0|cpu_nios|D_ctrl_shift_rot_right~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_shift_rot_right\, u0|cpu_nios|E_ctrl_shift_rot_right, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[1]~1\, u0|cpu_nios|E_rot_mask[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[1]\, u0|cpu_nios|M_rot_mask[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[3]~5\, u0|cpu_nios|D_src2_imm[3]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[3]\, u0|cpu_nios|E_src2_imm[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[33]\, u0|cmd_xbar_mux|src_data[33], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[1]~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[2]~0\, u0|cpu_nios|E_src1_prelim[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_b_is_dst~0\, u0|cpu_nios|D_ctrl_b_is_dst~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_b_not_src~0\, u0|cpu_nios|D_ctrl_b_not_src~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_b_not_src~1\, u0|cpu_nios|D_ctrl_b_not_src~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[4]~5\, u0|cpu_nios|D_dst_regnum[4]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_dst_regnum[4]\, u0|cpu_nios|E_dst_regnum[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_dst_regnum[4]\, u0|cpu_nios|M_dst_regnum[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_M~0\, u0|cpu_nios|D_src1_hazard_M~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[11]~3\, u0|cpu_nios|M_st_data[11]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[3]~5\, u0|cpu_nios|E_rot_mask[3]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[3]\, u0|cpu_nios|M_rot_mask[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~38\, u0|cpu_nios|M_shift_rot_result~38, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[9]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[25]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[25]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[25]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[25]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[25], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[25]\, u0|rsp_xbar_mux|src_data[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[25]\, u0|cpu_nios|i_readdata_d1[25], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[26]\, u0|rsp_xbar_mux|src_data[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[26]\, u0|cpu_nios|i_readdata_d1[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]~9\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~75\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~75, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~22\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[15]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_dst_regnum[3]\, u0|cpu_nios|W_dst_regnum[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_W~2\, u0|cpu_nios|D_src2_hazard_W~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_dst_regnum[1]\, u0|cpu_nios|W_dst_regnum[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_dst_regnum[0]\, u0|cpu_nios|W_dst_regnum[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[23]~21\, u0|cpu_nios|F_iw[23]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[23]\, u0|cpu_nios|D_iw[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_W~1\, u0|cpu_nios|D_src2_hazard_W~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_W\, u0|cpu_nios|D_src2_hazard_W, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[7]\, u0|cpu_nios|W_wr_data[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[7]~7\, u0|cpu_nios|E_src2_prelim[7]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_M~0\, u0|cpu_nios|D_src2_hazard_M~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~22\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[15]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[15]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[15], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[15]\, u0|rsp_xbar_mux|src_data[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[15]\, u0|cpu_nios|i_readdata_d1[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a24\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~23\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~11\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[24]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[4]\, u0|cpu_nios|E_iw[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[24]~40\, u0|cpu_nios|E_st_data[24]~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[8]~22\, u0|cpu_nios|D_src2_imm[8]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[8]\, u0|cpu_nios|E_src2_imm[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[8]~29\, u0|cpu_nios|M_mul_src2[8]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[8]~8\, u0|cpu_nios|M_mul_src2[8]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal4~5\, u0|cpu_nios|Equal4~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_compare_op[1]~0\, u0|cpu_nios|D_compare_op[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_compare_op[1]\, u0|cpu_nios|E_compare_op[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[8]~53\, u0|cpu_nios|E_alu_result[8]~53, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[4]~8\, u0|cpu_nios|F_pc_plus_one[4]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[5]~10\, u0|cpu_nios|F_pc_plus_one[5]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[6]~12\, u0|cpu_nios|F_pc_plus_one[6]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[6]\, u0|cpu_nios|D_pc_plus_one[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[4]~19\, u0|cpu_nios|D_br_taken_waddr_partial[4]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[5]~21\, u0|cpu_nios|D_br_taken_waddr_partial[5]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[6]~23\, u0|cpu_nios|D_br_taken_waddr_partial[6]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[6]\, u0|cpu_nios|D_br_taken_waddr_partial[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[6]~18\, u0|cpu_nios|D_extra_pc[6]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[6]\, u0|cpu_nios|E_extra_pc[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_alu_signed_comparison~3\, u0|cpu_nios|D_ctrl_alu_signed_comparison~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal4~2\, u0|cpu_nios|Equal4~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_alu_subtract~16\, u0|cpu_nios|D_ctrl_alu_subtract~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_alu_subtract~17\, u0|cpu_nios|D_ctrl_alu_subtract~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_alu_subtract~18\, u0|cpu_nios|D_ctrl_alu_subtract~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_alu_subtract\, u0|cpu_nios|E_ctrl_alu_subtract, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~31\, u0|cpu_nios|Add8|auto_generated|_~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[7]~23\, u0|cpu_nios|D_src2_imm[7]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[7]\, u0|cpu_nios|E_src2_imm[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~32\, u0|cpu_nios|Add8|auto_generated|_~32, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~15\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[20]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[20]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[20], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_demux|src1_valid\, u0|rsp_xbar_demux|src1_valid, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~26\, u0|rsp_xbar_mux_001|src_payload~26, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~27\, u0|rsp_xbar_mux_001|src_payload~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[20]\, u0|cpu_nios|d_readdata_d1[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[4]\, u0|cpu_nios|M_iw[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[1]~4\, u0|cpu_nios|M_wr_data_unfiltered[1]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_rot~0\, u0|cpu_nios|D_ctrl_rot~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_rot\, u0|cpu_nios|E_ctrl_rot, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_pass0~0\, u0|cpu_nios|E_rot_pass0~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_pass0\, u0|cpu_nios|M_rot_pass0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_shift_rot_left~0\, u0|cpu_nios|D_ctrl_shift_rot_left~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_shift_rot_left\, u0|cpu_nios|E_ctrl_shift_rot_left, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_sel_fill0~0\, u0|cpu_nios|E_rot_sel_fill0~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_sel_fill0\, u0|cpu_nios|M_rot_sel_fill0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~2\, u0|cpu_nios|M_shift_rot_result~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add12~1\, u0|cpu_nios|Add12~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add12~3\, u0|cpu_nios|Add12~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add12~5\, u0|cpu_nios|Add12~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_rn[2]\, u0|cpu_nios|M_rot_rn[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[1]~16\, u0|cpu_nios|M_rot_step1[1]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_cmp~12\, u0|cpu_nios|D_ctrl_cmp~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_cmp\, u0|cpu_nios|E_ctrl_cmp, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_implicit_dst_retaddr~1\, u0|cpu_nios|D_ctrl_implicit_dst_retaddr~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_retaddr~4\, u0|cpu_nios|D_ctrl_retaddr~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_retaddr\, u0|cpu_nios|E_ctrl_retaddr, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result~0\, u0|cpu_nios|E_alu_result~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_hi_imm16~1\, u0|cpu_nios|D_ctrl_hi_imm16~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[15]~6\, u0|cpu_nios|D_src2_imm[15]~6, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[20]\, u0|rsp_xbar_mux|src_data[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[20]\, u0|cpu_nios|i_readdata_d1[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a17\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[20]~34\, u0|cpu_nios|F_iw[20]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[20]\, u0|cpu_nios|D_iw[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[30]~26\, u0|cpu_nios|D_src2_imm[30]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[30]\, u0|cpu_nios|E_src2_imm[30], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~23\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[23]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[23]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[23], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[23]\, u0|rsp_xbar_mux|src_data[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[23]\, u0|cpu_nios|i_readdata_d1[23], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[31]\, u0|rsp_xbar_mux|src_data[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[31]\, u0|cpu_nios|i_readdata_d1[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a28\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~26\, u0|cpu_nios|Add8|auto_generated|_~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[11]~26\, u0|cpu_nios|M_mul_src2[11]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[11]\, u0|cpu_nios|W_wr_data[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[11]~11\, u0|cpu_nios|E_src2_prelim[11]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[11]\, u0|cpu_nios|E_src2_prelim[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[11]~11\, u0|cpu_nios|M_mul_src2[11]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~28\, u0|cpu_nios|Add8|auto_generated|_~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[9]~9\, u0|cpu_nios|E_src2_prelim[9]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[9]\, u0|cpu_nios|E_src2_prelim[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[9]~9\, u0|cpu_nios|M_mul_src2[9]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~30\, u0|cpu_nios|Add8|auto_generated|_~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[9]~18\, u0|cpu_nios|Add8|auto_generated|result_int[9]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[11]~22\, u0|cpu_nios|Add8|auto_generated|result_int[11]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[12]~24\, u0|cpu_nios|Add8|auto_generated|result_int[12]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[13]~26\, u0|cpu_nios|Add8|auto_generated|result_int[13]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[14]~28\, u0|cpu_nios|Add8|auto_generated|result_int[14]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[11]\, u0|cpu_nios|D_pc[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[11]\, u0|cpu_nios|E_pc[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[17]\, u0|cpu_nios|E_iw[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[11]~36\, u0|cpu_nios|M_pipe_flush_waddr_nxt[11]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[11]~37\, u0|cpu_nios|M_pipe_flush_waddr_nxt[11]~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[11]~38\, u0|cpu_nios|M_pipe_flush_waddr_nxt[11]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[11]\, u0|cpu_nios|M_pipe_flush_waddr[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[11]~4\, u0|cpu_nios|F_pc_nxt[11]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[11]~5\, u0|cpu_nios|F_pc_nxt[11]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[11]\, u0|cpu_nios|F_pc[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[10]~20\, u0|cpu_nios|F_pc_plus_one[10]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[11]~22\, u0|cpu_nios|F_pc_plus_one[11]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[11]\, u0|cpu_nios|D_pc_plus_one[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[11]~13\, u0|cpu_nios|D_extra_pc[11]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[11]\, u0|cpu_nios|E_extra_pc[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[13]\, u0|cpu_nios|W_wr_data[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[13]~13\, u0|cpu_nios|E_src1_prelim[13]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[13]\, u0|cpu_nios|E_src1_prelim[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[13]~8\, u0|cpu_nios|E_src1[13]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[13]~17\, u0|cpu_nios|D_src2_imm[13]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[13]\, u0|cpu_nios|E_src2_imm[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[13]~24\, u0|cpu_nios|M_mul_src2[13]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[13]~13\, u0|cpu_nios|E_src2_prelim[13]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[13]\, u0|cpu_nios|E_src2_prelim[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[13]~13\, u0|cpu_nios|M_mul_src2[13]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[13]~37\, u0|cpu_nios|E_alu_result[13]~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[13]~38\, u0|cpu_nios|E_alu_result[13]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[13]~39\, u0|cpu_nios|E_alu_result[13]~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[13]\, u0|cpu_nios|M_alu_result[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add12~7\, u0|cpu_nios|Add12~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add12~9\, u0|cpu_nios|Add12~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_rn[4]\, u0|cpu_nios|M_rot_rn[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[13]~21\, u0|cpu_nios|M_rot_step1[13]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[11]~30\, u0|cpu_nios|M_rot_step1[11]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[13]\, u0|cpu_nios|M_rot_step1[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[13]~26\, u0|cpu_nios|Mn_rot_step2[13]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[5]~10\, u0|cpu_nios|Mn_rot_step2[5]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_rn[3]\, u0|cpu_nios|M_rot_rn[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[13]\, u0|cpu_nios|Mn_rot_step2[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~17\, u0|cpu_nios|M2_rot~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[13]\, u0|cpu_nios|M2_rot[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[5]~3\, u0|cpu_nios|E_rot_mask[5]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[5]\, u0|cpu_nios|M_rot_mask[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~34\, u0|cpu_nios|M_shift_rot_result~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~35\, u0|cpu_nios|M_shift_rot_result~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[13]\, u0|cpu_nios|M_shift_rot_result[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[13]~36\, u0|cpu_nios|M_wr_data_unfiltered[13]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[3]~3\, u0|cpu_nios|M_mul_src1_nxt[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[4]\, u0|cpu_nios|W_wr_data[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[4]~4\, u0|cpu_nios|E_src1_prelim[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[4]\, u0|cpu_nios|E_src1_prelim[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[4]~4\, u0|cpu_nios|M_mul_src1_nxt[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[5]\, u0|cpu_nios|W_wr_data[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[5]~5\, u0|cpu_nios|E_src1_prelim[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[5]\, u0|cpu_nios|E_src1_prelim[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[5]~5\, u0|cpu_nios|M_mul_src1_nxt[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[6]~6\, u0|cpu_nios|M_mul_src1_nxt[6]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[7]~7\, u0|cpu_nios|M_mul_src1_nxt[7]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[8]~8\, u0|cpu_nios|E_src1_prelim[8]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[8]\, u0|cpu_nios|E_src1_prelim[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[8]~8\, u0|cpu_nios|M_mul_src1_nxt[8]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[9]~9\, u0|cpu_nios|M_mul_src1_nxt[9]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[10]~10\, u0|cpu_nios|M_mul_src1_nxt[10]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[11]~11\, u0|cpu_nios|M_mul_src1_nxt[11]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[12]~12\, u0|cpu_nios|M_mul_src1_nxt[12]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[13]~13\, u0|cpu_nios|M_mul_src1_nxt[13]~13, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~49\, u0|rsp_xbar_mux_001|src_payload~49, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[30]\, u0|cpu_nios|d_readdata_d1[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[14]~14\, u0|cpu_nios|av_ld_data_aligned_or_div[14]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_b_is_dst~1\, u0|cpu_nios|D_ctrl_b_is_dst~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_ld_signed\, u0|cpu_nios|E_ctrl_ld_signed, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ctrl_ld_signed\, u0|cpu_nios|M_ctrl_ld_signed, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_fill_bit\, u0|cpu_nios|av_fill_bit, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal2~0\, u0|cpu_nios|Equal2~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[14]\, u0|cpu_nios|av_ld_data_aligned_or_div[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[14]~34\, u0|cpu_nios|M_wr_data_unfiltered[14]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[13]~58\, u0|cpu_nios|M_mul_result[13]~58, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[14]~60\, u0|cpu_nios|M_mul_result[14]~60, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[14]~7\, u0|cpu_nios|E_src1[14]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[15]~29\, u0|cpu_nios|M_rot_step1[15]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[15]\, u0|cpu_nios|M_rot_step1[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[15]~30\, u0|cpu_nios|Mn_rot_step2[15]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[2]~0\, u0|cpu_nios|E_src1[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[3]~24\, u0|cpu_nios|M_rot_step1[3]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[3]\, u0|cpu_nios|M_rot_step1[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[7]~14\, u0|cpu_nios|Mn_rot_step2[7]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[15]\, u0|cpu_nios|Mn_rot_step2[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_pass2~0\, u0|cpu_nios|E_rot_pass2~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_pass2~1\, u0|cpu_nios|E_rot_pass2~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_pass2\, u0|cpu_nios|M_rot_pass2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_sel_fill2~0\, u0|cpu_nios|E_rot_sel_fill2~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_sel_fill2\, u0|cpu_nios|M_rot_sel_fill2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~26\, u0|cpu_nios|M_shift_rot_result~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[17]~5\, u0|cpu_nios|Mn_rot_step2[17]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[4]~4\, u0|cpu_nios|E_src1[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[5]~23\, u0|cpu_nios|M_rot_step1[5]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[5]\, u0|cpu_nios|M_rot_step1[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[9]~18\, u0|cpu_nios|Mn_rot_step2[9]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[17]\, u0|cpu_nios|Mn_rot_step2[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~13\, u0|cpu_nios|M2_rot~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[17]\, u0|cpu_nios|M2_rot[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~27\, u0|cpu_nios|M_shift_rot_result~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[17]\, u0|cpu_nios|M_shift_rot_result[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[17]~28\, u0|cpu_nios|M_wr_data_unfiltered[17]~28, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|waitrequest_reset_override~feeder\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|waitrequest_reset_override~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|waitrequest_reset_override\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|waitrequest_reset_override, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3]~18\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3]~18, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~2\, u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~2, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[0]\, u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[0], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|Add0~0\, u0|leds_s1_translator|leds_s1_translator|Add0~0, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~1\, u0|leds_s1_translator|leds_s1_translator|wait_latency_counter~1, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1]\, u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[1], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, u0|leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[4]\, u0|cpu_nios|D_pc_plus_one[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[4]~21\, u0|cpu_nios|D_extra_pc[4]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[4]\, u0|cpu_nios|E_extra_pc[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[5]~3\, u0|cpu_nios|D_src2_imm[5]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[5]\, u0|cpu_nios|E_src2_imm[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[5]~5\, u0|cpu_nios|E_src2_prelim[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[5]\, u0|cpu_nios|E_src2_prelim[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[13]~5\, u0|cpu_nios|M_st_data[13]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~3\, u0|cpu_nios|Add8|auto_generated|_~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~4\, u0|cpu_nios|Add8|auto_generated|_~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[0]~1\, u0|cpu_nios|Add8|auto_generated|result_int[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[1]~2\, u0|cpu_nios|Add8|auto_generated|result_int[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[2]~4\, u0|cpu_nios|Add8|auto_generated|result_int[2]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[5]~10\, u0|cpu_nios|Add8|auto_generated|result_int[5]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[7]~14\, u0|cpu_nios|Add8|auto_generated|result_int[7]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[6]~61\, u0|cpu_nios|E_alu_result[6]~61, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[6]~6\, u0|cpu_nios|M_mul_src2[6]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[6]~62\, u0|cpu_nios|E_alu_result[6]~62, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[6]~63\, u0|cpu_nios|E_alu_result[6]~63, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[6]\, u0|cpu_nios|M_alu_result[6], DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal5~0\, u0|addr_router_001|Equal5~0, DE2_Board_top_level, 1
instance = comp, \u0|leds|always0~0\, u0|leds|always0~0, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[0]~0\, u0|leds_s1_translator|leds_s1_translator|wait_latency_counter[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~1\, u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~1, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg[0]\, u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal2~0\, u0|addr_router_001|Equal2~0, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal5~1\, u0|addr_router_001|Equal5~1, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal5~2\, u0|addr_router_001|Equal5~2, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|sink_ready~1\, u0|cmd_xbar_demux_001|sink_ready~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, u0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0\, u0|jtag_uart_0|av_waitrequest~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest\, u0|jtag_uart_0|av_waitrequest, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~1\, u0|jtag_uart_0|av_waitrequest~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1\, u0|jtag_uart_0|fifo_rd~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo\, u0|jtag_uart_0|wr_rfifo, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0\, u0|jtag_uart_0|fifo_rd~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|read_0\, u0|jtag_uart_0|read_0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~9\, u0|rsp_xbar_mux_001|src_payload~9, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~11\, u0|rsp_xbar_mux_001|src_payload~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[17]\, u0|cpu_nios|d_readdata_d1[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[1]~6\, u0|cpu_nios|av_ld_byte2_data[1]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[17]\, u0|cpu_nios|av_ld_data_aligned_or_div[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[17]~29\, u0|cpu_nios|M_wr_data_unfiltered[17]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[2]~5\, u0|cpu_nios|av_ld_byte2_data[2]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[18]\, u0|cpu_nios|av_ld_data_aligned_or_div[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[18]~2\, u0|cpu_nios|M_mul_src1[18]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~22\, u0|cpu_nios|M_shift_rot_result~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[19]~7\, u0|cpu_nios|Mn_rot_step2[19]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[19]\, u0|cpu_nios|Mn_rot_step2[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[3]~6\, u0|cpu_nios|Mn_rot_step2[3]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[2]~0\, u0|cpu_nios|M_rot_step1[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[0]~8\, u0|cpu_nios|M_rot_step1[0]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[2]\, u0|cpu_nios|M_rot_step1[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[6]~7\, u0|cpu_nios|M_rot_step1[6]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[4]~15\, u0|cpu_nios|M_rot_step1[4]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[6]\, u0|cpu_nios|M_rot_step1[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[6]~12\, u0|cpu_nios|Mn_rot_step2[6]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[16]\, u0|cpu_nios|W_wr_data[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[16]~16\, u0|cpu_nios|E_src1_prelim[16]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[16]\, u0|cpu_nios|E_src1_prelim[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[16]~0\, u0|cpu_nios|M_mul_src1[16]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[0]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[0]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[16]\, u0|cpu_nios|M_mul_src1[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[1]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[1]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[17]\, u0|cpu_nios|M_mul_src1[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[2]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[2]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[18]\, u0|cpu_nios|M_mul_src1[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[19]\, u0|cpu_nios|W_wr_data[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[19]~19\, u0|cpu_nios|E_src1_prelim[19]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[19]\, u0|cpu_nios|E_src1_prelim[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[19]~3\, u0|cpu_nios|M_mul_src1[19]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[3]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[3]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[19]\, u0|cpu_nios|M_mul_src1[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[4]~4\, u0|cpu_nios|E_rot_mask[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[4]\, u0|cpu_nios|M_rot_mask[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~20\, u0|cpu_nios|M_shift_rot_result~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[4]\, u0|cpu_nios|M_rot_step1[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[0]\, u0|cpu_nios|M_rot_step1[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[4]~8\, u0|cpu_nios|Mn_rot_step2[4]~8, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~38\, u0|rsp_xbar_mux_001|src_payload~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[27]\, u0|cpu_nios|d_readdata_d1[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[3]~5\, u0|cpu_nios|av_ld_byte3_data[3]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[27]\, u0|cpu_nios|av_ld_data_aligned_or_div[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_wr_dst_reg~37\, u0|cpu_nios|D_wr_dst_reg~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0\, u0|cpu_nios|D_ctrl_unsigned_lo_imm16~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_unsigned_lo_imm16~1\, u0|cpu_nios|D_ctrl_unsigned_lo_imm16~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[27]~29\, u0|cpu_nios|D_src2_imm[27]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[27]\, u0|cpu_nios|E_src2_imm[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[27]\, u0|cpu_nios|W_wr_data[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[27]~27\, u0|cpu_nios|E_src2_prelim[27]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[27]\, u0|cpu_nios|E_src2_prelim[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[27]~26\, u0|cpu_nios|E_src2[27]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~38\, u0|cpu_nios|Add8|auto_generated|_~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[0]~feeder\, u0|cpu_nios|M_mul_src2[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[16]~15\, u0|cpu_nios|D_src2_imm[16]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[16]\, u0|cpu_nios|E_src2_imm[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[16]~16\, u0|cpu_nios|E_src2_prelim[16]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[16]\, u0|cpu_nios|E_src2_prelim[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[16]~8\, u0|cpu_nios|M_st_data[16]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[16]~2\, u0|cpu_nios|M_mul_src2_nxt[16]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[16]\, u0|cpu_nios|M_mul_src2[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[0]\, u0|cpu_nios|M_mul_src2[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[1]~feeder\, u0|cpu_nios|M_mul_src2[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~5\, u0|cmd_xbar_mux|src_payload~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[2]~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|cfgrom_readdata~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|cfgrom_readdata~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~23\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~33\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux30~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]~8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[9]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~30\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[9]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~78, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~26\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[10]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~70, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~71\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~71, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[2]~13\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[2]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[11]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~79\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~79, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[10]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~80, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~81\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~81, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[9]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~73\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~73, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[4]~4\, u0|cpu_nios|E_src2_prelim[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[4]\, u0|cpu_nios|E_src2_prelim[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[12]~4\, u0|cpu_nios|M_st_data[12]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[4]~feeder\, u0|cpu_nios|M_st_data[4]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[4]\, u0|cpu_nios|M_st_data[4], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~18\, u0|cmd_xbar_mux|src_payload~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[4]~16\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[4]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[5]~feeder\, u0|cpu_nios|M_st_data[5]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[5]\, u0|cpu_nios|M_st_data[5], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~14\, u0|cmd_xbar_mux|src_payload~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[5]~12\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[5]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[6]~feeder\, u0|cpu_nios|M_st_data[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[6]\, u0|cpu_nios|M_st_data[6], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~32\, u0|cmd_xbar_mux|src_payload~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[6]~31\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[6]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[16]\, u0|cpu_nios|M_st_data[16], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~2\, u0|cmd_xbar_mux|src_payload~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[16]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[16]~9\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[16]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[17]\, u0|cpu_nios|W_wr_data[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[17]~17\, u0|cpu_nios|E_src2_prelim[17]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[17]\, u0|cpu_nios|E_src2_prelim[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[17]~9\, u0|cpu_nios|M_st_data[17]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[9]~1\, u0|cpu_nios|M_st_data[9]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[17]\, u0|cpu_nios|M_st_data[17], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~9\, u0|cmd_xbar_mux|src_payload~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[17]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[17]~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[17]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[21]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[18]\, u0|cpu_nios|W_wr_data[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[18]~18\, u0|cpu_nios|E_src2_prelim[18]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[18]\, u0|cpu_nios|E_src2_prelim[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[18]~10\, u0|cpu_nios|M_st_data[18]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[18]\, u0|cpu_nios|M_st_data[18], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~6\, u0|cmd_xbar_mux|src_payload~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[18]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[18]~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[18]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~14\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[19]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~20\, u0|rsp_xbar_mux_001|src_payload~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[21]\, u0|cpu_nios|d_readdata_d1[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte2_data[5]~2\, u0|cpu_nios|av_ld_byte2_data[5]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[21]\, u0|cpu_nios|av_ld_data_aligned_or_div[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[2]~feeder\, u0|cpu_nios|M_mul_src2[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[18]~13\, u0|cpu_nios|D_src2_imm[18]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[18]\, u0|cpu_nios|E_src2_imm[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[18]~4\, u0|cpu_nios|M_mul_src2_nxt[18]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[18]\, u0|cpu_nios|M_mul_src2[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[2]\, u0|cpu_nios|M_mul_src2[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[3]~feeder\, u0|cpu_nios|M_mul_src2[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~13\, u0|width_adapter_001|width_adapter_001|data_reg~13, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[7]\, u0|width_adapter_001|width_adapter_001|data_reg[7], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[7]~11\, u0|width_adapter_001|width_adapter_001|out_data[7]~11, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[7]\, u0|rsp_xbar_mux|src_data[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[7]\, u0|cpu_nios|i_readdata_d1[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[9]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[9]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[9], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[9]\, u0|rsp_xbar_mux|src_data[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[9]\, u0|cpu_nios|i_readdata_d1[9], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~11\, u0|cmd_xbar_mux|src_payload~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[25]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[25]~8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[25]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_pass3~0\, u0|cpu_nios|E_rot_pass3~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_pass3\, u0|cpu_nios|M_rot_pass3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[0]~2\, u0|cpu_nios|E_rot_mask[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[0]\, u0|cpu_nios|M_rot_mask[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_sel_fill3~0\, u0|cpu_nios|E_rot_sel_fill3~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_sel_fill3\, u0|cpu_nios|M_rot_sel_fill3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~12\, u0|cpu_nios|M_shift_rot_result~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[8]~14\, u0|cpu_nios|M_rot_step1[8]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[8]\, u0|cpu_nios|M_rot_step1[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[8]~16\, u0|cpu_nios|Mn_rot_step2[8]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[0]~2\, u0|cpu_nios|Mn_rot_step2[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[8]\, u0|cpu_nios|Mn_rot_step2[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[20]~11\, u0|cpu_nios|M_rot_step1[20]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[18]~4\, u0|cpu_nios|M_rot_step1[18]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[20]\, u0|cpu_nios|M_rot_step1[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[24]~17\, u0|cpu_nios|Mn_rot_step2[24]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[24]\, u0|cpu_nios|Mn_rot_step2[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~6\, u0|cpu_nios|M2_rot~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[24]\, u0|cpu_nios|M2_rot[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~13\, u0|cpu_nios|M_shift_rot_result~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[24]\, u0|cpu_nios|M_shift_rot_result[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[0]~0\, u0|cpu_nios|av_ld_byte3_data[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[24]\, u0|cpu_nios|av_ld_data_aligned_or_div[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[24]~14\, u0|cpu_nios|M_wr_data_unfiltered[24]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[24]~15\, u0|cpu_nios|M_wr_data_unfiltered[24]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[25]~9\, u0|cpu_nios|M_mul_src1[25]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[25]\, u0|cpu_nios|W_wr_data[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[25]~25\, u0|cpu_nios|E_src2_prelim[25]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[25]\, u0|cpu_nios|E_src2_prelim[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[25]~30\, u0|cpu_nios|E_src2[25]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[25]~31\, u0|cpu_nios|D_src2_imm[25]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[25]\, u0|cpu_nios|E_src2_imm[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[25]~31\, u0|cpu_nios|E_src2[25]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[25]~79\, u0|cpu_nios|E_alu_result[25]~79, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[25]~80\, u0|cpu_nios|E_alu_result[25]~80, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[25]\, u0|cpu_nios|M_alu_result[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[25]~64\, u0|cpu_nios|M_wr_data_unfiltered[25]~64, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[4]~feeder\, u0|cpu_nios|M_mul_src2[4]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a6\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[10]~32\, u0|cpu_nios|F_iw[10]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[10]\, u0|cpu_nios|D_iw[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[20]~11\, u0|cpu_nios|D_src2_imm[20]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[20]\, u0|cpu_nios|E_src2_imm[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[20]~6\, u0|cpu_nios|M_mul_src2_nxt[20]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[20]\, u0|cpu_nios|M_mul_src2[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[4]\, u0|cpu_nios|M_mul_src2[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[5]~feeder\, u0|cpu_nios|M_mul_src2[5]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[21]~10\, u0|cpu_nios|D_src2_imm[21]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[21]\, u0|cpu_nios|E_src2_imm[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[21]\, u0|cpu_nios|W_wr_data[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[21]~21\, u0|cpu_nios|E_src2_prelim[21]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[21]\, u0|cpu_nios|E_src2_prelim[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[21]~13\, u0|cpu_nios|M_st_data[21]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[21]~7\, u0|cpu_nios|M_mul_src2_nxt[21]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[21]\, u0|cpu_nios|M_mul_src2[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[5]\, u0|cpu_nios|M_mul_src2[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[6]~feeder\, u0|cpu_nios|M_mul_src2[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~56\, u0|cpu_nios|M_shift_rot_result~56, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[12]~24\, u0|cpu_nios|Mn_rot_step2[12]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[12]\, u0|cpu_nios|Mn_rot_step2[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[20]~9\, u0|cpu_nios|Mn_rot_step2[20]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[28]\, u0|cpu_nios|Mn_rot_step2[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~28\, u0|cpu_nios|M2_rot~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[28]\, u0|cpu_nios|M2_rot[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~57\, u0|cpu_nios|M_shift_rot_result~57, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[28]\, u0|cpu_nios|M_shift_rot_result[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[21]~21\, u0|cpu_nios|E_src1_prelim[21]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[21]\, u0|cpu_nios|E_src1_prelim[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[21]~5\, u0|cpu_nios|M_mul_src1[21]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[5]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[5]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[21]\, u0|cpu_nios|M_mul_src1[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[6]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[6]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[22]\, u0|cpu_nios|M_mul_src1[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[7]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[7]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[23]\, u0|cpu_nios|M_mul_src1[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[24]~8\, u0|cpu_nios|M_mul_src1[24]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[8]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[8]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[24]\, u0|cpu_nios|M_mul_src1[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[9]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[9]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[25]\, u0|cpu_nios|M_mul_src1[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[26]~26\, u0|cpu_nios|E_src1_prelim[26]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[26]\, u0|cpu_nios|E_src1_prelim[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[26]~10\, u0|cpu_nios|M_mul_src1[26]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[10]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[10]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[26]\, u0|cpu_nios|M_mul_src1[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[11]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[11]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[27]\, u0|cpu_nios|M_mul_src1[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[12]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[12]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[28]\, u0|cpu_nios|M_mul_src1[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[13]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[13]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[29]\, u0|cpu_nios|M_mul_src1[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[14]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[14]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[30]\, u0|cpu_nios|M_mul_src1[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[15]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[15]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[31]\, u0|cpu_nios|M_mul_src1[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[7]~feeder\, u0|cpu_nios|M_mul_src2[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[23]\, u0|cpu_nios|W_wr_data[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[23]~23\, u0|cpu_nios|E_src2_prelim[23]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[23]\, u0|cpu_nios|E_src2_prelim[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[23]~15\, u0|cpu_nios|M_st_data[23]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[23]~8\, u0|cpu_nios|D_src2_imm[23]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[23]\, u0|cpu_nios|E_src2_imm[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[23]~9\, u0|cpu_nios|M_mul_src2_nxt[23]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[23]\, u0|cpu_nios|M_mul_src2[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[7]\, u0|cpu_nios|M_mul_src2[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[8]~feeder\, u0|cpu_nios|M_mul_src2[8]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[24]\, u0|cpu_nios|W_wr_data[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[24]~24\, u0|cpu_nios|E_src2_prelim[24]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[24]\, u0|cpu_nios|E_src2_prelim[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[24]~33\, u0|cpu_nios|E_src2[24]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[24]~7\, u0|cpu_nios|D_src2_imm[24]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[24]\, u0|cpu_nios|E_src2_imm[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[24]~10\, u0|cpu_nios|M_mul_src2_nxt[24]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[24]\, u0|cpu_nios|M_mul_src2[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[8]\, u0|cpu_nios|M_mul_src2[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[9]~feeder\, u0|cpu_nios|M_mul_src2[9]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[25]~11\, u0|cpu_nios|M_mul_src2_nxt[25]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[25]\, u0|cpu_nios|M_mul_src2[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[9]\, u0|cpu_nios|M_mul_src2[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[10]~feeder\, u0|cpu_nios|M_mul_src2[10]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[26]~12\, u0|cpu_nios|M_mul_src2_nxt[26]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[26]\, u0|cpu_nios|M_mul_src2[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[10]\, u0|cpu_nios|M_mul_src2[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[11]~feeder\, u0|cpu_nios|M_mul_src2[11]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[27]~13\, u0|cpu_nios|M_mul_src2_nxt[27]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[27]\, u0|cpu_nios|M_mul_src2[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[11]\, u0|cpu_nios|M_mul_src2[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[12]~18\, u0|cpu_nios|D_src2_imm[12]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[12]\, u0|cpu_nios|E_src2_imm[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[12]~25\, u0|cpu_nios|M_mul_src2[12]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[12]\, u0|cpu_nios|W_wr_data[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[12]~12\, u0|cpu_nios|E_src2_prelim[12]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[12]\, u0|cpu_nios|E_src2_prelim[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[12]~12\, u0|cpu_nios|M_mul_src2[12]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[12]~feeder\, u0|cpu_nios|M_mul_src2[12]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[28]~28\, u0|cpu_nios|E_src2_prelim[28]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[28]\, u0|cpu_nios|E_src2_prelim[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[28]~24\, u0|cpu_nios|E_src2[28]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[28]~28\, u0|cpu_nios|D_src2_imm[28]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[28]\, u0|cpu_nios|E_src2_imm[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[28]~14\, u0|cpu_nios|M_mul_src2_nxt[28]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[28]\, u0|cpu_nios|M_mul_src2[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[12]\, u0|cpu_nios|M_mul_src2[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[13]~feeder\, u0|cpu_nios|M_mul_src2[13]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[29]~22\, u0|cpu_nios|E_src2[29]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[29]~27\, u0|cpu_nios|D_src2_imm[29]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[29]\, u0|cpu_nios|E_src2_imm[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[29]~15\, u0|cpu_nios|M_mul_src2_nxt[29]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[29]\, u0|cpu_nios|M_mul_src2[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[13]\, u0|cpu_nios|M_mul_src2[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[14]~feeder\, u0|cpu_nios|M_mul_src2[14]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[30]~16\, u0|cpu_nios|M_mul_src2_nxt[30]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[30]\, u0|cpu_nios|M_mul_src2[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[14]\, u0|cpu_nios|M_mul_src2[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[15]\, u0|cpu_nios|W_wr_data[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[15]~15\, u0|cpu_nios|E_src2_prelim[15]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[15]\, u0|cpu_nios|E_src2_prelim[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[15]~15\, u0|cpu_nios|M_mul_src2[15]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[15]~feeder\, u0|cpu_nios|M_mul_src2[15]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[31]~18\, u0|cpu_nios|E_src2[31]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[30]~25\, u0|cpu_nios|D_src2_imm[30]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[31]\, u0|cpu_nios|E_src2_imm[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[31]~17\, u0|cpu_nios|M_mul_src2_nxt[31]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[31]\, u0|cpu_nios|M_mul_src2[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[15]\, u0|cpu_nios|M_mul_src2[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[16]~16\, u0|cpu_nios|M_mul_partial_prod[16]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[17]~18\, u0|cpu_nios|M_mul_partial_prod[17]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[18]~20\, u0|cpu_nios|M_mul_partial_prod[18]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[19]~22\, u0|cpu_nios|M_mul_partial_prod[19]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[20]~24\, u0|cpu_nios|M_mul_partial_prod[20]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[21]~26\, u0|cpu_nios|M_mul_partial_prod[21]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[22]~28\, u0|cpu_nios|M_mul_partial_prod[22]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[23]~30\, u0|cpu_nios|M_mul_partial_prod[23]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[24]~32\, u0|cpu_nios|M_mul_partial_prod[24]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[25]~34\, u0|cpu_nios|M_mul_partial_prod[25]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[26]~36\, u0|cpu_nios|M_mul_partial_prod[26]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[27]~38\, u0|cpu_nios|M_mul_partial_prod[27]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[27]\, u0|cpu_nios|M_mul_partial_prod[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[25]~82\, u0|cpu_nios|M_mul_result[25]~82, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[26]~84\, u0|cpu_nios|M_mul_result[26]~84, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[27]~86\, u0|cpu_nios|M_mul_result[27]~86, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[28]~88\, u0|cpu_nios|M_mul_result[28]~88, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_d1~feeder\, u0|cpu_nios|M_mul_stall_d1~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_d1\, u0|cpu_nios|M_mul_stall_d1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_d2~feeder\, u0|cpu_nios|M_mul_stall_d2~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_d2\, u0|cpu_nios|M_mul_stall_d2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_d3~feeder\, u0|cpu_nios|M_mul_stall_d3~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_stall_d3\, u0|cpu_nios|M_mul_stall_d3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[28]\, u0|cpu_nios|M_mul_result[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[28]~59\, u0|cpu_nios|M_wr_data_unfiltered[28]~59, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[22]~22\, u0|cpu_nios|E_src2_prelim[22]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[22]\, u0|cpu_nios|E_src2_prelim[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[22]~14\, u0|cpu_nios|M_st_data[22]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[22]~8\, u0|cpu_nios|M_mul_src2_nxt[22]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[22]\, u0|cpu_nios|M_mul_src2[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[6]\, u0|cpu_nios|M_mul_src2[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[24]\, u0|cpu_nios|M_mul_partial_prod[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[23]\, u0|cpu_nios|M_mul_partial_prod[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[22]\, u0|cpu_nios|M_mul_partial_prod[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[16]\, u0|cpu_nios|M_mul_partial_prod[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[15]~feeder\, u0|cpu_nios|M_mul_partial_prod[15]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[15]\, u0|cpu_nios|M_mul_partial_prod[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[15]~62\, u0|cpu_nios|M_mul_result[15]~62, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[16]~64\, u0|cpu_nios|M_mul_result[16]~64, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[17]~66\, u0|cpu_nios|M_mul_result[17]~66, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[17]\, u0|cpu_nios|M_mul_partial_prod[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[17]\, u0|cpu_nios|M_mul_result[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[18]~68\, u0|cpu_nios|M_mul_result[18]~68, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[18]\, u0|cpu_nios|M_mul_partial_prod[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[18]\, u0|cpu_nios|M_mul_result[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[19]~70\, u0|cpu_nios|M_mul_result[19]~70, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[19]\, u0|cpu_nios|M_mul_partial_prod[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[19]\, u0|cpu_nios|M_mul_result[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[20]~72\, u0|cpu_nios|M_mul_result[20]~72, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[20]\, u0|cpu_nios|M_mul_partial_prod[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[20]\, u0|cpu_nios|M_mul_result[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[21]~74\, u0|cpu_nios|M_mul_result[21]~74, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[22]~76\, u0|cpu_nios|M_mul_result[22]~76, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[23]~78\, u0|cpu_nios|M_mul_result[23]~78, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[25]\, u0|cpu_nios|M_mul_partial_prod[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[25]\, u0|cpu_nios|M_mul_result[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[25]~65\, u0|cpu_nios|M_wr_data_unfiltered[25]~65, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[23]~23\, u0|cpu_nios|E_src1_prelim[23]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[23]\, u0|cpu_nios|E_src1_prelim[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[23]~7\, u0|cpu_nios|M_mul_src1[23]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[23]~10\, u0|cpu_nios|E_alu_result[23]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[13]\, u0|cpu_nios|D_pc[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[13]~11\, u0|cpu_nios|D_extra_pc[13]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[13]\, u0|cpu_nios|E_extra_pc[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[13]~42\, u0|cpu_nios|M_pipe_flush_waddr_nxt[13]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[19]\, u0|cpu_nios|E_iw[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[13]~43\, u0|cpu_nios|M_pipe_flush_waddr_nxt[13]~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[13]\, u0|cpu_nios|E_pc[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[13]~44\, u0|cpu_nios|M_pipe_flush_waddr_nxt[13]~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[13]\, u0|cpu_nios|M_pipe_flush_waddr[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[13]~8\, u0|cpu_nios|F_pc_nxt[13]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[10]\, u0|cpu_nios|D_pc_plus_one[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~1\, u0|cpu_nios|Add1~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~2\, u0|cpu_nios|Add1~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~6\, u0|cpu_nios|Add1~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[12]\, u0|cpu_nios|D_pc[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[12]~6\, u0|cpu_nios|F_pc_nxt[12]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[12]~feeder\, u0|cpu_nios|E_pc[12]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[12]\, u0|cpu_nios|E_pc[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[12]~12\, u0|cpu_nios|D_extra_pc[12]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[12]\, u0|cpu_nios|E_extra_pc[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[12]~39\, u0|cpu_nios|M_pipe_flush_waddr_nxt[12]~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[12]~40\, u0|cpu_nios|M_pipe_flush_waddr_nxt[12]~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[12]~41\, u0|cpu_nios|M_pipe_flush_waddr_nxt[12]~41, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[12]\, u0|cpu_nios|M_pipe_flush_waddr[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[12]~7\, u0|cpu_nios|F_pc_nxt[12]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[12]\, u0|cpu_nios|F_pc[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[12]~24\, u0|cpu_nios|F_pc_plus_one[12]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[12]\, u0|cpu_nios|D_pc_plus_one[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~8\, u0|cpu_nios|Add1~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[13]~9\, u0|cpu_nios|F_pc_nxt[13]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[13]\, u0|cpu_nios|F_pc[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[13]~26\, u0|cpu_nios|F_pc_plus_one[13]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[13]\, u0|cpu_nios|D_pc_plus_one[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~10\, u0|cpu_nios|Add1~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~12\, u0|cpu_nios|Add1~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~14\, u0|cpu_nios|Add1~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~16\, u0|cpu_nios|Add1~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~20\, u0|cpu_nios|Add1~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[21]\, u0|cpu_nios|E_iw[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[15]~9\, u0|cpu_nios|D_extra_pc[15]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[15]\, u0|cpu_nios|E_extra_pc[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[15]~48\, u0|cpu_nios|M_pipe_flush_waddr_nxt[15]~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[15]~49\, u0|cpu_nios|M_pipe_flush_waddr_nxt[15]~49, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[15]\, u0|cpu_nios|D_pc[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[15]~feeder\, u0|cpu_nios|E_pc[15]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[15]\, u0|cpu_nios|E_pc[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[15]~50\, u0|cpu_nios|M_pipe_flush_waddr_nxt[15]~50, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[15]\, u0|cpu_nios|M_pipe_flush_waddr[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[15]~12\, u0|cpu_nios|F_pc_nxt[15]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[14]\, u0|cpu_nios|D_pc[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[14]~28\, u0|cpu_nios|F_pc_plus_one[14]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[14]~10\, u0|cpu_nios|F_pc_nxt[14]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[14]~11\, u0|cpu_nios|F_pc_nxt[14]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[14]\, u0|cpu_nios|F_pc[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[15]~30\, u0|cpu_nios|F_pc_plus_one[15]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[15]~13\, u0|cpu_nios|F_pc_nxt[15]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[15]\, u0|cpu_nios|F_pc[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[16]~32\, u0|cpu_nios|F_pc_plus_one[16]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[17]~34\, u0|cpu_nios|F_pc_plus_one[17]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[18]~36\, u0|cpu_nios|F_pc_plus_one[18]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[19]~38\, u0|cpu_nios|F_pc_plus_one[19]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[25]\, u0|cpu_nios|E_iw[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[19]\, u0|cpu_nios|D_pc_plus_one[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[19]~5\, u0|cpu_nios|D_extra_pc[19]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[19]\, u0|cpu_nios|E_extra_pc[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[19]~60\, u0|cpu_nios|M_pipe_flush_waddr_nxt[19]~60, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[19]~61\, u0|cpu_nios|M_pipe_flush_waddr_nxt[19]~61, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[19]~62\, u0|cpu_nios|M_pipe_flush_waddr_nxt[19]~62, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[19]\, u0|cpu_nios|M_pipe_flush_waddr[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[19]\, u0|cpu_nios|D_pc[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[19]~20\, u0|cpu_nios|F_pc_nxt[19]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[19]~21\, u0|cpu_nios|F_pc_nxt[19]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[19]\, u0|cpu_nios|F_pc[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[20]~40\, u0|cpu_nios|F_pc_plus_one[20]~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[21]~42\, u0|cpu_nios|F_pc_plus_one[21]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[21]\, u0|cpu_nios|D_pc_plus_one[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[21]~3\, u0|cpu_nios|D_extra_pc[21]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[21]\, u0|cpu_nios|E_extra_pc[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[23]~11\, u0|cpu_nios|E_alu_result[23]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[23]~12\, u0|cpu_nios|E_alu_result[23]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[23]\, u0|cpu_nios|M_alu_result[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[23]~16\, u0|cpu_nios|M_wr_data_unfiltered[23]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[23]\, u0|cpu_nios|M_mul_result[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[23]~17\, u0|cpu_nios|M_wr_data_unfiltered[23]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[3]~3\, u0|cpu_nios|E_src2_prelim[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[3]\, u0|cpu_nios|E_src2_prelim[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[27]~25\, u0|cpu_nios|E_st_data[27]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[27]~43\, u0|cpu_nios|E_st_data[27]~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[27]~26\, u0|cpu_nios|E_st_data[27]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[27]~27\, u0|cpu_nios|E_st_data[27]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[27]\, u0|cpu_nios|M_st_data[27], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~24\, u0|cmd_xbar_mux|src_payload~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[27]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~27\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[27]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[27]~23\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[27]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[28]~44\, u0|cpu_nios|E_st_data[28]~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[28]~28\, u0|cpu_nios|E_st_data[28]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[28]~29\, u0|cpu_nios|E_st_data[28]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[28]~30\, u0|cpu_nios|E_st_data[28]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[28]\, u0|cpu_nios|M_st_data[28], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~21\, u0|cmd_xbar_mux|src_payload~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[28]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~26\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[28]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[28]~19\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[28]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[29]~31\, u0|cpu_nios|E_st_data[29]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[29]~45\, u0|cpu_nios|E_st_data[29]~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[29]~32\, u0|cpu_nios|E_st_data[29]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[29]\, u0|cpu_nios|W_wr_data[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[29]~29\, u0|cpu_nios|E_src2_prelim[29]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[29]\, u0|cpu_nios|E_src2_prelim[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[29]~33\, u0|cpu_nios|E_st_data[29]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[29]\, u0|cpu_nios|M_st_data[29], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~17\, u0|cmd_xbar_mux|src_payload~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[29]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]~9\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[29]~15\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[29]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[14]~14\, u0|cpu_nios|E_src2_prelim[14]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[14]\, u0|cpu_nios|E_src2_prelim[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[30]~34\, u0|cpu_nios|E_st_data[30]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[30]~46\, u0|cpu_nios|E_st_data[30]~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[30]~35\, u0|cpu_nios|E_st_data[30]~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[30]~36\, u0|cpu_nios|E_st_data[30]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[30]\, u0|cpu_nios|M_st_data[30], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~31\, u0|cmd_xbar_mux|src_payload~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[30]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[30]~30\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[30]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~24\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[31]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[31]~27\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[31]~27, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[35]\, u0|cmd_xbar_mux|src_data[35], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[3]~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~20\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[26]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[26]~22\, u0|cpu_nios|E_st_data[26]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[26]~23\, u0|cpu_nios|E_st_data[26]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[26]~24\, u0|cpu_nios|E_st_data[26]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[26]\, u0|cpu_nios|M_st_data[26], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~8\, u0|cmd_xbar_mux|src_payload~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[26]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[26]~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[26]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[10]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[10]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[10]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[10]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[10], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[10]~1\, u0|width_adapter_001|width_adapter_001|out_data[10]~1, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[10]\, u0|rsp_xbar_mux|src_data[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[10]\, u0|cpu_nios|i_readdata_d1[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[9]~33\, u0|cpu_nios|F_iw[9]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[9]\, u0|cpu_nios|D_iw[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[19]~12\, u0|cpu_nios|D_src2_imm[19]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[19]\, u0|cpu_nios|E_src2_imm[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[19]~5\, u0|cpu_nios|M_mul_src2_nxt[19]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[19]\, u0|cpu_nios|M_mul_src2[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[3]\, u0|cpu_nios|M_mul_src2[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[21]\, u0|cpu_nios|M_mul_partial_prod[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[21]\, u0|cpu_nios|M_mul_result[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[21]~21\, u0|cpu_nios|M_wr_data_unfiltered[21]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[19]~19\, u0|cpu_nios|E_src2_prelim[19]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[19]\, u0|cpu_nios|E_src2_prelim[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[19]~11\, u0|cpu_nios|M_st_data[19]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[19]\, u0|cpu_nios|M_st_data[19], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~22\, u0|cmd_xbar_mux|src_payload~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[19]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[19]~21\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[19]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[20]\, u0|cpu_nios|W_wr_data[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[20]~20\, u0|cpu_nios|E_src2_prelim[20]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[20]\, u0|cpu_nios|E_src2_prelim[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[20]~12\, u0|cpu_nios|M_st_data[20]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[20]\, u0|cpu_nios|M_st_data[20], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~19\, u0|cmd_xbar_mux|src_payload~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[20]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[20]~17\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[20]~17, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~29\, u0|cmd_xbar_mux|src_payload~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[22]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[25]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~31\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[22]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[22]~28\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[22]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[23]~25\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[23]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_mem_byte_en[2]~5\, u0|cpu_nios|E_mem_byte_en[2]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mem_byte_en[2]\, u0|cpu_nios|M_mem_byte_en[2], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[34]\, u0|cmd_xbar_mux|src_data[34], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[2]~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Nios_Qsys_cpu_nios_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~17\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[21]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[21]~13\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[21]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~30\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[7]~26\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[7]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]~8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~15\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~4\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~9\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~38\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~18\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~56, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~57\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~57, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~21\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~62, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~63\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~63, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_rd_d1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~18\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[3]~feeder\, u0|cpu_nios|M_st_data[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[3]\, u0|cpu_nios|M_st_data[3], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~0\, u0|cmd_xbar_mux|src_payload~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[3]~20\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[3]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~12\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[1]~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~29\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[6]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[6]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[6], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[6]\, u0|rsp_xbar_mux|src_data[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[6]\, u0|cpu_nios|i_readdata_d1[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[7]~30\, u0|cpu_nios|F_iw[7]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[7]\, u0|cpu_nios|D_iw[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[17]~14\, u0|cpu_nios|D_src2_imm[17]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[17]\, u0|cpu_nios|E_src2_imm[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2_nxt[17]~3\, u0|cpu_nios|M_mul_src2_nxt[17]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[17]\, u0|cpu_nios|M_mul_src2[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[1]\, u0|cpu_nios|M_mul_src2[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[26]\, u0|cpu_nios|M_mul_partial_prod[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[26]\, u0|cpu_nios|M_mul_result[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[10]~6\, u0|cpu_nios|M_rot_step1[10]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[10]\, u0|cpu_nios|M_rot_step1[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[10]~20\, u0|cpu_nios|Mn_rot_step2[10]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[2]~0\, u0|cpu_nios|Mn_rot_step2[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[10]\, u0|cpu_nios|Mn_rot_step2[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~30\, u0|cpu_nios|M2_rot~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[26]\, u0|cpu_nios|M2_rot[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[2]~0\, u0|cpu_nios|E_rot_mask[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[2]\, u0|cpu_nios|M_rot_mask[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~60\, u0|cpu_nios|M_shift_rot_result~60, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~61\, u0|cpu_nios|M_shift_rot_result~61, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[26]\, u0|cpu_nios|M_shift_rot_result[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[26]~63\, u0|cpu_nios|M_wr_data_unfiltered[26]~63, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[26]~28\, u0|cpu_nios|E_src2[26]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~39\, u0|cpu_nios|Add8|auto_generated|_~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~8\, u0|cpu_nios|Add8|auto_generated|_~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~9\, u0|cpu_nios|Add8|auto_generated|_~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~10\, u0|cpu_nios|Add8|auto_generated|_~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[22]~9\, u0|cpu_nios|D_src2_imm[22]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[22]\, u0|cpu_nios|E_src2_imm[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~11\, u0|cpu_nios|Add8|auto_generated|_~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~16\, u0|cpu_nios|Add8|auto_generated|_~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~17\, u0|cpu_nios|Add8|auto_generated|_~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[19]~38\, u0|cpu_nios|Add8|auto_generated|result_int[19]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[20]~40\, u0|cpu_nios|Add8|auto_generated|result_int[20]~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[21]~42\, u0|cpu_nios|Add8|auto_generated|result_int[21]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[22]~44\, u0|cpu_nios|Add8|auto_generated|result_int[22]~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[25]~50\, u0|cpu_nios|Add8|auto_generated|result_int[25]~50, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[28]~56\, u0|cpu_nios|Add8|auto_generated|result_int[28]~56, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[27]~76\, u0|cpu_nios|E_alu_result[27]~76, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[27]\, u0|cpu_nios|M_alu_result[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~58\, u0|cpu_nios|M_shift_rot_result~58, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[27]\, u0|cpu_nios|Mn_rot_step2[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~29\, u0|cpu_nios|M2_rot~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[27]\, u0|cpu_nios|M2_rot[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~59\, u0|cpu_nios|M_shift_rot_result~59, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[27]\, u0|cpu_nios|M_shift_rot_result[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[27]~60\, u0|cpu_nios|M_wr_data_unfiltered[27]~60, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[27]\, u0|cpu_nios|M_mul_result[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[27]~61\, u0|cpu_nios|M_wr_data_unfiltered[27]~61, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[27]~11\, u0|cpu_nios|M_mul_src1[27]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[28]~9\, u0|cpu_nios|M_rot_step1[28]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[26]~2\, u0|cpu_nios|M_rot_step1[26]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[28]\, u0|cpu_nios|M_rot_step1[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[28]~25\, u0|cpu_nios|Mn_rot_step2[28]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[4]\, u0|cpu_nios|Mn_rot_step2[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[20]\, u0|cpu_nios|Mn_rot_step2[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~10\, u0|cpu_nios|M2_rot~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[20]\, u0|cpu_nios|M2_rot[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~21\, u0|cpu_nios|M_shift_rot_result~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[20]\, u0|cpu_nios|M_shift_rot_result[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[20]~23\, u0|cpu_nios|M_wr_data_unfiltered[20]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[20]~4\, u0|cpu_nios|M_mul_src1[20]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[4]~_Duplicate_1\, u0|cpu_nios|M_mul_src1[4]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[20]\, u0|cpu_nios|M_mul_src1[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[28]~40\, u0|cpu_nios|M_mul_partial_prod[28]~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[28]\, u0|cpu_nios|M_mul_partial_prod[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[29]~90\, u0|cpu_nios|M_mul_result[29]~90, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[29]~42\, u0|cpu_nios|M_mul_partial_prod[29]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[29]\, u0|cpu_nios|M_mul_partial_prod[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[29]\, u0|cpu_nios|M_mul_result[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~37\, u0|cpu_nios|Add8|auto_generated|_~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[30]~60\, u0|cpu_nios|Add8|auto_generated|result_int[30]~60, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[29]~72\, u0|cpu_nios|E_alu_result[29]~72, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[29]\, u0|cpu_nios|M_alu_result[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~54\, u0|cpu_nios|M_shift_rot_result~54, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~55\, u0|cpu_nios|M_shift_rot_result~55, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[29]\, u0|cpu_nios|M_shift_rot_result[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[29]~56\, u0|cpu_nios|M_wr_data_unfiltered[29]~56, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[29]~57\, u0|cpu_nios|M_wr_data_unfiltered[29]~57, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[29]~13\, u0|cpu_nios|M_mul_src1[29]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[30]~1\, u0|cpu_nios|M_rot_step1[30]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[30]\, u0|cpu_nios|M_rot_step1[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[30]~29\, u0|cpu_nios|Mn_rot_step2[30]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[6]\, u0|cpu_nios|Mn_rot_step2[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[22]~3\, u0|cpu_nios|M_rot_step1[22]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[22]\, u0|cpu_nios|M_rot_step1[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[22]~13\, u0|cpu_nios|Mn_rot_step2[22]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[14]~5\, u0|cpu_nios|M_rot_step1[14]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[12]~13\, u0|cpu_nios|M_rot_step1[12]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[14]\, u0|cpu_nios|M_rot_step1[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[14]~28\, u0|cpu_nios|Mn_rot_step2[14]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[22]\, u0|cpu_nios|Mn_rot_step2[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~8\, u0|cpu_nios|M2_rot~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[22]\, u0|cpu_nios|M2_rot[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[6]~7\, u0|cpu_nios|E_rot_mask[6]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[6]\, u0|cpu_nios|M_rot_mask[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~16\, u0|cpu_nios|M_shift_rot_result~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~17\, u0|cpu_nios|M_shift_rot_result~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[22]\, u0|cpu_nios|M_shift_rot_result[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[22]~13\, u0|cpu_nios|E_alu_result[22]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[22]~14\, u0|cpu_nios|E_alu_result[22]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[22]~15\, u0|cpu_nios|E_alu_result[22]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[22]\, u0|cpu_nios|M_alu_result[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[22]~18\, u0|cpu_nios|M_wr_data_unfiltered[22]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[22]\, u0|cpu_nios|M_mul_result[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[22]~19\, u0|cpu_nios|M_wr_data_unfiltered[22]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[22]\, u0|cpu_nios|W_wr_data[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[22]~22\, u0|cpu_nios|E_src1_prelim[22]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[22]\, u0|cpu_nios|E_src1_prelim[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[22]~6\, u0|cpu_nios|M_mul_src1[22]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[23]~27\, u0|cpu_nios|M_rot_step1[23]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[21]~19\, u0|cpu_nios|M_rot_step1[21]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[23]\, u0|cpu_nios|M_rot_step1[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[27]~23\, u0|cpu_nios|Mn_rot_step2[27]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[3]\, u0|cpu_nios|Mn_rot_step2[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~11\, u0|cpu_nios|M2_rot~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[19]\, u0|cpu_nios|M2_rot[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~23\, u0|cpu_nios|M_shift_rot_result~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[19]\, u0|cpu_nios|M_shift_rot_result[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[17]~7\, u0|cpu_nios|D_extra_pc[17]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[17]\, u0|cpu_nios|E_extra_pc[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[19]~10\, u0|cpu_nios|E_src2[19]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[19]~11\, u0|cpu_nios|E_src2[19]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[19]~22\, u0|cpu_nios|E_alu_result[19]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[19]~23\, u0|cpu_nios|E_alu_result[19]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[19]~24\, u0|cpu_nios|E_alu_result[19]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[19]\, u0|cpu_nios|M_alu_result[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[19]~24\, u0|cpu_nios|M_wr_data_unfiltered[19]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[19]~25\, u0|cpu_nios|M_wr_data_unfiltered[19]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[17]~17\, u0|cpu_nios|E_src1_prelim[17]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[17]\, u0|cpu_nios|E_src1_prelim[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[17]~1\, u0|cpu_nios|M_mul_src1[17]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~24\, u0|cpu_nios|Add8|auto_generated|_~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[14]~16\, u0|cpu_nios|D_src2_imm[14]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[14]\, u0|cpu_nios|E_src2_imm[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[14]~23\, u0|cpu_nios|M_mul_src2[14]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[14]~14\, u0|cpu_nios|M_mul_src2[14]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~25\, u0|cpu_nios|Add8|auto_generated|_~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[15]~30\, u0|cpu_nios|Add8|auto_generated|result_int[15]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[16]~32\, u0|cpu_nios|Add8|auto_generated|result_int[16]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[17]~34\, u0|cpu_nios|Add8|auto_generated|result_int[17]~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[18]~36\, u0|cpu_nios|Add8|auto_generated|result_int[18]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[16]~8\, u0|cpu_nios|D_extra_pc[16]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[16]\, u0|cpu_nios|E_extra_pc[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[18]~12\, u0|cpu_nios|E_src2[18]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[18]~13\, u0|cpu_nios|E_src2[18]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[18]~25\, u0|cpu_nios|E_alu_result[18]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[18]~26\, u0|cpu_nios|E_alu_result[18]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[18]~27\, u0|cpu_nios|E_alu_result[18]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[18]\, u0|cpu_nios|M_alu_result[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[18]~26\, u0|cpu_nios|M_wr_data_unfiltered[18]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[18]~27\, u0|cpu_nios|M_wr_data_unfiltered[18]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[15]~15\, u0|cpu_nios|E_src1_prelim[15]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[15]\, u0|cpu_nios|E_src1_prelim[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[15]~6\, u0|cpu_nios|E_src1[15]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[16]~12\, u0|cpu_nios|M_rot_step1[16]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[16]\, u0|cpu_nios|M_rot_step1[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[16]~3\, u0|cpu_nios|Mn_rot_step2[16]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[16]\, u0|cpu_nios|Mn_rot_step2[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[0]\, u0|cpu_nios|Mn_rot_step2[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~14\, u0|cpu_nios|M2_rot~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[16]\, u0|cpu_nios|M2_rot[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~28\, u0|cpu_nios|M_shift_rot_result~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~29\, u0|cpu_nios|M_shift_rot_result~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[16]\, u0|cpu_nios|M_shift_rot_result[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[16]\, u0|cpu_nios|M_mul_result[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[16]~31\, u0|cpu_nios|M_wr_data_unfiltered[16]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[28]~28\, u0|cpu_nios|E_src1_prelim[28]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[28]\, u0|cpu_nios|E_src1_prelim[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[28]~12\, u0|cpu_nios|M_mul_src1[28]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[29]~17\, u0|cpu_nios|M_rot_step1[29]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[31]\, u0|cpu_nios|M_rot_step1[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[31]~31\, u0|cpu_nios|Mn_rot_step2[31]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[23]~15\, u0|cpu_nios|Mn_rot_step2[23]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[31]\, u0|cpu_nios|Mn_rot_step2[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~15\, u0|cpu_nios|M2_rot~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[15]\, u0|cpu_nios|M2_rot[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~31\, u0|cpu_nios|M_shift_rot_result~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[15]\, u0|cpu_nios|M_shift_rot_result[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[15]~32\, u0|cpu_nios|M_wr_data_unfiltered[15]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[15]\, u0|cpu_nios|M_mul_result[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[15]~33\, u0|cpu_nios|M_wr_data_unfiltered[15]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[15]~15\, u0|cpu_nios|M_mul_src1_nxt[15]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[14]~feeder\, u0|cpu_nios|M_mul_partial_prod[14]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[14]\, u0|cpu_nios|M_mul_partial_prod[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[14]\, u0|cpu_nios|M_mul_result[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[14]~35\, u0|cpu_nios|M_wr_data_unfiltered[14]~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[14]\, u0|cpu_nios|W_wr_data[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[14]~14\, u0|cpu_nios|E_src1_prelim[14]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[14]\, u0|cpu_nios|E_src1_prelim[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[14]~14\, u0|cpu_nios|M_mul_src1_nxt[14]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[12]\, u0|cpu_nios|M_mul_partial_prod[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[11]~feeder\, u0|cpu_nios|M_mul_partial_prod[11]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[11]\, u0|cpu_nios|M_mul_partial_prod[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[10]~feeder\, u0|cpu_nios|M_mul_partial_prod[10]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[10]\, u0|cpu_nios|M_mul_partial_prod[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[9]~feeder\, u0|cpu_nios|M_mul_partial_prod[9]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[9]\, u0|cpu_nios|M_mul_partial_prod[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[8]~feeder\, u0|cpu_nios|M_mul_partial_prod[8]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[8]\, u0|cpu_nios|M_mul_partial_prod[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[6]~feeder\, u0|cpu_nios|M_mul_partial_prod[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[6]\, u0|cpu_nios|M_mul_partial_prod[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[5]~feeder\, u0|cpu_nios|M_mul_partial_prod[5]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[5]\, u0|cpu_nios|M_mul_partial_prod[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[2]~36\, u0|cpu_nios|M_mul_result[2]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[3]~38\, u0|cpu_nios|M_mul_result[3]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[4]~40\, u0|cpu_nios|M_mul_result[4]~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[4]\, u0|cpu_nios|M_mul_partial_prod[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[4]\, u0|cpu_nios|M_mul_result[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[5]~42\, u0|cpu_nios|M_mul_result[5]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[7]~46\, u0|cpu_nios|M_mul_result[7]~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[7]\, u0|cpu_nios|M_mul_partial_prod[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[7]\, u0|cpu_nios|M_mul_result[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[8]~48\, u0|cpu_nios|M_mul_result[8]~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[9]~50\, u0|cpu_nios|M_mul_result[9]~50, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[11]~54\, u0|cpu_nios|M_mul_result[11]~54, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[12]~56\, u0|cpu_nios|M_mul_result[12]~56, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[13]\, u0|cpu_nios|M_mul_partial_prod[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[13]\, u0|cpu_nios|M_mul_result[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[13]~37\, u0|cpu_nios|M_wr_data_unfiltered[13]~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[12]~12\, u0|cpu_nios|E_src1_prelim[12]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[12]\, u0|cpu_nios|E_src1_prelim[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[12]~9\, u0|cpu_nios|E_src1[12]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[10]~14\, u0|cpu_nios|D_extra_pc[10]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[10]\, u0|cpu_nios|E_extra_pc[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[12]~40\, u0|cpu_nios|E_alu_result[12]~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[12]~41\, u0|cpu_nios|E_alu_result[12]~41, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[12]~42\, u0|cpu_nios|E_alu_result[12]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[12]\, u0|cpu_nios|M_alu_result[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~31\, u0|rsp_xbar_mux_001|src_payload~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[28]\, u0|cpu_nios|d_readdata_d1[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[12]~12\, u0|cpu_nios|av_ld_data_aligned_or_div[12]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[12]\, u0|cpu_nios|av_ld_data_aligned_or_div[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[12]~38\, u0|cpu_nios|M_wr_data_unfiltered[12]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[12]\, u0|cpu_nios|M_mul_result[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[12]~39\, u0|cpu_nios|M_wr_data_unfiltered[12]~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[30]\, u0|cpu_nios|W_wr_data[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[30]~30\, u0|cpu_nios|E_src2_prelim[30]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[30]\, u0|cpu_nios|E_src2_prelim[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[30]~20\, u0|cpu_nios|E_src2[30]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~35\, u0|cpu_nios|Add8|auto_generated|_~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[31]~62\, u0|cpu_nios|Add8|auto_generated|result_int[31]~62, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[30]~70\, u0|cpu_nios|E_alu_result[30]~70, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[30]\, u0|cpu_nios|M_alu_result[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[6]~2\, u0|cpu_nios|av_ld_byte3_data[6]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[30]\, u0|cpu_nios|av_ld_data_aligned_or_div[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[30]~54\, u0|cpu_nios|M_wr_data_unfiltered[30]~54, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[30]\, u0|cpu_nios|M_mul_partial_prod[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[30]\, u0|cpu_nios|M_mul_result[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~52\, u0|cpu_nios|M_shift_rot_result~52, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[30]\, u0|cpu_nios|Mn_rot_step2[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~26\, u0|cpu_nios|M2_rot~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[30]\, u0|cpu_nios|M2_rot[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~53\, u0|cpu_nios|M_shift_rot_result~53, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[30]\, u0|cpu_nios|M_shift_rot_result[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[30]~55\, u0|cpu_nios|M_wr_data_unfiltered[30]~55, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[30]~14\, u0|cpu_nios|M_mul_src1[30]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[31]~25\, u0|cpu_nios|M_rot_step1[31]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[1]\, u0|cpu_nios|M_rot_step1[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[1]~4\, u0|cpu_nios|Mn_rot_step2[1]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[19]~28\, u0|cpu_nios|M_rot_step1[19]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[21]\, u0|cpu_nios|M_rot_step1[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[25]~19\, u0|cpu_nios|Mn_rot_step2[25]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[1]\, u0|cpu_nios|Mn_rot_step2[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~1\, u0|cpu_nios|M2_rot~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[1]\, u0|cpu_nios|M2_rot[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~3\, u0|cpu_nios|M_shift_rot_result~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[1]\, u0|cpu_nios|M_shift_rot_result[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[1]~5\, u0|cpu_nios|M_wr_data_unfiltered[1]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[1]~1\, u0|cpu_nios|E_src1[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal107~3\, u0|cpu_nios|Equal107~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_op_rdctl\, u0|cpu_nios|D_op_rdctl, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_rdctl_inst\, u0|cpu_nios|E_ctrl_rdctl_inst, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_ienable_reg_irq1~0\, u0|cpu_nios|E_wrctl_data_ienable_reg_irq1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_ienable_reg_irq1~2\, u0|cpu_nios|E_wrctl_data_ienable_reg_irq1~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[1]\, u0|cpu_nios|M_alu_result[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ld_align_sh16\, u0|cpu_nios|M_ld_align_sh16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[4]~4\, u0|cpu_nios|av_ld_data_aligned_or_div[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[6]~31\, u0|cpu_nios|F_iw[6]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[6]\, u0|cpu_nios|D_iw[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[7]\, u0|cpu_nios|E_iw[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[8]\, u0|cpu_nios|E_iw[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[6]\, u0|cpu_nios|E_iw[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_estatus\, u0|cpu_nios|E_wrctl_estatus, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_estatus_reg_pie_inst_nxt~0\, u0|cpu_nios|M_estatus_reg_pie_inst_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_estatus_reg_pie_inst_nxt~1\, u0|cpu_nios|M_estatus_reg_pie_inst_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_estatus_reg_pie\, u0|cpu_nios|M_estatus_reg_pie, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_control_reg_rddata_muxed[0]~4\, u0|cpu_nios|D_control_reg_rddata_muxed[0]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_control_reg_rddata[0]\, u0|cpu_nios|E_control_reg_rddata[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~2\, u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~1\, u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[27]~27\, u0|cpu_nios|E_src2[27]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[23]~3\, u0|cpu_nios|E_src2[23]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[22]~4\, u0|cpu_nios|E_src2[22]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[22]~5\, u0|cpu_nios|E_src2[22]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[17]~14\, u0|cpu_nios|E_src2[17]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[17]~15\, u0|cpu_nios|E_src2[17]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[16]~17\, u0|cpu_nios|E_src2[16]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[5]~21\, u0|cpu_nios|M_mul_src2[5]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[5]~5\, u0|cpu_nios|M_mul_src2[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~9\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~11\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~13\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~15\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~17\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~19\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~21\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~23\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~25\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~27\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~29\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~31\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~33\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~35\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~37\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~39\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~41\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~41, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~43\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~45\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~47\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~49\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~49, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~51\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~51, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~53\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~53, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~55\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~55, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~57\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~57, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~59\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~59, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~61\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~61, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~63\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~63, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~64\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_test_bench|Add0~64, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2[31]~32\, u0|cpu_nios|E_src2[31]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~34\, u0|cpu_nios|Add8|auto_generated|_~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[33]~66\, u0|cpu_nios|Add8|auto_generated|result_int[33]~66, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_br_result~0\, u0|cpu_nios|E_br_result~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~3\, u0|cpu_nios|E_wrctl_data_bstatus_reg_pie~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[0]\, u0|cpu_nios|M_alu_result[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ld_align_sh8\, u0|cpu_nios|M_ld_align_sh8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[4]\, u0|cpu_nios|av_ld_data_aligned_or_div[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[4]~10\, u0|cpu_nios|M_wr_data_unfiltered[4]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~8\, u0|cpu_nios|M_shift_rot_result~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~4\, u0|cpu_nios|M2_rot~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[4]\, u0|cpu_nios|M2_rot[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~9\, u0|cpu_nios|M_shift_rot_result~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[4]\, u0|cpu_nios|M_shift_rot_result[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[4]~11\, u0|cpu_nios|M_wr_data_unfiltered[4]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[4]~4\, u0|cpu_nios|M_mul_src2[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[4]~59\, u0|cpu_nios|E_alu_result[4]~59, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[2]\, u0|cpu_nios|D_pc_plus_one[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[2]\, u0|cpu_nios|D_br_taken_waddr_partial[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[2]~20\, u0|cpu_nios|D_extra_pc[2]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[2]\, u0|cpu_nios|E_extra_pc[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[4]~58\, u0|cpu_nios|E_alu_result[4]~58, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[4]~60\, u0|cpu_nios|E_alu_result[4]~60, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[4]\, u0|cpu_nios|M_alu_result[4], DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal6~4\, u0|addr_router_001|Equal6~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[24]~7\, u0|cpu_nios|E_alu_result[24]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[22]\, u0|cpu_nios|D_pc[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[22]~0\, u0|cpu_nios|F_pc_nxt[22]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~24\, u0|cpu_nios|Add1~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add1~26\, u0|cpu_nios|Add1~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[22]~1\, u0|cpu_nios|F_pc_nxt[22]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[22]\, u0|cpu_nios|F_pc[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_plus_one[22]~44\, u0|cpu_nios|F_pc_plus_one[22]~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[22]\, u0|cpu_nios|D_pc_plus_one[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[22]~2\, u0|cpu_nios|D_extra_pc[22]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[22]\, u0|cpu_nios|E_extra_pc[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[24]~8\, u0|cpu_nios|E_alu_result[24]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[24]~9\, u0|cpu_nios|E_alu_result[24]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[24]\, u0|cpu_nios|M_alu_result[24], DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal1~0\, u0|addr_router_001|Equal1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[20]~21\, u0|cpu_nios|E_alu_result[20]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[20]\, u0|cpu_nios|M_alu_result[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[17]~28\, u0|cpu_nios|E_alu_result[17]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[17]~29\, u0|cpu_nios|E_alu_result[17]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[17]~30\, u0|cpu_nios|E_alu_result[17]~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[17]\, u0|cpu_nios|M_alu_result[17], DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal1~1\, u0|addr_router_001|Equal1~1, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal1~3\, u0|addr_router_001|Equal1~3, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal2~1\, u0|addr_router_001|Equal2~1, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal6~5\, u0|addr_router_001|Equal6~5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~44\, u0|rsp_xbar_mux_001|src_payload~44, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~45\, u0|rsp_xbar_mux_001|src_payload~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[22]\, u0|cpu_nios|d_readdata_d1[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[6]~6\, u0|cpu_nios|av_ld_data_aligned_or_div[6]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[6]\, u0|cpu_nios|av_ld_data_aligned_or_div[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[6]~50\, u0|cpu_nios|M_wr_data_unfiltered[6]~50, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~48\, u0|cpu_nios|M_shift_rot_result~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~49\, u0|cpu_nios|M_shift_rot_result~49, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[6]\, u0|cpu_nios|M_shift_rot_result[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[6]~51\, u0|cpu_nios|M_wr_data_unfiltered[6]~51, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[6]\, u0|cpu_nios|W_wr_data[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[6]~6\, u0|cpu_nios|E_src2_prelim[6]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[6]\, u0|cpu_nios|E_src2_prelim[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[14]~6\, u0|cpu_nios|M_st_data[14]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[6]~24\, u0|cpu_nios|D_src2_imm[6]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[6]\, u0|cpu_nios|E_src2_imm[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|_~33\, u0|cpu_nios|Add8|auto_generated|_~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Add8|auto_generated|result_int[8]~16\, u0|cpu_nios|Add8|auto_generated|result_int[8]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[8]~52\, u0|cpu_nios|E_alu_result[8]~52, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[8]~54\, u0|cpu_nios|E_alu_result[8]~54, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[8]\, u0|cpu_nios|M_alu_result[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[8]~46\, u0|cpu_nios|M_wr_data_unfiltered[8]~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[8]\, u0|cpu_nios|M_mul_result[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[8]~47\, u0|cpu_nios|M_wr_data_unfiltered[8]~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[8]\, u0|cpu_nios|W_wr_data[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[8]~8\, u0|cpu_nios|E_src2_prelim[8]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[8]\, u0|cpu_nios|E_src2_prelim[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[24]~16\, u0|cpu_nios|E_st_data[24]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[24]~17\, u0|cpu_nios|E_st_data[24]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[24]~18\, u0|cpu_nios|E_st_data[24]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[24]\, u0|cpu_nios|M_st_data[24], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~13\, u0|cmd_xbar_mux|src_payload~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[24]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[24]~11\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[24]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~28\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[30]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[30]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[30]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[30]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[30], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[30]\, u0|rsp_xbar_mux|src_data[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[30]\, u0|cpu_nios|i_readdata_d1[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[0]~1\, u0|cpu_nios|E_src1_prelim[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[0]\, u0|cpu_nios|E_src1_prelim[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[0]~2\, u0|cpu_nios|E_src1[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_mem_byte_en[0]~7\, u0|cpu_nios|E_mem_byte_en[0]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mem_byte_en[0]\, u0|cpu_nios|M_mem_byte_en[0], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[32]\, u0|cmd_xbar_mux|src_data[32], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|byteenable[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[0]~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_byteenable[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~26\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[22]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[22]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[22], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[22]\, u0|rsp_xbar_mux|src_data[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[22]\, u0|cpu_nios|i_readdata_d1[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[22]~20\, u0|cpu_nios|F_iw[22]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[22]\, u0|cpu_nios|D_iw[22], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_M~1\, u0|cpu_nios|D_src2_hazard_M~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_M~2\, u0|cpu_nios|D_src2_hazard_M~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_M\, u0|cpu_nios|D_src2_hazard_M, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[7]\, u0|cpu_nios|E_src2_prelim[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[15]~7\, u0|cpu_nios|M_st_data[15]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[15]~7\, u0|cpu_nios|E_stw_data[15]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal182~0\, u0|cpu_nios|Equal182~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[15]\, u0|cpu_nios|M_st_data[15], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~25\, u0|cmd_xbar_mux|src_payload~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[15]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[15]~24\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[15]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~32\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[14]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[14]~6\, u0|cpu_nios|E_stw_data[14]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[14]\, u0|cpu_nios|M_st_data[14], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~30\, u0|cmd_xbar_mux|src_payload~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[14]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[14]~29\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[14]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[17]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~16\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[17]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~32\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[18]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[18]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~29\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[15]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~64, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~65\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~65, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[16]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~28\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[13]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[13]~5\, u0|cpu_nios|E_stw_data[13]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[13]\, u0|cpu_nios|M_st_data[13], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~16\, u0|cmd_xbar_mux|src_payload~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[13]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[13]~14\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[13]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[12]~4\, u0|cpu_nios|E_stw_data[12]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[12]\, u0|cpu_nios|M_st_data[12], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~20\, u0|cmd_xbar_mux|src_payload~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[12]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[12]~18\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[12]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~21\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[27]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[27]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[27]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[27]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[27], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[27]\, u0|rsp_xbar_mux|src_data[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[27]\, u0|cpu_nios|i_readdata_d1[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[25]~23\, u0|cpu_nios|F_iw[25]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[25]\, u0|cpu_nios|D_iw[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[3]~7\, u0|cpu_nios|D_dst_regnum[3]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_dst_regnum[3]\, u0|cpu_nios|E_dst_regnum[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_dst_regnum[3]\, u0|cpu_nios|M_dst_regnum[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[6]~6\, u0|cpu_nios|E_src1_prelim[6]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[6]\, u0|cpu_nios|E_src1_prelim[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[6]~15\, u0|cpu_nios|E_src1[6]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[7]~31\, u0|cpu_nios|M_rot_step1[7]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[7]\, u0|cpu_nios|M_rot_step1[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[11]~22\, u0|cpu_nios|Mn_rot_step2[11]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[11]\, u0|cpu_nios|Mn_rot_step2[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~19\, u0|cpu_nios|M2_rot~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[11]\, u0|cpu_nios|M2_rot[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~39\, u0|cpu_nios|M_shift_rot_result~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[11]\, u0|cpu_nios|M_shift_rot_result[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[11]~40\, u0|cpu_nios|M_wr_data_unfiltered[11]~40, DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[11]\, u0|leds|readdata[11], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[11]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[11], DE2_Board_top_level, 1
instance = comp, \SW[11]~I\, SW[11], DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[11]\, u0|switches|read_mux_out[11], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[11]\, u0|switches|readdata[11], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[11]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[11], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~36\, u0|rsp_xbar_mux_001|src_payload~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~20\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[11]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[11]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[11], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~35\, u0|rsp_xbar_mux_001|src_payload~35, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~37\, u0|rsp_xbar_mux_001|src_payload~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[11]\, u0|cpu_nios|d_readdata_d1[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[11]~11\, u0|cpu_nios|av_ld_data_aligned_or_div[11]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[11]\, u0|cpu_nios|av_ld_data_aligned_or_div[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[11]\, u0|cpu_nios|M_mul_result[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[11]~41\, u0|cpu_nios|M_wr_data_unfiltered[11]~41, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[11]~3\, u0|cpu_nios|E_stw_data[11]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[11]\, u0|cpu_nios|M_st_data[11], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~23\, u0|cmd_xbar_mux|src_payload~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[11]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~29\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[13]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~76, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~77\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~77, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[14]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[11]~22\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[11]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~13\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[29]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[29]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[29]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[29]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[29], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125feeder\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[29]\, u0|rsp_xbar_mux|src_data[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[29]\, u0|cpu_nios|i_readdata_d1[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[29]~29\, u0|cpu_nios|F_iw[29]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[29]\, u0|cpu_nios|D_iw[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_M~2\, u0|cpu_nios|D_src1_hazard_M~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_M\, u0|cpu_nios|D_src1_hazard_M, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[2]\, u0|cpu_nios|E_src1_prelim[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[2]~2\, u0|cpu_nios|M_mul_src1_nxt[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[1]~feeder\, u0|cpu_nios|M_mul_partial_prod[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[1]\, u0|cpu_nios|M_mul_partial_prod[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[0]~32\, u0|cpu_nios|M_mul_result[0]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[0]\, u0|cpu_nios|M_mul_partial_prod[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[0]\, u0|cpu_nios|M_mul_result[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[2]~feeder\, u0|cpu_nios|M_mul_partial_prod[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[2]\, u0|cpu_nios|M_mul_partial_prod[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[2]\, u0|cpu_nios|M_mul_result[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[2]~2\, u0|cpu_nios|M_wr_data_unfiltered[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[2]~3\, u0|cpu_nios|M_wr_data_unfiltered[2]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[2]\, u0|cpu_nios|W_wr_data[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[2]~0\, u0|cpu_nios|E_src2_prelim[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[2]\, u0|cpu_nios|E_src2_prelim[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[10]~2\, u0|cpu_nios|M_st_data[10]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[10]~10\, u0|cpu_nios|E_src2_prelim[10]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[10]\, u0|cpu_nios|E_src2_prelim[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[10]~2\, u0|cpu_nios|E_stw_data[10]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[10]\, u0|cpu_nios|M_st_data[10], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~7\, u0|cmd_xbar_mux|src_payload~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[10]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[10]~4\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[10]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[9]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[9]~1\, u0|cpu_nios|E_stw_data[9]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[9]\, u0|cpu_nios|M_st_data[9], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~10\, u0|cmd_xbar_mux|src_payload~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[9]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[9]~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[9]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~9\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[24]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[24]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[24]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[24]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[24], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[24]\, u0|rsp_xbar_mux|src_data[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[24]\, u0|cpu_nios|i_readdata_d1[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[26]~19\, u0|cpu_nios|F_iw[26]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[26]\, u0|cpu_nios|D_iw[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_hazard_E\, u0|cpu_nios|D_src2_hazard_E, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_hazard_M\, u0|cpu_nios|E_src2_hazard_M, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[3]~20\, u0|cpu_nios|M_mul_src2[3]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[3]~3\, u0|cpu_nios|M_mul_src2[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_sel_fill1~0\, u0|cpu_nios|E_rot_sel_fill1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_sel_fill1\, u0|cpu_nios|M_rot_sel_fill1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~42\, u0|cpu_nios|M_shift_rot_result~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[25]\, u0|cpu_nios|Mn_rot_step2[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~21\, u0|cpu_nios|M2_rot~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[9]\, u0|cpu_nios|M2_rot[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~43\, u0|cpu_nios|M_shift_rot_result~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[9]\, u0|cpu_nios|M_shift_rot_result[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[9]~44\, u0|cpu_nios|M_wr_data_unfiltered[9]~44, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~12\, u0|rsp_xbar_mux_001|src_payload~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[25]\, u0|cpu_nios|d_readdata_d1[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[9]~9\, u0|cpu_nios|av_ld_data_aligned_or_div[9]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[9]\, u0|cpu_nios|av_ld_data_aligned_or_div[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[9]\, u0|cpu_nios|M_mul_result[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[9]~45\, u0|cpu_nios|M_wr_data_unfiltered[9]~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[9]\, u0|cpu_nios|W_wr_data[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[9]~9\, u0|cpu_nios|E_src1_prelim[9]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[9]\, u0|cpu_nios|E_src1_prelim[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[9]~12\, u0|cpu_nios|E_src1[9]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[9]~50\, u0|cpu_nios|E_alu_result[9]~50, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[9]~51\, u0|cpu_nios|E_alu_result[9]~51, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[9]\, u0|cpu_nios|M_alu_result[9], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[45]\, u0|cmd_xbar_mux|src_data[45], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[9]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[7]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~10\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~60, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~61\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~61, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[24]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|resetlatch, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~41, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[33]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[33], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[32]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[32], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[32], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[8], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[44]\, u0|cmd_xbar_mux|src_data[44], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[6]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[6]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~19\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[19]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[19]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[19], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[19]\, u0|rsp_xbar_mux|src_data[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[19]\, u0|cpu_nios|i_readdata_d1[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[19]~35\, u0|cpu_nios|F_iw[19]~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[19]\, u0|cpu_nios|D_iw[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[2]~8\, u0|cpu_nios|D_dst_regnum[2]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_dst_regnum[2]\, u0|cpu_nios|E_dst_regnum[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_dst_regnum[2]\, u0|cpu_nios|M_dst_regnum[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[0]~1\, u0|cpu_nios|E_src2_prelim[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[0]\, u0|cpu_nios|E_src2_prelim[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[0]~0\, u0|cpu_nios|M_mul_src2[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_mask[7]~6\, u0|cpu_nios|E_rot_mask[7]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_mask[7]\, u0|cpu_nios|M_rot_mask[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~46\, u0|cpu_nios|M_shift_rot_result~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[23]\, u0|cpu_nios|Mn_rot_step2[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[7]\, u0|cpu_nios|Mn_rot_step2[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~23\, u0|cpu_nios|M2_rot~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[7]\, u0|cpu_nios|M2_rot[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~47\, u0|cpu_nios|M_shift_rot_result~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[7]\, u0|cpu_nios|M_shift_rot_result[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[7]~48\, u0|cpu_nios|M_wr_data_unfiltered[7]~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[7]~49\, u0|cpu_nios|M_wr_data_unfiltered[7]~49, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[7]~7\, u0|cpu_nios|M_mul_src2[7]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[7]~56\, u0|cpu_nios|E_alu_result[7]~56, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[7]~55\, u0|cpu_nios|E_alu_result[7]~55, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[7]~57\, u0|cpu_nios|E_alu_result[7]~57, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[7]\, u0|cpu_nios|M_alu_result[7], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[43]\, u0|cmd_xbar_mux|src_data[43], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~11\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[30]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|Mux6~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[7]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~25\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[31]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[31]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[31], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~43\, u0|rsp_xbar_mux_001|src_payload~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[31]\, u0|cpu_nios|d_readdata_d1[31], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~42\, u0|rsp_xbar_mux_001|src_payload~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[23]\, u0|cpu_nios|d_readdata_d1[23], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\, u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1\, u0|switches_s1_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|Add0~0\, u0|switches_s1_translator|switches_s1_translator|Add0~0, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~2\, u0|switches_s1_translator|switches_s1_translator|wait_latency_counter~2, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[1]\, u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[1], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[1]~0\, u0|switches_s1_translator|switches_s1_translator|wait_latency_counter[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~1\, u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~1, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg[0]\, u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[7]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[7], DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[7]\, u0|switches|read_mux_out[7], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[7]\, u0|switches|readdata[7], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[7]~feeder\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[7]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[7], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[7]~26\, u0|rsp_xbar_mux_001|src_data[7]~26, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[7]~27\, u0|rsp_xbar_mux_001|src_data[7]~27, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, u0|uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_rd_strobe_onset~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_rd_strobe_onset~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter~2\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter[0]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|wait_latency_counter[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|uav_waitrequest~0\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|uav_waitrequest~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|read_latency_shift_reg~2\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|read_latency_shift_reg~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|read_latency_shift_reg[0]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|read_latency_shift_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal2~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal2~0, DE2_Board_top_level, 1
instance = comp, \UART_RXD~I\, UART_RXD, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|the_altera_std_synchronizer|din_s1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|the_altera_std_synchronizer|din_s1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|the_altera_std_synchronizer|dreg[0]~feeder\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|the_altera_std_synchronizer|dreg[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|the_altera_std_synchronizer|dreg[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|the_altera_std_synchronizer|dreg[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|delayed_unxsync_rxdxx1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|delayed_unxsync_rxdxx1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~11\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~11, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~4\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~4, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~10\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~10, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~6\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~6, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~9\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~9, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~8\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~8, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~8\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~8, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~10\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~10, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~7\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~7, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[5], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~12\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~12, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~6\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~6, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~16\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~16, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~4\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~4, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[8]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[8], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~18\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~18, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[9]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[9], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~20\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~20, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~22\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~22, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[11]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[11], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~24\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Add0~24, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[12]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[12], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[10]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_rate_counter[10], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|Equal0~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_clk_en~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_clk_en~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_clk_en\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|baud_clk_en, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|always4~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|always4~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|do_start_rx\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|do_start_rx, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|delayed_unxrx_in_processxx3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|delayed_unxrx_in_processxx3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|got_new_char\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|got_new_char, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_data[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~19\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data~19, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal0~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal3~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal3~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal1~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|Equal1~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_rd_strobe_onset~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_rd_strobe_onset~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_char_ready~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_char_ready~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_char_ready\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_char_ready, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[7]~20\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[7]~20, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[7]~21\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|selected_read_data[7]~21, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|readdata[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[7]\, u0|uart_rs232_s1_translator|uart_rs232_s1_translator|av_readdata_pre[7], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[7]~28\, u0|rsp_xbar_mux_001|src_data[7]~28, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[7]\, u0|rsp_xbar_mux_001|src_data[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[7]\, u0|cpu_nios|d_readdata_d1[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_sign_bit~1\, u0|cpu_nios|av_sign_bit~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_sign_bit~0\, u0|cpu_nios|av_sign_bit~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_sign_bit~2\, u0|cpu_nios|av_sign_bit~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_byte3_data[7]~1\, u0|cpu_nios|av_ld_byte3_data[7]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[31]\, u0|cpu_nios|av_ld_data_aligned_or_div[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~25\, u0|cpu_nios|M2_rot~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[31]\, u0|cpu_nios|M2_rot[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~50\, u0|cpu_nios|M_shift_rot_result~50, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~51\, u0|cpu_nios|M_shift_rot_result~51, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[31]\, u0|cpu_nios|M_shift_rot_result[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[31]~52\, u0|cpu_nios|M_wr_data_unfiltered[31]~52, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[31]~53\, u0|cpu_nios|M_wr_data_unfiltered[31]~53, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[31]\, u0|cpu_nios|W_wr_data[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[31]~31\, u0|cpu_nios|E_src1_prelim[31]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[31]\, u0|cpu_nios|E_src1_prelim[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1[31]~15\, u0|cpu_nios|M_mul_src1[31]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_shift_right_arith~1\, u0|cpu_nios|D_ctrl_shift_right_arith~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_shift_right_arith\, u0|cpu_nios|E_ctrl_shift_right_arith, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_fill_bit~0\, u0|cpu_nios|E_rot_fill_bit~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_fill_bit\, u0|cpu_nios|M_rot_fill_bit, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[25]~18\, u0|cpu_nios|M_rot_step1[25]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_step1[25]\, u0|cpu_nios|M_rot_step1[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[29]~27\, u0|cpu_nios|Mn_rot_step2[29]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Mn_rot_step2[5]\, u0|cpu_nios|Mn_rot_step2[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~3\, u0|cpu_nios|M2_rot~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[5]\, u0|cpu_nios|M2_rot[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~7\, u0|cpu_nios|M_shift_rot_result~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[5]\, u0|cpu_nios|M_shift_rot_result[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[5]~8\, u0|cpu_nios|M_wr_data_unfiltered[5]~8, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~6\, u0|width_adapter_001|width_adapter_001|data_reg~6, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[5]\, u0|width_adapter_001|width_adapter_001|data_reg[5], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~18\, u0|rsp_xbar_mux_001|src_payload~18, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~6, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~17\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~17, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|r_val\, u0|jtag_uart_0|r_val, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|rd_wfifo\, u0|jtag_uart_0|rd_wfifo, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[1]~feeder\, u0|cpu_nios|M_st_data[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[1]\, u0|cpu_nios|M_st_data[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[2]~feeder\, u0|cpu_nios|M_st_data[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[2]\, u0|cpu_nios|M_st_data[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[7]~feeder\, u0|cpu_nios|M_st_data[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[7]\, u0|cpu_nios|M_st_data[7], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~18\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~18, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~11, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~19\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~19, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~14\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~14, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~15\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~15, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~4\, u0|jtag_uart_0|av_readdata[5]~4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], DE2_Board_top_level, 1
instance = comp, \u0|leds|always0~1\, u0|leds|always0~1, DE2_Board_top_level, 1
instance = comp, \u0|leds|always0~2\, u0|leds|always0~2, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[5]\, u0|leds|data_out[5], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[5]\, u0|leds|readdata[5], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[5]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[5], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[5]~16\, u0|rsp_xbar_mux_001|src_data[5]~16, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[5]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_readdata_pre[5], DE2_Board_top_level, 1
instance = comp, \SW[5]~I\, SW[5], DE2_Board_top_level, 1
instance = comp, \u0|switches|read_mux_out[5]\, u0|switches|read_mux_out[5], DE2_Board_top_level, 1
instance = comp, \u0|switches|readdata[5]\, u0|switches|readdata[5], DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[5]~feeder\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[5]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[5]\, u0|switches_s1_translator|switches_s1_translator|av_readdata_pre[5], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[5]~17\, u0|rsp_xbar_mux_001|src_data[5]~17, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_data[5]\, u0|rsp_xbar_mux_001|src_data[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[5]\, u0|cpu_nios|d_readdata_d1[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[5]~5\, u0|cpu_nios|av_ld_data_aligned_or_div[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~24\, u0|rsp_xbar_mux_001|src_payload~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[29]\, u0|cpu_nios|d_readdata_d1[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[13]~13\, u0|cpu_nios|av_ld_data_aligned_or_div[13]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[5]\, u0|cpu_nios|av_ld_data_aligned_or_div[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[5]\, u0|cpu_nios|M_mul_result[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[5]~9\, u0|cpu_nios|M_wr_data_unfiltered[5]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[5]~3\, u0|cpu_nios|E_src1[5]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[5]~5\, u0|cpu_nios|E_alu_result[5]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[5]~6\, u0|cpu_nios|E_alu_result[5]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[5]\, u0|cpu_nios|M_alu_result[5], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[41]\, u0|cmd_xbar_mux|src_data[41], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~13\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[20]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[21]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[19]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~20\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~21\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[20]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~6\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[18]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~30\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~30, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[19]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~15\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[16]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~28\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~29\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[17]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[17]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[17]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[17]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|jtag_ram_access, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[25]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[25], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~52, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~53\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~53, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[26]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~8\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_offset_nxt[0]~0\, u0|cpu_nios|ic_fill_ap_offset_nxt[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[9]\, u0|cpu_nios|ic_fill_tag[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~5\, u0|cpu_nios|F_ic_fill_same_tag_line~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[12]\, u0|cpu_nios|ic_fill_tag[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~7\, u0|cpu_nios|F_ic_fill_same_tag_line~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~8\, u0|cpu_nios|F_ic_fill_same_tag_line~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~9\, u0|cpu_nios|F_ic_fill_same_tag_line~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~11\, u0|cpu_nios|F_ic_fill_same_tag_line~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~10\, u0|cpu_nios|F_ic_fill_same_tag_line~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_fill_same_tag_line~12\, u0|cpu_nios|F_ic_fill_same_tag_line~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ic_fill_same_tag_line\, u0|cpu_nios|D_ic_fill_same_tag_line, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw_valid\, u0|cpu_nios|D_iw_valid, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ic_fill_starting~0\, u0|cpu_nios|D_ic_fill_starting~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_cnt[0]~2\, u0|cpu_nios|ic_fill_ap_cnt[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_offset[0]\, u0|cpu_nios|ic_fill_ap_offset[0], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[38]\, u0|cmd_xbar_mux|src_data[38], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_addr[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[0], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~3\, u0|cmd_xbar_mux|src_payload~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[0]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[0]~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[18]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[18]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[18], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[18]\, u0|rsp_xbar_mux|src_data[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[18]\, u0|cpu_nios|i_readdata_d1[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[18]~37\, u0|cpu_nios|F_iw[18]~37, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[18]\, u0|cpu_nios|D_iw[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[4]~3\, u0|cpu_nios|D_dst_regnum[4]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[1]~4\, u0|cpu_nios|D_dst_regnum[1]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[1]~9\, u0|cpu_nios|D_dst_regnum[1]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_dst_regnum[1]\, u0|cpu_nios|E_dst_regnum[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_dst_regnum[1]\, u0|cpu_nios|M_dst_regnum[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[1]~2\, u0|cpu_nios|E_src1_prelim[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[1]\, u0|cpu_nios|E_src1_prelim[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src1_nxt[1]~1\, u0|cpu_nios|M_mul_src1_nxt[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_partial_prod[3]\, u0|cpu_nios|M_mul_partial_prod[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_result[3]\, u0|cpu_nios|M_mul_result[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot~5\, u0|cpu_nios|M2_rot~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M2_rot[3]\, u0|cpu_nios|M2_rot[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~11\, u0|cpu_nios|M_shift_rot_result~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[3]\, u0|cpu_nios|M_shift_rot_result[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[3]~12\, u0|cpu_nios|M_wr_data_unfiltered[3]~12, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|jtag_uart_0_avalon_jtag_slave_translator|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~33\, u0|rsp_xbar_mux_001|src_payload~33, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~34\, u0|rsp_xbar_mux_001|src_payload~34, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[19]\, u0|cpu_nios|d_readdata_d1[19], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[3]~3\, u0|cpu_nios|av_ld_data_aligned_or_div[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[3]\, u0|cpu_nios|av_ld_data_aligned_or_div[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[3]~13\, u0|cpu_nios|M_wr_data_unfiltered[3]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[3]\, u0|cpu_nios|W_wr_data[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[3]~3\, u0|cpu_nios|E_src1_prelim[3]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[3]\, u0|cpu_nios|E_src1_prelim[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[3]~5\, u0|cpu_nios|E_src1[3]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[1]~4\, u0|cpu_nios|M_pipe_flush_waddr_nxt[1]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[1]~5\, u0|cpu_nios|M_pipe_flush_waddr_nxt[1]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[1]\, u0|cpu_nios|M_pipe_flush_waddr[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[1]\, u0|cpu_nios|D_pc[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_data_rd_addr_nxt[1]~2\, u0|cpu_nios|F_ic_data_rd_addr_nxt[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_data_rd_addr_nxt[1]~3\, u0|cpu_nios|F_ic_data_rd_addr_nxt[1]~3, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~8\, u0|width_adapter_001|width_adapter_001|data_reg~8, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[4]\, u0|width_adapter_001|width_adapter_001|data_reg[4], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[4]~7\, u0|width_adapter_001|width_adapter_001|out_data[4]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~14\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[4]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[4]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[4]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[4]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[4], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[4]\, u0|rsp_xbar_mux|src_data[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[4]\, u0|cpu_nios|i_readdata_d1[4], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[5]~14\, u0|width_adapter_001|width_adapter_001|out_data[5]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~10\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[5]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[5]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[5]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[5]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[5], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[5]\, u0|rsp_xbar_mux|src_data[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[5]\, u0|cpu_nios|i_readdata_d1[5], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~5\, u0|width_adapter_001|width_adapter_001|data_reg~5, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[8]\, u0|width_adapter_001|width_adapter_001|data_reg[8], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[8]~5\, u0|width_adapter_001|width_adapter_001|out_data[8]~5, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[8]\, u0|rsp_xbar_mux|src_data[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[8]\, u0|cpu_nios|i_readdata_d1[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[5]~9\, u0|cpu_nios|F_iw[5]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[5]\, u0|cpu_nios|D_iw[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_a_not_src~0\, u0|cpu_nios|D_ctrl_a_not_src~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_jmp_direct\, u0|cpu_nios|E_ctrl_jmp_direct, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[14]~1\, u0|cpu_nios|M_pipe_flush_waddr[14]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[20]~64\, u0|cpu_nios|M_pipe_flush_waddr_nxt[20]~64, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[26]~feeder\, u0|cpu_nios|E_iw[26]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[26]\, u0|cpu_nios|E_iw[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[20]~65\, u0|cpu_nios|M_pipe_flush_waddr_nxt[20]~65, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[20]\, u0|cpu_nios|M_pipe_flush_waddr[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[20]~22\, u0|cpu_nios|F_pc_nxt[20]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[20]~23\, u0|cpu_nios|F_pc_nxt[20]~23, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[20]\, u0|cpu_nios|F_pc[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[20]\, u0|cpu_nios|D_pc[20], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[10]\, u0|cpu_nios|ic_fill_tag[10], DE2_Board_top_level, 1
instance = comp, \u0|addr_router|Equal1~0\, u0|addr_router|Equal1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[3]\, u0|cpu_nios|ic_fill_tag[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[1]\, u0|cpu_nios|ic_fill_tag[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[2]~feeder\, u0|cpu_nios|ic_fill_tag[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[2]\, u0|cpu_nios|ic_fill_tag[2], DE2_Board_top_level, 1
instance = comp, \u0|addr_router|Equal1~2\, u0|addr_router|Equal1~2, DE2_Board_top_level, 1
instance = comp, \u0|addr_router|Equal1~4\, u0|addr_router|Equal1~4, DE2_Board_top_level, 1
instance = comp, \u0|limiter|last_dest_id[1]\, u0|limiter|last_dest_id[1], DE2_Board_top_level, 1
instance = comp, \u0|limiter|suppress~0\, u0|limiter|suppress~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_req_accepted~0\, u0|cpu_nios|ic_fill_req_accepted~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_offset_nxt[1]~1\, u0|cpu_nios|ic_fill_ap_offset_nxt[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_offset[1]\, u0|cpu_nios|ic_fill_ap_offset[1], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[39]\, u0|cmd_xbar_mux|src_data[39], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_offset_nxt[2]~2\, u0|cpu_nios|ic_fill_ap_offset_nxt[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_ap_offset[2]\, u0|cpu_nios|ic_fill_ap_offset[2], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[40]\, u0|cmd_xbar_mux|src_data[40], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~4\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[17]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[17]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[17], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[17]\, u0|rsp_xbar_mux|src_data[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[17]\, u0|cpu_nios|i_readdata_d1[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[17]~38\, u0|cpu_nios|F_iw[17]~38, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[17]\, u0|cpu_nios|D_iw[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_dst_regnum[0]~6\, u0|cpu_nios|D_dst_regnum[0]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_dst_regnum[0]\, u0|cpu_nios|E_dst_regnum[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_dst_regnum[0]\, u0|cpu_nios|M_dst_regnum[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[11]~11\, u0|cpu_nios|E_src1_prelim[11]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[11]\, u0|cpu_nios|E_src1_prelim[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[11]~10\, u0|cpu_nios|E_src1[11]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[7]~25\, u0|cpu_nios|D_br_taken_waddr_partial[7]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[9]\, u0|cpu_nios|D_br_taken_waddr_partial[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[9]~15\, u0|cpu_nios|D_extra_pc[9]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[9]\, u0|cpu_nios|E_extra_pc[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[9]~27\, u0|cpu_nios|M_pipe_flush_waddr_nxt[9]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[9]~28\, u0|cpu_nios|M_pipe_flush_waddr_nxt[9]~28, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[9]~29\, u0|cpu_nios|M_pipe_flush_waddr_nxt[9]~29, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[9]\, u0|cpu_nios|M_pipe_flush_waddr[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[6]~13\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[6]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[6]~14\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[6]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[9]\, u0|cpu_nios|F_pc[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[9]\, u0|cpu_nios|D_pc[9], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress_nxt~0\, u0|cpu_nios|ic_tag_wraddress_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_line[6]\, u0|cpu_nios|ic_fill_line[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~12\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[13]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[13]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[13]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[13]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[13], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~7\, u0|width_adapter_001|width_adapter_001|data_reg~7, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[13]\, u0|width_adapter_001|width_adapter_001|data_reg[13], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[13]~6\, u0|width_adapter_001|width_adapter_001|out_data[13]~6, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[13]\, u0|rsp_xbar_mux|src_data[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[13]\, u0|cpu_nios|i_readdata_d1[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~27\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[14]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[14]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[14]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[14]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[14], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[14]\, u0|rsp_xbar_mux|src_data[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[14]\, u0|cpu_nios|i_readdata_d1[14], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[16]\, u0|rsp_xbar_mux|src_data[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[16]\, u0|cpu_nios|i_readdata_d1[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a11\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[11]~16\, u0|cpu_nios|F_iw[11]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[11]\, u0|cpu_nios|D_iw[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_shift_rot~6\, u0|cpu_nios|D_ctrl_shift_rot~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_shift_rot~5\, u0|cpu_nios|D_ctrl_shift_rot~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_shift_rot\, u0|cpu_nios|E_ctrl_shift_rot, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ctrl_shift_rot\, u0|cpu_nios|M_ctrl_shift_rot, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[18]~0\, u0|cpu_nios|M_wr_data_unfiltered[18]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_pass1~0\, u0|cpu_nios|E_rot_pass1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_rot_pass1~1\, u0|cpu_nios|E_rot_pass1~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_rot_pass1\, u0|cpu_nios|M_rot_pass1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~40\, u0|cpu_nios|M_shift_rot_result~40, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result~41\, u0|cpu_nios|M_shift_rot_result~41, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_result[10]\, u0|cpu_nios|M_shift_rot_result[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~3\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[26]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[26]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[26], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~7\, u0|rsp_xbar_mux_001|src_payload~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[26]\, u0|cpu_nios|d_readdata_d1[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[10]~10\, u0|cpu_nios|av_ld_data_aligned_or_div[10]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[10]\, u0|cpu_nios|av_ld_data_aligned_or_div[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[10]~42\, u0|cpu_nios|M_wr_data_unfiltered[10]~42, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[10]~43\, u0|cpu_nios|M_wr_data_unfiltered[10]~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_data[10]\, u0|cpu_nios|W_wr_data[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[10]~10\, u0|cpu_nios|E_src1_prelim[10]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[10]\, u0|cpu_nios|E_src1_prelim[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[10]~11\, u0|cpu_nios|E_src1[10]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[8]~feeder\, u0|cpu_nios|E_pc[8]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[8]\, u0|cpu_nios|E_pc[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[8]~24\, u0|cpu_nios|M_pipe_flush_waddr_nxt[8]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[14]\, u0|cpu_nios|E_iw[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[8]~25\, u0|cpu_nios|M_pipe_flush_waddr_nxt[8]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[8]~26\, u0|cpu_nios|M_pipe_flush_waddr_nxt[8]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[8]\, u0|cpu_nios|M_pipe_flush_waddr[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[5]~12\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[5]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[8]\, u0|cpu_nios|F_pc[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[8]\, u0|cpu_nios|D_pc[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[5]~4\, u0|cpu_nios|ic_tag_wraddress[5]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_line[5]\, u0|cpu_nios|ic_fill_line[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[8]~24\, u0|cpu_nios|F_iw[8]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[8]\, u0|cpu_nios|D_iw[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[2]~0\, u0|cpu_nios|D_src2_imm[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[2]\, u0|cpu_nios|E_src2_imm[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[2]~16\, u0|cpu_nios|M_mul_src2[2]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[2]~2\, u0|cpu_nios|M_mul_src2[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[2]~2\, u0|cpu_nios|E_alu_result[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[2]~3\, u0|cpu_nios|E_alu_result[2]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[2]\, u0|cpu_nios|M_alu_result[2], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0\, u0|jtag_uart_0|fifo_wr~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_wr\, u0|jtag_uart_0|fifo_wr, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~8, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read_req, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~7, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|t_dav\, u0|jtag_uart_0|t_dav, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift~3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0\, u0|jtag_uart_0|Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~17\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~12\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[29]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~44\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[30]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[30], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~13\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[28]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~46\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~47\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[29]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[29], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~14\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[27]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~49\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~49, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[28]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~15\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[26]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_break|break_readreg[26], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~50, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~51\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr~51, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[27]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_tck|sr[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[27], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~7\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonAReg[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]~4\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper|the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk|jdo[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|MonDReg[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_stw_data[8]~0\, u0|cpu_nios|E_stw_data[8]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[8]\, u0|cpu_nios|M_st_data[8], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~12\, u0|cmd_xbar_mux|src_payload~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[8]~10\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|ociram_wr_data[8]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~17\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[28]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[28]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[28]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[28]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[28], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[28]\, u0|rsp_xbar_mux|src_data[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[28]\, u0|cpu_nios|i_readdata_d1[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[31]~25\, u0|cpu_nios|F_iw[31]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[31]\, u0|cpu_nios|D_iw[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_E\, u0|cpu_nios|D_src1_hazard_E, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_hazard_M\, u0|cpu_nios|E_src1_hazard_M, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[8]~13\, u0|cpu_nios|E_src1[8]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[12]\, u0|cpu_nios|E_iw[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[6]~18\, u0|cpu_nios|M_pipe_flush_waddr_nxt[6]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[6]~19\, u0|cpu_nios|M_pipe_flush_waddr_nxt[6]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[6]~20\, u0|cpu_nios|M_pipe_flush_waddr_nxt[6]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[6]\, u0|cpu_nios|M_pipe_flush_waddr[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[6]\, u0|cpu_nios|D_pc[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[3]~7\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[3]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[3]~8\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[3]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[6]\, u0|cpu_nios|F_pc[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[7]\, u0|cpu_nios|D_br_taken_waddr_partial[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[4]~10\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[4]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[7]\, u0|cpu_nios|F_pc[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[7]\, u0|cpu_nios|D_pc[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[4]~3\, u0|cpu_nios|ic_tag_wraddress[4]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_line[4]\, u0|cpu_nios|ic_fill_line[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[13]~14\, u0|cpu_nios|F_iw[13]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[13]\, u0|cpu_nios|D_iw[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_op_rdctl~0\, u0|cpu_nios|D_op_rdctl~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_break~0\, u0|cpu_nios|D_ctrl_break~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_break~1\, u0|cpu_nios|D_ctrl_break~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_break\, u0|cpu_nios|E_ctrl_break, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ctrl_break\, u0|cpu_nios|M_ctrl_break, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[13]\, u0|cpu_nios|E_iw[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[13]\, u0|cpu_nios|M_iw[13], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[15]\, u0|cpu_nios|M_iw[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_iw[14]\, u0|cpu_nios|M_iw[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|hbreak_enabled~0\, u0|cpu_nios|hbreak_enabled~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|hbreak_enabled~3\, u0|cpu_nios|hbreak_enabled~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_valid~1\, u0|cpu_nios|W_valid~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|hbreak_enabled~4\, u0|cpu_nios|hbreak_enabled~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|hbreak_enabled\, u0|cpu_nios|hbreak_enabled, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_transfer~0\, u0|cpu_nios|av_ld_data_transfer~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_aligning_data\, u0|cpu_nios|av_ld_aligning_data, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_or_div_done~feeder\, u0|cpu_nios|av_ld_or_div_done~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_or_div_done\, u0|cpu_nios|av_ld_or_div_done, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_ld~8\, u0|cpu_nios|D_ctrl_ld~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_ld\, u0|cpu_nios|E_ctrl_ld, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ctrl_ld\, u0|cpu_nios|M_ctrl_ld, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_stall~2\, u0|cpu_nios|W_stall~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_cnt_nxt[1]~0\, u0|cpu_nios|M_shift_rot_cnt_nxt[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_cnt[1]\, u0|cpu_nios|M_shift_rot_cnt[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_stall_nxt~0\, u0|cpu_nios|M_shift_rot_stall_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_stall_nxt~1\, u0|cpu_nios|M_shift_rot_stall_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_shift_rot_stall\, u0|cpu_nios|M_shift_rot_stall, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_stall~3\, u0|cpu_nios|W_stall~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|wait_for_one_post_bret_inst~5\, u0|cpu_nios|wait_for_one_post_bret_inst~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|wait_for_one_post_bret_inst~4\, u0|cpu_nios|wait_for_one_post_bret_inst~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|wait_for_one_post_bret_inst\, u0|cpu_nios|wait_for_one_post_bret_inst, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|latched_oci_tb_hbreak_req_next~2\, u0|cpu_nios|latched_oci_tb_hbreak_req_next~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|latched_oci_tb_hbreak_req\, u0|cpu_nios|latched_oci_tb_hbreak_req, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|hbreak_req~0\, u0|cpu_nios|hbreak_req~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[11]\, u0|cpu_nios|E_iw[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_op_eret~0\, u0|cpu_nios|E_op_eret~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[16]\, u0|cpu_nios|E_iw[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_hbreak_req~0\, u0|cpu_nios|E_hbreak_req~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_hbreak_req\, u0|cpu_nios|E_hbreak_req, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wr_dst_reg~0\, u0|cpu_nios|E_wr_dst_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_dst_reg\, u0|cpu_nios|M_wr_dst_reg, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_dst_reg~0\, u0|cpu_nios|W_wr_dst_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_wr_dst_reg\, u0|cpu_nios|W_wr_dst_reg, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_dst_regnum[4]\, u0|cpu_nios|W_dst_regnum[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_W~0\, u0|cpu_nios|D_src1_hazard_W~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[28]~26\, u0|cpu_nios|F_iw[28]~26, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[28]\, u0|cpu_nios|D_iw[28], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_W~1\, u0|cpu_nios|D_src1_hazard_W~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src1_hazard_W\, u0|cpu_nios|D_src1_hazard_W, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[7]~7\, u0|cpu_nios|E_src1_prelim[7]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1_prelim[7]\, u0|cpu_nios|E_src1_prelim[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src1[7]~14\, u0|cpu_nios|E_src1[7]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[5]\, u0|cpu_nios|D_pc_plus_one[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[5]\, u0|cpu_nios|D_br_taken_waddr_partial[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[5]~19\, u0|cpu_nios|D_extra_pc[5]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[5]\, u0|cpu_nios|E_extra_pc[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[5]~15\, u0|cpu_nios|M_pipe_flush_waddr_nxt[5]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[5]~16\, u0|cpu_nios|M_pipe_flush_waddr_nxt[5]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[5]\, u0|cpu_nios|E_pc[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[5]~17\, u0|cpu_nios|M_pipe_flush_waddr_nxt[5]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[5]\, u0|cpu_nios|M_pipe_flush_waddr[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[2]~5\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[2]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[2]~6\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[2]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[5]\, u0|cpu_nios|F_pc[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[5]\, u0|cpu_nios|D_pc[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[2]~1\, u0|cpu_nios|ic_tag_wraddress[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_line[2]\, u0|cpu_nios|ic_fill_line[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[16]~15\, u0|cpu_nios|F_iw[16]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[16]\, u0|cpu_nios|D_iw[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_src2_imm[10]~20\, u0|cpu_nios|D_src2_imm[10]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_imm[10]\, u0|cpu_nios|E_src2_imm[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[10]~27\, u0|cpu_nios|M_mul_src2[10]~27, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mul_src2[10]~10\, u0|cpu_nios|M_mul_src2[10]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[10]~47\, u0|cpu_nios|E_alu_result[10]~47, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[10]~46\, u0|cpu_nios|E_alu_result[10]~46, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[10]~48\, u0|cpu_nios|E_alu_result[10]~48, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[10]\, u0|cpu_nios|M_alu_result[10], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_data[46]\, u0|cmd_xbar_mux|src_data[46], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[8]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|address[8], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~16\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[12]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[12]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[12], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[12]\, u0|rsp_xbar_mux|src_data[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[12]\, u0|cpu_nios|i_readdata_d1[12], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[4]\, u0|cpu_nios|D_br_taken_waddr_partial[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[1]~3\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[1]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[4]\, u0|cpu_nios|E_pc[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[10]\, u0|cpu_nios|E_iw[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[4]~13\, u0|cpu_nios|M_pipe_flush_waddr_nxt[4]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[4]~14\, u0|cpu_nios|M_pipe_flush_waddr_nxt[4]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[4]\, u0|cpu_nios|M_pipe_flush_waddr[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[1]~4\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[1]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[4]\, u0|cpu_nios|F_pc[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[4]\, u0|cpu_nios|D_pc[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[1]~0\, u0|cpu_nios|ic_tag_wraddress[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_line[1]\, u0|cpu_nios|ic_fill_line[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_oci_debug|monitor_go, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|Equal0~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[2]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[2]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~0\, u0|width_adapter_001|width_adapter_001|data_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[2]\, u0|width_adapter_001|width_adapter_001|data_reg[2], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[2]~0\, u0|width_adapter_001|width_adapter_001|out_data[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[2]\, u0|rsp_xbar_mux|src_data[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[2]\, u0|cpu_nios|i_readdata_d1[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~18\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]~feeder\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[3]~feeder\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[3]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[3], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[3]\, u0|rsp_xbar_mux|src_data[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[3]\, u0|cpu_nios|i_readdata_d1[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~11\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[21]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|readdata[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[21]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|av_readdata_pre[21], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[21]\, u0|rsp_xbar_mux|src_data[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[21]\, u0|cpu_nios|i_readdata_d1[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a0\, u0|cpu_nios|Nios_Qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[21]~13\, u0|cpu_nios|F_iw[21]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[21]\, u0|cpu_nios|D_iw[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_pred_taken~0\, u0|cpu_nios|D_br_pred_taken~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_tag_rd_addr_nxt[2]~0\, u0|cpu_nios|F_ic_tag_rd_addr_nxt[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_data_rd_addr_nxt[2]~4\, u0|cpu_nios|F_ic_data_rd_addr_nxt[2]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[2]~feeder\, u0|cpu_nios|E_pc[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[2]\, u0|cpu_nios|E_pc[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[2]~8\, u0|cpu_nios|M_pipe_flush_waddr_nxt[2]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[2]\, u0|cpu_nios|M_pipe_flush_waddr[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_data_rd_addr_nxt[2]~5\, u0|cpu_nios|F_ic_data_rd_addr_nxt[2]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[2]\, u0|cpu_nios|F_pc[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[2]\, u0|cpu_nios|D_pc[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_initial_offset[2]~feeder\, u0|cpu_nios|ic_fill_initial_offset[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_initial_offset[2]\, u0|cpu_nios|ic_fill_initial_offset[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset_nxt[2]~2\, u0|cpu_nios|ic_fill_dp_offset_nxt[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset[2]\, u0|cpu_nios|ic_fill_dp_offset[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[1]~7\, u0|cpu_nios|F_iw[1]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[1]\, u0|cpu_nios|D_iw[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_br_cond_nxt~0\, u0|cpu_nios|E_ctrl_br_cond_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_br_cond_nxt~1\, u0|cpu_nios|E_ctrl_br_cond_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_br_cond\, u0|cpu_nios|E_ctrl_br_cond, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_nxt~0\, u0|cpu_nios|M_pipe_flush_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_nxt~1\, u0|cpu_nios|M_pipe_flush_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush\, u0|cpu_nios|M_pipe_flush, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ic_fill_starting~1\, u0|cpu_nios|D_ic_fill_starting~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ic_fill_starting_d1~0\, u0|cpu_nios|D_ic_fill_starting_d1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ic_fill_starting_d1\, u0|cpu_nios|D_ic_fill_starting_d1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset_en~0\, u0|cpu_nios|ic_fill_dp_offset_en~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset[1]\, u0|cpu_nios|ic_fill_dp_offset[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset_nxt[1]~0\, u0|cpu_nios|ic_fill_dp_offset_nxt[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[0]~11\, u0|cpu_nios|ic_fill_valid_bits_nxt[0]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_invalidate_i~1\, u0|cpu_nios|E_ctrl_invalidate_i~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_invalidate_i~0\, u0|cpu_nios|E_ctrl_invalidate_i~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_invalidate_i~2\, u0|cpu_nios|E_ctrl_invalidate_i~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ctrl_invalidate_i\, u0|cpu_nios|M_ctrl_invalidate_i, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_valid~1\, u0|cpu_nios|E_valid~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_valid_from_E\, u0|cpu_nios|M_valid_from_E, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_clr_valid_bits_nxt\, u0|cpu_nios|ic_tag_clr_valid_bits_nxt, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[0]~12\, u0|cpu_nios|ic_fill_valid_bits_nxt[0]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_clr_valid_bits_nxt~2\, u0|cpu_nios|ic_tag_clr_valid_bits_nxt~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_en\, u0|cpu_nios|ic_fill_valid_bits_en, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[0]\, u0|cpu_nios|ic_fill_valid_bits[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress_nxt[0]~2\, u0|cpu_nios|ic_tag_wraddress_nxt[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress_nxt[0]~3\, u0|cpu_nios|ic_tag_wraddress_nxt[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[0]\, u0|cpu_nios|ic_tag_wraddress[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[1]~feeder\, u0|cpu_nios|ic_tag_wraddress[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ctrl_crst\, u0|cpu_nios|M_ctrl_crst, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[6]~5\, u0|cpu_nios|ic_tag_wraddress[6]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[1]\, u0|cpu_nios|ic_tag_wraddress[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[2]\, u0|cpu_nios|ic_tag_wraddress[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[3]\, u0|cpu_nios|ic_tag_wraddress[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[4]~feeder\, u0|cpu_nios|ic_tag_wraddress[4]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[4]\, u0|cpu_nios|ic_tag_wraddress[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[5]\, u0|cpu_nios|ic_tag_wraddress[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress_nxt[6]~4\, u0|cpu_nios|ic_tag_wraddress_nxt[6]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress_nxt[6]~5\, u0|cpu_nios|ic_tag_wraddress_nxt[6]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_tag_wraddress[6]\, u0|cpu_nios|ic_tag_wraddress[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[1]~9\, u0|cpu_nios|ic_fill_valid_bits_nxt[1]~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[1]~10\, u0|cpu_nios|ic_fill_valid_bits_nxt[1]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[1]\, u0|cpu_nios|ic_fill_valid_bits[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[2]~7\, u0|cpu_nios|ic_fill_valid_bits_nxt[2]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[2]~8\, u0|cpu_nios|ic_fill_valid_bits_nxt[2]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[2]\, u0|cpu_nios|ic_fill_valid_bits[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[3]~13\, u0|cpu_nios|ic_fill_valid_bits_nxt[3]~13, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[3]~14\, u0|cpu_nios|ic_fill_valid_bits_nxt[3]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[3]\, u0|cpu_nios|ic_fill_valid_bits[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[4]~3\, u0|cpu_nios|ic_fill_valid_bits_nxt[4]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[4]~4\, u0|cpu_nios|ic_fill_valid_bits_nxt[4]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[4]\, u0|cpu_nios|ic_fill_valid_bits[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[5]~0\, u0|cpu_nios|ic_fill_valid_bits_nxt[5]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[5]~1\, u0|cpu_nios|ic_fill_valid_bits_nxt[5]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[5]\, u0|cpu_nios|ic_fill_valid_bits[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal159~0\, u0|cpu_nios|Equal159~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[6]~2\, u0|cpu_nios|ic_fill_valid_bits_nxt[6]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[6]\, u0|cpu_nios|ic_fill_valid_bits[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[7]~5\, u0|cpu_nios|ic_fill_valid_bits_nxt[7]~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits_nxt[7]~6\, u0|cpu_nios|ic_fill_valid_bits_nxt[7]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_valid_bits[7]\, u0|cpu_nios|ic_fill_valid_bits[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[10]~2\, u0|cpu_nios|F_pc_nxt[10]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[10]~3\, u0|cpu_nios|F_pc_nxt[10]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[10]\, u0|cpu_nios|F_pc[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[10]\, u0|cpu_nios|D_pc[10], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[0]~feeder\, u0|cpu_nios|ic_fill_tag[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[0]\, u0|cpu_nios|ic_fill_tag[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[4]\, u0|cpu_nios|ic_fill_tag[4], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[5]\, u0|cpu_nios|ic_fill_tag[5], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[16]\, u0|cpu_nios|E_pc[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[16]~51\, u0|cpu_nios|M_pipe_flush_waddr_nxt[16]~51, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[16]~52\, u0|cpu_nios|M_pipe_flush_waddr_nxt[16]~52, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[16]~53\, u0|cpu_nios|M_pipe_flush_waddr_nxt[16]~53, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[16]\, u0|cpu_nios|M_pipe_flush_waddr[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[16]~14\, u0|cpu_nios|F_pc_nxt[16]~14, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[16]~15\, u0|cpu_nios|F_pc_nxt[16]~15, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[16]\, u0|cpu_nios|F_pc[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[16]\, u0|cpu_nios|D_pc[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[6]\, u0|cpu_nios|ic_fill_tag[6], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_pc[17]\, u0|cpu_nios|E_pc[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[23]\, u0|cpu_nios|E_iw[23], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[17]~55\, u0|cpu_nios|M_pipe_flush_waddr_nxt[17]~55, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[17]~56\, u0|cpu_nios|M_pipe_flush_waddr_nxt[17]~56, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[17]\, u0|cpu_nios|M_pipe_flush_waddr[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[17]~16\, u0|cpu_nios|F_pc_nxt[17]~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[17]~17\, u0|cpu_nios|F_pc_nxt[17]~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[17]\, u0|cpu_nios|F_pc[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[17]\, u0|cpu_nios|D_pc[17], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[7]\, u0|cpu_nios|ic_fill_tag[7], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[21]~24\, u0|cpu_nios|F_pc_nxt[21]~24, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[21]~25\, u0|cpu_nios|F_pc_nxt[21]~25, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[21]\, u0|cpu_nios|F_pc[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[21]\, u0|cpu_nios|D_pc[21], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[11]~feeder\, u0|cpu_nios|ic_fill_tag[11]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[11]\, u0|cpu_nios|ic_fill_tag[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~7\, u0|cpu_nios|F_inst_ram_hit~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_valid~2\, u0|cpu_nios|F_ic_valid~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_valid~3\, u0|cpu_nios|F_ic_valid~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~8\, u0|cpu_nios|F_inst_ram_hit~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~3\, u0|cpu_nios|F_inst_ram_hit~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_valid\, u0|cpu_nios|W_valid, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_ctrl_crst\, u0|cpu_nios|W_ctrl_crst, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~0\, u0|cpu_nios|F_inst_ram_hit~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~1\, u0|cpu_nios|F_inst_ram_hit~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~4\, u0|cpu_nios|F_inst_ram_hit~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~5\, u0|cpu_nios|F_inst_ram_hit~5, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_inst_ram_hit~9\, u0|cpu_nios|F_inst_ram_hit~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_issue\, u0|cpu_nios|F_issue, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_issue\, u0|cpu_nios|D_issue, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_kill\, u0|cpu_nios|F_kill, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_kill\, u0|cpu_nios|D_kill, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_kill~2\, u0|cpu_nios|F_kill~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_data_rd_addr_nxt[0]~0\, u0|cpu_nios|F_ic_data_rd_addr_nxt[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[0]\, u0|cpu_nios|D_pc_plus_one[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_br_taken_waddr_partial[0]\, u0|cpu_nios|D_br_taken_waddr_partial[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[0]~0\, u0|cpu_nios|D_extra_pc[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[0]\, u0|cpu_nios|E_extra_pc[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[0]~0\, u0|cpu_nios|M_pipe_flush_waddr_nxt[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[0]~1\, u0|cpu_nios|M_pipe_flush_waddr_nxt[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[0]~2\, u0|cpu_nios|M_pipe_flush_waddr_nxt[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[0]\, u0|cpu_nios|M_pipe_flush_waddr[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_ic_data_rd_addr_nxt[0]~1\, u0|cpu_nios|F_ic_data_rd_addr_nxt[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[0]\, u0|cpu_nios|F_pc[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[0]\, u0|cpu_nios|D_pc[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_initial_offset[0]\, u0|cpu_nios|ic_fill_initial_offset[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset_nxt[0]~3\, u0|cpu_nios|ic_fill_dp_offset_nxt[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_dp_offset[0]\, u0|cpu_nios|ic_fill_dp_offset[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[2]~10\, u0|cpu_nios|F_iw[2]~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[2]\, u0|cpu_nios|D_iw[2], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_st~0\, u0|cpu_nios|D_ctrl_st~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_st\, u0|cpu_nios|E_ctrl_st, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_write_nxt\, u0|cpu_nios|d_write_nxt, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_write\, u0|cpu_nios|d_write, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|cp_valid\, u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|cp_valid, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|src0_valid~0\, u0|cmd_xbar_demux_001|src0_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg~1\, u0|cmd_xbar_mux|arb|top_priority_reg~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg~0\, u0|cmd_xbar_mux|arb|top_priority_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|last_cycle~2\, u0|cmd_xbar_mux|last_cycle~2, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg~2\, u0|cmd_xbar_mux|arb|top_priority_reg~2, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|top_priority_reg[1]\, u0|cmd_xbar_mux|arb|top_priority_reg[1], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|WideOr1~0\, u0|cmd_xbar_mux|WideOr1~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_demux|src0_valid\, u0|rsp_xbar_demux|src0_valid, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[11]\, u0|rsp_xbar_mux|src_data[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[11]\, u0|cpu_nios|i_readdata_d1[11], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[14]~36\, u0|cpu_nios|F_iw[14]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[14]\, u0|cpu_nios|D_iw[14], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_compare_op[0]~1\, u0|cpu_nios|D_compare_op[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_compare_op[0]\, u0|cpu_nios|E_compare_op[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[11]~43\, u0|cpu_nios|E_alu_result[11]~43, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[11]~44\, u0|cpu_nios|E_alu_result[11]~44, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[11]~45\, u0|cpu_nios|E_alu_result[11]~45, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[11]\, u0|cpu_nios|M_alu_result[11], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[47]\, u0|cmd_xbar_mux_001|src_data[47], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[5]~0\, u0|width_adapter|width_adapter|data_reg[5]~0, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[11]\, u0|width_adapter|width_adapter|address_reg[11], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[29]~4\, u0|width_adapter|width_adapter|out_data[29]~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[40]~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[40]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[28]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[28], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[40]~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[40]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[28]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[28], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[28]~5\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[28]~5, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[48]\, u0|cmd_xbar_mux_001|src_data[48], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[12]\, u0|width_adapter|width_adapter|address_reg[12], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[30]~3\, u0|width_adapter|width_adapter|out_data[30]~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[29]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[29], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[29]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[29], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[29]~4\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[29]~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending\, u0|sdram_controller|pending, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector25~4\, u0|sdram_controller|Selector25~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_next~20\, u0|sdram_controller|m_next~20, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector29~0\, u0|sdram_controller|Selector29~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector25~5\, u0|sdram_controller|Selector25~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector29~1\, u0|sdram_controller|Selector29~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.000100000\, u0|sdram_controller|m_state.000100000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_addr[2]~1\, u0|sdram_controller|m_addr[2]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector32~1\, u0|sdram_controller|Selector32~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.100000000\, u0|sdram_controller|m_state.100000000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_next~19\, u0|sdram_controller|m_next~19, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector36~0\, u0|sdram_controller|Selector36~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector36~1\, u0|sdram_controller|Selector36~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector36~2\, u0|sdram_controller|Selector36~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_next.010000000\, u0|sdram_controller|m_next.010000000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector38~2\, u0|sdram_controller|Selector38~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector38~3\, u0|sdram_controller|Selector38~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector38~0\, u0|sdram_controller|Selector38~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector38~4\, u0|sdram_controller|Selector38~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_count[1]\, u0|sdram_controller|m_count[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector31~0\, u0|sdram_controller|Selector31~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.010000000\, u0|sdram_controller|m_state.010000000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector23~0\, u0|sdram_controller|Selector23~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|ack_refresh_request\, u0|sdram_controller|ack_refresh_request, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_request~0\, u0|sdram_controller|refresh_request~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|refresh_request\, u0|sdram_controller|refresh_request, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_rnw~2\, u0|sdram_controller|active_rnw~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_rnw~4\, u0|sdram_controller|active_rnw~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_rnw~3\, u0|sdram_controller|active_rnw~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[11]\, u0|sdram_controller|active_addr[11], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[10]\, u0|sdram_controller|active_addr[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~4\, u0|sdram_controller|pending~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[14]~35\, u0|cpu_nios|E_alu_result[14]~35, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[14]~36\, u0|cpu_nios|E_alu_result[14]~36, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[14]\, u0|cpu_nios|M_alu_result[14], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[50]\, u0|cmd_xbar_mux_001|src_data[50], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[32]~5\, u0|width_adapter|width_adapter|out_data[32]~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[31]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[31], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[31]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[31], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[31]~6\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[31]~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[13]\, u0|sdram_controller|active_addr[13], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[49]\, u0|cmd_xbar_mux_001|src_data[49], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[13]\, u0|width_adapter|width_adapter|address_reg[13], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[31]~6\, u0|width_adapter|width_adapter|out_data[31]~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[30]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[30], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[30]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[30], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[30]~7\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[30]~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[12]\, u0|sdram_controller|active_addr[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~5\, u0|sdram_controller|pending~5, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[45]\, u0|cmd_xbar_mux_001|src_data[45], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[27]~0\, u0|width_adapter|width_adapter|out_data[27]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[26]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[26], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[26]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[26], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[26]~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[26]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[8]\, u0|sdram_controller|active_addr[8], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~2\, u0|sdram_controller|pending~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~6\, u0|sdram_controller|pending~6, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[55]\, u0|cmd_xbar_mux_001|src_data[55], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[19]\, u0|width_adapter|width_adapter|address_reg[19], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[37]~12\, u0|width_adapter|width_adapter|out_data[37]~12, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[36]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[36], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[36]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[36], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[36]~13\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[36]~13, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[56]\, u0|cmd_xbar_mux_001|src_data[56], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[20]\, u0|width_adapter|width_adapter|address_reg[20], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[38]~11\, u0|width_adapter|width_adapter|out_data[38]~11, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[37]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[37], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[37]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[37], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[37]~12\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[37]~12, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[19]\, u0|sdram_controller|active_addr[19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[18]\, u0|sdram_controller|active_addr[18], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~9\, u0|sdram_controller|pending~9, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[21]~18\, u0|cpu_nios|E_alu_result[21]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[21]\, u0|cpu_nios|M_alu_result[21], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[57]\, u0|cmd_xbar_mux_001|src_data[57], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[21]\, u0|width_adapter|width_adapter|address_reg[21], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[39]~13\, u0|width_adapter|width_adapter|out_data[39]~13, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[38]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[38], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[38]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[38], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[38]~14\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[38]~14, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[20]\, u0|sdram_controller|active_addr[20], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_cs_n~0\, u0|sdram_controller|active_cs_n~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_cs_n~1\, u0|sdram_controller|active_cs_n~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_cs_n\, u0|sdram_controller|active_cs_n, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~10\, u0|sdram_controller|pending~10, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_control_reg_rddata_muxed[16]~0\, u0|cpu_nios|D_control_reg_rddata_muxed[16]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[16]~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[16]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[16]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[16], DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~0\, u0|jtag_uart_0|Add0~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~2\, u0|jtag_uart_0|Add0~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~4\, u0|jtag_uart_0|Add0~4, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0\, u0|jtag_uart_0|LessThan1~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~6\, u0|jtag_uart_0|Add0~6, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|Add0~8\, u0|jtag_uart_0|Add0~8, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1\, u0|jtag_uart_0|LessThan1~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2\, u0|jtag_uart_0|LessThan1~2, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|fifo_AF\, u0|jtag_uart_0|fifo_AF, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0\, u0|jtag_uart_0|ien_AE~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|ien_AF\, u0|jtag_uart_0|ien_AF, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_Nios_Qsys_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0\, u0|jtag_uart_0|pause_irq~0, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|pause_irq\, u0|jtag_uart_0|pause_irq, DE2_Board_top_level, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0\, u0|jtag_uart_0|av_readdata[8]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ienable_reg_irq16~feeder\, u0|cpu_nios|M_ienable_reg_irq16~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ienable_reg_irq16~1\, u0|cpu_nios|M_ienable_reg_irq16~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ienable_reg_irq16\, u0|cpu_nios|M_ienable_reg_irq16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ipending_reg_irq16_nxt~0\, u0|cpu_nios|M_ipending_reg_irq16_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ipending_reg_irq16\, u0|cpu_nios|M_ipending_reg_irq16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_control_reg_rddata_muxed[16]~1\, u0|cpu_nios|D_control_reg_rddata_muxed[16]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_control_reg_rddata[16]\, u0|cpu_nios|E_control_reg_rddata[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~2\, u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~3\, u0|cpu_nios|E_wrctl_data_ienable_reg_irq16~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[16]\, u0|cpu_nios|M_alu_result[16], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[52]\, u0|cmd_xbar_mux_001|src_data[52], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[34]~7\, u0|width_adapter|width_adapter|out_data[34]~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[33]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[33], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[33]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[33], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[33]~8\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[33]~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[15]\, u0|sdram_controller|active_addr[15], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[15]~32\, u0|cpu_nios|E_alu_result[15]~32, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[15]~33\, u0|cpu_nios|E_alu_result[15]~33, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[15]\, u0|cpu_nios|M_alu_result[15], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[51]\, u0|cmd_xbar_mux_001|src_data[51], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[33]~8\, u0|width_adapter|width_adapter|out_data[33]~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[32]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[32], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[32]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[32], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[32]~9\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[32]~9, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[14]\, u0|sdram_controller|active_addr[14], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~7\, u0|sdram_controller|pending~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|pending~11\, u0|sdram_controller|pending~11, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_address, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[40]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[40], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[40]~1\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[40]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_rnw~feeder\, u0|sdram_controller|active_rnw~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_rnw\, u0|sdram_controller|active_rnw, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector35~1\, u0|sdram_controller|Selector35~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector34~1\, u0|sdram_controller|Selector34~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector35~0\, u0|sdram_controller|Selector35~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector34~2\, u0|sdram_controller|Selector34~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_next.000010000\, u0|sdram_controller|m_next.000010000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector28~0\, u0|sdram_controller|Selector28~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector27~5\, u0|sdram_controller|Selector27~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector27~3\, u0|sdram_controller|Selector27~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector27~6\, u0|sdram_controller|Selector27~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.000010000\, u0|sdram_controller|m_state.000010000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector26~1\, u0|sdram_controller|Selector26~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector26~2\, u0|sdram_controller|Selector26~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.000000100\, u0|sdram_controller|m_state.000000100, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector24~0\, u0|sdram_controller|Selector24~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector27~0\, u0|sdram_controller|Selector27~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector27~1\, u0|sdram_controller|Selector27~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector27~2\, u0|sdram_controller|Selector27~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.000001000\, u0|sdram_controller|m_state.000001000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|WideOr9~0\, u0|sdram_controller|WideOr9~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector30~0\, u0|sdram_controller|Selector30~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector30~1\, u0|sdram_controller|Selector30~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.001000000\, u0|sdram_controller|m_state.001000000, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector33~0\, u0|sdram_controller|Selector33~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector33~1\, u0|sdram_controller|Selector33~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector33~2\, u0|sdram_controller|Selector33~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector33~3\, u0|sdram_controller|Selector33~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_next.000000001\, u0|sdram_controller|m_next.000000001, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector24~1\, u0|sdram_controller|Selector24~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector24~2\, u0|sdram_controller|Selector24~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.000000001\, u0|sdram_controller|m_state.000000001, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector25~6\, u0|sdram_controller|Selector25~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_state.000000010\, u0|sdram_controller|m_state.000000010, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|WideOr8~0\, u0|sdram_controller|WideOr8~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector1~0\, u0|sdram_controller|Selector1~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_cmd[2]\, u0|sdram_controller|i_cmd[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector20~0\, u0|sdram_controller|Selector20~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_cmd[2]~_Duplicate_1\, u0|sdram_controller|m_cmd[2]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|WideOr6~0\, u0|sdram_controller|WideOr6~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector3~0\, u0|sdram_controller|Selector3~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_cmd[0]\, u0|sdram_controller|i_cmd[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector22~0\, u0|sdram_controller|Selector22~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|always5~2\, u0|sdram_controller|always5~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector22~1\, u0|sdram_controller|Selector22~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_cmd[0]~_Duplicate_1\, u0|sdram_controller|m_cmd[0]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector2~0\, u0|sdram_controller|Selector2~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_cmd[1]\, u0|sdram_controller|i_cmd[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector21~0\, u0|sdram_controller|Selector21~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector21~1\, u0|sdram_controller|Selector21~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_cmd[1]~_Duplicate_1\, u0|sdram_controller|m_cmd[1]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Equal4~0\, u0|sdram_controller|Equal4~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|rd_valid[0]\, u0|sdram_controller|rd_valid[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|rd_valid[1]~feeder\, u0|sdram_controller|rd_valid[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|rd_valid[1]\, u0|sdram_controller|rd_valid[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|rd_valid[2]~feeder\, u0|sdram_controller|rd_valid[2]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|rd_valid[2]\, u0|sdram_controller|rd_valid[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|za_valid\, u0|sdram_controller|za_valid, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg~4\, u0|width_adapter_001|width_adapter_001|data_reg~4, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|data_reg[0]\, u0|width_adapter_001|width_adapter_001|data_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter_001|width_adapter_001|out_data[0]~4\, u0|width_adapter_001|width_adapter_001|out_data[0]~4, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux|src_data[0]\, u0|rsp_xbar_mux|src_data[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_readdata_d1[0]\, u0|cpu_nios|i_readdata_d1[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[3]~11\, u0|cpu_nios|F_iw[3]~11, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[3]\, u0|cpu_nios|D_iw[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[3]\, u0|cpu_nios|E_iw[3], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_mem_byte_en[3]~4\, u0|cpu_nios|E_mem_byte_en[3]~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mem_byte_en[3]\, u0|cpu_nios|M_mem_byte_en[3], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[35]\, u0|cmd_xbar_mux_001|src_data[35], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|byteen_reg[1]\, u0|width_adapter|width_adapter|byteen_reg[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_mem_byte_en[1]~6\, u0|cpu_nios|E_mem_byte_en[1]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_mem_byte_en[1]\, u0|cpu_nios|M_mem_byte_en[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|last_cycle~0\, u0|cmd_xbar_mux_001|last_cycle~0, DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~0\, u0|leds_s1_translator|leds_s1_translator|read_latency_shift_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0\, u0|switches_s1_translator|switches_s1_translator|read_latency_shift_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|WideOr0~0\, u0|cmd_xbar_demux_001|WideOr0~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux_001|WideOr0~2\, u0|cmd_xbar_demux_001|WideOr0~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~1\, u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted\, u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|read_accepted, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~0\, u0|cpu_nios_data_master_translator|cpu_nios_data_master_translator|uav_read~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg~0\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg[0]\, u0|cpu_nios_jtag_debug_module_translator|cpu_nios_jtag_debug_module_translator|read_latency_shift_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~2\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, u0|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|read, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|avalon_ociram_readdata_ready, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_ocimem|waitrequest, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux|WideOr0~0\, u0|cmd_xbar_demux|WideOr0~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux|WideOr0~1\, u0|cmd_xbar_demux|WideOr0~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_read_nxt~1\, u0|cpu_nios|i_read_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|i_read\, u0|cpu_nios|i_read, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux|src0_valid~0\, u0|cmd_xbar_demux|src0_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|arb|grant[1]~0\, u0|cmd_xbar_mux|arb|grant[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux|src_payload~4\, u0|cmd_xbar_mux|src_payload~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|writedata[1], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[1]~1\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[1]~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[1]\, u0|cpu_nios|the_Nios_Qsys_cpu_nios_nios2_oci|the_Nios_Qsys_cpu_nios_nios2_avalon_reg|oci_ienable[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|status_wr_strobe~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|status_wr_strobe~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_overrun~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_overrun~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_overrun\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_rx|rx_overrun, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_wr_strobe~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_wr_strobe~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[8]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[8], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[5], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_wr_strobe_onset~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_wr_strobe_onset~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[0]~13\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[0]~13, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|always4~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|always4~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[1]~15\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[1]~15, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[2]~17\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[2]~17, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[5]~23\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[5]~23, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[5], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[7]~27\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[7]~27, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[8]~29\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[8]~29, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[9]~31\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[9]~31, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[9]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[9], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[11]~35\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[11]~35, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[11]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[11], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[12]~37\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[12]~37, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[12]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[12], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[8]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_rate_counter[8], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|Equal0~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_clk_en\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|baud_clk_en, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[0]~feeder\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[1]~feeder\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[5], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[6]~feeder\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[4]~feeder\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[4]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[4]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|tx_data[4], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|WideOr0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|WideOr0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|do_load_shifter~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|do_load_shifter~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|do_load_shifter\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|do_load_shifter, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_ready~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_ready~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_ready\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_ready, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_overrun~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_overrun~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_overrun~1\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_overrun~1, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_overrun\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|tx_overrun, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[6]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[6], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[1]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[1], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[7]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[7], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|qualified_irq, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|irq\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|irq, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ienable_reg_irq1\, u0|cpu_nios|M_ienable_reg_irq1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ipending_reg_irq1_nxt~0\, u0|cpu_nios|M_ipending_reg_irq1_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_ipending_reg_irq1\, u0|cpu_nios|M_ipending_reg_irq1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal107~2\, u0|cpu_nios|Equal107~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_wrctl_inst_nxt\, u0|cpu_nios|E_ctrl_wrctl_inst_nxt, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_wrctl_inst\, u0|cpu_nios|E_ctrl_wrctl_inst, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_bstatus\, u0|cpu_nios|E_wrctl_bstatus, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_bstatus_reg_pie_inst_nxt~0\, u0|cpu_nios|M_bstatus_reg_pie_inst_nxt~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_bstatus_reg_pie_inst_nxt~1\, u0|cpu_nios|M_bstatus_reg_pie_inst_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_bstatus_reg_pie\, u0|cpu_nios|M_bstatus_reg_pie, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie_inst_nxt~1\, u0|cpu_nios|M_status_reg_pie_inst_nxt~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_wrctl_status\, u0|cpu_nios|E_wrctl_status, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie_inst_nxt~2\, u0|cpu_nios|M_status_reg_pie_inst_nxt~2, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie_inst_nxt~3\, u0|cpu_nios|M_status_reg_pie_inst_nxt~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie_inst_nxt~6\, u0|cpu_nios|M_status_reg_pie_inst_nxt~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_status_reg_pie\, u0|cpu_nios|M_status_reg_pie, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[22]~0\, u0|cpu_nios|D_iw[22]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[24]~22\, u0|cpu_nios|F_iw[24]~22, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[24]\, u0|cpu_nios|D_iw[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[24]~feeder\, u0|cpu_nios|E_iw[24]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_iw[24]\, u0|cpu_nios|E_iw[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc_plus_one[18]\, u0|cpu_nios|D_pc_plus_one[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_extra_pc[18]~6\, u0|cpu_nios|D_extra_pc[18]~6, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_extra_pc[18]\, u0|cpu_nios|E_extra_pc[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[18]~57\, u0|cpu_nios|M_pipe_flush_waddr_nxt[18]~57, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[18]~58\, u0|cpu_nios|M_pipe_flush_waddr_nxt[18]~58, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr_nxt[18]~59\, u0|cpu_nios|M_pipe_flush_waddr_nxt[18]~59, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_pipe_flush_waddr[18]\, u0|cpu_nios|M_pipe_flush_waddr[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[18]~18\, u0|cpu_nios|F_pc_nxt[18]~18, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc_nxt[18]~19\, u0|cpu_nios|F_pc_nxt[18]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_pc[18]\, u0|cpu_nios|F_pc[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_pc[18]\, u0|cpu_nios|D_pc[18], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|ic_fill_tag[8]\, u0|cpu_nios|ic_fill_tag[8], DE2_Board_top_level, 1
instance = comp, \u0|addr_router|Equal1~1\, u0|addr_router|Equal1~1, DE2_Board_top_level, 1
instance = comp, \u0|limiter|last_dest_id[2]~0\, u0|limiter|last_dest_id[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|limiter|last_dest_id[2]\, u0|limiter|last_dest_id[2], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux|src1_valid~0\, u0|cmd_xbar_demux|src1_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_demux|src1_valid~1\, u0|cmd_xbar_demux|src1_valid~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|top_priority_reg~1\, u0|cmd_xbar_mux_001|arb|top_priority_reg~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|top_priority_reg~3\, u0|cmd_xbar_mux_001|arb|top_priority_reg~3, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|top_priority_reg[0]\, u0|cmd_xbar_mux_001|arb|top_priority_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|arb|grant[1]~0\, u0|cmd_xbar_mux_001|arb|grant[1]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|always2~1\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|always2~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[0]~1\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[0]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entries[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|Equal0~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|Equal0~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|always2~0\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|always2~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_demux_001|src1_valid~0\, u0|rsp_xbar_demux_001|src1_valid~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]\, u0|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|WideOr1~0\, u0|rsp_xbar_mux_001|WideOr1~0, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|WideOr1~1\, u0|rsp_xbar_mux_001|WideOr1~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4\, u0|cpu_nios_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~4, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_read_nxt\, u0|cpu_nios|d_read_nxt, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_read\, u0|cpu_nios|d_read, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_stall~0\, u0|cpu_nios|M_st_stall~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_stall~1\, u0|cpu_nios|M_st_stall~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|W_stall\, u0|cpu_nios|W_stall, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|F_iw[0]~12\, u0|cpu_nios|F_iw[0]~12, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_iw[0]\, u0|cpu_nios|D_iw[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|Equal4~3\, u0|cpu_nios|Equal4~3, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|D_ctrl_logic~8\, u0|cpu_nios|D_ctrl_logic~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_ctrl_logic\, u0|cpu_nios|E_ctrl_logic, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[3]~65\, u0|cpu_nios|E_alu_result[3]~65, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[3]~64\, u0|cpu_nios|E_alu_result[3]~64, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_alu_result[3]~66\, u0|cpu_nios|E_alu_result[3]~66, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_alu_result[3]\, u0|cpu_nios|M_alu_result[3], DE2_Board_top_level, 1
instance = comp, \u0|leds|readdata[16]\, u0|leds|readdata[16], DE2_Board_top_level, 1
instance = comp, \u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[16]\, u0|leds_s1_translator|leds_s1_translator|av_readdata_pre[16], DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~14\, u0|rsp_xbar_mux_001|src_payload~14, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~16\, u0|rsp_xbar_mux_001|src_payload~16, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[16]\, u0|cpu_nios|d_readdata_d1[16], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[0]~1\, u0|cpu_nios|av_ld_data_aligned_or_div[0]~1, DE2_Board_top_level, 1
instance = comp, \u0|rsp_xbar_mux_001|src_payload~17\, u0|rsp_xbar_mux_001|src_payload~17, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|d_readdata_d1[24]\, u0|cpu_nios|d_readdata_d1[24], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[8]~8\, u0|cpu_nios|av_ld_data_aligned_or_div[8]~8, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|av_ld_data_aligned_or_div[0]\, u0|cpu_nios|av_ld_data_aligned_or_div[0], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_wr_data_unfiltered[0]~7\, u0|cpu_nios|M_wr_data_unfiltered[0]~7, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[8]~0\, u0|cpu_nios|M_st_data[8]~0, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[0]~feeder\, u0|cpu_nios|M_st_data[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[0]\, u0|cpu_nios|M_st_data[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[0]~_Duplicate_1\, u0|sdram_controller|m_data[0]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[0]~22\, u0|width_adapter|width_adapter|out_data[0]~22, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[0]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[0]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[0]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[0]~25\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[0]~25, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[0]\, u0|sdram_controller|active_data[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector112~0\, u0|sdram_controller|Selector112~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector41~0\, u0|sdram_controller|Selector41~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector41~1\, u0|sdram_controller|Selector41~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|f_pop\, u0|sdram_controller|f_pop, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[0]~0\, u0|sdram_controller|m_data[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector112~1\, u0|sdram_controller|Selector112~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[1]~_Duplicate_1\, u0|sdram_controller|m_data[1]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~1\, u0|cmd_xbar_mux_001|src_payload~1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[1]\, u0|width_adapter|width_adapter|data_reg[1], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[1]~23\, u0|width_adapter|width_adapter|out_data[1]~23, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[1]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[1]~26\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[1]~26, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[1]\, u0|sdram_controller|active_data[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector111~0\, u0|sdram_controller|Selector111~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector111~1\, u0|sdram_controller|Selector111~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~2\, u0|cmd_xbar_mux_001|src_payload~2, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[2]\, u0|width_adapter|width_adapter|data_reg[2], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[2]~24\, u0|width_adapter|width_adapter|out_data[2]~24, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[2]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[2]~27\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[2]~27, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[2]\, u0|sdram_controller|active_data[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[2]~_Duplicate_1\, u0|sdram_controller|m_data[2]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector110~0\, u0|sdram_controller|Selector110~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector110~1\, u0|sdram_controller|Selector110~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~3\, u0|cmd_xbar_mux_001|src_payload~3, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[3]\, u0|width_adapter|width_adapter|data_reg[3], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[3]~25\, u0|width_adapter|width_adapter|out_data[3]~25, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[3]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[3]~28\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[3]~28, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[3]~_Duplicate_1\, u0|sdram_controller|m_data[3]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[3]\, u0|sdram_controller|active_data[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector109~0\, u0|sdram_controller|Selector109~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector109~1\, u0|sdram_controller|Selector109~1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[4]~26\, u0|width_adapter|width_adapter|out_data[4]~26, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[4]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[4]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[4]~29\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[4]~29, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[4]\, u0|sdram_controller|active_data[4], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector108~0\, u0|sdram_controller|Selector108~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector108~1\, u0|sdram_controller|Selector108~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[21]\, u0|cpu_nios|M_st_data[21], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~5\, u0|cmd_xbar_mux_001|src_payload~5, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[5]\, u0|width_adapter|width_adapter|data_reg[5], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[5]~27\, u0|width_adapter|width_adapter|out_data[5]~27, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[5]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[5]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[5]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[5]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[5]~30\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[5]~30, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[5]\, u0|sdram_controller|active_data[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[5]~_Duplicate_1\, u0|sdram_controller|m_data[5]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector107~0\, u0|sdram_controller|Selector107~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector107~1\, u0|sdram_controller|Selector107~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[6]~_Duplicate_1\, u0|sdram_controller|m_data[6]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[22]\, u0|cpu_nios|M_st_data[22], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~6\, u0|cmd_xbar_mux_001|src_payload~6, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[6]\, u0|width_adapter|width_adapter|data_reg[6], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[6]~28\, u0|width_adapter|width_adapter|out_data[6]~28, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[6]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[6], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[6]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[6], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[6]~31\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[6]~31, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[6]\, u0|sdram_controller|active_data[6], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector106~0\, u0|sdram_controller|Selector106~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector106~1\, u0|sdram_controller|Selector106~1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[7]~29\, u0|width_adapter|width_adapter|out_data[7]~29, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[7]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[7], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[7]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[7]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[7]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[7], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[7]~32\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[7]~32, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[7]\, u0|sdram_controller|active_data[7], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[7]~_Duplicate_1\, u0|sdram_controller|m_data[7]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector105~0\, u0|sdram_controller|Selector105~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector105~1\, u0|sdram_controller|Selector105~1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[8]~30\, u0|width_adapter|width_adapter|out_data[8]~30, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[8]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[8], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[8]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[8], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[8]~33\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[8]~33, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[8]\, u0|sdram_controller|active_data[8], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[8]~_Duplicate_1\, u0|sdram_controller|m_data[8]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector104~0\, u0|sdram_controller|Selector104~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector104~1\, u0|sdram_controller|Selector104~1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[25]~41\, u0|cpu_nios|E_st_data[25]~41, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[25]~19\, u0|cpu_nios|E_st_data[25]~19, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[25]~20\, u0|cpu_nios|E_st_data[25]~20, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[25]~21\, u0|cpu_nios|E_st_data[25]~21, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[25]\, u0|cpu_nios|M_st_data[25], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~9\, u0|cmd_xbar_mux_001|src_payload~9, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[9]\, u0|width_adapter|width_adapter|data_reg[9], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[9]~31\, u0|width_adapter|width_adapter|out_data[9]~31, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[9]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[9]~34\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[9]~34, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[9]\, u0|sdram_controller|active_data[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[9]~_Duplicate_1\, u0|sdram_controller|m_data[9]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector103~0\, u0|sdram_controller|Selector103~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector103~1\, u0|sdram_controller|Selector103~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[10]~_Duplicate_1\, u0|sdram_controller|m_data[10]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[10]~32\, u0|width_adapter|width_adapter|out_data[10]~32, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[10]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[10]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[10]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[10]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[10]~35\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[10]~35, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[10]\, u0|sdram_controller|active_data[10], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector102~0\, u0|sdram_controller|Selector102~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector102~1\, u0|sdram_controller|Selector102~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~11\, u0|cmd_xbar_mux_001|src_payload~11, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[11]\, u0|width_adapter|width_adapter|data_reg[11], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[11]~33\, u0|width_adapter|width_adapter|out_data[11]~33, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[11]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[11], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[11]~36\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[11]~36, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[11]\, u0|sdram_controller|active_data[11], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[11]~_Duplicate_1\, u0|sdram_controller|m_data[11]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector101~0\, u0|sdram_controller|Selector101~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector101~1\, u0|sdram_controller|Selector101~1, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[12]~34\, u0|width_adapter|width_adapter|out_data[12]~34, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[12]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[12]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[12]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[12]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[12]~37\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[12]~37, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[12]~_Duplicate_1\, u0|sdram_controller|m_data[12]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[12]\, u0|sdram_controller|active_data[12], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector100~0\, u0|sdram_controller|Selector100~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector100~1\, u0|sdram_controller|Selector100~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~13\, u0|cmd_xbar_mux_001|src_payload~13, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[13]\, u0|width_adapter|width_adapter|data_reg[13], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[13]~35\, u0|width_adapter|width_adapter|out_data[13]~35, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[13]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[13], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[13]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[13]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[13]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[13], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[13]~38\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[13]~38, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[13]\, u0|sdram_controller|active_data[13], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[13]~_Duplicate_1\, u0|sdram_controller|m_data[13]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector99~0\, u0|sdram_controller|Selector99~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector99~1\, u0|sdram_controller|Selector99~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~14\, u0|cmd_xbar_mux_001|src_payload~14, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[14]\, u0|width_adapter|width_adapter|data_reg[14], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[14]~36\, u0|width_adapter|width_adapter|out_data[14]~36, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[14]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[14], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[14]~39\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[14]~39, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[14]~_Duplicate_1\, u0|sdram_controller|m_data[14]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[14]\, u0|sdram_controller|active_data[14], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector98~0\, u0|sdram_controller|Selector98~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector98~1\, u0|sdram_controller|Selector98~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_data[15]~_Duplicate_1\, u0|sdram_controller|m_data[15]~_Duplicate_1, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[31]~31\, u0|cpu_nios|E_src2_prelim[31]~31, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_src2_prelim[31]\, u0|cpu_nios|E_src2_prelim[31], DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|E_st_data[31]~39\, u0|cpu_nios|E_st_data[31]~39, DE2_Board_top_level, 1
instance = comp, \u0|cpu_nios|M_st_data[31]\, u0|cpu_nios|M_st_data[31], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_payload~15\, u0|cmd_xbar_mux_001|src_payload~15, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|data_reg[15]\, u0|width_adapter|width_adapter|data_reg[15], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[15]~37\, u0|width_adapter|width_adapter|out_data[15]~37, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[15]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[15]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[15]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[15], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[15]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[15], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[15]~40\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[15]~40, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_data[15]\, u0|sdram_controller|active_data[15], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector97~0\, u0|sdram_controller|Selector97~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector97~1\, u0|sdram_controller|Selector97~1, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[0]~feeder\, u0|leds|data_out[0]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[0]\, u0|leds|data_out[0], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[1]~feeder\, u0|leds|data_out[1]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[1]\, u0|leds|data_out[1], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[2]\, u0|leds|data_out[2], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[3]~feeder\, u0|leds|data_out[3]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[3]\, u0|leds|data_out[3], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[4]~feeder\, u0|leds|data_out[4]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[4]\, u0|leds|data_out[4], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[6]~feeder\, u0|leds|data_out[6]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[6]\, u0|leds|data_out[6], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[7]\, u0|leds|data_out[7], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[8]~feeder\, u0|leds|data_out[8]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[8]\, u0|leds|data_out[8], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[9]~feeder\, u0|leds|data_out[9]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[9]\, u0|leds|data_out[9], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[10]\, u0|leds|data_out[10], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[11]\, u0|leds|data_out[11], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[12]~feeder\, u0|leds|data_out[12]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[12]\, u0|leds|data_out[12], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[13]~feeder\, u0|leds|data_out[13]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[13]\, u0|leds|data_out[13], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[14]~feeder\, u0|leds|data_out[14]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[14]\, u0|leds|data_out[14], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[15]\, u0|leds|data_out[15], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[16]~feeder\, u0|leds|data_out[16]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[16]\, u0|leds|data_out[16], DE2_Board_top_level, 1
instance = comp, \u0|leds|data_out[17]\, u0|leds|data_out[17], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[0]~6\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[0]~6, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~2\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~2, DE2_Board_top_level, 1
instance = comp, \u0|addr_router_001|Equal3~0\, u0|addr_router_001|Equal3~0, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|read_latency_shift_reg~1\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|read_latency_shift_reg~1, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|read_latency_shift_reg[0]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|read_latency_shift_reg[0], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, u0|lcd_display_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~0\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~0, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~1\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~1, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~4\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|av_waitrequest_generated~4, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3]~19\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3]~19, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[0]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[0], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[1]~8\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[1]~8, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[1]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[1], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[2]~10\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[2]~10, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[2]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[2], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3]~12\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3]~12, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[4]~14\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[4]~14, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[4]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[4], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[3], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display|LCD_E~1\, u0|lcd_display|LCD_E~1, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[5]~16\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[5]~16, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[5]\, u0|lcd_display_control_slave_translator|lcd_display_control_slave_translator|wait_latency_counter[5], DE2_Board_top_level, 1
instance = comp, \u0|lcd_display|LCD_E~2\, u0|lcd_display|LCD_E~2, DE2_Board_top_level, 1
instance = comp, \u0|lcd_display|LCD_E~3\, u0|lcd_display|LCD_E~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[9]~feeder\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[9]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[9]\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_regs|control_reg[9], DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~2\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~2, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~3\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd~3, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|pre_txd, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|txd~0\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|txd~0, DE2_Board_top_level, 1
instance = comp, \u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|txd\, u0|uart_rs232|the_Nios_Qsys_uart_RS232_tx|txd, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg~0\, u0|width_adapter|width_adapter|address_reg~0, DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[1]\, u0|width_adapter|width_adapter|address_reg[1], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[19]~14\, u0|width_adapter|width_adapter|out_data[19]~14, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[18]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[18]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[18]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[18], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[18]~15\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[18]~15, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[0]\, u0|sdram_controller|active_addr[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_addr[11]\, u0|sdram_controller|i_addr[11], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector94~0\, u0|sdram_controller|Selector94~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[46]\, u0|cmd_xbar_mux_001|src_data[46], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[10]\, u0|width_adapter|width_adapter|address_reg[10], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[28]~2\, u0|width_adapter|width_adapter|out_data[28]~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[27]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[27], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[27]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[27], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[27]~3\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[27]~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[9]\, u0|sdram_controller|active_addr[9], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_addr[2]~0\, u0|sdram_controller|m_addr[2]~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector94~1\, u0|sdram_controller|Selector94~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|m_addr[2]~2\, u0|sdram_controller|m_addr[2]~2, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[38]\, u0|cmd_xbar_mux_001|src_data[38], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[20]~15\, u0|width_adapter|width_adapter|out_data[20]~15, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[19]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[19]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[19]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[19]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[19], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[19]~16\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[19]~16, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector93~0\, u0|sdram_controller|Selector93~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector93~1\, u0|sdram_controller|Selector93~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[39]\, u0|cmd_xbar_mux_001|src_data[39], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[3]\, u0|width_adapter|width_adapter|address_reg[3], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[21]~16\, u0|width_adapter|width_adapter|out_data[21]~16, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[20]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[20], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[20]~17\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[20]~17, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[2]\, u0|sdram_controller|active_addr[2], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector92~0\, u0|sdram_controller|Selector92~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector92~1\, u0|sdram_controller|Selector92~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector91~0\, u0|sdram_controller|Selector91~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[40]\, u0|cmd_xbar_mux_001|src_data[40], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[4]\, u0|width_adapter|width_adapter|address_reg[4], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[22]~17\, u0|width_adapter|width_adapter|out_data[22]~17, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[21]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[21], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[21]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[21]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[21]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[21], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[21]~18\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[21]~18, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector91~1\, u0|sdram_controller|Selector91~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|f_select\, u0|sdram_controller|f_select, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[41]\, u0|cmd_xbar_mux_001|src_data[41], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[23]~18\, u0|width_adapter|width_adapter|out_data[23]~18, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[22]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[22]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[22]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[22], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[22]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[22], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[22]~19\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[22]~19, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector90~0\, u0|sdram_controller|Selector90~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector90~1\, u0|sdram_controller|Selector90~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[42]\, u0|cmd_xbar_mux_001|src_data[42], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[6]\, u0|width_adapter|width_adapter|address_reg[6], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[24]~19\, u0|width_adapter|width_adapter|out_data[24]~19, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[23]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[23], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[23]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[23], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[23]~20\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[23]~20, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[5]\, u0|sdram_controller|active_addr[5], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector89~0\, u0|sdram_controller|Selector89~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector89~1\, u0|sdram_controller|Selector89~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[43]\, u0|cmd_xbar_mux_001|src_data[43], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[7]\, u0|width_adapter|width_adapter|address_reg[7], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[25]~20\, u0|width_adapter|width_adapter|out_data[25]~20, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[24]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[24], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[24]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[24]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[24]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[24], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[24]~21\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[24]~21, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[6]\, u0|sdram_controller|active_addr[6], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector88~0\, u0|sdram_controller|Selector88~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector88~1\, u0|sdram_controller|Selector88~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[44]\, u0|cmd_xbar_mux_001|src_data[44], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[8]\, u0|width_adapter|width_adapter|address_reg[8], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[26]~21\, u0|width_adapter|width_adapter|out_data[26]~21, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[25]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[25]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[25]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[25], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[25]~22\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[25]~22, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[7]\, u0|sdram_controller|active_addr[7], DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[53]\, u0|cmd_xbar_mux_001|src_data[53], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[17]\, u0|width_adapter|width_adapter|address_reg[17], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[35]~10\, u0|width_adapter|width_adapter|out_data[35]~10, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[34]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[34], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[34]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[34], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[34]~11\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[34]~11, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[16]\, u0|sdram_controller|active_addr[16], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector87~0\, u0|sdram_controller|Selector87~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector87~1\, u0|sdram_controller|Selector87~1, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[54]\, u0|cmd_xbar_mux_001|src_data[54], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[18]\, u0|width_adapter|width_adapter|address_reg[18], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[36]~9\, u0|width_adapter|width_adapter|out_data[36]~9, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[35]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[35], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[35]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[35], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[35]~10\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[35]~10, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[17]\, u0|sdram_controller|active_addr[17], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector86~2\, u0|sdram_controller|Selector86~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector86~3\, u0|sdram_controller|Selector86~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector85~2\, u0|sdram_controller|Selector85~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector85~3\, u0|sdram_controller|Selector85~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector84~2\, u0|sdram_controller|Selector84~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector84~3\, u0|sdram_controller|Selector84~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector83~2\, u0|sdram_controller|Selector83~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector83~3\, u0|sdram_controller|Selector83~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector96~0\, u0|sdram_controller|Selector96~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|WideOr16~0\, u0|sdram_controller|WideOr16~0, DE2_Board_top_level, 1
instance = comp, \u0|cmd_xbar_mux_001|src_data[58]\, u0|cmd_xbar_mux_001|src_data[58], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|address_reg[22]\, u0|width_adapter|width_adapter|address_reg[22], DE2_Board_top_level, 1
instance = comp, \u0|width_adapter|width_adapter|out_data[40]~1\, u0|width_adapter|width_adapter|out_data[40]~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[39]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[39], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[39]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[39], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[39]~2\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[39]~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_addr[21]\, u0|sdram_controller|active_addr[21], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector95~0\, u0|sdram_controller|Selector95~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|comb~0\, u0|sdram_controller|comb~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|comb~1\, u0|sdram_controller|comb~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[16]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[16], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[16]~23\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[16]~23, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_dqm[0]\, u0|sdram_controller|active_dqm[0], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector114~0\, u0|sdram_controller|Selector114~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|comb~2\, u0|sdram_controller|comb~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|comb~3\, u0|sdram_controller|comb~3, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[17]~feeder\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[17]~feeder, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[17]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_0[17], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[17]\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|entry_1[17], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[17]~24\, u0|sdram_controller|the_Nios_Qsys_sdram_controller_input_efifo_module|rd_data[17]~24, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|active_dqm[1]\, u0|sdram_controller|active_dqm[1], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector113~0\, u0|sdram_controller|Selector113~0, DE2_Board_top_level, 1
instance = comp, \clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK\, clockPLL_inst|altpll_component|_clk1~clkctrl_e_DRAM_CLK, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector19~2\, u0|sdram_controller|Selector19~2, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector0~0\, u0|sdram_controller|Selector0~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|i_cmd[3]\, u0|sdram_controller|i_cmd[3], DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector19~0\, u0|sdram_controller|Selector19~0, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector19~1\, u0|sdram_controller|Selector19~1, DE2_Board_top_level, 1
instance = comp, \u0|sdram_controller|Selector19~3\, u0|sdram_controller|Selector19~3, DE2_Board_top_level, 1
instance = comp, \altera_reserved_tms~I\, altera_reserved_tms, DE2_Board_top_level, 1
instance = comp, \GPIO_0[0]~I\, GPIO_0[0], DE2_Board_top_level, 1
instance = comp, \GPIO_0[1]~I\, GPIO_0[1], DE2_Board_top_level, 1
instance = comp, \GPIO_0[2]~I\, GPIO_0[2], DE2_Board_top_level, 1
instance = comp, \GPIO_0[3]~I\, GPIO_0[3], DE2_Board_top_level, 1
instance = comp, \GPIO_0[4]~I\, GPIO_0[4], DE2_Board_top_level, 1
instance = comp, \GPIO_0[5]~I\, GPIO_0[5], DE2_Board_top_level, 1
instance = comp, \GPIO_0[6]~I\, GPIO_0[6], DE2_Board_top_level, 1
instance = comp, \GPIO_0[7]~I\, GPIO_0[7], DE2_Board_top_level, 1
instance = comp, \GPIO_0[8]~I\, GPIO_0[8], DE2_Board_top_level, 1
instance = comp, \GPIO_0[9]~I\, GPIO_0[9], DE2_Board_top_level, 1
instance = comp, \GPIO_0[10]~I\, GPIO_0[10], DE2_Board_top_level, 1
instance = comp, \GPIO_0[11]~I\, GPIO_0[11], DE2_Board_top_level, 1
instance = comp, \GPIO_0[12]~I\, GPIO_0[12], DE2_Board_top_level, 1
instance = comp, \GPIO_0[13]~I\, GPIO_0[13], DE2_Board_top_level, 1
instance = comp, \GPIO_0[14]~I\, GPIO_0[14], DE2_Board_top_level, 1
instance = comp, \GPIO_0[15]~I\, GPIO_0[15], DE2_Board_top_level, 1
instance = comp, \GPIO_0[16]~I\, GPIO_0[16], DE2_Board_top_level, 1
instance = comp, \GPIO_0[17]~I\, GPIO_0[17], DE2_Board_top_level, 1
instance = comp, \GPIO_0[18]~I\, GPIO_0[18], DE2_Board_top_level, 1
instance = comp, \GPIO_0[19]~I\, GPIO_0[19], DE2_Board_top_level, 1
instance = comp, \GPIO_0[20]~I\, GPIO_0[20], DE2_Board_top_level, 1
instance = comp, \GPIO_0[21]~I\, GPIO_0[21], DE2_Board_top_level, 1
instance = comp, \GPIO_0[22]~I\, GPIO_0[22], DE2_Board_top_level, 1
instance = comp, \GPIO_0[23]~I\, GPIO_0[23], DE2_Board_top_level, 1
instance = comp, \GPIO_0[24]~I\, GPIO_0[24], DE2_Board_top_level, 1
instance = comp, \GPIO_0[25]~I\, GPIO_0[25], DE2_Board_top_level, 1
instance = comp, \GPIO_0[26]~I\, GPIO_0[26], DE2_Board_top_level, 1
instance = comp, \GPIO_0[27]~I\, GPIO_0[27], DE2_Board_top_level, 1
instance = comp, \GPIO_0[28]~I\, GPIO_0[28], DE2_Board_top_level, 1
instance = comp, \GPIO_0[29]~I\, GPIO_0[29], DE2_Board_top_level, 1
instance = comp, \GPIO_0[30]~I\, GPIO_0[30], DE2_Board_top_level, 1
instance = comp, \GPIO_0[31]~I\, GPIO_0[31], DE2_Board_top_level, 1
instance = comp, \GPIO_0[32]~I\, GPIO_0[32], DE2_Board_top_level, 1
instance = comp, \GPIO_0[33]~I\, GPIO_0[33], DE2_Board_top_level, 1
instance = comp, \GPIO_0[34]~I\, GPIO_0[34], DE2_Board_top_level, 1
instance = comp, \GPIO_0[35]~I\, GPIO_0[35], DE2_Board_top_level, 1
instance = comp, \GPIO_1[0]~I\, GPIO_1[0], DE2_Board_top_level, 1
instance = comp, \GPIO_1[1]~I\, GPIO_1[1], DE2_Board_top_level, 1
instance = comp, \GPIO_1[2]~I\, GPIO_1[2], DE2_Board_top_level, 1
instance = comp, \GPIO_1[3]~I\, GPIO_1[3], DE2_Board_top_level, 1
instance = comp, \GPIO_1[4]~I\, GPIO_1[4], DE2_Board_top_level, 1
instance = comp, \GPIO_1[5]~I\, GPIO_1[5], DE2_Board_top_level, 1
instance = comp, \GPIO_1[6]~I\, GPIO_1[6], DE2_Board_top_level, 1
instance = comp, \GPIO_1[7]~I\, GPIO_1[7], DE2_Board_top_level, 1
instance = comp, \GPIO_1[8]~I\, GPIO_1[8], DE2_Board_top_level, 1
instance = comp, \GPIO_1[9]~I\, GPIO_1[9], DE2_Board_top_level, 1
instance = comp, \GPIO_1[10]~I\, GPIO_1[10], DE2_Board_top_level, 1
instance = comp, \GPIO_1[11]~I\, GPIO_1[11], DE2_Board_top_level, 1
instance = comp, \GPIO_1[12]~I\, GPIO_1[12], DE2_Board_top_level, 1
instance = comp, \GPIO_1[13]~I\, GPIO_1[13], DE2_Board_top_level, 1
instance = comp, \GPIO_1[14]~I\, GPIO_1[14], DE2_Board_top_level, 1
instance = comp, \GPIO_1[15]~I\, GPIO_1[15], DE2_Board_top_level, 1
instance = comp, \GPIO_1[16]~I\, GPIO_1[16], DE2_Board_top_level, 1
instance = comp, \GPIO_1[17]~I\, GPIO_1[17], DE2_Board_top_level, 1
instance = comp, \GPIO_1[18]~I\, GPIO_1[18], DE2_Board_top_level, 1
instance = comp, \GPIO_1[19]~I\, GPIO_1[19], DE2_Board_top_level, 1
instance = comp, \GPIO_1[20]~I\, GPIO_1[20], DE2_Board_top_level, 1
instance = comp, \GPIO_1[21]~I\, GPIO_1[21], DE2_Board_top_level, 1
instance = comp, \GPIO_1[22]~I\, GPIO_1[22], DE2_Board_top_level, 1
instance = comp, \GPIO_1[23]~I\, GPIO_1[23], DE2_Board_top_level, 1
instance = comp, \GPIO_1[24]~I\, GPIO_1[24], DE2_Board_top_level, 1
instance = comp, \GPIO_1[25]~I\, GPIO_1[25], DE2_Board_top_level, 1
instance = comp, \GPIO_1[26]~I\, GPIO_1[26], DE2_Board_top_level, 1
instance = comp, \GPIO_1[27]~I\, GPIO_1[27], DE2_Board_top_level, 1
instance = comp, \GPIO_1[28]~I\, GPIO_1[28], DE2_Board_top_level, 1
instance = comp, \GPIO_1[29]~I\, GPIO_1[29], DE2_Board_top_level, 1
instance = comp, \GPIO_1[30]~I\, GPIO_1[30], DE2_Board_top_level, 1
instance = comp, \GPIO_1[31]~I\, GPIO_1[31], DE2_Board_top_level, 1
instance = comp, \GPIO_1[32]~I\, GPIO_1[32], DE2_Board_top_level, 1
instance = comp, \GPIO_1[33]~I\, GPIO_1[33], DE2_Board_top_level, 1
instance = comp, \GPIO_1[34]~I\, GPIO_1[34], DE2_Board_top_level, 1
instance = comp, \GPIO_1[35]~I\, GPIO_1[35], DE2_Board_top_level, 1
instance = comp, \PS2_DAT~I\, PS2_DAT, DE2_Board_top_level, 1
instance = comp, \I2C_SDAT~I\, I2C_SDAT, DE2_Board_top_level, 1
instance = comp, \ENET_DATA[0]~I\, ENET_DATA[0], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[1]~I\, ENET_DATA[1], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[2]~I\, ENET_DATA[2], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[3]~I\, ENET_DATA[3], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[4]~I\, ENET_DATA[4], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[5]~I\, ENET_DATA[5], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[6]~I\, ENET_DATA[6], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[7]~I\, ENET_DATA[7], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[8]~I\, ENET_DATA[8], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[9]~I\, ENET_DATA[9], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[10]~I\, ENET_DATA[10], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[11]~I\, ENET_DATA[11], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[12]~I\, ENET_DATA[12], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[13]~I\, ENET_DATA[13], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[14]~I\, ENET_DATA[14], DE2_Board_top_level, 1
instance = comp, \ENET_DATA[15]~I\, ENET_DATA[15], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[0]~I\, OTG_DATA[0], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[1]~I\, OTG_DATA[1], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[2]~I\, OTG_DATA[2], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[3]~I\, OTG_DATA[3], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[4]~I\, OTG_DATA[4], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[5]~I\, OTG_DATA[5], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[6]~I\, OTG_DATA[6], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[7]~I\, OTG_DATA[7], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[8]~I\, OTG_DATA[8], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[9]~I\, OTG_DATA[9], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[10]~I\, OTG_DATA[10], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[11]~I\, OTG_DATA[11], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[12]~I\, OTG_DATA[12], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[13]~I\, OTG_DATA[13], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[14]~I\, OTG_DATA[14], DE2_Board_top_level, 1
instance = comp, \OTG_DATA[15]~I\, OTG_DATA[15], DE2_Board_top_level, 1
instance = comp, \OTG_FSPEED~I\, OTG_FSPEED, DE2_Board_top_level, 1
instance = comp, \OTG_LSPEED~I\, OTG_LSPEED, DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[0]~I\, SRAM_DQ[0], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[1]~I\, SRAM_DQ[1], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[2]~I\, SRAM_DQ[2], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[3]~I\, SRAM_DQ[3], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[4]~I\, SRAM_DQ[4], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[5]~I\, SRAM_DQ[5], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[6]~I\, SRAM_DQ[6], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[7]~I\, SRAM_DQ[7], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[8]~I\, SRAM_DQ[8], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[9]~I\, SRAM_DQ[9], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[10]~I\, SRAM_DQ[10], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[11]~I\, SRAM_DQ[11], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[12]~I\, SRAM_DQ[12], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[13]~I\, SRAM_DQ[13], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[14]~I\, SRAM_DQ[14], DE2_Board_top_level, 1
instance = comp, \SRAM_DQ[15]~I\, SRAM_DQ[15], DE2_Board_top_level, 1
instance = comp, \FL_DQ[0]~I\, FL_DQ[0], DE2_Board_top_level, 1
instance = comp, \FL_DQ[1]~I\, FL_DQ[1], DE2_Board_top_level, 1
instance = comp, \FL_DQ[2]~I\, FL_DQ[2], DE2_Board_top_level, 1
instance = comp, \FL_DQ[3]~I\, FL_DQ[3], DE2_Board_top_level, 1
instance = comp, \FL_DQ[4]~I\, FL_DQ[4], DE2_Board_top_level, 1
instance = comp, \FL_DQ[5]~I\, FL_DQ[5], DE2_Board_top_level, 1
instance = comp, \FL_DQ[6]~I\, FL_DQ[6], DE2_Board_top_level, 1
instance = comp, \FL_DQ[7]~I\, FL_DQ[7], DE2_Board_top_level, 1
instance = comp, \SD_DAT~I\, SD_DAT, DE2_Board_top_level, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, DE2_Board_top_level, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, DE2_Board_top_level, 1
instance = comp, \CLOCK_27~I\, CLOCK_27, DE2_Board_top_level, 1
instance = comp, \EXT_CLOCK~I\, EXT_CLOCK, DE2_Board_top_level, 1
instance = comp, \KEY[1]~I\, KEY[1], DE2_Board_top_level, 1
instance = comp, \KEY[2]~I\, KEY[2], DE2_Board_top_level, 1
instance = comp, \KEY[3]~I\, KEY[3], DE2_Board_top_level, 1
instance = comp, \LEDR[0]~I\, LEDR[0], DE2_Board_top_level, 1
instance = comp, \LEDR[1]~I\, LEDR[1], DE2_Board_top_level, 1
instance = comp, \LEDR[2]~I\, LEDR[2], DE2_Board_top_level, 1
instance = comp, \LEDR[3]~I\, LEDR[3], DE2_Board_top_level, 1
instance = comp, \LEDR[4]~I\, LEDR[4], DE2_Board_top_level, 1
instance = comp, \LEDR[5]~I\, LEDR[5], DE2_Board_top_level, 1
instance = comp, \LEDR[6]~I\, LEDR[6], DE2_Board_top_level, 1
instance = comp, \LEDR[7]~I\, LEDR[7], DE2_Board_top_level, 1
instance = comp, \LEDR[8]~I\, LEDR[8], DE2_Board_top_level, 1
instance = comp, \LEDR[9]~I\, LEDR[9], DE2_Board_top_level, 1
instance = comp, \LEDR[10]~I\, LEDR[10], DE2_Board_top_level, 1
instance = comp, \LEDR[11]~I\, LEDR[11], DE2_Board_top_level, 1
instance = comp, \LEDR[12]~I\, LEDR[12], DE2_Board_top_level, 1
instance = comp, \LEDR[13]~I\, LEDR[13], DE2_Board_top_level, 1
instance = comp, \LEDR[14]~I\, LEDR[14], DE2_Board_top_level, 1
instance = comp, \LEDR[15]~I\, LEDR[15], DE2_Board_top_level, 1
instance = comp, \LEDR[16]~I\, LEDR[16], DE2_Board_top_level, 1
instance = comp, \LEDR[17]~I\, LEDR[17], DE2_Board_top_level, 1
instance = comp, \LEDG[0]~I\, LEDG[0], DE2_Board_top_level, 1
instance = comp, \LEDG[1]~I\, LEDG[1], DE2_Board_top_level, 1
instance = comp, \LEDG[2]~I\, LEDG[2], DE2_Board_top_level, 1
instance = comp, \LEDG[3]~I\, LEDG[3], DE2_Board_top_level, 1
instance = comp, \LEDG[4]~I\, LEDG[4], DE2_Board_top_level, 1
instance = comp, \LEDG[5]~I\, LEDG[5], DE2_Board_top_level, 1
instance = comp, \LEDG[6]~I\, LEDG[6], DE2_Board_top_level, 1
instance = comp, \LEDG[7]~I\, LEDG[7], DE2_Board_top_level, 1
instance = comp, \LEDG[8]~I\, LEDG[8], DE2_Board_top_level, 1
instance = comp, \HEX0[0]~I\, HEX0[0], DE2_Board_top_level, 1
instance = comp, \HEX0[1]~I\, HEX0[1], DE2_Board_top_level, 1
instance = comp, \HEX0[2]~I\, HEX0[2], DE2_Board_top_level, 1
instance = comp, \HEX0[3]~I\, HEX0[3], DE2_Board_top_level, 1
instance = comp, \HEX0[4]~I\, HEX0[4], DE2_Board_top_level, 1
instance = comp, \HEX0[5]~I\, HEX0[5], DE2_Board_top_level, 1
instance = comp, \HEX0[6]~I\, HEX0[6], DE2_Board_top_level, 1
instance = comp, \HEX1[0]~I\, HEX1[0], DE2_Board_top_level, 1
instance = comp, \HEX1[1]~I\, HEX1[1], DE2_Board_top_level, 1
instance = comp, \HEX1[2]~I\, HEX1[2], DE2_Board_top_level, 1
instance = comp, \HEX1[3]~I\, HEX1[3], DE2_Board_top_level, 1
instance = comp, \HEX1[4]~I\, HEX1[4], DE2_Board_top_level, 1
instance = comp, \HEX1[5]~I\, HEX1[5], DE2_Board_top_level, 1
instance = comp, \HEX1[6]~I\, HEX1[6], DE2_Board_top_level, 1
instance = comp, \HEX2[0]~I\, HEX2[0], DE2_Board_top_level, 1
instance = comp, \HEX2[1]~I\, HEX2[1], DE2_Board_top_level, 1
instance = comp, \HEX2[2]~I\, HEX2[2], DE2_Board_top_level, 1
instance = comp, \HEX2[3]~I\, HEX2[3], DE2_Board_top_level, 1
instance = comp, \HEX2[4]~I\, HEX2[4], DE2_Board_top_level, 1
instance = comp, \HEX2[5]~I\, HEX2[5], DE2_Board_top_level, 1
instance = comp, \HEX2[6]~I\, HEX2[6], DE2_Board_top_level, 1
instance = comp, \HEX3[0]~I\, HEX3[0], DE2_Board_top_level, 1
instance = comp, \HEX3[1]~I\, HEX3[1], DE2_Board_top_level, 1
instance = comp, \HEX3[2]~I\, HEX3[2], DE2_Board_top_level, 1
instance = comp, \HEX3[3]~I\, HEX3[3], DE2_Board_top_level, 1
instance = comp, \HEX3[4]~I\, HEX3[4], DE2_Board_top_level, 1
instance = comp, \HEX3[5]~I\, HEX3[5], DE2_Board_top_level, 1
instance = comp, \HEX3[6]~I\, HEX3[6], DE2_Board_top_level, 1
instance = comp, \HEX4[0]~I\, HEX4[0], DE2_Board_top_level, 1
instance = comp, \HEX4[1]~I\, HEX4[1], DE2_Board_top_level, 1
instance = comp, \HEX4[2]~I\, HEX4[2], DE2_Board_top_level, 1
instance = comp, \HEX4[3]~I\, HEX4[3], DE2_Board_top_level, 1
instance = comp, \HEX4[4]~I\, HEX4[4], DE2_Board_top_level, 1
instance = comp, \HEX4[5]~I\, HEX4[5], DE2_Board_top_level, 1
instance = comp, \HEX4[6]~I\, HEX4[6], DE2_Board_top_level, 1
instance = comp, \HEX5[0]~I\, HEX5[0], DE2_Board_top_level, 1
instance = comp, \HEX5[1]~I\, HEX5[1], DE2_Board_top_level, 1
instance = comp, \HEX5[2]~I\, HEX5[2], DE2_Board_top_level, 1
instance = comp, \HEX5[3]~I\, HEX5[3], DE2_Board_top_level, 1
instance = comp, \HEX5[4]~I\, HEX5[4], DE2_Board_top_level, 1
instance = comp, \HEX5[5]~I\, HEX5[5], DE2_Board_top_level, 1
instance = comp, \HEX5[6]~I\, HEX5[6], DE2_Board_top_level, 1
instance = comp, \HEX6[0]~I\, HEX6[0], DE2_Board_top_level, 1
instance = comp, \HEX6[1]~I\, HEX6[1], DE2_Board_top_level, 1
instance = comp, \HEX6[2]~I\, HEX6[2], DE2_Board_top_level, 1
instance = comp, \HEX6[3]~I\, HEX6[3], DE2_Board_top_level, 1
instance = comp, \HEX6[4]~I\, HEX6[4], DE2_Board_top_level, 1
instance = comp, \HEX6[5]~I\, HEX6[5], DE2_Board_top_level, 1
instance = comp, \HEX6[6]~I\, HEX6[6], DE2_Board_top_level, 1
instance = comp, \HEX7[0]~I\, HEX7[0], DE2_Board_top_level, 1
instance = comp, \HEX7[1]~I\, HEX7[1], DE2_Board_top_level, 1
instance = comp, \HEX7[2]~I\, HEX7[2], DE2_Board_top_level, 1
instance = comp, \HEX7[3]~I\, HEX7[3], DE2_Board_top_level, 1
instance = comp, \HEX7[4]~I\, HEX7[4], DE2_Board_top_level, 1
instance = comp, \HEX7[5]~I\, HEX7[5], DE2_Board_top_level, 1
instance = comp, \HEX7[6]~I\, HEX7[6], DE2_Board_top_level, 1
instance = comp, \LCD_RW~I\, LCD_RW, DE2_Board_top_level, 1
instance = comp, \LCD_EN~I\, LCD_EN, DE2_Board_top_level, 1
instance = comp, \LCD_RS~I\, LCD_RS, DE2_Board_top_level, 1
instance = comp, \LCD_ON~I\, LCD_ON, DE2_Board_top_level, 1
instance = comp, \LCD_BLON~I\, LCD_BLON, DE2_Board_top_level, 1
instance = comp, \VGA_R[0]~I\, VGA_R[0], DE2_Board_top_level, 1
instance = comp, \VGA_R[1]~I\, VGA_R[1], DE2_Board_top_level, 1
instance = comp, \VGA_R[2]~I\, VGA_R[2], DE2_Board_top_level, 1
instance = comp, \VGA_R[3]~I\, VGA_R[3], DE2_Board_top_level, 1
instance = comp, \VGA_R[4]~I\, VGA_R[4], DE2_Board_top_level, 1
instance = comp, \VGA_R[5]~I\, VGA_R[5], DE2_Board_top_level, 1
instance = comp, \VGA_R[6]~I\, VGA_R[6], DE2_Board_top_level, 1
instance = comp, \VGA_R[7]~I\, VGA_R[7], DE2_Board_top_level, 1
instance = comp, \VGA_R[8]~I\, VGA_R[8], DE2_Board_top_level, 1
instance = comp, \VGA_R[9]~I\, VGA_R[9], DE2_Board_top_level, 1
instance = comp, \VGA_G[0]~I\, VGA_G[0], DE2_Board_top_level, 1
instance = comp, \VGA_G[1]~I\, VGA_G[1], DE2_Board_top_level, 1
instance = comp, \VGA_G[2]~I\, VGA_G[2], DE2_Board_top_level, 1
instance = comp, \VGA_G[3]~I\, VGA_G[3], DE2_Board_top_level, 1
instance = comp, \VGA_G[4]~I\, VGA_G[4], DE2_Board_top_level, 1
instance = comp, \VGA_G[5]~I\, VGA_G[5], DE2_Board_top_level, 1
instance = comp, \VGA_G[6]~I\, VGA_G[6], DE2_Board_top_level, 1
instance = comp, \VGA_G[7]~I\, VGA_G[7], DE2_Board_top_level, 1
instance = comp, \VGA_G[8]~I\, VGA_G[8], DE2_Board_top_level, 1
instance = comp, \VGA_G[9]~I\, VGA_G[9], DE2_Board_top_level, 1
instance = comp, \VGA_B[0]~I\, VGA_B[0], DE2_Board_top_level, 1
instance = comp, \VGA_B[1]~I\, VGA_B[1], DE2_Board_top_level, 1
instance = comp, \VGA_B[2]~I\, VGA_B[2], DE2_Board_top_level, 1
instance = comp, \VGA_B[3]~I\, VGA_B[3], DE2_Board_top_level, 1
instance = comp, \VGA_B[4]~I\, VGA_B[4], DE2_Board_top_level, 1
instance = comp, \VGA_B[5]~I\, VGA_B[5], DE2_Board_top_level, 1
instance = comp, \VGA_B[6]~I\, VGA_B[6], DE2_Board_top_level, 1
instance = comp, \VGA_B[7]~I\, VGA_B[7], DE2_Board_top_level, 1
instance = comp, \VGA_B[8]~I\, VGA_B[8], DE2_Board_top_level, 1
instance = comp, \VGA_B[9]~I\, VGA_B[9], DE2_Board_top_level, 1
instance = comp, \VGA_CLK~I\, VGA_CLK, DE2_Board_top_level, 1
instance = comp, \VGA_BLANK~I\, VGA_BLANK, DE2_Board_top_level, 1
instance = comp, \VGA_HS~I\, VGA_HS, DE2_Board_top_level, 1
instance = comp, \VGA_VS~I\, VGA_VS, DE2_Board_top_level, 1
instance = comp, \VGA_SYNC~I\, VGA_SYNC, DE2_Board_top_level, 1
instance = comp, \AUD_XCK~I\, AUD_XCK, DE2_Board_top_level, 1
instance = comp, \AUD_BCLK~I\, AUD_BCLK, DE2_Board_top_level, 1
instance = comp, \AUD_DACDAT~I\, AUD_DACDAT, DE2_Board_top_level, 1
instance = comp, \AUD_DACLRCK~I\, AUD_DACLRCK, DE2_Board_top_level, 1
instance = comp, \AUD_ADCDAT~I\, AUD_ADCDAT, DE2_Board_top_level, 1
instance = comp, \AUD_ADCLRCL~I\, AUD_ADCLRCL, DE2_Board_top_level, 1
instance = comp, \UART_TXD~I\, UART_TXD, DE2_Board_top_level, 1
instance = comp, \PS2_CLK~I\, PS2_CLK, DE2_Board_top_level, 1
instance = comp, \I2C_SCLK~I\, I2C_SCLK, DE2_Board_top_level, 1
instance = comp, \ENET_CLK~I\, ENET_CLK, DE2_Board_top_level, 1
instance = comp, \ENET_CMD~I\, ENET_CMD, DE2_Board_top_level, 1
instance = comp, \ENET_CS_N~I\, ENET_CS_N, DE2_Board_top_level, 1
instance = comp, \ENET_INT~I\, ENET_INT, DE2_Board_top_level, 1
instance = comp, \ENET_RD_N~I\, ENET_RD_N, DE2_Board_top_level, 1
instance = comp, \ENET_WR_N~I\, ENET_WR_N, DE2_Board_top_level, 1
instance = comp, \ENET_RST_N~I\, ENET_RST_N, DE2_Board_top_level, 1
instance = comp, \TD_DATA[0]~I\, TD_DATA[0], DE2_Board_top_level, 1
instance = comp, \TD_DATA[1]~I\, TD_DATA[1], DE2_Board_top_level, 1
instance = comp, \TD_DATA[2]~I\, TD_DATA[2], DE2_Board_top_level, 1
instance = comp, \TD_DATA[3]~I\, TD_DATA[3], DE2_Board_top_level, 1
instance = comp, \TD_DATA[4]~I\, TD_DATA[4], DE2_Board_top_level, 1
instance = comp, \TD_DATA[5]~I\, TD_DATA[5], DE2_Board_top_level, 1
instance = comp, \TD_DATA[6]~I\, TD_DATA[6], DE2_Board_top_level, 1
instance = comp, \TD_DATA[7]~I\, TD_DATA[7], DE2_Board_top_level, 1
instance = comp, \TD_HS~I\, TD_HS, DE2_Board_top_level, 1
instance = comp, \TD_VS~I\, TD_VS, DE2_Board_top_level, 1
instance = comp, \TD_CLK27~I\, TD_CLK27, DE2_Board_top_level, 1
instance = comp, \TD_RESET~I\, TD_RESET, DE2_Board_top_level, 1
instance = comp, \OTG_ADDR[0]~I\, OTG_ADDR[0], DE2_Board_top_level, 1
instance = comp, \OTG_ADDR[1]~I\, OTG_ADDR[1], DE2_Board_top_level, 1
instance = comp, \OTG_CS_N~I\, OTG_CS_N, DE2_Board_top_level, 1
instance = comp, \OTG_RD_N~I\, OTG_RD_N, DE2_Board_top_level, 1
instance = comp, \OTG_WR_N~I\, OTG_WR_N, DE2_Board_top_level, 1
instance = comp, \OTG_RST_N~I\, OTG_RST_N, DE2_Board_top_level, 1
instance = comp, \OTG_INT0~I\, OTG_INT0, DE2_Board_top_level, 1
instance = comp, \OTG_INT1~I\, OTG_INT1, DE2_Board_top_level, 1
instance = comp, \OTG_DREQ0~I\, OTG_DREQ0, DE2_Board_top_level, 1
instance = comp, \OTG_DREQ1~I\, OTG_DREQ1, DE2_Board_top_level, 1
instance = comp, \OTG_DACK0_N~I\, OTG_DACK0_N, DE2_Board_top_level, 1
instance = comp, \OTG_DACK1_N~I\, OTG_DACK1_N, DE2_Board_top_level, 1
instance = comp, \IRDA_TXD~I\, IRDA_TXD, DE2_Board_top_level, 1
instance = comp, \IRDA_RXD~I\, IRDA_RXD, DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[0]~I\, DRAM_ADDR[0], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[1]~I\, DRAM_ADDR[1], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[2]~I\, DRAM_ADDR[2], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[3]~I\, DRAM_ADDR[3], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[4]~I\, DRAM_ADDR[4], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[5]~I\, DRAM_ADDR[5], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[6]~I\, DRAM_ADDR[6], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[7]~I\, DRAM_ADDR[7], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[8]~I\, DRAM_ADDR[8], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[9]~I\, DRAM_ADDR[9], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[10]~I\, DRAM_ADDR[10], DE2_Board_top_level, 1
instance = comp, \DRAM_ADDR[11]~I\, DRAM_ADDR[11], DE2_Board_top_level, 1
instance = comp, \DRAM_BA_0~I\, DRAM_BA_0, DE2_Board_top_level, 1
instance = comp, \DRAM_BA_1~I\, DRAM_BA_1, DE2_Board_top_level, 1
instance = comp, \DRAM_LDQM~I\, DRAM_LDQM, DE2_Board_top_level, 1
instance = comp, \DRAM_UDQM~I\, DRAM_UDQM, DE2_Board_top_level, 1
instance = comp, \DRAM_RAS_N~I\, DRAM_RAS_N, DE2_Board_top_level, 1
instance = comp, \DRAM_CAS_N~I\, DRAM_CAS_N, DE2_Board_top_level, 1
instance = comp, \DRAM_CKE~I\, DRAM_CKE, DE2_Board_top_level, 1
instance = comp, \DRAM_CLK~I\, DRAM_CLK, DE2_Board_top_level, 1
instance = comp, \DRAM_WE_N~I\, DRAM_WE_N, DE2_Board_top_level, 1
instance = comp, \DRAM_CS_N~I\, DRAM_CS_N, DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[0]~I\, SRAM_ADDR[0], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[1]~I\, SRAM_ADDR[1], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[2]~I\, SRAM_ADDR[2], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[3]~I\, SRAM_ADDR[3], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[4]~I\, SRAM_ADDR[4], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[5]~I\, SRAM_ADDR[5], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[6]~I\, SRAM_ADDR[6], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[7]~I\, SRAM_ADDR[7], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[8]~I\, SRAM_ADDR[8], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[9]~I\, SRAM_ADDR[9], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[10]~I\, SRAM_ADDR[10], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[11]~I\, SRAM_ADDR[11], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[12]~I\, SRAM_ADDR[12], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[13]~I\, SRAM_ADDR[13], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[14]~I\, SRAM_ADDR[14], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[15]~I\, SRAM_ADDR[15], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[16]~I\, SRAM_ADDR[16], DE2_Board_top_level, 1
instance = comp, \SRAM_ADDR[17]~I\, SRAM_ADDR[17], DE2_Board_top_level, 1
instance = comp, \SRAM_WE_N~I\, SRAM_WE_N, DE2_Board_top_level, 1
instance = comp, \SRAM_OE_N~I\, SRAM_OE_N, DE2_Board_top_level, 1
instance = comp, \SRAM_UB_N~I\, SRAM_UB_N, DE2_Board_top_level, 1
instance = comp, \SRAM_LB_N~I\, SRAM_LB_N, DE2_Board_top_level, 1
instance = comp, \SRAM_CE_N~I\, SRAM_CE_N, DE2_Board_top_level, 1
instance = comp, \FL_ADDR[0]~I\, FL_ADDR[0], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[1]~I\, FL_ADDR[1], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[2]~I\, FL_ADDR[2], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[3]~I\, FL_ADDR[3], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[4]~I\, FL_ADDR[4], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[5]~I\, FL_ADDR[5], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[6]~I\, FL_ADDR[6], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[7]~I\, FL_ADDR[7], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[8]~I\, FL_ADDR[8], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[9]~I\, FL_ADDR[9], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[10]~I\, FL_ADDR[10], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[11]~I\, FL_ADDR[11], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[12]~I\, FL_ADDR[12], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[13]~I\, FL_ADDR[13], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[14]~I\, FL_ADDR[14], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[15]~I\, FL_ADDR[15], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[16]~I\, FL_ADDR[16], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[17]~I\, FL_ADDR[17], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[18]~I\, FL_ADDR[18], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[19]~I\, FL_ADDR[19], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[20]~I\, FL_ADDR[20], DE2_Board_top_level, 1
instance = comp, \FL_ADDR[21]~I\, FL_ADDR[21], DE2_Board_top_level, 1
instance = comp, \FL_CE_N~I\, FL_CE_N, DE2_Board_top_level, 1
instance = comp, \FL_OE_N~I\, FL_OE_N, DE2_Board_top_level, 1
instance = comp, \FL_RST_N~I\, FL_RST_N, DE2_Board_top_level, 1
instance = comp, \FL_WE_N~I\, FL_WE_N, DE2_Board_top_level, 1
instance = comp, \SD_DAT3~I\, SD_DAT3, DE2_Board_top_level, 1
instance = comp, \SD_CMD~I\, SD_CMD, DE2_Board_top_level, 1
instance = comp, \SD_CLK~I\, SD_CLK, DE2_Board_top_level, 1
instance = comp, \altera_reserved_tdo~I\, altera_reserved_tdo, DE2_Board_top_level, 1
