# compile verilog/system verilog design source files
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog blk_mem_gen_v8_3_3  "../../../lab10_zg143.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sources_1/imports/new/ShiftReg.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sources_1/imports/new/FSM_CTL.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sources_1/imports/new/Bit_timer.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sources_1/imports/lab8_fifo/fifo.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sources_1/imports/new/baud_gen.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sources_1/imports/uart_rx_files/uart_rx.v"
verilog xil_defaultlib  "../../../lab10_zg143.srcs/sim_1/imports/uart_rx_files/tb_uart_rx.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
