INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_apint_arith_top glbl -prj apint_arith.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s apint_arith -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vsananda/work/apint_arith/proj_apint_arith/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vsananda/work/apint_arith/proj_apint_arith/solution1/sim/verilog/apint_arith.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_apint_arith_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vsananda/work/apint_arith/proj_apint_arith/solution1/sim/verilog/apint_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apint_arith
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vsananda/work/apint_arith/proj_apint_arith/solution1/sim/verilog/apint_arith_mul_mdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apint_arith_mul_mdEe_DSP48_0
INFO: [VRFC 10-311] analyzing module apint_arith_mul_mdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vsananda/work/apint_arith/proj_apint_arith/solution1/sim/verilog/apint_arith_sdiv_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apint_arith_sdiv_cud_div_u
INFO: [VRFC 10-311] analyzing module apint_arith_sdiv_cud_div
INFO: [VRFC 10-311] analyzing module apint_arith_sdiv_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vsananda/work/apint_arith/proj_apint_arith/solution1/sim/verilog/apint_arith_srem_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apint_arith_srem_bkb_div_u
INFO: [VRFC 10-311] analyzing module apint_arith_srem_bkb_div
INFO: [VRFC 10-311] analyzing module apint_arith_srem_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.apint_arith_srem_bkb_div_u(in0_W...
Compiling module xil_defaultlib.apint_arith_srem_bkb_div(in0_WID...
Compiling module xil_defaultlib.apint_arith_srem_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.apint_arith_sdiv_cud_div_u(in0_W...
Compiling module xil_defaultlib.apint_arith_sdiv_cud_div(in0_WID...
Compiling module xil_defaultlib.apint_arith_sdiv_cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.apint_arith_mul_mdEe_DSP48_0
Compiling module xil_defaultlib.apint_arith_mul_mdEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.apint_arith
Compiling module xil_defaultlib.apatb_apint_arith_top
Compiling module work.glbl
Built simulation snapshot apint_arith
