// Seed: 486359816
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2
);
  wire id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    input wire id_2,
    output logic id_3,
    input tri0 id_4,
    input supply1 id_5,
    output logic id_6,
    input tri id_7,
    output wand id_8,
    output wire id_9
);
  reg id_11;
  supply1 id_12;
  module_0(
      id_5, id_4, id_8
  );
  assign id_9 = 1 == 1;
  initial
    repeat (1) begin
      id_3 <= id_11;
      disable id_13;
      id_6 <= id_1;
      id_11 = id_13;
      id_11 <= (id_12) ^ id_7;
      id_11 <= 1;
      wait (1'b0 & 1);
    end
endmodule
