

================================================================
== Vitis HLS Report for 'kernel_nlp'
================================================================
* Date:           Fri Sep 27 19:12:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  5.298 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  134406161|  134406161|  0.712 sec|  0.712 sec|  134406162|  134406162|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                                                                                   |                                                                        |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |                                      Instance                                     |                                 Module                                 |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_fu_255                     |kernel_nlp_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2                     |       2603|       2603|  11.831 us|  11.831 us|       2603|       2603|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5_fu_270                     |kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5                     |       3003|       3003|  13.649 us|  13.649 us|       3003|       3003|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_77_7_VITIS_LOOP_78_8_fu_285                     |kernel_nlp_Pipeline_VITIS_LOOP_77_7_VITIS_LOOP_78_8                     |       3003|       3003|  13.649 us|  13.649 us|       3003|       3003|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12_fu_300  |kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12  |  134400009|  134400009|  0.712 sec|  0.712 sec|  134400009|  134400009|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_135_14_fu_332                 |kernel_nlp_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_135_14                 |       3004|       3004|  13.653 us|  13.653 us|       3004|       3004|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|     5|    14205|    11655|    0|
|Memory               |      384|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     3071|    -|
|Register             |        -|     -|      393|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      474|     5|    14598|    14732|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       32|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       10|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                                    |control_s_axi                                                           |        0|   0|   322|   552|    0|
    |gmem0_m_axi_U                                                                      |gmem0_m_axi                                                             |       30|   0|  3521|  2695|    0|
    |gmem1_m_axi_U                                                                      |gmem1_m_axi                                                             |       30|   0|  3521|  2695|    0|
    |gmem2_m_axi_U                                                                      |gmem2_m_axi                                                             |       30|   0|  3521|  2695|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_135_14_fu_332                 |kernel_nlp_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_135_14                 |        0|   0|   560|   271|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_fu_255                     |kernel_nlp_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2                     |        0|   0|   564|   298|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5_fu_270                     |kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5                     |        0|   0|   558|   253|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_77_7_VITIS_LOOP_78_8_fu_285                     |kernel_nlp_Pipeline_VITIS_LOOP_77_7_VITIS_LOOP_78_8                     |        0|   0|   558|   253|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12_fu_300  |kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12  |        0|   5|  1080|  1943|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                              |                                                                        |       90|   5| 14205| 11655|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v0_U    |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v0_1_U  |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v0_2_U  |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v0_3_U  |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v0_4_U  |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v0_5_U  |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v0_6_U  |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v0_7_U  |v0_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_U    |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v1_1_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v1_2_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v1_3_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v1_4_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v1_5_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v1_6_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v1_7_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_U    |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_1_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_2_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_3_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_4_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_5_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_6_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_7_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                      |      384|  0|   0|    0|136000|  768|    24|      4352000|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   6|           3|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  775|        147|    1|        147|
    |ap_done         |    9|          2|    1|          2|
    |gmem0_ARADDR    |   14|          3|   64|        192|
    |gmem0_ARLEN     |   14|          3|   32|         96|
    |gmem0_ARVALID   |   14|          3|    1|          3|
    |gmem0_RREADY    |    9|          2|    1|          2|
    |gmem0_blk_n_AR  |    9|          2|    1|          2|
    |gmem1_ARADDR    |   14|          3|   64|        192|
    |gmem1_ARLEN     |   14|          3|   32|         96|
    |gmem1_ARVALID   |   14|          3|    1|          3|
    |gmem1_RREADY    |    9|          2|    1|          2|
    |gmem1_blk_n_AR  |    9|          2|    1|          2|
    |gmem2_ARADDR    |   14|          3|   64|        192|
    |gmem2_ARLEN     |   14|          3|   32|         96|
    |gmem2_ARVALID   |   14|          3|    1|          3|
    |gmem2_AWADDR    |   14|          3|   64|        192|
    |gmem2_AWLEN     |   14|          3|   32|         96|
    |gmem2_AWVALID   |   14|          3|    1|          3|
    |gmem2_BREADY    |   14|          3|    1|          3|
    |gmem2_RREADY    |    9|          2|    1|          2|
    |gmem2_WVALID    |    9|          2|    1|          2|
    |gmem2_blk_n_AR  |    9|          2|    1|          2|
    |gmem2_blk_n_AW  |    9|          2|    1|          2|
    |gmem2_blk_n_B   |    9|          2|    1|          2|
    |v0_1_address0   |   14|          3|   13|         39|
    |v0_1_address1   |   14|          3|   13|         39|
    |v0_1_ce0        |   14|          3|    1|          3|
    |v0_1_ce1        |   14|          3|    1|          3|
    |v0_1_we0        |    9|          2|    1|          2|
    |v0_1_we1        |    9|          2|    1|          2|
    |v0_2_address0   |   14|          3|   13|         39|
    |v0_2_address1   |   14|          3|   13|         39|
    |v0_2_ce0        |   14|          3|    1|          3|
    |v0_2_ce1        |   14|          3|    1|          3|
    |v0_2_we0        |    9|          2|    1|          2|
    |v0_2_we1        |    9|          2|    1|          2|
    |v0_3_address0   |   14|          3|   13|         39|
    |v0_3_address1   |   14|          3|   13|         39|
    |v0_3_ce0        |   14|          3|    1|          3|
    |v0_3_ce1        |   14|          3|    1|          3|
    |v0_3_we0        |    9|          2|    1|          2|
    |v0_3_we1        |    9|          2|    1|          2|
    |v0_4_address0   |   14|          3|   13|         39|
    |v0_4_address1   |   14|          3|   13|         39|
    |v0_4_ce0        |   14|          3|    1|          3|
    |v0_4_ce1        |   14|          3|    1|          3|
    |v0_4_we0        |    9|          2|    1|          2|
    |v0_4_we1        |    9|          2|    1|          2|
    |v0_5_address0   |   14|          3|   13|         39|
    |v0_5_address1   |   14|          3|   13|         39|
    |v0_5_ce0        |   14|          3|    1|          3|
    |v0_5_ce1        |   14|          3|    1|          3|
    |v0_5_we0        |    9|          2|    1|          2|
    |v0_5_we1        |    9|          2|    1|          2|
    |v0_6_address0   |   14|          3|   13|         39|
    |v0_6_address1   |   14|          3|   13|         39|
    |v0_6_ce0        |   14|          3|    1|          3|
    |v0_6_ce1        |   14|          3|    1|          3|
    |v0_6_we0        |    9|          2|    1|          2|
    |v0_6_we1        |    9|          2|    1|          2|
    |v0_7_address0   |   14|          3|   13|         39|
    |v0_7_address1   |   14|          3|   13|         39|
    |v0_7_ce0        |   14|          3|    1|          3|
    |v0_7_ce1        |   14|          3|    1|          3|
    |v0_7_we0        |    9|          2|    1|          2|
    |v0_7_we1        |    9|          2|    1|          2|
    |v0_address0     |   14|          3|   13|         39|
    |v0_address1     |   14|          3|   13|         39|
    |v0_ce0          |   14|          3|    1|          3|
    |v0_ce1          |   14|          3|    1|          3|
    |v0_we0          |    9|          2|    1|          2|
    |v0_we1          |    9|          2|    1|          2|
    |v1_1_address0   |   14|          3|   13|         39|
    |v1_1_address1   |   14|          3|   13|         39|
    |v1_1_ce0        |   14|          3|    1|          3|
    |v1_1_ce1        |   14|          3|    1|          3|
    |v1_1_we0        |    9|          2|    1|          2|
    |v1_1_we1        |    9|          2|    1|          2|
    |v1_2_address0   |   14|          3|   13|         39|
    |v1_2_address1   |   14|          3|   13|         39|
    |v1_2_ce0        |   14|          3|    1|          3|
    |v1_2_ce1        |   14|          3|    1|          3|
    |v1_2_we0        |    9|          2|    1|          2|
    |v1_2_we1        |    9|          2|    1|          2|
    |v1_3_address0   |   14|          3|   13|         39|
    |v1_3_address1   |   14|          3|   13|         39|
    |v1_3_ce0        |   14|          3|    1|          3|
    |v1_3_ce1        |   14|          3|    1|          3|
    |v1_3_we0        |    9|          2|    1|          2|
    |v1_3_we1        |    9|          2|    1|          2|
    |v1_4_address0   |   14|          3|   13|         39|
    |v1_4_address1   |   14|          3|   13|         39|
    |v1_4_ce0        |   14|          3|    1|          3|
    |v1_4_ce1        |   14|          3|    1|          3|
    |v1_4_we0        |    9|          2|    1|          2|
    |v1_4_we1        |    9|          2|    1|          2|
    |v1_5_address0   |   14|          3|   13|         39|
    |v1_5_address1   |   14|          3|   13|         39|
    |v1_5_ce0        |   14|          3|    1|          3|
    |v1_5_ce1        |   14|          3|    1|          3|
    |v1_5_we0        |    9|          2|    1|          2|
    |v1_5_we1        |    9|          2|    1|          2|
    |v1_6_address0   |   14|          3|   13|         39|
    |v1_6_address1   |   14|          3|   13|         39|
    |v1_6_ce0        |   14|          3|    1|          3|
    |v1_6_ce1        |   14|          3|    1|          3|
    |v1_6_we0        |    9|          2|    1|          2|
    |v1_6_we1        |    9|          2|    1|          2|
    |v1_7_address0   |   14|          3|   13|         39|
    |v1_7_address1   |   14|          3|   13|         39|
    |v1_7_ce0        |   14|          3|    1|          3|
    |v1_7_ce1        |   14|          3|    1|          3|
    |v1_7_we0        |    9|          2|    1|          2|
    |v1_7_we1        |    9|          2|    1|          2|
    |v1_address0     |   14|          3|   13|         39|
    |v1_address1     |   14|          3|   13|         39|
    |v1_ce0          |   14|          3|    1|          3|
    |v1_ce1          |   14|          3|    1|          3|
    |v1_we0          |    9|          2|    1|          2|
    |v1_we1          |    9|          2|    1|          2|
    |v2_1_address0   |   20|          4|   13|         52|
    |v2_1_address1   |   14|          3|   13|         39|
    |v2_1_ce0        |   20|          4|    1|          4|
    |v2_1_ce1        |   14|          3|    1|          3|
    |v2_1_d0         |   14|          3|   32|         96|
    |v2_1_we0        |   14|          3|    1|          3|
    |v2_1_we1        |    9|          2|    1|          2|
    |v2_2_address0   |   20|          4|   13|         52|
    |v2_2_address1   |   14|          3|   13|         39|
    |v2_2_ce0        |   20|          4|    1|          4|
    |v2_2_ce1        |   14|          3|    1|          3|
    |v2_2_d0         |   14|          3|   32|         96|
    |v2_2_we0        |   14|          3|    1|          3|
    |v2_2_we1        |    9|          2|    1|          2|
    |v2_3_address0   |   20|          4|   13|         52|
    |v2_3_address1   |   14|          3|   13|         39|
    |v2_3_ce0        |   20|          4|    1|          4|
    |v2_3_ce1        |   14|          3|    1|          3|
    |v2_3_d0         |   14|          3|   32|         96|
    |v2_3_we0        |   14|          3|    1|          3|
    |v2_3_we1        |    9|          2|    1|          2|
    |v2_4_address0   |   20|          4|   13|         52|
    |v2_4_address1   |   14|          3|   13|         39|
    |v2_4_ce0        |   20|          4|    1|          4|
    |v2_4_ce1        |   14|          3|    1|          3|
    |v2_4_d0         |   14|          3|   32|         96|
    |v2_4_we0        |   14|          3|    1|          3|
    |v2_4_we1        |    9|          2|    1|          2|
    |v2_5_address0   |   20|          4|   13|         52|
    |v2_5_address1   |   14|          3|   13|         39|
    |v2_5_ce0        |   20|          4|    1|          4|
    |v2_5_ce1        |   14|          3|    1|          3|
    |v2_5_d0         |   14|          3|   32|         96|
    |v2_5_we0        |   14|          3|    1|          3|
    |v2_5_we1        |    9|          2|    1|          2|
    |v2_6_address0   |   20|          4|   13|         52|
    |v2_6_address1   |   14|          3|   13|         39|
    |v2_6_ce0        |   20|          4|    1|          4|
    |v2_6_ce1        |   14|          3|    1|          3|
    |v2_6_d0         |   14|          3|   32|         96|
    |v2_6_we0        |   14|          3|    1|          3|
    |v2_6_we1        |    9|          2|    1|          2|
    |v2_7_address0   |   20|          4|   13|         52|
    |v2_7_address1   |   14|          3|   13|         39|
    |v2_7_ce0        |   20|          4|    1|          4|
    |v2_7_ce1        |   14|          3|    1|          3|
    |v2_7_d0         |   14|          3|   32|         96|
    |v2_7_we0        |   14|          3|    1|          3|
    |v2_7_we1        |    9|          2|    1|          2|
    |v2_address0     |   20|          4|   13|         52|
    |v2_address1     |   14|          3|   13|         39|
    |v2_ce0          |   20|          4|    1|          4|
    |v2_ce1          |   14|          3|    1|          3|
    |v2_d0           |   14|          3|   32|         96|
    |v2_we0          |   14|          3|    1|          3|
    |v2_we1          |    9|          2|    1|          2|
    +----------------+-----+-----------+-----+-----------+
    |Total           | 3071|        638| 1376|       4334|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                              Name                                              |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |  146|   0|  146|          0|
    |ap_done_reg                                                                                     |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                                    |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                                    |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                                    |    1|   0|    1|          0|
    |gmem2_addr_reg_436                                                                              |   64|   0|   64|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_135_14_fu_332_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_fu_255_ap_start_reg                     |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_67_4_VITIS_LOOP_68_5_fu_270_ap_start_reg                     |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_77_7_VITIS_LOOP_78_8_fu_285_ap_start_reg                     |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_95_10_VITIS_LOOP_96_11_VITIS_LOOP_97_12_fu_300_ap_start_reg  |    1|   0|    1|          0|
    |trunc_ln1_reg_413                                                                               |   58|   0|   58|          0|
    |trunc_ln3_reg_419                                                                               |   58|   0|   58|          0|
    |trunc_ln_reg_407                                                                                |   58|   0|   58|          0|
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                           |  393|   0|  393|          0|
    +------------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

