Timing Analyzer report for pbl02
Fri May 20 22:57:13 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clock'
 13. Slow 1200mV 85C Model Hold: 'i_Clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clock'
 22. Slow 1200mV 0C Model Hold: 'i_Clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clock'
 30. Fast 1200mV 0C Model Hold: 'i_Clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pbl02                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; i_Clock    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 189.9 MHz ; 189.9 MHz       ; i_Clock    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; i_Clock ; -4.266 ; -346.853         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; i_Clock ; 0.392 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; i_Clock ; -3.000 ; -175.190                       ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clock'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.266 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 5.196      ;
; -4.258 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 5.188      ;
; -4.174 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.100      ;
; -4.173 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.099      ;
; -4.173 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.099      ;
; -4.170 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.096      ;
; -4.168 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.094      ;
; -4.162 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.088      ;
; -4.161 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.087      ;
; -4.161 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.087      ;
; -4.160 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 5.090      ;
; -4.158 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.084      ;
; -4.156 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.082      ;
; -4.128 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.054      ;
; -4.128 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.054      ;
; -4.128 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.054      ;
; -4.128 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.054      ;
; -4.128 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.054      ;
; -4.128 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.054      ;
; -4.128 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.054      ;
; -4.120 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.046      ;
; -4.120 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.046      ;
; -4.120 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.046      ;
; -4.120 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.046      ;
; -4.120 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.046      ;
; -4.120 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.046      ;
; -4.120 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.046      ;
; -4.119 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 5.046      ;
; -4.107 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 5.034      ;
; -4.106 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 5.036      ;
; -4.095 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 5.025      ;
; -4.091 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 5.021      ;
; -4.082 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.008      ;
; -4.081 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.007      ;
; -4.081 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.007      ;
; -4.078 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.004      ;
; -4.076 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 5.002      ;
; -4.061 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.986      ;
; -4.060 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.985      ;
; -4.059 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.067     ; 4.990      ;
; -4.058 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.983      ;
; -4.057 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.982      ;
; -4.054 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.979      ;
; -4.047 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.067     ; 4.978      ;
; -4.027 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 4.954      ;
; -4.023 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.948      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.947      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.947      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.948      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.948      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.948      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.948      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.948      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.948      ;
; -4.022 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.948      ;
; -4.019 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.944      ;
; -4.018 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.944      ;
; -4.017 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.942      ;
; -4.015 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.940      ;
; -4.014 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.530     ; 4.482      ;
; -4.014 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.939      ;
; -4.014 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.939      ;
; -4.013 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.530     ; 4.481      ;
; -4.013 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.530     ; 4.481      ;
; -4.011 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.936      ;
; -4.010 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.530     ; 4.478      ;
; -4.009 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.073     ; 4.934      ;
; -4.008 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.530     ; 4.476      ;
; -4.001 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[2]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.498     ; 4.501      ;
; -3.976 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.902      ;
; -3.975 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.901      ;
; -3.975 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.901      ;
; -3.972 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.898      ;
; -3.970 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.896      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.968 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.894      ;
; -3.967 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.067     ; 4.898      ;
; -3.962 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[13] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 4.892      ;
; -3.961 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[22] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 4.888      ;
; -3.960 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.886      ;
; -3.959 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.068     ; 4.889      ;
; -3.959 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.529     ; 4.428      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[13] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 4.884      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.883      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.883      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.883      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.883      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.883      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.883      ;
; -3.957 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.072     ; 4.883      ;
; -3.955 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[18] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 4.882      ;
; -3.955 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 4.882      ;
; -3.954 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[21] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 4.881      ;
; -3.954 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[20] ; i_Clock      ; i_Clock     ; 1.000        ; -0.071     ; 4.881      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clock'                                                                                                                                                               ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; interface2:i_dht11|dht11:ints_dht11|STATE.S2              ; interface2:i_dht11|dht11:ints_dht11|STATE.S2              ; i_Clock      ; i_Clock     ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1              ; interface2:i_dht11|dht11:ints_dht11|STATE.S1              ; i_Clock      ; i_Clock     ; 0.000        ; 0.091      ; 0.669      ;
; 0.410 ; interface2:i_dht11|dht11:ints_dht11|STATE.S8              ; interface2:i_dht11|dht11:ints_dht11|STATE.S8              ; i_Clock      ; i_Clock     ; 0.000        ; 0.073      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|r_Rst                                  ; interface2:i_dht11|r_Rst                                  ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|STATE.S7              ; interface2:i_dht11|dht11:ints_dht11|STATE.S7              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|STATE.S0              ; interface2:i_dht11|dht11:ints_dht11|STATE.S0              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|DIR                   ; interface2:i_dht11|dht11:ints_dht11|DIR                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|state.reset                            ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|state.read                             ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; interface2:i_dht11|state.00                               ; interface2:i_dht11|state.00                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; selector:inst_selec|count.01                              ; selector:inst_selec|count.01                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Active              ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Active              ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[3]                               ; uart_rx:instrx|r_Rx_Byte[3]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[2]                               ; uart_rx:instrx|r_Rx_Byte[2]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[0]                               ; uart_rx:instrx|r_Rx_Byte[0]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[1]                               ; uart_rx:instrx|r_Rx_Byte[1]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[5]                               ; uart_rx:instrx|r_Rx_Byte[5]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[6]                               ; uart_rx:instrx|r_Rx_Byte[6]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[4]                               ; uart_rx:instrx|r_Rx_Byte[4]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_Byte[7]                               ; uart_rx:instrx|r_Rx_Byte[7]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Rx_DV                                    ; uart_rx:instrx|r_Rx_DV                                    ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_SM_Main.000                              ; uart_rx:instrx|r_SM_Main.000                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_SM_Main.s_RX_DATA_BITS                   ; uart_rx:instrx|r_SM_Main.s_RX_DATA_BITS                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Bit_Index[0]                             ; uart_rx:instrx|r_Bit_Index[0]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Bit_Index[2]                             ; uart_rx:instrx|r_Bit_Index[2]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; uart_rx:instrx|r_Bit_Index[1]                             ; uart_rx:instrx|r_Bit_Index[1]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; pack_send:inst_ps|s_ps.s_two                              ; pack_send:inst_ps|s_ps.s_two                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.674      ;
; 0.429 ; interface2:i_dht11|state.00                               ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.687      ;
; 0.430 ; pack_send:inst_ps|s_ps.s_two                              ; pack_send:inst_ps|r_Tx_Byte[0]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.687      ;
; 0.445 ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; uart_rx:instrx|r_SM_Main.s_CLEANUP                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.702      ;
; 0.456 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.714      ;
; 0.460 ; uart_rx:instrx|r_SM_Main.000                              ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.717      ;
; 0.461 ; pack_send:inst_ps|r_ps_done                               ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.718      ;
; 0.609 ; uart_rx:instrx|r_Rx_Data_R                                ; uart_rx:instrx|r_Rx_Data                                  ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.866      ;
; 0.617 ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; interface2:i_dht11|dht11:ints_dht11|STATE.S6              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.875      ;
; 0.632 ; uart_rx:instrx|r_Rx_Byte[0]                               ; selector:inst_selec|request[0]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.889      ;
; 0.633 ; uart_rx:instrx|r_Rx_Byte[5]                               ; selector:inst_selec|request[5]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.890      ;
; 0.633 ; uart_rx:instrx|r_Rx_Byte[4]                               ; selector:inst_selec|request[4]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.890      ;
; 0.635 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.892      ;
; 0.647 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; interface2:i_dht11|r_data_float[0]                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.905      ;
; 0.648 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; interface2:i_dht11|r_data_int[0]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.906      ;
; 0.649 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; interface2:i_dht11|r_data_float[0]                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.907      ;
; 0.649 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; interface2:i_dht11|r_data_int[0]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.907      ;
; 0.651 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[3]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[3]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.909      ;
; 0.651 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[10]        ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[10]        ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.909      ;
; 0.652 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[9]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[9]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.910      ;
; 0.653 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[2]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[2]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.911      ;
; 0.653 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[8]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[8]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.911      ;
; 0.653 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[1]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[1]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.911      ;
; 0.654 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[7]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[7]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.912      ;
; 0.654 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.911      ;
; 0.654 ; interface2:i_dht11|dht11:ints_dht11|index[1]              ; interface2:i_dht11|dht11:ints_dht11|index[1]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.912      ;
; 0.654 ; interface2:i_dht11|state.read                             ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.912      ;
; 0.656 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[4]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[4]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.914      ;
; 0.656 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[6]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[6]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.914      ;
; 0.657 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|o_Tx_Serial              ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.914      ;
; 0.657 ; interface2:i_dht11|dht11:ints_dht11|index[2]              ; interface2:i_dht11|dht11:ints_dht11|index[2]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.915      ;
; 0.658 ; uart_rx:instrx|r_Clock_Count[1]                           ; uart_rx:instrx|r_Clock_Count[1]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.915      ;
; 0.660 ; interface2:i_dht11|dht11:ints_dht11|index[5]              ; interface2:i_dht11|dht11:ints_dht11|index[5]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.918      ;
; 0.661 ; uart_rx:instrx|r_Clock_Count[4]                           ; uart_rx:instrx|r_Clock_Count[4]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.918      ;
; 0.663 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[0]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[0]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.921      ;
; 0.664 ; uart_rx:instrx|r_Clock_Count[2]                           ; uart_rx:instrx|r_Clock_Count[2]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.921      ;
; 0.665 ; uart_rx:instrx|r_Clock_Count[3]                           ; uart_rx:instrx|r_Clock_Count[3]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.923      ;
; 0.667 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[5]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[5]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.925      ;
; 0.667 ; pack_send:inst_ps|r_Tx_Byte[0]                            ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.924      ;
; 0.671 ; interface2:i_dht11|dht11:ints_dht11|index[0]              ; interface2:i_dht11|dht11:ints_dht11|index[0]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.929      ;
; 0.673 ; uart_rx:instrx|r_Clock_Count[9]                           ; uart_rx:instrx|r_Clock_Count[9]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.930      ;
; 0.673 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.930      ;
; 0.674 ; uart_rx:instrx|r_Clock_Count[11]                          ; uart_rx:instrx|r_Clock_Count[11]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.931      ;
; 0.676 ; uart_rx:instrx|r_Clock_Count[5]                           ; uart_rx:instrx|r_Clock_Count[5]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.933      ;
; 0.676 ; uart_rx:instrx|r_Clock_Count[7]                           ; uart_rx:instrx|r_Clock_Count[7]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.933      ;
; 0.678 ; uart_rx:instrx|r_Clock_Count[10]                          ; uart_rx:instrx|r_Clock_Count[10]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.935      ;
; 0.679 ; interface2:i_dht11|dht11:ints_dht11|index[4]              ; interface2:i_dht11|dht11:ints_dht11|index[4]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.937      ;
; 0.679 ; uart_rx:instrx|r_Clock_Count[8]                           ; uart_rx:instrx|r_Clock_Count[8]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.936      ;
; 0.679 ; uart_rx:instrx|r_Clock_Count[0]                           ; uart_rx:instrx|r_Clock_Count[0]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.936      ;
; 0.679 ; uart_rx:instrx|r_Clock_Count[6]                           ; uart_rx:instrx|r_Clock_Count[6]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.936      ;
; 0.684 ; interface2:i_dht11|dht11:ints_dht11|index[3]              ; interface2:i_dht11|dht11:ints_dht11|index[3]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.942      ;
; 0.688 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.945      ;
; 0.689 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.947      ;
; 0.698 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.955      ;
; 0.699 ; interface2:i_dht11|dht11:ints_dht11|STATE.S4              ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; i_Clock      ; i_Clock     ; 0.000        ; 0.072      ; 0.957      ;
; 0.709 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.966      ;
; 0.710 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.967      ;
; 0.725 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[1]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.071      ; 0.982      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 206.78 MHz ; 206.78 MHz      ; i_Clock    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; i_Clock ; -3.836 ; -306.977        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; i_Clock ; 0.345 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; i_Clock ; -3.000 ; -175.190                      ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clock'                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.836 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.061     ; 4.774      ;
; -3.829 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.061     ; 4.767      ;
; -3.760 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.694      ;
; -3.759 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.693      ;
; -3.759 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.693      ;
; -3.757 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.691      ;
; -3.754 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.688      ;
; -3.744 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.678      ;
; -3.743 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.677      ;
; -3.743 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.677      ;
; -3.741 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.675      ;
; -3.738 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.672      ;
; -3.720 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.060     ; 4.659      ;
; -3.717 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.651      ;
; -3.717 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.651      ;
; -3.717 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.651      ;
; -3.717 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.651      ;
; -3.717 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.651      ;
; -3.717 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.651      ;
; -3.717 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.651      ;
; -3.710 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.644      ;
; -3.710 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.644      ;
; -3.710 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.644      ;
; -3.710 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.644      ;
; -3.710 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.644      ;
; -3.710 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.644      ;
; -3.710 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.644      ;
; -3.701 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.635      ;
; -3.700 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.634      ;
; -3.700 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.634      ;
; -3.698 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.632      ;
; -3.698 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.632      ;
; -3.695 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.629      ;
; -3.690 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.061     ; 4.628      ;
; -3.687 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.061     ; 4.625      ;
; -3.682 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.616      ;
; -3.660 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.060     ; 4.599      ;
; -3.658 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.591      ;
; -3.657 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.590      ;
; -3.657 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.590      ;
; -3.655 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.588      ;
; -3.655 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.060     ; 4.594      ;
; -3.652 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.585      ;
; -3.651 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.584      ;
; -3.650 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.583      ;
; -3.650 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.583      ;
; -3.648 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.581      ;
; -3.645 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.578      ;
; -3.644 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.060     ; 4.583      ;
; -3.639 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.573      ;
; -3.623 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.486     ; 4.136      ;
; -3.622 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.486     ; 4.135      ;
; -3.622 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.486     ; 4.135      ;
; -3.620 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.486     ; 4.133      ;
; -3.617 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.486     ; 4.130      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.064     ; 4.536      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.064     ; 4.536      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.064     ; 4.536      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.064     ; 4.536      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.064     ; 4.536      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.064     ; 4.536      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.064     ; 4.536      ;
; -3.601 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.060     ; 4.540      ;
; -3.600 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[0]  ; interface2:i_dht11|dht11:ints_dht11|error_REG   ; i_Clock      ; i_Clock     ; 1.000        ; -0.059     ; 4.540      ;
; -3.600 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.533      ;
; -3.599 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.532      ;
; -3.599 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.532      ;
; -3.597 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.530      ;
; -3.596 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.529      ;
; -3.594 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.527      ;
; -3.590 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[0]  ; interface2:i_dht11|dht11:ints_dht11|STATE.S2    ; i_Clock      ; i_Clock     ; 1.000        ; -0.059     ; 4.530      ;
; -3.590 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[0]  ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; i_Clock      ; i_Clock     ; 1.000        ; -0.059     ; 4.530      ;
; -3.589 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.066     ; 4.522      ;
; -3.584 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.518      ;
; -3.583 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.517      ;
; -3.583 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.517      ;
; -3.581 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.515      ;
; -3.578 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.512      ;
; -3.571 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.505      ;
; -3.571 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.505      ;
; -3.571 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.505      ;
; -3.571 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.505      ;
; -3.571 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.505      ;
; -3.571 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.505      ;
; -3.571 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.505      ;
; -3.568 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.502      ;
; -3.568 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.502      ;
; -3.568 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.502      ;
; -3.568 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.502      ;
; -3.568 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.502      ;
; -3.568 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.502      ;
; -3.568 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.502      ;
; -3.565 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.061     ; 4.503      ;
; -3.561 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.486     ; 4.074      ;
; -3.554 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[22] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.488      ;
; -3.554 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[1]  ; interface2:i_dht11|dht11:ints_dht11|error_REG   ; i_Clock      ; i_Clock     ; 1.000        ; -0.059     ; 4.494      ;
; -3.552 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[2]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.459     ; 4.092      ;
; -3.550 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[13] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.484      ;
; -3.550 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[13] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.060     ; 4.489      ;
; -3.549 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[18] ; i_Clock      ; i_Clock     ; 1.000        ; -0.065     ; 4.483      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clock'                                                                                                                                                                ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.345 ; interface2:i_dht11|dht11:ints_dht11|STATE.S2              ; interface2:i_dht11|dht11:ints_dht11|STATE.S2              ; i_Clock      ; i_Clock     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1              ; interface2:i_dht11|dht11:ints_dht11|STATE.S1              ; i_Clock      ; i_Clock     ; 0.000        ; 0.081      ; 0.597      ;
; 0.361 ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|r_Rst                                  ; interface2:i_dht11|r_Rst                                  ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|STATE.S7              ; interface2:i_dht11|dht11:ints_dht11|STATE.S7              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|STATE.S0              ; interface2:i_dht11|dht11:ints_dht11|STATE.S0              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|STATE.S8              ; interface2:i_dht11|dht11:ints_dht11|STATE.S8              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|DIR                   ; interface2:i_dht11|dht11:ints_dht11|DIR                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|state.reset                            ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|state.read                             ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; interface2:i_dht11|state.00                               ; interface2:i_dht11|state.00                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.597      ;
; 0.362 ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Active              ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Active              ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[3]                               ; uart_rx:instrx|r_Rx_Byte[3]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[2]                               ; uart_rx:instrx|r_Rx_Byte[2]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[0]                               ; uart_rx:instrx|r_Rx_Byte[0]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[1]                               ; uart_rx:instrx|r_Rx_Byte[1]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[5]                               ; uart_rx:instrx|r_Rx_Byte[5]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[6]                               ; uart_rx:instrx|r_Rx_Byte[6]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[4]                               ; uart_rx:instrx|r_Rx_Byte[4]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_Byte[7]                               ; uart_rx:instrx|r_Rx_Byte[7]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; selector:inst_selec|count.01                              ; selector:inst_selec|count.01                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Rx_DV                                    ; uart_rx:instrx|r_Rx_DV                                    ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_SM_Main.000                              ; uart_rx:instrx|r_SM_Main.000                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_SM_Main.s_RX_DATA_BITS                   ; uart_rx:instrx|r_SM_Main.s_RX_DATA_BITS                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Bit_Index[0]                             ; uart_rx:instrx|r_Bit_Index[0]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Bit_Index[2]                             ; uart_rx:instrx|r_Bit_Index[2]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; uart_rx:instrx|r_Bit_Index[1]                             ; uart_rx:instrx|r_Bit_Index[1]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.597      ;
; 0.372 ; pack_send:inst_ps|s_ps.s_two                              ; pack_send:inst_ps|s_ps.s_two                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.608      ;
; 0.387 ; pack_send:inst_ps|s_ps.s_two                              ; pack_send:inst_ps|r_Tx_Byte[0]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.623      ;
; 0.388 ; interface2:i_dht11|state.00                               ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.624      ;
; 0.410 ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; uart_rx:instrx|r_SM_Main.s_CLEANUP                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.645      ;
; 0.412 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.647      ;
; 0.417 ; pack_send:inst_ps|r_ps_done                               ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.653      ;
; 0.417 ; uart_rx:instrx|r_SM_Main.000                              ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.652      ;
; 0.556 ; uart_rx:instrx|r_Rx_Data_R                                ; uart_rx:instrx|r_Rx_Data                                  ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.791      ;
; 0.563 ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; interface2:i_dht11|dht11:ints_dht11|STATE.S6              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.799      ;
; 0.577 ; uart_rx:instrx|r_Rx_Byte[0]                               ; selector:inst_selec|request[0]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.812      ;
; 0.577 ; uart_rx:instrx|r_Rx_Byte[4]                               ; selector:inst_selec|request[4]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.812      ;
; 0.578 ; uart_rx:instrx|r_Rx_Byte[5]                               ; selector:inst_selec|request[5]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.813      ;
; 0.588 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.823      ;
; 0.590 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; interface2:i_dht11|r_data_float[0]                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.826      ;
; 0.592 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; interface2:i_dht11|r_data_int[0]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.828      ;
; 0.593 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; interface2:i_dht11|r_data_float[0]                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.829      ;
; 0.593 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; interface2:i_dht11|r_data_int[0]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.829      ;
; 0.595 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[10]        ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[10]        ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.830      ;
; 0.596 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[2]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[2]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.831      ;
; 0.596 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[3]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[3]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.831      ;
; 0.596 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[8]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[8]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.831      ;
; 0.597 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[9]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[9]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.832      ;
; 0.598 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[1]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[1]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.833      ;
; 0.598 ; interface2:i_dht11|dht11:ints_dht11|index[1]              ; interface2:i_dht11|dht11:ints_dht11|index[1]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.834      ;
; 0.598 ; interface2:i_dht11|state.read                             ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.834      ;
; 0.599 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[7]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[7]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.834      ;
; 0.600 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[4]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[4]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.835      ;
; 0.600 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[6]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[6]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.835      ;
; 0.600 ; interface2:i_dht11|dht11:ints_dht11|index[2]              ; interface2:i_dht11|dht11:ints_dht11|index[2]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.836      ;
; 0.602 ; uart_rx:instrx|r_Clock_Count[1]                           ; uart_rx:instrx|r_Clock_Count[1]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.837      ;
; 0.603 ; interface2:i_dht11|dht11:ints_dht11|index[5]              ; interface2:i_dht11|dht11:ints_dht11|index[5]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.839      ;
; 0.603 ; uart_rx:instrx|r_Clock_Count[4]                           ; uart_rx:instrx|r_Clock_Count[4]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.838      ;
; 0.606 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|o_Tx_Serial              ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.841      ;
; 0.606 ; uart_rx:instrx|r_Clock_Count[2]                           ; uart_rx:instrx|r_Clock_Count[2]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.841      ;
; 0.607 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[0]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[0]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.842      ;
; 0.607 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.843      ;
; 0.608 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.843      ;
; 0.608 ; uart_rx:instrx|r_Clock_Count[3]                           ; uart_rx:instrx|r_Clock_Count[3]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.843      ;
; 0.611 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[5]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[5]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.846      ;
; 0.611 ; pack_send:inst_ps|r_Tx_Byte[0]                            ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.847      ;
; 0.613 ; interface2:i_dht11|dht11:ints_dht11|index[0]              ; interface2:i_dht11|dht11:ints_dht11|index[0]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.849      ;
; 0.614 ; uart_rx:instrx|r_Clock_Count[9]                           ; uart_rx:instrx|r_Clock_Count[9]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.849      ;
; 0.615 ; uart_rx:instrx|r_Clock_Count[11]                          ; uart_rx:instrx|r_Clock_Count[11]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.850      ;
; 0.616 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.851      ;
; 0.618 ; uart_rx:instrx|r_Clock_Count[5]                           ; uart_rx:instrx|r_Clock_Count[5]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.853      ;
; 0.618 ; uart_rx:instrx|r_Clock_Count[7]                           ; uart_rx:instrx|r_Clock_Count[7]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.853      ;
; 0.619 ; uart_rx:instrx|r_Clock_Count[8]                           ; uart_rx:instrx|r_Clock_Count[8]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.854      ;
; 0.619 ; uart_rx:instrx|r_Clock_Count[10]                          ; uart_rx:instrx|r_Clock_Count[10]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.854      ;
; 0.620 ; interface2:i_dht11|dht11:ints_dht11|index[4]              ; interface2:i_dht11|dht11:ints_dht11|index[4]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.856      ;
; 0.620 ; uart_rx:instrx|r_Clock_Count[0]                           ; uart_rx:instrx|r_Clock_Count[0]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.855      ;
; 0.620 ; uart_rx:instrx|r_Clock_Count[6]                           ; uart_rx:instrx|r_Clock_Count[6]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.855      ;
; 0.624 ; interface2:i_dht11|dht11:ints_dht11|index[3]              ; interface2:i_dht11|dht11:ints_dht11|index[3]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.860      ;
; 0.629 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.865      ;
; 0.631 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.866      ;
; 0.637 ; interface2:i_dht11|dht11:ints_dht11|STATE.S4              ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.873      ;
; 0.639 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.065      ; 0.875      ;
; 0.646 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.881      ;
; 0.647 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.882      ;
; 0.660 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[1]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.064      ; 0.895      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; i_Clock ; -1.504 ; -101.934        ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; i_Clock ; 0.178 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; i_Clock ; -3.000 ; -144.578                      ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clock'                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.504 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.033     ; 2.458      ;
; -1.504 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.033     ; 2.458      ;
; -1.495 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.445      ;
; -1.493 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.443      ;
; -1.491 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.441      ;
; -1.490 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.440      ;
; -1.489 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.439      ;
; -1.488 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.438      ;
; -1.487 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.437      ;
; -1.485 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.435      ;
; -1.484 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.435      ;
; -1.484 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.434      ;
; -1.482 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.432      ;
; -1.480 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.033     ; 2.434      ;
; -1.478 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.429      ;
; -1.476 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.426      ;
; -1.474 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.424      ;
; -1.472 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.422      ;
; -1.471 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.421      ;
; -1.469 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.419      ;
; -1.466 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.415      ;
; -1.465 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[0]  ; interface2:i_dht11|dht11:ints_dht11|error_REG   ; i_Clock      ; i_Clock     ; 1.000        ; -0.039     ; 2.413      ;
; -1.465 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.416      ;
; -1.464 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.413      ;
; -1.462 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.411      ;
; -1.461 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.410      ;
; -1.459 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.408      ;
; -1.455 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[0]  ; interface2:i_dht11|dht11:ints_dht11|STATE.S2    ; i_Clock      ; i_Clock     ; 1.000        ; -0.039     ; 2.403      ;
; -1.455 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[0]  ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; i_Clock      ; i_Clock     ; 1.000        ; -0.039     ; 2.403      ;
; -1.455 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.405      ;
; -1.448 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[2]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.238     ; 2.197      ;
; -1.446 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[2]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[22] ; i_Clock      ; i_Clock     ; 1.000        ; -0.238     ; 2.195      ;
; -1.446 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[1]  ; interface2:i_dht11|dht11:ints_dht11|error_REG   ; i_Clock      ; i_Clock     ; 1.000        ; -0.039     ; 2.394      ;
; -1.442 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.032     ; 2.397      ;
; -1.436 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[1]  ; interface2:i_dht11|dht11:ints_dht11|STATE.S2    ; i_Clock      ; i_Clock     ; 1.000        ; -0.039     ; 2.384      ;
; -1.436 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[1]  ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; i_Clock      ; i_Clock     ; 1.000        ; -0.039     ; 2.384      ;
; -1.436 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.032     ; 2.391      ;
; -1.435 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.033     ; 2.389      ;
; -1.428 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[2]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[20] ; i_Clock      ; i_Clock     ; 1.000        ; -0.238     ; 2.177      ;
; -1.426 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.375      ;
; -1.426 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.375      ;
; -1.424 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.373      ;
; -1.424 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.373      ;
; -1.423 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.032     ; 2.378      ;
; -1.422 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.371      ;
; -1.422 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.371      ;
; -1.421 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.033     ; 2.375      ;
; -1.421 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.370      ;
; -1.421 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.370      ;
; -1.419 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.368      ;
; -1.419 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.247     ; 2.159      ;
; -1.419 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.368      ;
; -1.418 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.033     ; 2.372      ;
; -1.417 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.247     ; 2.157      ;
; -1.416 ; interface2:i_dht11|dht11:ints_dht11|DIR         ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.365      ;
; -1.415 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.365      ;
; -1.415 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.247     ; 2.155      ;
; -1.415 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.365      ;
; -1.414 ; interface2:i_dht11|dht11:ints_dht11|DIR         ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.363      ;
; -1.414 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.247     ; 2.154      ;
; -1.413 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.033     ; 2.367      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|DIR         ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.361      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.247     ; 2.152      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[10] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[11] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[12] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[15] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[16] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.412 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[14] ; interface2:i_dht11|dht11:ints_dht11|COUNTER[17] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.362      ;
; -1.411 ; interface2:i_dht11|dht11:ints_dht11|DIR         ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.360      ;
; -1.409 ; interface2:i_dht11|dht11:ints_dht11|DIR         ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.038     ; 2.358      ;
; -1.408 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1    ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.246     ; 2.149      ;
; -1.407 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[22] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.358      ;
; -1.405 ; interface2:i_dht11|dht11:ints_dht11|DIR         ; interface2:i_dht11|dht11:ints_dht11|COUNTER[23] ; i_Clock      ; i_Clock     ; 1.000        ; -0.037     ; 2.355      ;
; -1.402 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[13] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.353      ;
; -1.401 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[22] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.352      ;
; -1.400 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[18] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.351      ;
; -1.398 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[21] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.349      ;
; -1.397 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.348      ;
; -1.397 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[5]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.042     ; 2.342      ;
; -1.396 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[20] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.347      ;
; -1.396 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[13] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.347      ;
; -1.395 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[9]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.346      ;
; -1.395 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[4]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.042     ; 2.340      ;
; -1.394 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[18] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.345      ;
; -1.393 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[8]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.042     ; 2.338      ;
; -1.392 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[6]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.042     ; 2.337      ;
; -1.392 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[21] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.343      ;
; -1.391 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[19] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.342      ;
; -1.390 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[0]  ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31] ; i_Clock      ; i_Clock     ; 1.000        ; -0.243     ; 2.134      ;
; -1.390 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[3]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; i_Clock      ; i_Clock     ; 1.000        ; -0.042     ; 2.335      ;
; -1.390 ; interface2:i_dht11|dht11:ints_dht11|COUNTER[7]  ; interface2:i_dht11|dht11:ints_dht11|COUNTER[20] ; i_Clock      ; i_Clock     ; 1.000        ; -0.036     ; 2.341      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clock'                                                                                                                                                                ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; interface2:i_dht11|dht11:ints_dht11|STATE.S2              ; interface2:i_dht11|dht11:ints_dht11|STATE.S2              ; i_Clock      ; i_Clock     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; interface2:i_dht11|dht11:ints_dht11|STATE.S1              ; interface2:i_dht11|dht11:ints_dht11|STATE.S1              ; i_Clock      ; i_Clock     ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; interface2:i_dht11|r_Rst                                  ; interface2:i_dht11|r_Rst                                  ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interface2:i_dht11|dht11:ints_dht11|STATE.S7              ; interface2:i_dht11|dht11:ints_dht11|STATE.S7              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interface2:i_dht11|dht11:ints_dht11|STATE.S0              ; interface2:i_dht11|dht11:ints_dht11|STATE.S0              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interface2:i_dht11|dht11:ints_dht11|STATE.S8              ; interface2:i_dht11|dht11:ints_dht11|STATE.S8              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interface2:i_dht11|dht11:ints_dht11|DIR                   ; interface2:i_dht11|dht11:ints_dht11|DIR                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Active              ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Active              ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[0]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|state.reset                            ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|state.read                             ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interface2:i_dht11|state.00                               ; interface2:i_dht11|state.00                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[3]                               ; uart_rx:instrx|r_Rx_Byte[3]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[2]                               ; uart_rx:instrx|r_Rx_Byte[2]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[0]                               ; uart_rx:instrx|r_Rx_Byte[0]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[1]                               ; uart_rx:instrx|r_Rx_Byte[1]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[5]                               ; uart_rx:instrx|r_Rx_Byte[5]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[6]                               ; uart_rx:instrx|r_Rx_Byte[6]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[4]                               ; uart_rx:instrx|r_Rx_Byte[4]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_Byte[7]                               ; uart_rx:instrx|r_Rx_Byte[7]                               ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; selector:inst_selec|count.01                              ; selector:inst_selec|count.01                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Rx_DV                                    ; uart_rx:instrx|r_Rx_DV                                    ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_SM_Main.000                              ; uart_rx:instrx|r_SM_Main.000                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_SM_Main.s_RX_DATA_BITS                   ; uart_rx:instrx|r_SM_Main.s_RX_DATA_BITS                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Bit_Index[0]                             ; uart_rx:instrx|r_Bit_Index[0]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Bit_Index[2]                             ; uart_rx:instrx|r_Bit_Index[2]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:instrx|r_Bit_Index[1]                             ; uart_rx:instrx|r_Bit_Index[1]                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; pack_send:inst_ps|s_ps.s_two                              ; pack_send:inst_ps|r_Tx_Byte[0]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pack_send:inst_ps|s_ps.s_two                              ; pack_send:inst_ps|s_ps.s_two                              ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; interface2:i_dht11|state.00                               ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; uart_rx:instrx|r_SM_Main.s_RX_STOP_BIT                    ; uart_rx:instrx|r_SM_Main.s_CLEANUP                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.317      ;
; 0.206 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.327      ;
; 0.212 ; pack_send:inst_ps|r_ps_done                               ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; uart_rx:instrx|r_SM_Main.000                              ; uart_rx:instrx|r_SM_Main.s_RX_START_BIT                   ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.335      ;
; 0.267 ; uart_rx:instrx|r_Rx_Data_R                                ; uart_rx:instrx|r_Rx_Data                                  ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.387      ;
; 0.279 ; uart_rx:instrx|r_Rx_Byte[0]                               ; selector:inst_selec|request[0]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; uart_rx:instrx|r_Rx_Byte[5]                               ; selector:inst_selec|request[5]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; uart_rx:instrx|r_Rx_Byte[4]                               ; selector:inst_selec|request[4]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; interface2:i_dht11|dht11:ints_dht11|STATE.S6              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.402      ;
; 0.286 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|o_Tx_Serial              ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[11]        ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.409      ;
; 0.295 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[15]           ; interface2:i_dht11|r_data_float[0]                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[23]           ; interface2:i_dht11|r_data_int[0]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[31]           ; interface2:i_dht11|r_data_float[0]                        ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[2]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[2]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[3]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[3]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[9]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[9]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[10]        ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[10]        ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; interface2:i_dht11|dht11:ints_dht11|index[1]              ; interface2:i_dht11|dht11:ints_dht11|index[1]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; interface2:i_dht11|dht11:ints_dht11|INTDATA[7]            ; interface2:i_dht11|r_data_int[0]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[4]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[4]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[6]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[6]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[8]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[8]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[7]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[7]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[1]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[1]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; interface2:i_dht11|dht11:ints_dht11|index[2]              ; interface2:i_dht11|dht11:ints_dht11|index[2]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; interface2:i_dht11|state.read                             ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[0]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[0]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; pack_send:inst_ps|r_Tx_Byte[0]                            ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; interface2:i_dht11|dht11:ints_dht11|index[5]              ; interface2:i_dht11|dht11:ints_dht11|index[5]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; uart_rx:instrx|r_Clock_Count[4]                           ; uart_rx:instrx|r_Clock_Count[4]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_rx:instrx|r_Clock_Count[1]                           ; uart_rx:instrx|r_Clock_Count[1]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[5]         ; pack_send:inst_ps|uart_tx:insttx|r_Clock_Count[5]         ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_rx:instrx|r_Clock_Count[2]                           ; uart_rx:instrx|r_Clock_Count[2]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:instrx|r_Clock_Count[3]                           ; uart_rx:instrx|r_Clock_Count[3]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_START_BIT ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; interface2:i_dht11|dht11:ints_dht11|index[0]              ; interface2:i_dht11|dht11:ints_dht11|index[0]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|state.reset                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; uart_rx:instrx|r_Clock_Count[11]                          ; uart_rx:instrx|r_Clock_Count[11]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; uart_rx:instrx|r_Clock_Count[9]                           ; uart_rx:instrx|r_Clock_Count[9]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; interface2:i_dht11|dht11:ints_dht11|index[4]              ; interface2:i_dht11|dht11:ints_dht11|index[4]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; uart_rx:instrx|r_Clock_Count[8]                           ; uart_rx:instrx|r_Clock_Count[8]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_rx:instrx|r_Clock_Count[0]                           ; uart_rx:instrx|r_Clock_Count[0]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_rx:instrx|r_Clock_Count[6]                           ; uart_rx:instrx|r_Clock_Count[6]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_rx:instrx|r_Clock_Count[5]                           ; uart_rx:instrx|r_Clock_Count[5]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_rx:instrx|r_Clock_Count[7]                           ; uart_rx:instrx|r_Clock_Count[7]                           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; uart_rx:instrx|r_Clock_Count[10]                          ; uart_rx:instrx|r_Clock_Count[10]                          ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; interface2:i_dht11|dht11:ints_dht11|index[3]              ; interface2:i_dht11|dht11:ints_dht11|index[3]              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_CLEANUP      ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; interface2:i_dht11|dht11:ints_dht11|r_done11              ; interface2:i_dht11|state.read                             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.000            ; pack_send:inst_ps|uart_tx:insttx|r_Tx_Data[0]             ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.439      ;
; 0.323 ; interface2:i_dht11|dht11:ints_dht11|STATE.S4              ; interface2:i_dht11|dht11:ints_dht11|STATE.S5              ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.444      ;
; 0.329 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_STOP_BIT  ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.449      ;
; 0.330 ; pack_send:inst_ps|uart_tx:insttx|r_SM_Main.s_TX_DATA_BITS ; pack_send:inst_ps|uart_tx:insttx|r_Bit_Index[2]           ; i_Clock      ; i_Clock     ; 0.000        ; 0.036      ; 0.450      ;
; 0.335 ; uart_rx:instrx|r_Rx_Byte[1]                               ; selector:inst_selec|request[1]                            ; i_Clock      ; i_Clock     ; 0.000        ; 0.037      ; 0.456      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.266   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  i_Clock         ; -4.266   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -346.853 ; 0.0   ; 0.0      ; 0.0     ; -175.19             ;
;  i_Clock         ; -346.853 ; 0.000 ; N/A      ; N/A     ; -175.190            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_Tx_Active   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Tx_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Tx_Done     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dht_data_int  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dht_data_int            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_Clock                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_Rx_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Tx_Active   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.36 V              ; -0.0176 V           ; 0.164 V                              ; 0.043 V                              ; 6.98e-10 s                  ; 6.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.36 V             ; -0.0176 V          ; 0.164 V                             ; 0.043 V                             ; 6.98e-10 s                 ; 6.79e-10 s                 ; Yes                       ; Yes                       ;
; o_Tx_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; o_Tx_Done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.36 V              ; -0.0176 V           ; 0.164 V                              ; 0.043 V                              ; 6.98e-10 s                  ; 6.79e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.36 V             ; -0.0176 V          ; 0.164 V                             ; 0.043 V                             ; 6.98e-10 s                 ; 6.79e-10 s                 ; Yes                       ; Yes                       ;
; dht_data_int  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.33 V              ; -0.00468 V          ; 0.21 V                               ; 0.091 V                              ; 3.11e-09 s                  ; 2.96e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.33 V             ; -0.00468 V         ; 0.21 V                              ; 0.091 V                             ; 3.11e-09 s                 ; 2.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.79e-09 V                   ; 2.37 V              ; -0.0226 V           ; 0.146 V                              ; 0.053 V                              ; 4.8e-10 s                   ; 4.31e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.79e-09 V                  ; 2.37 V             ; -0.0226 V          ; 0.146 V                             ; 0.053 V                             ; 4.8e-10 s                  ; 4.31e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.36 V              ; -0.00431 V          ; 0.132 V                              ; 0.013 V                              ; 6.77e-10 s                  ; 8.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.36 V             ; -0.00431 V         ; 0.132 V                             ; 0.013 V                             ; 6.77e-10 s                 ; 8.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Tx_Active   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.34 V              ; -0.00805 V          ; 0.127 V                              ; 0.042 V                              ; 8.78e-10 s                  ; 8.46e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.34 V             ; -0.00805 V         ; 0.127 V                             ; 0.042 V                             ; 8.78e-10 s                 ; 8.46e-10 s                 ; Yes                       ; Yes                       ;
; o_Tx_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Tx_Done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.34 V              ; -0.00805 V          ; 0.127 V                              ; 0.042 V                              ; 8.78e-10 s                  ; 8.46e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.34 V             ; -0.00805 V         ; 0.127 V                             ; 0.042 V                             ; 8.78e-10 s                 ; 8.46e-10 s                 ; Yes                       ; Yes                       ;
; dht_data_int  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.33 V              ; -0.00237 V          ; 0.107 V                              ; 0.064 V                              ; 3.75e-09 s                  ; 3.57e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.33 V             ; -0.00237 V         ; 0.107 V                             ; 0.064 V                             ; 3.75e-09 s                 ; 3.57e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.7e-07 V                    ; 2.35 V              ; -0.00826 V          ; 0.089 V                              ; 0.034 V                              ; 6.08e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.7e-07 V                   ; 2.35 V             ; -0.00826 V         ; 0.089 V                             ; 0.034 V                             ; 6.08e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.08e-07 V                   ; 2.34 V              ; -0.00367 V          ; 0.099 V                              ; 0.024 V                              ; 7.72e-10 s                  ; 1.04e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.08e-07 V                  ; 2.34 V             ; -0.00367 V         ; 0.099 V                             ; 0.024 V                             ; 7.72e-10 s                 ; 1.04e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Tx_Active   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; o_Tx_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_Tx_Done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; dht_data_int  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clock    ; i_Clock  ; 7622     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clock    ; i_Clock  ; 7622     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 48    ; 48   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; i_Clock ; i_Clock ; Base ; Constrained ;
+---------+---------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dht_data_int ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_Rx_Serial  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; dht_data_int ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Tx_Active  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Tx_Done    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Tx_Serial  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dht_data_int ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_Rx_Serial  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; dht_data_int ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Tx_Active  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Tx_Done    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Tx_Serial  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 20 22:57:09 2022
Info: Command: quartus_sta pbl02 -c pbl02
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pbl02.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clock i_Clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.266            -346.853 i_Clock 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.392               0.000 i_Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -175.190 i_Clock 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.836
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.836            -306.977 i_Clock 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 i_Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -175.190 i_Clock 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.504            -101.934 i_Clock 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 i_Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -144.578 i_Clock 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Fri May 20 22:57:13 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


